Fitter report for DE10_NANO_ADC
Fri Jun 20 18:18:45 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri Jun 20 18:18:45 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE10_NANO_ADC                               ;
; Top-level Entity Name           ; DE10_NANO_ADC                               ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 12,165 / 41,910 ( 29 % )                    ;
; Total registers                 ; 21768                                       ;
; Total pins                      ; 75 / 314 ( 24 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,374,177 / 5,662,720 ( 24 % )              ;
; Total RAM Blocks                ; 200 / 553 ( 36 % )                          ;
; Total DSP Blocks                ; 11 / 112 ( 10 % )                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.5%      ;
;     Processor 3            ;  14.1%      ;
;     Processor 4            ;  13.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|Mult0~8                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[1]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[2]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[3]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[4]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[5]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[6]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[7]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[8]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[9]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[10]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[11]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[12]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[13]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[14]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[15]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[16]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[17]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[18]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[19]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[20]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[21]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[22]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[23]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[0]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[1]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[2]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[3]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[4]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[5]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[6]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[7]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[8]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[9]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[10]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[11]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[12]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[13]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[14]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[15]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[16]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[17]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[18]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[19]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[20]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[21]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[22]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[23]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|scaled_signal[16]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|scaled_signal[17]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|scaled_signal[18]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|scaled_signal[19]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|scaled_signal[20]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|scaled_signal[21]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|scaled_signal[22]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|scaled_signal[23]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[0]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[1]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[2]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[3]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[4]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[5]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[6]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[7]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[8]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[9]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[10]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|Mult0~8                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[1]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[2]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[3]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[4]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[5]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[6]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[7]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[8]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[9]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[10]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[11]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[12]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[13]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[14]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[15]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[16]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[17]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[18]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[19]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[20]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[21]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[22]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[23]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|Mult0~8                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[1]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[2]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[3]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[4]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[5]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[6]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[7]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[8]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[9]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[10]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[11]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[12]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[13]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[14]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[15]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[16]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[17]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[18]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[19]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[20]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[21]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[22]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[23]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|Mult0~8                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[1]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[2]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[3]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[4]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[5]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[6]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[7]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[8]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[9]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[10]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[11]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[12]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[13]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[14]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[15]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[16]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[17]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[18]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[19]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[20]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[21]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[22]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[23]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[0]                                                                                                                                                                                                                                                         ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[0]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[1]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[2]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[3]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[4]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[5]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[6]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[7]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[8]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[8]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[9]                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[9]~SCLR_LUT                                                                                                                                                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[10]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[10]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[11]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[11]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[12]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[12]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[13]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[13]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[14]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[14]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[15]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[15]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[16]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[16]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[17]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[17]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[18]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[18]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[19]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[19]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[20]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[20]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[21]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[21]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[22]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[22]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[23]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in_intermediate[23]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|scaled_signal[16]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|scaled_signal[17]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|scaled_signal[18]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|scaled_signal[19]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|scaled_signal[20]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|scaled_signal[21]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|scaled_signal[22]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|scaled_signal[23]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[0]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[1]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[2]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[3]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[4]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[5]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[6]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[7]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[8]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[9]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[10]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|ien_AE~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_dac_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_dac_csr_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_dac_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_dac_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_dac_csr_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_dac_csr_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|has_pending_responses                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_ci_multi_src2[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_ci_multi_src2[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_rd_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_wr_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_xfer_wr_starting                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_xfer_wr_starting~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_baddr[5]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_baddr[5]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_baddr[8]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_baddr[8]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_baddr[18]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_byte_en[3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[36]               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[36]~DUPLICATE    ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[2]~DUPLICATE                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|MonDReg[24]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|address[4]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|address[4]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|write                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_br_taken_waddr_partial[9]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_br_taken_waddr_partial[9]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[6]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[19]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[20]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[5]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_ctrl_cmp                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_ctrl_cmp~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_iw[8]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_iw[12]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_iw[14]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_pc[12]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_pc[15]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_pc[16]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[6]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[11]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[13]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[17]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[18]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[24]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src1[25]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[7]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[14]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[15]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|F_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|F_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_alu_result[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_alu_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_alu_result[20]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_alu_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_alu_result[24]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_alu_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_br_cond_taken_history[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_br_cond_taken_history[4]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_pc_plus_one[1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_pc_plus_one[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_pc_plus_one[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_pc_plus_one[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_pc_plus_one[4]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_pc_plus_one[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_pc_plus_one[12]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_pc_plus_one[12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_rot_mask[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_rot_mask[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_rot_mask[6]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_st_data[5]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_st_data[5]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_st_data[25]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_target_pcb[11]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_target_pcb[11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_valid_from_E                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_valid_from_E~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|W_debug_mode~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|W_ienable_reg_irq3                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|W_ienable_reg_irq3~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|clr_break_line~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_address_line_field[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_address_line_field[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_address_line_field[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_address_line_field[5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_address_line_field[5]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_address_tag_field[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_address_tag_field[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_address_tag_field[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_address_tag_field[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_readdata_d1[28]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_readdata_d1[28]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_dp_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_tag[5]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_tag[7]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|d_read                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|d_write                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|d_write~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[0]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[14]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|i_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw|irq_mask[3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw|irq_mask[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[18]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[26]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[29]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[31]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|period_l_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[11]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[11]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|tick[4]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|tick[4]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|tick[7]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|tick[7]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|write_pos[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|write_pos[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_count[3]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_count[4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_count[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_count[9]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_count[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[3]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[4]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[5]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_clk_cnt:u_clk_cnt|restart_scl_low_cnt_complete                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_clk_cnt:u_clk_cnt|restart_scl_low_cnt_complete~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_clk_cnt:u_clk_cnt|restart_setup_cnt_complete                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_clk_cnt:u_clk_cnt|restart_setup_cnt_complete~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_condt_det:u_condt_det|sda_int_edge_reg                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_condt_det:u_condt_det|sda_int_edge_reg~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_LOAD                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_LOAD~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_HOLD                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_HOLD~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|rx_data_fifo_lvl_rden_dly                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|rx_data_fifo_lvl_rden_dly~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_high[4]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_high[4]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_high[9]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_high[9]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_high[13]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_high[13]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_low[3]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_low[3]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_low[9]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_low[9]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|sda_hold[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|sda_hold[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_rxfifo|internal_used[1]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_rxfifo|internal_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_rxfifo|internal_used[3]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_rxfifo|internal_used[3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|internal_used[0]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|internal_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|internal_used[1]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|internal_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|internal_used[2]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|internal_used[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|internal_used[3]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|internal_used[3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|read_address[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|read_address[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|read_address[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|read_address[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|read_address[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|read_address[2]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|write_address[1]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|write_address[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|gen_7bit_addr_state                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|gen_7bit_addr_state~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_7BIT_ADDR                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_7BIT_ADDR~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_STOP                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_STOP~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.IDLE                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.IDLE~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.TX_BYTE                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.TX_BYTE~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|rx_hold_flag                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|rx_hold_flag~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|tx_byte_state                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|tx_byte_state~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_DONE                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_DONE~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_HOLD                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_HOLD~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_txout:u_txout|data_oe                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_txout:u_txout|data_oe~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[26]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[26]~DUPLICATE                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[194]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[194]~DUPLICATE                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[218]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[218]~DUPLICATE                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[73]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[73]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[120]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[120]~DUPLICATE                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[130]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[130]~DUPLICATE                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[173]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[173]~DUPLICATE                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[176]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[176]~DUPLICATE                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[177]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[177]~DUPLICATE                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[178]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[178]~DUPLICATE                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual[13]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual[14]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual[22]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual[22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_in[33]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_in[33]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_in[34]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_in[34]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|DFF_Num_Sign[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|DFF_Num_Sign[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[266]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[266]~DUPLICATE                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[50]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[50]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[51]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[51]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[147]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[147]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[149]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[149]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[153]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[153]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[173]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[173]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[204]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[204]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[206]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[206]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[222]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[222]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[224]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[224]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[229]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[229]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[266]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[266]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[268]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[268]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[271]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[271]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[276]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[276]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[278]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[278]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[279]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[279]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[285]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[285]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[5]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[5]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[6]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[6]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[7]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[7]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[22]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[22]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[64]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[64]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[71]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[71]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[112]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[112]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[119]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[119]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[164]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[164]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[165]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[165]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[167]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[167]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[184]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[184]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[185]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[185]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[336]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[336]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[428]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[428]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[528]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[528]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[544]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[544]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[545]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[545]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[26]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[26]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[50]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[50]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[52]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[52]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[179]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[179]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[200]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[200]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[205]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[205]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[206]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[206]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[207]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[207]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[209]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[209]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[210]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[210]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[228]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[228]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[232]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[232]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[234]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[234]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[261]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[261]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[262]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[262]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[265]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[265]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[266]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[266]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[267]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[267]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[325]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[325]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[326]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[326]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[327]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[327]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[328]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[328]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[333]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[333]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[350]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[350]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[355]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[355]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[357]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[357]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[358]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[358]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[359]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[359]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[362]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[362]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[365]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[365]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[376]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[376]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[377]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[377]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[378]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[378]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[379]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[379]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[382]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[382]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[383]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[383]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[388]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[388]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[389]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[389]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[392]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[392]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[393]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[393]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[400]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[400]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[402]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[402]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[403]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[403]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[404]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[404]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[406]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[406]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[407]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[407]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[409]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[409]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[412]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[412]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[413]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[413]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[414]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[414]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[425]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[425]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[475]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[475]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[476]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[476]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[477]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[477]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[478]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[478]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[479]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[479]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[484]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[484]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[502]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[502]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[506]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[506]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[508]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[508]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[512]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[512]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[513]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[513]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[515]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[515]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[521]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[521]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[537]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[537]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[538]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[538]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[555]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[555]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[559]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[559]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[575]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[575]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[576]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[576]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[578]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[578]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[579]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[579]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[583]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[583]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[589]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[589]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[592]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[592]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[596]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[596]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[601]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[601]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|index[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|index[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|index[3]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|index[3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sample_count[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sample_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sample_count[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sample_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sample_count[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sample_count[4]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[10]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[10]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[12]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[12]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[13]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[13]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[14]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[14]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[17]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[17]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[18]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[18]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[20]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[20]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[27]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[27]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][1]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][3]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][4]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][5]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][8]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][8]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][9]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][9]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][13]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][13]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][14]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][20]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|reconstructed_piped[0][20]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_out_piped[60][8]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_out_piped[60][8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_out_piped[60][10]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_out_piped[60][10]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_out_piped[104][8]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_out_piped[104][8]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_to_fixed:adc|fixed_in[7]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_to_fixed:adc|fixed_in[7]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_to_fixed:adc|fixed_in[17]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_to_fixed:adc|fixed_in[17]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_diff_out[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_diff_out[6]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_diff_out[10]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_diff_out[10]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[26]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[26]~DUPLICATE                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[146]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[146]~DUPLICATE                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[52]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[52]~DUPLICATE                                                                                                 ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[216]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[216]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[218]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[218]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[253]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[253]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual[10]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual[10]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual[18]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual[18]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual[20]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual[20]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][7]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][9]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][11]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][11]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][14]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][17]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][17]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][18]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][18]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][19]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|filter_piped[0][19]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[3]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[4]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[4]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[7]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[7]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[8]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[8]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[45]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[45]~DUPLICATE                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[47]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[47]~DUPLICATE                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[93]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[93]~DUPLICATE                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[95]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[95]~DUPLICATE                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[184]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[184]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[210]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[210]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[215]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[215]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[239]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[239]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[256]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[256]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[261]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[261]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[280]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[280]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[331]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[331]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[352]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[352]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[408]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[408]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[504]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[504]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[520]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[520]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFNumerator[138]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFNumerator[138]~DUPLICATE                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[51]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[51]~DUPLICATE                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[52]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[52]~DUPLICATE                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[53]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[53]~DUPLICATE                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[186]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[186]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[208]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[208]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[210]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[210]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[227]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[227]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[253]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[253]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[257]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[257]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[261]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[261]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[262]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[262]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[263]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[263]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[268]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[268]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[286]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[286]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[290]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[290]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[331]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[331]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[332]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[332]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[333]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[333]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[334]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[334]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[338]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[338]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[344]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[344]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[408]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[408]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[425]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[425]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[445]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[445]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[475]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[475]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[477]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[477]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[481]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[481]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[556]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[556]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[589]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[589]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[592]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[592]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[2]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[2]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[3]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[4]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[4]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[6]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[6]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[11]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[12]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[13]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[18]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[18]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[20]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[20]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[22]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[22]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[24]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[24]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[26]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[26]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[27]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[27]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[28]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[28]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[29]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[29]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[30]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[30]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_diff_out[21]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_diff_out[21]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[12]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[12]~DUPLICATE                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[96]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[96]~DUPLICATE                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[266]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[266]~DUPLICATE                                                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[51]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[51]~DUPLICATE                                                                                                 ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[246]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[246]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[250]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[250]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[252]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[252]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[255]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[255]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[256]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[256]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[258]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[258]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[259]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[259]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual[10]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual[10]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual[12]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual[12]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual[18]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual[18]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual[23]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual[23]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][5]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][7]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][9]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][12]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][12]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][14]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][15]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][15]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][17]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|filter_piped[0][17]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[7]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[7]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[8]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|DFF_Num_Sign[8]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[20]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[20]~DUPLICATE                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[115]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[115]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[256]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[256]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[384]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[384]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[480]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[480]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[592]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[592]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[153]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[153]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[158]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[158]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[201]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[201]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[204]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[204]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[206]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[206]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[209]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[209]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[213]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[213]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[231]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[231]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[234]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[234]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[235]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[235]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[236]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[236]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[238]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[238]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[252]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[252]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[262]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[262]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[263]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[263]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[264]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[264]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[326]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[326]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[330]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[330]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[331]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[331]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[338]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[338]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[342]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[342]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[343]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[343]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[344]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[344]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[352]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[352]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[354]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[354]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[356]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[356]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[365]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[365]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[377]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[377]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[379]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[379]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[380]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[380]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[381]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[381]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[385]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[385]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[388]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[388]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[396]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[396]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[400]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[400]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[401]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[401]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[402]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[402]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[404]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[404]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[407]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[407]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[409]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[409]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[413]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[413]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[417]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[417]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[419]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[419]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[420]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[420]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[438]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[438]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[439]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[439]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[447]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[447]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[475]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[475]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[476]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[476]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[478]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[478]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[485]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[485]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[489]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[489]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[493]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[493]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[494]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[494]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[500]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[500]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[528]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[528]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[538]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[538]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[545]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[545]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[546]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[546]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[552]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[552]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[575]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[575]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[576]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[576]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[577]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[577]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[579]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[579]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[580]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[580]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[582]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[582]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[583]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[583]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[588]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[588]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[590]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[590]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[592]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[592]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[595]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[595]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[601]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[601]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[613]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[613]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[618]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[618]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|index[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|index[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|index[1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|index[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|index[2]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|index[2]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|index[4]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|index[4]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|index[6]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|index[6]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[18]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[18]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[20]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[20]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[22]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[22]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[24]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[24]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[27]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[27]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[28]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[28]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[29]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[29]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[31]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[31]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|valid_avg_in                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|valid_avg_in~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_hjf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_hjf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_hjf:cntr1|counter_reg_bit[3]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_hjf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[26]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[26]~DUPLICATE                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[50]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[50]~DUPLICATE                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFNumerator[44]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFNumerator[44]~DUPLICATE                                                                                             ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[25]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[25]~DUPLICATE                                                                                                 ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[144]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[144]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[178]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[178]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[181]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[181]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[193]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[193]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[225]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[225]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[227]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[227]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[248]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[248]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[249]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[249]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[254]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[254]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[256]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[256]~DUPLICATE                                                                                                ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|denom[12]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|denom[12]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual[14]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual[14]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual[19]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual[19]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual[20]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual[20]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual[23]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual[23]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][5]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][7]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][9]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][10]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][10]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][12]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][12]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][13]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][13]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][14]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][14]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][15]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][15]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][16]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][16]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][17]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][17]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][18]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|filter_piped[0][18]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[1]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[3]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[4]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[18]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[18]~DUPLICATE                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[19]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[19]~DUPLICATE                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[24]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[24]~DUPLICATE                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[116]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[116]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[184]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[184]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[210]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[210]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[214]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[214]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[264]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[264]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[280]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[280]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[282]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[282]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[287]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[287]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[360]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[360]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[552]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFDenominator[552]~DUPLICATE                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFNumerator[138]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFNumerator[138]~DUPLICATE                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[77]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[77]~DUPLICATE                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[81]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[81]~DUPLICATE                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[175]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[175]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[177]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[177]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[184]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[184]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[252]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[252]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[261]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[261]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[262]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[262]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[263]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[263]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[264]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[264]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[265]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[265]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[269]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[269]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[279]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[279]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[286]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[286]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[290]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[290]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[327]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[327]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[329]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[329]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[330]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[330]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[331]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[331]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[332]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[332]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[335]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[335]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[336]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[336]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[338]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[338]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[342]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[342]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[345]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[345]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[361]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[361]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[367]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[367]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[382]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[382]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[387]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[387]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[389]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[389]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[392]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[392]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[397]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[397]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[408]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[408]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[421]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[421]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[475]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[475]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[491]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[491]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[500]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[500]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[518]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[518]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[522]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[522]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[566]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[566]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[577]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[577]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[600]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[600]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[604]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|DFFStage[604]~DUPLICATE                                                                                                                        ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_8i21:auto_generated|cntr_ejf:cntr1|counter_reg_bit[1]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_8i21:auto_generated|cntr_ejf:cntr1|counter_reg_bit[1]~DUPLICATE                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|cntr_djf:cntr1|counter_reg_bit[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|cntr_djf:cntr1|counter_reg_bit[0]~DUPLICATE                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|cntr_djf:cntr1|counter_reg_bit[2]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|cntr_djf:cntr1|counter_reg_bit[2]~DUPLICATE                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|cntr_djf:cntr1|counter_reg_bit[3]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|cntr_djf:cntr1|counter_reg_bit[3]~DUPLICATE                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_di21:auto_generated|cntr_cjf:cntr1|counter_reg_bit[1]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_di21:auto_generated|cntr_cjf:cntr1|counter_reg_bit[1]~DUPLICATE                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated|cntr_ajf:cntr1|counter_reg_bit[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated|cntr_ajf:cntr1|counter_reg_bit[0]~DUPLICATE                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated|cntr_ajf:cntr1|counter_reg_bit[1]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated|cntr_ajf:cntr1|counter_reg_bit[1]~DUPLICATE                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated|cntr_8jf:cntr1|counter_reg_bit[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated|cntr_8jf:cntr1|counter_reg_bit[0]~DUPLICATE                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated|cntr_8jf:cntr1|counter_reg_bit[3]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated|cntr_8jf:cntr1|counter_reg_bit[3]~DUPLICATE                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated|cntr_0if:cntr1|counter_reg_bit[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated|cntr_0if:cntr1|counter_reg_bit[0]~DUPLICATE                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated|cntr_0if:cntr1|counter_reg_bit[3]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated|cntr_0if:cntr1|counter_reg_bit[3]~DUPLICATE                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|cntr_thf:cntr1|counter_reg_bit[0]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|cntr_thf:cntr1|counter_reg_bit[0]~DUPLICATE                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|cntr_thf:cntr1|counter_reg_bit[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|cntr_thf:cntr1|counter_reg_bit[1]~DUPLICATE                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|cntr_thf:cntr1|counter_reg_bit[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|cntr_thf:cntr1|counter_reg_bit[2]~DUPLICATE                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_ah21:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_ah21:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]~DUPLICATE                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_ah21:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_ah21:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]~DUPLICATE                                     ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated|cntr_gjf:cntr1|counter_reg_bit[3]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated|cntr_gjf:cntr1|counter_reg_bit[3]~DUPLICATE                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated|cntr_gjf:cntr1|counter_reg_bit[4]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated|cntr_gjf:cntr1|counter_reg_bit[4]~DUPLICATE                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|cntr_ijf:cntr1|counter_reg_bit[0]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|cntr_ijf:cntr1|counter_reg_bit[0]~DUPLICATE                                                          ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|index[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|index[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|index[1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|index[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|index[2]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|index[2]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|index[4]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|index[4]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sample_count[2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sample_count[2]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[6]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[17]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[17]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[19]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[19]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[21]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[21]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[27]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[27]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[28]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[28]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in[33]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|conversion_in[33]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|higher_order_difference_n:diff_calc|differences[1][20]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|higher_order_difference_n:diff_calc|differences[1][20]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[26]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[26]~DUPLICATE                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[50]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[50]~DUPLICATE                                                                                                                               ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[242]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFDenominator[242]~DUPLICATE                                                                                                                              ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[177]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[177]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[200]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[200]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[205]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[205]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[252]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[252]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[258]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[258]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[268]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[268]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[284]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|DFFStage[284]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[11]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[11]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                                                   ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                                                                   ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                                                                   ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE                                                    ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE                                       ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]~DUPLICATE                                          ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                   ;
+--------------+----------------+--------------+---------------------+---------------------------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source ;
+--------------+----------------+--------------+---------------------+---------------------------------+----------------+
; Location     ;                ;              ; GPIO_0[0]           ; PIN_V12                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[10]          ; PIN_AD5                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[11]          ; PIN_AG14                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[12]          ; PIN_AE23                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[13]          ; PIN_AE6                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[14]          ; PIN_AD23                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[15]          ; PIN_AE24                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[16]          ; PIN_D12                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[17]          ; PIN_AD20                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[18]          ; PIN_C12                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[19]          ; PIN_AD17                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[1]           ; PIN_E8                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[20]          ; PIN_AC23                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[21]          ; PIN_AC22                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[22]          ; PIN_Y19                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[23]          ; PIN_AB23                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[24]          ; PIN_AA19                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[25]          ; PIN_W11                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[26]          ; PIN_AA18                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[27]          ; PIN_W14                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[28]          ; PIN_Y18                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[29]          ; PIN_Y17                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[2]           ; PIN_W12                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[30]          ; PIN_AB25                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[31]          ; PIN_AB26                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[32]          ; PIN_Y11                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[33]          ; PIN_AA26                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[34]          ; PIN_AA13                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[35]          ; PIN_AA11                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[3]           ; PIN_D11                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[4]           ; PIN_D8                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[5]           ; PIN_AH13                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[6]           ; PIN_AF7                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[7]           ; PIN_AH14                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[8]           ; PIN_AF4                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[9]           ; PIN_AH3                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[0]           ; PIN_Y15                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[10]          ; PIN_AG25                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[11]          ; PIN_AH26                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[12]          ; PIN_AH24                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[13]          ; PIN_AF25                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[14]          ; PIN_AG23                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[15]          ; PIN_AF23                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[16]          ; PIN_AG24                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[17]          ; PIN_AH22                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[18]          ; PIN_AH21                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[19]          ; PIN_AG21                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[1]           ; PIN_AC24                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[20]          ; PIN_AH23                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[21]          ; PIN_AA20                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[22]          ; PIN_AF22                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[23]          ; PIN_AE22                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[24]          ; PIN_AG20                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[25]          ; PIN_AF21                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[26]          ; PIN_AG19                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[27]          ; PIN_AH19                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[28]          ; PIN_AG18                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[29]          ; PIN_AH18                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[2]           ; PIN_AA15                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[30]          ; PIN_AF18                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[31]          ; PIN_AF20                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[32]          ; PIN_AG15                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[33]          ; PIN_AE20                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[34]          ; PIN_AE19                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[35]          ; PIN_AE17                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[3]           ; PIN_AD26                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[4]           ; PIN_AG28                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[5]           ; PIN_AF28                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[6]           ; PIN_AE25                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[7]           ; PIN_AF27                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[8]           ; PIN_AG26                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[9]           ; PIN_AH27                        ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[0]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[10]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[11]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[12]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[13]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[14]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[15]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[16]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[17]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[18]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[19]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[1]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[20]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[21]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[22]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[23]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[24]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[25]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[26]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[27]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[28]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[29]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[2]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[30]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[31]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[32]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[33]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[34]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[35]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[3]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[4]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[5]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[6]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[7]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[8]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_0[9]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[0]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[10]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[11]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[12]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[13]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[14]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[15]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[16]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[17]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[18]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[19]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[1]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[20]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[21]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[22]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[23]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[24]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[25]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[26]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[27]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[28]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[29]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[2]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[30]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[31]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[32]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[33]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[34]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[35]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[3]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[4]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[5]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[6]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[7]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[8]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; GPIO_1[9]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_RZQ        ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_I2C0_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_I2C0_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_KEY             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_LED             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE10_NANO_ADC  ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment ;
+--------------+----------------+--------------+---------------------+---------------------------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 39953 ) ; 0.00 % ( 0 / 39953 )       ; 0.00 % ( 0 / 39953 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 39953 ) ; 0.00 % ( 0 / 39953 )       ; 0.00 % ( 0 / 39953 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 39543 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 224 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 20 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 12,165 / 41,910       ; 29 %  ;
; ALMs needed [=A-B+C]                                        ; 12,165                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 16,373 / 41,910       ; 39 %  ;
;         [a] ALMs used for LUT logic and registers           ; 3,632                 ;       ;
;         [b] ALMs used for LUT logic                         ; 6,251                 ;       ;
;         [c] ALMs used for registers                         ; 6,490                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 4,296 / 41,910        ; 10 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 88 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 28                    ;       ;
;         [c] Due to LAB input limits                         ; 60                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 2,241 / 4,191         ; 53 %  ;
;     -- Logic LABs                                           ; 2,241                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 17,634                ;       ;
;     -- 7 input functions                                    ; 34                    ;       ;
;     -- 6 input functions                                    ; 3,830                 ;       ;
;     -- 5 input functions                                    ; 985                   ;       ;
;     -- 4 input functions                                    ; 2,382                 ;       ;
;     -- <=3 input functions                                  ; 10,403                ;       ;
; Combinational ALUT usage for route-throughs                 ; 7,227                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 21,768                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 20,244 / 83,820       ; 24 %  ;
;         -- Secondary logic registers                        ; 1,524 / 83,820        ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 21,045                ;       ;
;         -- Routing optimization registers                   ; 723                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 75 / 314              ; 24 %  ;
;     -- Clock pins                                           ; 6 / 8                 ; 75 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 200 / 553             ; 36 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,374,177 / 5,662,720 ; 24 %  ;
; Total block memory implementation bits                      ; 2,048,000 / 5,662,720 ; 36 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 11 / 112              ; 10 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 12.6% / 13.0% / 11.6% ;       ;
; Peak interconnect usage (total/H/V)                         ; 28.1% / 29.7% / 31.0% ;       ;
; Maximum fan-out                                             ; 21608                 ;       ;
; Highest non-global fan-out                                  ; 5329                  ;       ;
; Total fan-out                                               ; 166534                ;       ;
; Average fan-out                                             ; 3.54                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                         ;
+-------------------------------------------------------------+------------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 12024 / 41910 ( 29 % ) ; 61 / 41910 ( < 1 % ) ; 81 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 12024                  ; 61                   ; 81                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 16212 / 41910 ( 39 % ) ; 74 / 41910 ( < 1 % ) ; 90 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 3587                   ; 13                   ; 33                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 6171                   ; 37                   ; 44                   ; 0                              ;
;         [c] ALMs used for registers                         ; 6454                   ; 24                   ; 13                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 4276 / 41910 ( 10 % )  ; 13 / 41910 ( < 1 % ) ; 9 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 88 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 28                     ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 60                     ; 0                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                  ; Low                            ;
;                                                             ;                        ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 2220 / 4191 ( 53 % )   ; 10 / 4191 ( < 1 % )  ; 13 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 2220                   ; 10                   ; 13                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 17407                  ; 94                   ; 133                  ; 0                              ;
;     -- 7 input functions                                    ; 31                     ; 3                    ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 3787                   ; 13                   ; 30                   ; 0                              ;
;     -- 5 input functions                                    ; 945                    ; 15                   ; 25                   ; 0                              ;
;     -- 4 input functions                                    ; 2349                   ; 18                   ; 15                   ; 0                              ;
;     -- <=3 input functions                                  ; 10295                  ; 45                   ; 63                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 7192                   ; 31                   ; 4                    ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 20081 / 83820 ( 24 % ) ; 72 / 83820 ( < 1 % ) ; 91 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1513 / 83820 ( 2 % )   ; 4 / 83820 ( < 1 % )  ; 7 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 20882                  ; 72                   ; 91                   ; 0                              ;
;         -- Routing optimization registers                   ; 712                    ; 4                    ; 7                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
;                                                             ;                        ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 73                     ; 0                    ; 0                    ; 2                              ;
; I/O registers                                               ; 0                      ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 1374177                ; 0                    ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 2048000                ; 0                    ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 200 / 553 ( 36 % )     ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 11 / 112 ( 9 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 2 / 116 ( 1 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )       ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                        ;                      ;                      ;                                ;
; Connections                                                 ;                        ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 22094                  ; 64                   ; 153                  ; 1                              ;
;     -- Registered Input Connections                         ; 21697                  ; 29                   ; 106                  ; 0                              ;
;     -- Output Connections                                   ; 34                     ; 14                   ; 239                  ; 22025                          ;
;     -- Registered Output Connections                        ; 6                      ; 12                   ; 239                  ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Internal Connections                                        ;                        ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 170892                 ; 583                  ; 1069                 ; 22082                          ;
;     -- Registered Connections                               ; 83419                  ; 360                  ; 795                  ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; External Connections                                        ;                        ;                      ;                      ;                                ;
;     -- Top                                                  ; 50                     ; 10                   ; 213                  ; 21855                          ;
;     -- pzdyqx:nabboc                                        ; 10                     ; 0                    ; 37                   ; 31                             ;
;     -- sld_hub:auto_hub                                     ; 213                    ; 37                   ; 2                    ; 140                            ;
;     -- hard_block:auto_generated_inst                       ; 21855                  ; 31                   ; 140                  ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Partition Interface                                         ;                        ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 49                     ; 11                   ; 87                   ; 6                              ;
;     -- Output Ports                                         ; 45                     ; 4                    ; 104                  ; 12                             ;
;     -- Bidir Ports                                          ; 25                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Registered Ports                                            ;                        ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 2                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 3                    ; 60                   ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Port Connectivity                                           ;                        ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                    ; 3                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                    ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                    ; 68                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 2                    ; 73                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                    ; 73                   ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                           ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------+
; ARDUINO_IO[0]   ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[10]  ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[11]  ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[12]  ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[13]  ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[14]  ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_txout:u_txout|data_oe~DUPLICATE ;
; ARDUINO_IO[15]  ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_txout:u_txout|clk_oe            ;
; ARDUINO_IO[1]   ; AF13  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[2]   ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[3]   ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[4]   ; U14   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[5]   ; U13   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[6]   ; AG8   ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[7]   ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[8]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_IO[9]   ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; ARDUINO_RESET_N ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; DAC_SCL         ; C12   ; 8A       ; 40           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                             ;
; DAC_SDA         ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                             ;
; HDMI_I2C_SCL    ; U10   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; HDMI_I2C_SDA    ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; HDMI_I2S        ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; HDMI_LRCLK      ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; HDMI_MCLK       ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
; HDMI_SCLK       ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                               ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                             ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 12 / 16 ( 75 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 26 / 32 ( 81 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 22 / 68 ( 32 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 4 / 7 ( 57 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 3 / 6 ( 50 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; ARDUINO_IO[9]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; ARDUINO_IO[1]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; ARDUINO_IO[10]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; ARDUINO_IO[8]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; ARDUINO_IO[6]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; ARDUINO_IO[3]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; ARDUINO_IO[2]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; ARDUINO_IO[15]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; ARDUINO_IO[0]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; ARDUINO_IO[11]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; ARDUINO_RESET_N                 ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; ARDUINO_IO[7]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; ARDUINO_IO[14]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; ARDUINO_IO[12]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; ARDUINO_IO[13]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; DAC_SCL                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; DAC_SDA                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; ARDUINO_IO[5]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; ARDUINO_IO[4]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; ADC_CONVST      ; Missing drive strength and slew rate ;
; ADC_SCK         ; Missing drive strength and slew rate ;
; ADC_SDI         ; Missing drive strength and slew rate ;
; HDMI_TX_CLK     ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]   ; Missing drive strength and slew rate ;
; HDMI_TX_DE      ; Missing drive strength and slew rate ;
; HDMI_TX_HS      ; Missing drive strength and slew rate ;
; HDMI_TX_VS      ; Missing drive strength and slew rate ;
; LED[0]          ; Missing drive strength and slew rate ;
; LED[1]          ; Missing drive strength and slew rate ;
; LED[2]          ; Missing drive strength and slew rate ;
; LED[3]          ; Missing drive strength and slew rate ;
; LED[4]          ; Missing drive strength and slew rate ;
; LED[5]          ; Missing drive strength and slew rate ;
; LED[6]          ; Missing drive strength and slew rate ;
; LED[7]          ; Missing drive strength and slew rate ;
; ARDUINO_IO[14]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[15]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[6]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[8]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[7]   ; Missing drive strength and slew rate ;
; DAC_SCL         ; Incomplete set of assignments        ;
; DAC_SDA         ; Incomplete set of assignments        ;
; ARDUINO_IO[0]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[1]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[2]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[3]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[4]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[5]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[9]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[10]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[11]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[12]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[13]  ; Missing drive strength and slew rate ;
; ARDUINO_RESET_N ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL    ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA    ; Missing drive strength and slew rate ;
; HDMI_I2S        ; Missing drive strength and slew rate ;
; HDMI_LRCLK      ; Missing drive strength and slew rate ;
; HDMI_MCLK       ; Missing drive strength and slew rate ;
; HDMI_SCLK       ; Missing drive strength and slew rate ;
; DAC_SCL         ; Missing location assignment          ;
; DAC_SDA         ; Missing location assignment          ;
+-----------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                        ;                           ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                        ; Integer PLL               ;
;     -- PLL Location                                                                                                    ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                         ; Global Clock              ;
;     -- PLL Bandwidth                                                                                                   ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                         ; 1200000 to 600000 Hz      ;
;     -- Reference Clock Frequency                                                                                       ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                      ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                               ; 400.0 MHz                 ;
;     -- PLL Operation Mode                                                                                              ; Normal                    ;
;     -- PLL Freq Min Lock                                                                                               ; 37.500000 MHz             ;
;     -- PLL Freq Max Lock                                                                                               ; 100.000000 MHz            ;
;     -- PLL Enable                                                                                                      ; On                        ;
;     -- PLL Fractional Division                                                                                         ; N/A                       ;
;     -- M Counter                                                                                                       ; 16                        ;
;     -- N Counter                                                                                                       ; 2                         ;
;     -- PLL Refclk Select                                                                                               ;                           ;
;             -- PLL Refclk Select Location                                                                              ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                      ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                      ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                         ; N/A                       ;
;             -- CORECLKIN source                                                                                        ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                      ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                       ; N/A                       ;
;             -- RXIQCLKIN source                                                                                        ; N/A                       ;
;             -- CLKIN(0) source                                                                                         ; FPGA_CLK1_50~input        ;
;             -- CLKIN(1) source                                                                                         ; N/A                       ;
;             -- CLKIN(2) source                                                                                         ; N/A                       ;
;             -- CLKIN(3) source                                                                                         ; N/A                       ;
;     -- PLL Output Counter                                                                                              ;                           ;
;         -- DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                  ; 100.0 MHz                 ;
;             -- Output Clock Location                                                                                   ; PLLOUTPUTCOUNTER_X0_Y8_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                  ; Off                       ;
;             -- Duty Cycle                                                                                              ; 50.0000                   ;
;             -- Phase Shift                                                                                             ; 0.000000 degrees          ;
;             -- C Counter                                                                                               ; 4                         ;
;             -- C Counter PH Mux PRST                                                                                   ; 0                         ;
;             -- C Counter PRST                                                                                          ; 1                         ;
;         -- DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                  ; 40.0 MHz                  ;
;             -- Output Clock Location                                                                                   ; PLLOUTPUTCOUNTER_X0_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                  ; Off                       ;
;             -- Duty Cycle                                                                                              ; 50.0000                   ;
;             -- Phase Shift                                                                                             ; 0.000000 degrees          ;
;             -- C Counter                                                                                               ; 10                        ;
;             -- C Counter PH Mux PRST                                                                                   ; 0                         ;
;             -- C Counter PRST                                                                                          ; 1                         ;
;                                                                                                                        ;                           ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                                        ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------+
; |DE10_NANO_ADC                                                                                                                          ; 12165.1 (0.0)        ; 16373.1 (0.0)                    ; 4295.5 (0.0)                                      ; 87.5 (0.0)                       ; 0.0 (0.0)            ; 17634 (1)           ; 21768 (0)                 ; 0 (0)         ; 1374177           ; 200   ; 11         ; 75   ; 0            ; |DE10_NANO_ADC                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE10_NANO_ADC                                                      ; work           ;
;    |DE10_NANO_QSYS:u0|                                                                                                                  ; 12023.6 (0.0)        ; 16211.6 (0.0)                    ; 4275.5 (0.0)                                      ; 87.5 (0.0)                       ; 0.0 (0.0)            ; 17406 (0)           ; 21594 (0)                 ; 0 (0)         ; 1374177           ; 200   ; 11         ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                                                                               ; DE10_NANO_QSYS                                                     ; DE10_NANO_QSYS ;
;       |DE10_NANO_QSYS_jtag_uart:jtag_uart|                                                                                              ; 60.3 (15.3)          ; 75.2 (17.2)                      ; 15.0 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (33)            ; 113 (15)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                            ; DE10_NANO_QSYS_jtag_uart                                           ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|                                                      ; 12.3 (0.0)           ; 12.4 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                    ; DE10_NANO_QSYS_jtag_uart_scfifo_r                                  ; DE10_NANO_QSYS ;
;             |scfifo:rfifo|                                                                                                              ; 12.3 (0.0)           ; 12.4 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                                             ; work           ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 12.4 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_3291                                                        ; work           ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 12.4 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_5771                                                      ; work           ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.2)            ; 6.4 (3.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                                       ; work           ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                          ; cntr_vg7                                                           ; work           ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                               ; altsyncram_7pu1                                                    ; work           ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_jgb                                                           ; work           ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                       ; cntr_jgb                                                           ; work           ;
;          |DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|                                                      ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                    ; DE10_NANO_QSYS_jtag_uart_scfifo_w                                  ; DE10_NANO_QSYS ;
;             |scfifo:wfifo|                                                                                                              ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                                             ; work           ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_3291                                                        ; work           ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_5771                                                      ; work           ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 6.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                                       ; work           ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                          ; cntr_vg7                                                           ; work           ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                               ; altsyncram_7pu1                                                    ; work           ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_jgb                                                           ; work           ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                       ; cntr_jgb                                                           ; work           ;
;          |alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|                                                                 ; 20.4 (20.4)          ; 33.3 (33.3)                      ; 12.9 (12.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                                  ; work           ;
;       |DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                              ; 179.4 (0.0)          ; 199.8 (0.0)                      ; 21.7 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 370 (0)             ; 201 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                            ; DE10_NANO_QSYS_mm_interconnect_0                                   ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                         ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                       ; DE10_NANO_QSYS_mm_interconnect_0_cmd_demux                         ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; DE10_NANO_QSYS_mm_interconnect_0_cmd_demux_001                     ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                     ; 18.2 (16.2)          ; 18.4 (16.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                                                   ; DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003                       ; DE10_NANO_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                           ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                     ; 25.3 (23.3)          ; 26.3 (24.0)                      ; 1.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (54)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                                                                   ; DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003                       ; DE10_NANO_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                           ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_mm_interconnect_0_router:router|                                                                               ; 9.5 (9.5)            ; 10.2 (10.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                             ; DE10_NANO_QSYS_mm_interconnect_0_router                            ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_mm_interconnect_0_router_001:router_001|                                                                       ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                     ; DE10_NANO_QSYS_mm_interconnect_0_router_001                        ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                                               ; DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003                     ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                                                                                               ; DE10_NANO_QSYS_mm_interconnect_0_rsp_demux_003                     ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                             ; 33.1 (33.1)          ; 36.8 (36.8)                      ; 4.1 (4.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 85 (85)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                           ; DE10_NANO_QSYS_mm_interconnect_0_rsp_mux                           ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                     ; 6.2 (6.2)            ; 5.9 (5.9)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                   ; DE10_NANO_QSYS_mm_interconnect_0_rsp_mux_001                       ; DE10_NANO_QSYS ;
;          |altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|                                                                       ; 1.9 (1.9)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                              ; DE10_NANO_QSYS ;
;          |altera_avalon_sc_fifo:i2c_dac_csr_agent_rsp_fifo|                                                                             ; 3.9 (3.9)            ; 4.0 (4.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_dac_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                              ; DE10_NANO_QSYS ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                              ; DE10_NANO_QSYS ;
;          |altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|                                                              ; 5.2 (5.2)            ; 5.3 (5.3)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                              ; DE10_NANO_QSYS ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 5.0 (5.0)            ; 5.3 (5.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                              ; DE10_NANO_QSYS ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                              ; DE10_NANO_QSYS ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                              ; DE10_NANO_QSYS ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                              ; DE10_NANO_QSYS ;
;          |altera_merlin_master_agent:nios2_qsys_data_master_agent|                                                                      ; 1.1 (1.1)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                                         ; DE10_NANO_QSYS ;
;          |altera_merlin_slave_agent:i2c_dac_csr_agent|                                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_dac_csr_agent                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                          ; DE10_NANO_QSYS ;
;          |altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                          ; DE10_NANO_QSYS ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                          ; DE10_NANO_QSYS ;
;          |altera_merlin_slave_translator:adc_ltc2308_slave_translator|                                                                  ; 3.3 (3.3)            ; 6.5 (6.5)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                     ; DE10_NANO_QSYS ;
;          |altera_merlin_slave_translator:i2c_dac_csr_translator|                                                                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_dac_csr_translator                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                     ; DE10_NANO_QSYS ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                     ; DE10_NANO_QSYS ;
;          |altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator|                                                         ; 6.3 (6.3)            ; 14.1 (14.1)                      ; 8.1 (8.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                     ; DE10_NANO_QSYS ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                     ; DE10_NANO_QSYS ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 4.3 (4.3)            ; 5.3 (5.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                     ; DE10_NANO_QSYS ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                     ; DE10_NANO_QSYS ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 5.3 (5.3)            ; 8.0 (8.0)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                     ; DE10_NANO_QSYS ;
;          |altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|                                                                 ; 6.3 (6.3)            ; 6.8 (6.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                                      ; DE10_NANO_QSYS ;
;          |altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|                                                          ; 3.5 (3.5)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                                      ; DE10_NANO_QSYS ;
;       |DE10_NANO_QSYS_nios2_qsys:nios2_qsys|                                                                                            ; 997.4 (11.4)         ; 1181.9 (11.8)                    ; 197.1 (0.9)                                       ; 12.6 (0.5)                       ; 0.0 (0.0)            ; 1452 (1)            ; 1680 (45)                 ; 0 (0)         ; 62912             ; 13    ; 3          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                                                                                          ; DE10_NANO_QSYS_nios2_qsys                                          ; DE10_NANO_QSYS ;
;          |DE10_NANO_QSYS_nios2_qsys_cpu:cpu|                                                                                            ; 986.0 (844.6)        ; 1170.1 (1000.4)                  ; 196.2 (165.8)                                     ; 12.1 (10.1)                      ; 0.0 (0.0)            ; 1451 (1280)         ; 1635 (1357)               ; 0 (0)         ; 62912             ; 13    ; 3          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu                                                                                                                                                                                                                                                                                                                                                        ; DE10_NANO_QSYS_nios2_qsys_cpu                                      ; DE10_NANO_QSYS ;
;             |DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht                                                                                                                                                                                                                                                                             ; DE10_NANO_QSYS_nios2_qsys_cpu_bht_module                           ; DE10_NANO_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                                         ; work           ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                    ; altsyncram_pdj1                                                    ; work           ;
;             |DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_data|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_data                                                                                                                                                                                                                                                                     ; DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module                       ; DE10_NANO_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                                         ; work           ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                            ; altsyncram_4kl1                                                    ; work           ;
;             |DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag                                                                                                                                                                                                                                                                       ; DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module                        ; DE10_NANO_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                             ; altsyncram                                                         ; work           ;
;                   |altsyncram_5pi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated                                                                                                                                                                                                              ; altsyncram_5pi1                                                    ; work           ;
;             |DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim                                                                                                                                                                                                                                                                 ; DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module                     ; DE10_NANO_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                                         ; work           ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                        ; altsyncram_baj1                                                    ; work           ;
;             |DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_data|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_data                                                                                                                                                                                                                                                                     ; DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module                       ; DE10_NANO_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                                         ; work           ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                            ; altsyncram_spj1                                                    ; work           ;
;             |DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag                                                                                                                                                                                                                                                                       ; DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module                        ; DE10_NANO_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                             ; altsyncram                                                         ; work           ;
;                   |altsyncram_tgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                                                              ; altsyncram_tgj1                                                    ; work           ;
;             |DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell                                                                                                                                                                                                                                                                    ; DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell                            ; DE10_NANO_QSYS ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                 ; altera_mult_add                                                    ; work           ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                             ; altera_mult_add_37p2                                               ; work           ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                                ; work           ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                                            ; work           ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                 ; altera_mult_add                                                    ; work           ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                             ; altera_mult_add_37p2                                               ; work           ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                                ; work           ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                                            ; work           ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                 ; altera_mult_add                                                    ; work           ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                             ; altera_mult_add_37p2                                               ; work           ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                                ; work           ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                                            ; work           ;
;             |DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|                                       ; 141.3 (32.0)         ; 169.7 (33.3)                     ; 30.4 (1.3)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 171 (8)             ; 278 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci                                                                                                                                                                                                                                                                    ; DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci                            ; DE10_NANO_QSYS ;
;                |DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|                ; 44.5 (0.0)           ; 62.9 (0.0)                       ; 19.4 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper                                                                                                                                                            ; DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper                  ; DE10_NANO_QSYS ;
;                   |DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk|               ; 11.3 (10.2)          ; 19.5 (18.2)                      ; 8.2 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk                                                      ; DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk                   ; DE10_NANO_QSYS ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                            ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                            ; work           ;
;                   |DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|                     ; 31.7 (31.3)          ; 42.3 (41.2)                      ; 11.7 (10.8)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck                                                            ; DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck                      ; DE10_NANO_QSYS ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; -0.2 (-0.2)          ; 0.6 (0.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                            ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                            ; work           ;
;                   |sld_virtual_jtag_basic:DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_phy|                                                ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_phy                                                                                       ; sld_virtual_jtag_basic                                             ; work           ;
;                |DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg|                      ; 5.3 (5.3)            ; 5.8 (5.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg                                                                                                                                                                  ; DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg                     ; DE10_NANO_QSYS ;
;                |DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break|                        ; 4.6 (4.6)            ; 13.4 (13.4)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break                                                                                                                                                                    ; DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break                      ; DE10_NANO_QSYS ;
;                |DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug|                        ; 4.3 (4.1)            ; 5.8 (4.8)                        ; 1.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug                                                                                                                                                                    ; DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug                      ; DE10_NANO_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                                            ; work           ;
;                |DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|                              ; 49.5 (49.5)          ; 48.5 (48.5)                      ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 50 (50)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem                                                                                                                                                                          ; DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem                         ; DE10_NANO_QSYS ;
;                   |DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram                                                                           ; DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module                 ; DE10_NANO_QSYS ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                         ; work           ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                                    ; work           ;
;             |DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a                                                                                                                                                                                                                                                     ; DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module               ; DE10_NANO_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                                         ; work           ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                            ; altsyncram_voi1                                                    ; work           ;
;             |DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b                                                                                                                                                                                                                                                     ; DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module               ; DE10_NANO_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                                         ; work           ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                            ; altsyncram_voi1                                                    ; work           ;
;       |DE10_NANO_QSYS_nios2_qsys_custom_instruction_master_multi_xconnect:nios2_qsys_custom_instruction_master_multi_xconnect|          ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys_custom_instruction_master_multi_xconnect:nios2_qsys_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                                                                                        ; DE10_NANO_QSYS_nios2_qsys_custom_instruction_master_multi_xconnect ; DE10_NANO_QSYS ;
;       |DE10_NANO_QSYS_onchip_memory2:onchip_memory2|                                                                                    ; 53.7 (1.0)           ; 53.3 (1.0)                       ; 0.3 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 106 (1)             ; 3 (0)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                                                  ; DE10_NANO_QSYS_onchip_memory2                                      ; DE10_NANO_QSYS ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 52.7 (0.0)           ; 52.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 3 (0)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                                         ; work           ;
;             |altsyncram_btn1:auto_generated|                                                                                            ; 52.7 (0.8)           ; 52.3 (1.0)                       ; 0.3 (0.2)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 3 (3)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_btn1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_btn1                                                    ; work           ;
;                |decode_ala:decode3|                                                                                                     ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_btn1:auto_generated|decode_ala:decode3                                                                                                                                                                                                                                                                                                      ; decode_ala                                                         ; work           ;
;                |mux_7hb:mux2|                                                                                                           ; 49.5 (49.5)          ; 48.8 (48.8)                      ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_btn1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                                                                                                                            ; mux_7hb                                                            ; work           ;
;       |DE10_NANO_QSYS_pll_sys:pll_sys|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys                                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS_pll_sys                                             ; DE10_NANO_QSYS ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                        ; altera_pll                                                         ; work           ;
;       |DE10_NANO_QSYS_sw:sw|                                                                                                            ; 12.7 (12.7)          ; 16.7 (16.7)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw                                                                                                                                                                                                                                                                                                                                                                                                          ; DE10_NANO_QSYS_sw                                                  ; DE10_NANO_QSYS ;
;       |DE10_NANO_QSYS_timer_0:timer_0|                                                                                                  ; 66.7 (66.7)          ; 78.3 (78.3)                      ; 11.6 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (111)           ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS_timer_0                                             ; DE10_NANO_QSYS ;
;       |adc_ltc2308_fifo:adc_ltc2308|                                                                                                    ; 100.0 (29.3)         ; 133.3 (37.8)                     ; 33.3 (8.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 171 (55)            ; 227 (54)                  ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308                                                                                                                                                                                                                                                                                                                                                                                                  ; adc_ltc2308_fifo                                                   ; DE10_NANO_QSYS ;
;          |adc_data_fifo:adc_data_fifo_inst|                                                                                             ; 35.4 (0.0)           ; 57.2 (0.0)                       ; 21.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 127 (0)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst                                                                                                                                                                                                                                                                                                                                                                 ; adc_data_fifo                                                      ; DE10_NANO_QSYS ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 35.4 (0.0)           ; 57.2 (0.0)                       ; 21.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 127 (0)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                         ; dcfifo                                                             ; work           ;
;                |dcfifo_s7q1:auto_generated|                                                                                             ; 35.4 (6.6)           ; 57.2 (13.7)                      ; 21.8 (7.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (7)              ; 127 (37)                  ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated                                                                                                                                                                                                                                                                                                              ; dcfifo_s7q1                                                        ; work           ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                         ; 11.4 (11.4)          ; 13.0 (13.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                                                                                  ; a_graycounter_ldc                                                  ; work           ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                         ; 9.9 (9.9)            ; 10.7 (10.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                                                                                  ; a_graycounter_pv6                                                  ; work           ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 1.3 (0.0)            ; 8.0 (0.0)                        ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                                                                                   ; alt_synch_pipe_apl                                                 ; work           ;
;                      |dffpipe_re9:dffpipe12|                                                                                            ; 1.3 (1.3)            ; 8.0 (8.0)                        ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                                                                                                             ; dffpipe_re9                                                        ; work           ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 2.0 (0.0)            ; 7.7 (0.0)                        ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                                                                                   ; alt_synch_pipe_bpl                                                 ; work           ;
;                      |dffpipe_se9:dffpipe15|                                                                                            ; 2.0 (2.0)            ; 7.7 (7.7)                        ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15                                                                                                                                                                                                                                                             ; dffpipe_se9                                                        ; work           ;
;                   |altsyncram_91b1:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram                                                                                                                                                                                                                                                                                     ; altsyncram_91b1                                                    ; work           ;
;                   |cmpr_b06:rdempty_eq_comp|                                                                                            ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                                                                                                                                                                                                                                     ; cmpr_b06                                                           ; work           ;
;                   |cmpr_b06:wrfull_eq_comp|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                                                                                                                                                                                                                                      ; cmpr_b06                                                           ; work           ;
;          |adc_ltc2308:adc_ltc2308_inst|                                                                                                 ; 35.3 (35.3)          ; 38.2 (38.2)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst                                                                                                                                                                                                                                                                                                                                                                     ; adc_ltc2308                                                        ; DE10_NANO_QSYS ;
;       |altera_avalon_i2c:i2c_dac|                                                                                                       ; 234.2 (1.7)          ; 263.4 (2.0)                      ; 31.7 (0.3)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 408 (3)             ; 346 (0)                   ; 0 (0)         ; 144               ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c                                                  ; DE10_NANO_QSYS ;
;          |altera_avalon_i2c_clk_cnt:u_clk_cnt|                                                                                          ; 33.2 (33.2)          ; 34.2 (34.2)                      ; 2.2 (2.2)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 72 (72)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_clk_cnt:u_clk_cnt                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_clk_cnt                                          ; DE10_NANO_QSYS ;
;          |altera_avalon_i2c_condt_det:u_condt_det|                                                                                      ; 4.9 (4.9)            ; 5.9 (5.9)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_condt_det:u_condt_det                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_i2c_condt_det                                        ; DE10_NANO_QSYS ;
;          |altera_avalon_i2c_condt_gen:u_condt_gen|                                                                                      ; 16.0 (16.0)          ; 16.8 (16.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_condt_gen:u_condt_gen                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_i2c_condt_gen                                        ; DE10_NANO_QSYS ;
;          |altera_avalon_i2c_csr:u_csr|                                                                                                  ; 47.7 (47.7)          ; 60.4 (60.4)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_csr                                              ; DE10_NANO_QSYS ;
;          |altera_avalon_i2c_fifo:u_rxfifo|                                                                                              ; 9.7 (9.7)            ; 10.9 (10.9)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 14 (14)                   ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_rxfifo                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c_fifo                                             ; DE10_NANO_QSYS ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                                         ; work           ;
;                |altsyncram_lsh1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_lsh1:auto_generated                                                                                                                                                                                                                                                                                                                ; altsyncram_lsh1                                                    ; work           ;
;          |altera_avalon_i2c_fifo:u_txfifo|                                                                                              ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 20 (20)                   ; 0 (0)         ; 80                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c_fifo                                             ; DE10_NANO_QSYS ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 80                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                                         ; work           ;
;                |altsyncram_7vh1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 80                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_7vh1:auto_generated                                                                                                                                                                                                                                                                                                                ; altsyncram_7vh1                                                    ; work           ;
;          |altera_avalon_i2c_mstfsm:u_mstfsm|                                                                                            ; 20.0 (20.0)          ; 25.9 (25.9)                      ; 6.2 (6.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 35 (35)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_i2c_mstfsm                                           ; DE10_NANO_QSYS ;
;          |altera_avalon_i2c_rxshifter:u_rxshifter|                                                                                      ; 24.1 (24.1)          ; 25.2 (25.2)                      ; 1.8 (1.8)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 44 (44)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_rxshifter:u_rxshifter                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_i2c_rxshifter                                        ; DE10_NANO_QSYS ;
;          |altera_avalon_i2c_spksupp:u_spksupp|                                                                                          ; 12.3 (12.3)          ; 13.0 (13.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_spksupp:u_spksupp                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_spksupp                                          ; DE10_NANO_QSYS ;
;          |altera_avalon_i2c_txout:u_txout|                                                                                              ; 35.3 (35.3)          ; 39.3 (39.3)                      ; 4.2 (4.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 66 (66)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_txout:u_txout                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c_txout                                            ; DE10_NANO_QSYS ;
;          |altera_avalon_i2c_txshifter:u_txshifter|                                                                                      ; 19.3 (19.3)          ; 19.8 (19.8)                      ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 34 (34)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_txshifter:u_txshifter                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_i2c_txshifter                                        ; DE10_NANO_QSYS ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.2 (0.0)            ; 1.3 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                                            ; DE10_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                                          ; DE10_NANO_QSYS ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.7 (2.7)            ; 8.5 (5.2)                        ; 4.8 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                                            ; DE10_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                          ; DE10_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                          ; DE10_NANO_QSYS ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 3.7 (3.2)            ; 8.5 (5.2)                        ; 4.8 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                                            ; DE10_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                          ; DE10_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                          ; DE10_NANO_QSYS ;
;       |reconstruction_top_pipelined:recon_pipe_1_0|                                                                                     ; 2745.4 (136.3)       ; 3839.4 (516.8)                   ; 1112.0 (380.4)                                    ; 18.0 (0.0)                       ; 0.0 (0.0)            ; 3840 (45)           ; 5171 (1068)               ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0                                                                                                                                                                                                                                                                                                                                                                                   ; reconstruction_top_pipelined                                       ; DE10_NANO_QSYS ;
;          |adc_to_fixed:adc|                                                                                                             ; 6.9 (6.9)            ; 16.8 (16.8)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|adc_to_fixed:adc                                                                                                                                                                                                                                                                                                                                                                  ; adc_to_fixed                                                       ; DE10_NANO_QSYS ;
;          |anti_difference_rounding:anti_diff|                                                                                           ; 301.2 (19.4)         ; 305.7 (21.3)                     ; 5.5 (1.8)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 560 (29)            ; 239 (55)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff                                                                                                                                                                                                                                                                                                                                                ; anti_difference_rounding                                           ; DE10_NANO_QSYS ;
;             |anti_diff_div:anti_diff_div_inst|                                                                                          ; 281.8 (0.0)          ; 284.5 (0.0)                      ; 3.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 531 (0)             ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst                                                                                                                                                                                                                                                                                                               ; anti_diff_div                                                      ; DE10_NANO_QSYS ;
;                |lpm_divide:LPM_DIVIDE_component|                                                                                        ; 281.8 (0.0)          ; 284.5 (0.0)                      ; 3.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 531 (0)             ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                               ; lpm_divide                                                         ; work           ;
;                   |lpm_divide_evt:auto_generated|                                                                                       ; 281.8 (0.0)          ; 284.5 (0.0)                      ; 3.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 531 (0)             ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated                                                                                                                                                                                                                                                 ; lpm_divide_evt                                                     ; work           ;
;                      |sign_div_unsign_kri:divider|                                                                                      ; 281.8 (16.6)         ; 284.5 (16.6)                     ; 3.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 531 (47)            ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider                                                                                                                                                                                                                     ; sign_div_unsign_kri                                                ; work           ;
;                         |alt_u_div_ogh:divider|                                                                                         ; 265.2 (265.2)        ; 267.9 (267.9)                    ; 3.8 (3.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 484 (484)           ; 184 (184)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider                                                                                                                                                                                               ; alt_u_div_ogh                                                      ; work           ;
;          |fixed_to_dac:dac|                                                                                                             ; 7.0 (7.0)            ; 11.2 (11.2)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac                                                                                                                                                                                                                                                                                                                                                                  ; fixed_to_dac                                                       ; DE10_NANO_QSYS ;
;          |higher_order_difference:diff_calc|                                                                                            ; 7.5 (7.5)            ; 12.5 (12.5)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|higher_order_difference:diff_calc                                                                                                                                                                                                                                                                                                                                                 ; higher_order_difference                                            ; DE10_NANO_QSYS ;
;          |modulo_residual_piped:mod_residual|                                                                                           ; 311.4 (24.0)         ; 402.9 (114.0)                    ; 93.0 (90.0)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 570 (43)            ; 409 (226)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual                                                                                                                                                                                                                                                                                                                                                ; modulo_residual_piped                                              ; DE10_NANO_QSYS ;
;             |mod_divide:mod_divide_inst|                                                                                                ; 287.4 (0.0)          ; 288.9 (0.0)                      ; 3.0 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 527 (0)             ; 183 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst                                                                                                                                                                                                                                                                                                                     ; mod_divide                                                         ; DE10_NANO_QSYS ;
;                |lpm_divide:LPM_DIVIDE_component|                                                                                        ; 287.4 (0.0)          ; 288.9 (0.0)                      ; 3.0 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 527 (0)             ; 183 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                     ; lpm_divide                                                         ; work           ;
;                   |lpm_divide_evt:auto_generated|                                                                                       ; 287.4 (0.0)          ; 288.9 (0.0)                      ; 3.0 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 527 (0)             ; 183 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated                                                                                                                                                                                                                                                       ; lpm_divide_evt                                                     ; work           ;
;                      |sign_div_unsign_kri:divider|                                                                                      ; 287.4 (32.5)         ; 288.9 (33.7)                     ; 3.0 (1.5)                                         ; 1.5 (0.3)                        ; 0.0 (0.0)            ; 527 (66)            ; 183 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider                                                                                                                                                                                                                           ; sign_div_unsign_kri                                                ; work           ;
;                         |alt_u_div_ogh:divider|                                                                                         ; 255.0 (255.0)        ; 255.2 (255.2)                    ; 1.5 (1.5)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 461 (461)           ; 181 (181)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider                                                                                                                                                                                                     ; alt_u_div_ogh                                                      ; work           ;
;          |moving_average:mov_avg|                                                                                                       ; 1975.0 (1146.4)      ; 2573.6 (1702.0)                  ; 614.1 (565.1)                                     ; 15.5 (9.5)                       ; 0.0 (0.0)            ; 2628 (1059)         ; 3379 (2527)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg                                                                                                                                                                                                                                                                                                                                                            ; moving_average                                                     ; DE10_NANO_QSYS ;
;             |avg_div:avg_div_inst|                                                                                                      ; 815.3 (0.0)          ; 858.8 (0.0)                      ; 49.4 (0.0)                                        ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (0)            ; 852 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst                                                                                                                                                                                                                                                                                                                                       ; avg_div                                                            ; DE10_NANO_QSYS ;
;                |lpm_divide:LPM_DIVIDE_component|                                                                                        ; 815.3 (0.0)          ; 858.8 (0.0)                      ; 49.4 (0.0)                                        ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (0)            ; 852 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                       ; lpm_divide                                                         ; work           ;
;                   |lpm_divide_pvt:auto_generated|                                                                                       ; 815.3 (0.0)          ; 858.8 (0.0)                      ; 49.4 (0.0)                                        ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (0)            ; 852 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_pvt                                                     ; work           ;
;                      |sign_div_unsign_vri:divider|                                                                                      ; 815.3 (33.6)         ; 858.8 (34.3)                     ; 49.4 (0.7)                                        ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (93)           ; 852 (12)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider                                                                                                                                                                                                                                             ; sign_div_unsign_vri                                                ; work           ;
;                         |alt_u_div_9hh:divider|                                                                                         ; 781.7 (781.7)        ; 824.5 (824.5)                    ; 48.7 (48.7)                                       ; 6.0 (6.0)                        ; 0.0 (0.0)            ; 1445 (1445)         ; 840 (840)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider                                                                                                                                                                                                                       ; alt_u_div_9hh                                                      ; work           ;
;             |lpm_divide:Mod0|                                                                                                           ; 12.8 (0.0)           ; 12.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                                         ; work           ;
;                |lpm_divide_b2m:auto_generated|                                                                                          ; 12.8 (0.0)           ; 12.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated                                                                                                                                                                                                                                                                                                              ; lpm_divide_b2m                                                     ; work           ;
;                   |sign_div_unsign_ekh:divider|                                                                                         ; 12.8 (0.0)           ; 12.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider                                                                                                                                                                                                                                                                                  ; sign_div_unsign_ekh                                                ; work           ;
;                      |alt_u_div_2te:divider|                                                                                            ; 12.8 (12.8)          ; 12.8 (12.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider                                                                                                                                                                                                                                                            ; alt_u_div_2te                                                      ; work           ;
;       |reconstruction_top_pipelined_n:recon_pipe_n_0|                                                                                   ; 7565.8 (97.3)        ; 10350.6 (912.0)                  ; 2837.3 (818.7)                                    ; 52.5 (4.0)                       ; 0.0 (0.0)            ; 10796 (81)          ; 13657 (1816)              ; 0 (0)         ; 5521              ; 20    ; 5          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0                                                                                                                                                                                                                                                                                                                                                                                 ; reconstruction_top_pipelined_n                                     ; DE10_NANO_QSYS ;
;          |adc_to_fixed:adc|                                                                                                             ; 2.1 (2.1)            ; 19.5 (19.5)                      ; 17.4 (17.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_to_fixed:adc                                                                                                                                                                                                                                                                                                                                                                ; adc_to_fixed                                                       ; DE10_NANO_QSYS ;
;          |anti_difference_stage:stage_1|                                                                                                ; 2311.7 (22.5)        ; 2909.3 (23.1)                    ; 615.6 (4.3)                                       ; 18.0 (3.6)                       ; 0.0 (0.0)            ; 3210 (24)           ; 3637 (65)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1                                                                                                                                                                                                                                                                                                                                                   ; anti_difference_stage                                              ; DE10_NANO_QSYS ;
;             |anti_difference_rounding:anti_diff|                                                                                        ; 303.3 (19.3)         ; 304.7 (21.8)                     ; 2.3 (2.4)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 559 (29)            ; 233 (54)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff                                                                                                                                                                                                                                                                                                                ; anti_difference_rounding                                           ; DE10_NANO_QSYS ;
;                |anti_diff_div:anti_diff_div_inst|                                                                                       ; 283.9 (0.0)          ; 282.9 (0.0)                      ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (0)             ; 179 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst                                                                                                                                                                                                                                                                               ; anti_diff_div                                                      ; DE10_NANO_QSYS ;
;                   |lpm_divide:LPM_DIVIDE_component|                                                                                     ; 283.9 (0.0)          ; 282.9 (0.0)                      ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (0)             ; 179 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                               ; lpm_divide                                                         ; work           ;
;                      |lpm_divide_evt:auto_generated|                                                                                    ; 283.9 (0.0)          ; 282.9 (0.0)                      ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (0)             ; 179 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated                                                                                                                                                                                                                 ; lpm_divide_evt                                                     ; work           ;
;                         |sign_div_unsign_kri:divider|                                                                                   ; 283.9 (16.8)         ; 282.9 (16.9)                     ; 0.0 (0.2)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (47)            ; 179 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider                                                                                                                                                                                     ; sign_div_unsign_kri                                                ; work           ;
;                            |alt_u_div_ogh:divider|                                                                                      ; 267.0 (267.0)        ; 266.0 (266.0)                    ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 483 (483)           ; 179 (179)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider                                                                                                                                                               ; alt_u_div_ogh                                                      ; work           ;
;             |moving_average:mov_avg|                                                                                                    ; 1985.9 (1160.3)      ; 2581.5 (1711.2)                  ; 609.0 (561.3)                                     ; 13.4 (10.4)                      ; 0.0 (0.0)            ; 2627 (1058)         ; 3339 (2531)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg                                                                                                                                                                                                                                                                                                                            ; moving_average                                                     ; DE10_NANO_QSYS ;
;                |avg_div:avg_div_inst|                                                                                                   ; 811.8 (0.0)          ; 858.6 (0.0)                      ; 49.8 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (0)            ; 808 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst                                                                                                                                                                                                                                                                                                       ; avg_div                                                            ; DE10_NANO_QSYS ;
;                   |lpm_divide:LPM_DIVIDE_component|                                                                                     ; 811.8 (0.0)          ; 858.6 (0.0)                      ; 49.8 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (0)            ; 808 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                       ; lpm_divide                                                         ; work           ;
;                      |lpm_divide_pvt:auto_generated|                                                                                    ; 811.8 (0.0)          ; 858.6 (0.0)                      ; 49.8 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (0)            ; 808 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated                                                                                                                                                                                                                                         ; lpm_divide_pvt                                                     ; work           ;
;                         |sign_div_unsign_vri:divider|                                                                                   ; 811.8 (33.0)         ; 858.6 (34.2)                     ; 49.8 (1.2)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (93)           ; 808 (13)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider                                                                                                                                                                                                             ; sign_div_unsign_vri                                                ; work           ;
;                            |alt_u_div_9hh:divider|                                                                                      ; 778.8 (778.8)        ; 824.4 (824.4)                    ; 48.5 (48.5)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 1445 (1445)         ; 795 (795)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider                                                                                                                                                                                       ; alt_u_div_9hh                                                      ; work           ;
;                |lpm_divide:Mod0|                                                                                                        ; 11.7 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                            ; lpm_divide                                                         ; work           ;
;                   |lpm_divide_b2m:auto_generated|                                                                                       ; 11.7 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated                                                                                                                                                                                                                                                                              ; lpm_divide_b2m                                                     ; work           ;
;                      |sign_div_unsign_ekh:divider|                                                                                      ; 11.7 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider                                                                                                                                                                                                                                                  ; sign_div_unsign_ekh                                                ; work           ;
;                         |alt_u_div_2te:divider|                                                                                         ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider                                                                                                                                                                                                                            ; alt_u_div_2te                                                      ; work           ;
;          |anti_difference_stage:stage_2|                                                                                                ; 2281.0 (22.2)        ; 2923.2 (22.9)                    ; 655.7 (4.0)                                       ; 13.5 (3.4)                       ; 0.0 (0.0)            ; 3210 (24)           ; 3668 (63)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2                                                                                                                                                                                                                                                                                                                                                   ; anti_difference_stage                                              ; DE10_NANO_QSYS ;
;             |anti_difference_rounding:anti_diff|                                                                                        ; 303.2 (19.9)         ; 305.2 (22.0)                     ; 3.0 (2.1)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 559 (29)            ; 239 (55)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff                                                                                                                                                                                                                                                                                                                ; anti_difference_rounding                                           ; DE10_NANO_QSYS ;
;                |anti_diff_div:anti_diff_div_inst|                                                                                       ; 283.2 (0.0)          ; 283.2 (0.0)                      ; 0.9 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (0)             ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst                                                                                                                                                                                                                                                                               ; anti_diff_div                                                      ; DE10_NANO_QSYS ;
;                   |lpm_divide:LPM_DIVIDE_component|                                                                                     ; 283.2 (0.0)          ; 283.2 (0.0)                      ; 0.9 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (0)             ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                               ; lpm_divide                                                         ; work           ;
;                      |lpm_divide_evt:auto_generated|                                                                                    ; 283.2 (0.0)          ; 283.2 (0.0)                      ; 0.9 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (0)             ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated                                                                                                                                                                                                                 ; lpm_divide_evt                                                     ; work           ;
;                         |sign_div_unsign_kri:divider|                                                                                   ; 283.2 (15.5)         ; 283.2 (16.3)                     ; 0.9 (0.8)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (47)            ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider                                                                                                                                                                                     ; sign_div_unsign_kri                                                ; work           ;
;                            |alt_u_div_ogh:divider|                                                                                      ; 267.7 (267.7)        ; 266.9 (266.9)                    ; 0.2 (0.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 483 (483)           ; 184 (184)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider                                                                                                                                                               ; alt_u_div_ogh                                                      ; work           ;
;             |moving_average:mov_avg|                                                                                                    ; 1955.6 (1130.9)      ; 2595.2 (1724.6)                  ; 648.6 (601.8)                                     ; 9.1 (8.1)                        ; 0.0 (0.0)            ; 2627 (1058)         ; 3366 (2526)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg                                                                                                                                                                                                                                                                                                                            ; moving_average                                                     ; DE10_NANO_QSYS ;
;                |avg_div:avg_div_inst|                                                                                                   ; 810.6 (0.0)          ; 859.0 (0.0)                      ; 49.4 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (0)            ; 840 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst                                                                                                                                                                                                                                                                                                       ; avg_div                                                            ; DE10_NANO_QSYS ;
;                   |lpm_divide:LPM_DIVIDE_component|                                                                                     ; 810.6 (0.0)          ; 859.0 (0.0)                      ; 49.4 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (0)            ; 840 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                       ; lpm_divide                                                         ; work           ;
;                      |lpm_divide_pvt:auto_generated|                                                                                    ; 810.6 (0.0)          ; 859.0 (0.0)                      ; 49.4 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (0)            ; 840 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated                                                                                                                                                                                                                                         ; lpm_divide_pvt                                                     ; work           ;
;                         |sign_div_unsign_vri:divider|                                                                                   ; 810.6 (33.3)         ; 859.0 (34.4)                     ; 49.4 (1.2)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 1538 (93)           ; 840 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider                                                                                                                                                                                                             ; sign_div_unsign_vri                                                ; work           ;
;                            |alt_u_div_9hh:divider|                                                                                      ; 777.3 (777.3)        ; 824.6 (824.6)                    ; 48.3 (48.3)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 1445 (1445)         ; 829 (829)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider                                                                                                                                                                                       ; alt_u_div_9hh                                                      ; work           ;
;                |lpm_divide:Mod0|                                                                                                        ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                            ; lpm_divide                                                         ; work           ;
;                   |lpm_divide_b2m:auto_generated|                                                                                       ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated                                                                                                                                                                                                                                                                              ; lpm_divide_b2m                                                     ; work           ;
;                      |sign_div_unsign_ekh:divider|                                                                                      ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider                                                                                                                                                                                                                                                  ; sign_div_unsign_ekh                                                ; work           ;
;                         |alt_u_div_2te:divider|                                                                                         ; 11.6 (11.6)          ; 11.6 (11.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider                                                                                                                                                                                                                            ; alt_u_div_2te                                                      ; work           ;
;          |anti_difference_stage:stage_3|                                                                                                ; 2507.9 (21.3)        ; 3084.9 (23.3)                    ; 592.4 (4.9)                                       ; 15.5 (3.0)                       ; 0.0 (0.0)            ; 3623 (24)           ; 3903 (65)                 ; 0 (0)         ; 5521              ; 20    ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3                                                                                                                                                                                                                                                                                                                                                   ; anti_difference_stage                                              ; DE10_NANO_QSYS ;
;             |altshift_taps:filter_piped_rtl_0|                                                                                          ; 14.0 (0.0)           ; 15.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 18 (0)                    ; 0 (0)         ; 1944              ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0                                                                                                                                                                                                                                                                                                                  ; altshift_taps                                                      ; work           ;
;                |shift_taps_5001:auto_generated|                                                                                         ; 14.0 (4.4)           ; 15.5 (5.0)                       ; 1.5 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 18 (6)                    ; 0 (0)         ; 1944              ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated                                                                                                                                                                                                                                                                                   ; shift_taps_5001                                                    ; work           ;
;                   |altsyncram_8jc1:altsyncram5|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1944              ; 2     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|altsyncram_8jc1:altsyncram5                                                                                                                                                                                                                                                       ; altsyncram_8jc1                                                    ; work           ;
;                   |cntr_53h:cntr6|                                                                                                      ; 5.0 (5.0)            ; 5.5 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_53h:cntr6                                                                                                                                                                                                                                                                    ; cntr_53h                                                           ; work           ;
;                   |cntr_hjf:cntr1|                                                                                                      ; 4.6 (4.6)            ; 5.0 (5.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_hjf:cntr1                                                                                                                                                                                                                                                                    ; cntr_hjf                                                           ; work           ;
;             |anti_difference_rounding:anti_diff|                                                                                        ; 314.3 (18.7)         ; 317.1 (22.1)                     ; 3.7 (3.4)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 582 (29)            ; 256 (56)                  ; 0 (0)         ; 52                ; 1     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff                                                                                                                                                                                                                                                                                                                ; anti_difference_rounding                                           ; DE10_NANO_QSYS ;
;                |altshift_taps:valid_out_shift_rtl_0|                                                                                    ; 11.5 (0.0)           ; 12.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 13 (0)                    ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|altshift_taps:valid_out_shift_rtl_0                                                                                                                                                                                                                                                                            ; altshift_taps                                                      ; work           ;
;                   |shift_taps_tcv:auto_generated|                                                                                       ; 11.5 (4.0)           ; 12.0 (4.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (9)              ; 13 (5)                    ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|altshift_taps:valid_out_shift_rtl_0|shift_taps_tcv:auto_generated                                                                                                                                                                                                                                              ; shift_taps_tcv                                                     ; work           ;
;                      |altsyncram_9gc1:altsyncram5|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|altshift_taps:valid_out_shift_rtl_0|shift_taps_tcv:auto_generated|altsyncram_9gc1:altsyncram5                                                                                                                                                                                                                  ; altsyncram_9gc1                                                    ; work           ;
;                      |cntr_bjf:cntr1|                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|altshift_taps:valid_out_shift_rtl_0|shift_taps_tcv:auto_generated|cntr_bjf:cntr1                                                                                                                                                                                                                               ; cntr_bjf                                                           ; work           ;
;                      |cntr_v2h:cntr6|                                                                                                   ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|altshift_taps:valid_out_shift_rtl_0|shift_taps_tcv:auto_generated|cntr_v2h:cntr6                                                                                                                                                                                                                               ; cntr_v2h                                                           ; work           ;
;                |anti_diff_div:anti_diff_div_inst|                                                                                       ; 284.0 (0.0)          ; 283.0 (0.0)                      ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (0)             ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst                                                                                                                                                                                                                                                                               ; anti_diff_div                                                      ; DE10_NANO_QSYS ;
;                   |lpm_divide:LPM_DIVIDE_component|                                                                                     ; 284.0 (0.0)          ; 283.0 (0.0)                      ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (0)             ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                               ; lpm_divide                                                         ; work           ;
;                      |lpm_divide_evt:auto_generated|                                                                                    ; 284.0 (0.0)          ; 283.0 (0.0)                      ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (0)             ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated                                                                                                                                                                                                                 ; lpm_divide_evt                                                     ; work           ;
;                         |sign_div_unsign_kri:divider|                                                                                   ; 284.0 (16.7)         ; 283.0 (16.9)                     ; 0.0 (0.3)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 530 (47)            ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider                                                                                                                                                                                     ; sign_div_unsign_kri                                                ; work           ;
;                            |alt_u_div_ogh:divider|                                                                                      ; 267.1 (267.1)        ; 266.1 (266.1)                    ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 483 (483)           ; 187 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider                                                                                                                                                               ; alt_u_div_ogh                                                      ; work           ;
;             |moving_average:mov_avg|                                                                                                    ; 2158.3 (1154.2)      ; 2729.0 (1675.7)                  ; 582.3 (530.5)                                     ; 11.5 (9.0)                       ; 0.0 (0.0)            ; 2990 (1057)         ; 3564 (2525)               ; 0 (0)         ; 3525              ; 17    ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg                                                                                                                                                                                                                                                                                                                            ; moving_average                                                     ; DE10_NANO_QSYS ;
;                |altshift_taps:ready_shifted_rtl_0|                                                                                      ; 13.7 (0.0)           ; 13.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 19 (0)                    ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0                                                                                                                                                                                                                                                                                          ; altshift_taps                                                      ; work           ;
;                   |shift_taps_fuv:auto_generated|                                                                                       ; 13.7 (5.0)           ; 13.7 (5.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 19 (6)                    ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_fuv                                                     ; work           ;
;                      |altsyncram_8gc1:altsyncram5|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|altsyncram_8gc1:altsyncram5                                                                                                                                                                                                                                ; altsyncram_8gc1                                                    ; work           ;
;                      |cntr_53h:cntr6|                                                                                                   ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|cntr_53h:cntr6                                                                                                                                                                                                                                             ; cntr_53h                                                           ; work           ;
;                      |cntr_hjf:cntr1|                                                                                                   ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|cntr_hjf:cntr1                                                                                                                                                                                                                                             ; cntr_hjf                                                           ; work           ;
;                |avg_div:avg_div_inst|                                                                                                   ; 976.7 (0.0)          ; 1027.3 (0.0)                     ; 53.0 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 1875 (0)            ; 1020 (0)                  ; 0 (0)         ; 3417              ; 16    ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst                                                                                                                                                                                                                                                                                                       ; avg_div                                                            ; DE10_NANO_QSYS ;
;                   |lpm_divide:LPM_DIVIDE_component|                                                                                     ; 976.7 (0.0)          ; 1027.3 (0.0)                     ; 53.0 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 1875 (0)            ; 1020 (0)                  ; 0 (0)         ; 3417              ; 16    ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                       ; lpm_divide                                                         ; work           ;
;                      |lpm_divide_pvt:auto_generated|                                                                                    ; 976.7 (0.0)          ; 1027.3 (0.0)                     ; 53.0 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 1875 (0)            ; 1020 (0)                  ; 0 (0)         ; 3417              ; 16    ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated                                                                                                                                                                                                                                         ; lpm_divide_pvt                                                     ; work           ;
;                         |sign_div_unsign_vri:divider|                                                                                   ; 976.7 (32.3)         ; 1027.3 (33.4)                    ; 53.0 (1.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 1875 (93)           ; 1020 (9)                  ; 0 (0)         ; 3417              ; 16    ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider                                                                                                                                                                                                             ; sign_div_unsign_vri                                                ; work           ;
;                            |alt_u_div_9hh:divider|                                                                                      ; 917.2 (774.7)        ; 965.9 (818.6)                    ; 51.2 (46.3)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 1729 (1445)         ; 977 (806)                 ; 0 (0)         ; 3041              ; 14    ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider                                                                                                                                                                                       ; alt_u_div_9hh                                                      ; work           ;
;                               |altshift_taps:DFFNumerator_rtl_0|                                                                        ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_0                                                                                                                                                      ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_8i21:auto_generated|                                                                       ; 10.0 (3.5)           ; 10.0 (3.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (7)              ; 14 (5)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_8i21:auto_generated                                                                                                                       ; shift_taps_8i21                                                    ; work           ;
;                                     |altsyncram_uic1:altsyncram4|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_8i21:auto_generated|altsyncram_uic1:altsyncram4                                                                                           ; altsyncram_uic1                                                    ; work           ;
;                                     |cntr_23h:cntr5|                                                                                    ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_8i21:auto_generated|cntr_23h:cntr5                                                                                                        ; cntr_23h                                                           ; work           ;
;                                     |cntr_ejf:cntr1|                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_8i21:auto_generated|cntr_ejf:cntr1                                                                                                        ; cntr_ejf                                                           ; work           ;
;                               |altshift_taps:DFFNumerator_rtl_1|                                                                        ; 12.0 (0.0)           ; 12.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 16 (0)                    ; 0 (0)         ; 240               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1                                                                                                                                                      ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_9i21:auto_generated|                                                                       ; 12.0 (4.0)           ; 12.5 (4.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (9)              ; 16 (5)                    ; 0 (0)         ; 240               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated                                                                                                                       ; shift_taps_9i21                                                    ; work           ;
;                                     |altsyncram_vic1:altsyncram5|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 240               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|altsyncram_vic1:altsyncram5                                                                                           ; altsyncram_vic1                                                    ; work           ;
;                                     |cntr_13h:cntr6|                                                                                    ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|cntr_13h:cntr6                                                                                                        ; cntr_13h                                                           ; work           ;
;                                     |cntr_djf:cntr1|                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|cntr_djf:cntr1                                                                                                        ; cntr_djf                                                           ; work           ;
;                               |altshift_taps:DFFNumerator_rtl_2|                                                                        ; 11.5 (0.0)           ; 11.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 14 (0)                    ; 0 (0)         ; 168               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_2                                                                                                                                                      ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_di21:auto_generated|                                                                       ; 11.5 (4.5)           ; 11.5 (4.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (9)              ; 14 (5)                    ; 0 (0)         ; 168               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_di21:auto_generated                                                                                                                       ; shift_taps_di21                                                    ; work           ;
;                                     |altsyncram_iic1:altsyncram5|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 168               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_di21:auto_generated|altsyncram_iic1:altsyncram5                                                                                           ; altsyncram_iic1                                                    ; work           ;
;                                     |cntr_03h:cntr6|                                                                                    ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_di21:auto_generated|cntr_03h:cntr6                                                                                                        ; cntr_03h                                                           ; work           ;
;                                     |cntr_cjf:cntr1|                                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_di21:auto_generated|cntr_cjf:cntr1                                                                                                        ; cntr_cjf                                                           ; work           ;
;                               |altshift_taps:DFFNumerator_rtl_3|                                                                        ; 12.0 (0.0)           ; 12.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 13 (0)                    ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_3                                                                                                                                                      ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_rh21:auto_generated|                                                                       ; 12.0 (4.0)           ; 12.5 (4.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (9)              ; 13 (5)                    ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_rh21:auto_generated                                                                                                                       ; shift_taps_rh21                                                    ; work           ;
;                                     |altsyncram_cic1:altsyncram5|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_rh21:auto_generated|altsyncram_cic1:altsyncram5                                                                                           ; altsyncram_cic1                                                    ; work           ;
;                                     |cntr_bjf:cntr1|                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_rh21:auto_generated|cntr_bjf:cntr1                                                                                                        ; cntr_bjf                                                           ; work           ;
;                                     |cntr_v2h:cntr6|                                                                                    ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_rh21:auto_generated|cntr_v2h:cntr6                                                                                                        ; cntr_v2h                                                           ; work           ;
;                               |altshift_taps:DFFNumerator_rtl_4|                                                                        ; 11.5 (0.0)           ; 12.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 15 (0)                    ; 0 (0)         ; 312               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4                                                                                                                                                      ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_ai21:auto_generated|                                                                       ; 11.5 (4.2)           ; 12.0 (4.7)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (9)              ; 15 (5)                    ; 0 (0)         ; 312               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated                                                                                                                       ; shift_taps_ai21                                                    ; work           ;
;                                     |altsyncram_oic1:altsyncram5|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 312               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated|altsyncram_oic1:altsyncram5                                                                                           ; altsyncram_oic1                                                    ; work           ;
;                                     |cntr_ajf:cntr1|                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated|cntr_ajf:cntr1                                                                                                        ; cntr_ajf                                                           ; work           ;
;                                     |cntr_u2h:cntr6|                                                                                    ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated|cntr_u2h:cntr6                                                                                                        ; cntr_u2h                                                           ; work           ;
;                               |altshift_taps:DFFNumerator_rtl_5|                                                                        ; 11.5 (0.0)           ; 12.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 13 (0)                    ; 0 (0)         ; 385               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_5                                                                                                                                                      ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_bi21:auto_generated|                                                                       ; 11.5 (4.2)           ; 12.0 (4.7)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (9)              ; 13 (5)                    ; 0 (0)         ; 385               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_bi21:auto_generated                                                                                                                       ; shift_taps_bi21                                                    ; work           ;
;                                     |altsyncram_0jc1:altsyncram5|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 385               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_bi21:auto_generated|altsyncram_0jc1:altsyncram5                                                                                           ; altsyncram_0jc1                                                    ; work           ;
;                                     |cntr_9jf:cntr1|                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_bi21:auto_generated|cntr_9jf:cntr1                                                                                                        ; cntr_9jf                                                           ; work           ;
;                                     |cntr_m1h:cntr6|                                                                                    ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_bi21:auto_generated|cntr_m1h:cntr6                                                                                                        ; cntr_m1h                                                           ; work           ;
;                               |altshift_taps:DFFNumerator_rtl_6|                                                                        ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 350               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6                                                                                                                                                      ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_ci21:auto_generated|                                                                       ; 10.5 (3.5)           ; 11.0 (4.0)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (8)              ; 15 (5)                    ; 0 (0)         ; 350               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated                                                                                                                       ; shift_taps_ci21                                                    ; work           ;
;                                     |altsyncram_2jc1:altsyncram5|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 350               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated|altsyncram_2jc1:altsyncram5                                                                                           ; altsyncram_2jc1                                                    ; work           ;
;                                     |cntr_8jf:cntr1|                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated|cntr_8jf:cntr1                                                                                                        ; cntr_8jf                                                           ; work           ;
;                                     |cntr_l1h:cntr6|                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated|cntr_l1h:cntr6                                                                                                        ; cntr_l1h                                                           ; work           ;
;                               |altshift_taps:DFFNumerator_rtl_7|                                                                        ; 11.5 (0.0)           ; 12.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 14 (0)                    ; 0 (0)         ; 324               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7                                                                                                                                                      ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_6h21:auto_generated|                                                                       ; 11.5 (4.0)           ; 12.0 (4.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (9)              ; 14 (5)                    ; 0 (0)         ; 324               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated                                                                                                                       ; shift_taps_6h21                                                    ; work           ;
;                                     |altsyncram_agc1:altsyncram5|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 324               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated|altsyncram_agc1:altsyncram5                                                                                           ; altsyncram_agc1                                                    ; work           ;
;                                     |cntr_0if:cntr1|                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated|cntr_0if:cntr1                                                                                                        ; cntr_0if                                                           ; work           ;
;                                     |cntr_j1h:cntr6|                                                                                    ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated|cntr_j1h:cntr6                                                                                                        ; cntr_j1h                                                           ; work           ;
;                               |altshift_taps:DFFQuotient_rtl_0|                                                                         ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 10 (0)                    ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_0                                                                                                                                                       ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_7h21:auto_generated|                                                                       ; 8.0 (3.2)            ; 8.0 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (6)              ; 10 (4)                    ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7h21:auto_generated                                                                                                                        ; shift_taps_7h21                                                    ; work           ;
;                                     |altsyncram_bgc1:altsyncram4|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7h21:auto_generated|altsyncram_bgc1:altsyncram4                                                                                            ; altsyncram_bgc1                                                    ; work           ;
;                                     |cntr_i1h:cntr5|                                                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7h21:auto_generated|cntr_i1h:cntr5                                                                                                         ; cntr_i1h                                                           ; work           ;
;                                     |cntr_uhf:cntr1|                                                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7h21:auto_generated|cntr_uhf:cntr1                                                                                                         ; cntr_uhf                                                           ; work           ;
;                               |altshift_taps:DFFQuotient_rtl_1|                                                                         ; 11.0 (0.0)           ; 11.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 13 (0)                    ; 0 (0)         ; 196               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1                                                                                                                                                       ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_8h21:auto_generated|                                                                       ; 11.0 (3.9)           ; 11.5 (4.2)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (8)              ; 13 (4)                    ; 0 (0)         ; 196               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated                                                                                                                        ; shift_taps_8h21                                                    ; work           ;
;                                     |altsyncram_cgc1:altsyncram5|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|altsyncram_cgc1:altsyncram5                                                                                            ; altsyncram_cgc1                                                    ; work           ;
;                                     |cntr_h1h:cntr6|                                                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|cntr_h1h:cntr6                                                                                                         ; cntr_h1h                                                           ; work           ;
;                                     |cntr_thf:cntr1|                                                                                    ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|cntr_thf:cntr1                                                                                                         ; cntr_thf                                                           ; work           ;
;                               |altshift_taps:DFFQuotient_rtl_2|                                                                         ; 10.5 (0.0)           ; 10.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 10 (0)                    ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_2                                                                                                                                                       ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_9h21:auto_generated|                                                                       ; 10.5 (3.5)           ; 10.8 (3.8)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (7)              ; 10 (4)                    ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_9h21:auto_generated                                                                                                                        ; shift_taps_9h21                                                    ; work           ;
;                                     |altsyncram_dgc1:altsyncram5|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_9h21:auto_generated|altsyncram_dgc1:altsyncram5                                                                                            ; altsyncram_dgc1                                                    ; work           ;
;                                     |cntr_g1h:cntr6|                                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_9h21:auto_generated|cntr_g1h:cntr6                                                                                                         ; cntr_g1h                                                           ; work           ;
;                                     |cntr_shf:cntr1|                                                                                    ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_9h21:auto_generated|cntr_shf:cntr1                                                                                                         ; cntr_shf                                                           ; work           ;
;                               |altshift_taps:DFFQuotient_rtl_3|                                                                         ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 11 (0)                    ; 0 (0)         ; 140               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3                                                                                                                                                       ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_ah21:auto_generated|                                                                       ; 10.5 (3.9)           ; 11.0 (4.2)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (8)              ; 11 (4)                    ; 0 (0)         ; 140               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_ah21:auto_generated                                                                                                                        ; shift_taps_ah21                                                    ; work           ;
;                                     |altsyncram_egc1:altsyncram5|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 140               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_ah21:auto_generated|altsyncram_egc1:altsyncram5                                                                                            ; altsyncram_egc1                                                    ; work           ;
;                                     |cntr_e1h:cntr6|                                                                                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_ah21:auto_generated|cntr_e1h:cntr6                                                                                                         ; cntr_e1h                                                           ; work           ;
;                                     |cntr_rhf:cntr1|                                                                                    ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_ah21:auto_generated|cntr_rhf:cntr1                                                                                                         ; cntr_rhf                                                           ; work           ;
;                               |altshift_taps:DFFQuotient_rtl_4|                                                                         ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 7 (0)                     ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_4                                                                                                                                                       ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_bh21:auto_generated|                                                                       ; 6.0 (2.5)            ; 6.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (5)              ; 7 (3)                     ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_bh21:auto_generated                                                                                                                        ; shift_taps_bh21                                                    ; work           ;
;                                     |altsyncram_fgc1:altsyncram4|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_bh21:auto_generated|altsyncram_fgc1:altsyncram4                                                                                            ; altsyncram_fgc1                                                    ; work           ;
;                                     |cntr_d1h:cntr5|                                                                                    ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_bh21:auto_generated|cntr_d1h:cntr5                                                                                                         ; cntr_d1h                                                           ; work           ;
;                                     |cntr_phf:cntr1|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_bh21:auto_generated|cntr_phf:cntr1                                                                                                         ; cntr_phf                                                           ; work           ;
;                               |altshift_taps:DFFQuotient_rtl_5|                                                                         ; 6.0 (0.0)            ; 6.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 6 (0)                     ; 0 (0)         ; 60                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_5                                                                                                                                                       ; altshift_taps                                                      ; work           ;
;                                  |shift_taps_ag21:auto_generated|                                                                       ; 6.0 (1.5)            ; 6.5 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (3)              ; 6 (3)                     ; 0 (0)         ; 60                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_ag21:auto_generated                                                                                                                        ; shift_taps_ag21                                                    ; work           ;
;                                     |altsyncram_7fc1:altsyncram4|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60                ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_ag21:auto_generated|altsyncram_7fc1:altsyncram4                                                                                            ; altsyncram_7fc1                                                    ; work           ;
;                                     |cntr_b1h:cntr5|                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_ag21:auto_generated|cntr_b1h:cntr5                                                                                                         ; cntr_b1h                                                           ; work           ;
;                                     |cntr_ohf:cntr1|                                                                                    ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_ag21:auto_generated|cntr_ohf:cntr1                                                                                                         ; cntr_ohf                                                           ; work           ;
;                            |altshift_taps:DFF_Num_Sign_rtl_0|                                                                           ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 17 (0)                    ; 0 (0)         ; 272               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0                                                                                                                                                                            ; altshift_taps                                                      ; work           ;
;                               |shift_taps_7i21:auto_generated|                                                                          ; 14.0 (5.2)           ; 14.0 (5.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 17 (6)                    ; 0 (0)         ; 272               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated                                                                                                                                             ; shift_taps_7i21                                                    ; work           ;
;                                  |altsyncram_1jc1:altsyncram5|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 272               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated|altsyncram_1jc1:altsyncram5                                                                                                                 ; altsyncram_1jc1                                                    ; work           ;
;                                  |cntr_33h:cntr6|                                                                                       ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated|cntr_33h:cntr6                                                                                                                              ; cntr_33h                                                           ; work           ;
;                                  |cntr_gjf:cntr1|                                                                                       ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated|cntr_gjf:cntr1                                                                                                                              ; cntr_gjf                                                           ; work           ;
;                            |altshift_taps:DFF_q_is_neg_rtl_0|                                                                           ; 13.2 (0.0)           ; 14.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 17 (0)                    ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0                                                                                                                                                                            ; altshift_taps                                                      ; work           ;
;                               |shift_taps_5h21:auto_generated|                                                                          ; 13.2 (5.0)           ; 14.0 (5.5)                       ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 17 (6)                    ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated                                                                                                                                             ; shift_taps_5h21                                                    ; work           ;
;                                  |altsyncram_7gc1:altsyncram5|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|altsyncram_7gc1:altsyncram5                                                                                                                 ; altsyncram_7gc1                                                    ; work           ;
;                                  |cntr_43h:cntr6|                                                                                       ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|cntr_43h:cntr6                                                                                                                              ; cntr_43h                                                           ; work           ;
;                                  |cntr_ijf:cntr1|                                                                                       ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|cntr_ijf:cntr1                                                                                                                              ; cntr_ijf                                                           ; work           ;
;                |lpm_divide:Mod0|                                                                                                        ; 12.4 (0.0)           ; 12.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                            ; lpm_divide                                                         ; work           ;
;                   |lpm_divide_b2m:auto_generated|                                                                                       ; 12.4 (0.0)           ; 12.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated                                                                                                                                                                                                                                                                              ; lpm_divide_b2m                                                     ; work           ;
;                      |sign_div_unsign_ekh:divider|                                                                                      ; 12.4 (0.0)           ; 12.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider                                                                                                                                                                                                                                                  ; sign_div_unsign_ekh                                                ; work           ;
;                         |alt_u_div_2te:divider|                                                                                         ; 12.4 (12.4)          ; 12.4 (12.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|lpm_divide:Mod0|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider                                                                                                                                                                                                                            ; alt_u_div_2te                                                      ; work           ;
;          |fixed_to_dac:dac|                                                                                                             ; 7.3 (7.3)            ; 11.2 (11.2)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac                                                                                                                                                                                                                                                                                                                                                                ; fixed_to_dac                                                       ; DE10_NANO_QSYS ;
;          |higher_order_difference_n:diff_calc|                                                                                          ; 36.4 (36.4)          ; 58.7 (58.7)                      ; 22.7 (22.7)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 72 (72)             ; 117 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|higher_order_difference_n:diff_calc                                                                                                                                                                                                                                                                                                                                             ; higher_order_difference_n                                          ; DE10_NANO_QSYS ;
;          |modulo_residual_piped:mod_residual|                                                                                           ; 321.9 (33.6)         ; 431.8 (146.2)                    ; 110.9 (112.6)                                     ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 578 (49)            ; 465 (294)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual                                                                                                                                                                                                                                                                                                                                              ; modulo_residual_piped                                              ; DE10_NANO_QSYS ;
;             |mod_divide:mod_divide_inst|                                                                                                ; 286.7 (0.0)          ; 285.7 (0.0)                      ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 529 (0)             ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst                                                                                                                                                                                                                                                                                                                   ; mod_divide                                                         ; DE10_NANO_QSYS ;
;                |lpm_divide:LPM_DIVIDE_component|                                                                                        ; 286.7 (0.0)          ; 285.7 (0.0)                      ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 529 (0)             ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                   ; lpm_divide                                                         ; work           ;
;                   |lpm_divide_evt:auto_generated|                                                                                       ; 286.7 (0.0)          ; 285.7 (0.0)                      ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 529 (0)             ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_evt                                                     ; work           ;
;                      |sign_div_unsign_kri:divider|                                                                                      ; 286.7 (33.3)         ; 285.7 (35.4)                     ; 0.0 (2.1)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 529 (68)            ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider                                                                                                                                                                                                                         ; sign_div_unsign_kri                                                ; work           ;
;                         |alt_u_div_ogh:divider|                                                                                         ; 251.2 (251.2)        ; 250.2 (250.2)                    ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 461 (461)           ; 171 (171)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider                                                                                                                                                                                                   ; alt_u_div_ogh                                                      ; work           ;
;    |pzdyqx:nabboc|                                                                                                                      ; 61.0 (0.0)           ; 72.5 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                   ; pzdyqx                                                             ; work           ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 61.0 (6.3)           ; 72.5 (7.7)                       ; 11.5 (1.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 76 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; pzdyqx_impl                                                        ; work           ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 28.0 (11.5)          ; 33.5 (15.0)                      ; 5.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                        ; GHVD5181                                                           ; work           ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.5 (16.5)          ; 18.5 (18.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                      ; LQYT7093                                                           ; work           ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 6.5 (6.5)            ; 7.0 (7.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                    ; KIFI3548                                                           ; work           ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 11.2 (11.2)          ; 14.8 (14.8)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                    ; LQYT7093                                                           ; work           ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                    ; PUDL0439                                                           ; work           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 80.5 (0.5)           ; 89.0 (0.5)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (1)             ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                                            ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 80.0 (0.0)           ; 88.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (0)             ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                                        ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 80.0 (0.0)           ; 88.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (0)             ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                             ; alt_sld_fab                                                        ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 80.0 (2.0)           ; 88.5 (2.8)                       ; 8.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (1)             ; 98 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                                            ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 78.0 (0.0)           ; 85.7 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (0)             ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                                  ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 78.0 (54.7)          ; 85.7 (62.7)                      ; 7.7 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (93)            ; 91 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                ; sld_jtag_hub                                                       ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.8 (11.8)          ; 11.8 (11.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                        ; sld_rom_sr                                                         ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.7 (10.7)          ; 11.1 (11.1)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_NANO_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                      ; sld_shadow_jsm                                                     ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; ADC_CONVST      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK2_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_CLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_INT     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LED[0]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[14]  ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[15]  ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[6]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[8]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[7]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_SCL         ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DAC_SDA         ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[4]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[5]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[9]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[10]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[11]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[12]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[13]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_RESET_N ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]          ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]           ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]           ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDO         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                    ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_CLK2_50                                                                                                                                           ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                           ;                   ;         ;
; HDMI_TX_INT                                                                                                                                            ;                   ;         ;
; KEY[1]                                                                                                                                                 ;                   ;         ;
; ARDUINO_IO[14]                                                                                                                                         ;                   ;         ;
;      - DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_spksupp:u_spksupp|sda_doublesync_a~0                                              ; 1                 ; 0       ;
; ARDUINO_IO[15]                                                                                                                                         ;                   ;         ;
;      - DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a~0                                              ; 1                 ; 0       ;
; ARDUINO_IO[6]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[8]                                                                                                                                          ;                   ;         ;
;      - ARDUINO_IO[6]~output                                                                                                                            ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|DEC_triggered~0                                                                                  ; 0                 ; 0       ;
; ARDUINO_IO[7]                                                                                                                                          ;                   ;         ;
; DAC_SCL                                                                                                                                                ;                   ;         ;
; DAC_SDA                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[0]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[1]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[2]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[3]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[4]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[5]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[9]                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[10]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[11]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[12]                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[13]                                                                                                                                         ;                   ;         ;
; ARDUINO_RESET_N                                                                                                                                        ;                   ;         ;
; HDMI_I2C_SCL                                                                                                                                           ;                   ;         ;
; HDMI_I2C_SDA                                                                                                                                           ;                   ;         ;
; HDMI_I2S                                                                                                                                               ;                   ;         ;
; HDMI_LRCLK                                                                                                                                             ;                   ;         ;
; HDMI_MCLK                                                                                                                                              ;                   ;         ;
; HDMI_SCLK                                                                                                                                              ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                           ;                   ;         ;
; KEY[0]                                                                                                                                                 ;                   ;         ;
;      - DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 1                 ; 0       ;
;      - DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; 1                 ; 0       ;
;      - DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; 1                 ; 0       ;
;      - DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
;      - DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|merged_reset~0                                                                     ; 1                 ; 0       ;
;      - DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                         ; 1                 ; 0       ;
; SW[3]                                                                                                                                                  ;                   ;         ;
;      - DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw|d1_data_in[3]                                                                                            ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw|read_mux_out[3]~3                                                                                        ; 0                 ; 0       ;
; SW[0]                                                                                                                                                  ;                   ;         ;
;      - DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw|d1_data_in[0]                                                                                            ; 1                 ; 0       ;
;      - DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw|read_mux_out[0]~4                                                                                        ; 1                 ; 0       ;
; SW[1]                                                                                                                                                  ;                   ;         ;
;      - DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw|d1_data_in[1]                                                                                            ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw|read_mux_out[1]~0                                                                                        ; 0                 ; 0       ;
; SW[2]                                                                                                                                                  ;                   ;         ;
;      - DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw|d1_data_in[2]                                                                                            ; 1                 ; 0       ;
;      - DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw|read_mux_out[2]~2                                                                                        ; 1                 ; 0       ;
; ADC_SDO                                                                                                                                                ;                   ;         ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[1]~0                                                      ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[9]~1                                                      ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[2]~2                                                      ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[10]~3                                                     ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[3]~4                                                      ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[11]~5                                                     ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[0]~6                                                      ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[8]~7                                                      ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[7]~8                                                      ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[6]~9                                                      ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[5]~10                                                     ; 0                 ; 0       ;
;      - DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|read_data[4]~11                                                     ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Location                  ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                             ; LABCELL_X33_Y7_N57        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                             ; LABCELL_X30_Y5_N36        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X4_Y4_N18         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                                                       ; LABCELL_X4_Y4_N9          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y4_N39        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                                                          ; LABCELL_X1_Y4_N36         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X1_Y4_N18         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y7_N6         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                      ; FF_X30_Y7_N20             ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y7_N0         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X8_Y4_N36        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                       ; FF_X35_Y7_N26             ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y7_N12        ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; LABCELL_X45_Y1_N30        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y1_N15        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; MLABCELL_X39_Y10_N36      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_NANO_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y10_N12      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_dac_csr_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y6_N3         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y5_N45        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y8_N33        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                                     ; LABCELL_X37_Y9_N39        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y9_N42        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                           ; LABCELL_X40_Y12_N36       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_ci_multi_src2[1]                                                                                                                                                                                                                                                                                                       ; FF_X18_Y19_N23            ; 52      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_ci_multi_stall                                                                                                                                                                                                                                                                                                         ; FF_X43_Y3_N8              ; 5310    ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_ctrl_custom_multi                                                                                                                                                                                                                                                                                                      ; FF_X27_Y10_N17            ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_rd_addr_cnt[1]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y9_N9         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y10_N3        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y10_N54       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_wr_data_cnt[0]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y9_N27        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                               ; FF_X24_Y10_N56            ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                      ; FF_X25_Y8_N50             ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y9_N45       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_inst_result[22]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y11_N42       ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_inst_result[8]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y11_N30       ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                              ; FF_X24_Y10_N35            ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y10_N18       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_stall                                                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y10_N51       ; 872     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y9_N39       ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y16_N9        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk|jxuir                  ; FF_X7_Y4_N13              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X11_Y4_N57        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk|take_action_ocimem_a~2 ; MLABCELL_X8_Y2_N39        ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LABCELL_X12_Y4_N36        ; 36      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X11_Y4_N29             ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[20]~19                    ; LABCELL_X4_Y4_N36         ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[20]~21                    ; LABCELL_X7_Y4_N18         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[9]~10                     ; LABCELL_X4_Y4_N24         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[9]~9                      ; LABCELL_X4_Y4_N27         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                    ; MLABCELL_X25_Y7_N39       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                               ; MLABCELL_X25_Y7_N27       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break|break_readreg[26]~0                                                                                                                  ; LABCELL_X11_Y4_N15        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci_break|break_readreg[26]~1                                                                                                                  ; MLABCELL_X6_Y4_N0         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|MonDReg[0]~1                                                                                                                               ; MLABCELL_X21_Y6_N57       ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|MonDReg[18]~2                                                                                                                              ; MLABCELL_X21_Y6_N48       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|MonDReg[6]~0                                                                                                                               ; LABCELL_X17_Y6_N6         ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|ociram_reset_req                                                                                                                           ; LABCELL_X23_Y2_N57        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                             ; MLABCELL_X25_Y7_N48       ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|address[8]                                                                                                                                                                                                                           ; FF_X40_Y9_N53             ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                      ; LABCELL_X7_Y12_N9         ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                   ; FF_X10_Y10_N47            ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y9_N9         ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                  ; FF_X7_Y11_N50             ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y10_N9        ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                              ; FF_X10_Y8_N41             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_src2[11]~1                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y10_N45       ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y9_N39       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|Equal315~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y9_N57         ; 40      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y9_N51        ; 179     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y9_N30        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y9_N45        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                                 ; FF_X24_Y10_N5             ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                                                ; FF_X13_Y11_N47            ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X21_Y9_N33       ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y8_N42        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y9_N48        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y10_N48      ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y10_N3       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y8_N48        ; 5       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y1_N51        ; 58      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y1_N51        ; 16756   ; Async. clear                                       ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                       ; FF_X31_Y11_N1             ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y12_N57      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X7_Y8_N21         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y8_N54         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y12_N36       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y8_N39        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[31]~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y8_N54        ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_btn1:auto_generated|decode_ala:decode3|w_anode1333w[3]                                                                                                                                                                                                                                                        ; LABCELL_X42_Y16_N42       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_btn1:auto_generated|decode_ala:decode3|w_anode1350w[3]                                                                                                                                                                                                                                                        ; LABCELL_X42_Y16_N36       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_btn1:auto_generated|decode_ala:decode3|w_anode1360w[3]                                                                                                                                                                                                                                                        ; LABCELL_X42_Y16_N48       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_btn1:auto_generated|decode_ala:decode3|w_anode1370w[3]                                                                                                                                                                                                                                                        ; LABCELL_X42_Y16_N15       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_btn1:auto_generated|decode_ala:decode3|w_anode1380w[3]                                                                                                                                                                                                                                                        ; LABCELL_X42_Y16_N57       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2|wren~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X42_Y12_N12       ; 165     ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y8_N1 ; 21578   ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; 142     ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_sw:sw|always1~1                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y7_N12       ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y4_N3         ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y4_N36        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y4_N24        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X37_Y4_N57        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X37_Y4_N54        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y4_N54        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|valid_rdreq~1                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y2_N30        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|valid_wrreq~1                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y2_N0         ; 20      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|LessThan0~1                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y3_N0        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|clk_enable                                                                                                                                                                                                                                                                                                                            ; FF_X21_Y3_N44             ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|reset_n~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y3_N18        ; 40      ; Async. clear, Clock                                ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y3_N21        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_reset_n~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y2_N42        ; 151     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|always0~2                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y3_N21        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_count[11]~1                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y3_N54        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_ch[0]~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y3_N27        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[11]~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y3_N15        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_read_data~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y7_N18        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_read_status~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y3_N48        ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1]~3                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y4_N24        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_condt_det:u_condt_det|mst_arb_lost_reg                                                                                                                                                                                                                                                                                                              ; FF_X17_Y4_N8              ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|ctrl_wren~0                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y6_N24       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|iser_wren~0                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y6_N54       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_high_wren~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y6_N45       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|scl_low_wren~0                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y6_N21       ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_csr:u_csr|sda_hold_wren~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y6_N27       ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_rxfifo|internal_used[2]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y6_N51        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|internal_used[3]~1                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y6_N57       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|read_address[2]~1                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y6_N51       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|Selector3~2                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y3_N39        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_mstfsm:u_mstfsm|pop_tx_fifo_state_dly                                                                                                                                                                                                                                                                                                               ; FF_X12_Y3_N5              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_spksupp:u_spksupp|scl_clear_cnt~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y5_N9         ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_spksupp:u_spksupp|sda_clear_cnt~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y2_N45        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_txout:u_txout|clk_oe_nxt_hl                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y6_N0         ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_txout:u_txout|sda_hold_en~10                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y3_N42        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|put_rxfifo                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y6_N57        ; 6       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|put_txfifo                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y6_N48       ; 6       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                          ; FF_X39_Y4_N5              ; 163     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                           ; FF_X39_Y4_N2              ; 714     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y4_N51        ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                                                           ; FF_X45_Y1_N35             ; 81      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                       ; FF_X23_Y3_N11             ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|adc_to_fixed:adc|fixed_in[17]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y17_N57       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|adc_to_fixed:adc|scaled_signal[23]~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y12_N42      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|adc_to_fixed:adc|signal_with_offset[22]~0                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y13_N48      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_11~1                                                                                                                                                         ; MLABCELL_X28_Y34_N30      ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_14~1                                                                                                                                                         ; LABCELL_X24_Y34_N30       ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_16~1                                                                                                                                                         ; LABCELL_X22_Y37_N36       ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[100]                                                                                                                                                    ; LABCELL_X23_Y30_N15       ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[150]                                                                                                                                                    ; LABCELL_X29_Y26_N48       ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[200]                                                                                                                                                    ; LABCELL_X31_Y26_N0        ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[250]                                                                                                                                                    ; LABCELL_X36_Y24_N54       ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[300]                                                                                                                                                    ; LABCELL_X37_Y26_N0        ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[350]                                                                                                                                                    ; LABCELL_X35_Y28_N54       ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[400]                                                                                                                                                    ; LABCELL_X33_Y31_N54       ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|numer[0]~0                                                                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y29_N39      ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual[23]~0                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y29_N54      ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|residual_out[23]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y30_N27       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[0]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y3_N48        ; 3262    ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|dac_value[0]~0                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y12_N33      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|scaled_signal[16]~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y12_N30      ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|signal_with_offset[23]~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y12_N0        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|higher_order_difference:diff_calc|diff_out[19]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y17_N54       ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_denom[12]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y17_N12       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_11~5                                                                                                                                                               ; LABCELL_X24_Y25_N30       ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_14~5                                                                                                                                                               ; LABCELL_X22_Y25_N30       ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_16~5                                                                                                                                                               ; LABCELL_X22_Y23_N36       ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[100]                                                                                                                                                          ; LABCELL_X42_Y23_N57       ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[150]                                                                                                                                                          ; LABCELL_X43_Y23_N57       ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[200]                                                                                                                                                          ; LABCELL_X36_Y21_N12       ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[250]                                                                                                                                                          ; MLABCELL_X34_Y21_N0       ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[300]                                                                                                                                                          ; LABCELL_X29_Y21_N18       ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[350]                                                                                                                                                          ; MLABCELL_X28_Y22_N54      ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[400]                                                                                                                                                          ; LABCELL_X27_Y23_N39       ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|modulo_residual_piped:mod_residual|residual_out[23]~0                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y29_N6       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|Equal0~1                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y46_N36      ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_17~5                                                                                                                                                                                 ; MLABCELL_X28_Y37_N33      ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_20~1                                                                                                                                                                                 ; LABCELL_X22_Y39_N36       ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_22~1                                                                                                                                                                                 ; MLABCELL_X21_Y41_N36      ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_25~1                                                                                                                                                                                 ; LABCELL_X23_Y43_N36       ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_27~1                                                                                                                                                                                 ; MLABCELL_X25_Y43_N36      ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_29~1                                                                                                                                                                                 ; LABCELL_X29_Y46_N36       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_32~1                                                                                                                                                                                 ; LABCELL_X46_Y50_N36       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_34~1                                                                                                                                                                                 ; LABCELL_X48_Y50_N36       ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_37~1                                                                                                                                                                                 ; MLABCELL_X47_Y52_N36      ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_39~1                                                                                                                                                                                 ; LABCELL_X43_Y52_N36       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_41~1                                                                                                                                                                                 ; LABCELL_X42_Y54_N36       ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[1029]                                                                                                                                                                           ; MLABCELL_X28_Y41_N48      ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[294]                                                                                                                                                                            ; LABCELL_X30_Y43_N3        ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[392]                                                                                                                                                                            ; MLABCELL_X39_Y46_N6       ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[490]                                                                                                                                                                            ; MLABCELL_X34_Y43_N0       ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[539]                                                                                                                                                                            ; LABCELL_X31_Y42_N48       ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[637]                                                                                                                                                                            ; LABCELL_X33_Y38_N57       ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[735]                                                                                                                                                                            ; MLABCELL_X25_Y38_N57      ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[833]                                                                                                                                                                            ; LABCELL_X27_Y37_N24       ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[931]                                                                                                                                                                            ; LABCELL_X29_Y39_N36       ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[0][23]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y51_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[10][23]~48                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y47_N48      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[11][23]~52                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y47_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[12][23]~24                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y49_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[13][23]~28                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y49_N30       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[14][23]~56                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y49_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[15][23]~60                                                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y50_N48        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[16][23]~1                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y47_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[17][23]~5                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y47_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[18][23]~33                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y47_N6        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[19][23]~37                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y47_N30       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[1][23]~4                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y48_N36      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[20][23]~9                                                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y46_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[21][23]~13                                                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y48_N39       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[22][23]~41                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y47_N36       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[23][23]~45                                                                                                                                                                                                                                                                                                            ; LABCELL_X4_Y47_N39        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[24][23]~17                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y46_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[25][23]~21                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y48_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[26][23]~49                                                                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y47_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[27][23]~53                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y48_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[28][23]~25                                                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y48_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[29][23]~29                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y47_N0        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[2][23]~32                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y51_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[30][23]~57                                                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y48_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[31][23]~61                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y47_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[32][23]~2                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y47_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[33][23]~6                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y47_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[34][23]~34                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y47_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[35][23]~38                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y47_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[36][23]~10                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y48_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[37][23]~14                                                                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y50_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[38][23]~42                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y50_N39      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[39][23]~46                                                                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y50_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[3][23]~36                                                                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y48_N39      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[40][23]~18                                                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y46_N9        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[41][23]~22                                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y48_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[42][23]~50                                                                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y51_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[43][23]~54                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y48_N39       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[44][23]~26                                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y48_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[45][23]~30                                                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y46_N39       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[46][23]~58                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y47_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[47][23]~62                                                                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y46_N0        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[48][23]~3                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y47_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[49][23]~7                                                                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y47_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[4][23]~8                                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y48_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[50][23]~35                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y47_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[51][23]~39                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y47_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[52][23]~11                                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y47_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[53][23]~15                                                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y46_N36        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[54][23]~43                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y47_N42      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[55][23]~47                                                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y46_N42        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[56][23]~19                                                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y47_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[57][23]~23                                                                                                                                                                                                                                                                                                            ; LABCELL_X7_Y47_N39        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[58][23]~51                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y47_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[59][23]~55                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y49_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[5][23]~12                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y47_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[60][23]~27                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y49_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[61][23]~31                                                                                                                                                                                                                                                                                                            ; LABCELL_X7_Y49_N45        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[62][23]~59                                                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y48_N6        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[63][23]~63                                                                                                                                                                                                                                                                                                            ; LABCELL_X7_Y49_N48        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[64][23]~84                                                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y43_N51        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[65][23]~88                                                                                                                                                                                                                                                                                                            ; LABCELL_X4_Y40_N57        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[66][23]~92                                                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y43_N42        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[67][23]~96                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y41_N18       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[68][23]~85                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y39_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[69][23]~89                                                                                                                                                                                                                                                                                                            ; LABCELL_X7_Y42_N45        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[6][23]~40                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y50_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[70][23]~93                                                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y40_N45        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[71][23]~97                                                                                                                                                                                                                                                                                                            ; LABCELL_X7_Y39_N9         ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[72][23]~86                                                                                                                                                                                                                                                                                                            ; LABCELL_X7_Y43_N33        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[73][23]~90                                                                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y40_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[74][23]~94                                                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y43_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[75][23]~98                                                                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y40_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[76][23]~87                                                                                                                                                                                                                                                                                                            ; LABCELL_X7_Y42_N51        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[77][23]~91                                                                                                                                                                                                                                                                                                            ; LABCELL_X4_Y43_N51        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[78][23]~95                                                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y41_N48        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[79][23]~99                                                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y42_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[7][23]~44                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y47_N9        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[80][23]~64                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y41_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[81][23]~68                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y43_N24      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[82][23]~72                                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y42_N30       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[83][23]~76                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y42_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[84][23]~65                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y45_N9        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[85][23]~69                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y41_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[86][23]~73                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y40_N27      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[87][23]~77                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y43_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[88][23]~66                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y41_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[89][23]~70                                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y41_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[8][23]~16                                                                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y47_N9        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[90][23]~74                                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y41_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[91][23]~78                                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y40_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[92][23]~67                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y45_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[93][23]~71                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y41_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[94][23]~75                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y42_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[95][23]~79                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y40_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[96][23]~80                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y44_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[97][23]~81                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y42_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[98][23]~82                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y44_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[99][23]~83                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y43_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|buffer[9][23]~20                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y49_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|div_denom[23]                                                                                                                                                                                                                                                                                                                ; FF_X27_Y42_N17            ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|div_denom[23]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y43_N15       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|index[6]~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y43_N42       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|out_avg[23]~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y18_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sample_count[7]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y47_N3        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[31]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y43_N51       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|moving_average:mov_avg|sum[8]~2                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X8_Y42_N42       ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_to_fixed:adc|fixed_in[17]~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y17_N15       ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_to_fixed:adc|scaled_signal[23]~0                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y12_N45      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|adc_to_fixed:adc|signal_with_offset[22]~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y12_N36      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_11~1                                                                                                                         ; LABCELL_X43_Y30_N30       ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_14~1                                                                                                                         ; LABCELL_X46_Y30_N30       ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_16~1                                                                                                                         ; LABCELL_X51_Y30_N36       ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[100]                                                                                                                    ; LABCELL_X23_Y29_N39       ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[150]                                                                                                                    ; LABCELL_X29_Y27_N54       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[200]                                                                                                                    ; LABCELL_X30_Y25_N0        ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[250]                                                                                                                    ; LABCELL_X31_Y22_N12       ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[300]                                                                                                                    ; MLABCELL_X34_Y20_N51      ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[350]                                                                                                                    ; MLABCELL_X39_Y23_N0       ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[400]                                                                                                                    ; LABCELL_X42_Y27_N12       ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|denom[12]~0                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y27_N48       ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual[23]~0                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y27_N33       ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|residual_out[23]~0                                                                                                                                                                                                                                                               ; LABCELL_X50_Y22_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|Equal0~1                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y19_N36      ; 45      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_17~5                                                                                                                                                 ; LABCELL_X46_Y38_N33       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_20~1                                                                                                                                                 ; LABCELL_X46_Y44_N36       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_22~1                                                                                                                                                 ; LABCELL_X46_Y46_N36       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_25~1                                                                                                                                                 ; LABCELL_X42_Y48_N36       ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_27~1                                                                                                                                                 ; LABCELL_X40_Y48_N36       ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_29~1                                                                                                                                                 ; MLABCELL_X39_Y51_N36      ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_32~1                                                                                                                                                 ; LABCELL_X36_Y56_N36       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_34~1                                                                                                                                                 ; MLABCELL_X34_Y56_N36      ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_37~1                                                                                                                                                 ; MLABCELL_X39_Y60_N36      ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_39~1                                                                                                                                                 ; LABCELL_X36_Y60_N36       ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_41~1                                                                                                                                                 ; MLABCELL_X34_Y60_N36      ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[1029]                                                                                                                                           ; LABCELL_X43_Y34_N57       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[294]                                                                                                                                            ; LABCELL_X43_Y24_N3        ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[392]                                                                                                                                            ; LABCELL_X46_Y22_N0        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[490]                                                                                                                                            ; MLABCELL_X47_Y24_N0       ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[539]                                                                                                                                            ; LABCELL_X45_Y24_N15       ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[637]                                                                                                                                            ; LABCELL_X46_Y28_N9        ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[735]                                                                                                                                            ; LABCELL_X45_Y29_N57       ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[833]                                                                                                                                            ; LABCELL_X40_Y33_N30       ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[931]                                                                                                                                            ; LABCELL_X40_Y34_N42       ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[0][23]~0                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y15_N39      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[10][23]~36                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y13_N21      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[11][23]~44                                                                                                                                                                                                                                                                            ; LABCELL_X55_Y15_N6        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[12][23]~20                                                                                                                                                                                                                                                                            ; LABCELL_X61_Y15_N18       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[13][23]~28                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y14_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[14][23]~52                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y17_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[15][23]~60                                                                                                                                                                                                                                                                            ; LABCELL_X55_Y15_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[16][23]~1                                                                                                                                                                                                                                                                             ; LABCELL_X60_Y14_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[17][23]~9                                                                                                                                                                                                                                                                             ; LABCELL_X64_Y15_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[18][23]~33                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y15_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[19][23]~41                                                                                                                                                                                                                                                                            ; LABCELL_X61_Y15_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[1][23]~8                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y15_N3       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[20][23]~17                                                                                                                                                                                                                                                                            ; LABCELL_X57_Y13_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[21][23]~25                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y15_N15      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[22][23]~49                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y11_N6       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[23][23]~57                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y15_N24      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[24][23]~5                                                                                                                                                                                                                                                                             ; LABCELL_X66_Y15_N36       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[25][23]~13                                                                                                                                                                                                                                                                            ; LABCELL_X61_Y15_N36       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[26][23]~37                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y15_N6        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[27][23]~45                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y13_N3       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[28][23]~21                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y17_N57      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[29][23]~29                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y15_N54      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[2][23]~32                                                                                                                                                                                                                                                                             ; LABCELL_X60_Y15_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[30][23]~53                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y16_N0        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[31][23]~61                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y15_N9       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[32][23]~2                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y13_N48      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[33][23]~10                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y13_N0        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[34][23]~34                                                                                                                                                                                                                                                                            ; LABCELL_X57_Y13_N30       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[35][23]~42                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y13_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[36][23]~18                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y16_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[37][23]~26                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y15_N36      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[38][23]~50                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y13_N54      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[39][23]~58                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y15_N21      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[3][23]~40                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y15_N42      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[40][23]~6                                                                                                                                                                                                                                                                             ; LABCELL_X61_Y13_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[41][23]~14                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y11_N9       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[42][23]~38                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y13_N3       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[43][23]~46                                                                                                                                                                                                                                                                            ; LABCELL_X56_Y11_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[44][23]~22                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y13_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[45][23]~30                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y18_N45      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[46][23]~54                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y13_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[47][23]~62                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y15_N6       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[48][23]~3                                                                                                                                                                                                                                                                             ; LABCELL_X63_Y16_N0        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[49][23]~11                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y17_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[4][23]~16                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y11_N3       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[50][23]~35                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y16_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[51][23]~43                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y14_N39       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[52][23]~19                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y16_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[53][23]~27                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y16_N24      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[54][23]~51                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y16_N18       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[55][23]~59                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y16_N54      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[56][23]~7                                                                                                                                                                                                                                                                             ; MLABCELL_X65_Y13_N48      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[57][23]~15                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y15_N18      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[58][23]~39                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y13_N51      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[59][23]~47                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y15_N0       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[5][23]~24                                                                                                                                                                                                                                                                             ; LABCELL_X63_Y12_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[60][23]~23                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y12_N15      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[61][23]~31                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y13_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[62][23]~55                                                                                                                                                                                                                                                                            ; LABCELL_X53_Y12_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[63][23]~63                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y13_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[64][23]~80                                                                                                                                                                                                                                                                            ; LABCELL_X57_Y20_N18       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[65][23]~84                                                                                                                                                                                                                                                                            ; LABCELL_X55_Y19_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[66][23]~88                                                                                                                                                                                                                                                                            ; LABCELL_X57_Y21_N36       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[67][23]~92                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y22_N51      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[68][23]~81                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y22_N48      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[69][23]~85                                                                                                                                                                                                                                                                            ; LABCELL_X55_Y19_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[6][23]~48                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y11_N51      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[70][23]~89                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y22_N33      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[71][23]~93                                                                                                                                                                                                                                                                            ; LABCELL_X55_Y19_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[72][23]~82                                                                                                                                                                                                                                                                            ; LABCELL_X55_Y20_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[73][23]~86                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y19_N12      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[74][23]~90                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y15_N12      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[75][23]~94                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y19_N45      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[76][23]~83                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y18_N24      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[77][23]~87                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y18_N27      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[78][23]~91                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y20_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[79][23]~95                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y18_N12      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[7][23]~56                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y15_N57      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[80][23]~64                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y16_N39       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[81][23]~68                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y15_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[82][23]~72                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y18_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[83][23]~76                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y19_N6        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[84][23]~65                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y17_N0        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[85][23]~69                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y17_N18      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[86][23]~73                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y17_N18       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[87][23]~77                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y17_N0       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[88][23]~66                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y17_N15      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[89][23]~70                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y15_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[8][23]~4                                                                                                                                                                                                                                                                              ; LABCELL_X60_Y15_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[90][23]~74                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y17_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[91][23]~78                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y17_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[92][23]~67                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y13_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[93][23]~71                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y15_N39      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[94][23]~75                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y17_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[95][23]~79                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y15_N42      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[96][23]~96                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y21_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[97][23]~97                                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y21_N39      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[98][23]~98                                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y21_N12      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[99][23]~99                                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y21_N45      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|buffer[9][23]~12                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y13_N18      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|div_denom[23]                                                                                                                                                                                                                                                                                ; FF_X45_Y19_N37            ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|div_denom[23]~0                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y20_N36      ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|index[6]~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X59_Y15_N45      ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|out_avg[23]~0                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y28_N9        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sample_count[7]~0                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y19_N24       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|moving_average:mov_avg|sum[31]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X53_Y15_N0        ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_11~1                                                                                                                         ; LABCELL_X40_Y28_N30       ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_14~1                                                                                                                         ; LABCELL_X46_Y32_N30       ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_16~1                                                                                                                         ; LABCELL_X48_Y32_N36       ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[100]                                                                                                                    ; LABCELL_X35_Y27_N39       ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[150]                                                                                                                    ; LABCELL_X31_Y27_N54       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[200]                                                                                                                    ; MLABCELL_X34_Y27_N48      ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[250]                                                                                                                    ; LABCELL_X35_Y26_N15       ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[300]                                                                                                                    ; LABCELL_X33_Y22_N51       ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[350]                                                                                                                    ; LABCELL_X33_Y23_N0        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[400]                                                                                                                    ; LABCELL_X37_Y25_N18       ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|numer[0]~0                                                                                                                                                                                                                                                                       ; LABCELL_X50_Y31_N12       ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual[0]~0                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y31_N24       ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|residual_out[23]~0                                                                                                                                                                                                                                                               ; LABCELL_X55_Y29_N27       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|Equal0~1                                                                                                                                                                                                                                                                                     ; LABCELL_X74_Y31_N0        ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_17~5                                                                                                                                                 ; LABCELL_X43_Y40_N33       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_20~1                                                                                                                                                 ; MLABCELL_X47_Y42_N36      ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_22~1                                                                                                                                                 ; LABCELL_X45_Y42_N36       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_25~1                                                                                                                                                 ; LABCELL_X42_Y42_N36       ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_27~1                                                                                                                                                 ; LABCELL_X40_Y44_N36       ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_29~1                                                                                                                                                 ; LABCELL_X37_Y43_N36       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_32~1                                                                                                                                                 ; LABCELL_X35_Y45_N36       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_34~1                                                                                                                                                 ; LABCELL_X37_Y47_N36       ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_37~1                                                                                                                                                 ; LABCELL_X36_Y49_N36       ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_39~1                                                                                                                                                 ; LABCELL_X33_Y49_N36       ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_41~1                                                                                                                                                 ; MLABCELL_X34_Y51_N36      ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[1029]                                                                                                                                           ; LABCELL_X42_Y38_N48       ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[294]                                                                                                                                            ; LABCELL_X55_Y28_N30       ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[392]                                                                                                                                            ; MLABCELL_X52_Y25_N45      ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[490]                                                                                                                                            ; LABCELL_X51_Y25_N45       ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[539]                                                                                                                                            ; LABCELL_X51_Y29_N42       ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[637]                                                                                                                                            ; LABCELL_X48_Y31_N54       ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[735]                                                                                                                                            ; MLABCELL_X47_Y35_N57      ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[833]                                                                                                                                            ; LABCELL_X42_Y36_N24       ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[931]                                                                                                                                            ; MLABCELL_X39_Y38_N48      ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[0][23]~0                                                                                                                                                                                                                                                                              ; MLABCELL_X78_Y32_N6       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[10][23]~36                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y29_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[11][23]~44                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y32_N39       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[12][23]~20                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y31_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[13][23]~28                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y32_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[14][23]~52                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y31_N21      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[15][23]~60                                                                                                                                                                                                                                                                            ; LABCELL_X71_Y31_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[16][23]~1                                                                                                                                                                                                                                                                             ; MLABCELL_X78_Y34_N36      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[17][23]~9                                                                                                                                                                                                                                                                             ; LABCELL_X80_Y33_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[18][23]~33                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y34_N54      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[19][23]~41                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y33_N33      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[1][23]~8                                                                                                                                                                                                                                                                              ; LABCELL_X77_Y32_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[20][23]~17                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y32_N33      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[21][23]~25                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y31_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[22][23]~49                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y32_N57      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[23][23]~57                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y29_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[24][23]~5                                                                                                                                                                                                                                                                             ; MLABCELL_X82_Y31_N18      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[25][23]~13                                                                                                                                                                                                                                                                            ; LABCELL_X83_Y31_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[26][23]~37                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y27_N9       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[27][23]~45                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y33_N27      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[28][23]~21                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y28_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[29][23]~29                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y30_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[2][23]~32                                                                                                                                                                                                                                                                             ; MLABCELL_X78_Y32_N9       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[30][23]~53                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y28_N9        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[31][23]~61                                                                                                                                                                                                                                                                            ; LABCELL_X68_Y31_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[32][23]~2                                                                                                                                                                                                                                                                             ; LABCELL_X75_Y34_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[33][23]~10                                                                                                                                                                                                                                                                            ; MLABCELL_X82_Y30_N48      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[34][23]~34                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y34_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[35][23]~42                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y27_N39       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[36][23]~18                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y32_N12      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[37][23]~26                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y28_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[38][23]~50                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y32_N15      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[39][23]~58                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y28_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[3][23]~40                                                                                                                                                                                                                                                                             ; LABCELL_X75_Y35_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[40][23]~6                                                                                                                                                                                                                                                                             ; LABCELL_X81_Y31_N6        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[41][23]~14                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y32_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[42][23]~38                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y27_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[43][23]~46                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y32_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[44][23]~22                                                                                                                                                                                                                                                                            ; LABCELL_X81_Y30_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[45][23]~30                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y31_N18       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[46][23]~54                                                                                                                                                                                                                                                                            ; LABCELL_X81_Y30_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[47][23]~62                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y31_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[48][23]~3                                                                                                                                                                                                                                                                             ; LABCELL_X81_Y33_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[49][23]~11                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y32_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[4][23]~16                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y32_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[50][23]~35                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y34_N0        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[51][23]~43                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y33_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[52][23]~19                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y29_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[53][23]~27                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y31_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[54][23]~51                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y33_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[55][23]~59                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y33_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[56][23]~7                                                                                                                                                                                                                                                                             ; MLABCELL_X78_Y31_N27      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[57][23]~15                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y32_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[58][23]~39                                                                                                                                                                                                                                                                            ; LABCELL_X71_Y32_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[59][23]~47                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y33_N9        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[5][23]~24                                                                                                                                                                                                                                                                             ; LABCELL_X74_Y31_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[60][23]~23                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y31_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[61][23]~31                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y31_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[62][23]~55                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y31_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[63][23]~63                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y35_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[64][23]~80                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y29_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[65][23]~84                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y26_N36       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[66][23]~88                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y30_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[67][23]~92                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y28_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[68][23]~81                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y26_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[69][23]~85                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y29_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[6][23]~48                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y32_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[70][23]~89                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y28_N9        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[71][23]~93                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y28_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[72][23]~82                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y28_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[73][23]~86                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y27_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[74][23]~90                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y29_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[75][23]~94                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y28_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[76][23]~83                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y27_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[77][23]~87                                                                                                                                                                                                                                                                            ; LABCELL_X68_Y27_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[78][23]~91                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y29_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[79][23]~95                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y29_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[7][23]~56                                                                                                                                                                                                                                                                             ; LABCELL_X74_Y31_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[80][23]~64                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y33_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[81][23]~68                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y33_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[82][23]~72                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y31_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[83][23]~76                                                                                                                                                                                                                                                                            ; LABCELL_X64_Y34_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[84][23]~65                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y31_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[85][23]~69                                                                                                                                                                                                                                                                            ; LABCELL_X64_Y32_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[86][23]~73                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y31_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[87][23]~77                                                                                                                                                                                                                                                                            ; LABCELL_X64_Y32_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[88][23]~66                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y32_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[89][23]~70                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y33_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[8][23]~4                                                                                                                                                                                                                                                                              ; LABCELL_X75_Y31_N36       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[90][23]~74                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y32_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[91][23]~78                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y33_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[92][23]~67                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y31_N0       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[93][23]~71                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y31_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[94][23]~75                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y31_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[95][23]~79                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y32_N24      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[96][23]~96                                                                                                                                                                                                                                                                            ; LABCELL_X71_Y25_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[97][23]~97                                                                                                                                                                                                                                                                            ; LABCELL_X71_Y26_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[98][23]~98                                                                                                                                                                                                                                                                            ; LABCELL_X71_Y25_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[99][23]~99                                                                                                                                                                                                                                                                            ; LABCELL_X71_Y26_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|buffer[9][23]~12                                                                                                                                                                                                                                                                             ; LABCELL_X75_Y35_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|div_denom[23]                                                                                                                                                                                                                                                                                ; FF_X59_Y31_N29            ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|div_denom[23]~0                                                                                                                                                                                                                                                                              ; LABCELL_X71_Y29_N18       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|index[6]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y31_N27       ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|out_avg[23]~0                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y18_N18      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sample_count[7]~0                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y31_N27       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|moving_average:mov_avg|sum[31]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y31_N24       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_53h:cntr6|counter_reg_bit0~0                                                                                                                                                                                                                   ; LABCELL_X61_Y25_N42       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_hjf:cntr1|cout_actual                                                                                                                                                                                                                          ; LABCELL_X68_Y23_N18       ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|dffe7                                                                                                                                                                                                                                               ; FF_X61_Y25_N19            ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|altshift_taps:valid_out_shift_rtl_0|shift_taps_tcv:auto_generated|cntr_bjf:cntr1|cout_actual                                                                                                                                                                                     ; LABCELL_X13_Y27_N42       ; 4       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|altshift_taps:valid_out_shift_rtl_0|shift_taps_tcv:auto_generated|cntr_v2h:cntr6|counter_comb_bita3~1                                                                                                                                                                            ; MLABCELL_X15_Y27_N12      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|altshift_taps:valid_out_shift_rtl_0|shift_taps_tcv:auto_generated|dffe7                                                                                                                                                                                                          ; FF_X15_Y27_N34            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_11~1                                                                                                                         ; LABCELL_X45_Y26_N30       ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_14~1                                                                                                                         ; MLABCELL_X47_Y26_N30      ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_16~1                                                                                                                         ; LABCELL_X50_Y26_N36       ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[100]                                                                                                                    ; MLABCELL_X21_Y32_N15      ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[150]                                                                                                                    ; LABCELL_X31_Y30_N54       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[200]                                                                                                                    ; LABCELL_X33_Y24_N48       ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[250]                                                                                                                    ; LABCELL_X37_Y23_N0        ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[300]                                                                                                                    ; LABCELL_X37_Y20_N48       ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[350]                                                                                                                    ; MLABCELL_X39_Y22_N0       ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|anti_diff_div:anti_diff_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[400]                                                                                                                    ; LABCELL_X43_Y26_N57       ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|numer[0]~0                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y23_N36       ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual[0]~0                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y18_N39       ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|residual_out[23]~0                                                                                                                                                                                                                                                               ; LABCELL_X13_Y27_N51       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|Equal0~1                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y22_N42       ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|cntr_53h:cntr6|counter_reg_bit0~0                                                                                                                                                                                            ; LABCELL_X48_Y10_N39       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|cntr_hjf:cntr1|cout_actual                                                                                                                                                                                                   ; LABCELL_X50_Y22_N48       ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|dffe7                                                                                                                                                                                                                        ; FF_X48_Y10_N43            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_8i21:auto_generated|cntr_23h:cntr5|counter_reg_bit0~0                                                       ; LABCELL_X30_Y35_N39       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_8i21:auto_generated|dffe6                                                                                   ; FF_X30_Y35_N31            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|cntr_13h:cntr6|counter_reg_bit0~0                                                       ; MLABCELL_X47_Y11_N57      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|cntr_djf:cntr1|cout_actual                                                              ; LABCELL_X42_Y37_N18       ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|dffe7                                                                                   ; FF_X47_Y11_N31            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_di21:auto_generated|cntr_03h:cntr6|counter_reg_bit0~0                                                       ; MLABCELL_X47_Y38_N45      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_di21:auto_generated|cntr_cjf:cntr1|cout_actual                                                              ; LABCELL_X48_Y39_N42       ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_di21:auto_generated|dffe7                                                                                   ; FF_X46_Y41_N10            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_rh21:auto_generated|cntr_bjf:cntr1|cout_actual                                                              ; MLABCELL_X25_Y33_N18      ; 4       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_rh21:auto_generated|cntr_v2h:cntr6|counter_reg_bit0~0                                                       ; MLABCELL_X25_Y18_N57      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_rh21:auto_generated|dffe7                                                                                   ; FF_X25_Y18_N31            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated|cntr_ajf:cntr1|cout_actual                                                              ; LABCELL_X37_Y33_N18       ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated|cntr_u2h:cntr6|counter_reg_bit0~0                                                       ; MLABCELL_X25_Y15_N30      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated|dffe7                                                                                   ; FF_X25_Y15_N34            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_bi21:auto_generated|cntr_9jf:cntr1|cout_actual                                                              ; LABCELL_X37_Y35_N48       ; 4       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_bi21:auto_generated|cntr_m1h:cntr6|counter_reg_bit0~0                                                       ; LABCELL_X46_Y23_N30       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_bi21:auto_generated|dffe7                                                                                   ; FF_X46_Y23_N34            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated|cntr_8jf:cntr1|cout_actual                                                              ; LABCELL_X27_Y34_N18       ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated|cntr_l1h:cntr6|counter_reg_bit0~0                                                       ; MLABCELL_X15_Y32_N39      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated|dffe7                                                                                   ; FF_X15_Y32_N31            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated|cntr_0if:cntr1|cout_actual                                                              ; MLABCELL_X39_Y32_N18      ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated|cntr_j1h:cntr6|counter_reg_bit0~0                                                       ; LABCELL_X40_Y19_N27       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated|dffe7                                                                                   ; FF_X40_Y19_N13            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7h21:auto_generated|cntr_i1h:cntr5|counter_reg_bit0~0                                                        ; MLABCELL_X34_Y15_N36      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7h21:auto_generated|dffe6                                                                                    ; FF_X34_Y15_N41            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|cntr_h1h:cntr6|counter_reg_bit0~0                                                        ; LABCELL_X18_Y7_N12        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|dffe7                                                                                    ; FF_X18_Y7_N16             ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_9h21:auto_generated|cntr_g1h:cntr6|counter_reg_bit0~0                                                        ; LABCELL_X22_Y20_N57       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_9h21:auto_generated|dffe7                                                                                    ; FF_X22_Y20_N1             ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_ah21:auto_generated|cntr_e1h:cntr6|counter_reg_bit0~0                                                        ; MLABCELL_X34_Y33_N12      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_ah21:auto_generated|dffe7                                                                                    ; FF_X34_Y33_N16            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_bh21:auto_generated|cntr_d1h:cntr5|counter_reg_bit0~0                                                        ; LABCELL_X45_Y21_N57       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_bh21:auto_generated|dffe6                                                                                    ; FF_X45_Y21_N13            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_ag21:auto_generated|cntr_b1h:cntr5|counter_reg_bit0~0                                                        ; LABCELL_X40_Y25_N57       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_ag21:auto_generated|dffe6                                                                                    ; FF_X40_Y25_N26            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_17~5                                                                                                                                                 ; LABCELL_X35_Y34_N33       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_20~1                                                                                                                                                 ; LABCELL_X37_Y38_N36       ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_22~1                                                                                                                                                 ; MLABCELL_X39_Y40_N36      ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_25~1                                                                                                                                                 ; MLABCELL_X34_Y40_N36      ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_27~1                                                                                                                                                 ; LABCELL_X31_Y40_N36       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_29~1                                                                                                                                                 ; LABCELL_X30_Y44_N36       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_32~1                                                                                                                                                 ; LABCELL_X29_Y48_N36       ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_34~1                                                                                                                                                 ; LABCELL_X31_Y48_N36       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_37~1                                                                                                                                                 ; LABCELL_X30_Y52_N36       ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_39~1                                                                                                                                                 ; MLABCELL_X28_Y52_N36      ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|op_41~1                                                                                                                                                 ; LABCELL_X29_Y50_N36       ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[1029]                                                                                                                                           ; MLABCELL_X34_Y36_N54      ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[294]                                                                                                                                            ; LABCELL_X56_Y24_N57       ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[392]                                                                                                                                            ; LABCELL_X53_Y24_N15       ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[490]                                                                                                                                            ; LABCELL_X53_Y27_N51       ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[539]                                                                                                                                            ; LABCELL_X42_Y32_N42       ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[637]                                                                                                                                            ; LABCELL_X35_Y32_N3        ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[735]                                                                                                                                            ; LABCELL_X31_Y32_N54       ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[833]                                                                                                                                            ; LABCELL_X29_Y34_N42       ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|selnose[931]                                                                                                                                            ; LABCELL_X31_Y36_N6        ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated|cntr_33h:cntr6|counter_reg_bit0~0                                                                             ; MLABCELL_X39_Y17_N12      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated|cntr_gjf:cntr1|cout_actual                                                                                    ; LABCELL_X36_Y41_N15       ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated|dffe7                                                                                                         ; FF_X39_Y17_N17            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|altsyncram_7gc1:altsyncram5|ram_block8a0                                                                      ; M10K_X26_Y31_N0           ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|altsyncram_7gc1:altsyncram5|ram_block8a1                                                                      ; M10K_X26_Y31_N0           ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|altsyncram_7gc1:altsyncram5|ram_block8a2                                                                      ; M10K_X26_Y31_N0           ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|altsyncram_7gc1:altsyncram5|ram_block8a3                                                                      ; M10K_X26_Y31_N0           ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|cntr_43h:cntr6|counter_reg_bit0~0                                                                             ; LABCELL_X43_Y20_N54       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|cntr_ijf:cntr1|cout_actual                                                                                    ; LABCELL_X27_Y35_N24       ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|dffe7                                                                                                         ; FF_X43_Y20_N46            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[0][23]~0                                                                                                                                                                                                                                                                              ; LABCELL_X80_Y15_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[10][23]~36                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y17_N0        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[11][23]~44                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y17_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[12][23]~20                                                                                                                                                                                                                                                                            ; LABCELL_X83_Y15_N0        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[13][23]~28                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y17_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[14][23]~52                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y15_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[15][23]~60                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y17_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[16][23]~1                                                                                                                                                                                                                                                                             ; MLABCELL_X78_Y15_N27      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[17][23]~9                                                                                                                                                                                                                                                                             ; LABCELL_X77_Y15_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[18][23]~33                                                                                                                                                                                                                                                                            ; LABCELL_X83_Y17_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[19][23]~41                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y17_N9        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[1][23]~8                                                                                                                                                                                                                                                                              ; LABCELL_X79_Y17_N18       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[20][23]~17                                                                                                                                                                                                                                                                            ; LABCELL_X83_Y17_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[21][23]~25                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y16_N0        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[22][23]~49                                                                                                                                                                                                                                                                            ; LABCELL_X83_Y17_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[23][23]~57                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y16_N18       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[24][23]~5                                                                                                                                                                                                                                                                             ; LABCELL_X79_Y17_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[25][23]~13                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y14_N24      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[26][23]~37                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y17_N36       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[27][23]~45                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y19_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[28][23]~21                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y15_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[29][23]~29                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y17_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[2][23]~32                                                                                                                                                                                                                                                                             ; LABCELL_X80_Y17_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[30][23]~53                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y15_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[31][23]~61                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y17_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[32][23]~2                                                                                                                                                                                                                                                                             ; LABCELL_X81_Y15_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[33][23]~10                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y17_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[34][23]~34                                                                                                                                                                                                                                                                            ; LABCELL_X81_Y15_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[35][23]~42                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y17_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[36][23]~18                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y11_N15      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[37][23]~26                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y13_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[38][23]~50                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y11_N12      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[39][23]~58                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y16_N39       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[3][23]~40                                                                                                                                                                                                                                                                             ; LABCELL_X79_Y17_N12       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[40][23]~6                                                                                                                                                                                                                                                                             ; LABCELL_X79_Y17_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[41][23]~14                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y17_N54      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[42][23]~38                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y17_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[43][23]~46                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y18_N36       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[44][23]~22                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y13_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[45][23]~30                                                                                                                                                                                                                                                                            ; MLABCELL_X72_Y17_N24      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[46][23]~54                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y11_N30       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[47][23]~62                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y15_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[48][23]~3                                                                                                                                                                                                                                                                             ; LABCELL_X83_Y15_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[49][23]~11                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y17_N6        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[4][23]~16                                                                                                                                                                                                                                                                             ; LABCELL_X83_Y13_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[50][23]~35                                                                                                                                                                                                                                                                            ; MLABCELL_X84_Y17_N21      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[51][23]~43                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y17_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[52][23]~19                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y11_N0       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[53][23]~27                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y15_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[54][23]~51                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y11_N3       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[55][23]~59                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y15_N18       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[56][23]~7                                                                                                                                                                                                                                                                             ; MLABCELL_X78_Y14_N27      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[57][23]~15                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y16_N9        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[58][23]~39                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y14_N45      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[59][23]~47                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y16_N6        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[5][23]~24                                                                                                                                                                                                                                                                             ; LABCELL_X79_Y17_N39       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[60][23]~23                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y18_N54       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[61][23]~31                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y17_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[62][23]~55                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y18_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[63][23]~63                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y17_N24       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[64][23]~80                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y24_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[65][23]~84                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y20_N36      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[66][23]~88                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y21_N45      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[67][23]~92                                                                                                                                                                                                                                                                            ; LABCELL_X85_Y20_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[68][23]~81                                                                                                                                                                                                                                                                            ; MLABCELL_X84_Y24_N42      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[69][23]~85                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y23_N39       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[6][23]~48                                                                                                                                                                                                                                                                             ; MLABCELL_X84_Y13_N48      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[70][23]~89                                                                                                                                                                                                                                                                            ; LABCELL_X83_Y20_N48       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[71][23]~93                                                                                                                                                                                                                                                                            ; MLABCELL_X84_Y21_N30      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[72][23]~82                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y18_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[73][23]~86                                                                                                                                                                                                                                                                            ; LABCELL_X83_Y20_N18       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[74][23]~90                                                                                                                                                                                                                                                                            ; LABCELL_X83_Y18_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[75][23]~94                                                                                                                                                                                                                                                                            ; LABCELL_X85_Y20_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[76][23]~83                                                                                                                                                                                                                                                                            ; MLABCELL_X84_Y17_N48      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[77][23]~87                                                                                                                                                                                                                                                                            ; LABCELL_X83_Y22_N45       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[78][23]~91                                                                                                                                                                                                                                                                            ; MLABCELL_X84_Y19_N3       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[79][23]~95                                                                                                                                                                                                                                                                            ; MLABCELL_X84_Y20_N36      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[7][23]~56                                                                                                                                                                                                                                                                             ; LABCELL_X79_Y17_N27       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[80][23]~64                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y21_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[81][23]~68                                                                                                                                                                                                                                                                            ; LABCELL_X71_Y21_N9        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[82][23]~72                                                                                                                                                                                                                                                                            ; MLABCELL_X72_Y21_N3       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[83][23]~76                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y21_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[84][23]~65                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y23_N0        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[85][23]~69                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y20_N15       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[86][23]~73                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y21_N6        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[87][23]~77                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y18_N24      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[88][23]~66                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y22_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[89][23]~70                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y19_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[8][23]~4                                                                                                                                                                                                                                                                              ; LABCELL_X79_Y17_N3        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[90][23]~74                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y21_N39       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[91][23]~78                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y21_N21       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[92][23]~67                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y20_N51       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[93][23]~71                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y20_N42       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[94][23]~75                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y21_N39      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[95][23]~79                                                                                                                                                                                                                                                                            ; LABCELL_X74_Y20_N33       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[96][23]~96                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y22_N9       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[97][23]~97                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y22_N27      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[98][23]~98                                                                                                                                                                                                                                                                            ; LABCELL_X81_Y24_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[99][23]~99                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y22_N57      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|buffer[9][23]~12                                                                                                                                                                                                                                                                             ; LABCELL_X79_Y17_N57       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|div_denom[23]                                                                                                                                                                                                                                                                                ; FF_X70_Y22_N41            ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|div_denom[23]~0                                                                                                                                                                                                                                                                              ; LABCELL_X64_Y22_N3        ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|index[6]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X79_Y17_N30       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|out_avg[23]~0                                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y21_N3       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sample_count[7]~0                                                                                                                                                                                                                                                                            ; LABCELL_X70_Y22_N27       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|sum[31]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y22_N0        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|dac_value[0]~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y14_N45       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|scaled_signal[16]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y14_N42       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|signal_with_offset[23]~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y14_N51       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|higher_order_difference_n:diff_calc|diff_out[22]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y15_N18       ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|higher_order_difference_n:diff_calc|diff_out[23]~1                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y14_N33      ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|higher_order_difference_n:diff_calc|differences[0][19]~2                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y14_N45      ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|higher_order_difference_n:diff_calc|differences[2][23]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y14_N57      ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|higher_order_difference_n:diff_calc|differences[2][23]~1                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y14_N0       ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_denom[12]~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y14_N30      ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_11~5                                                                                                                                                             ; MLABCELL_X25_Y30_N30      ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_14~5                                                                                                                                                             ; LABCELL_X30_Y30_N30       ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|op_16~5                                                                                                                                                             ; LABCELL_X30_Y28_N36       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[100]                                                                                                                                                        ; LABCELL_X19_Y26_N6        ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[150]                                                                                                                                                        ; LABCELL_X19_Y27_N6        ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[200]                                                                                                                                                        ; LABCELL_X19_Y28_N57       ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[250]                                                                                                                                                        ; LABCELL_X24_Y28_N3        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[300]                                                                                                                                                        ; MLABCELL_X28_Y24_N54      ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[350]                                                                                                                                                        ; MLABCELL_X25_Y26_N42      ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|mod_divide:mod_divide_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_evt:auto_generated|sign_div_unsign_kri:divider|alt_u_div_ogh:divider|selnose[400]                                                                                                                                                        ; LABCELL_X23_Y27_N3        ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|modulo_residual_piped:mod_residual|residual_out[23]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y27_N36       ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|valid_convert_intermediate~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y14_N6        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_AH17                  ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X0_Y2_N3             ; 213     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X0_Y2_N3             ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                               ; LABCELL_X11_Y5_N0         ; 19      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                               ; FF_X11_Y20_N35            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                               ; FF_X12_Y20_N59            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                               ; FF_X12_Y20_N50            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                               ; FF_X11_Y20_N14            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                               ; FF_X11_Y18_N26            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                               ; FF_X11_Y15_N56            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                               ; FF_X11_Y15_N26            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                               ; FF_X11_Y5_N44             ; 22      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                            ; FF_X11_Y5_N8              ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y20_N33       ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X1_Y3_N57         ; 10      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X2_Y3_N54         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                             ; FF_X4_Y5_N14              ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                            ; FF_X3_Y3_N35              ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y3_N57         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X1_Y3_N12         ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X4_Y5_N12         ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y3_N15        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X1_Y3_N15         ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                          ; FF_X2_Y2_N14              ; 67      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                                                                             ; MLABCELL_X6_Y2_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                               ; LABCELL_X4_Y3_N15         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                  ; MLABCELL_X3_Y2_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                                                                                  ; LABCELL_X1_Y1_N42         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                                                                                 ; LABCELL_X1_Y1_N30         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5                                                                                    ; LABCELL_X2_Y1_N45         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1                                                                     ; LABCELL_X2_Y2_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3                                                                                       ; LABCELL_X4_Y3_N24         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                             ; LABCELL_X2_Y2_N15         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                                                                           ; LABCELL_X2_Y2_N42         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                                                                           ; LABCELL_X2_Y2_N45         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                             ; MLABCELL_X6_Y2_N33        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                        ; LABCELL_X7_Y2_N9          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                               ; FF_X1_Y2_N23              ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                              ; FF_X2_Y2_N59              ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                               ; FF_X4_Y2_N41              ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                               ; FF_X2_Y2_N56              ; 60      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                        ; LABCELL_X7_Y2_N0          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                              ; FF_X7_Y2_N14              ; 49      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                            ; LABCELL_X4_Y2_N18         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                       ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 ; LABCELL_X45_Y1_N51        ; 16756   ; Global Clock         ; GCLK6            ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|fboutclk_wire[0]                                  ; FRACTIONALPLL_X0_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[0]                                    ; PLLOUTPUTCOUNTER_X0_Y8_N1 ; 21578   ; Global Clock         ; GCLK4            ; --                        ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]                                    ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; 142     ; Global Clock         ; GCLK7            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                     ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_ci_multi_stall ; 5329    ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|conversion_intermediate[0]~0                ; 3262    ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|A_stall          ; 872     ;
; DE10_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                   ; 714     ;
+-----------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                               ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_r:the_DE10_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                              ; M10K_X26_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|DE10_NANO_QSYS_jtag_uart_scfifo_w:the_DE10_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                              ; M10K_X14_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_bht_module:DE10_NANO_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None                              ; M10K_X5_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None                              ; M10K_X26_Y10_N0, M10K_X26_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 11           ; 64           ; 11           ; yes                    ; no                      ; yes                    ; no                      ; 704     ; 64                          ; 11                          ; 64                          ; 11                          ; 704                 ; 1           ; 0     ; None                              ; M10K_X38_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim_module:DE10_NANO_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                              ; M10K_X26_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_ic_data_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                              ; M10K_X14_Y9_N0, M10K_X5_Y9_N0, M10K_X14_Y8_N0, M10K_X5_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag_module:DE10_NANO_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048    ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0     ; None                              ; M10K_X5_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_ocimem|DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE10_NANO_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                              ; M10K_X26_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                              ; M10K_X14_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b_module:DE10_NANO_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                              ; M10K_X14_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_btn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Single Port      ; Single Clock ; 40000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1280000 ; 40000                       ; 32                          ; --                          ; --                          ; 1280000             ; 160         ; 0     ; DE10_NANO_QSYS_onchip_memory2.hex ; M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X49_Y20_N0, M10K_X49_Y19_N0, M10K_X41_Y18_N0, M10K_X41_Y29_N0, M10K_X41_Y26_N0, M10K_X38_Y29_N0, M10K_X49_Y7_N0, M10K_X49_Y26_N0, M10K_X26_Y3_N0, M10K_X38_Y3_N0, M10K_X26_Y2_N0, M10K_X38_Y2_N0, M10K_X26_Y7_N0, M10K_X58_Y11_N0, M10K_X38_Y23_N0, M10K_X58_Y24_N0, M10K_X26_Y24_N0, M10K_X41_Y24_N0, M10K_X38_Y15_N0, M10K_X26_Y16_N0, M10K_X38_Y19_N0, M10K_X14_Y17_N0, M10K_X38_Y10_N0, M10K_X58_Y28_N0, M10K_X41_Y28_N0, M10K_X58_Y27_N0, M10K_X49_Y27_N0, M10K_X41_Y27_N0, M10K_X26_Y23_N0, M10K_X26_Y29_N0, M10K_X26_Y17_N0, M10K_X26_Y25_N0, M10K_X26_Y28_N0, M10K_X69_Y19_N0, M10K_X69_Y17_N0, M10K_X41_Y13_N0, M10K_X41_Y19_N0, M10K_X69_Y18_N0, M10K_X38_Y25_N0, M10K_X38_Y20_N0, M10K_X41_Y25_N0, M10K_X41_Y21_N0, M10K_X41_Y20_N0, M10K_X41_Y9_N0, M10K_X41_Y11_N0, M10K_X58_Y8_N0, M10K_X58_Y9_N0, M10K_X58_Y10_N0, M10K_X26_Y12_N0, M10K_X26_Y18_N0, M10K_X26_Y19_N0, M10K_X26_Y15_N0, M10K_X26_Y11_N0, M10K_X41_Y4_N0, M10K_X58_Y3_N0, M10K_X58_Y4_N0, M10K_X49_Y4_N0, M10K_X69_Y6_N0, M10K_X38_Y11_N0, M10K_X38_Y12_N0, M10K_X41_Y8_N0, M10K_X38_Y8_N0, M10K_X41_Y10_N0, M10K_X69_Y16_N0, M10K_X58_Y17_N0, M10K_X38_Y17_N0, M10K_X49_Y16_N0, M10K_X41_Y16_N0, M10K_X38_Y21_N0, M10K_X26_Y22_N0, M10K_X58_Y18_N0, M10K_X49_Y23_N0, M10K_X58_Y14_N0, M10K_X41_Y7_N0, M10K_X41_Y5_N0, M10K_X49_Y6_N0, M10K_X49_Y8_N0, M10K_X58_Y5_N0, M10K_X41_Y3_N0, M10K_X49_Y2_N0, M10K_X49_Y1_N0, M10K_X38_Y1_N0, M10K_X41_Y2_N0, M10K_X38_Y5_N0, M10K_X49_Y9_N0, M10K_X58_Y1_N0, M10K_X41_Y1_N0, M10K_X49_Y3_N0, M10K_X69_Y12_N0, M10K_X69_Y9_N0, M10K_X69_Y14_N0, M10K_X69_Y13_N0, M10K_X69_Y10_N0, M10K_X26_Y21_N0, M10K_X14_Y18_N0, M10K_X14_Y20_N0, M10K_X14_Y15_N0, M10K_X26_Y20_N0, M10K_X14_Y16_N0, M10K_X41_Y15_N0, M10K_X49_Y21_N0, M10K_X49_Y28_N0, M10K_X38_Y28_N0, M10K_X38_Y13_N0, M10K_X49_Y12_N0, M10K_X41_Y12_N0, M10K_X49_Y13_N0, M10K_X38_Y14_N0, M10K_X58_Y15_N0, M10K_X14_Y21_N0, M10K_X14_Y19_N0, M10K_X58_Y21_N0, M10K_X58_Y19_N0, M10K_X49_Y14_N0, M10K_X49_Y17_N0, M10K_X58_Y16_N0, M10K_X58_Y13_N0, M10K_X49_Y15_N0, M10K_X41_Y6_N0, M10K_X58_Y6_N0, M10K_X69_Y8_N0, M10K_X69_Y7_N0, M10K_X58_Y7_N0, M10K_X41_Y31_N0, M10K_X49_Y31_N0, M10K_X38_Y16_N0, M10K_X38_Y30_N0, M10K_X49_Y25_N0, M10K_X58_Y20_N0, M10K_X58_Y23_N0, M10K_X58_Y22_N0, M10K_X58_Y25_N0, M10K_X58_Y26_N0, M10K_X69_Y15_N0, M10K_X49_Y11_N0, M10K_X58_Y12_N0, M10K_X49_Y10_N0, M10K_X69_Y11_N0, M10K_X41_Y14_N0, M10K_X41_Y23_N0, M10K_X41_Y22_N0, M10K_X49_Y18_N0, M10K_X49_Y24_N0, M10K_X26_Y14_N0, M10K_X14_Y14_N0, M10K_X14_Y13_N0, M10K_X14_Y12_N0, M10K_X26_Y13_N0, M10K_X38_Y7_N0, M10K_X38_Y4_N0, M10K_X38_Y6_N0, M10K_X58_Y2_N0, M10K_X49_Y5_N0, M10K_X58_Y30_N0, M10K_X41_Y30_N0, M10K_X49_Y30_N0, M10K_X58_Y29_N0, M10K_X49_Y29_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 12           ; 2048         ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 24576   ; 2048                        ; 12                          ; 2048                        ; 12                          ; 24576               ; 3           ; 0     ; None                              ; M10K_X14_Y3_N0, M10K_X14_Y1_N0, M10K_X14_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_lsh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 8            ; 8            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 64      ; 8                           ; 8                           ; 8                           ; 8                           ; 64                  ; 1           ; 0     ; None                              ; M10K_X26_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|altera_avalon_i2c:i2c_dac|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_7vh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 10           ; 8            ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 80      ; 8                           ; 10                          ; 8                           ; 10                          ; 80                  ; 1           ; 0     ; None                              ; M10K_X14_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|altsyncram_8jc1:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 27           ; 72           ; 27           ; 72           ; yes                    ; no                      ; yes                    ; yes                     ; 1944    ; 27                          ; 72                          ; 27                          ; 72                          ; 1944                ; 2           ; 0     ; None                              ; M10K_X69_Y23_N0, M10K_X69_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|altshift_taps:valid_out_shift_rtl_0|shift_taps_tcv:auto_generated|altsyncram_9gc1:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 13           ; 4            ; 13           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 52      ; 13                          ; 4                           ; 13                          ; 4                           ; 52                  ; 1           ; 0     ; None                              ; M10K_X14_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|altshift_taps:ready_shifted_rtl_0|shift_taps_fuv:auto_generated|altsyncram_8gc1:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 27           ; 4            ; 27           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 108     ; 27                          ; 4                           ; 27                          ; 4                           ; 108                 ; 1           ; 0     ; None                              ; M10K_X49_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_8i21:auto_generated|altsyncram_uic1:altsyncram4|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1           ; 0     ; None                              ; M10K_X38_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_9i21:auto_generated|altsyncram_vic1:altsyncram5|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 15           ; 16           ; 15           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 240     ; 15                          ; 16                          ; 15                          ; 16                          ; 240                 ; 1           ; 0     ; None                              ; M10K_X41_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_di21:auto_generated|altsyncram_iic1:altsyncram5|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 14           ; 12           ; 14           ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 168     ; 14                          ; 12                          ; 14                          ; 12                          ; 168                 ; 1           ; 0     ; None                              ; M10K_X41_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_rh21:auto_generated|altsyncram_cic1:altsyncram5|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 13           ; 10           ; 13           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 130     ; 13                          ; 10                          ; 13                          ; 10                          ; 130                 ; 1           ; 0     ; None                              ; M10K_X26_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_ai21:auto_generated|altsyncram_oic1:altsyncram5|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 12           ; 26           ; 12           ; 26           ; yes                    ; no                      ; yes                    ; yes                     ; 312     ; 12                          ; 26                          ; 12                          ; 26                          ; 312                 ; 1           ; 0     ; None                              ; M10K_X38_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_bi21:auto_generated|altsyncram_0jc1:altsyncram5|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 11           ; 35           ; 11           ; 35           ; yes                    ; no                      ; yes                    ; yes                     ; 385     ; 11                          ; 35                          ; 11                          ; 35                          ; 385                 ; 1           ; 0     ; None                              ; M10K_X38_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_ci21:auto_generated|altsyncram_2jc1:altsyncram5|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 10           ; 35           ; 10           ; 35           ; yes                    ; no                      ; yes                    ; yes                     ; 350     ; 10                          ; 35                          ; 10                          ; 35                          ; 350                 ; 1           ; 0     ; None                              ; M10K_X26_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_6h21:auto_generated|altsyncram_agc1:altsyncram5|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 9            ; 36           ; 9            ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 324     ; 9                           ; 36                          ; 9                           ; 36                          ; 324                 ; 1           ; 0     ; None                              ; M10K_X38_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_7h21:auto_generated|altsyncram_bgc1:altsyncram4|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 28           ; 8            ; 28           ; yes                    ; no                      ; yes                    ; yes                     ; 224     ; 8                           ; 28                          ; 8                           ; 28                          ; 224                 ; 1           ; 0     ; None                              ; M10K_X26_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_8h21:auto_generated|altsyncram_cgc1:altsyncram5|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 7            ; 28           ; 7            ; 28           ; yes                    ; no                      ; yes                    ; yes                     ; 196     ; 7                           ; 28                          ; 7                           ; 28                          ; 196                 ; 1           ; 0     ; None                              ; M10K_X38_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_9h21:auto_generated|altsyncram_dgc1:altsyncram5|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 24           ; 6            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 144     ; 6                           ; 24                          ; 6                           ; 24                          ; 144                 ; 1           ; 0     ; None                              ; M10K_X38_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_ah21:auto_generated|altsyncram_egc1:altsyncram5|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 28           ; 5            ; 28           ; yes                    ; no                      ; yes                    ; yes                     ; 140     ; 5                           ; 28                          ; 5                           ; 28                          ; 140                 ; 1           ; 0     ; None                              ; M10K_X38_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_bh21:auto_generated|altsyncram_fgc1:altsyncram4|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 28           ; 4            ; 28           ; yes                    ; no                      ; yes                    ; yes                     ; 112     ; 4                           ; 28                          ; 4                           ; 28                          ; 112                 ; 1           ; 0     ; None                              ; M10K_X38_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|alt_u_div_9hh:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_ag21:auto_generated|altsyncram_7fc1:altsyncram4|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 20           ; 3            ; 20           ; yes                    ; no                      ; yes                    ; yes                     ; 60      ; 3                           ; 20                          ; 3                           ; 20                          ; 60                  ; 1           ; 0     ; None                              ; M10K_X26_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_7i21:auto_generated|altsyncram_1jc1:altsyncram5|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 17           ; 16           ; 17           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 272     ; 17                          ; 16                          ; 17                          ; 16                          ; 272                 ; 1           ; 0     ; None                              ; M10K_X38_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|moving_average:mov_avg|avg_div:avg_div_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_pvt:auto_generated|sign_div_unsign_vri:divider|altshift_taps:DFF_q_is_neg_rtl_0|shift_taps_5h21:auto_generated|altsyncram_7gc1:altsyncram5|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 26           ; 4            ; 26           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 104     ; 26                          ; 4                           ; 26                          ; 4                           ; 104                 ; 1           ; 0     ; None                              ; M10K_X26_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 3           ;
; Independent 27x27                 ; 8           ;
; Total number of DSP blocks        ; 11          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 5           ;
; Fixed Point Mixed Sign Multiplier ; 6           ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                          ; Independent 27x27     ; DSP_X32_Y12_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|fixed_to_dac:dac|Mult0~8                                                                                                                                                                                                                                                        ; Independent 27x27     ; DSP_X20_Y14_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell:the_DE10_NANO_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y8_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|Mult0~8                                                                                                                                                                                                                                                                           ; Independent 27x27     ; DSP_X32_Y16_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|Mult0~8                                                                                                                                                                                                                                                                         ; Independent 27x27     ; DSP_X20_Y18_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_1|anti_difference_rounding:anti_diff|Mult0~8                                                                                                                                                                                                        ; Independent 27x27     ; DSP_X54_Y22_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_2|anti_difference_rounding:anti_diff|Mult0~8                                                                                                                                                                                                        ; Independent 27x27     ; DSP_X54_Y28_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|anti_difference_rounding:anti_diff|Mult0~8                                                                                                                                                                                                        ; Independent 27x27     ; DSP_X54_Y24_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined:recon_pipe_1_0|anti_difference_rounding:anti_diff|Mult0~8                                                                                                                                                                                                                                        ; Independent 27x27     ; DSP_X20_Y41_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 52,031 / 289,320 ( 18 % ) ;
; C12 interconnects                           ; 542 / 13,420 ( 4 % )      ;
; C2 interconnects                            ; 14,179 / 119,108 ( 12 % ) ;
; C4 interconnects                            ; 8,117 / 56,300 ( 14 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 5,997 / 289,320 ( 2 % )   ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 10,309 / 84,580 ( 12 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,120 / 12,676 ( 9 % )    ;
; R14/C12 interconnect drivers                ; 1,449 / 20,720 ( 7 % )    ;
; R3 interconnects                            ; 18,469 / 130,992 ( 14 % ) ;
; R6 interconnects                            ; 29,209 / 266,960 ( 11 % ) ;
; Spine clocks                                ; 24 / 360 ( 7 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 73           ; 0            ; 73           ; 0            ; 0            ; 79        ; 73           ; 0            ; 79        ; 79        ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 23           ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 6            ; 79           ; 6            ; 79           ; 79           ; 0         ; 6            ; 79           ; 0         ; 0         ; 79           ; 77           ; 79           ; 79           ; 79           ; 79           ; 77           ; 79           ; 79           ; 79           ; 56           ; 77           ; 79           ; 79           ; 79           ; 79           ; 79           ; 79           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_SCL             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DAC_SDA             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_RESET_N     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                             ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                   ; Destination Clock(s)                                              ; Delay Added in ns ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; u0|pll_sys|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_sys|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 2319.9            ;
; altera_reserved_tck                                               ; altera_reserved_tck                                               ; 277.4             ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Destination Register                                                                                                                                                                                                                                                                                                                                                                        ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[7]  ; 1.824             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                               ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[7]  ; 1.802             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[8]                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.432             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_start                                                                                                                                                                                                                                                                                                                                                                                 ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|pre_measure_fifo_start                                                                                                                                                                                                                                                                                                                       ; 1.412             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                              ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[7]  ; 1.383             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[4]                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.359             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[11]                                                                                                                                                                                                                                                                                                                                                                               ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.349             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 1.347             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[6]                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.333             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[10]                                                                                                                                                                                                                                                                                                                                                                               ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.332             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[9]                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.319             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[7]                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.316             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[5]                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.309             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[0]                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.303             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                                                                                  ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_readdata[0]                                                                                                                                                                                                                                                                                                                            ; 1.277             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[16]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[15] ; 1.267             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                        ; 1.254             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                        ; 1.253             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[1]                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.241             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[35]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[34] ; 1.237             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                            ; 1.231             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                        ; 1.226             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                        ; 1.216             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                              ; 1.214             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[3]                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.208             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                              ; 1.201             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|pre_measure_fifo_start                                                                                                                                                                                                                                                                                                                                                                             ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9                                                                                                                                                                                                                   ; 1.201             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                    ; 1.198             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                                    ; 1.198             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                                    ; 1.195             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                    ; 1.194             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                        ; 1.161             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_num[2]                                                                                                                                                                                                                                                                                                                                                                                ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.159             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[7]                                                        ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[6]  ; 1.159             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                              ; 1.157             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[18]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[17] ; 1.156             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                       ; 1.156             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[24]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[23] ; 1.153             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[30]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[29] ; 1.150             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                       ; 1.149             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[9]                                                        ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[8]  ; 1.148             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                                           ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; 1.147             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[21]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[20] ; 1.147             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.010                                                   ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[15] ; 1.143             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                            ; 1.141             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[2]                                                        ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[1]  ; 1.140             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[17]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[16] ; 1.140             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[28]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[27] ; 1.140             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                              ; 1.140             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                       ; 1.140             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[20]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[19] ; 1.138             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[22]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[21] ; 1.138             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                    ; 1.137             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                       ; 1.128             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[3]                                                        ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[2]  ; 1.125             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                              ; 1.125             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                    ; 1.114             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                    ; 1.103             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[0]  ; 1.103             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                         ; 1.102             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                         ; 1.102             ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_hjf:cntr1|counter_reg_bit[3]                                                                                                                                                                                                                                                   ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|dffe3a[1]                                                                                                                                                                                                                     ; 1.101             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                         ; 1.100             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                         ; 1.100             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[34]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[33] ; 1.093             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                         ; 1.085             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                         ; 1.085             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[26]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[25] ; 1.084             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                     ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; 1.084             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                         ; 1.081             ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_hjf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                   ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|dffe3a[1]                                                                                                                                                                                                                     ; 1.078             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                 ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; 1.078             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                        ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                        ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                        ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                       ; 1.071             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[4]                                                        ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[3]  ; 1.069             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[6]                                                        ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[5]  ; 1.069             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[10]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[9]  ; 1.069             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[12]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[11] ; 1.069             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[14]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[13] ; 1.069             ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_hjf:cntr1|counter_reg_bit[4]                                                                                                                                                                                                                                                   ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|dffe3a[1]                                                                                                                                                                                                                     ; 1.064             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                    ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; 1.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                         ; 1.063             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[25]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[24] ; 1.063             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                ; 1.060             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_count[11]                                                                                                                                                                                                                                                                                                                                                                                  ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.059             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_count[10]                                                                                                                                                                                                                                                                                                                                                                                  ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.059             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                ; 1.057             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                       ; 1.056             ;
; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|cntr_hjf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                                                   ; DE10_NANO_QSYS:u0|reconstruction_top_pipelined_n:recon_pipe_n_0|anti_difference_stage:stage_3|altshift_taps:filter_piped_rtl_0|shift_taps_5001:auto_generated|dffe3a[1]                                                                                                                                                                                                                     ; 1.054             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[5]                                                        ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[4]  ; 1.054             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[11]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[10] ; 1.054             ;
; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[13]                                                       ; DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci:the_DE10_NANO_QSYS_nios2_qsys_cpu_nios2_oci|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE10_NANO_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[12] ; 1.054             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_count[7]                                                                                                                                                                                                                                                                                                                                                                                   ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.048             ;
; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_count[6]                                                                                                                                                                                                                                                                                                                                                                                   ; DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|measure_fifo_done                                                                                                                                                                                                                                                                                                                            ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                       ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                         ; 1.042             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                         ; 1.042             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                         ; 1.042             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "DE10_NANO_ADC"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 75 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 22316 fanout uses global clock CLKCTRL_G4
    Info (11162): DE10_NANO_QSYS:u0|DE10_NANO_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 137 fanout uses global clock CLKCTRL_G7
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): DE10_NANO_QSYS:u0|DE10_NANO_QSYS_nios2_qsys:nios2_qsys|DE10_NANO_QSYS_nios2_qsys_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0 with 16374 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_s7q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE10_NANO_QSYS/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_nios2_qsys_cpu.sdc'
Info (332104): Reading SDC File: 'DE10_NANO_ADC.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 8 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|config_cmd[3] is being clocked by DE10_NANO_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    2.500 u0|pll_sys|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 u0|pll_sys|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   25.000 u0|pll_sys|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type Block RAM
    Extra Info (176218): Packed 262 registers into blocks of type DSP block
    Extra Info (176220): Created 16 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:27
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:47
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:49
Info (11888): Total time spent on timing analysis during the Fitter is 68.61 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:56
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ARDUINO_IO[6] has a permanently enabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[7] has a permanently enabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin DAC_SCL has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 49
    Info (169065): Pin DAC_SDA has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 47
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 17
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 18
    Info (169065): Pin HDMI_I2C_SCL has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 26
    Info (169065): Pin HDMI_I2C_SDA has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 27
    Info (169065): Pin HDMI_I2S has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 28
    Info (169065): Pin HDMI_LRCLK has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 29
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 30
    Info (169065): Pin HDMI_SCLK has a permanently disabled output enable File: D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.v Line: 31
Info (144001): Generated suppressed messages file D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 7121 megabytes
    Info: Processing ended: Fri Jun 20 18:18:53 2025
    Info: Elapsed time: 00:05:29
    Info: Total CPU time (on all processors): 00:14:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/year4/fyp/ADC_ref/Final_project/DE10_NANO_ADC.fit.smsg.


