#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 27 14:15:41 2019
# Process ID: 30564
# Current directory: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1
# Command line: vivado -log design_1_network_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_network_0_0.tcl
# Log file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.vds
# Journal file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_network_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/ip_generated'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/pynq/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_network_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30582 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1799.797 ; gain = 153.684 ; free physical = 4741 ; free virtual = 9055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_network_0_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/synth/design_1_network_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'network' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network.v:12]
	Parameter ap_ST_fsm_state1 bound to: 45'b000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 45'b000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 45'b000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 45'b000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 45'b000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 45'b000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 45'b000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 45'b000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 45'b000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 45'b000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 45'b000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 45'b000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 45'b000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 45'b000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 45'b000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 45'b000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 45'b000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 45'b000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 45'b000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 45'b000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 45'b000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 45'b000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 45'b000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 45'b000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 45'b000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 45'b000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 45'b000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 45'b000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 45'b000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 45'b000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 45'b000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 45'b000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 45'b000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 45'b000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 45'b000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 45'b000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 45'b000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 45'b000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 45'b000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 45'b000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 45'b000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 45'b000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 45'b001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 45'b010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 45'b100000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network.v:148]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_b_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_b_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_b_1_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_b_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_b_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_1_b_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_b_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_b_1_rom' (1#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_b_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_b_1' (2#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_b_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_w_1.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_w_1.v:21]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_1_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_w_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_1_rom' (3#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_1' (4#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_1_w_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_b_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_b_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_b_1_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_b_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_b_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_2_b_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_b_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_b_1_rom' (5#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_b_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_b_1' (6#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_b_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_w_1.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_w_1.v:21]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_2_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_w_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_1_rom' (7#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_1' (8#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_2_w_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_3_w_1.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_3_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_3_w_1.v:21]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_3_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_3_w_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_1_rom' (9#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_3_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_1' (10#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_3_w_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_4_w_s.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_4_w_s.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_4_w_s.v:21]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_4_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_4_w_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_s_rom' (11#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_4_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_s' (12#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_SeparableConv2D_4_w_s.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_AXILiteS_s_axi' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_AP_RETURN_0 bound to: 5'b10000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_AXILiteS_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'network_AXILiteS_s_axi' (13#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_A' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_A.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14400 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_A_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_A.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 14400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_A.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_A_ram' (14#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_A.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_A' (15#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_A.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_B' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_B.v:58]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14400 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_B_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_B.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 14400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_B.v:24]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_B_ram' (16#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_B.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_B' (17#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_B.v:58]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_Out' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_Out.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_Out_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_Out.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_Out.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_Out_ram' (18#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_Out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_Out' (19#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_MemBank_Out.v:40]
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_keep_V' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_sig_buffer_keep_V.v:40]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_keep_V_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_sig_buffer_keep_V.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_sig_buffer_keep_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_keep_V_ram' (20#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_sig_buffer_keep_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_keep_V' (21#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_sig_buffer_keep_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_user_V' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_sig_buffer_user_V.v:40]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_user_V_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_sig_buffer_user_V.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_sig_buffer_user_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_user_V_ram' (22#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_sig_buffer_user_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_user_V' (23#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_sig_buffer_user_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state179 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state180 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state181 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state182 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state183 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state184 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state185 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state186 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state187 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state188 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state189 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state190 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state191 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state192 bound to: 254'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state193 bound to: 254'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state194 bound to: 254'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state195 bound to: 254'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state196 bound to: 254'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state197 bound to: 254'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state198 bound to: 254'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state199 bound to: 254'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state200 bound to: 254'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state201 bound to: 254'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state202 bound to: 254'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state203 bound to: 254'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state204 bound to: 254'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state205 bound to: 254'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state206 bound to: 254'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state207 bound to: 254'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state208 bound to: 254'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state209 bound to: 254'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state210 bound to: 254'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state211 bound to: 254'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state212 bound to: 254'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state213 bound to: 254'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state214 bound to: 254'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state215 bound to: 254'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state216 bound to: 254'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state217 bound to: 254'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state218 bound to: 254'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state219 bound to: 254'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state220 bound to: 254'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state221 bound to: 254'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state222 bound to: 254'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state223 bound to: 254'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state224 bound to: 254'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state225 bound to: 254'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state226 bound to: 254'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state227 bound to: 254'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state228 bound to: 254'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state229 bound to: 254'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state230 bound to: 254'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state231 bound to: 254'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state232 bound to: 254'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state233 bound to: 254'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state234 bound to: 254'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state235 bound to: 254'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state236 bound to: 254'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state237 bound to: 254'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state238 bound to: 254'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state239 bound to: 254'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state240 bound to: 254'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state241 bound to: 254'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state242 bound to: 254'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state243 bound to: 254'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state244 bound to: 254'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state245 bound to: 254'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state246 bound to: 254'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state247 bound to: 254'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state248 bound to: 254'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state249 bound to: 254'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state250 bound to: 254'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state251 bound to: 254'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state252 bound to: 254'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state253 bound to: 254'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state254 bound to: 254'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:323]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16' (24#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'up_sampling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 177'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 177'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 177'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 177'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 177'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 177'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 177'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 177'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 177'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 177'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 177'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 177'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 177'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 177'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 177'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 177'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 177'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 177'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 177'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 177'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 177'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 177'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 177'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 177'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 177'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 177'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 177'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 177'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 177'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 177'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 177'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 177'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 177'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 177'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 177'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 177'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 177'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 177'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 177'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 177'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 177'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 177'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 177'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 177'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 177'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 177'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 177'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 177'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 177'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 177'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 177'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 177'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 177'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 177'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 177'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 177'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 177'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 177'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 177'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 177'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 177'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 177'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 177'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 177'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:238]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:320]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:323]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:330]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:333]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:340]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:343]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:350]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:353]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:360]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:363]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:370]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:375]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:379]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:383]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:401]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:404]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:411]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:414]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:421]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:424]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:431]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:434]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:441]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:444]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:451]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:456]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:460]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:464]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:482]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:485]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:492]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:495]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:502]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:505]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:512]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:515]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:522]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:525]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:532]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:537]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:541]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:545]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:563]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:566]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:573]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:576]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:583]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:586]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:593]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:596]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:603]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:606]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:613]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:618]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:622]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:626]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:644]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:647]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:654]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:657]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:664]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:667]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:674]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:677]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:684]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:687]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:694]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:699]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:703]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:707]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:725]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:728]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:735]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:738]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:745]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:748]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:755]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:758]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:765]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:768]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:775]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:780]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:784]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:788]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:803]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:806]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'network_am_addmul_15ns_9ns_5ns_19_3_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_3_1.v:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_3_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8' (25#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_3_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_am_addmul_15ns_9ns_5ns_19_3_1' (26#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_3_1.v:44]
INFO: [Synth 8-6157] synthesizing module 'network_am_addmul_16ns_10ns_6ns_21_3_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_3_1.v:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_3_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9' (27#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_3_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_am_addmul_16ns_10ns_6ns_21_3_1' (28#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_3_1.v:44]
INFO: [Synth 8-6155] done synthesizing module 'up_sampling2d_fix16' (29#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix.v:10]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' (30#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s' (31#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:52]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom' (32#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s' (33#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_15s_30_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_15s_30_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_15s_30_2_1_MulnS_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_15s_30_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_15s_30_2_1_MulnS_0' (34#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_15s_30_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_15s_30_2_1' (35#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_15s_30_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'network_mul_16ns_11ns_27_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_11ns_27_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16ns_11ns_27_2_1_MulnS_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_11ns_27_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16ns_11ns_27_2_1_MulnS_1' (36#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_11ns_27_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16ns_11ns_27_2_1' (37#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_11ns_27_2_1.v:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix.v:2067]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix' (38#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 36'b000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 36'b000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 36'b000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 36'b000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 36'b000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 36'b000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 36'b000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 36'b000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 36'b000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 36'b000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 36'b000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 36'b000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 36'b000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 36'b000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 36'b000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 36'b000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 36'b000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 36'b000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 36'b000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 36'b000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 36'b000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 36'b000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 36'b000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 36'b000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 36'b000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 36'b000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 36'b000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 36'b000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 36'b000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 36'b000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 36'b000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 36'b000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 36'b000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 36'b001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 36'b010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 36'b100000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:39]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' (39#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s' (40#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:52]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom' (41#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s' (42#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_mul_16ns_9ns_25_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_9ns_25_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16ns_9ns_25_2_1_MulnS_4' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_9ns_25_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16ns_9ns_25_2_1_MulnS_4' (43#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_9ns_25_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16ns_9ns_25_2_1' (44#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_9ns_25_2_1.v:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3.v:1968]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3' (45#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 36'b000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 36'b000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 36'b000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 36'b000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 36'b000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 36'b000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 36'b000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 36'b000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 36'b000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 36'b000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 36'b000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 36'b000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 36'b000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 36'b000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 36'b000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 36'b000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 36'b000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 36'b000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 36'b000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 36'b000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 36'b000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 36'b000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 36'b000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 36'b000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 36'b000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 36'b000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 36'b000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 36'b000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 36'b000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 36'b000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 36'b000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 36'b000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 36'b000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 36'b001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 36'b010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 36'b100000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' (46#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s' (47#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:52]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom' (48#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s' (49#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_mul_16ns_7ns_23_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_7ns_23_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16ns_7ns_23_2_1_MulnS_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_7ns_23_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16ns_7ns_23_2_1_MulnS_3' (50#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_7ns_23_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16ns_7ns_23_2_1' (51#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16ns_7ns_23_2_1.v:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2' (52#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 31'b1000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_30_3_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_16s_30_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_30_3_1_DSP48_7' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_16s_30_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_30_3_1_DSP48_7' (53#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_16s_30_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_30_3_1' (54#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_16s_30_3_1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_2' (55#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pooling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 89'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 89'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 89'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 89'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 89'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 89'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 89'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 89'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 89'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 89'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 89'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 89'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 89'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 89'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 89'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 89'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 89'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 89'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 89'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 89'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 89'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 89'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 89'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 89'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 89'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 89'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 89'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 89'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 89'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 89'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 89'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 89'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 89'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 89'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 89'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 89'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 89'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 89'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 89'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 89'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 89'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 89'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 89'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 89'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 89'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 89'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 89'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 89'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 89'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 89'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 89'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 89'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 89'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 89'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 89'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 89'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 89'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 89'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 89'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 89'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 89'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 89'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 89'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1821]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling2d_fix16' (56#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 30'b100000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_1' (57#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 31'b1000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' (58#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s' (59#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:235]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:70]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:71]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:72]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:73]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:74]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:75]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:76]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:77]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom' (60#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s' (61#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:235]
INFO: [Synth 8-6157] synthesizing module 'network_mul_15s_16s_30_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_15s_16s_30_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_15s_16s_30_2_1_MulnS_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_15s_16s_30_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_15s_16s_30_2_1_MulnS_2' (62#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_15s_16s_30_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_15s_16s_30_2_1' (63#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_15s_16s_30_2_1.v:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1.v:1778]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1' (64#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_4' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 29'b00000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 29'b00000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 29'b00000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 29'b00000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 29'b00000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 29'b00000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 29'b00000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 29'b00000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 29'b00000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 29'b00000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 29'b00000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 29'b00000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 29'b00000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 29'b00000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 29'b00000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 29'b00000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 29'b00000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 29'b00000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 29'b00000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 29'b00000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 29'b00000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 29'b00000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 29'b00000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 29'b00000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 29'b00001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 29'b00010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 29'b00100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 29'b01000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 29'b10000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_14s_30_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_14s_30_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_14s_30_2_1_MulnS_5' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_14s_30_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_14s_30_2_1_MulnS_5' (65#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_14s_30_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_14s_30_2_1' (66#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_14s_30_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_12s_28_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_12s_28_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_12s_28_2_1_MulnS_6' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_12s_28_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_12s_28_2_1_MulnS_6' (67#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_12s_28_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_12s_28_2_1' (68#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_12s_28_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_11ns_27_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_11ns_27_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_11ns_27_2_1_MulnS_7' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_11ns_27_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_11ns_27_2_1_MulnS_7' (69#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_11ns_27_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_11ns_27_2_1' (70#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_11ns_27_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_13ns_29_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_13ns_29_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_13ns_29_2_1_MulnS_8' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_13ns_29_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_13ns_29_2_1_MulnS_8' (71#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_13ns_29_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_13ns_29_2_1' (72#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_13ns_29_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_14ns_30_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_14ns_30_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_14ns_30_2_1_MulnS_9' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_14ns_30_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_14ns_30_2_1_MulnS_9' (73#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_14ns_30_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_14ns_30_2_1' (74#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_14ns_30_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_13s_29_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_13s_29_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_13s_29_2_1_MulnS_10' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_13s_29_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_13s_29_2_1_MulnS_10' (75#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_13s_29_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_13s_29_2_1' (76#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_13s_29_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'network_mul_5ns_11ns_15_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_5ns_11ns_15_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_5ns_11ns_15_2_1_MulnS_11' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_5ns_11ns_15_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_5ns_11ns_15_2_1_MulnS_11' (77#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_5ns_11ns_15_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_5ns_11ns_15_2_1' (78#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_5ns_11ns_15_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_10s_26_2_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_10s_26_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_16s_10s_26_2_1_MulnS_12' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_10s_26_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_10s_26_2_1_MulnS_12' (79#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_10s_26_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_16s_10s_26_2_1' (80#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_16s_10s_26_2_1.v:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_4.v:1249]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_4' (81#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:10]
	Parameter ap_ST_fsm_state1 bound to: 18'b000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 18'b000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 18'b000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 18'b000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 18'b000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 18'b000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 18'b000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 18'b000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 18'b000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 18'b000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 18'b000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 18'b000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 18'b000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 18'b000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 18'b000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 18'b001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 18'b010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 18'b100000000000000000 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_15s_30_3_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_15s_30_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_15s_30_3_1_DSP48_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_15s_30_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_15s_30_3_1_DSP48_0' (82#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_15s_30_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_15s_30_3_1' (83#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_15s_30_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_12ns_28_3_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_12ns_28_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_12ns_28_3_1_DSP48_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_12ns_28_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_12ns_28_3_1_DSP48_1' (84#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_12ns_28_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_12ns_28_3_1' (85#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_12ns_28_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_14s_30_3_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_14s_30_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_14s_30_3_1_DSP48_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_14s_30_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_14s_30_3_1_DSP48_2' (86#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_14s_30_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_14s_30_3_1' (87#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_14s_30_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_12s_28_3_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_12s_28_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_12s_28_3_1_DSP48_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_12s_28_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_12s_28_3_1_DSP48_3' (88#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_12s_28_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_12s_28_3_1' (89#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_12s_28_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_11s_27_3_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_11s_27_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_11s_27_3_1_DSP48_4' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_11s_27_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_11s_27_3_1_DSP48_4' (90#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_11s_27_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_11s_27_3_1' (91#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_11s_27_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13ns_29_3_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_13ns_29_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13ns_29_3_1_DSP48_5' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_13ns_29_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13ns_29_3_1_DSP48_5' (92#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_13ns_29_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13ns_29_3_1' (93#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_13ns_29_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13s_29_3_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_13s_29_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13s_29_3_1_DSP48_6' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_13s_29_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13s_29_3_1_DSP48_6' (94#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_13s_29_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13s_29_3_1' (95#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_13s_29_3_1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix' (96#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:10]
INFO: [Synth 8-6155] done synthesizing module 'network' (97#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_network_0_0' (98#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/synth/design_1_network_0_0.v:58]
WARNING: [Synth 8-3331] design network_mul_mul_16s_13s_29_3_1_DSP48_6 has unconnected port rst
WARNING: [Synth 8-3331] design network_mul_mul_16s_13ns_29_3_1_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design network_mul_mul_16s_12s_28_3_1_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design network_mul_mul_16s_14s_30_3_1_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design network_mul_mul_16s_12ns_28_3_1_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design network_mul_mul_16s_15s_30_3_1_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design network_mul_mul_16s_11s_27_3_1_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design network_mul_16s_14ns_30_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_16s_10s_26_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_5ns_11ns_15_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_16s_15s_30_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_16s_13s_29_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_16s_14s_30_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_16s_13ns_29_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_16s_11ns_27_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_16s_12s_28_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_15s_16s_30_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_1_SeparableConv2D_1_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_1_SeparableConv2D_1_b_s has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_mul_16s_16s_30_3_1_DSP48_7 has unconnected port rst
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design network_mul_16ns_7ns_23_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_2_SeparableConv2D_2_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_2_SeparableConv2D_2_b_s has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_16ns_9ns_25_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_3_SeparableConv2D_3_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_3_SeparableConv2D_3_b_s has unconnected port reset
WARNING: [Synth 8-3331] design network_mul_16ns_11ns_27_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_SeparableConv2D_0_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_SeparableConv2D_0_b_s has unconnected port reset
WARNING: [Synth 8-3331] design network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9 has unconnected port rst
WARNING: [Synth 8-3331] design network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8 has unconnected port rst
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design network_sig_buffer_user_V has unconnected port reset
WARNING: [Synth 8-3331] design network_sig_buffer_keep_V has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_Out has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_B has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_A has unconnected port reset
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design network_SeparableConv2D_4_w_s has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_1_b_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_3_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_2_b_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_2_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_1_w_1 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1991.312 ; gain = 345.199 ; free physical = 4638 ; free virtual = 8957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2006.156 ; gain = 360.043 ; free physical = 4672 ; free virtual = 8990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2006.156 ; gain = 360.043 ; free physical = 4672 ; free virtual = 8990
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/constraints/network_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/constraints/network_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2296.641 ; gain = 0.000 ; free physical = 4347 ; free virtual = 8665
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2308.547 ; gain = 11.906 ; free physical = 4344 ; free virtual = 8663
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2308.547 ; gain = 662.434 ; free physical = 4627 ; free virtual = 8945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2308.547 ; gain = 662.434 ; free physical = 4627 ; free virtual = 8945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2308.547 ; gain = 662.434 ; free physical = 4627 ; free virtual = 8945
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-4471] merging register 'input_height_cast1_reg_6224_reg[15:7]' into 'input_width_cast2_reg_6206_reg[15:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:7155]
INFO: [Synth 8-4471] merging register 'input_depth_cast_reg_6242_reg[15:7]' into 'input_width_cast2_reg_6206_reg[15:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:7135]
INFO: [Synth 8-4471] merging register 'p_cast4_reg_6300_reg[15:5]' into 'zext_ln13_reg_6248_reg[15:5]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:7139]
INFO: [Synth 8-4471] merging register 'p_cast3_reg_6313_reg[15:5]' into 'zext_ln13_reg_6248_reg[15:5]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:6015]
INFO: [Synth 8-4471] merging register 'zext_ln21_reg_6345_reg[15:10]' into 'zext_ln13_4_reg_6327_reg[15:10]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:6081]
INFO: [Synth 8-4471] merging register 'zext_ln13_8_reg_6351_reg[15:10]' into 'zext_ln13_4_reg_6327_reg[15:10]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:5987]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_23_reg_6918_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2886]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_22_reg_6893_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2879]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_21_reg_6873_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2872]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_20_reg_6853_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2865]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_19_reg_6833_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2852]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_18_reg_6813_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2845]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_15_reg_6727_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2824]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_14_reg_6702_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2817]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_13_reg_6682_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2810]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_12_reg_6662_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2803]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_11_reg_6642_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2796]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_10_reg_6622_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2760]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_7_reg_6536_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3313]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_6_reg_6511_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3236]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_5_reg_6491_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3159]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_4_reg_6471_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3089]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_3_reg_6451_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3013]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_2_reg_6431_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2935]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_55_reg_7686_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3131]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_54_reg_7661_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3124]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_53_reg_7641_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3117]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_52_reg_7621_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3110]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_51_reg_7601_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3103]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_50_reg_7581_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3096]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_47_reg_7491_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3068]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_46_reg_7466_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3061]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_45_reg_7446_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3054]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_44_reg_7426_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3047]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_43_reg_7406_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3040]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_42_reg_7386_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3033]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_39_reg_7300_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3005]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_38_reg_7275_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2998]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_37_reg_7255_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2991]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_36_reg_7235_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2984]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_35_reg_7215_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2977]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_34_reg_7195_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2970]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_31_reg_7109_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2949]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_30_reg_7084_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2942]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_29_reg_7064_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2928]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_28_reg_7044_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2921]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_27_reg_7024_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2914]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_26_reg_7004_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2907]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_reg_7747_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3519]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_2_reg_7764_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3494]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_1_reg_7756_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3488]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln18_reg_6365_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2508]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln18_2_reg_6382_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2466]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln18_1_reg_6374_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2436]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_6_reg_9204_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3513]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_5_reg_9196_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3507]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_4_reg_9187_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3500]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln18_14_reg_7824_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2406]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln18_12_reg_7816_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2394]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln18_11_reg_7807_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2387]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_112_reg_9126_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2781]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_111_reg_9101_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2774]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_110_reg_9081_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2767]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_109_reg_9061_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2753]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_108_reg_9041_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2746]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_107_reg_9021_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2739]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_99_reg_8827_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3461]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_104_reg_8932_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2718]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_103_reg_8907_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2711]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_102_reg_8887_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2704]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_101_reg_8867_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2697]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_100_reg_8847_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2690]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_96_reg_8741_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3440]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_95_reg_8716_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3433]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_94_reg_8696_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3426]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_93_reg_8676_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3419]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_92_reg_8656_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3412]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_91_reg_8636_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3405]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_88_reg_8550_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3377]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_87_reg_8525_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3370]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_86_reg_8505_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3363]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_85_reg_8485_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3356]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_84_reg_8465_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3349]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_83_reg_8445_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3342]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_80_reg_8359_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3321]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_79_reg_8334_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3306]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_78_reg_8314_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3299]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_77_reg_8294_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3292]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_76_reg_8274_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3285]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_75_reg_8254_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3278]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_72_reg_8168_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3257]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_71_reg_8143_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3250]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_70_reg_8123_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3243]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_69_reg_8103_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3229]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_68_reg_8083_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3222]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_67_reg_8063_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3215]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_64_reg_7977_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3194]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_63_reg_7952_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3187]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_62_reg_7932_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3180]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_61_reg_7912_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3173]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_60_reg_7892_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3166]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_59_reg_7872_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3152]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln19_1_cast_reg_3586_reg[5:0]' into 'output_height_cast_reg_3570_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:2193]
INFO: [Synth 8-4471] merging register 'output_width_cast_reg_3517_reg[5:0]' into 'empty_18_reg_3607_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:2192]
INFO: [Synth 8-4471] merging register 'output_height_cast_reg_3570_reg[15:6]' into 'output_width_cast_reg_3517_reg[15:6]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:4373]
INFO: [Synth 8-4471] merging register 'zext_ln19_1_cast_reg_3586_reg[9:6]' into 'zext_ln19_reg_3581_reg[8:5]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:4597]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln19_reg_3688_reg' and it is trimmed from '19' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:2182]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln19_8_reg_3792_reg' and it is trimmed from '19' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:2158]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln19_6_reg_3766_reg' and it is trimmed from '19' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:2098]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln19_4_reg_3740_reg' and it is trimmed from '19' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/up_sampling2d_fix16.v:2044]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'sub_ln23_reg_7395_reg[0:0]' into 'zext_ln16_reg_7352_reg[12:12]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3.v:1776]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_3.v:677]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_2.v:676]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln36_1_cast_cas_reg_1294_reg[5:0]' into 'output_width_cast_reg_1271_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:942]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1422_reg[16:16]' into 'tmp5_0_0_0_cast_reg_1413_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1367]
INFO: [Synth 8-4471] merging register 'tmp5_0_2_0_cast_reg_1431_reg[16:16]' into 'tmp5_0_0_0_cast_reg_1413_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1373]
INFO: [Synth 8-4471] merging register 'tmp7_0_cast_reg_1440_reg[16:15]' into 'zext_ln28_reg_1277_reg[8:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1451]
INFO: [Synth 8-4471] merging register 'zext_ln28_12_reg_1450_reg[16:16]' into 'tmp5_0_0_0_cast_reg_1413_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1367]
INFO: [Synth 8-4471] merging register 'add_ln28_28_reg_1830_reg[0:0]' into 'tmp5_0_0_0_cast_reg_1413_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1401]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln32_1_cast_cas_reg_1570_reg[5:0]' into 'output_width_cast_reg_1543_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:825]
INFO: [Synth 8-4471] merging register 'zext_ln32_reg_1565_reg[7:6]' into 'zext_ln26_reg_1554_reg[8:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1751]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1626_reg[17:16]' into 'zext_ln26_reg_1554_reg[8:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1475]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1644_reg[17:16]' into 'zext_ln26_reg_1554_reg[8:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/max_pooling2d_fix16.v:1477]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln19_cast_reg_1295_reg[4:0]' into 'output_width_cast_reg_1272_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_1.v:945]
INFO: [Synth 8-4471] merging register 'kernel_0_addr_reg_1328_reg[6:6]' into 'zext_ln28_reg_1278_reg[6:6]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_1.v:1728]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1410_reg[16:13]' into 'tmp5_0_0_0_cast_reg_1401_reg[16:13]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_1.v:1372]
INFO: [Synth 8-4471] merging register 'tmp5_0_2_0_cast_reg_1419_reg[16:13]' into 'tmp5_0_0_0_cast_reg_1401_reg[16:13]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_1.v:1378]
INFO: [Synth 8-4471] merging register 'zext_ln28_31_reg_1438_reg[16:16]' into 'zext_ln28_reg_1278_reg[6:6]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_1.v:1372]
INFO: [Synth 8-4471] merging register 'add_ln28_64_reg_1818_reg[0:0]' into 'zext_ln28_reg_1278_reg[6:6]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_1.v:1404]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'sub_ln23_reg_6081_reg[0:0]' into 'zext_ln16_reg_5905_reg[11:11]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/pointwise_conv2d_fix_1.v:1602]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_reg_1120_reg[0:0]' into 'tmp5_0_0_0_reg_1111_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1012]
INFO: [Synth 8-4471] merging register 'tmp5_0_2_0_reg_1129_reg[0:0]' into 'tmp5_0_0_0_reg_1111_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1016]
INFO: [Synth 8-4471] merging register 'add_ln28_1_reg_1175_reg[0:0]' into 'or_ln28_reg_1163_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1172]
INFO: [Synth 8-4471] merging register 'zext_ln28_36_reg_1186_reg[10:5]' into 'zext_ln28_32_reg_1147_reg[10:5]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1044]
INFO: [Synth 8-4471] merging register 'add_ln28_5_reg_1211_reg[0:0]' into 'or_ln28_reg_1163_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1180]
INFO: [Synth 8-4471] merging register 'add_ln36_1_reg_1221_reg[0:0]' into 'or_ln28_reg_1163_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1216]
INFO: [Synth 8-4471] merging register 'add_ln28_8_reg_1272_reg[0:0]' into 'or_ln28_reg_1163_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1266]
INFO: [Synth 8-4471] merging register 'add_ln28_20_reg_1297_reg[0:0]' into 'tmp5_0_0_0_reg_1111_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1186]
INFO: [Synth 8-4471] merging register 'add_ln28_22_reg_1302_reg[0:0]' into 'or_ln28_reg_1163_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1188]
INFO: [Synth 8-4471] merging register 'add_ln28_24_reg_1307_reg[0:0]' into 'tmp5_0_0_0_reg_1111_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1190]
INFO: [Synth 8-4471] merging register 'add_ln28_25_reg_1312_reg[0:0]' into 'or_ln28_reg_1163_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1192]
INFO: [Synth 8-4471] merging register 'add_ln28_27_reg_1317_reg[0:0]' into 'tmp5_0_0_0_reg_1111_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1278]
INFO: [Synth 8-4471] merging register 'add_ln28_28_reg_1322_reg[0:0]' into 'or_ln28_reg_1163_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix.v:1280]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln147_reg_707_pp0_iter1_reg_reg[63:10]' into 'zext_ln147_reg_707_reg[63:10]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network.v:3974]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-3971] The signal "network_MemBank_B_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2308.547 ; gain = 662.434 ; free physical = 4577 ; free virtual = 8899
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_592/network_mul_mul_16s_13ns_29_3_1_U14' (network_mul_mul_16s_13ns_29_3_1) to 'inst/grp_depthwise_conv2d_fix_fu_592/network_mul_mul_16s_13ns_29_3_1_U22'

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |padding2d_fix16__GB0 |           1|     29244|
|2     |padding2d_fix16__GB1 |           1|      5647|
|3     |padding2d_fix16__GB2 |           1|     14551|
|4     |network__GCB0        |           1|     21483|
|5     |network__GCB1        |           1|     23431|
|6     |network__GCB2        |           1|     19441|
|7     |network__GCB3        |           1|     17864|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 10    
	   2 Input     25 Bit       Adders := 11    
	   2 Input     23 Bit       Adders := 9     
	   3 Input     22 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 34    
	   2 Input     16 Bit       Adders := 301   
	   3 Input     16 Bit       Adders := 23    
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 220   
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 10    
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 21    
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 13    
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 14    
	   3 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               89 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 45    
	               29 Bit    Registers := 5     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 10    
	               25 Bit    Registers := 6     
	               23 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 21    
	               16 Bit    Registers := 588   
	               15 Bit    Registers := 66    
	               14 Bit    Registers := 269   
	               13 Bit    Registers := 16    
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 44    
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 33    
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 42    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 257   
+---RAMs : 
	             225K Bit         RAMs := 2     
	              12K Bit         RAMs := 1     
	               1K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 25    
+---Muxes : 
	   2 Input    254 Bit        Muxes := 1     
	   2 Input    252 Bit        Muxes := 1     
	   2 Input    251 Bit        Muxes := 2     
	   2 Input    248 Bit        Muxes := 6     
	   2 Input    235 Bit        Muxes := 7     
	   2 Input    234 Bit        Muxes := 1     
	   2 Input    231 Bit        Muxes := 6     
	   2 Input    218 Bit        Muxes := 1     
	   2 Input    217 Bit        Muxes := 1     
	   2 Input    214 Bit        Muxes := 6     
	   2 Input    201 Bit        Muxes := 1     
	   2 Input    200 Bit        Muxes := 1     
	   2 Input    197 Bit        Muxes := 6     
	   2 Input    184 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input    180 Bit        Muxes := 6     
	 178 Input    177 Bit        Muxes := 1     
	   2 Input    175 Bit        Muxes := 1     
	   2 Input    174 Bit        Muxes := 6     
	   2 Input    167 Bit        Muxes := 1     
	   2 Input    166 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 6     
	   2 Input    154 Bit        Muxes := 1     
	   2 Input    153 Bit        Muxes := 7     
	   2 Input    150 Bit        Muxes := 1     
	   2 Input    149 Bit        Muxes := 7     
	   2 Input    146 Bit        Muxes := 6     
	   2 Input    133 Bit        Muxes := 1     
	   3 Input    130 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input    126 Bit        Muxes := 2     
	   2 Input    124 Bit        Muxes := 6     
	   2 Input    123 Bit        Muxes := 6     
	   2 Input    110 Bit        Muxes := 7     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    106 Bit        Muxes := 6     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input     99 Bit        Muxes := 6     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 6     
	  90 Input     89 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 2     
	   2 Input     77 Bit        Muxes := 6     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 6     
	   2 Input     72 Bit        Muxes := 6     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 6     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 6     
	   2 Input     45 Bit        Muxes := 1     
	   3 Input     44 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 6     
	   2 Input     37 Bit        Muxes := 1     
	  37 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 3     
	  35 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	  32 Input     31 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	  30 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 12    
	  13 Input     27 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 16    
	   7 Input     25 Bit        Muxes := 1     
	   5 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 7     
	   2 Input     23 Bit        Muxes := 11    
	  12 Input     23 Bit        Muxes := 1     
	   8 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 9     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	  19 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 37    
	   5 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 180   
	   3 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 36    
	   2 Input     14 Bit        Muxes := 30    
	   7 Input     14 Bit        Muxes := 2     
	   8 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 5     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 37    
	   4 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 136   
	   8 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module padding2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 195   
	   2 Input     14 Bit       Adders := 96    
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 257   
	               14 Bit    Registers := 96    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 105   
+---Muxes : 
	   2 Input    254 Bit        Muxes := 1     
	   2 Input    252 Bit        Muxes := 1     
	   2 Input    251 Bit        Muxes := 2     
	   2 Input    248 Bit        Muxes := 6     
	   2 Input    235 Bit        Muxes := 7     
	   2 Input    234 Bit        Muxes := 1     
	   2 Input    231 Bit        Muxes := 6     
	   2 Input    218 Bit        Muxes := 1     
	   2 Input    217 Bit        Muxes := 1     
	   2 Input    214 Bit        Muxes := 6     
	   2 Input    201 Bit        Muxes := 1     
	   2 Input    200 Bit        Muxes := 1     
	   2 Input    197 Bit        Muxes := 6     
	   2 Input    184 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input    180 Bit        Muxes := 6     
	   2 Input    167 Bit        Muxes := 1     
	   2 Input    166 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 6     
	   2 Input    150 Bit        Muxes := 1     
	   2 Input    149 Bit        Muxes := 1     
	   2 Input    146 Bit        Muxes := 6     
	   2 Input    133 Bit        Muxes := 1     
	   3 Input    130 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input    126 Bit        Muxes := 2     
	   2 Input    123 Bit        Muxes := 6     
	   2 Input    110 Bit        Muxes := 7     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    106 Bit        Muxes := 6     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 6     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 6     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 6     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 6     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 39    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
Module up_sampling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 55    
	   2 Input     14 Bit       Adders := 98    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 70    
	               14 Bit    Registers := 112   
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 48    
+---Muxes : 
	 178 Input    177 Bit        Muxes := 1     
	   2 Input    175 Bit        Muxes := 1     
	   2 Input    174 Bit        Muxes := 6     
	   2 Input    154 Bit        Muxes := 1     
	   2 Input    153 Bit        Muxes := 7     
	   2 Input    149 Bit        Muxes := 6     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 6     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input     99 Bit        Muxes := 6     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 6     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 6     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module network_SeparableConv2D_2_b_1_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_SeparableConv2D_3_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module network_SeparableConv2D_1_b_1_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_SeparableConv2D_4_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module network_MemBank_B_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module network_MemBank_Out_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module network_sig_buffer_keep_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module network_sig_buffer_keep_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module network_sig_buffer_user_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module network_sig_buffer_user_V_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module network_sig_buffer_user_V_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module network_sig_buffer_user_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module network_SeparableConv2D_2_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module depthwise_conv2d_fix_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 18    
	               16 Bit    Registers := 47    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  32 Input     31 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module max_pooling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               89 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	               14 Bit    Registers := 27    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  90 Input     89 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_mul_mul_16s_16s_30_3_1_DSP48_7__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module depthwise_conv2d_fix_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 18    
	   2 Input      7 Bit       Adders := 12    
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 19    
	               16 Bit    Registers := 47    
	               14 Bit    Registers := 19    
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module network_mul_mul_16s_15s_30_3_1_DSP48_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module network_mul_mul_16s_15s_30_3_1_DSP48_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module network_mul_mul_16s_12ns_28_3_1_DSP48_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module network_mul_mul_16s_15s_30_3_1_DSP48_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module network_mul_mul_16s_14s_30_3_1_DSP48_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_mul_mul_16s_12s_28_3_1_DSP48_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module network_mul_mul_16s_11s_27_3_1_DSP48_4__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module network_mul_mul_16s_14s_30_3_1_DSP48_2__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_mul_mul_16s_13ns_29_3_1_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_mul_mul_16s_13s_29_3_1_DSP48_6__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module network_mul_mul_16s_14s_30_3_1_DSP48_2__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_mul_mul_16s_11s_27_3_1_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module network_mul_mul_16s_15s_30_3_1_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module network_mul_mul_16s_12ns_28_3_1_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module network_mul_mul_16s_14s_30_3_1_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_mul_mul_16s_12s_28_3_1_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module network_mul_mul_16s_13s_29_3_1_DSP48_6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module depthwise_conv2d_fix 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 12    
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               30 Bit    Registers := 8     
	               29 Bit    Registers := 4     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  19 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module network_SeparableConv2D_2_b_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_SeparableConv2D_1_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module network_SeparableConv2D_1_b_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module pointwise_conv2d_fix_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 9     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	  30 Input     29 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	  12 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 2     
Module pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 15    
+---ROMs : 
	                              ROMs := 15    
Module pointwise_conv2d_fix_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 15    
	               16 Bit    Registers := 23    
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  32 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 17    
	   7 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
Module pointwise_conv2d_fix_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 9     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               23 Bit    Registers := 6     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	  37 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 10    
	  12 Input     23 Bit        Muxes := 1     
	   8 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 10    
	   5 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 37    
	   2 Input     15 Bit        Muxes := 13    
	   7 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module network_MemBank_A_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module pointwise_conv2d_fix_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 11    
	   2 Input     17 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 7     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               25 Bit    Registers := 6     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	  37 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   7 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 14    
	   5 Input     25 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 35    
	   2 Input     15 Bit        Muxes := 13    
	   7 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
Module pointwise_conv2d_fix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 10    
	   2 Input     17 Bit       Adders := 15    
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               34 Bit    Registers := 1     
	               27 Bit    Registers := 8     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 9     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  35 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 11    
	  13 Input     27 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 24    
	   2 Input     15 Bit        Muxes := 9     
	   2 Input     14 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 2     
Module network_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module network 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input     45 Bit        Muxes := 1     
	   3 Input     44 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'add_ln13_reg_6181_reg[4:0]' into 'add_ln13_reg_6181_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2360]
INFO: [Synth 8-4471] merging register 'add_ln13_reg_6181_reg[4:0]' into 'add_ln13_reg_6181_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:2360]
INFO: [Synth 8-4471] merging register 'empty_reg_6199_reg[4:0]' into 'empty_reg_6199_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3526]
INFO: [Synth 8-4471] merging register 'mul_ln13_1_reg_6193_reg[9:0]' into 'mul_ln13_1_reg_6193_reg[9:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/padding2d_fix16.v:3528]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_438i_5_5/i_5_1/\depth_0_0_reg_1968_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/input_height_cast_reg_6187_reg[5]' (FDE) to 'inst/grp_padding2d_fix16_fu_438i_5_5/input_height_cast_reg_6187_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/add_ln13_reg_6181_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_fu_438i_5_5/trunc_ln13_reg_6175_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_4_reg_6327_reg[10]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_4_reg_6327_reg[11]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_4_reg_6327_reg[12]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_4_reg_6327_reg[13]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_4_reg_6327_reg[14]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_4_reg_6327_reg[15]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/input_height_cast1_reg_6224_reg[5]' (FDE) to 'inst/grp_padding2d_fix16_fu_438i_5_5/input_height_cast1_reg_6224_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[5]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[6]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[7]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[8]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[9]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[10]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[11]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[12]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[13]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[14]' (FD) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_438i_5_5/\zext_ln13_reg_6248_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_438i_5_5/\input_height_cast_reg_6187_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/input_depth_cast_reg_6242_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_fu_438i_5_5/input_depth_cast_reg_6242_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/input_depth_cast_reg_6242_reg[2]' (FDE) to 'inst/grp_padding2d_fix16_fu_438i_5_5/input_depth_cast_reg_6242_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_438i_5_5/\input_height_cast_reg_6187_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/add_ln13_reg_6181_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_fu_438i_5_5/add_ln13_reg_6181_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_438i_5_5/\trunc_ln13_reg_6175_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/input_depth_cast_reg_6242_reg[5]' (FDE) to 'inst/grp_padding2d_fix16_fu_438i_5_5/input_height_cast1_reg_6224_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/input_depth_cast_reg_6242_reg[6]' (FDE) to 'inst/grp_padding2d_fix16_fu_438i_5_5/input_height_cast1_reg_6224_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_fu_438i_5_5/zext_ln13_reg_6248_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_438i_5_5/\input_height_cast1_reg_6224_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_438i_5_5/\input_height_cast1_reg_6224_reg[6] )
INFO: [Synth 8-3886] merging instance 'input_height_cast_reg_6187_reg[6]' (FDE) to 'input_height_cast_reg_6187_reg[5]'
INFO: [Synth 8-3886] merging instance 'input_width_cast2_reg_6206_reg[5]' (FDE) to 'input_width_cast2_reg_6206_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_width_cast2_reg_6206_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_width_cast2_reg_6206_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_width_cast2_reg_6206_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_width_cast2_reg_6206_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_width_cast2_reg_6206_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_width_cast2_reg_6206_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_width_cast2_reg_6206_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_width_cast2_reg_6206_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_width_cast2_reg_6206_reg[15] )
INFO: [Synth 8-4471] merging register 'network_am_addmul_15ns_9ns_5ns_19_3_1_U149/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' into 'network_am_addmul_15ns_9ns_5ns_19_3_1_U147/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_3_1.v:30]
INFO: [Synth 8-4471] merging register 'network_am_addmul_16ns_10ns_6ns_21_3_1_U150/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' into 'network_am_addmul_16ns_10ns_6ns_21_3_1_U148/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_3_1.v:30]
INFO: [Synth 8-4471] merging register 'network_am_addmul_15ns_9ns_5ns_19_3_1_U151/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' into 'network_am_addmul_15ns_9ns_5ns_19_3_1_U147/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_3_1.v:30]
INFO: [Synth 8-4471] merging register 'network_am_addmul_16ns_10ns_6ns_21_3_1_U152/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' into 'network_am_addmul_16ns_10ns_6ns_21_3_1_U148/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_3_1.v:30]
INFO: [Synth 8-4471] merging register 'network_am_addmul_15ns_9ns_5ns_19_3_1_U153/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' into 'network_am_addmul_15ns_9ns_5ns_19_3_1_U147/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_3_1.v:30]
INFO: [Synth 8-4471] merging register 'network_am_addmul_16ns_10ns_6ns_21_3_1_U154/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' into 'network_am_addmul_16ns_10ns_6ns_21_3_1_U148/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_3_1.v:30]
INFO: [Synth 8-4471] merging register 'network_am_addmul_15ns_9ns_5ns_19_3_1_U155/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' into 'network_am_addmul_15ns_9ns_5ns_19_3_1_U147/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_3_1.v:30]
INFO: [Synth 8-4471] merging register 'network_am_addmul_16ns_10ns_6ns_21_3_1_U156/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' into 'network_am_addmul_16ns_10ns_6ns_21_3_1_U148/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_3_1.v:30]
INFO: [Synth 8-4471] merging register 'network_am_addmul_15ns_9ns_5ns_19_3_1_U157/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' into 'network_am_addmul_15ns_9ns_5ns_19_3_1_U147/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_3_1.v:30]
INFO: [Synth 8-4471] merging register 'network_am_addmul_16ns_10ns_6ns_21_3_1_U158/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' into 'network_am_addmul_16ns_10ns_6ns_21_3_1_U148/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_3_1.v:30]
INFO: [Synth 8-4471] merging register 'network_am_addmul_15ns_9ns_5ns_19_3_1_U159/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' into 'network_am_addmul_15ns_9ns_5ns_19_3_1_U147/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_3_1.v:30]
INFO: [Synth 8-4471] merging register 'network_am_addmul_16ns_10ns_6ns_21_3_1_U160/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' into 'network_am_addmul_16ns_10ns_6ns_21_3_1_U148/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/b_reg_reg[17:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_3_1.v:30]
DSP Report: Generating DSP tmp3_6_0_cast_reg_4963_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp3_6_0_cast_reg_4963_reg is absorbed into DSP tmp3_6_0_cast_reg_4963_reg.
DSP Report: register tmp3_6_0_cast_reg_4963_reg is absorbed into DSP tmp3_6_0_cast_reg_4963_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U159/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/ad_reg_reg is absorbed into DSP tmp3_6_0_cast_reg_4963_reg.
DSP Report: register tmp3_6_0_cast_reg_4963_reg is absorbed into DSP tmp3_6_0_cast_reg_4963_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U159/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m_reg_reg is absorbed into DSP tmp3_6_0_cast_reg_4963_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_3_1_U159/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m is absorbed into DSP tmp3_6_0_cast_reg_4963_reg.
DSP Report: Generating DSP tmp3_5_0_cast_reg_4747_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp3_5_0_cast_reg_4747_reg is absorbed into DSP tmp3_5_0_cast_reg_4747_reg.
DSP Report: register tmp3_5_0_cast_reg_4747_reg is absorbed into DSP tmp3_5_0_cast_reg_4747_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U157/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/ad_reg_reg is absorbed into DSP tmp3_5_0_cast_reg_4747_reg.
DSP Report: register tmp3_5_0_cast_reg_4747_reg is absorbed into DSP tmp3_5_0_cast_reg_4747_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U157/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m_reg_reg is absorbed into DSP tmp3_5_0_cast_reg_4747_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_3_1_U157/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m is absorbed into DSP tmp3_5_0_cast_reg_4747_reg.
DSP Report: Generating DSP tmp3_4_0_cast_reg_4530_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp3_4_0_cast_reg_4530_reg is absorbed into DSP tmp3_4_0_cast_reg_4530_reg.
DSP Report: register tmp3_4_0_cast_reg_4530_reg is absorbed into DSP tmp3_4_0_cast_reg_4530_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U155/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/ad_reg_reg is absorbed into DSP tmp3_4_0_cast_reg_4530_reg.
DSP Report: register tmp3_4_0_cast_reg_4530_reg is absorbed into DSP tmp3_4_0_cast_reg_4530_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U155/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m_reg_reg is absorbed into DSP tmp3_4_0_cast_reg_4530_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_3_1_U155/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m is absorbed into DSP tmp3_4_0_cast_reg_4530_reg.
DSP Report: Generating DSP tmp3_3_0_cast_reg_4313_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp3_3_0_cast_reg_4313_reg is absorbed into DSP tmp3_3_0_cast_reg_4313_reg.
DSP Report: register tmp3_3_0_cast_reg_4313_reg is absorbed into DSP tmp3_3_0_cast_reg_4313_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U153/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/ad_reg_reg is absorbed into DSP tmp3_3_0_cast_reg_4313_reg.
DSP Report: register tmp3_3_0_cast_reg_4313_reg is absorbed into DSP tmp3_3_0_cast_reg_4313_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U153/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m_reg_reg is absorbed into DSP tmp3_3_0_cast_reg_4313_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_3_1_U153/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m is absorbed into DSP tmp3_3_0_cast_reg_4313_reg.
DSP Report: Generating DSP tmp3_2_0_cast_reg_4096_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp3_2_0_cast_reg_4096_reg is absorbed into DSP tmp3_2_0_cast_reg_4096_reg.
DSP Report: register tmp3_2_0_cast_reg_4096_reg is absorbed into DSP tmp3_2_0_cast_reg_4096_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U151/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/ad_reg_reg is absorbed into DSP tmp3_2_0_cast_reg_4096_reg.
DSP Report: register tmp3_2_0_cast_reg_4096_reg is absorbed into DSP tmp3_2_0_cast_reg_4096_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U151/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m_reg_reg is absorbed into DSP tmp3_2_0_cast_reg_4096_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_3_1_U151/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m is absorbed into DSP tmp3_2_0_cast_reg_4096_reg.
DSP Report: Generating DSP tmp3_1_0_cast_reg_3879_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp3_1_0_cast_reg_3879_reg is absorbed into DSP tmp3_1_0_cast_reg_3879_reg.
DSP Report: register tmp3_1_0_cast_reg_3879_reg is absorbed into DSP tmp3_1_0_cast_reg_3879_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U149/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/ad_reg_reg is absorbed into DSP tmp3_1_0_cast_reg_3879_reg.
DSP Report: register tmp3_1_0_cast_reg_3879_reg is absorbed into DSP tmp3_1_0_cast_reg_3879_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U149/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m_reg_reg is absorbed into DSP tmp3_1_0_cast_reg_3879_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_3_1_U149/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m is absorbed into DSP tmp3_1_0_cast_reg_3879_reg.
DSP Report: Generating DSP tmp3_0_0_cast_reg_3662_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp3_0_0_cast_reg_3662_reg is absorbed into DSP tmp3_0_0_cast_reg_3662_reg.
DSP Report: register tmp3_0_0_cast_reg_3662_reg is absorbed into DSP tmp3_0_0_cast_reg_3662_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U147/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/ad_reg_reg is absorbed into DSP tmp3_0_0_cast_reg_3662_reg.
DSP Report: register tmp3_0_0_cast_reg_3662_reg is absorbed into DSP tmp3_0_0_cast_reg_3662_reg.
DSP Report: register network_am_addmul_15ns_9ns_5ns_19_3_1_U147/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m_reg_reg is absorbed into DSP tmp3_0_0_cast_reg_3662_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_3_1_U147/network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U/m is absorbed into DSP tmp3_0_0_cast_reg_3662_reg.
DSP Report: Generating DSP tmp5_6_0_cast_reg_4974_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp5_6_0_cast_reg_4974_reg is absorbed into DSP tmp5_6_0_cast_reg_4974_reg.
DSP Report: register tmp5_6_0_cast_reg_4974_reg is absorbed into DSP tmp5_6_0_cast_reg_4974_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U160/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/ad_reg_reg is absorbed into DSP tmp5_6_0_cast_reg_4974_reg.
DSP Report: register tmp5_6_0_cast_reg_4974_reg is absorbed into DSP tmp5_6_0_cast_reg_4974_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U160/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m_reg_reg is absorbed into DSP tmp5_6_0_cast_reg_4974_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_3_1_U160/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m is absorbed into DSP tmp5_6_0_cast_reg_4974_reg.
DSP Report: Generating DSP tmp5_5_0_cast_reg_4758_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp5_5_0_cast_reg_4758_reg is absorbed into DSP tmp5_5_0_cast_reg_4758_reg.
DSP Report: register tmp5_5_0_cast_reg_4758_reg is absorbed into DSP tmp5_5_0_cast_reg_4758_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U158/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/ad_reg_reg is absorbed into DSP tmp5_5_0_cast_reg_4758_reg.
DSP Report: register tmp5_5_0_cast_reg_4758_reg is absorbed into DSP tmp5_5_0_cast_reg_4758_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U158/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m_reg_reg is absorbed into DSP tmp5_5_0_cast_reg_4758_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_3_1_U158/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m is absorbed into DSP tmp5_5_0_cast_reg_4758_reg.
DSP Report: Generating DSP tmp5_4_0_cast_reg_4541_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp5_4_0_cast_reg_4541_reg is absorbed into DSP tmp5_4_0_cast_reg_4541_reg.
DSP Report: register tmp5_4_0_cast_reg_4541_reg is absorbed into DSP tmp5_4_0_cast_reg_4541_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U156/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/ad_reg_reg is absorbed into DSP tmp5_4_0_cast_reg_4541_reg.
DSP Report: register tmp5_4_0_cast_reg_4541_reg is absorbed into DSP tmp5_4_0_cast_reg_4541_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U156/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m_reg_reg is absorbed into DSP tmp5_4_0_cast_reg_4541_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_3_1_U156/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m is absorbed into DSP tmp5_4_0_cast_reg_4541_reg.
DSP Report: Generating DSP tmp5_3_0_cast_reg_4324_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp5_3_0_cast_reg_4324_reg is absorbed into DSP tmp5_3_0_cast_reg_4324_reg.
DSP Report: register tmp5_3_0_cast_reg_4324_reg is absorbed into DSP tmp5_3_0_cast_reg_4324_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U154/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/ad_reg_reg is absorbed into DSP tmp5_3_0_cast_reg_4324_reg.
DSP Report: register tmp5_3_0_cast_reg_4324_reg is absorbed into DSP tmp5_3_0_cast_reg_4324_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U154/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m_reg_reg is absorbed into DSP tmp5_3_0_cast_reg_4324_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_3_1_U154/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m is absorbed into DSP tmp5_3_0_cast_reg_4324_reg.
DSP Report: Generating DSP tmp5_2_0_cast_reg_4107_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp5_2_0_cast_reg_4107_reg is absorbed into DSP tmp5_2_0_cast_reg_4107_reg.
DSP Report: register tmp5_2_0_cast_reg_4107_reg is absorbed into DSP tmp5_2_0_cast_reg_4107_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U152/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/ad_reg_reg is absorbed into DSP tmp5_2_0_cast_reg_4107_reg.
DSP Report: register tmp5_2_0_cast_reg_4107_reg is absorbed into DSP tmp5_2_0_cast_reg_4107_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U152/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m_reg_reg is absorbed into DSP tmp5_2_0_cast_reg_4107_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_3_1_U152/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m is absorbed into DSP tmp5_2_0_cast_reg_4107_reg.
DSP Report: Generating DSP tmp5_1_0_cast_reg_3890_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp5_1_0_cast_reg_3890_reg is absorbed into DSP tmp5_1_0_cast_reg_3890_reg.
DSP Report: register tmp5_1_0_cast_reg_3890_reg is absorbed into DSP tmp5_1_0_cast_reg_3890_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U150/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/ad_reg_reg is absorbed into DSP tmp5_1_0_cast_reg_3890_reg.
DSP Report: register tmp5_1_0_cast_reg_3890_reg is absorbed into DSP tmp5_1_0_cast_reg_3890_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U150/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m_reg_reg is absorbed into DSP tmp5_1_0_cast_reg_3890_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_3_1_U150/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m is absorbed into DSP tmp5_1_0_cast_reg_3890_reg.
DSP Report: Generating DSP tmp5_0_0_cast_reg_3673_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp5_0_0_cast_reg_3673_reg is absorbed into DSP tmp5_0_0_cast_reg_3673_reg.
DSP Report: register tmp5_0_0_cast_reg_3673_reg is absorbed into DSP tmp5_0_0_cast_reg_3673_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U148/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/ad_reg_reg is absorbed into DSP tmp5_0_0_cast_reg_3673_reg.
DSP Report: register tmp5_0_0_cast_reg_3673_reg is absorbed into DSP tmp5_0_0_cast_reg_3673_reg.
DSP Report: register network_am_addmul_16ns_10ns_6ns_21_3_1_U148/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m_reg_reg is absorbed into DSP tmp5_0_0_cast_reg_3673_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_3_1_U148/network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U/m is absorbed into DSP tmp5_0_0_cast_reg_3673_reg.
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port output_depth[5]
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/zext_ln19_reg_3581_reg[0]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/zext_ln19_reg_3581_reg[1]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/zext_ln19_reg_3581_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/zext_ln19_reg_3581_reg[2]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/output_height_cast_reg_3570_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/zext_ln19_reg_3581_reg[3]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/zext_ln19_reg_3581_reg[4]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\zext_ln19_reg_3581_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\zext_ln19_reg_3581_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\zext_ln19_reg_3581_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\zext_ln19_reg_3581_reg[8] )
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/empty_18_reg_3607_reg[0]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/empty_18_reg_3607_reg[1]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/empty_18_reg_3607_reg[2]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/output_height_cast_reg_3570_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/output_height_cast_reg_3570_reg[0]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/output_height_cast_reg_3570_reg[1]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/output_height_cast_reg_3570_reg[2]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/output_height_cast_reg_3570_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/empty_18_reg_3607_reg[3]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/output_height_cast_reg_3570_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/empty_18_reg_3607_reg[4]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/empty_18_reg_3607_reg[5]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_up_sampling2d_fix16_fu_456/\output_height_cast_reg_3570_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/output_height_cast_reg_3570_reg[4]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/output_height_cast_reg_3570_reg[5]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\output_width_cast_reg_3517_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\output_width_cast_reg_3517_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\output_width_cast_reg_3517_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\output_width_cast_reg_3517_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\output_width_cast_reg_3517_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\output_width_cast_reg_3517_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\output_width_cast_reg_3517_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\output_width_cast_reg_3517_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\output_width_cast_reg_3517_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\output_width_cast_reg_3517_reg[15] )
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[0]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[1]' (FDE) to 'grp_up_sampling2d_fix16_fu_456/empty_reg_3591_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_456/\empty_reg_3591_reg[2] )
INFO: [Synth 8-4471] merging register 'network_mul_mul_16s_16s_30_3_1_U71/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' into 'network_mul_mul_16s_16s_30_3_1_U62/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_16s_30_3_1.v:20]
INFO: [Synth 8-4471] merging register 'network_mul_mul_16s_16s_30_3_1_U72/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' into 'network_mul_mul_16s_16s_30_3_1_U63/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_16s_30_3_1.v:20]
INFO: [Synth 8-4471] merging register 'network_mul_mul_16s_16s_30_3_1_U73/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' into 'network_mul_mul_16s_16s_30_3_1_U62/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_16s_30_3_1.v:20]
INFO: [Synth 8-4471] merging register 'network_mul_mul_16s_16s_30_3_1_U74/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' into 'network_mul_mul_16s_16s_30_3_1_U63/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_16s_30_3_1.v:20]
INFO: [Synth 8-4471] merging register 'network_mul_mul_16s_16s_30_3_1_U75/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' into 'network_mul_mul_16s_16s_30_3_1_U62/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_16s_30_3_1.v:20]
INFO: [Synth 8-4471] merging register 'network_mul_mul_16s_16s_30_3_1_U76/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' into 'network_mul_mul_16s_16s_30_3_1_U63/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/network_mul_mul_16s_16s_30_3_1.v:20]
INFO: [Synth 8-4471] merging register 'tmp_0_2_0_reg_1403_reg[8:0]' into 'tmp_0_2_0_reg_1403_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1058]
INFO: [Synth 8-4471] merging register 'tmp_0_2_0_reg_1403_reg[8:0]' into 'tmp_0_2_0_reg_1403_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1058]
INFO: [Synth 8-4471] merging register 'tmp_0_1_0_reg_1398_reg[8:0]' into 'tmp_0_1_0_reg_1398_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1057]
INFO: [Synth 8-4471] merging register 'tmp_0_2_0_reg_1403_reg[8:0]' into 'tmp_0_2_0_reg_1403_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1058]
INFO: [Synth 8-4471] merging register 'tmp_0_1_0_reg_1398_reg[8:0]' into 'tmp_0_1_0_reg_1398_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1057]
INFO: [Synth 8-4471] merging register 'tmp_0_2_0_reg_1403_reg[8:0]' into 'tmp_0_2_0_reg_1403_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1058]
INFO: [Synth 8-4471] merging register 'add_ln28_11_reg_1462_reg[13:0]' into 'add_ln28_11_reg_1462_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:814]
INFO: [Synth 8-4471] merging register 'output_width_cast_reg_1271_reg[5:0]' into 'output_width_cast_reg_1271_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:940]
INFO: [Synth 8-4471] merging register 'output_width_cast_reg_1271_reg[5:0]' into 'output_width_cast_reg_1271_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:940]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'tmp_0_0_0_reg_1393_reg[8:0]' into 'tmp_0_0_0_reg_1393_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1056]
INFO: [Synth 8-4471] merging register 'add_ln28_11_reg_1462_reg[13:0]' into 'add_ln28_11_reg_1462_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:814]
INFO: [Synth 8-4471] merging register 'zext_ln28_12_reg_1450_reg[13:0]' into 'zext_ln28_12_reg_1450_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:816]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'tmp_0_0_0_reg_1393_reg[8:0]' into 'tmp_0_0_0_reg_1393_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1056]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'tmp_0_0_0_reg_1393_reg[8:0]' into 'tmp_0_0_0_reg_1393_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1056]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'tmp_0_1_0_reg_1398_reg[8:0]' into 'tmp_0_1_0_reg_1398_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1057]
INFO: [Synth 8-4471] merging register 'tmp_0_1_0_reg_1398_reg[8:0]' into 'tmp_0_1_0_reg_1398_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1057]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'tmp6_0_reg_1408_reg[8:0]' into 'tmp6_0_reg_1408_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1055]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'out_w_0_0_reg_382_reg[15:0]' into 'out_w_0_0_reg_382_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:756]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'tmp_0_0_0_reg_1393_reg[8:0]' into 'tmp_0_0_0_reg_1393_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1056]
INFO: [Synth 8-4471] merging register 'zext_ln28_12_reg_1450_reg[13:0]' into 'zext_ln28_12_reg_1450_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:816]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1282_reg[6:0]' into 'zext_ln36_1_reg_1282_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:943]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1422_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1422_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1047]
INFO: [Synth 8-4471] merging register 'tmp5_0_2_0_cast_reg_1431_reg[13:0]' into 'tmp5_0_2_0_cast_reg_1431_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/44f0/hdl/verilog/depthwise_conv2d_fix_2.v:1048]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP add_ln28_35_reg_1904_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_2_0_reg_1403_reg is absorbed into DSP add_ln28_35_reg_1904_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_35_reg_1904_reg.
DSP Report: register add_ln28_35_reg_1904_reg is absorbed into DSP add_ln28_35_reg_1904_reg.
DSP Report: register tmp5_0_2_0_cast_reg_1431_reg is absorbed into DSP add_ln28_35_reg_1904_reg.
DSP Report: operator add_ln28_35_fu_1001_p2 is absorbed into DSP add_ln28_35_reg_1904_reg.
DSP Report: operator tmp5_0_2_0_fu_634_p2 is absorbed into DSP add_ln28_35_reg_1904_reg.
DSP Report: Generating DSP add_ln28_33_reg_1889_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1398_reg is absorbed into DSP add_ln28_33_reg_1889_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_33_reg_1889_reg.
DSP Report: register add_ln28_33_reg_1889_reg is absorbed into DSP add_ln28_33_reg_1889_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1422_reg is absorbed into DSP add_ln28_33_reg_1889_reg.
DSP Report: operator add_ln28_33_fu_993_p2 is absorbed into DSP add_ln28_33_reg_1889_reg.
DSP Report: operator tmp5_0_1_0_fu_622_p2 is absorbed into DSP add_ln28_33_reg_1889_reg.
DSP Report: Generating DSP add_ln28_31_reg_1859_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_31_reg_1859_reg.
DSP Report: register tmp_0_0_0_reg_1393_reg is absorbed into DSP add_ln28_31_reg_1859_reg.
DSP Report: register add_ln28_31_reg_1859_reg is absorbed into DSP add_ln28_31_reg_1859_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1413_reg is absorbed into DSP add_ln28_31_reg_1859_reg.
DSP Report: operator add_ln28_31_fu_977_p2 is absorbed into DSP add_ln28_31_reg_1859_reg.
DSP Report: operator tmp5_0_0_0_fu_610_p2 is absorbed into DSP add_ln28_31_reg_1859_reg.
DSP Report: Generating DSP add_ln28_18_reg_1592_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_0_2_0_reg_1403_reg is absorbed into DSP add_ln28_18_reg_1592_reg.
DSP Report: register add_ln28_11_reg_1462_reg is absorbed into DSP add_ln28_18_reg_1592_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_18_reg_1592_reg.
DSP Report: register add_ln28_18_reg_1592_reg is absorbed into DSP add_ln28_18_reg_1592_reg.
DSP Report: register tmp5_0_2_0_cast_reg_1431_reg is absorbed into DSP add_ln28_18_reg_1592_reg.
DSP Report: operator add_ln28_18_fu_747_p2 is absorbed into DSP add_ln28_18_reg_1592_reg.
DSP Report: operator tmp5_0_2_0_fu_634_p2 is absorbed into DSP add_ln28_18_reg_1592_reg.
DSP Report: Generating DSP add_ln28_16_reg_1552_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_0_2_0_reg_1403_reg is absorbed into DSP add_ln28_16_reg_1552_reg.
DSP Report: register zext_ln28_12_reg_1450_reg is absorbed into DSP add_ln28_16_reg_1552_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_16_reg_1552_reg.
DSP Report: register add_ln28_16_reg_1552_reg is absorbed into DSP add_ln28_16_reg_1552_reg.
DSP Report: register tmp5_0_2_0_cast_reg_1431_reg is absorbed into DSP add_ln28_16_reg_1552_reg.
DSP Report: operator add_ln28_16_fu_731_p2 is absorbed into DSP add_ln28_16_reg_1552_reg.
DSP Report: operator tmp5_0_2_0_fu_634_p2 is absorbed into DSP add_ln28_16_reg_1552_reg.
DSP Report: Generating DSP add_ln28_14_reg_1517_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1398_reg is absorbed into DSP add_ln28_14_reg_1517_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_14_reg_1517_reg.
DSP Report: register add_ln28_14_reg_1517_reg is absorbed into DSP add_ln28_14_reg_1517_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1422_reg is absorbed into DSP add_ln28_14_reg_1517_reg.
DSP Report: operator add_ln28_14_fu_715_p2 is absorbed into DSP add_ln28_14_reg_1517_reg.
DSP Report: operator tmp5_0_1_0_fu_622_p2 is absorbed into DSP add_ln28_14_reg_1517_reg.
DSP Report: Generating DSP add_ln28_10_reg_1483_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_0_0_reg_1393_reg is absorbed into DSP add_ln28_10_reg_1483_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_10_reg_1483_reg.
DSP Report: register add_ln28_10_reg_1483_reg is absorbed into DSP add_ln28_10_reg_1483_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1413_reg is absorbed into DSP add_ln28_10_reg_1483_reg.
DSP Report: operator add_ln28_10_fu_689_p2 is absorbed into DSP add_ln28_10_reg_1483_reg.
DSP Report: operator tmp5_0_0_0_fu_610_p2 is absorbed into DSP add_ln28_10_reg_1483_reg.
DSP Report: Generating DSP add_ln28_9_reg_1457_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_9_reg_1457_reg.
DSP Report: register tmp_0_0_0_reg_1393_reg is absorbed into DSP add_ln28_9_reg_1457_reg.
DSP Report: register out_w_0_0_reg_382_reg is absorbed into DSP add_ln28_9_reg_1457_reg.
DSP Report: register add_ln28_9_reg_1457_reg is absorbed into DSP add_ln28_9_reg_1457_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1413_reg is absorbed into DSP add_ln28_9_reg_1457_reg.
DSP Report: operator add_ln28_9_fu_664_p2 is absorbed into DSP add_ln28_9_reg_1457_reg.
DSP Report: operator tmp5_0_0_0_fu_610_p2 is absorbed into DSP add_ln28_9_reg_1457_reg.
DSP Report: Generating DSP add_ln28_34_reg_1899_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_2_0_reg_1403_reg is absorbed into DSP add_ln28_34_reg_1899_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_34_reg_1899_reg.
DSP Report: register add_ln28_34_reg_1899_reg is absorbed into DSP add_ln28_34_reg_1899_reg.
DSP Report: register tmp5_0_2_0_cast_reg_1431_reg is absorbed into DSP add_ln28_34_reg_1899_reg.
DSP Report: operator add_ln28_34_fu_997_p2 is absorbed into DSP add_ln28_34_reg_1899_reg.
DSP Report: operator tmp5_0_2_0_fu_634_p2 is absorbed into DSP add_ln28_34_reg_1899_reg.
DSP Report: Generating DSP add_ln28_32_reg_1884_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1398_reg is absorbed into DSP add_ln28_32_reg_1884_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_32_reg_1884_reg.
DSP Report: register add_ln28_32_reg_1884_reg is absorbed into DSP add_ln28_32_reg_1884_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1422_reg is absorbed into DSP add_ln28_32_reg_1884_reg.
DSP Report: operator add_ln28_32_fu_989_p2 is absorbed into DSP add_ln28_32_reg_1884_reg.
DSP Report: operator tmp5_0_1_0_fu_622_p2 is absorbed into DSP add_ln28_32_reg_1884_reg.
DSP Report: Generating DSP add_ln28_29_reg_1854_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_29_reg_1854_reg.
DSP Report: register tmp_0_0_0_reg_1393_reg is absorbed into DSP add_ln28_29_reg_1854_reg.
DSP Report: register add_ln28_29_reg_1854_reg is absorbed into DSP add_ln28_29_reg_1854_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1413_reg is absorbed into DSP add_ln28_29_reg_1854_reg.
DSP Report: operator add_ln28_29_fu_973_p2 is absorbed into DSP add_ln28_29_reg_1854_reg.
DSP Report: operator tmp5_0_0_0_fu_610_p2 is absorbed into DSP add_ln28_29_reg_1854_reg.
DSP Report: Generating DSP add_ln28_17_reg_1587_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_2_0_reg_1403_reg is absorbed into DSP add_ln28_17_reg_1587_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_17_reg_1587_reg.
DSP Report: register add_ln28_17_reg_1587_reg is absorbed into DSP add_ln28_17_reg_1587_reg.
DSP Report: register tmp5_0_2_0_cast_reg_1431_reg is absorbed into DSP add_ln28_17_reg_1587_reg.
DSP Report: operator add_ln28_17_fu_743_p2 is absorbed into DSP add_ln28_17_reg_1587_reg.
DSP Report: operator tmp5_0_2_0_fu_634_p2 is absorbed into DSP add_ln28_17_reg_1587_reg.
DSP Report: Generating DSP add_ln28_15_reg_1547_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln28_11_reg_1462_reg is absorbed into DSP add_ln28_15_reg_1547_reg.
DSP Report: register tmp_0_1_0_reg_1398_reg is absorbed into DSP add_ln28_15_reg_1547_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_15_reg_1547_reg.
DSP Report: register add_ln28_15_reg_1547_reg is absorbed into DSP add_ln28_15_reg_1547_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1422_reg is absorbed into DSP add_ln28_15_reg_1547_reg.
DSP Report: operator add_ln28_15_fu_727_p2 is absorbed into DSP add_ln28_15_reg_1547_reg.
DSP Report: operator tmp5_0_1_0_fu_622_p2 is absorbed into DSP add_ln28_15_reg_1547_reg.
DSP Report: Generating DSP add_ln28_13_reg_1512_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register zext_ln28_12_reg_1450_reg is absorbed into DSP add_ln28_13_reg_1512_reg.
DSP Report: register tmp_0_1_0_reg_1398_reg is absorbed into DSP add_ln28_13_reg_1512_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_13_reg_1512_reg.
DSP Report: register add_ln28_13_reg_1512_reg is absorbed into DSP add_ln28_13_reg_1512_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1422_reg is absorbed into DSP add_ln28_13_reg_1512_reg.
DSP Report: operator add_ln28_13_fu_711_p2 is absorbed into DSP add_ln28_13_reg_1512_reg.
DSP Report: operator tmp5_0_1_0_fu_622_p2 is absorbed into DSP add_ln28_13_reg_1512_reg.
DSP Report: Generating DSP add_ln28_12_reg_1488_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln28_11_reg_1462_reg is absorbed into DSP add_ln28_12_reg_1488_reg.
DSP Report: register zext_ln36_1_reg_1282_reg is absorbed into DSP add_ln28_12_reg_1488_reg.
DSP Report: register tmp_0_0_0_reg_1393_reg is absorbed into DSP add_ln28_12_reg_1488_reg.
DSP Report: register add_ln28_12_reg_1488_reg is absorbed into DSP add_ln28_12_reg_1488_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1413_reg is absorbed into DSP add_ln28_12_reg_1488_reg.
DSP Report: operator add_ln28_12_fu_694_p2 is absorbed into DSP add_ln28_12_reg_1488_reg.
DSP Report: operator tmp5_0_0_0_fu_610_p2 is absorbed into DSP add_ln28_12_reg_1488_reg.
DSP Report: Generating DSP add_ln36_reg_1825_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register output_width_cast_reg_1271_reg is absorbed into DSP add_ln36_reg_1825_reg.
DSP Report: register tmp6_0_reg_1408_reg is absorbed into DSP add_ln36_reg_1825_reg.
DSP Report: register zext_ln28_12_reg_1450_reg is absorbed into DSP add_ln36_reg_1825_reg.
DSP Report: register add_ln36_reg_1825_reg is absorbed into DSP add_ln36_reg_1825_reg.
DSP Report: register tmp7_0_cast_reg_1440_reg is absorbed into DSP add_ln36_reg_1825_reg.
DSP Report: operator add_ln36_fu_945_p2 is absorbed into DSP add_ln36_reg_1825_reg.
DSP Report: operator tmp7_0_fu_646_p2 is absorbed into DSP add_ln36_reg_1825_reg.
DSP Report: Generating DSP add_ln36_1_reg_1844_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register output_width_cast_reg_1271_reg is absorbed into DSP add_ln36_1_reg_1844_reg.
DSP Report: register tmp6_0_reg_1408_reg is absorbed into DSP add_ln36_1_reg_1844_reg.
DSP Report: register add_ln36_1_reg_1844_reg is absorbed into DSP add_ln36_1_reg_1844_reg.
DSP Report: register tmp7_0_cast_reg_1440_reg is absorbed into DSP add_ln36_1_reg_1844_reg.
DSP Report: operator add_ln36_1_fu_963_p2 is absorbed into DSP add_ln36_1_reg_1844_reg.
DSP Report: operator tmp7_0_fu_646_p2 is absorbed into DSP add_ln36_1_reg_1844_reg.
DSP Report: Generating DSP mul_ln28_reg_1770_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_394_reg is absorbed into DSP mul_ln28_reg_1770_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U62/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_reg_1770_reg.
DSP Report: register kernel_0_load_reg_1497_reg is absorbed into DSP mul_ln28_reg_1770_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U62/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_reg_1770_reg.
DSP Report: register mul_ln28_reg_1770_reg is absorbed into DSP mul_ln28_reg_1770_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U62/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_reg_1770_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U62/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_reg_1770_reg.
DSP Report: Generating DSP mul_ln28_3_reg_1785_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_196_reg_1557_reg is absorbed into DSP mul_ln28_3_reg_1785_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U65/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_3_reg_1785_reg.
DSP Report: register kernel_0_load_3_reg_1562_reg is absorbed into DSP mul_ln28_3_reg_1785_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U65/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_3_reg_1785_reg.
DSP Report: register mul_ln28_3_reg_1785_reg is absorbed into DSP mul_ln28_3_reg_1785_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U65/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_3_reg_1785_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U65/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_3_reg_1785_reg.
DSP Report: Generating DSP mul_ln28_1_reg_1775_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_399_reg is absorbed into DSP mul_ln28_1_reg_1775_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U63/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_1_reg_1775_reg.
DSP Report: register kernel_0_load_1_reg_1522_reg is absorbed into DSP mul_ln28_1_reg_1775_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U63/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_1_reg_1775_reg.
DSP Report: register mul_ln28_1_reg_1775_reg is absorbed into DSP mul_ln28_1_reg_1775_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U63/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_1_reg_1775_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U63/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_1_reg_1775_reg.
DSP Report: Generating DSP mul_ln28_2_reg_1780_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_195_reg_1527_reg is absorbed into DSP mul_ln28_2_reg_1780_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U64/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_2_reg_1780_reg.
DSP Report: register kernel_0_load_2_reg_1532_reg is absorbed into DSP mul_ln28_2_reg_1780_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U64/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_2_reg_1780_reg.
DSP Report: register mul_ln28_2_reg_1780_reg is absorbed into DSP mul_ln28_2_reg_1780_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U64/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_2_reg_1780_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U64/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_2_reg_1780_reg.
DSP Report: Generating DSP mul_ln28_5_reg_1795_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_198_reg_1597_reg is absorbed into DSP mul_ln28_5_reg_1795_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U67/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_5_reg_1795_reg.
DSP Report: register kernel_0_load_5_reg_1602_reg is absorbed into DSP mul_ln28_5_reg_1795_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U67/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_5_reg_1795_reg.
DSP Report: register mul_ln28_5_reg_1795_reg is absorbed into DSP mul_ln28_5_reg_1795_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U67/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_5_reg_1795_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U67/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_5_reg_1795_reg.
DSP Report: Generating DSP mul_ln28_4_reg_1790_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_197_reg_1567_reg is absorbed into DSP mul_ln28_4_reg_1790_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U66/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_4_reg_1790_reg.
DSP Report: register kernel_0_load_4_reg_1572_reg is absorbed into DSP mul_ln28_4_reg_1790_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U66/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_4_reg_1790_reg.
DSP Report: register mul_ln28_4_reg_1790_reg is absorbed into DSP mul_ln28_4_reg_1790_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U66/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_4_reg_1790_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U66/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_4_reg_1790_reg.
DSP Report: Generating DSP mul_ln28_8_reg_1759_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_201_reg_1637_reg is absorbed into DSP mul_ln28_8_reg_1759_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U61/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_8_reg_1759_reg.
DSP Report: register kernel_0_load_8_reg_1642_reg is absorbed into DSP mul_ln28_8_reg_1759_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U61/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_8_reg_1759_reg.
DSP Report: register mul_ln28_8_reg_1759_reg is absorbed into DSP mul_ln28_8_reg_1759_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U61/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_8_reg_1759_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U61/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_8_reg_1759_reg.
DSP Report: Generating DSP mul_ln28_6_reg_1749_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_199_reg_1607_reg is absorbed into DSP mul_ln28_6_reg_1749_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U59/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_6_reg_1749_reg.
DSP Report: register kernel_0_load_6_reg_1612_reg is absorbed into DSP mul_ln28_6_reg_1749_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U59/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_6_reg_1749_reg.
DSP Report: register mul_ln28_6_reg_1749_reg is absorbed into DSP mul_ln28_6_reg_1749_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U59/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_6_reg_1749_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U59/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_6_reg_1749_reg.
DSP Report: Generating DSP mul_ln28_7_reg_1754_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_200_reg_1627_reg is absorbed into DSP mul_ln28_7_reg_1754_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U60/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_7_reg_1754_reg.
DSP Report: register kernel_0_load_7_reg_1632_reg is absorbed into DSP mul_ln28_7_reg_1754_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U60/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_7_reg_1754_reg.
DSP Report: register mul_ln28_7_reg_1754_reg is absorbed into DSP mul_ln28_7_reg_1754_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U60/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_7_reg_1754_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U60/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_7_reg_1754_reg.
DSP Report: Generating DSP mul_ln28_9_reg_1864_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_2_reg_1692_reg is absorbed into DSP mul_ln28_9_reg_1864_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U68/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_9_reg_1864_reg.
DSP Report: register sext_ln28_1_reg_1686_reg is absorbed into DSP mul_ln28_9_reg_1864_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U68/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_9_reg_1864_reg.
DSP Report: register mul_ln28_9_reg_1864_reg is absorbed into DSP mul_ln28_9_reg_1864_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U68/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_9_reg_1864_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U68/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_9_reg_1864_reg.
DSP Report: Generating DSP mul_ln28_12_reg_1879_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_8_reg_1726_reg is absorbed into DSP mul_ln28_12_reg_1879_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U69/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_12_reg_1879_reg.
DSP Report: register sext_ln28_7_reg_1720_reg is absorbed into DSP mul_ln28_12_reg_1879_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U69/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_12_reg_1879_reg.
DSP Report: register mul_ln28_12_reg_1879_reg is absorbed into DSP mul_ln28_12_reg_1879_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U69/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_12_reg_1879_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U69/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_12_reg_1879_reg.
DSP Report: Generating DSP mul_ln28_10_reg_1964_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register reg_394_reg is absorbed into DSP mul_ln28_10_reg_1964_reg.
DSP Report: register sext_ln28_3_reg_1698_reg is absorbed into DSP mul_ln28_10_reg_1964_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U71/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_10_reg_1964_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U62/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_10_reg_1964_reg.
DSP Report: register mul_ln28_10_reg_1964_reg is absorbed into DSP mul_ln28_10_reg_1964_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U71/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_10_reg_1964_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U71/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_10_reg_1964_reg.
DSP Report: Generating DSP mul_ln28_11_reg_1969_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register reg_399_reg is absorbed into DSP mul_ln28_11_reg_1969_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U63/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_11_reg_1969_reg.
DSP Report: register sext_ln28_5_reg_1709_reg is absorbed into DSP mul_ln28_11_reg_1969_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U72/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_11_reg_1969_reg.
DSP Report: register mul_ln28_11_reg_1969_reg is absorbed into DSP mul_ln28_11_reg_1969_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U72/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_11_reg_1969_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U72/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_11_reg_1969_reg.
DSP Report: Generating DSP mul_ln28_14_reg_1989_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_11_reg_1743_reg is absorbed into DSP mul_ln28_14_reg_1989_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U74/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_14_reg_1989_reg.
DSP Report: register reg_399_reg is absorbed into DSP mul_ln28_14_reg_1989_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U63/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_14_reg_1989_reg.
DSP Report: register mul_ln28_14_reg_1989_reg is absorbed into DSP mul_ln28_14_reg_1989_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U74/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_14_reg_1989_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U74/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_14_reg_1989_reg.
DSP Report: Generating DSP mul_ln28_13_reg_1984_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_9_reg_1732_reg is absorbed into DSP mul_ln28_13_reg_1984_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U73/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_13_reg_1984_reg.
DSP Report: register reg_394_reg is absorbed into DSP mul_ln28_13_reg_1984_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U62/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_13_reg_1984_reg.
DSP Report: register mul_ln28_13_reg_1984_reg is absorbed into DSP mul_ln28_13_reg_1984_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U73/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_13_reg_1984_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U73/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_13_reg_1984_reg.
DSP Report: Generating DSP mul_ln28_17_reg_2014_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_17_reg_1675_reg is absorbed into DSP mul_ln28_17_reg_2014_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U76/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_17_reg_2014_reg.
DSP Report: register reg_399_reg is absorbed into DSP mul_ln28_17_reg_2014_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U63/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_17_reg_2014_reg.
DSP Report: register mul_ln28_17_reg_2014_reg is absorbed into DSP mul_ln28_17_reg_2014_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U76/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_17_reg_2014_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U76/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_17_reg_2014_reg.
DSP Report: Generating DSP mul_ln28_15_reg_1894_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_14_reg_1658_reg is absorbed into DSP mul_ln28_15_reg_1894_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U70/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_15_reg_1894_reg.
DSP Report: register sext_ln28_13_reg_1652_reg is absorbed into DSP mul_ln28_15_reg_1894_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U70/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_15_reg_1894_reg.
DSP Report: register mul_ln28_15_reg_1894_reg is absorbed into DSP mul_ln28_15_reg_1894_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U70/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_15_reg_1894_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U70/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_15_reg_1894_reg.
DSP Report: Generating DSP mul_ln28_16_reg_2009_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_15_reg_1664_reg is absorbed into DSP mul_ln28_16_reg_2009_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U75/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_16_reg_2009_reg.
DSP Report: register reg_394_reg is absorbed into DSP mul_ln28_16_reg_2009_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U62/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_16_reg_2009_reg.
DSP Report: register mul_ln28_16_reg_2009_reg is absorbed into DSP mul_ln28_16_reg_2009_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U75/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_16_reg_2009_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U75/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_16_reg_2009_reg.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP add_ln26_137_reg_2293_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln26_137_reg_2293_reg is absorbed into DSP add_ln26_137_reg_2293_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_137_reg_2293_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_137_reg_2293_reg.
DSP Report: register add_ln26_137_reg_2293_reg is absorbed into DSP add_ln26_137_reg_2293_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_137_reg_2293_reg.
DSP Report: operator add_ln26_137_fu_1452_p2 is absorbed into DSP add_ln26_137_reg_2293_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_137_reg_2293_reg.
DSP Report: Generating DSP add_ln26_138_reg_2299_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_138_reg_2299_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_138_reg_2299_reg.
DSP Report: register add_ln26_138_reg_2299_reg is absorbed into DSP add_ln26_138_reg_2299_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_138_reg_2299_reg.
DSP Report: operator add_ln26_138_fu_1467_p2 is absorbed into DSP add_ln26_138_reg_2299_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_138_reg_2299_reg.
DSP Report: Generating DSP add_ln26_139_reg_2305_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln26_137_reg_2293_reg is absorbed into DSP add_ln26_139_reg_2305_reg.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_139_reg_2305_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_139_reg_2305_reg.
DSP Report: register add_ln26_139_reg_2305_reg is absorbed into DSP add_ln26_139_reg_2305_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_139_reg_2305_reg.
DSP Report: operator add_ln26_139_fu_1472_p2 is absorbed into DSP add_ln26_139_reg_2305_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_139_reg_2305_reg.
DSP Report: Generating DSP add_ln26_140_reg_2311_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_140_reg_2311_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_140_reg_2311_reg.
DSP Report: register add_ln26_140_reg_2311_reg is absorbed into DSP add_ln26_140_reg_2311_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_140_reg_2311_reg.
DSP Report: operator add_ln26_140_fu_1477_p2 is absorbed into DSP add_ln26_140_reg_2311_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_140_reg_2311_reg.
DSP Report: Generating DSP add_ln26_136_reg_2247_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_136_reg_2247_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_136_reg_2247_reg.
DSP Report: register add_ln26_136_reg_2247_reg is absorbed into DSP add_ln26_136_reg_2247_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_136_reg_2247_reg.
DSP Report: operator add_ln26_136_fu_1394_p2 is absorbed into DSP add_ln26_136_reg_2247_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_136_reg_2247_reg.
DSP Report: Generating DSP add_ln26_135_reg_2225_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_135_reg_2225_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_135_reg_2225_reg.
DSP Report: register add_ln26_135_reg_2225_reg is absorbed into DSP add_ln26_135_reg_2225_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_135_reg_2225_reg.
DSP Report: operator add_ln26_135_fu_1376_p2 is absorbed into DSP add_ln26_135_reg_2225_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_135_reg_2225_reg.
DSP Report: Generating DSP add_ln26_134_reg_2203_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_134_reg_2203_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_134_reg_2203_reg.
DSP Report: register add_ln26_134_reg_2203_reg is absorbed into DSP add_ln26_134_reg_2203_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_134_reg_2203_reg.
DSP Report: operator add_ln26_134_fu_1357_p2 is absorbed into DSP add_ln26_134_reg_2203_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_134_reg_2203_reg.
DSP Report: Generating DSP add_ln26_129_reg_2090_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln26_129_reg_2090_reg is absorbed into DSP add_ln26_129_reg_2090_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_129_reg_2090_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_129_reg_2090_reg.
DSP Report: register add_ln26_129_reg_2090_reg is absorbed into DSP add_ln26_129_reg_2090_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_129_reg_2090_reg.
DSP Report: operator add_ln26_129_fu_1235_p2 is absorbed into DSP add_ln26_129_reg_2090_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_129_reg_2090_reg.
DSP Report: Generating DSP add_ln26_130_reg_2101_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_130_reg_2101_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_130_reg_2101_reg.
DSP Report: register add_ln26_130_reg_2101_reg is absorbed into DSP add_ln26_130_reg_2101_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_130_reg_2101_reg.
DSP Report: operator add_ln26_130_fu_1250_p2 is absorbed into DSP add_ln26_130_reg_2101_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_130_reg_2101_reg.
DSP Report: Generating DSP add_ln26_131_reg_2123_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_131_reg_2123_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_131_reg_2123_reg.
DSP Report: register add_ln26_131_reg_2123_reg is absorbed into DSP add_ln26_131_reg_2123_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_131_reg_2123_reg.
DSP Report: operator add_ln26_131_fu_1269_p2 is absorbed into DSP add_ln26_131_reg_2123_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_131_reg_2123_reg.
DSP Report: Generating DSP add_ln26_132_reg_2145_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_132_reg_2145_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_132_reg_2145_reg.
DSP Report: register add_ln26_132_reg_2145_reg is absorbed into DSP add_ln26_132_reg_2145_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_132_reg_2145_reg.
DSP Report: operator add_ln26_132_fu_1287_p2 is absorbed into DSP add_ln26_132_reg_2145_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_132_reg_2145_reg.
DSP Report: Generating DSP add_ln26_128_reg_2043_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_128_reg_2043_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_128_reg_2043_reg.
DSP Report: register add_ln26_128_reg_2043_reg is absorbed into DSP add_ln26_128_reg_2043_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_128_reg_2043_reg.
DSP Report: operator add_ln26_128_fu_1180_p2 is absorbed into DSP add_ln26_128_reg_2043_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_128_reg_2043_reg.
DSP Report: Generating DSP add_ln26_127_reg_2021_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_127_reg_2021_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_127_reg_2021_reg.
DSP Report: register add_ln26_127_reg_2021_reg is absorbed into DSP add_ln26_127_reg_2021_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_127_reg_2021_reg.
DSP Report: operator add_ln26_127_fu_1162_p2 is absorbed into DSP add_ln26_127_reg_2021_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_127_reg_2021_reg.
DSP Report: Generating DSP add_ln26_126_reg_1999_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_126_reg_1999_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_126_reg_1999_reg.
DSP Report: register add_ln26_126_reg_1999_reg is absorbed into DSP add_ln26_126_reg_1999_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_126_reg_1999_reg.
DSP Report: operator add_ln26_126_fu_1143_p2 is absorbed into DSP add_ln26_126_reg_1999_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_126_reg_1999_reg.
DSP Report: Generating DSP add_ln26_121_reg_1886_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln26_121_reg_1886_reg is absorbed into DSP add_ln26_121_reg_1886_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_121_reg_1886_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_121_reg_1886_reg.
DSP Report: register add_ln26_121_reg_1886_reg is absorbed into DSP add_ln26_121_reg_1886_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_121_reg_1886_reg.
DSP Report: operator add_ln26_121_fu_1021_p2 is absorbed into DSP add_ln26_121_reg_1886_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_121_reg_1886_reg.
DSP Report: Generating DSP add_ln26_122_reg_1897_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_122_reg_1897_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_122_reg_1897_reg.
DSP Report: register add_ln26_122_reg_1897_reg is absorbed into DSP add_ln26_122_reg_1897_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_122_reg_1897_reg.
DSP Report: operator add_ln26_122_fu_1036_p2 is absorbed into DSP add_ln26_122_reg_1897_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_122_reg_1897_reg.
DSP Report: Generating DSP add_ln26_123_reg_1919_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_123_reg_1919_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_123_reg_1919_reg.
DSP Report: register add_ln26_123_reg_1919_reg is absorbed into DSP add_ln26_123_reg_1919_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_123_reg_1919_reg.
DSP Report: operator add_ln26_123_fu_1055_p2 is absorbed into DSP add_ln26_123_reg_1919_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_123_reg_1919_reg.
DSP Report: Generating DSP add_ln26_124_reg_1941_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_124_reg_1941_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_124_reg_1941_reg.
DSP Report: register add_ln26_124_reg_1941_reg is absorbed into DSP add_ln26_124_reg_1941_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_124_reg_1941_reg.
DSP Report: operator add_ln26_124_fu_1073_p2 is absorbed into DSP add_ln26_124_reg_1941_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_124_reg_1941_reg.
DSP Report: Generating DSP add_ln26_120_reg_1839_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_120_reg_1839_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_120_reg_1839_reg.
DSP Report: register add_ln26_120_reg_1839_reg is absorbed into DSP add_ln26_120_reg_1839_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_120_reg_1839_reg.
DSP Report: operator add_ln26_120_fu_966_p2 is absorbed into DSP add_ln26_120_reg_1839_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_120_reg_1839_reg.
DSP Report: Generating DSP add_ln26_119_reg_1817_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_119_reg_1817_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_119_reg_1817_reg.
DSP Report: register add_ln26_119_reg_1817_reg is absorbed into DSP add_ln26_119_reg_1817_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_119_reg_1817_reg.
DSP Report: operator add_ln26_119_fu_948_p2 is absorbed into DSP add_ln26_119_reg_1817_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_119_reg_1817_reg.
DSP Report: Generating DSP add_ln26_118_reg_1795_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_118_reg_1795_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_118_reg_1795_reg.
DSP Report: register add_ln26_118_reg_1795_reg is absorbed into DSP add_ln26_118_reg_1795_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_118_reg_1795_reg.
DSP Report: operator add_ln26_118_fu_929_p2 is absorbed into DSP add_ln26_118_reg_1795_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_118_reg_1795_reg.
DSP Report: Generating DSP add_ln26_reg_1682_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_reg_1682_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_reg_1682_reg.
DSP Report: register add_ln26_reg_1682_reg is absorbed into DSP add_ln26_reg_1682_reg.
DSP Report: register add_ln26_reg_1682_reg is absorbed into DSP add_ln26_reg_1682_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_reg_1682_reg.
DSP Report: operator add_ln26_fu_806_p2 is absorbed into DSP add_ln26_reg_1682_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_reg_1682_reg.
DSP Report: Generating DSP add_ln26_114_reg_1693_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_114_reg_1693_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_114_reg_1693_reg.
DSP Report: register add_ln26_114_reg_1693_reg is absorbed into DSP add_ln26_114_reg_1693_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_114_reg_1693_reg.
DSP Report: operator add_ln26_114_fu_821_p2 is absorbed into DSP add_ln26_114_reg_1693_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_114_reg_1693_reg.
DSP Report: Generating DSP add_ln26_115_reg_1715_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_115_reg_1715_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_115_reg_1715_reg.
DSP Report: register add_ln26_115_reg_1715_reg is absorbed into DSP add_ln26_115_reg_1715_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_115_reg_1715_reg.
DSP Report: operator add_ln26_115_fu_840_p2 is absorbed into DSP add_ln26_115_reg_1715_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_115_reg_1715_reg.
DSP Report: Generating DSP add_ln26_116_reg_1737_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_0_1_0_reg_1616_reg is absorbed into DSP add_ln26_116_reg_1737_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_116_reg_1737_reg.
DSP Report: register add_ln26_116_reg_1737_reg is absorbed into DSP add_ln26_116_reg_1737_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1644_reg is absorbed into DSP add_ln26_116_reg_1737_reg.
DSP Report: operator add_ln26_116_fu_858_p2 is absorbed into DSP add_ln26_116_reg_1737_reg.
DSP Report: operator tmp5_0_1_0_fu_768_p2 is absorbed into DSP add_ln26_116_reg_1737_reg.
DSP Report: Generating DSP add_ln26_133_reg_2192_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_133_reg_2192_reg.
DSP Report: register add_ln26_133_reg_2192_reg is absorbed into DSP add_ln26_133_reg_2192_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_133_reg_2192_reg.
DSP Report: register add_ln26_133_reg_2192_reg is absorbed into DSP add_ln26_133_reg_2192_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_133_reg_2192_reg.
DSP Report: operator add_ln26_133_fu_1342_p2 is absorbed into DSP add_ln26_133_reg_2192_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_133_reg_2192_reg.
DSP Report: Generating DSP add_ln26_125_reg_1988_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln26_125_reg_1988_reg is absorbed into DSP add_ln26_125_reg_1988_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_125_reg_1988_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_125_reg_1988_reg.
DSP Report: register add_ln26_125_reg_1988_reg is absorbed into DSP add_ln26_125_reg_1988_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_125_reg_1988_reg.
DSP Report: operator add_ln26_125_fu_1128_p2 is absorbed into DSP add_ln26_125_reg_1988_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_125_reg_1988_reg.
DSP Report: Generating DSP add_ln26_117_reg_1784_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln26_117_reg_1784_reg is absorbed into DSP add_ln26_117_reg_1784_reg.
DSP Report: register zext_ln32_14_reg_1559_reg is absorbed into DSP add_ln26_117_reg_1784_reg.
DSP Report: register tmp_0_0_0_reg_1611_reg is absorbed into DSP add_ln26_117_reg_1784_reg.
DSP Report: register add_ln26_117_reg_1784_reg is absorbed into DSP add_ln26_117_reg_1784_reg.
DSP Report: register tmp5_0_0_0_cast_reg_1626_reg is absorbed into DSP add_ln26_117_reg_1784_reg.
DSP Report: operator add_ln26_117_fu_914_p2 is absorbed into DSP add_ln26_117_reg_1784_reg.
DSP Report: operator tmp5_0_0_0_fu_756_p2 is absorbed into DSP add_ln26_117_reg_1784_reg.
DSP Report: Generating DSP add_ln32_6_reg_2317_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register output_width_cast_reg_1543_reg is absorbed into DSP add_ln32_6_reg_2317_reg.
DSP Report: register add_ln20_5_reg_2283_reg is absorbed into DSP add_ln32_6_reg_2317_reg.
DSP Report: register tmp6_0_reg_1621_reg is absorbed into DSP add_ln32_6_reg_2317_reg.
DSP Report: register add_ln32_6_reg_2317_reg is absorbed into DSP add_ln32_6_reg_2317_reg.
DSP Report: register tmp7_0_cast_reg_1662_reg is absorbed into DSP add_ln32_6_reg_2317_reg.
DSP Report: operator add_ln32_6_fu_1482_p2 is absorbed into DSP add_ln32_6_reg_2317_reg.
DSP Report: operator tmp7_0_fu_780_p2 is absorbed into DSP add_ln32_6_reg_2317_reg.
DSP Report: Generating DSP add_ln32_5_reg_2278_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln20_4_reg_2176_reg is absorbed into DSP add_ln32_5_reg_2278_reg.
DSP Report: register output_width_cast_reg_1543_reg is absorbed into DSP add_ln32_5_reg_2278_reg.
DSP Report: register tmp6_0_reg_1621_reg is absorbed into DSP add_ln32_5_reg_2278_reg.
DSP Report: register add_ln32_5_reg_2278_reg is absorbed into DSP add_ln32_5_reg_2278_reg.
DSP Report: register tmp7_0_cast_reg_1662_reg is absorbed into DSP add_ln32_5_reg_2278_reg.
DSP Report: operator add_ln32_5_fu_1419_p2 is absorbed into DSP add_ln32_5_reg_2278_reg.
DSP Report: operator tmp7_0_fu_780_p2 is absorbed into DSP add_ln32_5_reg_2278_reg.
DSP Report: Generating DSP add_ln32_4_reg_2171_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln20_3_reg_2074_reg is absorbed into DSP add_ln32_4_reg_2171_reg.
DSP Report: register output_width_cast_reg_1543_reg is absorbed into DSP add_ln32_4_reg_2171_reg.
DSP Report: register tmp6_0_reg_1621_reg is absorbed into DSP add_ln32_4_reg_2171_reg.
DSP Report: register add_ln32_4_reg_2171_reg is absorbed into DSP add_ln32_4_reg_2171_reg.
DSP Report: register tmp7_0_cast_reg_1662_reg is absorbed into DSP add_ln32_4_reg_2171_reg.
DSP Report: operator add_ln32_4_fu_1312_p2 is absorbed into DSP add_ln32_4_reg_2171_reg.
DSP Report: operator tmp7_0_fu_780_p2 is absorbed into DSP add_ln32_4_reg_2171_reg.
DSP Report: Generating DSP add_ln32_3_reg_2069_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln20_2_reg_1972_reg is absorbed into DSP add_ln32_3_reg_2069_reg.
DSP Report: register output_width_cast_reg_1543_reg is absorbed into DSP add_ln32_3_reg_2069_reg.
DSP Report: register tmp6_0_reg_1621_reg is absorbed into DSP add_ln32_3_reg_2069_reg.
DSP Report: register add_ln32_3_reg_2069_reg is absorbed into DSP add_ln32_3_reg_2069_reg.
DSP Report: register tmp7_0_cast_reg_1662_reg is absorbed into DSP add_ln32_3_reg_2069_reg.
DSP Report: operator add_ln32_3_fu_1205_p2 is absorbed into DSP add_ln32_3_reg_2069_reg.
DSP Report: operator tmp7_0_fu_780_p2 is absorbed into DSP add_ln32_3_reg_2069_reg.
DSP Report: Generating DSP add_ln32_2_reg_1967_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register add_ln20_1_reg_1870_reg is absorbed into DSP add_ln32_2_reg_1967_reg.
DSP Report: register output_width_cast_reg_1543_reg is absorbed into DSP add_ln32_2_reg_1967_reg.
DSP Report: register tmp6_0_reg_1621_reg is absorbed into DSP add_ln32_2_reg_1967_reg.
DSP Report: register add_ln32_2_reg_1967_reg is absorbed into DSP add_ln32_2_reg_1967_reg.
DSP Report: register tmp7_0_cast_reg_1662_reg is absorbed into DSP add_ln32_2_reg_1967_reg.
DSP Report: operator add_ln32_2_fu_1098_p2 is absorbed into DSP add_ln32_2_reg_1967_reg.
DSP Report: operator tmp7_0_fu_780_p2 is absorbed into DSP add_ln32_2_reg_1967_reg.
DSP Report: Generating DSP add_ln32_1_reg_1865_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp6_0_reg_1621_reg is absorbed into DSP add_ln32_1_reg_1865_reg.
DSP Report: register add_ln20_reg_1768_reg is absorbed into DSP add_ln32_1_reg_1865_reg.
DSP Report: register output_width_cast_reg_1543_reg is absorbed into DSP add_ln32_1_reg_1865_reg.
DSP Report: register add_ln32_1_reg_1865_reg is absorbed into DSP add_ln32_1_reg_1865_reg.
DSP Report: register tmp7_0_cast_reg_1662_reg is absorbed into DSP add_ln32_1_reg_1865_reg.
DSP Report: operator add_ln32_1_fu_991_p2 is absorbed into DSP add_ln32_1_reg_1865_reg.
DSP Report: operator tmp7_0_fu_780_p2 is absorbed into DSP add_ln32_1_reg_1865_reg.
DSP Report: Generating DSP add_ln32_reg_1763_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register output_width_cast_reg_1543_reg is absorbed into DSP add_ln32_reg_1763_reg.
DSP Report: register tmp6_0_reg_1621_reg is absorbed into DSP add_ln32_reg_1763_reg.
DSP Report: register out_w_0_0_reg_618_reg is absorbed into DSP add_ln32_reg_1763_reg.
DSP Report: register add_ln32_reg_1763_reg is absorbed into DSP add_ln32_reg_1763_reg.
DSP Report: register tmp7_0_cast_reg_1662_reg is absorbed into DSP add_ln32_reg_1763_reg.
DSP Report: operator add_ln32_fu_884_p2 is absorbed into DSP add_ln32_reg_1763_reg.
DSP Report: operator tmp7_0_fu_780_p2 is absorbed into DSP add_ln32_reg_1763_reg.
DSP Report: Generating DSP mul_ln28_reg_1758_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_390_reg is absorbed into DSP mul_ln28_reg_1758_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U110/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_reg_1758_reg.
DSP Report: register kernel_0_load_reg_1485_reg is absorbed into DSP mul_ln28_reg_1758_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U110/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_reg_1758_reg.
DSP Report: register mul_ln28_reg_1758_reg is absorbed into DSP mul_ln28_reg_1758_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U110/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_reg_1758_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U110/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_reg_1758_reg.
DSP Report: Generating DSP mul_ln28_20_reg_1773_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_210_reg_1545_reg is absorbed into DSP mul_ln28_20_reg_1773_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U113/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_20_reg_1773_reg.
DSP Report: register kernel_0_load_3_reg_1550_reg is absorbed into DSP mul_ln28_20_reg_1773_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U113/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_20_reg_1773_reg.
DSP Report: register mul_ln28_20_reg_1773_reg is absorbed into DSP mul_ln28_20_reg_1773_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U113/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_20_reg_1773_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U113/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_20_reg_1773_reg.
DSP Report: Generating DSP mul_ln28_18_reg_1763_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_395_reg is absorbed into DSP mul_ln28_18_reg_1763_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U111/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_18_reg_1763_reg.
DSP Report: register kernel_0_load_1_reg_1510_reg is absorbed into DSP mul_ln28_18_reg_1763_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U111/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_18_reg_1763_reg.
DSP Report: register mul_ln28_18_reg_1763_reg is absorbed into DSP mul_ln28_18_reg_1763_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U111/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_18_reg_1763_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U111/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_18_reg_1763_reg.
DSP Report: Generating DSP mul_ln28_19_reg_1768_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_209_reg_1515_reg is absorbed into DSP mul_ln28_19_reg_1768_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U112/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_19_reg_1768_reg.
DSP Report: register kernel_0_load_2_reg_1520_reg is absorbed into DSP mul_ln28_19_reg_1768_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U112/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_19_reg_1768_reg.
DSP Report: register mul_ln28_19_reg_1768_reg is absorbed into DSP mul_ln28_19_reg_1768_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U112/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_19_reg_1768_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U112/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_19_reg_1768_reg.
DSP Report: Generating DSP mul_ln28_22_reg_1783_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_212_reg_1585_reg is absorbed into DSP mul_ln28_22_reg_1783_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U115/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_22_reg_1783_reg.
DSP Report: register kernel_0_load_5_reg_1590_reg is absorbed into DSP mul_ln28_22_reg_1783_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U115/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_22_reg_1783_reg.
DSP Report: register mul_ln28_22_reg_1783_reg is absorbed into DSP mul_ln28_22_reg_1783_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U115/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_22_reg_1783_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U115/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_22_reg_1783_reg.
DSP Report: Generating DSP mul_ln28_21_reg_1778_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_211_reg_1555_reg is absorbed into DSP mul_ln28_21_reg_1778_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U114/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_21_reg_1778_reg.
DSP Report: register kernel_0_load_4_reg_1560_reg is absorbed into DSP mul_ln28_21_reg_1778_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U114/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_21_reg_1778_reg.
DSP Report: register mul_ln28_21_reg_1778_reg is absorbed into DSP mul_ln28_21_reg_1778_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U114/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_21_reg_1778_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U114/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_21_reg_1778_reg.
DSP Report: Generating DSP mul_ln28_25_reg_1747_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_215_reg_1625_reg is absorbed into DSP mul_ln28_25_reg_1747_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U109/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_25_reg_1747_reg.
DSP Report: register kernel_0_load_8_reg_1630_reg is absorbed into DSP mul_ln28_25_reg_1747_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U109/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_25_reg_1747_reg.
DSP Report: register mul_ln28_25_reg_1747_reg is absorbed into DSP mul_ln28_25_reg_1747_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U109/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_25_reg_1747_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U109/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_25_reg_1747_reg.
DSP Report: Generating DSP mul_ln28_23_reg_1737_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_213_reg_1595_reg is absorbed into DSP mul_ln28_23_reg_1737_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U107/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_23_reg_1737_reg.
DSP Report: register kernel_0_load_6_reg_1600_reg is absorbed into DSP mul_ln28_23_reg_1737_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U107/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_23_reg_1737_reg.
DSP Report: register mul_ln28_23_reg_1737_reg is absorbed into DSP mul_ln28_23_reg_1737_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U107/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_23_reg_1737_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U107/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_23_reg_1737_reg.
DSP Report: Generating DSP mul_ln28_24_reg_1742_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_214_reg_1615_reg is absorbed into DSP mul_ln28_24_reg_1742_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U108/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_24_reg_1742_reg.
DSP Report: register kernel_0_load_7_reg_1620_reg is absorbed into DSP mul_ln28_24_reg_1742_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U108/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_24_reg_1742_reg.
DSP Report: register mul_ln28_24_reg_1742_reg is absorbed into DSP mul_ln28_24_reg_1742_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U108/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_24_reg_1742_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U108/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_24_reg_1742_reg.
DSP Report: Generating DSP mul_ln28_26_reg_1852_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_25_reg_1680_reg is absorbed into DSP mul_ln28_26_reg_1852_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U116/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_26_reg_1852_reg.
DSP Report: register sext_ln28_24_reg_1674_reg is absorbed into DSP mul_ln28_26_reg_1852_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U116/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_26_reg_1852_reg.
DSP Report: register mul_ln28_26_reg_1852_reg is absorbed into DSP mul_ln28_26_reg_1852_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U116/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_26_reg_1852_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U116/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_26_reg_1852_reg.
DSP Report: Generating DSP mul_ln28_29_reg_1867_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_31_reg_1714_reg is absorbed into DSP mul_ln28_29_reg_1867_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U117/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_29_reg_1867_reg.
DSP Report: register sext_ln28_30_reg_1708_reg is absorbed into DSP mul_ln28_29_reg_1867_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U117/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_29_reg_1867_reg.
DSP Report: register mul_ln28_29_reg_1867_reg is absorbed into DSP mul_ln28_29_reg_1867_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U117/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_29_reg_1867_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U117/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_29_reg_1867_reg.
DSP Report: Generating DSP mul_ln28_27_reg_1952_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register reg_390_reg is absorbed into DSP mul_ln28_27_reg_1952_reg.
DSP Report: register sext_ln28_26_reg_1686_reg is absorbed into DSP mul_ln28_27_reg_1952_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U119/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_27_reg_1952_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U110/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_27_reg_1952_reg.
DSP Report: register mul_ln28_27_reg_1952_reg is absorbed into DSP mul_ln28_27_reg_1952_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U119/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_27_reg_1952_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U119/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_27_reg_1952_reg.
DSP Report: Generating DSP mul_ln28_28_reg_1957_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register reg_395_reg is absorbed into DSP mul_ln28_28_reg_1957_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U111/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_28_reg_1957_reg.
DSP Report: register sext_ln28_28_reg_1697_reg is absorbed into DSP mul_ln28_28_reg_1957_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U120/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_28_reg_1957_reg.
DSP Report: register mul_ln28_28_reg_1957_reg is absorbed into DSP mul_ln28_28_reg_1957_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U120/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_28_reg_1957_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U120/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_28_reg_1957_reg.
DSP Report: Generating DSP mul_ln28_31_reg_1977_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_34_reg_1731_reg is absorbed into DSP mul_ln28_31_reg_1977_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U122/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_31_reg_1977_reg.
DSP Report: register reg_395_reg is absorbed into DSP mul_ln28_31_reg_1977_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U111/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_31_reg_1977_reg.
DSP Report: register mul_ln28_31_reg_1977_reg is absorbed into DSP mul_ln28_31_reg_1977_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U122/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_31_reg_1977_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U122/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_31_reg_1977_reg.
DSP Report: Generating DSP mul_ln28_30_reg_1972_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_32_reg_1720_reg is absorbed into DSP mul_ln28_30_reg_1972_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U121/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_30_reg_1972_reg.
DSP Report: register reg_390_reg is absorbed into DSP mul_ln28_30_reg_1972_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U110/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_30_reg_1972_reg.
DSP Report: register mul_ln28_30_reg_1972_reg is absorbed into DSP mul_ln28_30_reg_1972_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U121/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_30_reg_1972_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U121/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_30_reg_1972_reg.
DSP Report: Generating DSP mul_ln28_34_reg_2002_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_40_reg_1663_reg is absorbed into DSP mul_ln28_34_reg_2002_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U124/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_34_reg_2002_reg.
DSP Report: register reg_395_reg is absorbed into DSP mul_ln28_34_reg_2002_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U111/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_34_reg_2002_reg.
DSP Report: register mul_ln28_34_reg_2002_reg is absorbed into DSP mul_ln28_34_reg_2002_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U124/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_34_reg_2002_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U124/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_34_reg_2002_reg.
DSP Report: Generating DSP mul_ln28_32_reg_1882_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_37_reg_1646_reg is absorbed into DSP mul_ln28_32_reg_1882_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U118/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_32_reg_1882_reg.
DSP Report: register sext_ln28_36_reg_1640_reg is absorbed into DSP mul_ln28_32_reg_1882_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U118/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_32_reg_1882_reg.
DSP Report: register mul_ln28_32_reg_1882_reg is absorbed into DSP mul_ln28_32_reg_1882_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U118/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_32_reg_1882_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U118/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_32_reg_1882_reg.
DSP Report: Generating DSP mul_ln28_33_reg_1997_reg, operation Mode is: (ACIN''*B'')'.
DSP Report: register sext_ln28_38_reg_1652_reg is absorbed into DSP mul_ln28_33_reg_1997_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U123/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_ln28_33_reg_1997_reg.
DSP Report: register reg_390_reg is absorbed into DSP mul_ln28_33_reg_1997_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U110/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_ln28_33_reg_1997_reg.
DSP Report: register mul_ln28_33_reg_1997_reg is absorbed into DSP mul_ln28_33_reg_1997_reg.
DSP Report: register network_mul_mul_16s_16s_30_3_1_U123/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_ln28_33_reg_1997_reg.
DSP Report: operator network_mul_mul_16s_16s_30_3_1_U123/network_mul_mul_16s_16s_30_3_1_DSP48_7_U/p_reg0 is absorbed into DSP mul_ln28_33_reg_1997_reg.
DSP Report: Generating DSP network_mul_mul_16s_13ns_29_3_1_U14/network_mul_mul_16s_13ns_29_3_1_DSP48_5_U/p_reg_reg, operation Mode is: (A''*(B:0xbc7)')'.
DSP Report: register network_mul_mul_16s_13ns_29_3_1_U14/network_mul_mul_16s_13ns_29_3_1_DSP48_5_U/p_reg_reg is absorbed into DSP network_mul_mul_16s_13ns_29_3_1_U14/network_mul_mul_16s_13ns_29_3_1_DSP48_5_U/p_reg_reg.
DSP Report: register reg_245_reg is absorbed into DSP network_mul_mul_16s_13ns_29_3_1_U14/network_mul_mul_16s_13ns_29_3_1_DSP48_5_U/p_reg_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U6/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP network_mul_mul_16s_13ns_29_3_1_U14/network_mul_mul_16s_13ns_29_3_1_DSP48_5_U/p_reg_reg.
DSP Report: register network_mul_mul_16s_13ns_29_3_1_U14/network_mul_mul_16s_13ns_29_3_1_DSP48_5_U/p_reg_reg is absorbed into DSP network_mul_mul_16s_13ns_29_3_1_U14/network_mul_mul_16s_13ns_29_3_1_DSP48_5_U/p_reg_reg.
DSP Report: operator network_mul_mul_16s_13ns_29_3_1_U14/network_mul_mul_16s_13ns_29_3_1_DSP48_5_U/p_reg0 is absorbed into DSP network_mul_mul_16s_13ns_29_3_1_U14/network_mul_mul_16s_13ns_29_3_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_8_reg_1473_reg, operation Mode is: (A''*(B:0x3f1bb)')'.
DSP Report: register network_mul_mul_16s_13s_29_3_1_U15/network_mul_mul_16s_13s_29_3_1_DSP48_6_U/b_reg_reg is absorbed into DSP mul_ln28_8_reg_1473_reg.
DSP Report: register reg_254_reg is absorbed into DSP mul_ln28_8_reg_1473_reg.
DSP Report: register network_mul_mul_16s_12ns_28_3_1_U8/network_mul_mul_16s_12ns_28_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln28_8_reg_1473_reg.
DSP Report: register mul_ln28_8_reg_1473_reg is absorbed into DSP mul_ln28_8_reg_1473_reg.
DSP Report: register network_mul_mul_16s_13s_29_3_1_U15/network_mul_mul_16s_13s_29_3_1_DSP48_6_U/p_reg_reg is absorbed into DSP mul_ln28_8_reg_1473_reg.
DSP Report: operator network_mul_mul_16s_13s_29_3_1_U15/network_mul_mul_16s_13s_29_3_1_DSP48_6_U/p_reg0 is absorbed into DSP mul_ln28_8_reg_1473_reg.
DSP Report: Generating DSP mul_ln28_6_reg_1423_reg, operation Mode is: (A''*(B:0x3fcf1)')'.
DSP Report: register network_mul_mul_16s_11s_27_3_1_U12/network_mul_mul_16s_11s_27_3_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_ln28_6_reg_1423_reg.
DSP Report: register reg_254_reg is absorbed into DSP mul_ln28_6_reg_1423_reg.
DSP Report: register network_mul_mul_16s_12ns_28_3_1_U8/network_mul_mul_16s_12ns_28_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln28_6_reg_1423_reg.
DSP Report: register mul_ln28_6_reg_1423_reg is absorbed into DSP mul_ln28_6_reg_1423_reg.
DSP Report: register network_mul_mul_16s_11s_27_3_1_U12/network_mul_mul_16s_11s_27_3_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_ln28_6_reg_1423_reg.
DSP Report: operator network_mul_mul_16s_11s_27_3_1_U12/network_mul_mul_16s_11s_27_3_1_DSP48_4_U/p_reg0 is absorbed into DSP mul_ln28_6_reg_1423_reg.
DSP Report: Generating DSP mul_ln28_4_reg_1453_reg, operation Mode is: (A''*(B:0x3e24e)')'.
DSP Report: register network_mul_mul_16s_14s_30_3_1_U13/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln28_4_reg_1453_reg.
DSP Report: register reg_250_reg is absorbed into DSP mul_ln28_4_reg_1453_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U7/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_4_reg_1453_reg.
DSP Report: register mul_ln28_4_reg_1453_reg is absorbed into DSP mul_ln28_4_reg_1453_reg.
DSP Report: register network_mul_mul_16s_14s_30_3_1_U13/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln28_4_reg_1453_reg.
DSP Report: operator network_mul_mul_16s_14s_30_3_1_U13/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln28_4_reg_1453_reg.
DSP Report: Generating DSP mul_ln28_5_reg_1418_reg, operation Mode is: (A''*(B:0x3fbf3)')'.
DSP Report: register network_mul_mul_16s_12s_28_3_1_U11/network_mul_mul_16s_12s_28_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln28_5_reg_1418_reg.
DSP Report: register reg_245_reg is absorbed into DSP mul_ln28_5_reg_1418_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U6/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_5_reg_1418_reg.
DSP Report: register mul_ln28_5_reg_1418_reg is absorbed into DSP mul_ln28_5_reg_1418_reg.
DSP Report: register network_mul_mul_16s_12s_28_3_1_U11/network_mul_mul_16s_12s_28_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln28_5_reg_1418_reg.
DSP Report: operator network_mul_mul_16s_12s_28_3_1_U11/network_mul_mul_16s_12s_28_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln28_5_reg_1418_reg.
DSP Report: Generating DSP mul_ln28_2_reg_1337_reg, operation Mode is: (A''*(B:0x78d)')'.
DSP Report: register network_mul_mul_16s_12ns_28_3_1_U8/network_mul_mul_16s_12ns_28_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln28_2_reg_1337_reg.
DSP Report: register reg_254_reg is absorbed into DSP mul_ln28_2_reg_1337_reg.
DSP Report: register network_mul_mul_16s_12ns_28_3_1_U8/network_mul_mul_16s_12ns_28_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln28_2_reg_1337_reg.
DSP Report: register mul_ln28_2_reg_1337_reg is absorbed into DSP mul_ln28_2_reg_1337_reg.
DSP Report: register network_mul_mul_16s_12ns_28_3_1_U8/network_mul_mul_16s_12ns_28_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln28_2_reg_1337_reg.
DSP Report: operator network_mul_mul_16s_12ns_28_3_1_U8/network_mul_mul_16s_12ns_28_3_1_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln28_2_reg_1337_reg.
DSP Report: Generating DSP mul_ln28_3_reg_1372_reg, operation Mode is: (A''*(B:0x3eb36)')'.
DSP Report: register network_mul_mul_16s_14s_30_3_1_U10/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln28_3_reg_1372_reg.
DSP Report: register reg_245_reg is absorbed into DSP mul_ln28_3_reg_1372_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U6/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_3_reg_1372_reg.
DSP Report: register mul_ln28_3_reg_1372_reg is absorbed into DSP mul_ln28_3_reg_1372_reg.
DSP Report: register network_mul_mul_16s_14s_30_3_1_U10/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln28_3_reg_1372_reg.
DSP Report: operator network_mul_mul_16s_14s_30_3_1_U10/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln28_3_reg_1372_reg.
DSP Report: Generating DSP mul_ln28_1_reg_1332_reg, operation Mode is: (A''*(B:0x3ce73)')'.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U7/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln28_1_reg_1332_reg.
DSP Report: register reg_250_reg is absorbed into DSP mul_ln28_1_reg_1332_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U7/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_1_reg_1332_reg.
DSP Report: register mul_ln28_1_reg_1332_reg is absorbed into DSP mul_ln28_1_reg_1332_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U7/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln28_1_reg_1332_reg.
DSP Report: operator network_mul_mul_16s_15s_30_3_1_U7/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln28_1_reg_1332_reg.
DSP Report: Generating DSP mul_ln28_reg_1327_reg, operation Mode is: (A''*(B:0x3cef6)')'.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U6/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln28_reg_1327_reg.
DSP Report: register reg_245_reg is absorbed into DSP mul_ln28_reg_1327_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U6/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_reg_1327_reg.
DSP Report: register mul_ln28_reg_1327_reg is absorbed into DSP mul_ln28_reg_1327_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U6/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln28_reg_1327_reg.
DSP Report: operator network_mul_mul_16s_15s_30_3_1_U6/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln28_reg_1327_reg.
DSP Report: Generating DSP mul_ln28_17_reg_1568_reg, operation Mode is: (A''*(B:0x3f1bb)')'.
DSP Report: register network_mul_mul_16s_13s_29_3_1_U15/network_mul_mul_16s_13s_29_3_1_DSP48_6_U/b_reg_reg is absorbed into DSP mul_ln28_17_reg_1568_reg.
DSP Report: register reg_250_reg is absorbed into DSP mul_ln28_17_reg_1568_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U7/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_17_reg_1568_reg.
DSP Report: register mul_ln28_17_reg_1568_reg is absorbed into DSP mul_ln28_17_reg_1568_reg.
DSP Report: register network_mul_mul_16s_13s_29_3_1_U23/network_mul_mul_16s_13s_29_3_1_DSP48_6_U/p_reg_reg is absorbed into DSP mul_ln28_17_reg_1568_reg.
DSP Report: operator network_mul_mul_16s_13s_29_3_1_U23/network_mul_mul_16s_13s_29_3_1_DSP48_6_U/p_reg0 is absorbed into DSP mul_ln28_17_reg_1568_reg.
DSP Report: Generating DSP mul_ln28_15_reg_1493_reg, operation Mode is: (A''*(B:0x3fcf1)')'.
DSP Report: register network_mul_mul_16s_11s_27_3_1_U12/network_mul_mul_16s_11s_27_3_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_ln28_15_reg_1493_reg.
DSP Report: register reg_245_reg is absorbed into DSP mul_ln28_15_reg_1493_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U6/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_15_reg_1493_reg.
DSP Report: register mul_ln28_15_reg_1493_reg is absorbed into DSP mul_ln28_15_reg_1493_reg.
DSP Report: register network_mul_mul_16s_11s_27_3_1_U17/network_mul_mul_16s_11s_27_3_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_ln28_15_reg_1493_reg.
DSP Report: operator network_mul_mul_16s_11s_27_3_1_U17/network_mul_mul_16s_11s_27_3_1_DSP48_4_U/p_reg0 is absorbed into DSP mul_ln28_15_reg_1493_reg.
DSP Report: Generating DSP mul_ln28_13_reg_1548_reg, operation Mode is: (A''*(B:0x3e24e)')'.
DSP Report: register network_mul_mul_16s_14s_30_3_1_U13/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln28_13_reg_1548_reg.
DSP Report: register reg_245_reg is absorbed into DSP mul_ln28_13_reg_1548_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U6/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_13_reg_1548_reg.
DSP Report: register mul_ln28_13_reg_1548_reg is absorbed into DSP mul_ln28_13_reg_1548_reg.
DSP Report: register network_mul_mul_16s_14s_30_3_1_U20/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln28_13_reg_1548_reg.
DSP Report: operator network_mul_mul_16s_14s_30_3_1_U20/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln28_13_reg_1548_reg.
DSP Report: Generating DSP mul_ln28_14_reg_1553_reg, operation Mode is: (A''*(B:0x3fbf3)')'.
DSP Report: register network_mul_mul_16s_12s_28_3_1_U11/network_mul_mul_16s_12s_28_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln28_14_reg_1553_reg.
DSP Report: register reg_250_reg is absorbed into DSP mul_ln28_14_reg_1553_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U7/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_14_reg_1553_reg.
DSP Report: register mul_ln28_14_reg_1553_reg is absorbed into DSP mul_ln28_14_reg_1553_reg.
DSP Report: register network_mul_mul_16s_12s_28_3_1_U21/network_mul_mul_16s_12s_28_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln28_14_reg_1553_reg.
DSP Report: operator network_mul_mul_16s_12s_28_3_1_U21/network_mul_mul_16s_12s_28_3_1_DSP48_3_U/p_reg0 is absorbed into DSP mul_ln28_14_reg_1553_reg.
DSP Report: Generating DSP mul_ln28_11_reg_1513_reg, operation Mode is: (A''*(B:0x78d)')'.
DSP Report: register network_mul_mul_16s_12ns_28_3_1_U8/network_mul_mul_16s_12ns_28_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln28_11_reg_1513_reg.
DSP Report: register reg_250_reg is absorbed into DSP mul_ln28_11_reg_1513_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U7/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_11_reg_1513_reg.
DSP Report: register mul_ln28_11_reg_1513_reg is absorbed into DSP mul_ln28_11_reg_1513_reg.
DSP Report: register network_mul_mul_16s_12ns_28_3_1_U19/network_mul_mul_16s_12ns_28_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln28_11_reg_1513_reg.
DSP Report: operator network_mul_mul_16s_12ns_28_3_1_U19/network_mul_mul_16s_12ns_28_3_1_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln28_11_reg_1513_reg.
DSP Report: Generating DSP mul_ln28_12_reg_1478_reg, operation Mode is: (A''*(B:0x3eb36)')'.
DSP Report: register network_mul_mul_16s_14s_30_3_1_U10/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln28_12_reg_1478_reg.
DSP Report: register reg_250_reg is absorbed into DSP mul_ln28_12_reg_1478_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U7/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_12_reg_1478_reg.
DSP Report: register mul_ln28_12_reg_1478_reg is absorbed into DSP mul_ln28_12_reg_1478_reg.
DSP Report: register network_mul_mul_16s_14s_30_3_1_U16/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln28_12_reg_1478_reg.
DSP Report: operator network_mul_mul_16s_14s_30_3_1_U16/network_mul_mul_16s_14s_30_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln28_12_reg_1478_reg.
DSP Report: Generating DSP mul_ln28_10_reg_1508_reg, operation Mode is: (A''*(B:0x3ce73)')'.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U7/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln28_10_reg_1508_reg.
DSP Report: register reg_245_reg is absorbed into DSP mul_ln28_10_reg_1508_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U6/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_10_reg_1508_reg.
DSP Report: register mul_ln28_10_reg_1508_reg is absorbed into DSP mul_ln28_10_reg_1508_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U18/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln28_10_reg_1508_reg.
DSP Report: operator network_mul_mul_16s_15s_30_3_1_U18/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln28_10_reg_1508_reg.
DSP Report: Generating DSP mul_ln28_9_reg_1352_reg, operation Mode is: (A''*(B:0x3cef6)')'.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U6/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln28_9_reg_1352_reg.
DSP Report: register reg_250_reg is absorbed into DSP mul_ln28_9_reg_1352_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U7/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln28_9_reg_1352_reg.
DSP Report: register mul_ln28_9_reg_1352_reg is absorbed into DSP mul_ln28_9_reg_1352_reg.
DSP Report: register network_mul_mul_16s_15s_30_3_1_U9/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln28_9_reg_1352_reg.
DSP Report: operator network_mul_mul_16s_15s_30_3_1_U9/network_mul_mul_16s_15s_30_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln28_9_reg_1352_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port output_depth[5]
INFO: [Synth 8-3971] The signal "network__GCB1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln28_reg_1278_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln28_reg_1278_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln28_reg_1278_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln28_reg_1278_reg[3]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln28_reg_1278_reg[4]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln28_reg_1278_reg[5]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/bias_addr_reg_1322_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/add_ln28_reg_1327_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/bias_addr_reg_1322_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/add_ln28_reg_1327_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/bias_addr_reg_1322_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/add_ln28_reg_1327_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_reg_1283_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/empty_reg_1300_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[3]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_reg_1283_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[4]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_reg_1283_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[5]' (FD) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/tmp5_0_0_0_cast_reg_1401_reg[16]' (FD) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/tmp5_0_0_0_cast_reg_1401_reg[15]' (FD) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/tmp5_0_0_0_cast_reg_1401_reg[14]' (FD) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/tmp7_0_cast_reg_1428_reg[14]' (FD) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/tmp7_0_cast_reg_1428_reg[15]' (FD) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/tmp7_0_cast_reg_1428_reg[16]' (FD) to 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/zext_ln36_3_reg_1290_reg[6]' (FD) to 'grp_depthwise_conv2d_fix_1_fu_552/tmp5_0_0_0_cast_reg_1401_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_7_reg_1375_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_5_reg_1365_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_5_reg_1365_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_3_reg_1355_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_3_reg_1355_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_1_reg_1345_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_2_reg_1350_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_reg_1340_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_2_reg_1350_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_6_reg_1370_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_reg_1340_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_4_reg_1360_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_4_reg_1360_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_6_reg_1370_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_6_reg_1370_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_8_reg_1380_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_reg_1340_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_4_reg_1360_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_4_reg_1360_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_8_reg_1380_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_reg_1340_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/kernel_0_addr_8_reg_1380_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_7_reg_1363_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_5_reg_1353_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_5_reg_1353_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_3_reg_1343_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_3_reg_1343_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_1_reg_1333_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_2_reg_1338_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_reg_1328_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/bias_addr_reg_1323_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_reg_1328_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_2_reg_1338_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_6_reg_1358_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_reg_1328_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_4_reg_1348_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_4_reg_1348_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_6_reg_1358_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_6_reg_1358_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_8_reg_1368_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_reg_1328_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_4_reg_1348_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/bias_addr_reg_1323_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_4_reg_1348_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_4_reg_1348_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_8_reg_1368_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_reg_1328_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_8_reg_1368_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_552/bias_addr_reg_1323_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_552/kernel_0_addr_8_reg_1368_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln28_reg_1277_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln36_reg_1289_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln28_reg_1277_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln36_reg_1289_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln28_reg_1277_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln36_reg_1289_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln28_reg_1277_reg[3]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln36_reg_1289_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln28_reg_1277_reg[4]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln36_reg_1289_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln28_reg_1277_reg[5]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln36_reg_1289_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln28_reg_1277_reg[6]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln36_reg_1289_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln28_reg_1277_reg[7]' (FD) to 'grp_depthwise_conv2d_fix_2_fu_507/zext_ln36_reg_1289_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SeparableConv2D_2_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_1_fu_552/\output_width_cast_reg_1272_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_2_fu_507/\add_ln28_30_reg_1837_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_531/\zext_ln26_39_reg_2187_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_max_pooling2d_fix16_fu_531/\zext_ln26_41_reg_2198_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_1_fu_552/\add_ln28_66_reg_1825_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_1_fu_552/\output_width_cast_reg_1272_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_fu_592/\zext_ln28_34_reg_1169_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_fu_592/\zext_ln28_34_reg_1169_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_1_fu_552/\zext_ln28_33_reg_1462_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_1_fu_552/\tmp7_0_cast_reg_1428_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_531/\output_width_cast_reg_1543_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_531/\output_width_cast_reg_1543_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_max_pooling2d_fix16_fu_531/\empty_reg_1575_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_2_fu_507/\zext_ln28_14_reg_1474_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_2_fu_507/\output_width_cast_reg_1271_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_2_fu_507/\empty_reg_1299_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_2_fu_507/\empty_reg_1299_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_fu_592/\tmp5_0_0_0_reg_1111_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_fu_592/\or_ln28_reg_1163_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_2_fu_507/\bias_load_reg_1764_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_1_fu_552/\bias_load_reg_1752_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_1_fu_552/\tmp5_0_2_0_cast_reg_1419_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_2_fu_507/\icmp_ln21_1_reg_1493_reg[0] )
DSP Report: Generating DSP network_mul_16s_12s_28_2_1_U186/network_mul_16s_12s_28_2_1_MulnS_6_U/p_reg, operation Mode is: (A2*(B:0x3f91c))'.
DSP Report: register reg_5216_reg is absorbed into DSP network_mul_16s_12s_28_2_1_U186/network_mul_16s_12s_28_2_1_MulnS_6_U/p_reg.
DSP Report: register network_mul_16s_12s_28_2_1_U186/network_mul_16s_12s_28_2_1_MulnS_6_U/p_reg is absorbed into DSP network_mul_16s_12s_28_2_1_U186/network_mul_16s_12s_28_2_1_MulnS_6_U/p_reg.
DSP Report: operator network_mul_16s_12s_28_2_1_U186/network_mul_16s_12s_28_2_1_MulnS_6_U/tmp_product is absorbed into DSP network_mul_16s_12s_28_2_1_U186/network_mul_16s_12s_28_2_1_MulnS_6_U/p_reg.
DSP Report: Generating DSP network_mul_16s_14ns_30_2_1_U199/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg, operation Mode is: (A2*(B:0x1c17))'.
DSP Report: register reg_5211_reg is absorbed into DSP network_mul_16s_14ns_30_2_1_U199/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: register network_mul_16s_14ns_30_2_1_U199/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg is absorbed into DSP network_mul_16s_14ns_30_2_1_U199/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: operator network_mul_16s_14ns_30_2_1_U199/network_mul_16s_14ns_30_2_1_MulnS_9_U/tmp_product is absorbed into DSP network_mul_16s_14ns_30_2_1_U199/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: Generating DSP network_mul_16s_14ns_30_2_1_U192/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg, operation Mode is: (A2*(B:0x1ece))'.
DSP Report: register reg_5211_reg is absorbed into DSP network_mul_16s_14ns_30_2_1_U192/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: register network_mul_16s_14ns_30_2_1_U192/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg is absorbed into DSP network_mul_16s_14ns_30_2_1_U192/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: operator network_mul_16s_14ns_30_2_1_U192/network_mul_16s_14ns_30_2_1_MulnS_9_U/tmp_product is absorbed into DSP network_mul_16s_14ns_30_2_1_U192/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: Generating DSP network_mul_16s_13ns_29_2_1_U188/network_mul_16s_13ns_29_2_1_MulnS_8_U/p_reg, operation Mode is: (A2*(B:0xed6))'.
DSP Report: register reg_5216_reg is absorbed into DSP network_mul_16s_13ns_29_2_1_U188/network_mul_16s_13ns_29_2_1_MulnS_8_U/p_reg.
DSP Report: register network_mul_16s_13ns_29_2_1_U188/network_mul_16s_13ns_29_2_1_MulnS_8_U/p_reg is absorbed into DSP network_mul_16s_13ns_29_2_1_U188/network_mul_16s_13ns_29_2_1_MulnS_8_U/p_reg.
DSP Report: operator network_mul_16s_13ns_29_2_1_U188/network_mul_16s_13ns_29_2_1_MulnS_8_U/tmp_product is absorbed into DSP network_mul_16s_13ns_29_2_1_U188/network_mul_16s_13ns_29_2_1_MulnS_8_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U193/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x3c003))'.
DSP Report: register reg_5206_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U193/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U193/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U193/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U193/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U193/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_14s_30_2_1_U191/network_mul_16s_14s_30_2_1_MulnS_5_U/p_reg, operation Mode is: (A2*(B:0x3e69a))'.
DSP Report: register reg_5206_reg is absorbed into DSP network_mul_16s_14s_30_2_1_U191/network_mul_16s_14s_30_2_1_MulnS_5_U/p_reg.
DSP Report: register network_mul_16s_14s_30_2_1_U191/network_mul_16s_14s_30_2_1_MulnS_5_U/p_reg is absorbed into DSP network_mul_16s_14s_30_2_1_U191/network_mul_16s_14s_30_2_1_MulnS_5_U/p_reg.
DSP Report: operator network_mul_16s_14s_30_2_1_U191/network_mul_16s_14s_30_2_1_MulnS_5_U/tmp_product is absorbed into DSP network_mul_16s_14s_30_2_1_U191/network_mul_16s_14s_30_2_1_MulnS_5_U/p_reg.
DSP Report: Generating DSP mul_ln23_reg_6006_reg, operation Mode is: ((A:0x310)*B)'.
DSP Report: register mul_ln23_reg_6006_reg is absorbed into DSP mul_ln23_reg_6006_reg.
DSP Report: register network_mul_5ns_11ns_15_2_1_U196/network_mul_5ns_11ns_15_2_1_MulnS_11_U/p_reg is absorbed into DSP mul_ln23_reg_6006_reg.
DSP Report: operator network_mul_5ns_11ns_15_2_1_U196/network_mul_5ns_11ns_15_2_1_MulnS_11_U/tmp_product is absorbed into DSP mul_ln23_reg_6006_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U185/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x3d2be))'.
DSP Report: register reg_5211_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U185/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U185/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U185/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U185/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U185/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_14ns_30_2_1_U189/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg, operation Mode is: (A2*(B:0x15c7))'.
DSP Report: register reg_5216_reg is absorbed into DSP network_mul_16s_14ns_30_2_1_U189/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: register network_mul_16s_14ns_30_2_1_U189/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg is absorbed into DSP network_mul_16s_14ns_30_2_1_U189/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: operator network_mul_16s_14ns_30_2_1_U189/network_mul_16s_14ns_30_2_1_MulnS_9_U/tmp_product is absorbed into DSP network_mul_16s_14ns_30_2_1_U189/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: Generating DSP network_mul_16s_11ns_27_2_1_U187/network_mul_16s_11ns_27_2_1_MulnS_7_U/p_reg, operation Mode is: (A2*(B:0x2ec))'.
DSP Report: register reg_5211_reg is absorbed into DSP network_mul_16s_11ns_27_2_1_U187/network_mul_16s_11ns_27_2_1_MulnS_7_U/p_reg.
DSP Report: register network_mul_16s_11ns_27_2_1_U187/network_mul_16s_11ns_27_2_1_MulnS_7_U/p_reg is absorbed into DSP network_mul_16s_11ns_27_2_1_U187/network_mul_16s_11ns_27_2_1_MulnS_7_U/p_reg.
DSP Report: operator network_mul_16s_11ns_27_2_1_U187/network_mul_16s_11ns_27_2_1_MulnS_7_U/tmp_product is absorbed into DSP network_mul_16s_11ns_27_2_1_U187/network_mul_16s_11ns_27_2_1_MulnS_7_U/p_reg.
DSP Report: Generating DSP network_mul_16s_14ns_30_2_1_U197/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg, operation Mode is: (A2*(B:0x1b7e))'.
DSP Report: register reg_5216_reg is absorbed into DSP network_mul_16s_14ns_30_2_1_U197/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: register network_mul_16s_14ns_30_2_1_U197/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg is absorbed into DSP network_mul_16s_14ns_30_2_1_U197/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: operator network_mul_16s_14ns_30_2_1_U197/network_mul_16s_14ns_30_2_1_MulnS_9_U/tmp_product is absorbed into DSP network_mul_16s_14ns_30_2_1_U197/network_mul_16s_14ns_30_2_1_MulnS_9_U/p_reg.
DSP Report: Generating DSP network_mul_16s_10s_26_2_1_U198/network_mul_16s_10s_26_2_1_MulnS_12_U/p_reg, operation Mode is: (A2*(B:0x3fe22))'.
DSP Report: register reg_5216_reg is absorbed into DSP network_mul_16s_10s_26_2_1_U198/network_mul_16s_10s_26_2_1_MulnS_12_U/p_reg.
DSP Report: register network_mul_16s_10s_26_2_1_U198/network_mul_16s_10s_26_2_1_MulnS_12_U/p_reg is absorbed into DSP network_mul_16s_10s_26_2_1_U198/network_mul_16s_10s_26_2_1_MulnS_12_U/p_reg.
DSP Report: operator network_mul_16s_10s_26_2_1_U198/network_mul_16s_10s_26_2_1_MulnS_12_U/tmp_product is absorbed into DSP network_mul_16s_10s_26_2_1_U198/network_mul_16s_10s_26_2_1_MulnS_12_U/p_reg.
DSP Report: Generating DSP network_mul_16s_14s_30_2_1_U184/network_mul_16s_14s_30_2_1_MulnS_5_U/p_reg, operation Mode is: (A2*(B:0x3e34d))'.
DSP Report: register reg_5211_reg is absorbed into DSP network_mul_16s_14s_30_2_1_U184/network_mul_16s_14s_30_2_1_MulnS_5_U/p_reg.
DSP Report: register network_mul_16s_14s_30_2_1_U184/network_mul_16s_14s_30_2_1_MulnS_5_U/p_reg is absorbed into DSP network_mul_16s_14s_30_2_1_U184/network_mul_16s_14s_30_2_1_MulnS_5_U/p_reg.
DSP Report: operator network_mul_16s_14s_30_2_1_U184/network_mul_16s_14s_30_2_1_MulnS_5_U/tmp_product is absorbed into DSP network_mul_16s_14s_30_2_1_U184/network_mul_16s_14s_30_2_1_MulnS_5_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U195/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x3da7b))'.
DSP Report: register reg_5216_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U195/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U195/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U195/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U195/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U195/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_13ns_29_2_1_U190/network_mul_16s_13ns_29_2_1_MulnS_8_U/p_reg, operation Mode is: (A2*(B:0xd6a))'.
DSP Report: register input_load_4_reg_5770_reg is absorbed into DSP network_mul_16s_13ns_29_2_1_U190/network_mul_16s_13ns_29_2_1_MulnS_8_U/p_reg.
DSP Report: register network_mul_16s_13ns_29_2_1_U190/network_mul_16s_13ns_29_2_1_MulnS_8_U/p_reg is absorbed into DSP network_mul_16s_13ns_29_2_1_U190/network_mul_16s_13ns_29_2_1_MulnS_8_U/p_reg.
DSP Report: operator network_mul_16s_13ns_29_2_1_U190/network_mul_16s_13ns_29_2_1_MulnS_8_U/tmp_product is absorbed into DSP network_mul_16s_13ns_29_2_1_U190/network_mul_16s_13ns_29_2_1_MulnS_8_U/p_reg.
DSP Report: Generating DSP network_mul_16s_13s_29_2_1_U194/network_mul_16s_13s_29_2_1_MulnS_10_U/p_reg, operation Mode is: (A2*(B:0x3f46c))'.
DSP Report: register reg_5211_reg is absorbed into DSP network_mul_16s_13s_29_2_1_U194/network_mul_16s_13s_29_2_1_MulnS_10_U/p_reg.
DSP Report: register network_mul_16s_13s_29_2_1_U194/network_mul_16s_13s_29_2_1_MulnS_10_U/p_reg is absorbed into DSP network_mul_16s_13s_29_2_1_U194/network_mul_16s_13s_29_2_1_MulnS_10_U/p_reg.
DSP Report: operator network_mul_16s_13s_29_2_1_U194/network_mul_16s_13s_29_2_1_MulnS_10_U/tmp_product is absorbed into DSP network_mul_16s_13s_29_2_1_U194/network_mul_16s_13s_29_2_1_MulnS_10_U/p_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U88/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_76_reg_6058_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U88/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5186_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U88/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U88/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U88/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U88/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U88/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U95/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_78_reg_6063_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U95/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5181_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U95/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U95/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U95/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U95/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U95/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U91/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_64_reg_6028_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U91/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5186_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U91/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U91/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U91/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U91/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U91/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP mul_ln23_reg_4827_reg, operation Mode is: ((A:0xc4)*B)'.
DSP Report: register mul_ln23_reg_4827_reg is absorbed into DSP mul_ln23_reg_4827_reg.
DSP Report: operator mul_ln23_fu_3763_p2 is absorbed into DSP mul_ln23_reg_4827_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U94/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_66_reg_6033_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U94/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5181_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U94/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U94/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U94/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U94/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U94/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U92/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_68_reg_6038_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U92/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5186_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U92/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U92/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U92/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U92/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U92/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U87/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_70_reg_6043_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U87/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5181_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U87/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U87/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U87/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U87/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U87/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U100/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_56_reg_6008_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U100/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5186_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U100/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U100/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U100/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U100/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U100/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U96/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_58_reg_6013_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U96/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5181_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U96/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U96/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U96/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U96/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U96/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U97/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_72_reg_6048_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U97/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5186_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U97/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U97/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U97/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U97/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U97/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U101/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_54_reg_6003_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U101/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5181_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U101/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U101/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U101/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U101/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U101/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U86/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_74_reg_6053_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U86/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5181_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U86/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U86/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U86/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U86/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U86/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U90/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register SeparableConv2D_1_w_33_reg_6366_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U90/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register reg_5181_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U90/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U90/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U90/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U90/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U90/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U93/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_80_reg_6068_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U93/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5186_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U93/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U93/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U93/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U93/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U93/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U98/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_82_reg_6073_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U98/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5181_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U98/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U98/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U98/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U98/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U98/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U99/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_60_reg_6018_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U99/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5186_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U99/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U99/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U99/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U99/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U99/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: Generating DSP network_mul_15s_16s_30_2_1_U89/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln23_62_reg_6023_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U89/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register reg_5181_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U89/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: register network_mul_15s_16s_30_2_1_U89/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg is absorbed into DSP network_mul_15s_16s_30_2_1_U89/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
DSP Report: operator network_mul_15s_16s_30_2_1_U89/network_mul_15s_16s_30_2_1_MulnS_2_U/tmp_product is absorbed into DSP network_mul_15s_16s_30_2_1_U89/network_mul_15s_16s_30_2_1_MulnS_2_U/p_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
DSP Report: Generating DSP reg_6466_reg, operation Mode is: (A*(B:0x31))'.
DSP Report: register reg_6466_reg is absorbed into DSP reg_6466_reg.
DSP Report: register network_mul_16ns_7ns_23_2_1_U137/network_mul_16ns_7ns_23_2_1_MulnS_3_U/p_reg is absorbed into DSP reg_6466_reg.
DSP Report: operator network_mul_16ns_7ns_23_2_1_U137/network_mul_16ns_7ns_23_2_1_MulnS_3_U/tmp_product is absorbed into DSP reg_6466_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U138/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register network_mul_16s_15s_30_2_1_U138/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U138/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U138/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U138/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U136/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B'')'.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q0_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U136/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register reg_6480_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U136/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register reg_6496_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U136/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U136/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U136/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U136/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U136/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP reg_6484_reg, operation Mode is: (A*(B:0x31))'.
DSP Report: register reg_6484_reg is absorbed into DSP reg_6484_reg.
DSP Report: register network_mul_16ns_7ns_23_2_1_U140/network_mul_16ns_7ns_23_2_1_MulnS_3_U/p_reg is absorbed into DSP reg_6484_reg.
DSP Report: operator network_mul_16ns_7ns_23_2_1_U140/network_mul_16ns_7ns_23_2_1_MulnS_3_U/tmp_product is absorbed into DSP reg_6484_reg.
DSP Report: Generating DSP reg_6504_reg, operation Mode is: (A*(B:0x31))'.
DSP Report: register reg_6504_reg is absorbed into DSP reg_6504_reg.
DSP Report: register network_mul_16ns_7ns_23_2_1_U135/network_mul_16ns_7ns_23_2_1_MulnS_3_U/p_reg is absorbed into DSP reg_6504_reg.
DSP Report: operator network_mul_16ns_7ns_23_2_1_U135/network_mul_16ns_7ns_23_2_1_MulnS_3_U/tmp_product is absorbed into DSP reg_6504_reg.
DSP Report: Generating DSP reg_6474_reg, operation Mode is: (A*(B:0x31))'.
DSP Report: register reg_6474_reg is absorbed into DSP reg_6474_reg.
DSP Report: register network_mul_16ns_7ns_23_2_1_U141/network_mul_16ns_7ns_23_2_1_MulnS_3_U/p_reg is absorbed into DSP reg_6474_reg.
DSP Report: operator network_mul_16ns_7ns_23_2_1_U141/network_mul_16ns_7ns_23_2_1_MulnS_3_U/tmp_product is absorbed into DSP reg_6474_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U139/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register network_mul_16s_15s_30_2_1_U139/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U139/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U139/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U139/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U133/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register network_mul_16s_15s_30_2_1_U133/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U133/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U133/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U133/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U134/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_6515_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U134/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U134/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U134/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U134/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U134/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_2_fu_497/\SeparableConv2D_2_b_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U/q0_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pointwise_conv2d_fix_2_fu_497/\or_ln20_21_reg_7610_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_2_fu_497/\zext_ln16_reg_7327_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_2_fu_497/\zext_ln23_reg_7345_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_1_fu_576/\mul_ln23_reg_4827_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_2_fu_497/\zext_ln23_reg_7345_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_4_fu_586/\sub_ln23_reg_5728_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_2_fu_497/\sext_ln19_reg_7361_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_2_fu_497/\sub_ln23_reg_7369_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_1_fu_576/\sub_ln23_reg_6081_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_4_fu_586/\sub_ln23_reg_5728_reg[10] )
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U171/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_6532_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U171/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U171/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U171/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U171/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U171/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP reg_6521_reg, operation Mode is: (A*(B:0xc4))'.
DSP Report: register reg_6521_reg is absorbed into DSP reg_6521_reg.
DSP Report: register network_mul_16ns_9ns_25_2_1_U172/network_mul_16ns_9ns_25_2_1_MulnS_4_U/p_reg is absorbed into DSP reg_6521_reg.
DSP Report: operator network_mul_16ns_9ns_25_2_1_U172/network_mul_16ns_9ns_25_2_1_MulnS_4_U/tmp_product is absorbed into DSP reg_6521_reg.
DSP Report: Generating DSP reg_6490_reg, operation Mode is: (A*(B:0xc4))'.
DSP Report: register reg_6490_reg is absorbed into DSP reg_6490_reg.
DSP Report: register network_mul_16ns_9ns_25_2_1_U178/network_mul_16ns_9ns_25_2_1_MulnS_4_U/p_reg is absorbed into DSP reg_6490_reg.
DSP Report: operator network_mul_16ns_9ns_25_2_1_U178/network_mul_16ns_9ns_25_2_1_MulnS_4_U/tmp_product is absorbed into DSP reg_6490_reg.
DSP Report: Generating DSP reg_6482_reg, operation Mode is: (A*(B:0xc4))'.
DSP Report: register reg_6482_reg is absorbed into DSP reg_6482_reg.
DSP Report: register network_mul_16ns_9ns_25_2_1_U174/network_mul_16ns_9ns_25_2_1_MulnS_4_U/p_reg is absorbed into DSP reg_6482_reg.
DSP Report: operator network_mul_16ns_9ns_25_2_1_U174/network_mul_16ns_9ns_25_2_1_MulnS_4_U/tmp_product is absorbed into DSP reg_6482_reg.
DSP Report: Generating DSP reg_6501_reg, operation Mode is: (A*(B:0xc4))'.
DSP Report: register reg_6501_reg is absorbed into DSP reg_6501_reg.
DSP Report: register network_mul_16ns_9ns_25_2_1_U177/network_mul_16ns_9ns_25_2_1_MulnS_4_U/p_reg is absorbed into DSP reg_6501_reg.
DSP Report: operator network_mul_16ns_9ns_25_2_1_U177/network_mul_16ns_9ns_25_2_1_MulnS_4_U/tmp_product is absorbed into DSP reg_6501_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U175/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register network_mul_16s_15s_30_2_1_U175/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U175/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U175/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U175/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U170/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register network_mul_16s_15s_30_2_1_U170/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U170/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U170/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U170/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U173/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B2)'.
DSP Report: register reg_6497_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U173/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register reg_6513_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U173/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U173/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U173/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U173/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U173/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U176/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register network_mul_16s_15s_30_2_1_U176/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U176/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U176/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U176/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP reg_6543_reg, operation Mode is: (A*(B:0x310))'.
DSP Report: register reg_6543_reg is absorbed into DSP reg_6543_reg.
DSP Report: register network_mul_16ns_11ns_27_2_1_U45/network_mul_16ns_11ns_27_2_1_MulnS_1_U/p_reg is absorbed into DSP reg_6543_reg.
DSP Report: operator network_mul_16ns_11ns_27_2_1_U45/network_mul_16ns_11ns_27_2_1_MulnS_1_U/tmp_product is absorbed into DSP reg_6543_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U36/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_6573_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U36/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U36/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U36/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U36/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U36/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U35/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_6527_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U35/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U35/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U35/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U35/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U35/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U43/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_6573_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U43/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U43/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U43/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U43/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U43/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U40/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_6527_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U40/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U40/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U40/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U40/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U40/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP mul_ln23_28_reg_7764_reg, operation Mode is: (A*(B:0x310))'.
DSP Report: register mul_ln23_28_reg_7764_reg is absorbed into DSP mul_ln23_28_reg_7764_reg.
DSP Report: register network_mul_16ns_11ns_27_2_1_U42/network_mul_16ns_11ns_27_2_1_MulnS_1_U/p_reg is absorbed into DSP mul_ln23_28_reg_7764_reg.
DSP Report: operator network_mul_16ns_11ns_27_2_1_U42/network_mul_16ns_11ns_27_2_1_MulnS_1_U/tmp_product is absorbed into DSP mul_ln23_28_reg_7764_reg.
DSP Report: Generating DSP reg_6520_reg, operation Mode is: (A*(B:0x310))'.
DSP Report: register reg_6520_reg is absorbed into DSP reg_6520_reg.
DSP Report: register network_mul_16ns_11ns_27_2_1_U38/network_mul_16ns_11ns_27_2_1_MulnS_1_U/p_reg is absorbed into DSP reg_6520_reg.
DSP Report: operator network_mul_16ns_11ns_27_2_1_U38/network_mul_16ns_11ns_27_2_1_MulnS_1_U/tmp_product is absorbed into DSP reg_6520_reg.
DSP Report: Generating DSP reg_6582_reg, operation Mode is: (A*(B:0x310))'.
DSP Report: register reg_6582_reg is absorbed into DSP reg_6582_reg.
DSP Report: register network_mul_16ns_11ns_27_2_1_U37/network_mul_16ns_11ns_27_2_1_MulnS_1_U/p_reg is absorbed into DSP reg_6582_reg.
DSP Report: operator network_mul_16ns_11ns_27_2_1_U37/network_mul_16ns_11ns_27_2_1_MulnS_1_U/tmp_product is absorbed into DSP reg_6582_reg.
DSP Report: Generating DSP reg_6588_reg, operation Mode is: (A*(B:0x310))'.
DSP Report: register reg_6588_reg is absorbed into DSP reg_6588_reg.
DSP Report: register network_mul_16ns_11ns_27_2_1_U39/network_mul_16ns_11ns_27_2_1_MulnS_1_U/p_reg is absorbed into DSP reg_6588_reg.
DSP Report: operator network_mul_16ns_11ns_27_2_1_U39/network_mul_16ns_11ns_27_2_1_MulnS_1_U/tmp_product is absorbed into DSP reg_6588_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U34/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B'')'.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q0_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U34/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register reg_6532_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U34/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register reg_6527_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U34/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U34/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U34/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U34/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U34/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP reg_6550_reg, operation Mode is: (A*(B:0x310))'.
DSP Report: register reg_6550_reg is absorbed into DSP reg_6550_reg.
DSP Report: register network_mul_16ns_11ns_27_2_1_U44/network_mul_16ns_11ns_27_2_1_MulnS_1_U/p_reg is absorbed into DSP reg_6550_reg.
DSP Report: operator network_mul_16ns_11ns_27_2_1_U44/network_mul_16ns_11ns_27_2_1_MulnS_1_U/tmp_product is absorbed into DSP reg_6550_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U33/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_6573_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U33/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U33/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U33/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U33/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U33/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP network_mul_16s_15s_30_2_1_U41/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_6527_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U41/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: register network_mul_16s_15s_30_2_1_U41/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg is absorbed into DSP network_mul_16s_15s_30_2_1_U41/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
DSP Report: operator network_mul_16s_15s_30_2_1_U41/network_mul_16s_15s_30_2_1_MulnS_0_U/tmp_product is absorbed into DSP network_mul_16s_15s_30_2_1_U41/network_mul_16s_15s_30_2_1_MulnS_0_U/p_reg.
WARNING: [Synth 8-3917] design network__GCB3 has port s_axi_AXILiteS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design network__GCB3 has port s_axi_AXILiteS_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design network__GCB3 has port s_axi_AXILiteS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design network__GCB3 has port s_axi_AXILiteS_RRESP[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pointwise_conv2d_fix_3_fu_487/\or_ln20_7_reg_7637_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\network_AXILiteS_s_axi_U/int_ap_return_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pointwise_conv2d_fix_fu_477/\or_ln20_reg_7484_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_fu_477/\zext_ln30_1_reg_7406_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_3_fu_487/\zext_ln16_reg_7352_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_3_fu_487/\zext_ln23_reg_7370_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_3_fu_487/\zext_ln23_reg_7370_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\network_AXILiteS_s_axi_U/rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_3_fu_487/\sub_ln23_reg_7395_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:24 . Memory (MB): peak = 2312.469 ; gain = 666.355 ; free physical = 1761 ; free virtual = 6126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------------------------------+------------+---------------+----------------+
|Module Name                                      | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------+------------+---------------+----------------+
|network_SeparableConv2D_1_b_1_rom                | p_0_out    | 16x16         | LUT            | 
|network_SeparableConv2D_2_b_1_rom                | p_0_out    | 8x16          | LUT            | 
|pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom   | p_0_out    | 16x13         | LUT            | 
|pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom   | p_0_out    | 16x15         | LUT            | 
|pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom   | p_0_out    | 16x15         | LUT            | 
|pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom | p_0_out    | 16x14         | LUT            | 
|pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom | p_0_out    | 8x13          | LUT            | 
|pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom | p_0_out    | 64x15         | LUT            | 
|pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom | p_0_out    | 64x15         | LUT            | 
|pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom | p_0_out    | 8x13          | LUT            | 
+-------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_MemBank_B_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 8      | 
|network_MemBank_Out_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_MemBank_A_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name   | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                    | 
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|network__GCB1 | sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB1 | sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB1 | sig_buffer_id_V_U/network_sig_buffer_user_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB1 | sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16                     | (A2*B'')'           | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C'+(A2*B2)')'      | 9      | 6      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C+(A2*B2)')'       | 9      | 6      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A2*B2)')'       | 9      | 7      | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 9      | 7      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 8      | 6      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 8      | 6      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 8      | 6      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 8      | 6      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 8      | 6      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 8      | 6      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C'+(A2*B2)')'      | 8      | 6      | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_1                  | (ACIN''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_13ns_29_3_1_DSP48_5 | (A''*(B:0xbc7)')'   | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|network_mul_mul_16s_13s_29_3_1_DSP48_6  | (A''*(B:0x3f1bb)')' | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_11s_27_3_1_DSP48_4  | (A''*(B:0x3fcf1)')' | 16     | 11     | -      | -      | 27     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_14s_30_3_1_DSP48_2  | (A''*(B:0x3e24e)')' | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_12s_28_3_1_DSP48_3  | (A''*(B:0x3fbf3)')' | 16     | 12     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_12ns_28_3_1_DSP48_1 | (A''*(B:0x78d)')'   | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_14s_30_3_1_DSP48_2  | (A''*(B:0x3eb36)')' | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_15s_30_3_1_DSP48_0  | (A''*(B:0x3ce73)')' | 16     | 15     | -      | -      | 31     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_15s_30_3_1_DSP48_0  | (A''*(B:0x3cef6)')' | 16     | 15     | -      | -      | 31     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_13s_29_3_1_DSP48_6  | (A''*(B:0x3f1bb)')' | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_11s_27_3_1_DSP48_4  | (A''*(B:0x3fcf1)')' | 16     | 11     | -      | -      | 27     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_14s_30_3_1_DSP48_2  | (A''*(B:0x3e24e)')' | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_12s_28_3_1_DSP48_3  | (A''*(B:0x3fbf3)')' | 16     | 12     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_12ns_28_3_1_DSP48_1 | (A''*(B:0x78d)')'   | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_14s_30_3_1_DSP48_2  | (A''*(B:0x3eb36)')' | 16     | 14     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_15s_30_3_1_DSP48_0  | (A''*(B:0x3ce73)')' | 16     | 15     | -      | -      | 31     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_15s_30_3_1_DSP48_0  | (A''*(B:0x3cef6)')' | 16     | 15     | -      | -      | 31     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x3f91c))'   | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x1c17))'    | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x1ece))'    | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0xed6))'     | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x3c003))'   | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x3e69a))'   | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | ((A:0x310)*B)'      | 5      | 10     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x3d2be))'   | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x15c7))'    | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x2ec))'     | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x1b7e))'    | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x3fe22))'   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x3e34d))'   | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x3da7b))'   | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0xd6a))'     | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4                  | (A2*(B:0x3f46c))'   | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | ((A:0xc4)*B)'       | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_2                  | (A*(B:0x31))'       | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|network_mul_16s_15s_30_2_1_MulnS_0      | (A*B)'              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_2                  | (A2*B'')'           | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_2                  | (A*(B:0x31))'       | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_2                  | (A*(B:0x31))'       | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_2                  | (A*(B:0x31))'       | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|network_mul_16s_15s_30_2_1_MulnS_0      | (A*B)'              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|network_mul_16s_15s_30_2_1_MulnS_0      | (A*B)'              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_2                  | (A2*B)'             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_3                  | (A2*B)'             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_3                  | (A*(B:0xc4))'       | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_3                  | (A*(B:0xc4))'       | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_3                  | (A*(B:0xc4))'       | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_3                  | (A*(B:0xc4))'       | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|network_mul_16s_15s_30_2_1_MulnS_0      | (A*B)'              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|network_mul_16s_15s_30_2_1_MulnS_0      | (A*B)'              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_3                  | (A2*B2)'            | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|network_mul_16s_15s_30_2_1_MulnS_0      | (A*B)'              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix                    | (A*(B:0x310))'      | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix                    | (A2*B)'             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix                    | (A2*B)'             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix                    | (A2*B)'             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix                    | (A2*B)'             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix                    | (A*(B:0x310))'      | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix                    | (A*(B:0x310))'      | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix                    | (A*(B:0x310))'      | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix                    | (A*(B:0x310))'      | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix                    | (A2*B'')'           | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix                    | (A*(B:0x310))'      | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix                    | (A2*B)'             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix                    | (A2*B)'             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+----------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/network_SeparableConv2D_3_w_1_rom_Ui_5_0/SeparableConv2D_3_w_1_U/network_SeparableConv2D_3_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/network_SeparableConv2D_3_w_1_rom_Ui_5_1/SeparableConv2D_3_w_1_U/network_SeparableConv2D_3_w_1_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/network_SeparableConv2D_4_w_s_rom_Ui_5_2/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/network_SeparableConv2D_4_w_s_rom_Ui_5_3/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_4/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/i_5_5/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/i_/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/i_/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/network_SeparableConv2D_2_w_1_rom_Ui_5_6/SeparableConv2D_2_w_1_U/network_SeparableConv2D_2_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/network_SeparableConv2D_2_w_1_rom_Ui_5_7/SeparableConv2D_2_w_1_U/network_SeparableConv2D_2_w_1_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/network_SeparableConv2D_1_w_1_rom_Ui_5_8/SeparableConv2D_1_w_1_U/network_SeparableConv2D_1_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/network_SeparableConv2D_1_w_1_rom_Ui_5_9/SeparableConv2D_1_w_1_U/network_SeparableConv2D_1_w_1_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_0/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_1/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_2/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_3/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_4/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_5/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_6/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_7/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_8/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_9/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_10/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_11/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_12/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_13/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/grp_pointwise_conv2d_fix_1_fu_576/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_14/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_3_fu_487/i_5_2/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_3_fu_487/i_5_3/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |padding2d_fix16__GB0 |           1|     14735|
|2     |padding2d_fix16__GB1 |           1|      2437|
|3     |padding2d_fix16__GB2 |           1|     10507|
|4     |network__GCB0        |           1|     10254|
|5     |network__GCB1        |           1|     18203|
|6     |network__GCB2        |           1|      9684|
|7     |network__GCB3        |           1|      8060|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:33 . Memory (MB): peak = 2312.469 ; gain = 666.355 ; free physical = 1557 ; free virtual = 5946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_438i_5_6/\input_height_cast_reg_6187_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_438i_5_6/\input_height_cast_reg_6187_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_438i_5_6/\input_width_cast2_reg_6206_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_438i_5_6/\input_width_cast2_reg_6206_reg[6] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:34 . Memory (MB): peak = 2385.258 ; gain = 739.145 ; free physical = 1368 ; free virtual = 5757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_MemBank_B_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 8      | 
|network_MemBank_Out_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_MemBank_A_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name   | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                    | 
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|network__GCB1 | sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB1 | sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB1 | sig_buffer_id_V_U/network_sig_buffer_user_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB1 | sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |network__GCB0 |           1|     10254|
|2     |network__GCB3 |           1|      7932|
|3     |network_GT0   |           1|     10578|
|4     |network_GT1   |           1|     37857|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_3/\grp_pointwise_conv2d_fix_fu_477/sub_ln23_reg_7433_reg[10] )
INFO: [Synth 8-6837] The timing for the instance inst/i_1_3/grp_pointwise_conv2d_fix_3_fu_487/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_3/grp_pointwise_conv2d_fix_3_fu_487/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_1/\grp_depthwise_conv2d_fix_fu_592/tmp5_0_0_0_reg_1111_reg[10] )
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/grp_pointwise_conv2d_fix_1_fu_576/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:02:58 . Memory (MB): peak = 2397.184 ; gain = 751.070 ; free physical = 640 ; free virtual = 5032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |network__GCB0 |           1|      6594|
|2     |network__GCB3 |           1|      3932|
|3     |network_GT0   |           1|      5452|
|4     |network_GT1   |           1|     17856|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_5_14290 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_depthwise_conv2d_fix_1_fu_552_kernel_0_q1[15] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_depthwise_conv2d_fix_1_fu_552_kernel_0_q0[15] is driving 80 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_depthwise_conv2d_fix_2_fu_507_kernel_0_q1[15] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_depthwise_conv2d_fix_2_fu_507_kernel_0_q0[15] is driving 80 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net MemBank_B_we1 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_14584 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_8621 is driving 105 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_7498 is driving 90 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_7482 is driving 90 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_depthwise_conv2d_fix_fu_592/p_1_in [15] is driving 105 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:18 ; elapsed = 00:03:06 . Memory (MB): peak = 2397.184 ; gain = 751.070 ; free physical = 618 ; free virtual = 5056
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:18 ; elapsed = 00:03:06 . Memory (MB): peak = 2397.184 ; gain = 751.070 ; free physical = 618 ; free virtual = 5057
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:03:09 . Memory (MB): peak = 2397.184 ; gain = 751.070 ; free physical = 618 ; free virtual = 5056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:03:09 . Memory (MB): peak = 2397.184 ; gain = 751.070 ; free physical = 618 ; free virtual = 5056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:03:10 . Memory (MB): peak = 2397.184 ; gain = 751.070 ; free physical = 620 ; free virtual = 5058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:03:10 . Memory (MB): peak = 2397.184 ; gain = 751.070 ; free physical = 620 ; free virtual = 5058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |  3167|
|2     |DSP48E1     |    16|
|3     |DSP48E1_1   |    21|
|4     |DSP48E1_11  |     3|
|5     |DSP48E1_12  |     6|
|6     |DSP48E1_13  |     1|
|7     |DSP48E1_2   |    48|
|8     |DSP48E1_3   |    18|
|9     |DSP48E1_4   |    18|
|10    |DSP48E1_6   |    16|
|11    |DSP48E1_7   |    22|
|12    |DSP48E1_9   |    14|
|13    |LUT1        |   604|
|14    |LUT2        |  3989|
|15    |LUT3        |  3184|
|16    |LUT4        |  2121|
|17    |LUT5        |  2042|
|18    |LUT6        |  5084|
|19    |MUXF7       |    35|
|20    |RAM16X1S    |     4|
|21    |RAM256X1S   |    12|
|22    |RAMB18E1_10 |     1|
|23    |RAMB18E1_11 |     1|
|24    |RAMB18E1_12 |     1|
|25    |RAMB18E1_2  |     3|
|26    |RAMB18E1_5  |     1|
|27    |RAMB18E1_7  |     1|
|28    |RAMB18E1_8  |     7|
|29    |RAMB18E1_9  |     1|
|30    |RAMB36E1    |     8|
|31    |RAMB36E1_1  |     8|
|32    |FDRE        | 13689|
|33    |FDSE        |    17|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+--------------------------------------------------+------+
|      |Instance                                                   |Module                                            |Cells |
+------+-----------------------------------------------------------+--------------------------------------------------+------+
|1     |top                                                        |                                                  | 34163|
|2     |  inst                                                     |network                                           | 34163|
|3     |    MemBank_A_U                                            |network_MemBank_A                                 |   144|
|4     |      network_MemBank_A_ram_U                              |network_MemBank_A_ram                             |   144|
|5     |    MemBank_B_U                                            |network_MemBank_B                                 |    82|
|6     |      network_MemBank_B_ram_U                              |network_MemBank_B_ram                             |    82|
|7     |    MemBank_Out_U                                          |network_MemBank_Out                               |    13|
|8     |      network_MemBank_Out_ram_U                            |network_MemBank_Out_ram                           |    13|
|9     |    SeparableConv2D_1_w_1_U                                |network_SeparableConv2D_1_w_1                     |     1|
|10    |      network_SeparableConv2D_1_w_1_rom_U                  |network_SeparableConv2D_1_w_1_rom                 |     1|
|11    |    SeparableConv2D_2_w_1_U                                |network_SeparableConv2D_2_w_1                     |     1|
|12    |      network_SeparableConv2D_2_w_1_rom_U                  |network_SeparableConv2D_2_w_1_rom                 |     1|
|13    |    SeparableConv2D_3_w_1_U                                |network_SeparableConv2D_3_w_1                     |    44|
|14    |      network_SeparableConv2D_3_w_1_rom_U                  |network_SeparableConv2D_3_w_1_rom                 |    44|
|15    |    SeparableConv2D_4_w_s_U                                |network_SeparableConv2D_4_w_s                     |    44|
|16    |      network_SeparableConv2D_4_w_s_rom_U                  |network_SeparableConv2D_4_w_s_rom                 |    44|
|17    |    grp_depthwise_conv2d_fix_1_fu_552                      |depthwise_conv2d_fix_1                            |  1855|
|18    |    grp_depthwise_conv2d_fix_2_fu_507                      |depthwise_conv2d_fix_2                            |  1156|
|19    |    grp_depthwise_conv2d_fix_fu_592                        |depthwise_conv2d_fix                              |  1155|
|20    |      network_mul_mul_16s_13ns_29_3_1_U14                  |network_mul_mul_16s_13ns_29_3_1                   |     3|
|21    |        network_mul_mul_16s_13ns_29_3_1_DSP48_5_U          |network_mul_mul_16s_13ns_29_3_1_DSP48_5           |     3|
|22    |    grp_max_pooling2d_fix16_fu_531                         |max_pooling2d_fix16                               |  1701|
|23    |    grp_padding2d_fix16_fu_438                             |padding2d_fix16                                   | 12692|
|24    |    grp_pointwise_conv2d_fix_1_fu_576                      |pointwise_conv2d_fix_1                            |  1117|
|25    |      SeparableConv2D_1_b_s_U                              |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s      |    26|
|26    |        pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom_U |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom  |    26|
|27    |      SeparableConv2D_1_w_s_U                              |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s      |    16|
|28    |        pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom  |    16|
|29    |      network_mul_15s_16s_30_2_1_U100                      |network_mul_15s_16s_30_2_1                        |     2|
|30    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_109            |     2|
|31    |      network_mul_15s_16s_30_2_1_U101                      |network_mul_15s_16s_30_2_1_80                     |     2|
|32    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_108            |     2|
|33    |      network_mul_15s_16s_30_2_1_U86                       |network_mul_15s_16s_30_2_1_81                     |    16|
|34    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_107            |    16|
|35    |      network_mul_15s_16s_30_2_1_U87                       |network_mul_15s_16s_30_2_1_82                     |    79|
|36    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_106            |    79|
|37    |      network_mul_15s_16s_30_2_1_U88                       |network_mul_15s_16s_30_2_1_83                     |     2|
|38    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_105            |     2|
|39    |      network_mul_15s_16s_30_2_1_U89                       |network_mul_15s_16s_30_2_1_84                     |    25|
|40    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_104            |    25|
|41    |      network_mul_15s_16s_30_2_1_U91                       |network_mul_15s_16s_30_2_1_85                     |     2|
|42    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_103            |     2|
|43    |      network_mul_15s_16s_30_2_1_U92                       |network_mul_15s_16s_30_2_1_86                     |     2|
|44    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_102            |     2|
|45    |      network_mul_15s_16s_30_2_1_U93                       |network_mul_15s_16s_30_2_1_87                     |     2|
|46    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_101            |     2|
|47    |      network_mul_15s_16s_30_2_1_U94                       |network_mul_15s_16s_30_2_1_88                     |    45|
|48    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_100            |    45|
|49    |      network_mul_15s_16s_30_2_1_U95                       |network_mul_15s_16s_30_2_1_89                     |    41|
|50    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_99             |    41|
|51    |      network_mul_15s_16s_30_2_1_U96                       |network_mul_15s_16s_30_2_1_90                     |    53|
|52    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_98             |    53|
|53    |      network_mul_15s_16s_30_2_1_U97                       |network_mul_15s_16s_30_2_1_91                     |     1|
|54    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_97             |     1|
|55    |      network_mul_15s_16s_30_2_1_U98                       |network_mul_15s_16s_30_2_1_92                     |    41|
|56    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2_96             |    41|
|57    |      network_mul_15s_16s_30_2_1_U99                       |network_mul_15s_16s_30_2_1_93                     |     2|
|58    |        network_mul_15s_16s_30_2_1_MulnS_2_U               |network_mul_15s_16s_30_2_1_MulnS_2                |     2|
|59    |      network_mul_16s_15s_30_2_1_U90                       |network_mul_16s_15s_30_2_1_94                     |    37|
|60    |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_95             |    37|
|61    |    grp_pointwise_conv2d_fix_2_fu_497                      |pointwise_conv2d_fix_2                            |  1964|
|62    |      SeparableConv2D_2_b_s_U                              |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s      |    21|
|63    |        pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom  |    21|
|64    |      SeparableConv2D_2_w_s_U                              |pointwise_conv2d_fix_2_SeparableConv2D_2_w_s      |    97|
|65    |        pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U |pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom  |    97|
|66    |      network_mul_16s_15s_30_2_1_U133                      |network_mul_16s_15s_30_2_1_70                     |    32|
|67    |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_79             |    32|
|68    |      network_mul_16s_15s_30_2_1_U134                      |network_mul_16s_15s_30_2_1_71                     |    18|
|69    |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_78             |    18|
|70    |      network_mul_16s_15s_30_2_1_U136                      |network_mul_16s_15s_30_2_1_72                     |    83|
|71    |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_77             |    83|
|72    |      network_mul_16s_15s_30_2_1_U138                      |network_mul_16s_15s_30_2_1_73                     |    32|
|73    |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_76             |    32|
|74    |      network_mul_16s_15s_30_2_1_U139                      |network_mul_16s_15s_30_2_1_74                     |    32|
|75    |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_75             |    32|
|76    |    grp_pointwise_conv2d_fix_3_fu_487                      |pointwise_conv2d_fix_3                            |  2007|
|77    |      SeparableConv2D_3_b_s_U                              |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s      |    28|
|78    |        pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom_U |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom  |    28|
|79    |      SeparableConv2D_3_w_s_U                              |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s      |    53|
|80    |        pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom  |    53|
|81    |      network_mul_16s_15s_30_2_1_U170                      |network_mul_16s_15s_30_2_1_60                     |    32|
|82    |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_69             |    32|
|83    |      network_mul_16s_15s_30_2_1_U171                      |network_mul_16s_15s_30_2_1_61                     |    18|
|84    |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_68             |    18|
|85    |      network_mul_16s_15s_30_2_1_U173                      |network_mul_16s_15s_30_2_1_62                     |    55|
|86    |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_67             |    55|
|87    |      network_mul_16s_15s_30_2_1_U175                      |network_mul_16s_15s_30_2_1_63                     |    32|
|88    |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_66             |    32|
|89    |      network_mul_16s_15s_30_2_1_U176                      |network_mul_16s_15s_30_2_1_64                     |    32|
|90    |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_65             |    32|
|91    |    grp_pointwise_conv2d_fix_4_fu_586                      |pointwise_conv2d_fix_4                            |  1082|
|92    |      network_mul_16s_10s_26_2_1_U198                      |network_mul_16s_10s_26_2_1                        |    30|
|93    |        network_mul_16s_10s_26_2_1_MulnS_12_U              |network_mul_16s_10s_26_2_1_MulnS_12               |    30|
|94    |      network_mul_16s_11ns_27_2_1_U187                     |network_mul_16s_11ns_27_2_1                       |     2|
|95    |        network_mul_16s_11ns_27_2_1_MulnS_7_U              |network_mul_16s_11ns_27_2_1_MulnS_7               |     2|
|96    |      network_mul_16s_12s_28_2_1_U186                      |network_mul_16s_12s_28_2_1                        |     1|
|97    |        network_mul_16s_12s_28_2_1_MulnS_6_U               |network_mul_16s_12s_28_2_1_MulnS_6                |     1|
|98    |      network_mul_16s_13ns_29_2_1_U188                     |network_mul_16s_13ns_29_2_1                       |    40|
|99    |        network_mul_16s_13ns_29_2_1_MulnS_8_U              |network_mul_16s_13ns_29_2_1_MulnS_8_59            |    40|
|100   |      network_mul_16s_13ns_29_2_1_U190                     |network_mul_16s_13ns_29_2_1_44                    |     1|
|101   |        network_mul_16s_13ns_29_2_1_MulnS_8_U              |network_mul_16s_13ns_29_2_1_MulnS_8               |     1|
|102   |      network_mul_16s_13s_29_2_1_U194                      |network_mul_16s_13s_29_2_1                        |    56|
|103   |        network_mul_16s_13s_29_2_1_MulnS_10_U              |network_mul_16s_13s_29_2_1_MulnS_10               |    56|
|104   |      network_mul_16s_14ns_30_2_1_U189                     |network_mul_16s_14ns_30_2_1                       |    37|
|105   |        network_mul_16s_14ns_30_2_1_MulnS_9_U              |network_mul_16s_14ns_30_2_1_MulnS_9_58            |    37|
|106   |      network_mul_16s_14ns_30_2_1_U192                     |network_mul_16s_14ns_30_2_1_45                    |     1|
|107   |        network_mul_16s_14ns_30_2_1_MulnS_9_U              |network_mul_16s_14ns_30_2_1_MulnS_9_57            |     1|
|108   |      network_mul_16s_14ns_30_2_1_U197                     |network_mul_16s_14ns_30_2_1_46                    |    65|
|109   |        network_mul_16s_14ns_30_2_1_MulnS_9_U              |network_mul_16s_14ns_30_2_1_MulnS_9_56            |    65|
|110   |      network_mul_16s_14ns_30_2_1_U199                     |network_mul_16s_14ns_30_2_1_47                    |    36|
|111   |        network_mul_16s_14ns_30_2_1_MulnS_9_U              |network_mul_16s_14ns_30_2_1_MulnS_9               |    36|
|112   |      network_mul_16s_14s_30_2_1_U184                      |network_mul_16s_14s_30_2_1                        |     2|
|113   |        network_mul_16s_14s_30_2_1_MulnS_5_U               |network_mul_16s_14s_30_2_1_MulnS_5_55             |     2|
|114   |      network_mul_16s_14s_30_2_1_U191                      |network_mul_16s_14s_30_2_1_48                     |    38|
|115   |        network_mul_16s_14s_30_2_1_MulnS_5_U               |network_mul_16s_14s_30_2_1_MulnS_5                |    38|
|116   |      network_mul_16s_15s_30_2_1_U185                      |network_mul_16s_15s_30_2_1_49                     |     2|
|117   |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_54             |     2|
|118   |      network_mul_16s_15s_30_2_1_U193                      |network_mul_16s_15s_30_2_1_50                     |     2|
|119   |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_53             |     2|
|120   |      network_mul_16s_15s_30_2_1_U195                      |network_mul_16s_15s_30_2_1_51                     |    32|
|121   |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_52             |    32|
|122   |    grp_pointwise_conv2d_fix_fu_477                        |pointwise_conv2d_fix                              |  1920|
|123   |      SeparableConv2D_0_b_s_U                              |pointwise_conv2d_fix_SeparableConv2D_0_b_s        |    26|
|124   |        pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U   |pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom    |    26|
|125   |      SeparableConv2D_0_w_s_U                              |pointwise_conv2d_fix_SeparableConv2D_0_w_s        |    61|
|126   |        pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U   |pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom    |    61|
|127   |      network_mul_16s_15s_30_2_1_U33                       |network_mul_16s_15s_30_2_1                        |    17|
|128   |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_43             |    17|
|129   |      network_mul_16s_15s_30_2_1_U34                       |network_mul_16s_15s_30_2_1_32                     |   114|
|130   |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_42             |   114|
|131   |      network_mul_16s_15s_30_2_1_U35                       |network_mul_16s_15s_30_2_1_33                     |   179|
|132   |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_41             |   179|
|133   |      network_mul_16s_15s_30_2_1_U36                       |network_mul_16s_15s_30_2_1_34                     |    17|
|134   |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_40             |    17|
|135   |      network_mul_16s_15s_30_2_1_U40                       |network_mul_16s_15s_30_2_1_35                     |   184|
|136   |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_39             |   184|
|137   |      network_mul_16s_15s_30_2_1_U41                       |network_mul_16s_15s_30_2_1_36                     |   126|
|138   |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0_38             |   126|
|139   |      network_mul_16s_15s_30_2_1_U43                       |network_mul_16s_15s_30_2_1_37                     |    16|
|140   |        network_mul_16s_15s_30_2_1_MulnS_0_U               |network_mul_16s_15s_30_2_1_MulnS_0                |    16|
|141   |    grp_up_sampling2d_fix16_fu_456                         |up_sampling2d_fix16                               |  6611|
|142   |      network_am_addmul_15ns_9ns_5ns_19_3_1_U147           |network_am_addmul_15ns_9ns_5ns_19_3_1             |     9|
|143   |        network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_31  |     9|
|144   |      network_am_addmul_15ns_9ns_5ns_19_3_1_U149           |network_am_addmul_15ns_9ns_5ns_19_3_1_8           |     9|
|145   |        network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_30  |     9|
|146   |      network_am_addmul_15ns_9ns_5ns_19_3_1_U151           |network_am_addmul_15ns_9ns_5ns_19_3_1_9           |     9|
|147   |        network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_29  |     9|
|148   |      network_am_addmul_15ns_9ns_5ns_19_3_1_U153           |network_am_addmul_15ns_9ns_5ns_19_3_1_10          |     9|
|149   |        network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_28  |     9|
|150   |      network_am_addmul_15ns_9ns_5ns_19_3_1_U155           |network_am_addmul_15ns_9ns_5ns_19_3_1_11          |     9|
|151   |        network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_27  |     9|
|152   |      network_am_addmul_15ns_9ns_5ns_19_3_1_U157           |network_am_addmul_15ns_9ns_5ns_19_3_1_12          |     9|
|153   |        network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_26  |     9|
|154   |      network_am_addmul_15ns_9ns_5ns_19_3_1_U159           |network_am_addmul_15ns_9ns_5ns_19_3_1_13          |     9|
|155   |        network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_3_1_DSP48_8     |     9|
|156   |      network_am_addmul_16ns_10ns_6ns_21_3_1_U148          |network_am_addmul_16ns_10ns_6ns_21_3_1            |     9|
|157   |        network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_25 |     9|
|158   |      network_am_addmul_16ns_10ns_6ns_21_3_1_U150          |network_am_addmul_16ns_10ns_6ns_21_3_1_14         |     9|
|159   |        network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_24 |     9|
|160   |      network_am_addmul_16ns_10ns_6ns_21_3_1_U152          |network_am_addmul_16ns_10ns_6ns_21_3_1_15         |     9|
|161   |        network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_23 |     9|
|162   |      network_am_addmul_16ns_10ns_6ns_21_3_1_U154          |network_am_addmul_16ns_10ns_6ns_21_3_1_16         |     9|
|163   |        network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_22 |     9|
|164   |      network_am_addmul_16ns_10ns_6ns_21_3_1_U156          |network_am_addmul_16ns_10ns_6ns_21_3_1_17         |     9|
|165   |        network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_21 |     9|
|166   |      network_am_addmul_16ns_10ns_6ns_21_3_1_U158          |network_am_addmul_16ns_10ns_6ns_21_3_1_18         |     9|
|167   |        network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_20 |     9|
|168   |      network_am_addmul_16ns_10ns_6ns_21_3_1_U160          |network_am_addmul_16ns_10ns_6ns_21_3_1_19         |     9|
|169   |        network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_3_1_DSP48_9    |     9|
|170   |    network_AXILiteS_s_axi_U                               |network_AXILiteS_s_axi                            |    65|
|171   |    sig_buffer_dest_V_U                                    |network_sig_buffer_user_V                         |    14|
|172   |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_7                   |    14|
|173   |    sig_buffer_id_V_U                                      |network_sig_buffer_user_V_0                       |    10|
|174   |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_6                   |    10|
|175   |    sig_buffer_keep_V_U                                    |network_sig_buffer_keep_V                         |     3|
|176   |      network_sig_buffer_keep_V_ram_U                      |network_sig_buffer_keep_V_ram_5                   |     3|
|177   |    sig_buffer_last_V_U                                    |network_sig_buffer_user_V_1                       |    10|
|178   |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_4                   |    10|
|179   |    sig_buffer_strb_V_U                                    |network_sig_buffer_keep_V_2                       |     5|
|180   |      network_sig_buffer_keep_V_ram_U                      |network_sig_buffer_keep_V_ram                     |     5|
|181   |    sig_buffer_user_V_U                                    |network_sig_buffer_user_V_3                       |    21|
|182   |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram                     |    21|
+------+-----------------------------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:03:10 . Memory (MB): peak = 2397.184 ; gain = 751.070 ; free physical = 620 ; free virtual = 5058
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 348 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:15 ; elapsed = 00:03:06 . Memory (MB): peak = 2397.184 ; gain = 448.680 ; free physical = 4289 ; free virtual = 8728
Synthesis Optimization Complete : Time (s): cpu = 00:02:23 ; elapsed = 00:03:14 . Memory (MB): peak = 2397.184 ; gain = 751.070 ; free physical = 4295 ; free virtual = 8728
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3433 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.270 ; gain = 0.000 ; free physical = 4228 ; free virtual = 8660
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
809 Infos, 306 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:31 ; elapsed = 00:03:22 . Memory (MB): peak = 2409.270 ; gain = 986.660 ; free physical = 4420 ; free virtual = 8852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.270 ; gain = 0.000 ; free physical = 4420 ; free virtual = 8852
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2433.281 ; gain = 24.012 ; free physical = 4414 ; free virtual = 8851
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_network_0_0, cache-ID = fd1f6225941b9d22
INFO: [Coretcl 2-1174] Renamed 181 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.281 ; gain = 0.000 ; free physical = 4387 ; free virtual = 8854
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2433.281 ; gain = 0.000 ; free physical = 4389 ; free virtual = 8856
INFO: [runtcl-4] Executing : report_utilization -file design_1_network_0_0_utilization_synth.rpt -pb design_1_network_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 14:19:29 2019...
