* Z:\mnt\design.r\spice\examples\1046.asc
V1 IN 0 5
C5 OUT 0 10µ
C6 N002 N005 10µ
XU1 N001 N002 0 N005 OUT N004 N003 IN LTC1046
Rload OUT 0 73
.tran 10m startup
.lib LTC1046.sub
.backanno
.end
