Classic Timing Analyzer report for PIC
Tue Dec 17 22:13:00 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                     ; To                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.856 ns                         ; nrst                     ; pc_reg:inst10|stack_popped[7]                                                                                     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 24.124 ns                        ; port_io:inst12|latch[0]  ; next_pc[6]                                                                                                        ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 5.761 ns                         ; portb[3]                 ; port_io:inst12|latch[3]                                                                                           ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 28.18 MHz ( period = 35.484 ns ) ; port_io:inst12|latch[0]  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg0 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; fsr_reg:inst6|mem_reg[1] ; ram_mem:inst14|dbus_out[6]$latch                                                                                  ; clk        ; clk      ; 1765         ;
; Total number of failed paths ;                                          ;               ;                                  ;                          ;                                                                                                                   ;            ;          ; 1765         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 28.18 MHz ( period = 35.484 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.290 ns                ;
; N/A                                     ; 28.22 MHz ( period = 35.432 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 28.32 MHz ( period = 35.316 ns )                    ; port_io:inst12|latch[7]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.223 ns                ;
; N/A                                     ; 28.49 MHz ( period = 35.102 ns )                    ; ram_mem:inst14|dbus_out[7]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 28.56 MHz ( period = 35.018 ns )                    ; port_io:inst12|latch[0]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.981 ns                ;
; N/A                                     ; 28.61 MHz ( period = 34.952 ns )                    ; ram_mem:inst14|dbus_out[6]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 9.031 ns                ;
; N/A                                     ; 28.62 MHz ( period = 34.938 ns )                    ; port_io:inst12|latch[6]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.058 ns                ;
; N/A                                     ; 28.68 MHz ( period = 34.864 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 7.894 ns                ;
; N/A                                     ; 28.70 MHz ( period = 34.842 ns )                    ; port_io:inst12|latch[1]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.028 ns                ;
; N/A                                     ; 28.71 MHz ( period = 34.832 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 7.882 ns                ;
; N/A                                     ; 28.80 MHz ( period = 34.718 ns )                    ; port_io:inst12|latch[2]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.964 ns                ;
; N/A                                     ; 28.83 MHz ( period = 34.692 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.894 ns                ;
; N/A                                     ; 28.83 MHz ( period = 34.682 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.183 ns                ;
; N/A                                     ; 28.84 MHz ( period = 34.670 ns )                    ; port_io:inst12|latch[5]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 28.88 MHz ( period = 34.622 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.853 ns                ;
; N/A                                     ; 28.89 MHz ( period = 34.618 ns )                    ; port_io:inst12|latch[4]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.877 ns                ;
; N/A                                     ; 28.93 MHz ( period = 34.570 ns )                    ; port_io:inst12|latch[3]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.516 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.941 ns                ;
; N/A                                     ; 29.00 MHz ( period = 34.482 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a1~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.089 ns                ;
; N/A                                     ; 29.03 MHz ( period = 34.446 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 29.08 MHz ( period = 34.392 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.877 ns                ;
; N/A                                     ; 29.10 MHz ( period = 34.366 ns )                    ; port_io:inst13|latch[6]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.648 ns                ;
; N/A                                     ; 29.12 MHz ( period = 34.340 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.814 ns                ;
; N/A                                     ; 29.13 MHz ( period = 34.332 ns )                    ; port_io:inst12|latch[5]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.808 ns                ;
; N/A                                     ; 29.14 MHz ( period = 34.322 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.836 ns                ;
; N/A                                     ; 29.14 MHz ( period = 34.318 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 8.001 ns                ;
; N/A                                     ; 29.15 MHz ( period = 34.300 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.794 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.298 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a5~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.288 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.782 ns                ;
; N/A                                     ; 29.19 MHz ( period = 34.262 ns )                    ; port_io:inst12|latch[5]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.767 ns                ;
; N/A                                     ; 29.20 MHz ( period = 34.244 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.774 ns                ;
; N/A                                     ; 29.21 MHz ( period = 34.234 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 29.21 MHz ( period = 34.230 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.753 ns                ;
; N/A                                     ; 29.26 MHz ( period = 34.178 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a0~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 29.26 MHz ( period = 34.174 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.733 ns                ;
; N/A                                     ; 29.28 MHz ( period = 34.158 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 7.912 ns                ;
; N/A                                     ; 29.29 MHz ( period = 34.142 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 8.048 ns                ;
; N/A                                     ; 29.30 MHz ( period = 34.124 ns )                    ; port_io:inst13|latch[7]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.523 ns                ;
; N/A                                     ; 29.32 MHz ( period = 34.104 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[8][0]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.506 ns                ;
; N/A                                     ; 29.33 MHz ( period = 34.094 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem_com[0][0]                                                                                      ; clk        ; clk      ; None                        ; None                      ; 7.488 ns                ;
; N/A                                     ; 29.33 MHz ( period = 34.092 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[24][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 29.33 MHz ( period = 34.090 ns )                    ; port_io:inst13|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.570 ns                ;
; N/A                                     ; 29.33 MHz ( period = 34.090 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem_com[1][0]                                                                                      ; clk        ; clk      ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 29.34 MHz ( period = 34.084 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[22][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.481 ns                ;
; N/A                                     ; 29.34 MHz ( period = 34.078 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[30][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.478 ns                ;
; N/A                                     ; 29.35 MHz ( period = 34.072 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.578 ns                ;
; N/A                                     ; 29.36 MHz ( period = 34.058 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.997 ns                ;
; N/A                                     ; 29.37 MHz ( period = 34.044 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.484 ns                ;
; N/A                                     ; 29.38 MHz ( period = 34.038 ns )                    ; port_io:inst13|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.538 ns                ;
; N/A                                     ; 29.38 MHz ( period = 34.038 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.211 ns                ;
; N/A                                     ; 29.39 MHz ( period = 34.028 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[6][0]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.451 ns                ;
; N/A                                     ; 29.40 MHz ( period = 34.018 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.475 ns                ;
; N/A                                     ; 29.40 MHz ( period = 34.018 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.984 ns                ;
; N/A                                     ; 29.40 MHz ( period = 34.012 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.554 ns                ;
; N/A                                     ; 29.41 MHz ( period = 34.004 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[6][0]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.449 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.976 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[36][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.469 ns                ;
; N/A                                     ; 29.44 MHz ( period = 33.972 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 29.44 MHz ( period = 33.970 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.399 ns                ;
; N/A                                     ; 29.44 MHz ( period = 33.966 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a13~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.192 ns                ;
; N/A                                     ; 29.45 MHz ( period = 33.952 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.854 ns                ;
; N/A                                     ; 29.46 MHz ( period = 33.942 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 7.519 ns                ;
; N/A                                     ; 29.46 MHz ( period = 33.940 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.803 ns                ;
; N/A                                     ; 29.47 MHz ( period = 33.934 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.515 ns                ;
; N/A                                     ; 29.47 MHz ( period = 33.934 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.809 ns                ;
; N/A                                     ; 29.47 MHz ( period = 33.934 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.933 ns                ;
; N/A                                     ; 29.48 MHz ( period = 33.920 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.898 ns                ;
; N/A                                     ; 29.49 MHz ( period = 33.912 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 29.50 MHz ( period = 33.902 ns )                    ; port_io:inst12|latch[0]          ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 29.50 MHz ( period = 33.896 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.625 ns                ;
; N/A                                     ; 29.51 MHz ( period = 33.888 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.485 ns                ;
; N/A                                     ; 29.52 MHz ( period = 33.874 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.505 ns                ;
; N/A                                     ; 29.53 MHz ( period = 33.868 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 29.53 MHz ( period = 33.868 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.531 ns                ;
; N/A                                     ; 29.53 MHz ( period = 33.864 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[2][0]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.397 ns                ;
; N/A                                     ; 29.53 MHz ( period = 33.862 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a5~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 29.53 MHz ( period = 33.862 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[18][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 29.54 MHz ( period = 33.858 ns )                    ; port_io:inst12|latch[7]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 29.54 MHz ( period = 33.856 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[32][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 29.54 MHz ( period = 33.848 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[9][0]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 29.55 MHz ( period = 33.844 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[38][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.376 ns                ;
; N/A                                     ; 29.55 MHz ( period = 33.842 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 29.55 MHz ( period = 33.836 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 29.55 MHz ( period = 33.836 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 29.56 MHz ( period = 33.832 ns )                    ; port_io:inst12|latch[7]          ; status_reg:inst4|mem_reg[2]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 7.476 ns                ;
; N/A                                     ; 29.56 MHz ( period = 33.824 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[27][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 29.58 MHz ( period = 33.810 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[71][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 29.58 MHz ( period = 33.804 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[59][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 29.58 MHz ( period = 33.804 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[43][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 29.59 MHz ( period = 33.800 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[75][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.366 ns                ;
; N/A                                     ; 29.59 MHz ( period = 33.800 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[11][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.366 ns                ;
; N/A                                     ; 29.59 MHz ( period = 33.796 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[50][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 29.59 MHz ( period = 33.796 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[34][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 29.61 MHz ( period = 33.778 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[0][0]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.350 ns                ;
; N/A                                     ; 29.61 MHz ( period = 33.776 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 29.61 MHz ( period = 33.776 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[16][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.349 ns                ;
; N/A                                     ; 29.61 MHz ( period = 33.772 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 29.62 MHz ( period = 33.766 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 7.566 ns                ;
; N/A                                     ; 29.62 MHz ( period = 33.766 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 7.425 ns                ;
; N/A                                     ; 29.62 MHz ( period = 33.764 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.850 ns                ;
; N/A                                     ; 29.62 MHz ( period = 33.758 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 29.62 MHz ( period = 33.758 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.856 ns                ;
; N/A                                     ; 29.63 MHz ( period = 33.744 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.467 ns                ;
; N/A                                     ; 29.64 MHz ( period = 33.742 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a0~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.687 ns                ;
; N/A                                     ; 29.64 MHz ( period = 33.736 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.465 ns                ;
; N/A                                     ; 29.65 MHz ( period = 33.732 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[23][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.348 ns                ;
; N/A                                     ; 29.65 MHz ( period = 33.732 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[7][0]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.348 ns                ;
; N/A                                     ; 29.65 MHz ( period = 33.728 ns )                    ; port_io:inst12|latch[7]          ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 29.65 MHz ( period = 33.726 ns )                    ; port_io:inst12|latch[1]          ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.942 ns                ;
; N/A                                     ; 29.65 MHz ( period = 33.726 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[33][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.316 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.720 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.418 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.718 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.458 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.712 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.537 ns                ;
; N/A                                     ; 29.67 MHz ( period = 33.706 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[54][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 29.67 MHz ( period = 33.700 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[54][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.287 ns                ;
; N/A                                     ; 29.68 MHz ( period = 33.698 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.266 ns                ;
; N/A                                     ; 29.68 MHz ( period = 33.694 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[70][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.301 ns                ;
; N/A                                     ; 29.68 MHz ( period = 33.692 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.447 ns                ;
; N/A                                     ; 29.68 MHz ( period = 33.692 ns )                    ; port_io:inst12|latch[5]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.488 ns                ;
; N/A                                     ; 29.68 MHz ( period = 33.688 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.406 ns                ;
; N/A                                     ; 29.68 MHz ( period = 33.688 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.272 ns                ;
; N/A                                     ; 29.69 MHz ( period = 33.686 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a5~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.713 ns                ;
; N/A                                     ; 29.69 MHz ( period = 33.684 ns )                    ; port_io:inst12|latch[5]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.398 ns                ;
; N/A                                     ; 29.69 MHz ( period = 33.682 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[40][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 29.70 MHz ( period = 33.674 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.475 ns                ;
; N/A                                     ; 29.71 MHz ( period = 33.662 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[32][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.293 ns                ;
; N/A                                     ; 29.71 MHz ( period = 33.660 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem_com[15][0]                                                                                     ; clk        ; clk      ; None                        ; None                      ; 7.307 ns                ;
; N/A                                     ; 29.71 MHz ( period = 33.658 ns )                    ; port_io:inst12|latch[5]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.652 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.837 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.652 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.384 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.652 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[6][4]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.263 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.644 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.312 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.644 ns )                    ; ram_mem:inst14|dbus_out[7]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 8.462 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.642 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[19][4]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 29.73 MHz ( period = 33.640 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.786 ns                ;
; N/A                                     ; 29.73 MHz ( period = 33.634 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.498 ns                ;
; N/A                                     ; 29.73 MHz ( period = 33.634 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.792 ns                ;
; N/A                                     ; 29.74 MHz ( period = 33.626 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.375 ns                ;
; N/A                                     ; 29.74 MHz ( period = 33.624 ns )                    ; port_io:inst13|latch[0]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.261 ns                ;
; N/A                                     ; 29.75 MHz ( period = 33.618 ns )                    ; port_io:inst12|latch[7]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 7.735 ns                ;
; N/A                                     ; 29.75 MHz ( period = 33.618 ns )                    ; ram_mem:inst14|dbus_out[7]$latch ; status_reg:inst4|mem_reg[2]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 8.368 ns                ;
; N/A                                     ; 29.75 MHz ( period = 33.614 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.451 ns                ;
; N/A                                     ; 29.75 MHz ( period = 33.612 ns )                    ; port_io:inst12|latch[7]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 7.741 ns                ;
; N/A                                     ; 29.75 MHz ( period = 33.612 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.401 ns                ;
; N/A                                     ; 29.76 MHz ( period = 33.602 ns )                    ; port_io:inst12|latch[2]          ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.596 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a6~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.661 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.596 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.364 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.596 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[28][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.241 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.594 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.594 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[20][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.594 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[14][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.245 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.592 ns )                    ; port_io:inst12|latch[5]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.768 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.590 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 7.472 ns                ;
; N/A                                     ; 29.78 MHz ( period = 33.580 ns )                    ; port_io:inst12|latch[5]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.717 ns                ;
; N/A                                     ; 29.78 MHz ( period = 33.574 ns )                    ; port_io:inst12|latch[5]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.723 ns                ;
; N/A                                     ; 29.78 MHz ( period = 33.574 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.271 ns                ;
; N/A                                     ; 29.78 MHz ( period = 33.574 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[2][0]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.262 ns                ;
; N/A                                     ; 29.79 MHz ( period = 33.572 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a1~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.634 ns                ;
; N/A                                     ; 29.79 MHz ( period = 33.570 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.355 ns                ;
; N/A                                     ; 29.79 MHz ( period = 33.570 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.402 ns                ;
; N/A                                     ; 29.79 MHz ( period = 33.568 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.383 ns                ;
; N/A                                     ; 29.79 MHz ( period = 33.566 ns )                    ; port_io:inst12|latch[5]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.425 ns                ;
; N/A                                     ; 29.79 MHz ( period = 33.566 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a0~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.734 ns                ;
; N/A                                     ; 29.79 MHz ( period = 33.564 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[33][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.259 ns                ;
; N/A                                     ; 29.80 MHz ( period = 33.562 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a5~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.649 ns                ;
; N/A                                     ; 29.80 MHz ( period = 33.562 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[17][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.232 ns                ;
; N/A                                     ; 29.80 MHz ( period = 33.562 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[8][0]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 29.80 MHz ( period = 33.562 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[49][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.232 ns                ;
; N/A                                     ; 29.80 MHz ( period = 33.560 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.754 ns                ;
; N/A                                     ; 29.80 MHz ( period = 33.560 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[70][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.217 ns                ;
; N/A                                     ; 29.80 MHz ( period = 33.556 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[38][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 29.80 MHz ( period = 33.552 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 29.81 MHz ( period = 33.548 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.418 ns                ;
; N/A                                     ; 29.81 MHz ( period = 33.548 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.703 ns                ;
; N/A                                     ; 29.81 MHz ( period = 33.544 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[34][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.248 ns                ;
; N/A                                     ; 29.81 MHz ( period = 33.542 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.709 ns                ;
; N/A                                     ; 29.82 MHz ( period = 33.538 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a3~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.707 ns                ;
; N/A                                     ; 29.82 MHz ( period = 33.538 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a5~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 29.82 MHz ( period = 33.534 ns )                    ; port_io:inst12|latch[5]          ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.805 ns                ;
; N/A                                     ; 29.82 MHz ( period = 33.534 ns )                    ; port_io:inst12|latch[0]          ; status_reg:inst4|mem_reg[2]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 7.234 ns                ;
; N/A                                     ; 29.82 MHz ( period = 33.534 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[48][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.235 ns                ;
; N/A                                     ; 29.82 MHz ( period = 33.532 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.314 ns                ;
; N/A                                     ; 29.83 MHz ( period = 33.526 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[27][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.246 ns                ;
; N/A                                     ; 29.83 MHz ( period = 33.526 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[11][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.246 ns                ;
; N/A                                     ; 29.83 MHz ( period = 33.526 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[50][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 29.83 MHz ( period = 33.520 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[18][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 29.84 MHz ( period = 33.516 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[40][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 29.84 MHz ( period = 33.514 ns )                    ; ram_mem:inst14|dbus_out[7]$latch ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.793 ns                ;
; N/A                                     ; 29.84 MHz ( period = 33.514 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 29.85 MHz ( period = 33.504 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.734 ns                ;
; N/A                                     ; 29.85 MHz ( period = 33.504 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[25][4]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.233 ns                ;
; N/A                                     ; 29.85 MHz ( period = 33.504 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[73][4]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.233 ns                ;
; N/A                                     ; 29.85 MHz ( period = 33.504 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[76][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.194 ns                ;
; N/A                                     ; 29.85 MHz ( period = 33.502 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 7.434 ns                ;
; N/A                                     ; 29.85 MHz ( period = 33.500 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.361 ns                ;
; N/A                                     ; 29.86 MHz ( period = 33.494 ns )                    ; ram_mem:inst14|dbus_out[6]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 8.378 ns                ;
; N/A                                     ; 29.86 MHz ( period = 33.492 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a4~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.683 ns                ;
; N/A                                     ; 29.86 MHz ( period = 33.492 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[52][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.223 ns                ;
; N/A                                     ; 29.86 MHz ( period = 33.488 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[29][0]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.210 ns                ;
; N/A                                     ; 29.86 MHz ( period = 33.486 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.395 ns                ;
; N/A                                     ; 29.86 MHz ( period = 33.486 ns )                    ; ram_mem:inst14|dbus_out[6]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.374 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                  ;
+------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                    ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 2.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 2.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 2.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 2.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 2.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[7]                                                                ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 2.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[11][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[7]                                                                ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[21][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[1] ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[11][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[75][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[7]                                                                ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[25][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[6]                                                                ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[20][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[5]                                                                ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[25][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[15][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[6]                                                                ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[75][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[4]                                                                ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[26][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[6]                                                             ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[25][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[5]                                                                ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[11][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[7]                                                                ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[7][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[0] ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[4]                                                                ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[6] ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[21][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[6]                                                             ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[53][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[6]                                                                ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[5]                                                             ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[19][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[15][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[5] ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[25][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[3]                                                                ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[5]                                                                ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[28][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[25][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[18][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[79][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[11][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[23][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[9][6]                                                               ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[26][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[18][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[75][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[15][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[5]                                                             ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[4]                                                                ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[7][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[6]                                                             ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[25][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[21][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[7][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[31][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[15][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[28][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[3]                                                                ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[47][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[73][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[0]                                                                ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[31][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[43][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[15][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[26][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[79][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 4.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[7][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[19][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[7][6]                                                               ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[63][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[7][6]                                                               ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[5]                                                             ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[20][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[0]                                                                ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 4.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[18][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[79][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[39][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[79][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[11][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[15][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[30][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[23][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[29][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[55][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[25][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[28][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[10][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[25][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 4.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[3]                                                                ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[31][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 4.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[22][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[5][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[6]                                                                ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[21][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[19][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 4.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[10][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[43][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[15][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[5]                                                                ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[5][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[7][0]                                                               ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 4.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[7][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[55][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[15][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 4.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[6][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3] ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[3][6]                                                               ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[7]                                                                ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[79][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[30][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[13][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[0]                                                                ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[22][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[3][0]                                                               ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 4.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[9][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[59][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[15][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[79][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.565 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                     ;                                  ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------+
; tsu                                                                                      ;
+-------+--------------+------------+----------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                             ; To Clock ;
+-------+--------------+------------+----------+--------------------------------+----------+
; N/A   ; None         ; 2.856 ns   ; nrst     ; pc_reg:inst10|stack_popped[7]  ; clk      ;
; N/A   ; None         ; 2.847 ns   ; nrst     ; pc_reg:inst10|stack_popped[0]  ; clk      ;
; N/A   ; None         ; 2.845 ns   ; nrst     ; pc_reg:inst10|stack_popped[5]  ; clk      ;
; N/A   ; None         ; 2.840 ns   ; nrst     ; pc_reg:inst10|stack_popped[6]  ; clk      ;
; N/A   ; None         ; 2.840 ns   ; nrst     ; pc_reg:inst10|stack_popped[8]  ; clk      ;
; N/A   ; None         ; 2.840 ns   ; nrst     ; pc_reg:inst10|stack_popped[9]  ; clk      ;
; N/A   ; None         ; 2.840 ns   ; nrst     ; pc_reg:inst10|stack_popped[10] ; clk      ;
; N/A   ; None         ; 2.616 ns   ; nrst     ; pc_reg:inst10|stack_popped[4]  ; clk      ;
; N/A   ; None         ; 2.562 ns   ; nrst     ; pc_reg:inst10|stack_popped[3]  ; clk      ;
; N/A   ; None         ; 1.550 ns   ; nrst     ; pc_reg:inst10|stack_popped[1]  ; clk      ;
; N/A   ; None         ; 1.056 ns   ; nrst     ; pc_reg:inst10|stack_popped[2]  ; clk      ;
; N/A   ; None         ; 1.056 ns   ; nrst     ; pc_reg:inst10|stack_popped[11] ; clk      ;
; N/A   ; None         ; 1.056 ns   ; nrst     ; pc_reg:inst10|stack_popped[12] ; clk      ;
; N/A   ; None         ; 0.274 ns   ; porta[1] ; port_io:inst13|latch[1]        ; clk      ;
; N/A   ; None         ; 0.255 ns   ; porta[5] ; port_io:inst13|latch[5]        ; clk      ;
; N/A   ; None         ; 0.238 ns   ; porta[7] ; port_io:inst13|latch[7]        ; clk      ;
; N/A   ; None         ; -0.302 ns  ; portb[6] ; port_io:inst12|latch[6]        ; clk      ;
; N/A   ; None         ; -0.335 ns  ; porta[3] ; port_io:inst13|latch[3]        ; clk      ;
; N/A   ; None         ; -0.344 ns  ; porta[0] ; port_io:inst13|latch[0]        ; clk      ;
; N/A   ; None         ; -0.428 ns  ; portb[4] ; port_io:inst12|latch[4]        ; clk      ;
; N/A   ; None         ; -0.456 ns  ; porta[2] ; port_io:inst13|latch[2]        ; clk      ;
; N/A   ; None         ; -0.493 ns  ; porta[4] ; port_io:inst13|latch[4]        ; clk      ;
; N/A   ; None         ; -0.543 ns  ; porta[6] ; port_io:inst13|latch[6]        ; clk      ;
; N/A   ; None         ; -0.593 ns  ; portb[1] ; port_io:inst12|latch[1]        ; clk      ;
; N/A   ; None         ; -0.609 ns  ; portb[7] ; port_io:inst12|latch[7]        ; clk      ;
; N/A   ; None         ; -0.723 ns  ; portb[5] ; port_io:inst12|latch[5]        ; clk      ;
; N/A   ; None         ; -0.786 ns  ; portb[2] ; port_io:inst12|latch[2]        ; clk      ;
; N/A   ; None         ; -0.824 ns  ; portb[3] ; port_io:inst12|latch[3]        ; clk      ;
; N/A   ; None         ; -0.973 ns  ; portb[0] ; port_io:inst12|latch[0]        ; clk      ;
+-------+--------------+------------+----------+--------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                     ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 24.124 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.036 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.974 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.944 ns  ; port_io:inst12|latch[5]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.928 ns  ; port_io:inst12|latch[4]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.900 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.600 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.579 ns  ; port_io:inst12|latch[7]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 23.563 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.552 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.521 ns  ; ram_mem:inst14|dbus_out[6]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.514 ns  ; port_io:inst12|latch[6]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.472 ns  ; ram_mem:inst14|dbus_out[7]$latch                                                         ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 23.464 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.459 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.431 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 23.427 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.426 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 23.402 ns  ; port_io:inst12|latch[5]                                                                  ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 23.397 ns  ; ram_mem:inst14|dbus_out[6]$latch                                                         ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 23.390 ns  ; port_io:inst12|latch[6]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 23.366 ns  ; port_io:inst12|latch[7]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.353 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 23.338 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 23.290 ns  ; port_io:inst12|latch[7]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.277 ns  ; ram_mem:inst14|dbus_out[5]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.276 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 23.259 ns  ; ram_mem:inst14|dbus_out[7]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.246 ns  ; port_io:inst12|latch[5]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 23.230 ns  ; port_io:inst12|latch[4]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 23.228 ns  ; port_io:inst13|latch[6]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.217 ns  ; port_io:inst12|latch[0]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.216 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 23.202 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 23.197 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.192 ns  ; port_io:inst13|latch[4]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.184 ns  ; ram_mem:inst14|dbus_out[6]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.183 ns  ; ram_mem:inst14|dbus_out[7]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.177 ns  ; port_io:inst12|latch[6]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.154 ns  ; port_io:inst13|latch[3]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.135 ns  ; port_io:inst13|latch[5]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.129 ns  ; port_io:inst12|latch[1]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.128 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 23.126 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.109 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.104 ns  ; port_io:inst13|latch[6]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 23.067 ns  ; port_io:inst12|latch[2]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.066 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 23.051 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.047 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.043 ns  ; port_io:inst12|latch[5]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.038 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.032 ns  ; port_io:inst12|latch[5]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 23.017 ns  ; port_io:inst12|latch[4]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.016 ns  ; port_io:inst13|latch[2]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 22.998 ns  ; port_io:inst12|latch[4]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.993 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.993 ns  ; port_io:inst12|latch[3]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.992 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.983 ns  ; port_io:inst13|latch[7]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.976 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.930 ns  ; port_io:inst12|latch[4]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.902 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.902 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.891 ns  ; port_io:inst13|latch[6]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.883 ns  ; port_io:inst12|latch[0]                                                                  ; alu_r[0]   ; clk        ;
; N/A                                     ; None                                                ; 22.865 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.859 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 22.854 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.826 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.797 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.781 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.770 ns  ; port_io:inst13|latch[7]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.766 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.761 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.735 ns  ; ram_mem:inst14|dbus_out[5]$latch                                                         ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.734 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 22.729 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.709 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.704 ns  ; port_io:inst12|latch[4]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.694 ns  ; port_io:inst13|latch[7]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 22.693 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.692 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.690 ns  ; port_io:inst12|latch[5]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.673 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.661 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.656 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.652 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.645 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.644 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.633 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.625 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.602 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.593 ns  ; port_io:inst13|latch[5]                                                                  ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.590 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 22.579 ns  ; ram_mem:inst14|dbus_out[5]$latch                                                         ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.565 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.557 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.557 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.556 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.554 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.552 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.551 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.538 ns  ; port_io:inst12|latch[7]                                                                  ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 22.537 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.520 ns  ; ram_mem:inst14|dbus_out[6]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.520 ns  ; port_io:inst13|latch[0]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.519 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.513 ns  ; port_io:inst12|latch[6]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.500 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.494 ns  ; port_io:inst13|latch[4]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.466 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.461 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.456 ns  ; port_io:inst13|latch[3]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.440 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 22.437 ns  ; port_io:inst13|latch[5]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.431 ns  ; ram_mem:inst14|dbus_out[7]$latch                                                         ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 22.429 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.415 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.385 ns  ; port_io:inst12|latch[0]                                                                  ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 22.376 ns  ; ram_mem:inst14|dbus_out[5]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.365 ns  ; ram_mem:inst14|dbus_out[5]$latch                                                         ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.356 ns  ; ram_mem:inst14|dbus_out[6]$latch                                                         ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 22.353 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.349 ns  ; port_io:inst12|latch[6]                                                                  ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 22.339 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.318 ns  ; port_io:inst13|latch[2]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.316 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.312 ns  ; port_io:inst12|latch[0]                                                                  ; alu_r[2]   ; clk        ;
; N/A                                     ; None                                                ; 22.311 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; alu_r[0]   ; clk        ;
; N/A                                     ; None                                                ; 22.297 ns  ; port_io:inst12|latch[1]                                                                  ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 22.281 ns  ; port_io:inst13|latch[4]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.273 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.262 ns  ; port_io:inst13|latch[4]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.247 ns  ; port_io:inst13|latch[3]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.246 ns  ; port_io:inst13|latch[3]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.241 ns  ; port_io:inst12|latch[0]                                                                  ; alu_r[4]   ; clk        ;
; N/A                                     ; None                                                ; 22.235 ns  ; port_io:inst12|latch[2]                                                                  ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 22.234 ns  ; port_io:inst13|latch[5]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.227 ns  ; port_io:inst13|latch[6]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.225 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.224 ns  ; port_io:inst12|latch[1]                                                                  ; alu_r[2]   ; clk        ;
; N/A                                     ; None                                                ; 22.223 ns  ; port_io:inst13|latch[5]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.220 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.205 ns  ; port_io:inst12|latch[5]                                                                  ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 22.194 ns  ; port_io:inst13|latch[4]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.189 ns  ; port_io:inst12|latch[4]                                                                  ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 22.186 ns  ; port_io:inst13|latch[0]                                                                  ; alu_r[0]   ; clk        ;
; N/A                                     ; None                                                ; 22.170 ns  ; port_io:inst12|latch[0]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.161 ns  ; port_io:inst12|latch[3]                                                                  ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 22.156 ns  ; port_io:inst13|latch[3]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.153 ns  ; port_io:inst12|latch[1]                                                                  ; alu_r[4]   ; clk        ;
; N/A                                     ; None                                                ; 22.144 ns  ; port_io:inst13|latch[1]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.143 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.124 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.109 ns  ; port_io:inst13|latch[2]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.108 ns  ; port_io:inst13|latch[2]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.106 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4]  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 22.100 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.097 ns  ; ram_mem:inst14|dbus_out[6]$latch                                                         ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.091 ns  ; port_io:inst12|latch[2]                                                                  ; alu_r[4]   ; clk        ;
; N/A                                     ; None                                                ; 22.090 ns  ; port_io:inst12|latch[6]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.089 ns  ; port_io:inst13|latch[2]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.082 ns  ; port_io:inst12|latch[1]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.074 ns  ; port_io:inst12|latch[5]                                                                  ; alu_r[1]   ; clk        ;
; N/A                                     ; None                                                ; 22.063 ns  ; port_io:inst13|latch[6]                                                                  ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 22.057 ns  ; port_io:inst12|latch[5]                                                                  ; alu_r[4]   ; clk        ;
; N/A                                     ; None                                                ; 22.053 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.048 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.025 ns  ; port_io:inst12|latch[0]                                                                  ; alu_r[1]   ; clk        ;
; N/A                                     ; None                                                ; 22.023 ns  ; ram_mem:inst14|dbus_out[5]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.020 ns  ; port_io:inst12|latch[2]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.018 ns  ; port_io:inst13|latch[2]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.017 ns  ; port_io:inst12|latch[3]                                                                  ; alu_r[4]   ; clk        ;
; N/A                                     ; None                                                ; 22.008 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.004 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 21.990 ns  ; port_io:inst12|latch[5]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 21.974 ns  ; port_io:inst12|latch[4]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 21.968 ns  ; port_io:inst13|latch[4]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 21.946 ns  ; port_io:inst12|latch[3]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 21.942 ns  ; port_io:inst13|latch[7]                                                                  ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 21.930 ns  ; port_io:inst12|latch[2]                                                                  ; alu_r[2]   ; clk        ;
; N/A                                     ; None                                                ; 21.915 ns  ; port_io:inst13|latch[3]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 21.905 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 21.892 ns  ; port_io:inst12|latch[1]                                                                  ; alu_r[0]   ; clk        ;
; N/A                                     ; None                                                ; 21.892 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 21.881 ns  ; port_io:inst13|latch[5]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 21.868 ns  ; port_io:inst13|latch[2]                                                                  ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 21.861 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 21.850 ns  ; port_io:inst12|latch[4]                                                                  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 21.846 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[0]  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 21.824 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 21.813 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; alu_r[7]   ; clk        ;
; N/A                                     ; None                                                ; 21.805 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[13] ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 21.804 ns  ; port_io:inst13|latch[6]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 21.788 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; alu_r[2]   ; clk        ;
; N/A                                     ; None                                                ; 21.782 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[5]  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 21.760 ns  ; port_io:inst12|latch[7]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 21.754 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[10] ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 21.740 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; alu_r[2]   ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                          ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; th                                                                                             ;
+---------------+-------------+-----------+----------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                             ; To Clock ;
+---------------+-------------+-----------+----------+--------------------------------+----------+
; N/A           ; None        ; 5.761 ns  ; portb[3] ; port_io:inst12|latch[3]        ; clk      ;
; N/A           ; None        ; 5.727 ns  ; portb[0] ; port_io:inst12|latch[0]        ; clk      ;
; N/A           ; None        ; 5.694 ns  ; portb[2] ; port_io:inst12|latch[2]        ; clk      ;
; N/A           ; None        ; 5.674 ns  ; portb[5] ; port_io:inst12|latch[5]        ; clk      ;
; N/A           ; None        ; 5.534 ns  ; portb[1] ; port_io:inst12|latch[1]        ; clk      ;
; N/A           ; None        ; 5.513 ns  ; portb[7] ; port_io:inst12|latch[7]        ; clk      ;
; N/A           ; None        ; 5.383 ns  ; portb[4] ; port_io:inst12|latch[4]        ; clk      ;
; N/A           ; None        ; 5.079 ns  ; portb[6] ; port_io:inst12|latch[6]        ; clk      ;
; N/A           ; None        ; 4.933 ns  ; porta[2] ; port_io:inst13|latch[2]        ; clk      ;
; N/A           ; None        ; 4.865 ns  ; porta[6] ; port_io:inst13|latch[6]        ; clk      ;
; N/A           ; None        ; 4.851 ns  ; porta[0] ; port_io:inst13|latch[0]        ; clk      ;
; N/A           ; None        ; 4.849 ns  ; porta[3] ; port_io:inst13|latch[3]        ; clk      ;
; N/A           ; None        ; 4.816 ns  ; porta[4] ; port_io:inst13|latch[4]        ; clk      ;
; N/A           ; None        ; 4.628 ns  ; porta[5] ; port_io:inst13|latch[5]        ; clk      ;
; N/A           ; None        ; 4.232 ns  ; porta[7] ; port_io:inst13|latch[7]        ; clk      ;
; N/A           ; None        ; 4.209 ns  ; porta[1] ; port_io:inst13|latch[1]        ; clk      ;
; N/A           ; None        ; -0.826 ns ; nrst     ; pc_reg:inst10|stack_popped[2]  ; clk      ;
; N/A           ; None        ; -0.826 ns ; nrst     ; pc_reg:inst10|stack_popped[11] ; clk      ;
; N/A           ; None        ; -0.826 ns ; nrst     ; pc_reg:inst10|stack_popped[12] ; clk      ;
; N/A           ; None        ; -1.320 ns ; nrst     ; pc_reg:inst10|stack_popped[1]  ; clk      ;
; N/A           ; None        ; -2.332 ns ; nrst     ; pc_reg:inst10|stack_popped[3]  ; clk      ;
; N/A           ; None        ; -2.386 ns ; nrst     ; pc_reg:inst10|stack_popped[4]  ; clk      ;
; N/A           ; None        ; -2.610 ns ; nrst     ; pc_reg:inst10|stack_popped[6]  ; clk      ;
; N/A           ; None        ; -2.610 ns ; nrst     ; pc_reg:inst10|stack_popped[8]  ; clk      ;
; N/A           ; None        ; -2.610 ns ; nrst     ; pc_reg:inst10|stack_popped[9]  ; clk      ;
; N/A           ; None        ; -2.610 ns ; nrst     ; pc_reg:inst10|stack_popped[10] ; clk      ;
; N/A           ; None        ; -2.615 ns ; nrst     ; pc_reg:inst10|stack_popped[5]  ; clk      ;
; N/A           ; None        ; -2.617 ns ; nrst     ; pc_reg:inst10|stack_popped[0]  ; clk      ;
; N/A           ; None        ; -2.626 ns ; nrst     ; pc_reg:inst10|stack_popped[7]  ; clk      ;
+---------------+-------------+-----------+----------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 17 22:12:59 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PIC -c PIC --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ram_mem:inst14|dbus_out[0]_14937" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[6]_15003" is a latch
    Warning: Node "port_io:inst13|latch[0]" is a latch
    Warning: Node "port_io:inst12|latch[0]" is a latch
    Warning: Node "port_io:inst13|latch[4]" is a latch
    Warning: Node "port_io:inst12|latch[4]" is a latch
    Warning: Node "port_io:inst12|latch[1]" is a latch
    Warning: Node "port_io:inst13|latch[1]" is a latch
    Warning: Node "port_io:inst13|latch[5]" is a latch
    Warning: Node "port_io:inst12|latch[5]" is a latch
    Warning: Node "port_io:inst12|latch[2]" is a latch
    Warning: Node "port_io:inst13|latch[2]" is a latch
    Warning: Node "port_io:inst12|latch[6]" is a latch
    Warning: Node "port_io:inst13|latch[6]" is a latch
    Warning: Node "port_io:inst13|latch[7]" is a latch
    Warning: Node "port_io:inst12|latch[7]" is a latch
    Warning: Node "port_io:inst13|latch[3]" is a latch
    Warning: Node "port_io:inst12|latch[3]" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[0]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[4]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[1]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[5]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[2]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[6]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[7]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[3]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "port_io:inst12|latch~0" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[8]~2" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[7]" as buffer
    Info: Detected gated clock "ram_mem:inst14|LessThan1~1" as buffer
    Info: Detected gated clock "ram_mem:inst14|process_1~0" as buffer
    Info: Detected gated clock "ram_mem:inst14|process_1~1" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[7]~0" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[7]" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[6]" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[5]" as buffer
    Info: Detected gated clock "ram_mem:inst14|WideNor1~0" as buffer
    Info: Detected gated clock "controller:inst3|rd_en~1" as buffer
    Info: Detected gated clock "controller:inst3|rd_en~0" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[4]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[3]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[5]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[6]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[0]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[1]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[11]" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[4]~5" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[3]~4" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[5]~7" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[6]~6" as buffer
    Info: Detected gated clock "addr_max:inst5|Equal0~1" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[2]" as buffer
    Info: Detected gated clock "addr_max:inst5|Equal0~0" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[0]~1" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[1]~3" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[2]~8" as buffer
    Info: Detected gated clock "pc_reg:inst10|Equal1~0" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[10]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[9]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[6]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[5]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[1]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[0]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[12]" as buffer
    Info: Detected ripple clock "controller:inst3|presState.fetch_dec_ex" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[13]" as buffer
Info: Clock "clk" has Internal fmax of 28.18 MHz between source register "port_io:inst12|latch[0]" and destination memory "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg0" (period= 35.484 ns)
    Info: + Longest register to memory delay is 8.290 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 1; REG Node = 'port_io:inst12|latch[0]'
        Info: 2: + IC(0.251 ns) + CELL(0.150 ns) = 0.401 ns; Loc. = LCCOMB_X23_Y24_N6; Fanout = 1; COMB Node = 'port_io:inst12|dbus_out[0]~5'
        Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.802 ns; Loc. = LCCOMB_X23_Y24_N14; Fanout = 3; COMB Node = 'status_reg:inst4|dbus_out[0]~10'
        Info: 4: + IC(0.758 ns) + CELL(0.150 ns) = 1.710 ns; Loc. = LCCOMB_X24_Y22_N0; Fanout = 12; COMB Node = 'busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~1'
        Info: 5: + IC(0.479 ns) + CELL(0.420 ns) = 2.609 ns; Loc. = LCCOMB_X23_Y22_N2; Fanout = 1; COMB Node = 'ula:inst2|Add5~0'
        Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 3.005 ns; Loc. = LCCOMB_X23_Y22_N22; Fanout = 1; COMB Node = 'ula:inst2|Mux8~1'
        Info: 7: + IC(0.741 ns) + CELL(0.150 ns) = 3.896 ns; Loc. = LCCOMB_X23_Y24_N30; Fanout = 1; COMB Node = 'ula:inst2|Mux8~5'
        Info: 8: + IC(0.247 ns) + CELL(0.150 ns) = 4.293 ns; Loc. = LCCOMB_X23_Y24_N24; Fanout = 3; COMB Node = 'ula:inst2|Mux8~6'
        Info: 9: + IC(1.016 ns) + CELL(0.150 ns) = 5.459 ns; Loc. = LCCOMB_X27_Y21_N16; Fanout = 266; COMB Node = 'ula:inst2|Mux8~10'
        Info: 10: + IC(0.480 ns) + CELL(0.271 ns) = 6.210 ns; Loc. = LCCOMB_X27_Y20_N30; Fanout = 1; COMB Node = 'pc_reg:inst10|nextpc_out[0]~40'
        Info: 11: + IC(0.240 ns) + CELL(0.150 ns) = 6.600 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 16; COMB Node = 'pc_reg:inst10|nextpc_out[0]~41'
        Info: 12: + IC(1.548 ns) + CELL(0.142 ns) = 8.290 ns; Loc. = M4K_X13_Y22; Fanout = 1; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg0'
        Info: Total cell delay = 2.033 ns ( 24.52 % )
        Info: Total interconnect delay = 6.257 ns ( 75.48 % )
    Info: - Smallest clock skew is -9.417 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.827 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
            Info: 2: + IC(1.167 ns) + CELL(0.661 ns) = 2.827 ns; Loc. = M4K_X13_Y22; Fanout = 1; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a12~porta_address_reg0'
            Info: Total cell delay = 1.660 ns ( 58.72 % )
            Info: Total interconnect delay = 1.167 ns ( 41.28 % )
        Info: - Longest clock path from clock "clk" to source register is 12.244 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
            Info: 2: + IC(1.461 ns) + CELL(0.932 ns) = 3.392 ns; Loc. = M4K_X26_Y15; Fanout = 8; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]'
            Info: 3: + IC(1.738 ns) + CELL(0.371 ns) = 5.501 ns; Loc. = LCCOMB_X22_Y20_N28; Fanout = 9; COMB Node = 'addr_max:inst5|Equal0~0'
            Info: 4: + IC(0.692 ns) + CELL(0.437 ns) = 6.630 ns; Loc. = LCCOMB_X23_Y20_N10; Fanout = 262; COMB Node = 'addr_max:inst5|abus_out[2]~8'
            Info: 5: + IC(1.012 ns) + CELL(0.150 ns) = 7.792 ns; Loc. = LCCOMB_X22_Y24_N16; Fanout = 7; COMB Node = 'port_io:inst13|Equal0~1'
            Info: 6: + IC(0.507 ns) + CELL(0.438 ns) = 8.737 ns; Loc. = LCCOMB_X22_Y23_N10; Fanout = 1; COMB Node = 'port_io:inst12|latch~0'
            Info: 7: + IC(1.886 ns) + CELL(0.000 ns) = 10.623 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'port_io:inst12|latch~0clkctrl'
            Info: 8: + IC(1.346 ns) + CELL(0.275 ns) = 12.244 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 1; REG Node = 'port_io:inst12|latch[0]'
            Info: Total cell delay = 3.602 ns ( 29.42 % )
            Info: Total interconnect delay = 8.642 ns ( 70.58 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.035 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "fsr_reg:inst6|mem_reg[1]" and destination pin or register "ram_mem:inst14|dbus_out[6]$latch" for clock "clk" (Hold time is 6.461 ns)
    Info: + Largest clock skew is 8.526 ns
        Info: + Longest clock path from clock "clk" to destination register is 11.161 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
            Info: 2: + IC(1.461 ns) + CELL(0.932 ns) = 3.392 ns; Loc. = M4K_X26_Y15; Fanout = 8; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]'
            Info: 3: + IC(1.738 ns) + CELL(0.371 ns) = 5.501 ns; Loc. = LCCOMB_X22_Y20_N28; Fanout = 9; COMB Node = 'addr_max:inst5|Equal0~0'
            Info: 4: + IC(0.296 ns) + CELL(0.150 ns) = 5.947 ns; Loc. = LCCOMB_X22_Y20_N20; Fanout = 25; COMB Node = 'addr_max:inst5|abus_out[5]~7'
            Info: 5: + IC(0.724 ns) + CELL(0.413 ns) = 7.084 ns; Loc. = LCCOMB_X21_Y20_N18; Fanout = 1; COMB Node = 'ram_mem:inst14|LessThan1~1'
            Info: 6: + IC(0.668 ns) + CELL(0.149 ns) = 7.901 ns; Loc. = LCCOMB_X21_Y20_N16; Fanout = 3; COMB Node = 'ram_mem:inst14|WideNor1~0'
            Info: 7: + IC(1.750 ns) + CELL(0.000 ns) = 9.651 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'ram_mem:inst14|WideNor1~0clkctrl'
            Info: 8: + IC(1.360 ns) + CELL(0.150 ns) = 11.161 ns; Loc. = LCCOMB_X22_Y20_N30; Fanout = 1; REG Node = 'ram_mem:inst14|dbus_out[6]$latch'
            Info: Total cell delay = 3.164 ns ( 28.35 % )
            Info: Total interconnect delay = 7.997 ns ( 71.65 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.635 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
            Info: 2: + IC(1.099 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X22_Y20_N9; Fanout = 2; REG Node = 'fsr_reg:inst6|mem_reg[1]'
            Info: Total cell delay = 1.536 ns ( 58.29 % )
            Info: Total interconnect delay = 1.099 ns ( 41.71 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.815 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y20_N9; Fanout = 2; REG Node = 'fsr_reg:inst6|mem_reg[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X22_Y20_N8; Fanout = 241; COMB Node = 'addr_max:inst5|abus_out[1]~3'
        Info: 3: + IC(0.269 ns) + CELL(0.275 ns) = 0.867 ns; Loc. = LCCOMB_X22_Y20_N2; Fanout = 1; COMB Node = 'ram_mem:inst14|Selector2~168'
        Info: 4: + IC(0.263 ns) + CELL(0.150 ns) = 1.280 ns; Loc. = LCCOMB_X22_Y20_N4; Fanout = 1; COMB Node = 'ram_mem:inst14|Selector2~169'
        Info: 5: + IC(0.260 ns) + CELL(0.275 ns) = 1.815 ns; Loc. = LCCOMB_X22_Y20_N30; Fanout = 1; REG Node = 'ram_mem:inst14|dbus_out[6]$latch'
        Info: Total cell delay = 1.023 ns ( 56.36 % )
        Info: Total interconnect delay = 0.792 ns ( 43.64 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "pc_reg:inst10|stack_popped[7]" (data pin = "nrst", clock pin = "clk") is 2.856 ns
    Info: + Longest pin to register delay is 5.550 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'nrst'
        Info: 2: + IC(1.448 ns) + CELL(0.437 ns) = 2.884 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 13; COMB Node = 'pc_reg:inst10|stack_popped[0]~0'
        Info: 3: + IC(2.006 ns) + CELL(0.660 ns) = 5.550 ns; Loc. = LCFF_X17_Y25_N25; Fanout = 1; REG Node = 'pc_reg:inst10|stack_popped[7]'
        Info: Total cell delay = 2.096 ns ( 37.77 % )
        Info: Total interconnect delay = 3.454 ns ( 62.23 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.658 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2259; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X17_Y25_N25; Fanout = 1; REG Node = 'pc_reg:inst10|stack_popped[7]'
        Info: Total cell delay = 1.536 ns ( 57.79 % )
        Info: Total interconnect delay = 1.122 ns ( 42.21 % )
Info: tco from clock "clk" to destination pin "next_pc[6]" through register "port_io:inst12|latch[0]" is 24.124 ns
    Info: + Longest clock path from clock "clk" to source register is 12.244 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
        Info: 2: + IC(1.461 ns) + CELL(0.932 ns) = 3.392 ns; Loc. = M4K_X26_Y15; Fanout = 8; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]'
        Info: 3: + IC(1.738 ns) + CELL(0.371 ns) = 5.501 ns; Loc. = LCCOMB_X22_Y20_N28; Fanout = 9; COMB Node = 'addr_max:inst5|Equal0~0'
        Info: 4: + IC(0.692 ns) + CELL(0.437 ns) = 6.630 ns; Loc. = LCCOMB_X23_Y20_N10; Fanout = 262; COMB Node = 'addr_max:inst5|abus_out[2]~8'
        Info: 5: + IC(1.012 ns) + CELL(0.150 ns) = 7.792 ns; Loc. = LCCOMB_X22_Y24_N16; Fanout = 7; COMB Node = 'port_io:inst13|Equal0~1'
        Info: 6: + IC(0.507 ns) + CELL(0.438 ns) = 8.737 ns; Loc. = LCCOMB_X22_Y23_N10; Fanout = 1; COMB Node = 'port_io:inst12|latch~0'
        Info: 7: + IC(1.886 ns) + CELL(0.000 ns) = 10.623 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'port_io:inst12|latch~0clkctrl'
        Info: 8: + IC(1.346 ns) + CELL(0.275 ns) = 12.244 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 1; REG Node = 'port_io:inst12|latch[0]'
        Info: Total cell delay = 3.602 ns ( 29.42 % )
        Info: Total interconnect delay = 8.642 ns ( 70.58 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.880 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 1; REG Node = 'port_io:inst12|latch[0]'
        Info: 2: + IC(0.251 ns) + CELL(0.150 ns) = 0.401 ns; Loc. = LCCOMB_X23_Y24_N6; Fanout = 1; COMB Node = 'port_io:inst12|dbus_out[0]~5'
        Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.802 ns; Loc. = LCCOMB_X23_Y24_N14; Fanout = 3; COMB Node = 'status_reg:inst4|dbus_out[0]~10'
        Info: 4: + IC(0.758 ns) + CELL(0.150 ns) = 1.710 ns; Loc. = LCCOMB_X24_Y22_N0; Fanout = 12; COMB Node = 'busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~1'
        Info: 5: + IC(0.276 ns) + CELL(0.485 ns) = 2.471 ns; Loc. = LCCOMB_X24_Y22_N14; Fanout = 2; COMB Node = 'ula:inst2|Add0~24'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.542 ns; Loc. = LCCOMB_X24_Y22_N16; Fanout = 2; COMB Node = 'ula:inst2|Add0~26'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.613 ns; Loc. = LCCOMB_X24_Y22_N18; Fanout = 2; COMB Node = 'ula:inst2|Add0~28'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.684 ns; Loc. = LCCOMB_X24_Y22_N20; Fanout = 2; COMB Node = 'ula:inst2|Add0~30'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.755 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 2; COMB Node = 'ula:inst2|Add0~32'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.826 ns; Loc. = LCCOMB_X24_Y22_N24; Fanout = 2; COMB Node = 'ula:inst2|Add0~34'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.236 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 1; COMB Node = 'ula:inst2|Add0~35'
        Info: 12: + IC(0.697 ns) + CELL(0.150 ns) = 4.083 ns; Loc. = LCCOMB_X27_Y22_N0; Fanout = 2; COMB Node = 'ula:inst2|Mux2~21'
        Info: 13: + IC(0.256 ns) + CELL(0.149 ns) = 4.488 ns; Loc. = LCCOMB_X27_Y22_N26; Fanout = 267; COMB Node = 'ula:inst2|Mux2~26'
        Info: 14: + IC(1.052 ns) + CELL(0.150 ns) = 5.690 ns; Loc. = LCCOMB_X25_Y21_N16; Fanout = 1; COMB Node = 'pc_reg:inst10|nextpc_out[6]~22'
        Info: 15: + IC(0.256 ns) + CELL(0.275 ns) = 6.221 ns; Loc. = LCCOMB_X25_Y21_N26; Fanout = 16; COMB Node = 'pc_reg:inst10|nextpc_out[6]~23'
        Info: 16: + IC(3.047 ns) + CELL(2.612 ns) = 11.880 ns; Loc. = PIN_P7; Fanout = 0; PIN Node = 'next_pc[6]'
        Info: Total cell delay = 5.036 ns ( 42.39 % )
        Info: Total interconnect delay = 6.844 ns ( 57.61 % )
Info: th for register "port_io:inst12|latch[3]" (data pin = "portb[3]", clock pin = "clk") is 5.761 ns
    Info: + Longest clock path from clock "clk" to destination register is 12.140 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
        Info: 2: + IC(1.461 ns) + CELL(0.932 ns) = 3.392 ns; Loc. = M4K_X26_Y15; Fanout = 8; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]'
        Info: 3: + IC(1.738 ns) + CELL(0.371 ns) = 5.501 ns; Loc. = LCCOMB_X22_Y20_N28; Fanout = 9; COMB Node = 'addr_max:inst5|Equal0~0'
        Info: 4: + IC(0.692 ns) + CELL(0.437 ns) = 6.630 ns; Loc. = LCCOMB_X23_Y20_N10; Fanout = 262; COMB Node = 'addr_max:inst5|abus_out[2]~8'
        Info: 5: + IC(1.012 ns) + CELL(0.150 ns) = 7.792 ns; Loc. = LCCOMB_X22_Y24_N16; Fanout = 7; COMB Node = 'port_io:inst13|Equal0~1'
        Info: 6: + IC(0.507 ns) + CELL(0.438 ns) = 8.737 ns; Loc. = LCCOMB_X22_Y23_N10; Fanout = 1; COMB Node = 'port_io:inst12|latch~0'
        Info: 7: + IC(1.886 ns) + CELL(0.000 ns) = 10.623 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'port_io:inst12|latch~0clkctrl'
        Info: 8: + IC(1.367 ns) + CELL(0.150 ns) = 12.140 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 1; REG Node = 'port_io:inst12|latch[3]'
        Info: Total cell delay = 3.477 ns ( 28.64 % )
        Info: Total interconnect delay = 8.663 ns ( 71.36 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.379 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D11; Fanout = 1; PIN Node = 'portb[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X22_Y36_N0; Fanout = 1; COMB Node = 'portb~4'
        Info: 3: + IC(5.278 ns) + CELL(0.271 ns) = 6.379 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 1; REG Node = 'port_io:inst12|latch[3]'
        Info: Total cell delay = 1.101 ns ( 17.26 % )
        Info: Total interconnect delay = 5.278 ns ( 82.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 136 megabytes
    Info: Processing ended: Tue Dec 17 22:13:00 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


