Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/ncue_logic_design/myadd8/myadd8_myadd8_sch_tb_isim_beh.exe -prj C:/ncue_logic_design/myadd8/myadd8_myadd8_sch_tb_beh.prj work.myadd8_myadd8_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/ncue_logic_design/myadd8/ha.vf" into library work
Analyzing Verilog file "C:/ncue_logic_design/myadd8/fa.vf" into library work
Analyzing Verilog file "C:/ncue_logic_design/myadd8/myadd4.vf" into library work
Analyzing Verilog file "C:/ncue_logic_design/myadd8/myadd8.vf" into library work
Analyzing Verilog file "C:/ncue_logic_design/myadd8/myadd8.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module XOR2
Compiling module AND2
Compiling module ha
Compiling module OR2
Compiling module fa
Compiling module myadd4
Compiling module myadd8
Compiling module myadd8_myadd8_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable C:/ncue_logic_design/myadd8/myadd8_myadd8_sch_tb_isim_beh.exe
Fuse Memory Usage: 28836 KB
Fuse CPU Usage: 187 ms
