
*** Running vivado
    with args -log bd_525a_xlconstant_phyadd_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_525a_xlconstant_phyadd_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source bd_525a_xlconstant_phyadd_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:01:13 . Memory (MB): peak = 342.781 ; gain = 132.445
INFO: [Synth 8-638] synthesizing module 'bd_525a_xlconstant_phyadd_0' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_1/bd_0/ip/ip_3/sim/bd_525a_xlconstant_phyadd_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'bd_525a_xlconstant_phyadd_0' (2#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_1/bd_0/ip/ip_3/sim/bd_525a_xlconstant_phyadd_0.vhd:35]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:01:15 . Memory (MB): peak = 380.160 ; gain = 169.824
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:01:15 . Memory (MB): peak = 380.160 ; gain = 169.824
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 719.715 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:02:07 . Memory (MB): peak = 719.715 ; gain = 509.379
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:02:07 . Memory (MB): peak = 719.715 ; gain = 509.379
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:02:07 . Memory (MB): peak = 719.715 ; gain = 509.379
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:02:07 . Memory (MB): peak = 719.715 ; gain = 509.379
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:02:08 . Memory (MB): peak = 719.715 ; gain = 509.379
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:02:25 . Memory (MB): peak = 742.660 ; gain = 532.324
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:02:25 . Memory (MB): peak = 742.660 ; gain = 532.324
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:02:25 . Memory (MB): peak = 752.285 ; gain = 541.949
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:02:26 . Memory (MB): peak = 752.285 ; gain = 541.949
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:02:26 . Memory (MB): peak = 752.285 ; gain = 541.949
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:02:26 . Memory (MB): peak = 752.285 ; gain = 541.949
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:02:26 . Memory (MB): peak = 752.285 ; gain = 541.949
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:02:26 . Memory (MB): peak = 752.285 ; gain = 541.949
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:02:26 . Memory (MB): peak = 752.285 ; gain = 541.949

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:02:26 . Memory (MB): peak = 752.285 ; gain = 541.949
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:02:17 . Memory (MB): peak = 790.984 ; gain = 527.113
