library ieee;
use ieee.std_logic_1164.all;

library work;
use work.Gates.all;

entity mux_4_bit is
	port (
	d,c,b,a : in std_logic_vector(3 downto 0); 
	sel : in std_logic_vector(1 downto 0); 
	Y : out std_logic_vector(3 downto 0)
	);
	
end entity mux_4_bit;

architecture struct of mux_4_bit is
	component mux_4_2 is
		port ( In4, In3, In2, In1, S2, S1 : in std_logic; Y : out std_logic);
	end component;
begin
M0 : mux_4_2 port map (In4 => d(3), In3 => c(3), In2 => b(3), In1 => a(3), S2 => sel(1), S1 => sel(0), Y => Y(3));
M1 : mux_4_2 port map (In4 => d(2), In3 => c(2), In2 => b(2), In1 => a(2), S2 => sel(1), S1 => sel(0), Y => Y(2));
M2 : mux_4_2 port map (In4 => d(1), In3 => c(1), In2 => b(1), In1 => a(1), S2 => sel(1), S1 => sel(0), Y => Y(1));
M3 : mux_4_2 port map (In4 => d(0), In3 => c(0), In2 => b(0), In1 => a(0), S2 => sel(1), S1 => sel(0), Y => Y(0));
end struct;