<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU4b.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU4b.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="ALU4b.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU4b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU4b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU4b.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU4b.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU4b.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU4b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU4b.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ALU4b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU4b.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU4b_ALU4b_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU4b_ALU4b_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU4b_ALU4b_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU4b_ALU4b_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU4b_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU4b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="myAnd2b4.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="myAnd2b4.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="myAnd2b4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="myAnd2b4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="myAnd2b4.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="myAnd2b4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="myAnd2b4.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myAnd2b4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="myAnd2b4.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="myAnd2b4.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="myAnd2b4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="myAnd2b4_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="myAnd2b4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myOr2b4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="myOr2b4.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1636096496" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1636096496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636096815" xil_pn:in_ck="-537884718138980845" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1636096815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_sim.v"/>
      <outfile xil_pn:name="AddSub1b.vf"/>
      <outfile xil_pn:name="AddSub4b_sch.vf"/>
      <outfile xil_pn:name="Adder1b_sch.vf"/>
      <outfile xil_pn:name="Mux4to1.vf"/>
      <outfile xil_pn:name="Mux4to1b4_sch.vf"/>
    </transform>
    <transform xil_pn:end_ts="1636096498" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8736735252498868431" xil_pn:start_ts="1636096498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636096500" xil_pn:in_ck="-3010034728865500020" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4708803693824566043" xil_pn:start_ts="1636096498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4b.vf"/>
      <outfile xil_pn:name="myAnd2b4.vf"/>
      <outfile xil_pn:name="myOr2b4.vf"/>
    </transform>
    <transform xil_pn:end_ts="1636096500" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6956975121904506194" xil_pn:start_ts="1636096500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636096815" xil_pn:in_ck="-6349190965766769063" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1636096815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4b.vf"/>
      <outfile xil_pn:name="ALU_sim.v"/>
      <outfile xil_pn:name="AddSub1b.vf"/>
      <outfile xil_pn:name="AddSub4b_sch.vf"/>
      <outfile xil_pn:name="Adder1b_sch.vf"/>
      <outfile xil_pn:name="Mux4to1.vf"/>
      <outfile xil_pn:name="Mux4to1b4_sch.vf"/>
      <outfile xil_pn:name="myAnd2b4.vf"/>
      <outfile xil_pn:name="myOr2b4.vf"/>
    </transform>
    <transform xil_pn:end_ts="1636096817" xil_pn:in_ck="-6349190965766769063" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-521509075867952541" xil_pn:start_ts="1636096815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4b_ALU4b_sch_tb_beh.prj"/>
      <outfile xil_pn:name="ALU4b_ALU4b_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1637139567" xil_pn:in_ck="8533038541749068208" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="9073010425978835238" xil_pn:start_ts="1637139567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU4b_ALU4b_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1636095663" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1636095663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636096353" xil_pn:in_ck="-3010034728865500020" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5516034948260029020" xil_pn:start_ts="1636096351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4b.vf"/>
      <outfile xil_pn:name="myAnd2b4.vf"/>
      <outfile xil_pn:name="myOr2b4.vf"/>
    </transform>
    <transform xil_pn:end_ts="1636096353" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6956975121904506194" xil_pn:start_ts="1636096353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636096353" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1636096353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636096353" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1457505228632152088" xil_pn:start_ts="1636096353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636096353" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1636096353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636096353" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1195630608678654648" xil_pn:start_ts="1636096353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636096362" xil_pn:in_ck="4531059735722221611" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2652164044626858095" xil_pn:start_ts="1636096353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4b.jhd"/>
      <outfile xil_pn:name="ALU4b.lso"/>
      <outfile xil_pn:name="ALU4b.ngc"/>
      <outfile xil_pn:name="ALU4b.ngr"/>
      <outfile xil_pn:name="ALU4b.prj"/>
      <outfile xil_pn:name="ALU4b.stx"/>
      <outfile xil_pn:name="ALU4b.syr"/>
      <outfile xil_pn:name="ALU4b.xst"/>
      <outfile xil_pn:name="ALU4b_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="myAnd2b4.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
