Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  5 16:59:36 2020
| Host         : DESKTOP-DQL28P8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file SerialDataProcessor_methodology_drc_routed.rpt -pb SerialDataProcessor_methodology_drc_routed.pb -rpx SerialDataProcessor_methodology_drc_routed.rpx
| Design       : SerialDataProcessor
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 5          |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 3          |
| TIMING-18 | Warning          | Missing input or output delay | 4          |
| TIMING-20 | Warning          | Non-clocked latch             | 1          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin debug1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin debug2_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell bsc/counter[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) bsc/counter_reg[0]/CLR, bsc/counter_reg[1]/CLR, bsc/counter_reg[2]/CLR, bsc/counter_reg[4]/CLR, bsc/counter_reg[5]/CLR, bsc/z_reg__0/CLR, bsc/counter_reg[3]/PRE, bsc/counter_reg[6]/PRE, bsc/counter_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell current_bus_level_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) current_bus_level_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell current_bus_level_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) current_bus_level_reg_C/CLR, current_bus_level_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on EOF relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on raw relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LED_0 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch current_bus_level_reg_LDC cannot be properly analyzed as its control pin current_bus_level_reg_LDC/G is not reached by a timing clock
Related violations: <none>


