;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SPL 105, 201
	ADD 270, 60
	SUB @0, @2
	ADD 270, 60
	SUB @0, @2
	SLT 2, @5
	SLT 2, @5
	DJN -1, @-20
	DJN -1, @-20
	ADD 270, 60
	JMP 72, 1
	JMP 72, 1
	ADD 270, 60
	SUB @0, @2
	JMP 72, 1
	SUB 12, @10
	SLT 5, -9
	SPL 105, 201
	JMP 72, 1
	SLT 2, <5
	SLT 2, <5
	SLT 2, <5
	SUB @127, 106
	ADD #270, <1
	MOV -1, <-20
	CMP @1, 2
	JMP 72, 1
	JMP 72, 1
	JMP 72, 1
	SLT 2, @5
	MOV -7, <-20
	SLT 2, @5
	MOV -7, <-20
	MOV -7, <-20
	SLT 261, 60
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	SUB @121, 100
	CMP -207, <-120
	MOV -7, <-20
	CMP @121, 106
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	SUB 1, 0
