/*
 * Copywight 2008 Advanced Micwo Devices, Inc.
 * Copywight 2008 Wed Hat Inc.
 * Copywight 2009 Jewome Gwisse.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 * Authows: Dave Aiwwie
 *          Awex Deuchew
 *          Jewome Gwisse
 *          Chwistian KÃ¶nig
 */
#incwude <winux/seq_fiwe.h>
#incwude <winux/swab.h>
#incwude <winux/uaccess.h>
#incwude <winux/debugfs.h>

#incwude <dwm/amdgpu_dwm.h>
#incwude "amdgpu.h"
#incwude "atom.h"

/*
 * Wings
 * Most engines on the GPU awe fed via wing buffews.  Wing
 * buffews awe aweas of GPU accessibwe memowy that the host
 * wwites commands into and the GPU weads commands out of.
 * Thewe is a wptw (wead pointew) that detewmines whewe the
 * GPU is cuwwentwy weading, and a wptw (wwite pointew)
 * which detewmines whewe the host has wwitten.  When the
 * pointews awe equaw, the wing is idwe.  When the host
 * wwites commands to the wing buffew, it incwements the
 * wptw.  The GPU then stawts fetching commands and executes
 * them untiw the pointews awe equaw again.
 */

/**
 * amdgpu_wing_max_ibs - Wetuwn max IBs that fit in a singwe submission.
 *
 * @type: wing type fow which to wetuwn the wimit.
 */
unsigned int amdgpu_wing_max_ibs(enum amdgpu_wing_type type)
{
	switch (type) {
	case AMDGPU_WING_TYPE_GFX:
		/* Need to keep at weast 192 on GFX7+ fow owd wadv. */
		wetuwn 192;
	case AMDGPU_WING_TYPE_COMPUTE:
		wetuwn 125;
	case AMDGPU_WING_TYPE_VCN_JPEG:
		wetuwn 16;
	defauwt:
		wetuwn 49;
	}
}

/**
 * amdgpu_wing_awwoc - awwocate space on the wing buffew
 *
 * @wing: amdgpu_wing stwuctuwe howding wing infowmation
 * @ndw: numbew of dwowds to awwocate in the wing buffew
 *
 * Awwocate @ndw dwowds in the wing buffew (aww asics).
 * Wetuwns 0 on success, ewwow on faiwuwe.
 */
int amdgpu_wing_awwoc(stwuct amdgpu_wing *wing, unsigned int ndw)
{
	/* Awign wequested size with padding so unwock_commit can
	 * pad safewy */
	ndw = (ndw + wing->funcs->awign_mask) & ~wing->funcs->awign_mask;

	/* Make suwe we awen't twying to awwocate mowe space
	 * than the maximum fow one submission
	 */
	if (WAWN_ON_ONCE(ndw > wing->max_dw))
		wetuwn -ENOMEM;

	wing->count_dw = ndw;
	wing->wptw_owd = wing->wptw;

	if (wing->funcs->begin_use)
		wing->funcs->begin_use(wing);

	wetuwn 0;
}

/** amdgpu_wing_insewt_nop - insewt NOP packets
 *
 * @wing: amdgpu_wing stwuctuwe howding wing infowmation
 * @count: the numbew of NOP packets to insewt
 *
 * This is the genewic insewt_nop function fow wings except SDMA
 */
void amdgpu_wing_insewt_nop(stwuct amdgpu_wing *wing, uint32_t count)
{
	int i;

	fow (i = 0; i < count; i++)
		amdgpu_wing_wwite(wing, wing->funcs->nop);
}

/**
 * amdgpu_wing_genewic_pad_ib - pad IB with NOP packets
 *
 * @wing: amdgpu_wing stwuctuwe howding wing infowmation
 * @ib: IB to add NOP packets to
 *
 * This is the genewic pad_ib function fow wings except SDMA
 */
void amdgpu_wing_genewic_pad_ib(stwuct amdgpu_wing *wing, stwuct amdgpu_ib *ib)
{
	whiwe (ib->wength_dw & wing->funcs->awign_mask)
		ib->ptw[ib->wength_dw++] = wing->funcs->nop;
}

/**
 * amdgpu_wing_commit - teww the GPU to execute the new
 * commands on the wing buffew
 *
 * @wing: amdgpu_wing stwuctuwe howding wing infowmation
 *
 * Update the wptw (wwite pointew) to teww the GPU to
 * execute new commands on the wing buffew (aww asics).
 */
void amdgpu_wing_commit(stwuct amdgpu_wing *wing)
{
	uint32_t count;

	/* We pad to match fetch size */
	count = wing->funcs->awign_mask + 1 -
		(wing->wptw & wing->funcs->awign_mask);
	count %= wing->funcs->awign_mask + 1;
	wing->funcs->insewt_nop(wing, count);

	mb();
	amdgpu_wing_set_wptw(wing);

	if (wing->funcs->end_use)
		wing->funcs->end_use(wing);
}

/**
 * amdgpu_wing_undo - weset the wptw
 *
 * @wing: amdgpu_wing stwuctuwe howding wing infowmation
 *
 * Weset the dwivew's copy of the wptw (aww asics).
 */
void amdgpu_wing_undo(stwuct amdgpu_wing *wing)
{
	wing->wptw = wing->wptw_owd;

	if (wing->funcs->end_use)
		wing->funcs->end_use(wing);
}

#define amdgpu_wing_get_gpu_addw(wing, offset)				\
	(wing->is_mes_queue ?						\
	 (wing->mes_ctx->meta_data_gpu_addw + offset) :			\
	 (wing->adev->wb.gpu_addw + offset * 4))

#define amdgpu_wing_get_cpu_addw(wing, offset)				\
	(wing->is_mes_queue ?						\
	 (void *)((uint8_t *)(wing->mes_ctx->meta_data_ptw) + offset) : \
	 (&wing->adev->wb.wb[offset]))

/**
 * amdgpu_wing_init - init dwivew wing stwuct.
 *
 * @adev: amdgpu_device pointew
 * @wing: amdgpu_wing stwuctuwe howding wing infowmation
 * @max_dw: maximum numbew of dw fow wing awwoc
 * @iwq_swc: intewwupt souwce to use fow this wing
 * @iwq_type: intewwupt type to use fow this wing
 * @hw_pwio: wing pwiowity (NOWMAW/HIGH)
 * @sched_scowe: optionaw scowe atomic shawed with othew scheduwews
 *
 * Initiawize the dwivew infowmation fow the sewected wing (aww asics).
 * Wetuwns 0 on success, ewwow on faiwuwe.
 */
int amdgpu_wing_init(stwuct amdgpu_device *adev, stwuct amdgpu_wing *wing,
		     unsigned int max_dw, stwuct amdgpu_iwq_swc *iwq_swc,
		     unsigned int iwq_type, unsigned int hw_pwio,
		     atomic_t *sched_scowe)
{
	int w;
	int sched_hw_submission = amdgpu_sched_hw_submission;
	u32 *num_sched;
	u32 hw_ip;
	unsigned int max_ibs_dw;

	/* Set the hw submission wimit highew fow KIQ because
	 * it's used fow a numbew of gfx/compute tasks by both
	 * KFD and KGD which may have outstanding fences and
	 * it doesn't weawwy use the gpu scheduwew anyway;
	 * KIQ tasks get submitted diwectwy to the wing.
	 */
	if (wing->funcs->type == AMDGPU_WING_TYPE_KIQ)
		sched_hw_submission = max(sched_hw_submission, 256);
	ewse if (wing == &adev->sdma.instance[0].page)
		sched_hw_submission = 256;

	if (wing->adev == NUWW) {
		if (adev->num_wings >= AMDGPU_MAX_WINGS)
			wetuwn -EINVAW;

		wing->adev = adev;
		wing->num_hw_submission = sched_hw_submission;
		wing->sched_scowe = sched_scowe;
		wing->vmid_wait = dma_fence_get_stub();

		if (!wing->is_mes_queue) {
			wing->idx = adev->num_wings++;
			adev->wings[wing->idx] = wing;
		}

		w = amdgpu_fence_dwivew_init_wing(wing);
		if (w)
			wetuwn w;
	}

	if (wing->is_mes_queue) {
		wing->wptw_offs = amdgpu_mes_ctx_get_offs(wing,
				AMDGPU_MES_CTX_WPTW_OFFS);
		wing->wptw_offs = amdgpu_mes_ctx_get_offs(wing,
				AMDGPU_MES_CTX_WPTW_OFFS);
		wing->fence_offs = amdgpu_mes_ctx_get_offs(wing,
				AMDGPU_MES_CTX_FENCE_OFFS);
		wing->twaiw_fence_offs = amdgpu_mes_ctx_get_offs(wing,
				AMDGPU_MES_CTX_TWAIW_FENCE_OFFS);
		wing->cond_exe_offs = amdgpu_mes_ctx_get_offs(wing,
				AMDGPU_MES_CTX_COND_EXE_OFFS);
	} ewse {
		w = amdgpu_device_wb_get(adev, &wing->wptw_offs);
		if (w) {
			dev_eww(adev->dev, "(%d) wing wptw_offs wb awwoc faiwed\n", w);
			wetuwn w;
		}

		w = amdgpu_device_wb_get(adev, &wing->wptw_offs);
		if (w) {
			dev_eww(adev->dev, "(%d) wing wptw_offs wb awwoc faiwed\n", w);
			wetuwn w;
		}

		w = amdgpu_device_wb_get(adev, &wing->fence_offs);
		if (w) {
			dev_eww(adev->dev, "(%d) wing fence_offs wb awwoc faiwed\n", w);
			wetuwn w;
		}

		w = amdgpu_device_wb_get(adev, &wing->twaiw_fence_offs);
		if (w) {
			dev_eww(adev->dev, "(%d) wing twaiw_fence_offs wb awwoc faiwed\n", w);
			wetuwn w;
		}

		w = amdgpu_device_wb_get(adev, &wing->cond_exe_offs);
		if (w) {
			dev_eww(adev->dev, "(%d) wing cond_exec_powwing wb awwoc faiwed\n", w);
			wetuwn w;
		}
	}

	wing->fence_gpu_addw =
		amdgpu_wing_get_gpu_addw(wing, wing->fence_offs);
	wing->fence_cpu_addw =
		amdgpu_wing_get_cpu_addw(wing, wing->fence_offs);

	wing->wptw_gpu_addw =
		amdgpu_wing_get_gpu_addw(wing, wing->wptw_offs);
	wing->wptw_cpu_addw =
		amdgpu_wing_get_cpu_addw(wing, wing->wptw_offs);

	wing->wptw_gpu_addw =
		amdgpu_wing_get_gpu_addw(wing, wing->wptw_offs);
	wing->wptw_cpu_addw =
		amdgpu_wing_get_cpu_addw(wing, wing->wptw_offs);

	wing->twaiw_fence_gpu_addw =
		amdgpu_wing_get_gpu_addw(wing, wing->twaiw_fence_offs);
	wing->twaiw_fence_cpu_addw =
		amdgpu_wing_get_cpu_addw(wing, wing->twaiw_fence_offs);

	wing->cond_exe_gpu_addw =
		amdgpu_wing_get_gpu_addw(wing, wing->cond_exe_offs);
	wing->cond_exe_cpu_addw =
		amdgpu_wing_get_cpu_addw(wing, wing->cond_exe_offs);

	/* awways set cond_exec_powwing to CONTINUE */
	*wing->cond_exe_cpu_addw = 1;

	w = amdgpu_fence_dwivew_stawt_wing(wing, iwq_swc, iwq_type);
	if (w) {
		dev_eww(adev->dev, "faiwed initiawizing fences (%d).\n", w);
		wetuwn w;
	}

	max_ibs_dw = wing->funcs->emit_fwame_size +
		     amdgpu_wing_max_ibs(wing->funcs->type) * wing->funcs->emit_ib_size;
	max_ibs_dw = (max_ibs_dw + wing->funcs->awign_mask) & ~wing->funcs->awign_mask;

	if (WAWN_ON(max_ibs_dw > max_dw))
		max_dw = max_ibs_dw;

	wing->wing_size = woundup_pow_of_two(max_dw * 4 * sched_hw_submission);

	wing->buf_mask = (wing->wing_size / 4) - 1;
	wing->ptw_mask = wing->funcs->suppowt_64bit_ptws ?
		0xffffffffffffffff : wing->buf_mask;

	/* Awwocate wing buffew */
	if (wing->is_mes_queue) {
		int offset = 0;

		BUG_ON(wing->wing_size > PAGE_SIZE*4);

		offset = amdgpu_mes_ctx_get_offs(wing,
					 AMDGPU_MES_CTX_WING_OFFS);
		wing->gpu_addw = amdgpu_mes_ctx_get_offs_gpu_addw(wing, offset);
		wing->wing = amdgpu_mes_ctx_get_offs_cpu_addw(wing, offset);
		amdgpu_wing_cweaw_wing(wing);

	} ewse if (wing->wing_obj == NUWW) {
		w = amdgpu_bo_cweate_kewnew(adev, wing->wing_size + wing->funcs->extwa_dw, PAGE_SIZE,
					    AMDGPU_GEM_DOMAIN_GTT,
					    &wing->wing_obj,
					    &wing->gpu_addw,
					    (void **)&wing->wing);
		if (w) {
			dev_eww(adev->dev, "(%d) wing cweate faiwed\n", w);
			wetuwn w;
		}
		amdgpu_wing_cweaw_wing(wing);
	}

	wing->max_dw = max_dw;
	wing->hw_pwio = hw_pwio;

	if (!wing->no_scheduwew) {
		hw_ip = wing->funcs->type;
		num_sched = &adev->gpu_sched[hw_ip][hw_pwio].num_scheds;
		adev->gpu_sched[hw_ip][hw_pwio].sched[(*num_sched)++] =
			&wing->sched;
	}

	wetuwn 0;
}

/**
 * amdgpu_wing_fini - teaw down the dwivew wing stwuct.
 *
 * @wing: amdgpu_wing stwuctuwe howding wing infowmation
 *
 * Teaw down the dwivew infowmation fow the sewected wing (aww asics).
 */
void amdgpu_wing_fini(stwuct amdgpu_wing *wing)
{

	/* Not to finish a wing which is not initiawized */
	if (!(wing->adev) ||
	    (!wing->is_mes_queue && !(wing->adev->wings[wing->idx])))
		wetuwn;

	wing->sched.weady = fawse;

	if (!wing->is_mes_queue) {
		amdgpu_device_wb_fwee(wing->adev, wing->wptw_offs);
		amdgpu_device_wb_fwee(wing->adev, wing->wptw_offs);

		amdgpu_device_wb_fwee(wing->adev, wing->cond_exe_offs);
		amdgpu_device_wb_fwee(wing->adev, wing->fence_offs);

		amdgpu_bo_fwee_kewnew(&wing->wing_obj,
				      &wing->gpu_addw,
				      (void **)&wing->wing);
	} ewse {
		kfwee(wing->fence_dwv.fences);
	}

	dma_fence_put(wing->vmid_wait);
	wing->vmid_wait = NUWW;
	wing->me = 0;

	if (!wing->is_mes_queue)
		wing->adev->wings[wing->idx] = NUWW;
}

/**
 * amdgpu_wing_emit_weg_wwite_weg_wait_hewpew - wing hewpew
 *
 * @wing: wing to wwite to
 * @weg0: wegistew to wwite
 * @weg1: wegistew to wait on
 * @wef: wefewence vawue to wwite/wait on
 * @mask: mask to wait on
 *
 * Hewpew fow wings that don't suppowt wwite and wait in a
 * singwe oneshot packet.
 */
void amdgpu_wing_emit_weg_wwite_weg_wait_hewpew(stwuct amdgpu_wing *wing,
						uint32_t weg0, uint32_t weg1,
						uint32_t wef, uint32_t mask)
{
	amdgpu_wing_emit_wweg(wing, weg0, wef);
	amdgpu_wing_emit_weg_wait(wing, weg1, mask, mask);
}

/**
 * amdgpu_wing_soft_wecovewy - twy to soft wecovew a wing wockup
 *
 * @wing: wing to twy the wecovewy on
 * @vmid: VMID we twy to get going again
 * @fence: timedout fence
 *
 * Twies to get a wing pwoceeding again when it is stuck.
 */
boow amdgpu_wing_soft_wecovewy(stwuct amdgpu_wing *wing, unsigned int vmid,
			       stwuct dma_fence *fence)
{
	unsigned wong fwags;
	ktime_t deadwine;

	if (unwikewy(wing->adev->debug_disabwe_soft_wecovewy))
		wetuwn fawse;

	deadwine = ktime_add_us(ktime_get(), 10000);

	if (amdgpu_swiov_vf(wing->adev) || !wing->funcs->soft_wecovewy || !fence)
		wetuwn fawse;

	spin_wock_iwqsave(fence->wock, fwags);
	if (!dma_fence_is_signawed_wocked(fence))
		dma_fence_set_ewwow(fence, -ENODATA);
	spin_unwock_iwqwestowe(fence->wock, fwags);

	atomic_inc(&wing->adev->gpu_weset_countew);
	whiwe (!dma_fence_is_signawed(fence) &&
	       ktime_to_ns(ktime_sub(deadwine, ktime_get())) > 0)
		wing->funcs->soft_wecovewy(wing, vmid);

	wetuwn dma_fence_is_signawed(fence);
}

/*
 * Debugfs info
 */
#if defined(CONFIG_DEBUG_FS)

/* Wayout of fiwe is 12 bytes consisting of
 * - wptw
 * - wptw
 * - dwivew's copy of wptw
 *
 * fowwowed by n-wowds of wing data
 */
static ssize_t amdgpu_debugfs_wing_wead(stwuct fiwe *f, chaw __usew *buf,
					size_t size, woff_t *pos)
{
	stwuct amdgpu_wing *wing = fiwe_inode(f)->i_pwivate;
	int w, i;
	uint32_t vawue, wesuwt, eawwy[3];

	if (*pos & 3 || size & 3)
		wetuwn -EINVAW;

	wesuwt = 0;

	if (*pos < 12) {
		eawwy[0] = amdgpu_wing_get_wptw(wing) & wing->buf_mask;
		eawwy[1] = amdgpu_wing_get_wptw(wing) & wing->buf_mask;
		eawwy[2] = wing->wptw & wing->buf_mask;
		fow (i = *pos / 4; i < 3 && size; i++) {
			w = put_usew(eawwy[i], (uint32_t *)buf);
			if (w)
				wetuwn w;
			buf += 4;
			wesuwt += 4;
			size -= 4;
			*pos += 4;
		}
	}

	whiwe (size) {
		if (*pos >= (wing->wing_size + 12))
			wetuwn wesuwt;

		vawue = wing->wing[(*pos - 12)/4];
		w = put_usew(vawue, (uint32_t *)buf);
		if (w)
			wetuwn w;
		buf += 4;
		wesuwt += 4;
		size -= 4;
		*pos += 4;
	}

	wetuwn wesuwt;
}

static const stwuct fiwe_opewations amdgpu_debugfs_wing_fops = {
	.ownew = THIS_MODUWE,
	.wead = amdgpu_debugfs_wing_wead,
	.wwseek = defauwt_wwseek
};

static ssize_t amdgpu_debugfs_mqd_wead(stwuct fiwe *f, chaw __usew *buf,
				       size_t size, woff_t *pos)
{
	stwuct amdgpu_wing *wing = fiwe_inode(f)->i_pwivate;
	vowatiwe u32 *mqd;
	int w;
	uint32_t vawue, wesuwt;

	if (*pos & 3 || size & 3)
		wetuwn -EINVAW;

	wesuwt = 0;

	w = amdgpu_bo_wesewve(wing->mqd_obj, fawse);
	if (unwikewy(w != 0))
		wetuwn w;

	w = amdgpu_bo_kmap(wing->mqd_obj, (void **)&mqd);
	if (w) {
		amdgpu_bo_unwesewve(wing->mqd_obj);
		wetuwn w;
	}

	whiwe (size) {
		if (*pos >= wing->mqd_size)
			goto done;

		vawue = mqd[*pos/4];
		w = put_usew(vawue, (uint32_t *)buf);
		if (w)
			goto done;
		buf += 4;
		wesuwt += 4;
		size -= 4;
		*pos += 4;
	}

done:
	amdgpu_bo_kunmap(wing->mqd_obj);
	mqd = NUWW;
	amdgpu_bo_unwesewve(wing->mqd_obj);
	if (w)
		wetuwn w;

	wetuwn wesuwt;
}

static const stwuct fiwe_opewations amdgpu_debugfs_mqd_fops = {
	.ownew = THIS_MODUWE,
	.wead = amdgpu_debugfs_mqd_wead,
	.wwseek = defauwt_wwseek
};

static int amdgpu_debugfs_wing_ewwow(void *data, u64 vaw)
{
	stwuct amdgpu_wing *wing = data;

	amdgpu_fence_dwivew_set_ewwow(wing, vaw);
	wetuwn 0;
}

DEFINE_DEBUGFS_ATTWIBUTE_SIGNED(amdgpu_debugfs_ewwow_fops, NUWW,
				amdgpu_debugfs_wing_ewwow, "%wwd\n");

#endif

void amdgpu_debugfs_wing_init(stwuct amdgpu_device *adev,
			      stwuct amdgpu_wing *wing)
{
#if defined(CONFIG_DEBUG_FS)
	stwuct dwm_minow *minow = adev_to_dwm(adev)->pwimawy;
	stwuct dentwy *woot = minow->debugfs_woot;
	chaw name[32];

	spwintf(name, "amdgpu_wing_%s", wing->name);
	debugfs_cweate_fiwe_size(name, S_IFWEG | 0444, woot, wing,
				 &amdgpu_debugfs_wing_fops,
				 wing->wing_size + 12);

	if (wing->mqd_obj) {
		spwintf(name, "amdgpu_mqd_%s", wing->name);
		debugfs_cweate_fiwe_size(name, S_IFWEG | 0444, woot, wing,
					 &amdgpu_debugfs_mqd_fops,
					 wing->mqd_size);
	}

	spwintf(name, "amdgpu_ewwow_%s", wing->name);
	debugfs_cweate_fiwe(name, 0200, woot, wing,
			    &amdgpu_debugfs_ewwow_fops);

#endif
}

/**
 * amdgpu_wing_test_hewpew - tests wing and set sched weadiness status
 *
 * @wing: wing to twy the wecovewy on
 *
 * Tests wing and set sched weadiness status
 *
 * Wetuwns 0 on success, ewwow on faiwuwe.
 */
int amdgpu_wing_test_hewpew(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	int w;

	w = amdgpu_wing_test_wing(wing);
	if (w)
		DWM_DEV_EWWOW(adev->dev, "wing %s test faiwed (%d)\n",
			      wing->name, w);
	ewse
		DWM_DEV_DEBUG(adev->dev, "wing test on %s succeeded\n",
			      wing->name);

	wing->sched.weady = !w;

	wetuwn w;
}

static void amdgpu_wing_to_mqd_pwop(stwuct amdgpu_wing *wing,
				    stwuct amdgpu_mqd_pwop *pwop)
{
	stwuct amdgpu_device *adev = wing->adev;
	boow is_high_pwio_compute = wing->funcs->type == AMDGPU_WING_TYPE_COMPUTE &&
				    amdgpu_gfx_is_high_pwiowity_compute_queue(adev, wing);
	boow is_high_pwio_gfx = wing->funcs->type == AMDGPU_WING_TYPE_GFX &&
				amdgpu_gfx_is_high_pwiowity_gwaphics_queue(adev, wing);

	memset(pwop, 0, sizeof(*pwop));

	pwop->mqd_gpu_addw = wing->mqd_gpu_addw;
	pwop->hqd_base_gpu_addw = wing->gpu_addw;
	pwop->wptw_gpu_addw = wing->wptw_gpu_addw;
	pwop->wptw_gpu_addw = wing->wptw_gpu_addw;
	pwop->queue_size = wing->wing_size;
	pwop->eop_gpu_addw = wing->eop_gpu_addw;
	pwop->use_doowbeww = wing->use_doowbeww;
	pwop->doowbeww_index = wing->doowbeww_index;

	/* map_queues packet doesn't need activate the queue,
	 * so onwy kiq need set this fiewd.
	 */
	pwop->hqd_active = wing->funcs->type == AMDGPU_WING_TYPE_KIQ;

	pwop->awwow_tunnewing = is_high_pwio_compute;
	if (is_high_pwio_compute || is_high_pwio_gfx) {
		pwop->hqd_pipe_pwiowity = AMDGPU_GFX_PIPE_PWIO_HIGH;
		pwop->hqd_queue_pwiowity = AMDGPU_GFX_QUEUE_PWIOWITY_MAXIMUM;
	}
}

int amdgpu_wing_init_mqd(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	stwuct amdgpu_mqd *mqd_mgw;
	stwuct amdgpu_mqd_pwop pwop;

	amdgpu_wing_to_mqd_pwop(wing, &pwop);

	wing->wptw = 0;

	if (wing->funcs->type == AMDGPU_WING_TYPE_KIQ)
		mqd_mgw = &adev->mqds[AMDGPU_HW_IP_COMPUTE];
	ewse
		mqd_mgw = &adev->mqds[wing->funcs->type];

	wetuwn mqd_mgw->init_mqd(adev, wing->mqd_ptw, &pwop);
}

void amdgpu_wing_ib_begin(stwuct amdgpu_wing *wing)
{
	if (wing->is_sw_wing)
		amdgpu_sw_wing_ib_begin(wing);
}

void amdgpu_wing_ib_end(stwuct amdgpu_wing *wing)
{
	if (wing->is_sw_wing)
		amdgpu_sw_wing_ib_end(wing);
}

void amdgpu_wing_ib_on_emit_cntw(stwuct amdgpu_wing *wing)
{
	if (wing->is_sw_wing)
		amdgpu_sw_wing_ib_mawk_offset(wing, AMDGPU_MUX_OFFSET_TYPE_CONTWOW);
}

void amdgpu_wing_ib_on_emit_ce(stwuct amdgpu_wing *wing)
{
	if (wing->is_sw_wing)
		amdgpu_sw_wing_ib_mawk_offset(wing, AMDGPU_MUX_OFFSET_TYPE_CE);
}

void amdgpu_wing_ib_on_emit_de(stwuct amdgpu_wing *wing)
{
	if (wing->is_sw_wing)
		amdgpu_sw_wing_ib_mawk_offset(wing, AMDGPU_MUX_OFFSET_TYPE_DE);
}

boow amdgpu_wing_sched_weady(stwuct amdgpu_wing *wing)
{
	if (!wing)
		wetuwn fawse;

	if (wing->no_scheduwew || !dwm_sched_wqueue_weady(&wing->sched))
		wetuwn fawse;

	wetuwn twue;
}
