
*** Running vivado
    with args -log complement_full_adder_4_bit_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source complement_full_adder_4_bit_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source complement_full_adder_4_bit_0_0.tcl -notrace
Command: synth_design -top complement_full_adder_4_bit_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 288.457 ; gain = 78.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'complement_full_adder_4_bit_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/synth/complement_full_adder_4_bit_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_4_bit' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ipshared/a5f8/src/full_adder_4_bit.v:13]
INFO: [Synth 8-638] synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/synth/full_adder_4_bit_full_adder_1_bit_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/ipshared/49fc/src/full_adder_1_bit.v:13]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_inv_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_inv_0_0/synth/full_adder_1_bit_xup_inv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_inv' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_inv' (1#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_inv_0_0' (2#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_inv_0_0/synth/full_adder_1_bit_xup_inv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_nand2_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_0_0/synth/full_adder_1_bit_xup_nand2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_nand2' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/35a3/xup_nand2.srcs/sources_1/new/xup_nand2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_nand2' (3#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/35a3/xup_nand2.srcs/sources_1/new/xup_nand2.v:5]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_nand2_0_0' (4#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_0_0/synth/full_adder_1_bit_xup_nand2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_nand2_1_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_1_0/synth/full_adder_1_bit_xup_nand2_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_nand2_1_0' (5#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_1_0/synth/full_adder_1_bit_xup_nand2_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_nand2_2_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_2_0/synth/full_adder_1_bit_xup_nand2_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_nand2_2_0' (6#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_2_0/synth/full_adder_1_bit_xup_nand2_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_xnor2_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_xnor2_0_0/synth/full_adder_1_bit_xup_xnor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_xnor2' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/fb55/xup_xnor2.srcs/sources_1/new/xup_xnor2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_xnor2' (7#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/fb55/xup_xnor2.srcs/sources_1/new/xup_xnor2.v:5]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_xnor2_0_0' (8#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_xnor2_0_0/synth/full_adder_1_bit_xup_xnor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_xor2_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_xor2_0_0/synth/full_adder_1_bit_xup_xor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_xor2' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_xor2' (9#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_xor2_0_0' (10#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_xor2_0_0/synth/full_adder_1_bit_xup_xor2_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit' (11#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/ipshared/49fc/src/full_adder_1_bit.v:13]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_0' (12#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/synth/full_adder_4_bit_full_adder_1_bit_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_1' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_1/synth/full_adder_4_bit_full_adder_1_bit_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_1' (13#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_1/synth/full_adder_4_bit_full_adder_1_bit_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_2' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_2/synth/full_adder_4_bit_full_adder_1_bit_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_2' (14#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_2/synth/full_adder_4_bit_full_adder_1_bit_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_3' [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_3/synth/full_adder_4_bit_full_adder_1_bit_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_3' (15#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_3/synth/full_adder_4_bit_full_adder_1_bit_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4_bit' (16#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ipshared/a5f8/src/full_adder_4_bit.v:13]
INFO: [Synth 8-256] done synthesizing module 'complement_full_adder_4_bit_0_0' (17#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/synth/complement_full_adder_4_bit_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 326.055 ; gain = 116.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 326.055 ; gain = 116.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/peter/adder/adder.runs/complement_full_adder_4_bit_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/complement_full_adder_4_bit_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 606.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_0/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_0/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_0/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_0/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_0/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_0/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_1/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_1/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_1/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_1/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_1/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_1/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_1/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_2/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_2/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_2/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_2/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_2/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_2/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_2/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_3/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_3/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_3/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_3/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_3/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_3/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_1_bit_3/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xup_xnor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xup_xor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |    20|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+--------------------------------------+------+
|      |Instance               |Module                                |Cells |
+------+-----------------------+--------------------------------------+------+
|1     |top                    |                                      |    24|
|2     |  inst                 |full_adder_4_bit                      |    24|
|3     |    full_adder_1_bit_0 |full_adder_4_bit_full_adder_1_bit_0_0 |     6|
|4     |      inst             |full_adder_1_bit__xdcDup__1           |     6|
|5     |        xup_inv_0      |full_adder_1_bit_xup_inv_0_0__4       |     1|
|6     |        xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__4     |     1|
|7     |        xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__4     |     1|
|8     |        xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__4     |     1|
|9     |        xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__4     |     1|
|10    |        xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__4      |     1|
|11    |    full_adder_1_bit_1 |full_adder_4_bit_full_adder_1_bit_0_1 |     6|
|12    |      inst             |full_adder_1_bit__xdcDup__2           |     6|
|13    |        xup_inv_0      |full_adder_1_bit_xup_inv_0_0__5       |     1|
|14    |        xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__5     |     1|
|15    |        xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__5     |     1|
|16    |        xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__5     |     1|
|17    |        xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__5     |     1|
|18    |        xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__5      |     1|
|19    |    full_adder_1_bit_2 |full_adder_4_bit_full_adder_1_bit_0_2 |     6|
|20    |      inst             |full_adder_1_bit__xdcDup__3           |     6|
|21    |        xup_inv_0      |full_adder_1_bit_xup_inv_0_0__6       |     1|
|22    |        xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__6     |     1|
|23    |        xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__6     |     1|
|24    |        xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__6     |     1|
|25    |        xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__6     |     1|
|26    |        xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__6      |     1|
|27    |    full_adder_1_bit_3 |full_adder_4_bit_full_adder_1_bit_0_3 |     6|
|28    |      inst             |full_adder_1_bit                      |     6|
|29    |        xup_inv_0      |full_adder_1_bit_xup_inv_0_0          |     1|
|30    |        xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0        |     1|
|31    |        xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0        |     1|
|32    |        xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0        |     1|
|33    |        xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0        |     1|
|34    |        xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0         |     1|
+------+-----------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 606.633 ; gain = 396.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 606.633 ; gain = 114.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 606.633 ; gain = 396.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 606.633 ; gain = 395.461
INFO: [Common 17-1381] The checkpoint 'C:/Users/peter/adder/adder.runs/complement_full_adder_4_bit_0_0_synth_1/complement_full_adder_4_bit_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/peter/adder/adder.srcs/sources_1/bd/complement/ip/complement_full_adder_4_bit_0_0/complement_full_adder_4_bit_0_0.xci
INFO: [Coretcl 2-1174] Renamed 33 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/peter/adder/adder.runs/complement_full_adder_4_bit_0_0_synth_1/complement_full_adder_4_bit_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 606.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 11:27:06 2016...
