
---------------------------- Summary ----------------------------

ChipArea : 4.32487e+07um^2
Chip total CIM (Forward+Activation Gradient) array : 30650um^2
Total IC Area on chip (Global and Tile/PE/Local) : 1.77586e+07um^2
Total ABC (or S/As and precharger for SRAM) area on chip : 1.59032e+07um^2
Total Accumulation Circuits (subarray level: adders, shiftadds; PE/Tile/Global level: accumulation units) on chip : 6.53584e+06um^2
Other Peripheries (e.g. decoders, mux, switchmatrix, buffers, pooling and activation units) : 7.57076e+06um^2
Weight Gradient Calculation : 8.92928e+06um^2

----------------------------Chip layer-by-layer Estimation----------------------------

Chip readLatency of Forward (per epoch) is: 9.26166e+12ns
Chip readDynamicEnergy of Forward (per epoch) is: 4.95472e+12pJ
Chip readLatency of Activation Gradient (per epoch) is: 7.65318e+11ns
Chip readDynamicEnergy of Activation Gradient (per epoch) is: 5.10499e+12pJ
Chip readLatency of Weight Gradient (per epoch) is: 7.57558e+12ns
Chip readDynamicEnergy of Weight Gradient (per epoch) is: 4.85836e+14pJ
Chip writeLatency of Weight Update (per epoch) is: 6.58568e+09ns
Chip writeDynamicEnergy of Weight Update (per epoch) is: 1.02656e+09pJ

Chip total Latency (per epoch) is: 6.60008e+12ns
Chip total Energy (per epoch) is: 2.81508e+14pJ

----------------------------Chip PEAK layer-by-layer Estimation----------------------------

Chip PEAK readLatency of Forward (per epoch) is: 7.41363e+10ns
Chip PEAK readDynamicEnergy of Forward (per epoch) is: 4.29105e+12pJ
Chip PEAK readLatency of Activation Gradient (per epoch) is: 1.08447e+11ns
Chip PEAK readDynamicEnergy of Activation Gradient (per epoch) is: 4.47635e+12pJ
Chip PEAK readLatency of Weight Gradient (per epoch) is: 6.55904e+11ns
Chip PEAK readDynamicEnergy of Weight Gradient (per epoch) is: 6.64491e+13pJ
Chip PEAK writeLatency of Weight Update (per epoch) is: 4.72704e+09ns
Chip PEAK writeDynamicEnergy of Weight Update (per epoch) is: 3.68787e+08pJ

Chip PEAK total Latency (per epoch) is: 1.97900e+12ns
Chip PEAK total Energy (per epoch) is: 7.59896e+13pJ

Chip leakage Energy is: 3.66070e+10pJ
Chip leakage Power is: 300.400uW

******************** Breakdown of Latency and Dynamic Energy ********************

ADC readLatency is : 7.07250e+10ns
Accumulation Circuits readLatency is : 3.99523e+10ns
Synaptic Array readLatency is : 7.07522e+10ns
Buffer readLatency is : 4.62702e+12ns
Interconnect readLatency is : 1.63578e+11ns
Weight Gradient Calculation readLatency is : 1.69573e+12ns
Weight Update writeLatency is : 6.58568e+09ns
DRAM data transfer Latency is : 5.40782e+10ns

ADC readDynamicEnergy is : 7.81345e+12pJ
Accumulation Circuits readDynamicEnergy is : 6.74651e+11pJ
Synaptic Array readDynamicEnergy is : 1.04271e+11pJ
Buffer readDynamicEnergy is : 4.73283e+11pJ
Interconnect readDynamicEnergy is : 1.40472e+12pJ
Weight Gradient Calculation readDynamicEnergy is : 6.31917e+13pJ
Weight Update writeDynamicEnergy is : 3.93425e+08pJ
DRAM data transfer DynamicEnergy is : 1.95950e+14pJ

******************** Breakdown of Latency and Dynamic Energy ********************

----------------------------Chip layer-by-layer Performance----------------------------
Energy Efficiency TOPS/W : 323.609205
Throughput FPS : 5.3660731
Throughput TOPS : 499.518410

Peak Energy Efficiency TOPS/W : 1216.94645
Peak Throughput FPS : 62.6762110
Peak Throughput TOPS : 1719.31685

---------------------------- Hardware Performance Done ----------------------------

