#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fb75fd04280 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fb75fd043f0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fb75fd16880_0 .var "a", 2 0;
v0x7fb75fd16930_0 .var "b", 2 0;
v0x7fb75fd169c0_0 .var "cin", 0 0;
v0x7fb75fd16ab0_0 .net "cout", 2 0, L_0x7fb75fd18a20;  1 drivers
v0x7fb75fd16b40_0 .var/i "mismatch_count", 31 0;
v0x7fb75fd16c10_0 .net "sum", 2 0, L_0x7fb75fd188b0;  1 drivers
S_0x7fb75fd04510 .scope module, "UUT" "top_module" 2 18, 3 1 0, S_0x7fb75fd04280;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "cout";
    .port_info 4 /OUTPUT 3 "sum";
v0x7fb75fd164b0_0 .net "a", 2 0, v0x7fb75fd16880_0;  1 drivers
v0x7fb75fd16540_0 .net "b", 2 0, v0x7fb75fd16930_0;  1 drivers
v0x7fb75fd165d0_0 .net "cin", 0 0, v0x7fb75fd169c0_0;  1 drivers
v0x7fb75fd16680_0 .net "cout", 2 0, L_0x7fb75fd18a20;  alias, 1 drivers
v0x7fb75fd16710_0 .net "sum", 2 0, L_0x7fb75fd188b0;  alias, 1 drivers
L_0x7fb75fd17380 .part v0x7fb75fd16880_0, 0, 1;
L_0x7fb75fd174a0 .part v0x7fb75fd16930_0, 0, 1;
L_0x7fb75fd17ba0 .part v0x7fb75fd16880_0, 1, 1;
L_0x7fb75fd17cc0 .part v0x7fb75fd16930_0, 1, 1;
L_0x7fb75fd17de0 .part L_0x7fb75fd18a20, 0, 1;
L_0x7fb75fd184f0 .part v0x7fb75fd16880_0, 2, 1;
L_0x7fb75fd18690 .part v0x7fb75fd16930_0, 2, 1;
L_0x7fb75fd180a0 .part L_0x7fb75fd18a20, 1, 1;
L_0x7fb75fd188b0 .concat8 [ 1 1 1 0], L_0x7fb75fd16d90, L_0x7fb75fd17630, L_0x7fb75fd17f20;
L_0x7fb75fd18a20 .concat8 [ 1 1 1 0], L_0x7fb75fd17230, L_0x7fb75fd17a50, L_0x7fb75fd183a0;
S_0x7fb75fd04700 .scope module, "fa0" "full_adder" 3 8, 3 36 0, S_0x7fb75fd04510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fb75fd16ca0 .functor XOR 1, L_0x7fb75fd17380, L_0x7fb75fd174a0, C4<0>, C4<0>;
L_0x7fb75fd16d90 .functor XOR 1, L_0x7fb75fd16ca0, v0x7fb75fd169c0_0, C4<0>, C4<0>;
L_0x7fb75fd16e80 .functor AND 1, L_0x7fb75fd17380, L_0x7fb75fd174a0, C4<1>, C4<1>;
L_0x7fb75fd16f90 .functor AND 1, L_0x7fb75fd174a0, v0x7fb75fd169c0_0, C4<1>, C4<1>;
L_0x7fb75fd170a0 .functor OR 1, L_0x7fb75fd16e80, L_0x7fb75fd16f90, C4<0>, C4<0>;
L_0x7fb75fd171c0 .functor AND 1, L_0x7fb75fd17380, v0x7fb75fd169c0_0, C4<1>, C4<1>;
L_0x7fb75fd17230 .functor OR 1, L_0x7fb75fd170a0, L_0x7fb75fd171c0, C4<0>, C4<0>;
v0x7fb75fd04970_0 .net *"_ivl_0", 0 0, L_0x7fb75fd16ca0;  1 drivers
v0x7fb75fd14a10_0 .net *"_ivl_10", 0 0, L_0x7fb75fd171c0;  1 drivers
v0x7fb75fd14ab0_0 .net *"_ivl_4", 0 0, L_0x7fb75fd16e80;  1 drivers
v0x7fb75fd14b60_0 .net *"_ivl_6", 0 0, L_0x7fb75fd16f90;  1 drivers
v0x7fb75fd14c10_0 .net *"_ivl_8", 0 0, L_0x7fb75fd170a0;  1 drivers
v0x7fb75fd14d00_0 .net "a", 0 0, L_0x7fb75fd17380;  1 drivers
v0x7fb75fd14da0_0 .net "b", 0 0, L_0x7fb75fd174a0;  1 drivers
v0x7fb75fd14e40_0 .net "cin", 0 0, v0x7fb75fd169c0_0;  alias, 1 drivers
v0x7fb75fd14ee0_0 .net "cout", 0 0, L_0x7fb75fd17230;  1 drivers
v0x7fb75fd14ff0_0 .net "sum", 0 0, L_0x7fb75fd16d90;  1 drivers
S_0x7fb75fd15100 .scope module, "fa1" "full_adder" 3 17, 3 36 0, S_0x7fb75fd04510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fb75fd175c0 .functor XOR 1, L_0x7fb75fd17ba0, L_0x7fb75fd17cc0, C4<0>, C4<0>;
L_0x7fb75fd17630 .functor XOR 1, L_0x7fb75fd175c0, L_0x7fb75fd17de0, C4<0>, C4<0>;
L_0x7fb75fd176e0 .functor AND 1, L_0x7fb75fd17ba0, L_0x7fb75fd17cc0, C4<1>, C4<1>;
L_0x7fb75fd177f0 .functor AND 1, L_0x7fb75fd17cc0, L_0x7fb75fd17de0, C4<1>, C4<1>;
L_0x7fb75fd178a0 .functor OR 1, L_0x7fb75fd176e0, L_0x7fb75fd177f0, C4<0>, C4<0>;
L_0x7fb75fd179e0 .functor AND 1, L_0x7fb75fd17ba0, L_0x7fb75fd17de0, C4<1>, C4<1>;
L_0x7fb75fd17a50 .functor OR 1, L_0x7fb75fd178a0, L_0x7fb75fd179e0, C4<0>, C4<0>;
v0x7fb75fd15340_0 .net *"_ivl_0", 0 0, L_0x7fb75fd175c0;  1 drivers
v0x7fb75fd153d0_0 .net *"_ivl_10", 0 0, L_0x7fb75fd179e0;  1 drivers
v0x7fb75fd15470_0 .net *"_ivl_4", 0 0, L_0x7fb75fd176e0;  1 drivers
v0x7fb75fd15530_0 .net *"_ivl_6", 0 0, L_0x7fb75fd177f0;  1 drivers
v0x7fb75fd155e0_0 .net *"_ivl_8", 0 0, L_0x7fb75fd178a0;  1 drivers
v0x7fb75fd156d0_0 .net "a", 0 0, L_0x7fb75fd17ba0;  1 drivers
v0x7fb75fd15770_0 .net "b", 0 0, L_0x7fb75fd17cc0;  1 drivers
v0x7fb75fd15810_0 .net "cin", 0 0, L_0x7fb75fd17de0;  1 drivers
v0x7fb75fd158b0_0 .net "cout", 0 0, L_0x7fb75fd17a50;  1 drivers
v0x7fb75fd159c0_0 .net "sum", 0 0, L_0x7fb75fd17630;  1 drivers
S_0x7fb75fd15ad0 .scope module, "fa2" "full_adder" 3 26, 3 36 0, S_0x7fb75fd04510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fb75fd17770 .functor XOR 1, L_0x7fb75fd184f0, L_0x7fb75fd18690, C4<0>, C4<0>;
L_0x7fb75fd17f20 .functor XOR 1, L_0x7fb75fd17770, L_0x7fb75fd180a0, C4<0>, C4<0>;
L_0x7fb75fd18010 .functor AND 1, L_0x7fb75fd184f0, L_0x7fb75fd18690, C4<1>, C4<1>;
L_0x7fb75fd18140 .functor AND 1, L_0x7fb75fd18690, L_0x7fb75fd180a0, C4<1>, C4<1>;
L_0x7fb75fd181f0 .functor OR 1, L_0x7fb75fd18010, L_0x7fb75fd18140, C4<0>, C4<0>;
L_0x7fb75fd18330 .functor AND 1, L_0x7fb75fd184f0, L_0x7fb75fd180a0, C4<1>, C4<1>;
L_0x7fb75fd183a0 .functor OR 1, L_0x7fb75fd181f0, L_0x7fb75fd18330, C4<0>, C4<0>;
v0x7fb75fd15d10_0 .net *"_ivl_0", 0 0, L_0x7fb75fd17770;  1 drivers
v0x7fb75fd15da0_0 .net *"_ivl_10", 0 0, L_0x7fb75fd18330;  1 drivers
v0x7fb75fd15e50_0 .net *"_ivl_4", 0 0, L_0x7fb75fd18010;  1 drivers
v0x7fb75fd15f10_0 .net *"_ivl_6", 0 0, L_0x7fb75fd18140;  1 drivers
v0x7fb75fd15fc0_0 .net *"_ivl_8", 0 0, L_0x7fb75fd181f0;  1 drivers
v0x7fb75fd160b0_0 .net "a", 0 0, L_0x7fb75fd184f0;  1 drivers
v0x7fb75fd16150_0 .net "b", 0 0, L_0x7fb75fd18690;  1 drivers
v0x7fb75fd161f0_0 .net "cin", 0 0, L_0x7fb75fd180a0;  1 drivers
v0x7fb75fd16290_0 .net "cout", 0 0, L_0x7fb75fd183a0;  1 drivers
v0x7fb75fd163a0_0 .net "sum", 0 0, L_0x7fb75fd17f20;  1 drivers
    .scope S_0x7fb75fd04280;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb75fd16b40_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb75fd16880_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb75fd16930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb75fd169c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb75fd16ab0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7fb75fd16c10_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 27 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fb75fd16ab0_0, v0x7fb75fd16c10_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fb75fd16b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb75fd16b40_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 32 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb75fd16880_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb75fd16930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb75fd169c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb75fd16ab0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7fb75fd16c10_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 39 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fb75fd16ab0_0, v0x7fb75fd16c10_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fb75fd16b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb75fd16b40_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 44 "$display", "Test 1 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb75fd16880_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb75fd16930_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb75fd169c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb75fd16ab0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7fb75fd16c10_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 51 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fb75fd16ab0_0, v0x7fb75fd16c10_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fb75fd16b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb75fd16b40_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 56 "$display", "Test 2 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb75fd16880_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb75fd16930_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb75fd169c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb75fd16ab0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7fb75fd16c10_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 63 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fb75fd16ab0_0, v0x7fb75fd16c10_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fb75fd16b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb75fd16b40_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 68 "$display", "Test 3 passed!" {0 0 0};
T_0.10 ;
    %load/vec4 v0x7fb75fd16b40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 72 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 74 "$display", "%0d mismatches out of %0d total tests.", v0x7fb75fd16b40_0, 32'sb00000000000000000000000000000100 {0 0 0};
T_0.13 ;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Adder3_0_tb.v";
    "RoEm/modules/Adder3.v";
