.id 0xF043C000
.type MODULE
.size 0x200
.name DIFv1
.qemu pmb887x-dif-v1
.descr DIF (Display Interface)

.irq	TX
.irq	RX
.irq	ERR
.irq	TMO

.gpio	SCLK
.gpio	MTSR
.gpio	MRST
.gpio	RS
.gpio	CS
.gpio	RESET

CLC			0x00
	*MOD_CLC

PISEL		0x04	Port Input Select Register
	MRIS	0	1	Master Mode Receive Input Select
	SRIS	1	1	Slave Mode Receive Input Select
	SCIS	2	1	Slave Mode Clock Input Select
	SLSIS	3	3	Slave Mode Slave Select Input Selection
	STIP	8	1	Slave Transmit Idle State Polarity

ID			0x08
	*MOD_ID

CON			0x10	Control Register
# EN=0 (Programing Mode)
	HB		4	1	Heading Bit Control
		LSB=0
		MSB=1
	PH		5	1	Clock Phase Control (CPHA)
		0=0
		1=1
	PO		6	1	Clock Polarity Control (CPOL)
		0=0
		1=1
	LB		7	1	Loop-Back Control
	TEN		8	1	Transmit Error Enable
	REN		9	1	Receive Error Enable
	PEN		10	1	Phase Error Enable
	BEN		11	1	Baud Rate Error Enable
	AREN	12	1	Automatic Reset Enable
	LOCK	13	1	Lock bit for the 8 MSB bits of the Transmist data register
	BM		16	4	Data Width Selection
		1=0
		2=1
		3=2
		4=3
		5=4
		6=5
		7=6
		8=7
		9=8
		10=9
		11=10
		12=11
		13=12
		14=13
		15=14
		16=15
# EN=1 (Operating Mode)
	TE		8	1	Transmit Error Flag
	RE		9	1	Receive Error Flag
	PE		10	1	Phase Error Flag
	BE		11	1	Baud Rate Error Flag
	BSY		12	1	Busy Flag
	BC		16	4	Bit Count Status
# Common flags
	MS		14	1	Master Select
		SLAVE=0
		MASTER=1
	EN		15	1	Enable Bit

BR			0x14	Baud Rate Timer Reload Register
	BR_VALUE	0	16	Baud Rate Timer/Reload Register Value

TB			0x20	Transmit Buffer Register
	TB_VALUE	0	16	Transmit Data Register Value

RB			0x24	Receive Buffer Register
	RB_VALUE	0	16	Receive Data Register Value

RXFCON		0x30	Receive FIFO Control Register
	RXFEN	0	1	Receive FIFO Enable
	RXFLU	1	1	Receive FIFO Flush
	RXTMEN	2	1	Receive FIFO Transparent Mode Enable
	RXFITL	8	6	Receive FIFO Interrupt Trigger Level

TXFCON		0x34
	TXFEN	0	1	Receive FIFO Enable
	TXFLU	1	1	Receive FIFO Flush
	TXTMEN	2	1	Receive FIFO Transparent Mode Enable
	TXFITL	8	6	Receive FIFO Interrupt Trigger Level

FSTAT		0x38
	RXFFL	0	6	Receive FIFO Filling Level
	TXFFL	8	6	Transmit FIFO Filling Level

UNK0		0x40
UNK1		0x44

IMSC		0x48
	TX				0	1	Transmit interrupt mask
	RX				1	1	Receive interrupt mask
	ERR				3	1	Error interrupt mask
	TB				4	1	Transmit buffer interrupt mask

RIS			0x4C
	TX				0	1	Transmit interrupt raw status
	RX				1	1	Receive interrupt raw status
	ERR				2	1	Error interrupt raw status
	TB				3	1	Transmit buffer raw interrupt status

MIS			0x50
	TX				0	1	Transmit interrupt status
	RX				1	1	Receive interrupt status
	ERR				2	1	Error interrupt status
	TB				3	1	Transmit buffer interrupt status

ICR			0x54
	TX				0	1	Transmit interrupt mask
	RX				1	1	Receive interrupt mask
	ERR				2	1	Error interrupt mask
	TB				3	1	Transmit buffer interrupt mask

ISR			0x58
	TX				0	1	Transmit interrupt set
	RX				1	1	Receive interrupt set
	ERR				2	1	Error interrupt set
	TB				3	1	Transmit buffer interrupt set

DMACON		0x5C
	TX				0	1	Transmit DMA Enable. If this bit is set to 1, DMA for the transmit FIFO is enabled
	RX				1	1	Receive DMA Enable. If this bit is set to 1, DMA for the receive FIFO is enabled.

UNK2		0x60

PBCCON		0x70	Pixel-Bit Conversion Register
	PBBCONV_MODE	0	1

BMREG0		0x74	Bit Multiplex Configuration Register 0
	MUX0	0	5
	MUX1	5	5
	MUX2	10	5
	MUX3	16	5
	MUX4	21	5
	MUX5	26	5

BMREG1		0x78	Bit Multiplex Configuration Register 1
	MUX6	0	5
	MUX7	5	5
	MUX8	10	5
	MUX9	16	5
	MUX10	21	5
	MUX11	26	5

BMREG2		0x7C	Bit Multiplex Configuration Register 2
	MUX12	0	5
	MUX13	5	5
	MUX14	10	5
	MUX15	16	5
	MUX16	21	5
	MUX17	26	5

BMREG3		0x80	Bit Multiplex Configuration Register 3
	MUX18	0	5
	MUX19	5	5
	MUX20	10	5
	MUX21	16	5
	MUX22	21	5
	MUX23	26	5

BMREG4		0x84	Bit Multiplex Configuration Register 4
	MUX24	0	5
	MUX25	5	5
	MUX26	10	5
	MUX27	16	5
	MUX28	21	5
	MUX29	26	5

BMREG5		0x88	Bit Multiplex Configuration Register 5
	MUX30	0	5
	MUX31	5	5

BCREG		0x8C	Bit Clamp Value Register
	B0		0	1
	B1		2	1
	B2		4	1
	B3		6	1
	B4		8	1
	B5		10	1
	B6		12	1
	B7		14	1
	B8		16	1
	B9		18	1
	B10		20	1
	B11		22	1
	B12		24	1
	B13		26	1
	B14		28	1
	B15		30	1
	B16		0	1
	B17		2	1
	B18		4	1
	B19		6	1
	B20		8	1
	B21		10	1
	B22		12	1
	B23		14	1
	B24		16	1
	B25		18	1
	B26		20	1
	B27		22	1
	B28		24	1
	B29		26	1
	B30		28	1
	B31		30	1

BCSEL0		0x90	Bit Control Register 0
	B0		0	2
	B1		2	2
	B2		4	2
	B3		6	2
	B4		8	2
	B5		10	2
	B6		12	2
	B7		14	2
	B8		16	2
	B9		18	2
	B10		20	2
	B11		22	2
	B12		24	2
	B13		26	2
	B14		28	2
	B15		30	2

BCSEL1		0x94	Bit Control Register 1
	B16		0	2
	B17		2	2
	B18		4	2
	B19		6	2
	B20		8	2
	B21		10	2
	B22		12	2
	B23		14	2
	B24		16	2
	B25		18	2
	B26		20	2
	B27		22	2
	B28		24	2
	B29		26	2
	B30		28	2
	B31		30	2

UNK3		0x98

UNK4		0x9C

