// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=64, blocks_per_sm=16

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception6721[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 64, 1, 1
.minnctapersm 16
{
	.reg .pred 	%p<364>;
	.reg .b16 	%rs<102>;
	.reg .b32 	%r<3058>;
	.reg .f32 	%f<689>;
	.reg .b64 	%rd<667>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r303, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd73, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r310, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r310, 99327;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L19
	ld.param.u64 	%rd74, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r304, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 6;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r311, %r2, %r3;
	or.b32  	%r312, %r311, %r5;
	mul.wide.u32 	%rd80, %r312, 4;
	add.s64 	%rd4, %rd74, %rd80;
	mov.u32 	%r313, 1;
	st.global.u32 	[%rd4], %r313;
	setp.gt.u32 	%p2, %r304, 8191;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L119
	ld.param.u32 	%r305, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r305, %r304;
	setp.gt.s32 	%p4, %r305, 16383;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L126
	ld.param.u32 	%r306, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r314, %r305, %r304;
	and.b32  	%r315, %r314, 255;
	setp.ne.s32 	%p6, %r315, 0;
	setp.gt.u32 	%p7, %r306, 4095;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L137
	ld.param.u32 	%r307, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r307, %r306;
	setp.gt.s32 	%p10, %r307, 8191;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L144
	sub.s32 	%r316, %r307, %r306;
	add.s32 	%r317, %r316, 3;
	and.b32  	%r318, %r317, 127;
	setp.eq.s32 	%p12, %r318, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r308, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r308, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r309, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r308, %r309;
	setp.lt.s32 	%p15, %r309, 17;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %L386
	mov.f32 	%f110, 0f40000000;
	mov.f32 	%f111, 0f40E00000;
	div.approx.f32 	%f1, %f111, %f110;
	neg.f32 	%f112, %f1;
	div.approx.f32 	%f3, %f112, %f110;
	setp.eq.f32 	%p22, %f3, 0f00000000;
	mov.f32 	%f109, 0f3F800000;
	mov.f32 	%f665, %f109;
	@%p22 bra 	$L__BB0_13;
// %bb.12:                              // %L423
	sin.approx.f32 	%f141, %f3;
	div.approx.f32 	%f665, %f141, %f3;
$L__BB0_13:                             // %L426
	sub.f32 	%f144, %f109, %f1;
	div.approx.f32 	%f8, %f144, %f110;
	setp.eq.f32 	%p28, %f8, 0f00000000;
	mov.f32 	%f666, %f109;
	@%p28 bra 	$L__BB0_15;
// %bb.14:                              // %L441
	sin.approx.f32 	%f174, %f8;
	div.approx.f32 	%f666, %f174, %f8;
$L__BB0_15:                             // %L444
	sub.f32 	%f179, %f110, %f1;
	div.approx.f32 	%f12, %f179, %f110;
	setp.eq.f32 	%p34, %f12, 0f00000000;
	mov.f32 	%f667, %f109;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L481
	sin.approx.f32 	%f208, %f12;
	div.approx.f32 	%f667, %f208, %f12;
$L__BB0_17:                             // %L484
	mov.f32 	%f211, 0f40400000;
	sub.f32 	%f212, %f211, %f1;
	div.approx.f32 	%f17, %f212, %f110;
	setp.eq.f32 	%p40, %f17, 0f00000000;
	mov.f32 	%f668, %f109;
	@%p40 bra 	$L__BB0_19;
// %bb.18:                              // %L499
	sin.approx.f32 	%f242, %f17;
	div.approx.f32 	%f668, %f242, %f17;
$L__BB0_19:                             // %L502
	mov.f32 	%f246, 0f40800000;
	sub.f32 	%f247, %f246, %f1;
	div.approx.f32 	%f21, %f247, %f110;
	setp.eq.f32 	%p46, %f21, 0f00000000;
	mov.f32 	%f669, %f109;
	@%p46 bra 	$L__BB0_21;
// %bb.20:                              // %L539
	sin.approx.f32 	%f277, %f21;
	div.approx.f32 	%f669, %f277, %f21;
$L__BB0_21:                             // %L542
	mov.f32 	%f280, 0f40A00000;
	sub.f32 	%f281, %f280, %f1;
	div.approx.f32 	%f26, %f281, %f110;
	setp.eq.f32 	%p52, %f26, 0f00000000;
	mov.f32 	%f670, %f109;
	@%p52 bra 	$L__BB0_23;
// %bb.22:                              // %L557
	sin.approx.f32 	%f311, %f26;
	div.approx.f32 	%f670, %f311, %f26;
$L__BB0_23:                             // %L560
	mov.f32 	%f315, 0f40C00000;
	sub.f32 	%f316, %f315, %f1;
	div.approx.f32 	%f30, %f316, %f110;
	setp.eq.f32 	%p58, %f30, 0f00000000;
	mov.f32 	%f671, %f109;
	@%p58 bra 	$L__BB0_25;
// %bb.24:                              // %L597
	sin.approx.f32 	%f346, %f30;
	div.approx.f32 	%f671, %f346, %f30;
$L__BB0_25:                             // %L600
	mov.f32 	%f138, 0f00000000;
	sub.f32 	%f350, %f111, %f1;
	div.approx.f32 	%f35, %f350, %f110;
	setp.eq.f32 	%p64, %f35, 0f00000000;
	mov.f32 	%f672, %f109;
	@%p64 bra 	$L__BB0_27;
// %bb.26:                              // %L615
	sin.approx.f32 	%f380, %f35;
	div.approx.f32 	%f672, %f380, %f35;
$L__BB0_27:                             // %L618
	div.approx.f32 	%f38, %f138, %f110;
	abs.f32 	%f39, %f38;
	setp.lt.f32 	%p79, %f39, 0f40000000;
	mov.f32 	%f683, %f39;
	@%p79 bra 	$L__BB0_78;
// %bb.28:
	setp.gtu.f32 	%p80, %f39, 0f4B800000;
	@%p80 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_29;
$L__BB0_74:
	mov.b32 	%r156, %f39;
	and.b32  	%r411, %r156, 8388607;
	or.b32  	%r3054, %r411, 1065353216;
	mov.b32 	%f682, %r3054;
	add.s32 	%r412, %r156, -1073741824;
	and.b32  	%r3055, %r412, -8388608;
	setp.eq.s32 	%p86, %r3055, 0;
	@%p86 bra 	$L__BB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i976.preheader
	mov.f32 	%f457, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f456,%f457;
	// end inline asm
$L__BB0_76:                             // %__nv_fmaf_rn.exit4.i.i.i976
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r413, %r3055, 192937984;
	add.s32 	%r414, %r3054, %r413;
	mov.b32 	%f458, %r414;
	mul.f32 	%f459, %f456, %f458;
	sub.f32 	%f460, %f458, %f459;
	fma.rn.f32 	%f461, %f460, %f456, %f459;
	sub.f32 	%f462, %f458, %f461;
	fma.rz.f32 	%f463, %f462, %f456, %f461;
	cvt.rzi.f32.f32 	%f464, %f463;
	sub.f32 	%f682, %f458, %f464;
	sub.s32 	%r3055, %r3055, %r413;
	mov.b32 	%r3054, %f682;
	setp.ne.s32 	%p87, %r3055, 0;
	setp.ne.s32 	%p88, %r3054, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_76;
$L__BB0_77:                             // %__internal_fmodf_slowpath_mod.exit.i.i978
	setp.gt.u32 	%p90, %r156, 2139095039;
	selp.f32 	%f465, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f466, %f682, 0f34000000;
	mul.f32 	%f683, %f465, %f466;
	bra.uni 	$L__BB0_78;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i955
	div.approx.f32 	%f449, %f39, %f110;
	cvt.rzi.f32.f32 	%f681, %f449;
	fma.rn.f32 	%f73, %f681, 0fC0000000, %f39;
	mov.b32 	%r155, %f73;
	setp.lt.u32 	%p81, %r155, 1073741824;
	@%p81 bra 	$L__BB0_73;
// %bb.30:
	setp.lt.u32 	%p82, %r155, -2147483647;
	@%p82 bra 	$L__BB0_71;
// %bb.31:
	add.f32 	%f454, %f681, 0fBF800000;
	setp.lt.f32 	%p85, %f73, 0fC0000000;
	add.f32 	%f455, %f454, 0fBF800000;
	selp.f32 	%f681, %f455, %f454, %p85;
	bra.uni 	$L__BB0_73;
$L__BB0_71:
	add.f32 	%f681, %f681, 0f3F800000;
	setp.ltu.f32 	%p83, %f73, 0f40800000;
	@%p83 bra 	$L__BB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i959
	add.f32 	%f450, %f681, 0f3F800000;
	fma.rn.f32 	%f452, %f110, 0fC0400000, %f73;
	setp.ge.f32 	%p84, %f452, 0f00000000;
	add.f32 	%f453, %f450, 0f3F800000;
	selp.f32 	%f681, %f453, %f450, %p84;
$L__BB0_73:                             // %__internal_fmodf_fastpath_quot.exit.i.i962
	fma.rn.f32 	%f683, %f681, 0fC0000000, %f39;
$L__BB0_78:                             // %__internal_fmodf_kernel.exit.i981
	shl.b32 	%r13, %r3, 29;
	abs.f32 	%f467, %f683;
	setp.gtu.f32 	%p91, %f467, 0f7F800000;
	@%p91 bra 	$L__BB0_80;
// %bb.79:
	mov.b32 	%r415, %f38;
	and.b32  	%r416, %r415, -2147483648;
	mov.b32 	%r417, %f683;
	or.b32  	%r418, %r416, %r417;
	mov.b32 	%f683, %r418;
$L__BB0_80:                             // %__nv_fmodf.exit982
	shr.s32 	%r427, %r13, 28;
	and.b32  	%r428, %r427, -8;
	cvt.rn.f32.s32 	%f500, %r428;
	div.approx.f32 	%f90, %f500, %f110;
	abs.f32 	%f675, %f90;
	setp.lt.f32 	%p100, %f675, 0f40000000;
	@%p100 bra 	$L__BB0_43;
// %bb.32:
	setp.gtu.f32 	%p101, %f675, 0f4B800000;
	@%p101 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_33;
$L__BB0_39:
	mov.b32 	%r18, %f675;
	and.b32  	%r429, %r18, 8388607;
	or.b32  	%r3043, %r429, 1065353216;
	mov.b32 	%f674, %r3043;
	add.s32 	%r430, %r18, -1073741824;
	and.b32  	%r3044, %r430, -8388608;
	setp.eq.s32 	%p107, %r3044, 0;
	@%p107 bra 	$L__BB0_42;
// %bb.40:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f511, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f510,%f511;
	// end inline asm
$L__BB0_41:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r431, %r3044, 192937984;
	add.s32 	%r432, %r3043, %r431;
	mov.b32 	%f512, %r432;
	mul.f32 	%f513, %f510, %f512;
	sub.f32 	%f514, %f512, %f513;
	fma.rn.f32 	%f515, %f514, %f510, %f513;
	sub.f32 	%f516, %f512, %f515;
	fma.rz.f32 	%f517, %f516, %f510, %f515;
	cvt.rzi.f32.f32 	%f518, %f517;
	sub.f32 	%f674, %f512, %f518;
	sub.s32 	%r3044, %r3044, %r431;
	mov.b32 	%r3043, %f674;
	setp.ne.s32 	%p108, %r3044, 0;
	setp.ne.s32 	%p109, %r3043, 0;
	and.pred  	%p110, %p108, %p109;
	@%p110 bra 	$L__BB0_41;
$L__BB0_42:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p111, %r18, 2139095039;
	selp.f32 	%f519, 0f7FFFFFFF, 0f4B800000, %p111;
	mul.f32 	%f520, %f674, 0f34000000;
	mul.f32 	%f675, %f519, %f520;
	bra.uni 	$L__BB0_43;
$L__BB0_33:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f503, %f675, %f110;
	cvt.rzi.f32.f32 	%f673, %f503;
	fma.rn.f32 	%f41, %f673, 0fC0000000, %f675;
	mov.b32 	%r17, %f41;
	setp.lt.u32 	%p102, %r17, 1073741824;
	@%p102 bra 	$L__BB0_38;
// %bb.34:
	setp.lt.u32 	%p103, %r17, -2147483647;
	@%p103 bra 	$L__BB0_36;
// %bb.35:
	add.f32 	%f508, %f673, 0fBF800000;
	setp.lt.f32 	%p106, %f41, 0fC0000000;
	add.f32 	%f509, %f508, 0fBF800000;
	selp.f32 	%f673, %f509, %f508, %p106;
	bra.uni 	$L__BB0_38;
$L__BB0_36:
	add.f32 	%f673, %f673, 0f3F800000;
	setp.ltu.f32 	%p104, %f41, 0f40800000;
	@%p104 bra 	$L__BB0_38;
// %bb.37:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f504, %f673, 0f3F800000;
	fma.rn.f32 	%f506, %f110, 0fC0400000, %f41;
	setp.ge.f32 	%p105, %f506, 0f00000000;
	add.f32 	%f507, %f504, 0f3F800000;
	selp.f32 	%f673, %f507, %f504, %p105;
$L__BB0_38:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f675, %f673, 0fC0000000, %f675;
$L__BB0_43:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f521, %f675;
	setp.gtu.f32 	%p112, %f521, 0f7F800000;
	@%p112 bra 	$L__BB0_45;
// %bb.44:
	mov.b32 	%r433, %f90;
	and.b32  	%r434, %r433, -2147483648;
	mov.b32 	%r435, %f675;
	or.b32  	%r436, %r434, %r435;
	mov.b32 	%f675, %r436;
$L__BB0_45:                             // %__nv_fmodf.exit
	mov.f32 	%f556, 0f3F800000;
	div.approx.f32 	%f55, %f138, %f556;
	abs.f32 	%f679, %f55;
	setp.lt.f32 	%p120, %f679, 0f40000000;
	setp.gtu.f32 	%p363, %f679, 0f4B800000;
	mov.f32 	%f687, %f679;
	@%p120 bra 	$L__BB0_88;
// %bb.46:
	@%p363 bra 	$L__BB0_84;
	bra.uni 	$L__BB0_47;
$L__BB0_84:
	mov.b32 	%r164, %f679;
	and.b32  	%r461, %r164, 8388607;
	or.b32  	%r3056, %r461, 1065353216;
	mov.b32 	%f686, %r3056;
	add.s32 	%r462, %r164, -1073741824;
	and.b32  	%r3057, %r462, -8388608;
	setp.eq.s32 	%p127, %r3057, 0;
	@%p127 bra 	$L__BB0_87;
// %bb.85:                              // %__nv_fmaf_rn.exit4.i.i.i1007.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f565,%f556;
	// end inline asm
$L__BB0_86:                             // %__nv_fmaf_rn.exit4.i.i.i1007
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r463, %r3057, 192937984;
	add.s32 	%r464, %r3056, %r463;
	mov.b32 	%f567, %r464;
	mul.f32 	%f568, %f565, %f567;
	sub.f32 	%f569, %f567, %f568;
	fma.rn.f32 	%f570, %f569, %f565, %f568;
	sub.f32 	%f571, %f567, %f570;
	fma.rz.f32 	%f572, %f571, %f565, %f570;
	cvt.rzi.f32.f32 	%f573, %f572;
	sub.f32 	%f686, %f567, %f573;
	sub.s32 	%r3057, %r3057, %r463;
	mov.b32 	%r3056, %f686;
	setp.ne.s32 	%p128, %r3057, 0;
	setp.ne.s32 	%p129, %r3056, 0;
	and.pred  	%p130, %p128, %p129;
	@%p130 bra 	$L__BB0_86;
$L__BB0_87:                             // %__internal_fmodf_slowpath_mod.exit.i.i1009
	setp.gt.u32 	%p131, %r164, 2139095039;
	selp.f32 	%f574, 0f7FFFFFFF, 0f4B800000, %p131;
	mul.f32 	%f575, %f686, 0f34000000;
	mul.f32 	%f687, %f574, %f575;
	bra.uni 	$L__BB0_88;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i986
	div.approx.f32 	%f558, %f679, %f110;
	cvt.rzi.f32.f32 	%f685, %f558;
	fma.rn.f32 	%f93, %f685, 0fC0000000, %f679;
	mov.b32 	%r163, %f93;
	setp.lt.u32 	%p122, %r163, 1073741824;
	@%p122 bra 	$L__BB0_83;
// %bb.48:
	setp.lt.u32 	%p123, %r163, -2147483647;
	@%p123 bra 	$L__BB0_81;
// %bb.49:
	add.f32 	%f563, %f685, 0fBF800000;
	setp.lt.f32 	%p126, %f93, 0fC0000000;
	add.f32 	%f564, %f563, 0fBF800000;
	selp.f32 	%f685, %f564, %f563, %p126;
	bra.uni 	$L__BB0_83;
$L__BB0_81:
	add.f32 	%f685, %f685, 0f3F800000;
	setp.ltu.f32 	%p124, %f93, 0f40800000;
	@%p124 bra 	$L__BB0_83;
// %bb.82:                              // %__nv_fmaf_rn.exit.i.i.i990
	add.f32 	%f559, %f685, 0f3F800000;
	fma.rn.f32 	%f561, %f110, 0fC0400000, %f93;
	setp.ge.f32 	%p125, %f561, 0f00000000;
	add.f32 	%f562, %f559, 0f3F800000;
	selp.f32 	%f685, %f562, %f559, %p125;
$L__BB0_83:                             // %__internal_fmodf_fastpath_quot.exit.i.i993
	fma.rn.f32 	%f687, %f685, 0fC0000000, %f679;
$L__BB0_88:                             // %__internal_fmodf_kernel.exit.i1012
	abs.f32 	%f576, %f687;
	setp.gtu.f32 	%p132, %f576, 0f7F800000;
	mov.b32 	%r465, %f55;
	and.b32  	%r171, %r465, -2147483648;
	@%p132 bra 	$L__BB0_90;
// %bb.89:
	mov.b32 	%r466, %f687;
	or.b32  	%r467, %r171, %r466;
	mov.b32 	%f687, %r467;
$L__BB0_90:                             // %__nv_fmodf.exit1013
	@%p120 bra 	$L__BB0_61;
// %bb.50:
	@%p363 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_51;
$L__BB0_57:
	mov.b32 	%r35, %f679;
	and.b32  	%r476, %r35, 8388607;
	or.b32  	%r3045, %r476, 1065353216;
	mov.b32 	%f678, %r3045;
	add.s32 	%r477, %r35, -1073741824;
	and.b32  	%r3046, %r477, -8388608;
	setp.eq.s32 	%p148, %r3046, 0;
	@%p148 bra 	$L__BB0_60;
// %bb.58:                              // %__nv_fmaf_rn.exit4.i.i.i945.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f618,%f556;
	// end inline asm
$L__BB0_59:                             // %__nv_fmaf_rn.exit4.i.i.i945
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r478, %r3046, 192937984;
	add.s32 	%r479, %r3045, %r478;
	mov.b32 	%f620, %r479;
	mul.f32 	%f621, %f618, %f620;
	sub.f32 	%f622, %f620, %f621;
	fma.rn.f32 	%f623, %f622, %f618, %f621;
	sub.f32 	%f624, %f620, %f623;
	fma.rz.f32 	%f625, %f624, %f618, %f623;
	cvt.rzi.f32.f32 	%f626, %f625;
	sub.f32 	%f678, %f620, %f626;
	sub.s32 	%r3046, %r3046, %r478;
	mov.b32 	%r3045, %f678;
	setp.ne.s32 	%p149, %r3046, 0;
	setp.ne.s32 	%p150, %r3045, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	$L__BB0_59;
$L__BB0_60:                             // %__internal_fmodf_slowpath_mod.exit.i.i947
	setp.gt.u32 	%p152, %r35, 2139095039;
	selp.f32 	%f627, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f628, %f678, 0f34000000;
	mul.f32 	%f679, %f627, %f628;
	bra.uni 	$L__BB0_61;
$L__BB0_51:                             // %__nv_fast_fdividef.exit.i.i.i924
	div.approx.f32 	%f611, %f679, %f110;
	cvt.rzi.f32.f32 	%f677, %f611;
	fma.rn.f32 	%f58, %f677, 0fC0000000, %f679;
	mov.b32 	%r34, %f58;
	setp.lt.u32 	%p143, %r34, 1073741824;
	@%p143 bra 	$L__BB0_56;
// %bb.52:
	setp.lt.u32 	%p144, %r34, -2147483647;
	@%p144 bra 	$L__BB0_54;
// %bb.53:
	add.f32 	%f616, %f677, 0fBF800000;
	setp.lt.f32 	%p147, %f58, 0fC0000000;
	add.f32 	%f617, %f616, 0fBF800000;
	selp.f32 	%f677, %f617, %f616, %p147;
	bra.uni 	$L__BB0_56;
$L__BB0_54:
	add.f32 	%f677, %f677, 0f3F800000;
	setp.ltu.f32 	%p145, %f58, 0f40800000;
	@%p145 bra 	$L__BB0_56;
// %bb.55:                              // %__nv_fmaf_rn.exit.i.i.i928
	add.f32 	%f612, %f677, 0f3F800000;
	fma.rn.f32 	%f614, %f110, 0fC0400000, %f58;
	setp.ge.f32 	%p146, %f614, 0f00000000;
	add.f32 	%f615, %f612, 0f3F800000;
	selp.f32 	%f677, %f615, %f612, %p146;
$L__BB0_56:                             // %__internal_fmodf_fastpath_quot.exit.i.i931
	fma.rn.f32 	%f679, %f677, 0fC0000000, %f679;
$L__BB0_61:                             // %__internal_fmodf_kernel.exit.i950
	abs.f32 	%f629, %f679;
	setp.gtu.f32 	%p153, %f629, 0f7F800000;
	@%p153 bra 	$L__BB0_63;
// %bb.62:
	mov.b32 	%r480, %f679;
	or.b32  	%r481, %r171, %r480;
	mov.b32 	%f679, %r481;
$L__BB0_63:                             // %__nv_fmodf.exit951
	setp.le.s32 	%p162, %r305, %r304;
	mov.u32 	%r3042, 0;
	@%p162 bra 	$L__BB0_70;
// %bb.64:                              // %L971.lr.ph
	mov.f32 	%f113, 0f41100000;
	div.approx.f32 	%f114, %f112, %f113;
	div.approx.f32 	%f146, %f144, %f113;
	div.approx.f32 	%f181, %f179, %f113;
	div.approx.f32 	%f214, %f212, %f113;
	div.approx.f32 	%f249, %f247, %f113;
	div.approx.f32 	%f283, %f281, %f113;
	div.approx.f32 	%f318, %f316, %f113;
	div.approx.f32 	%f352, %f350, %f113;
	abs.f32 	%f115, %f114;
	abs.f32 	%f147, %f146;
	abs.f32 	%f182, %f181;
	abs.f32 	%f215, %f214;
	abs.f32 	%f250, %f249;
	abs.f32 	%f284, %f283;
	abs.f32 	%f319, %f318;
	abs.f32 	%f353, %f352;
	setp.gt.f32 	%p17, %f115, 0f4B800000;
	mul.f32 	%f116, %f114, 0f00000000;
	setp.gt.f32 	%p23, %f147, 0f4B800000;
	mul.f32 	%f148, %f146, 0f00000000;
	setp.gt.f32 	%p29, %f182, 0f4B800000;
	mul.f32 	%f183, %f181, 0f00000000;
	setp.gt.f32 	%p35, %f215, 0f4B800000;
	mul.f32 	%f216, %f214, 0f00000000;
	setp.gt.f32 	%p41, %f250, 0f4B800000;
	mul.f32 	%f251, %f249, 0f00000000;
	setp.gt.f32 	%p47, %f284, 0f4B800000;
	mul.f32 	%f285, %f283, 0f00000000;
	setp.gt.f32 	%p53, %f319, 0f4B800000;
	mul.f32 	%f320, %f318, 0f00000000;
	setp.gt.f32 	%p59, %f353, 0f4B800000;
	mul.f32 	%f354, %f352, 0f00000000;
	selp.f32 	%f117, %f116, %f114, %p17;
	selp.f32 	%f149, %f148, %f146, %p23;
	selp.f32 	%f184, %f183, %f181, %p29;
	selp.f32 	%f217, %f216, %f214, %p35;
	selp.f32 	%f252, %f251, %f249, %p41;
	selp.f32 	%f286, %f285, %f283, %p47;
	selp.f32 	%f321, %f320, %f318, %p53;
	selp.f32 	%f355, %f354, %f352, %p59;
	div.approx.f32 	%f416, %f109, %f110;
	add.f32 	%f468, %f683, %f683;
	add.f32 	%f522, %f675, %f675;
	add.f32 	%f118, %f117, %f117;
	add.f32 	%f150, %f149, %f149;
	add.f32 	%f185, %f184, %f184;
	add.f32 	%f218, %f217, %f217;
	add.f32 	%f253, %f252, %f252;
	add.f32 	%f287, %f286, %f286;
	add.f32 	%f322, %f321, %f321;
	add.f32 	%f356, %f355, %f355;
	add.f32 	%f385, %f38, %f38;
	add.f32 	%f417, %f416, %f416;
	mov.b32 	%r419, %f468;
	mov.b32 	%r449, %f522;
	mov.b32 	%r319, %f118;
	mov.b32 	%r326, %f150;
	mov.b32 	%r336, %f185;
	mov.b32 	%r343, %f218;
	mov.b32 	%r353, %f253;
	mov.b32 	%r360, %f287;
	mov.b32 	%r370, %f322;
	mov.b32 	%r377, %f356;
	mov.b32 	%r393, %f385;
	mov.b32 	%r401, %f417;
	and.b32  	%r420, %r419, -2147483648;
	and.b32  	%r450, %r449, -2147483648;
	and.b32  	%r320, %r319, -2147483648;
	and.b32  	%r327, %r326, -2147483648;
	and.b32  	%r337, %r336, -2147483648;
	and.b32  	%r344, %r343, -2147483648;
	and.b32  	%r354, %r353, -2147483648;
	and.b32  	%r361, %r360, -2147483648;
	and.b32  	%r371, %r370, -2147483648;
	and.b32  	%r378, %r377, -2147483648;
	and.b32  	%r394, %r393, -2147483648;
	and.b32  	%r402, %r401, -2147483648;
	or.b32  	%r421, %r420, 1056964608;
	or.b32  	%r451, %r450, 1056964608;
	add.f32 	%f577, %f687, %f687;
	or.b32  	%r321, %r320, 1056964608;
	or.b32  	%r328, %r327, 1056964608;
	or.b32  	%r338, %r337, 1056964608;
	or.b32  	%r345, %r344, 1056964608;
	or.b32  	%r355, %r354, 1056964608;
	or.b32  	%r362, %r361, 1056964608;
	or.b32  	%r372, %r371, 1056964608;
	or.b32  	%r379, %r378, 1056964608;
	or.b32  	%r395, %r394, 1056964608;
	or.b32  	%r403, %r402, 1056964608;
	mov.b32 	%f469, %r421;
	mov.b32 	%f523, %r451;
	mov.b32 	%r468, %f577;
	mov.b32 	%f119, %r321;
	mov.b32 	%f151, %r328;
	mov.b32 	%f186, %r338;
	mov.b32 	%f219, %r345;
	mov.b32 	%f254, %r355;
	mov.b32 	%f288, %r362;
	mov.b32 	%f323, %r372;
	mov.b32 	%f357, %r379;
	mov.b32 	%f386, %r395;
	mov.b32 	%f418, %r403;
	add.f32 	%f470, %f468, %f469;
	abs.f32 	%f472, %f468;
	add.f32 	%f524, %f522, %f523;
	abs.f32 	%f526, %f522;
	and.b32  	%r469, %r468, -2147483648;
	add.f32 	%f120, %f118, %f119;
	abs.f32 	%f122, %f118;
	add.f32 	%f152, %f150, %f151;
	abs.f32 	%f154, %f150;
	add.f32 	%f187, %f185, %f186;
	abs.f32 	%f189, %f185;
	add.f32 	%f220, %f218, %f219;
	abs.f32 	%f222, %f218;
	add.f32 	%f255, %f253, %f254;
	abs.f32 	%f257, %f253;
	add.f32 	%f289, %f287, %f288;
	abs.f32 	%f291, %f287;
	add.f32 	%f324, %f322, %f323;
	abs.f32 	%f326, %f322;
	add.f32 	%f358, %f356, %f357;
	abs.f32 	%f360, %f356;
	add.f32 	%f387, %f385, %f386;
	abs.f32 	%f389, %f385;
	add.f32 	%f419, %f417, %f418;
	abs.f32 	%f421, %f417;
	cvt.rzi.f32.f32 	%f471, %f470;
	setp.gt.f32 	%p93, %f472, 0f4B000000;
	cvt.rzi.f32.f32 	%f525, %f524;
	setp.gt.f32 	%p113, %f526, 0f4B000000;
	or.b32  	%r470, %r469, 1056964608;
	cvt.rzi.f32.f32 	%f121, %f120;
	setp.gt.f32 	%p18, %f122, 0f4B000000;
	cvt.rzi.f32.f32 	%f153, %f152;
	setp.gt.f32 	%p24, %f154, 0f4B000000;
	cvt.rzi.f32.f32 	%f188, %f187;
	setp.gt.f32 	%p30, %f189, 0f4B000000;
	cvt.rzi.f32.f32 	%f221, %f220;
	setp.gt.f32 	%p36, %f222, 0f4B000000;
	cvt.rzi.f32.f32 	%f256, %f255;
	setp.gt.f32 	%p42, %f257, 0f4B000000;
	cvt.rzi.f32.f32 	%f290, %f289;
	setp.gt.f32 	%p48, %f291, 0f4B000000;
	cvt.rzi.f32.f32 	%f325, %f324;
	setp.gt.f32 	%p54, %f326, 0f4B000000;
	cvt.rzi.f32.f32 	%f359, %f358;
	setp.gt.f32 	%p60, %f360, 0f4B000000;
	cvt.rzi.f32.f32 	%f388, %f387;
	setp.gt.f32 	%p65, %f389, 0f4B000000;
	cvt.rzi.f32.f32 	%f420, %f419;
	setp.gt.f32 	%p72, %f421, 0f4B000000;
	selp.f32 	%f473, %f468, %f471, %p93;
	cvt.rzi.f32.f32 	%f474, %f468;
	setp.lt.f32 	%p94, %f472, 0f3F000000;
	cvt.u16.u32 	%rs1, %r3;
	selp.f32 	%f527, %f522, %f525, %p113;
	cvt.rzi.f32.f32 	%f528, %f522;
	setp.lt.f32 	%p114, %f526, 0f3F000000;
	mov.b32 	%f578, %r470;
	selp.f32 	%f123, %f118, %f121, %p18;
	cvt.rzi.f32.f32 	%f124, %f118;
	setp.lt.f32 	%p19, %f122, 0f3F000000;
	selp.f32 	%f155, %f150, %f153, %p24;
	cvt.rzi.f32.f32 	%f156, %f150;
	setp.lt.f32 	%p25, %f154, 0f3F000000;
	selp.f32 	%f190, %f185, %f188, %p30;
	cvt.rzi.f32.f32 	%f191, %f185;
	setp.lt.f32 	%p31, %f189, 0f3F000000;
	selp.f32 	%f223, %f218, %f221, %p36;
	cvt.rzi.f32.f32 	%f224, %f218;
	setp.lt.f32 	%p37, %f222, 0f3F000000;
	selp.f32 	%f258, %f253, %f256, %p42;
	cvt.rzi.f32.f32 	%f259, %f253;
	setp.lt.f32 	%p43, %f257, 0f3F000000;
	selp.f32 	%f292, %f287, %f290, %p48;
	cvt.rzi.f32.f32 	%f293, %f287;
	setp.lt.f32 	%p49, %f291, 0f3F000000;
	selp.f32 	%f327, %f322, %f325, %p54;
	cvt.rzi.f32.f32 	%f328, %f322;
	setp.lt.f32 	%p55, %f326, 0f3F000000;
	selp.f32 	%f361, %f356, %f359, %p60;
	cvt.rzi.f32.f32 	%f362, %f356;
	setp.lt.f32 	%p61, %f360, 0f3F000000;
	selp.f32 	%f390, %f385, %f388, %p65;
	cvt.rzi.f32.f32 	%f391, %f385;
	setp.lt.f32 	%p66, %f389, 0f3F000000;
	selp.f32 	%f422, %f417, %f420, %p72;
	cvt.rzi.f32.f32 	%f423, %f417;
	setp.lt.f32 	%p73, %f421, 0f3F000000;
	selp.f32 	%f475, %f474, %f473, %p94;
	selp.f32 	%f529, %f528, %f527, %p114;
	shr.u16 	%rs8, %rs1, 8;
	shl.b16 	%rs9, %rs1, 8;
	add.f32 	%f579, %f577, %f578;
	abs.f32 	%f581, %f577;
	selp.f32 	%f125, %f124, %f123, %p19;
	selp.f32 	%f157, %f156, %f155, %p25;
	selp.f32 	%f192, %f191, %f190, %p31;
	selp.f32 	%f225, %f224, %f223, %p37;
	selp.f32 	%f260, %f259, %f258, %p43;
	selp.f32 	%f294, %f293, %f292, %p49;
	selp.f32 	%f329, %f328, %f327, %p55;
	selp.f32 	%f363, %f362, %f361, %p61;
	selp.f32 	%f392, %f391, %f390, %p66;
	selp.f32 	%f424, %f423, %f422, %p73;
	fma.rn.f32 	%f476, %f475, 0fBF000000, %f683;
	fma.rn.f32 	%f530, %f529, 0fBF000000, %f675;
	or.b16  	%rs10, %rs9, %rs8;
	cvt.rzi.f32.f32 	%f580, %f579;
	setp.gt.f32 	%p135, %f581, 0f4B000000;
	fma.rn.f32 	%f126, %f125, 0fBF000000, %f117;
	fma.rn.f32 	%f158, %f157, 0fBF000000, %f149;
	fma.rn.f32 	%f193, %f192, 0fBF000000, %f184;
	fma.rn.f32 	%f226, %f225, 0fBF000000, %f217;
	fma.rn.f32 	%f261, %f260, 0fBF000000, %f252;
	fma.rn.f32 	%f295, %f294, 0fBF000000, %f286;
	fma.rn.f32 	%f330, %f329, 0fBF000000, %f321;
	fma.rn.f32 	%f364, %f363, 0fBF000000, %f355;
	fma.rn.f32 	%f393, %f392, 0fBF000000, %f38;
	fma.rn.f32 	%f425, %f424, 0fBF000000, %f416;
	mul.f32 	%f477, %f476, %f476;
	mul.f32 	%f531, %f530, %f530;
	shr.u16 	%rs12, %rs10, 4;
	selp.f32 	%f582, %f577, %f580, %p135;
	cvt.rzi.f32.f32 	%f583, %f577;
	setp.lt.f32 	%p136, %f581, 0f3F000000;
	mul.f32 	%f127, %f126, %f126;
	mul.f32 	%f159, %f158, %f158;
	mul.f32 	%f194, %f193, %f193;
	mul.f32 	%f227, %f226, %f226;
	mul.f32 	%f262, %f261, %f261;
	mul.f32 	%f296, %f295, %f295;
	mul.f32 	%f331, %f330, %f330;
	mul.f32 	%f365, %f364, %f364;
	mul.f32 	%f394, %f393, %f393;
	mul.f32 	%f426, %f425, %f425;
	fma.rn.f32 	%f478, %f477, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f479, %f477, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f532, %f531, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f533, %f531, 0f3E684E12, 0fBFAAD2E0;
	shl.b16 	%rs11, %rs10, 4;
	and.b16  	%rs13, %rs12, 3840;
	selp.f32 	%f584, %f583, %f582, %p136;
	cvt.rzi.s32.f32 	%r322, %f125;
	fma.rn.f32 	%f128, %f127, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f129, %f127, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r329, %f157;
	fma.rn.f32 	%f160, %f159, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f161, %f159, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r339, %f192;
	fma.rn.f32 	%f195, %f194, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f196, %f194, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r346, %f225;
	fma.rn.f32 	%f228, %f227, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f229, %f227, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r356, %f260;
	fma.rn.f32 	%f263, %f262, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f264, %f262, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r363, %f294;
	fma.rn.f32 	%f297, %f296, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f298, %f296, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r373, %f329;
	fma.rn.f32 	%f332, %f331, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f333, %f331, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r380, %f363;
	fma.rn.f32 	%f366, %f365, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f367, %f365, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f394, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f396, %f394, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f427, %f426, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f428, %f426, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r422, %f475;
	fma.rn.f32 	%f480, %f478, %f477, 0fC0A55DF6;
	fma.rn.f32 	%f481, %f479, %f477, 0f4081E0CF;
	fma.rn.f32 	%f482, %f477, %f476, 0f00000000;
	cvt.rzi.s32.f32 	%r452, %f529;
	fma.rn.f32 	%f534, %f532, %f531, 0fC0A55DF6;
	fma.rn.f32 	%f535, %f533, %f531, 0f4081E0CF;
	fma.rn.f32 	%f536, %f531, %f530, 0f00000000;
	or.b16  	%rs14, %rs13, %rs11;
	fma.rn.f32 	%f585, %f584, 0fBF000000, %f687;
	add.s32 	%r323, %r322, 1;
	fma.rn.f32 	%f130, %f128, %f127, 0fC0A55DF6;
	fma.rn.f32 	%f131, %f129, %f127, 0f4081E0CF;
	fma.rn.f32 	%f132, %f127, %f126, 0f00000000;
	add.s32 	%r330, %r329, 1;
	fma.rn.f32 	%f162, %f160, %f159, 0fC0A55DF6;
	fma.rn.f32 	%f163, %f161, %f159, 0f4081E0CF;
	fma.rn.f32 	%f164, %f159, %f158, 0f00000000;
	add.s32 	%r340, %r339, 1;
	fma.rn.f32 	%f197, %f195, %f194, 0fC0A55DF6;
	fma.rn.f32 	%f198, %f196, %f194, 0f4081E0CF;
	fma.rn.f32 	%f199, %f194, %f193, 0f00000000;
	add.s32 	%r347, %r346, 1;
	fma.rn.f32 	%f230, %f228, %f227, 0fC0A55DF6;
	fma.rn.f32 	%f231, %f229, %f227, 0f4081E0CF;
	fma.rn.f32 	%f232, %f227, %f226, 0f00000000;
	add.s32 	%r357, %r356, 1;
	fma.rn.f32 	%f265, %f263, %f262, 0fC0A55DF6;
	fma.rn.f32 	%f266, %f264, %f262, 0f4081E0CF;
	fma.rn.f32 	%f267, %f262, %f261, 0f00000000;
	add.s32 	%r364, %r363, 1;
	fma.rn.f32 	%f299, %f297, %f296, 0fC0A55DF6;
	fma.rn.f32 	%f300, %f298, %f296, 0f4081E0CF;
	fma.rn.f32 	%f301, %f296, %f295, 0f00000000;
	add.s32 	%r374, %r373, 1;
	fma.rn.f32 	%f334, %f332, %f331, 0fC0A55DF6;
	fma.rn.f32 	%f335, %f333, %f331, 0f4081E0CF;
	fma.rn.f32 	%f336, %f331, %f330, 0f00000000;
	add.s32 	%r381, %r380, 1;
	fma.rn.f32 	%f368, %f366, %f365, 0fC0A55DF6;
	fma.rn.f32 	%f369, %f367, %f365, 0f4081E0CF;
	fma.rn.f32 	%f370, %f365, %f364, 0f00000000;
	cvt.rzi.s32.f32 	%r396, %f392;
	fma.rn.f32 	%f397, %f395, %f394, 0fC0A55DF6;
	fma.rn.f32 	%f398, %f396, %f394, 0f4081E0CF;
	fma.rn.f32 	%f399, %f394, %f393, 0f00000000;
	cvt.rzi.s32.f32 	%r404, %f424;
	fma.rn.f32 	%f429, %f427, %f426, 0fC0A55DF6;
	fma.rn.f32 	%f430, %f428, %f426, 0f4081E0CF;
	fma.rn.f32 	%f431, %f426, %f425, 0f00000000;
	fma.rn.f32 	%f483, %f481, %f477, 0fC09DE9E6;
	fma.rn.f32 	%f484, %f480, %f482, 0f00000000;
	and.b32  	%r423, %r422, 1;
	fma.rn.f32 	%f537, %f535, %f531, 0fC09DE9E6;
	fma.rn.f32 	%f538, %f534, %f536, 0f00000000;
	and.b32  	%r453, %r452, 1;
	and.b16  	%rs15, %rs14, 13107;
	shr.u16 	%rs17, %rs14, 2;
	mul.f32 	%f586, %f585, %f585;
	fma.rn.f32 	%f133, %f131, %f127, 0fC09DE9E6;
	fma.rn.f32 	%f134, %f130, %f132, 0f00000000;
	and.b32  	%r324, %r323, 1;
	fma.rn.f32 	%f165, %f163, %f159, 0fC09DE9E6;
	fma.rn.f32 	%f166, %f162, %f164, 0f00000000;
	and.b32  	%r331, %r330, 1;
	fma.rn.f32 	%f200, %f198, %f194, 0fC09DE9E6;
	fma.rn.f32 	%f201, %f197, %f199, 0f00000000;
	and.b32  	%r341, %r340, 1;
	fma.rn.f32 	%f233, %f231, %f227, 0fC09DE9E6;
	fma.rn.f32 	%f234, %f230, %f232, 0f00000000;
	and.b32  	%r348, %r347, 1;
	fma.rn.f32 	%f268, %f266, %f262, 0fC09DE9E6;
	fma.rn.f32 	%f269, %f265, %f267, 0f00000000;
	and.b32  	%r358, %r357, 1;
	fma.rn.f32 	%f302, %f300, %f296, 0fC09DE9E6;
	fma.rn.f32 	%f303, %f299, %f301, 0f00000000;
	and.b32  	%r365, %r364, 1;
	fma.rn.f32 	%f337, %f335, %f331, 0fC09DE9E6;
	fma.rn.f32 	%f338, %f334, %f336, 0f00000000;
	and.b32  	%r375, %r374, 1;
	fma.rn.f32 	%f371, %f369, %f365, 0fC09DE9E6;
	fma.rn.f32 	%f372, %f368, %f370, 0f00000000;
	and.b32  	%r382, %r381, 1;
	fma.rn.f32 	%f400, %f398, %f394, 0fC09DE9E6;
	fma.rn.f32 	%f401, %f397, %f399, 0f00000000;
	and.b32  	%r397, %r396, 1;
	fma.rn.f32 	%f432, %f430, %f426, 0fC09DE9E6;
	fma.rn.f32 	%f433, %f429, %f431, 0f00000000;
	and.b32  	%r405, %r404, 1;
	and.b16  	%rs2, %rs1, 2;
	fma.rn.f32 	%f485, %f483, %f477, 0f3F800000;
	fma.rn.f32 	%f486, %f476, 0f40490FDB, %f484;
	setp.eq.b32 	%p95, %r423, 1;
	fma.rn.f32 	%f539, %f537, %f531, 0f3F800000;
	fma.rn.f32 	%f540, %f530, 0f40490FDB, %f538;
	setp.eq.b32 	%p115, %r453, 1;
	shl.b16 	%rs16, %rs15, 2;
	and.b16  	%rs18, %rs17, 13107;
	fma.rn.f32 	%f587, %f586, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f588, %f586, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f135, %f133, %f127, 0f3F800000;
	fma.rn.f32 	%f136, %f126, 0f40490FDB, %f134;
	setp.eq.b32 	%p20, %r324, 1;
	fma.rn.f32 	%f167, %f165, %f159, 0f3F800000;
	fma.rn.f32 	%f168, %f158, 0f40490FDB, %f166;
	setp.eq.b32 	%p26, %r331, 1;
	fma.rn.f32 	%f202, %f200, %f194, 0f3F800000;
	fma.rn.f32 	%f203, %f193, 0f40490FDB, %f201;
	setp.eq.b32 	%p32, %r341, 1;
	fma.rn.f32 	%f235, %f233, %f227, 0f3F800000;
	fma.rn.f32 	%f236, %f226, 0f40490FDB, %f234;
	setp.eq.b32 	%p38, %r348, 1;
	fma.rn.f32 	%f270, %f268, %f262, 0f3F800000;
	fma.rn.f32 	%f271, %f261, 0f40490FDB, %f269;
	setp.eq.b32 	%p44, %r358, 1;
	fma.rn.f32 	%f304, %f302, %f296, 0f3F800000;
	fma.rn.f32 	%f305, %f295, 0f40490FDB, %f303;
	setp.eq.b32 	%p50, %r365, 1;
	fma.rn.f32 	%f339, %f337, %f331, 0f3F800000;
	fma.rn.f32 	%f340, %f330, 0f40490FDB, %f338;
	setp.eq.b32 	%p56, %r375, 1;
	fma.rn.f32 	%f373, %f371, %f365, 0f3F800000;
	fma.rn.f32 	%f374, %f364, 0f40490FDB, %f372;
	setp.eq.b32 	%p62, %r382, 1;
	fma.rn.f32 	%f402, %f400, %f394, 0f3F800000;
	fma.rn.f32 	%f403, %f393, 0f40490FDB, %f401;
	setp.eq.b32 	%p67, %r397, 1;
	fma.rn.f32 	%f434, %f432, %f426, 0f3F800000;
	fma.rn.f32 	%f435, %f425, 0f40490FDB, %f433;
	setp.eq.b32 	%p74, %r405, 1;
	shl.b16 	%rs3, %rs1, 1;
	shr.u16 	%rs4, %rs2, 1;
	selp.f32 	%f487, %f485, %f486, %p95;
	and.b32  	%r424, %r422, 2;
	selp.f32 	%f541, %f539, %f540, %p115;
	and.b32  	%r454, %r452, 2;
	or.b16  	%rs19, %rs18, %rs16;
	cvt.rzi.s32.f32 	%r471, %f584;
	fma.rn.f32 	%f589, %f587, %f586, 0fC0A55DF6;
	fma.rn.f32 	%f590, %f588, %f586, 0f4081E0CF;
	fma.rn.f32 	%f591, %f586, %f585, 0f00000000;
	selp.f32 	%f137, %f135, %f136, %p20;
	and.b32  	%r325, %r323, 2;
	selp.f32 	%f169, %f167, %f168, %p26;
	and.b32  	%r332, %r330, 2;
	selp.f32 	%f204, %f202, %f203, %p32;
	and.b32  	%r342, %r340, 2;
	selp.f32 	%f237, %f235, %f236, %p38;
	and.b32  	%r349, %r347, 2;
	selp.f32 	%f272, %f270, %f271, %p44;
	and.b32  	%r359, %r357, 2;
	selp.f32 	%f306, %f304, %f305, %p50;
	and.b32  	%r366, %r364, 2;
	selp.f32 	%f341, %f339, %f340, %p56;
	and.b32  	%r376, %r374, 2;
	selp.f32 	%f375, %f373, %f374, %p62;
	and.b32  	%r383, %r381, 2;
	selp.f32 	%f404, %f402, %f403, %p67;
	and.b32  	%r398, %r396, 2;
	selp.f32 	%f436, %f434, %f435, %p74;
	and.b32  	%r406, %r404, 2;
	or.b16  	%rs5, %rs3, %rs4;
	shr.u32 	%r15, %r3, 2;
	setp.eq.s32 	%p96, %r424, 0;
	neg.f32 	%f489, %f487;
	add.s32 	%r425, %r422, 1;
	cvt.rzi.f32.f32 	%f494, %f683;
	setp.eq.s32 	%p116, %r454, 0;
	neg.f32 	%f543, %f541;
	add.s32 	%r455, %r452, 1;
	cvt.rzi.f32.f32 	%f548, %f675;
	and.b16  	%rs20, %rs19, 20480;
	shr.u16 	%rs22, %rs19, 1;
	fma.rn.f32 	%f592, %f590, %f586, 0fC09DE9E6;
	fma.rn.f32 	%f593, %f589, %f591, 0f00000000;
	and.b32  	%r472, %r471, 1;
	setp.eq.s32 	%p21, %r325, 0;
	sub.f32 	%f139, %f138, %f137;
	setp.eq.s32 	%p27, %r332, 0;
	sub.f32 	%f171, %f138, %f169;
	setp.eq.s32 	%p33, %r342, 0;
	sub.f32 	%f206, %f138, %f204;
	setp.eq.s32 	%p39, %r349, 0;
	sub.f32 	%f239, %f138, %f237;
	setp.eq.s32 	%p45, %r359, 0;
	sub.f32 	%f274, %f138, %f272;
	setp.eq.s32 	%p51, %r366, 0;
	sub.f32 	%f308, %f138, %f306;
	setp.eq.s32 	%p57, %r376, 0;
	sub.f32 	%f343, %f138, %f341;
	setp.eq.s32 	%p63, %r383, 0;
	sub.f32 	%f377, %f138, %f375;
	setp.eq.s32 	%p68, %r398, 0;
	neg.f32 	%f406, %f404;
	add.s32 	%r399, %r396, 1;
	cvt.rzi.f32.f32 	%f410, %f38;
	setp.eq.s32 	%p75, %r406, 0;
	neg.f32 	%f438, %f436;
	add.s32 	%r407, %r404, 1;
	cvt.rzi.f32.f32 	%f442, %f416;
	shr.u32 	%r409, %r3, 4;
	and.b16  	%rs6, %rs5, 3;
	and.b32  	%r410, %r15, 2;
	selp.f32 	%f488, %f486, %f485, %p95;
	selp.f32 	%f490, %f487, %f489, %p96;
	and.b32  	%r426, %r425, 2;
	setp.eq.f32 	%p98, %f494, %f683;
	mul.f32 	%f495, %f683, 0f00000000;
	selp.f32 	%f542, %f540, %f539, %p115;
	selp.f32 	%f544, %f541, %f543, %p116;
	and.b32  	%r456, %r455, 2;
	setp.eq.f32 	%p118, %f548, %f675;
	mul.f32 	%f549, %f675, 0f00000000;
	shl.b16 	%rs21, %rs20, 1;
	and.b16  	%rs23, %rs22, 16384;
	fma.rn.f32 	%f594, %f592, %f586, 0f3F800000;
	fma.rn.f32 	%f595, %f585, 0f40490FDB, %f593;
	setp.eq.b32 	%p137, %r472, 1;
	selp.f32 	%f140, %f137, %f139, %p21;
	selp.f32 	%f172, %f169, %f171, %p27;
	selp.f32 	%f207, %f204, %f206, %p33;
	selp.f32 	%f240, %f237, %f239, %p39;
	selp.f32 	%f275, %f272, %f274, %p45;
	selp.f32 	%f309, %f306, %f308, %p51;
	selp.f32 	%f344, %f341, %f343, %p57;
	selp.f32 	%f378, %f375, %f377, %p63;
	selp.f32 	%f405, %f403, %f402, %p67;
	selp.f32 	%f407, %f404, %f406, %p68;
	and.b32  	%r400, %r399, 2;
	setp.eq.f32 	%p70, %f410, %f38;
	mul.f32 	%f411, %f38, 0f00000000;
	selp.f32 	%f437, %f435, %f434, %p74;
	selp.f32 	%f439, %f436, %f438, %p75;
	and.b32  	%r408, %r407, 2;
	setp.eq.f32 	%p77, %f442, %f416;
	mul.f32 	%f443, %f416, 0f00000000;
	cvt.u32.u16 	%r14, %rs6;
	or.b32  	%r16, %r410, %r409;
	setp.eq.s32 	%p97, %r426, 0;
	sub.f32 	%f492, %f138, %f488;
	selp.f32 	%f496, %f495, %f490, %p98;
	abs.f32 	%f497, %f683;
	setp.eq.s32 	%p117, %r456, 0;
	sub.f32 	%f546, %f138, %f542;
	selp.f32 	%f550, %f549, %f544, %p118;
	abs.f32 	%f551, %f675;
	or.b16  	%rs24, %rs23, %rs21;
	shr.u32 	%r31, %r3, 3;
	selp.f32 	%f596, %f594, %f595, %p137;
	and.b32  	%r473, %r471, 2;
	mul.f32 	%f2, %f140, %f140;
	mul.f32 	%f7, %f172, %f172;
	mul.f32 	%f11, %f207, %f207;
	mul.f32 	%f16, %f240, %f240;
	mul.f32 	%f20, %f275, %f275;
	mul.f32 	%f25, %f309, %f309;
	mul.f32 	%f29, %f344, %f344;
	mul.f32 	%f34, %f378, %f378;
	setp.eq.s32 	%p69, %r400, 0;
	sub.f32 	%f408, %f138, %f405;
	selp.f32 	%f412, %f411, %f407, %p70;
	setp.eq.s32 	%p76, %r408, 0;
	sub.f32 	%f440, %f138, %f437;
	selp.f32 	%f444, %f443, %f439, %p77;
	abs.f32 	%f445, %f416;
	setp.eq.s32 	%p92, %r16, %r14;
	selp.f32 	%f493, %f488, %f492, %p97;
	setp.gt.f32 	%p99, %f497, 0f4B800000;
	add.f32 	%f498, %f496, 0f3F800000;
	selp.f32 	%f547, %f542, %f546, %p117;
	setp.gt.f32 	%p119, %f551, 0f4B800000;
	add.f32 	%f552, %f550, 0f3F800000;
	and.b32  	%r457, %r15, 1;
	shr.u16 	%rs25, %rs24, 13;
	and.b32  	%r32, %r31, 2;
	shr.u32 	%r458, %r3, 1;
	setp.eq.s32 	%p138, %r473, 0;
	neg.f32 	%f598, %f596;
	add.s32 	%r474, %r471, 1;
	cvt.rzi.f32.f32 	%f603, %f687;
	mul.f32 	%f143, %f2, 0f3E7D5B51;
	mul.f32 	%f176, %f7, 0f3E7D5B51;
	mul.f32 	%f210, %f11, 0f3E7D5B51;
	mul.f32 	%f244, %f16, 0f3E7D5B51;
	mul.f32 	%f279, %f20, 0f3E7D5B51;
	mul.f32 	%f313, %f25, 0f3E7D5B51;
	mul.f32 	%f348, %f29, 0f3E7D5B51;
	mul.f32 	%f381, %f34, 0f3E7D5B51;
	selp.f32 	%f409, %f405, %f408, %p69;
	setp.gt.f32 	%p71, %f39, 0f4B800000;
	add.f32 	%f413, %f412, 0f3F800000;
	selp.f32 	%f441, %f437, %f440, %p76;
	setp.gt.f32 	%p78, %f445, 0f4B800000;
	add.f32 	%f446, %f444, 0f3F800000;
	selp.f32 	%f499, %f498, %f493, %p99;
	selp.f32 	%f87, 0f3F800000, 0f00000000, %p92;
	selp.f32 	%f553, %f552, %f547, %p119;
	and.b16  	%rs26, %rs25, 6;
	and.b32  	%r459, %r458, 4;
	or.b32  	%r460, %r457, %r32;
	selp.f32 	%f597, %f595, %f594, %p137;
	selp.f32 	%f599, %f596, %f598, %p138;
	and.b32  	%r475, %r474, 2;
	setp.eq.f32 	%p140, %f603, %f687;
	mul.f32 	%f604, %f687, 0f00000000;
	mul.f32 	%f6, %f143, %f665;
	mul.f32 	%f177, %f176, %f666;
	mul.f32 	%f15, %f210, %f667;
	mul.f32 	%f245, %f244, %f668;
	mul.f32 	%f24, %f279, %f669;
	mul.f32 	%f314, %f313, %f670;
	mul.f32 	%f33, %f348, %f671;
	mul.f32 	%f382, %f381, %f672;
	selp.f32 	%f414, %f413, %f409, %p71;
	selp.f32 	%f447, %f446, %f441, %p78;
	mul.f32 	%f88, %f499, %f87;
	mul.f32 	%f89, %f496, %f87;
	mul.f32 	%f554, %f553, %f87;
	mul.f32 	%f555, %f550, %f87;
	cvt.u32.u16 	%r29, %rs26;
	or.b32  	%r33, %r460, %r459;
	setp.eq.s32 	%p139, %r475, 0;
	sub.f32 	%f601, %f138, %f597;
	selp.f32 	%f605, %f604, %f599, %p140;
	abs.f32 	%f606, %f687;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mov.b32 	%r335, %f177;
	mov.b32 	%r334, %f6;
	mov.b32 	%r352, %f245;
	mov.b32 	%r351, %f15;
	mov.b32 	%r369, %f314;
	mov.b32 	%r368, %f24;
	mov.b32 	%r386, %f382;
	mov.b32 	%r385, %f33;
	mov.b32 	%r388, %f414;
	mov.b32 	%r389, %f447;
	mov.b32 	%r391, %f412;
	mov.b32 	%r392, %f444;
	mov.b32 	%r439, %f554;
	mov.b32 	%r438, %f88;
	mov.b32 	%r445, %f555;
	mov.b32 	%r444, %f89;
	setp.eq.s32 	%p134, %r33, %r29;
	selp.f32 	%f602, %f597, %f601, %p139;
	setp.gt.f32 	%p141, %f606, 0f4B800000;
	add.f32 	%f607, %f605, 0f3F800000;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r6, [%rd1];
	// begin inline asm
	cvt.rn.f16x2.f32 %r333, %r335, %r334;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r350, %r352, %r351;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r367, %r369, %r368;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r384, %r386, %r385;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r387, %r389, %r388;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r390, %r392, %r391;
	// end inline asm
	xor.b32  	%r442, %r445, -2147483648;
	xor.b32  	%r441, %r444, -2147483648;
	or.b16  	%rs27, %rs25, 1;
	selp.f32 	%f608, %f607, %f602, %p141;
	selp.f32 	%f609, 0f3F800000, 0f00000000, %p134;
	// begin inline asm
	cvt.rn.f16x2.f32 %r437, %r439, %r438;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r440, %r442, %r441;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r443, %r445, %r444;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r446, %r439, %r438;
	// end inline asm
	cvt.u32.u16 	%r30, %rs27;
	mul.f32 	%f107, %f608, %f609;
	mul.f32 	%f108, %f605, %f609;
	setp.eq.s32 	%p154, %r33, %r30;
	add.f32 	%f630, %f679, %f679;
	mov.b32 	%r494, %f630;
	and.b32  	%r495, %r494, -2147483648;
	or.b32  	%r496, %r495, 1056964608;
	mov.b32 	%f631, %r496;
	add.f32 	%f632, %f630, %f631;
	cvt.rzi.f32.f32 	%f633, %f632;
	abs.f32 	%f634, %f630;
	setp.gt.f32 	%p155, %f634, 0f4B000000;
	selp.f32 	%f635, %f630, %f633, %p155;
	cvt.rzi.f32.f32 	%f636, %f630;
	setp.lt.f32 	%p156, %f634, 0f3F000000;
	selp.f32 	%f637, %f636, %f635, %p156;
	cvt.rzi.s32.f32 	%r497, %f637;
	fma.rn.f32 	%f638, %f637, 0fBF000000, %f679;
	mul.f32 	%f639, %f638, %f638;
	fma.rn.f32 	%f640, %f639, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f641, %f639, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f642, %f640, %f639, 0fC0A55DF6;
	fma.rn.f32 	%f643, %f641, %f639, 0f4081E0CF;
	fma.rn.f32 	%f644, %f639, %f638, 0f00000000;
	fma.rn.f32 	%f645, %f643, %f639, 0fC09DE9E6;
	fma.rn.f32 	%f646, %f642, %f644, 0f00000000;
	fma.rn.f32 	%f647, %f645, %f639, 0f3F800000;
	fma.rn.f32 	%f648, %f638, 0f40490FDB, %f646;
	and.b32  	%r498, %r497, 1;
	setp.eq.b32 	%p157, %r498, 1;
	selp.f32 	%f649, %f647, %f648, %p157;
	selp.f32 	%f650, %f648, %f647, %p157;
	and.b32  	%r499, %r497, 2;
	setp.eq.s32 	%p158, %r499, 0;
	neg.f32 	%f651, %f649;
	selp.f32 	%f652, %f649, %f651, %p158;
	add.s32 	%r500, %r497, 1;
	and.b32  	%r501, %r500, 2;
	setp.eq.s32 	%p159, %r501, 0;
	sub.f32 	%f654, %f138, %f650;
	selp.f32 	%f655, %f650, %f654, %p159;
	cvt.rzi.f32.f32 	%f656, %f679;
	setp.eq.f32 	%p160, %f656, %f679;
	mul.f32 	%f657, %f679, 0f00000000;
	selp.f32 	%f658, %f657, %f652, %p160;
	abs.f32 	%f659, %f679;
	setp.gt.f32 	%p161, %f659, 0f4B800000;
	add.f32 	%f660, %f658, 0f3F800000;
	selp.f32 	%f661, %f660, %f655, %p161;
	selp.f32 	%f662, 0f3F800000, 0f00000000, %p154;
	mul.f32 	%f663, %f661, %f662;
	mul.f32 	%f664, %f658, %f662;
	mov.b32 	%r484, %f663;
	mov.b32 	%r483, %f107;
	// begin inline asm
	cvt.rn.f16x2.f32 %r482, %r484, %r483;
	// end inline asm
	mov.b32 	%r490, %f664;
	xor.b32  	%r487, %r490, -2147483648;
	mov.b32 	%r489, %f108;
	xor.b32  	%r486, %r489, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r485, %r487, %r486;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r488, %r490, %r489;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r491, %r484, %r483;
	// end inline asm
	shl.b32 	%r503, %r304, 13;
	shl.b32 	%r504, %r308, 9;
	shl.b32 	%r505, %r3, 2;
	and.b32  	%r506, %r505, 28;
	shl.b32 	%r507, %r1, 5;
	and.b32  	%r508, %r507, 224;
	or.b32  	%r46, %r506, %r508;
	and.b32  	%r509, %r2, 7168;
	or.b32  	%r510, %r509, %r46;
	shl.b32 	%r47, %r4, 2;
	and.b32  	%r48, %r507, 256;
	or.b32  	%r511, %r503, %r48;
	or.b32  	%r512, %r511, %r510;
	add.s32 	%r49, %r512, %r504;
	or.b32  	%r50, %r47, 8;
	or.b32  	%r51, %r47, 16;
	or.b32  	%r52, %r47, 24;
	or.b32  	%r53, %r47, 32;
	or.b32  	%r54, %r47, 40;
	or.b32  	%r55, %r47, 48;
	or.b32  	%r56, %r47, 56;
	or.b32  	%r57, %r47, 64;
	or.b32  	%r58, %r47, 72;
	or.b32  	%r59, %r47, 80;
	or.b32  	%r60, %r47, 88;
	or.b32  	%r61, %r47, 96;
	or.b32  	%r62, %r47, 104;
	or.b32  	%r63, %r47, 112;
	or.b32  	%r64, %r47, 120;
	or.b32  	%r65, %r47, 128;
	or.b32  	%r66, %r47, 136;
	or.b32  	%r67, %r47, 144;
	or.b32  	%r68, %r47, 152;
	or.b32  	%r69, %r47, 160;
	or.b32  	%r70, %r47, 168;
	or.b32  	%r71, %r47, 176;
	or.b32  	%r72, %r47, 184;
	or.b32  	%r73, %r47, 192;
	or.b32  	%r74, %r47, 200;
	or.b32  	%r75, %r47, 208;
	or.b32  	%r76, %r47, 216;
	or.b32  	%r77, %r47, 224;
	or.b32  	%r78, %r47, 232;
	or.b32  	%r79, %r47, 240;
	or.b32  	%r80, %r47, 248;
	and.b32  	%r81, %r3, 8;
	or.b32  	%r82, %r32, %r47;
	shl.b32 	%r513, %r3, 4;
	or.b32  	%r514, %r513, %r81;
	shr.u32 	%r515, %r514, 2;
	and.b32  	%r516, %r515, 30;
	or.b32  	%r83, %r50, %r32;
	or.b32  	%r84, %r51, %r32;
	or.b32  	%r85, %r52, %r32;
	or.b32  	%r86, %r53, %r32;
	or.b32  	%r87, %r54, %r32;
	or.b32  	%r88, %r55, %r32;
	or.b32  	%r89, %r56, %r32;
	or.b32  	%r90, %r57, %r32;
	or.b32  	%r91, %r58, %r32;
	or.b32  	%r92, %r59, %r32;
	or.b32  	%r93, %r60, %r32;
	or.b32  	%r94, %r61, %r32;
	or.b32  	%r95, %r62, %r32;
	or.b32  	%r96, %r63, %r32;
	or.b32  	%r97, %r64, %r32;
	or.b32  	%r98, %r65, %r32;
	or.b32  	%r99, %r66, %r32;
	or.b32  	%r100, %r67, %r32;
	or.b32  	%r101, %r68, %r32;
	or.b32  	%r102, %r69, %r32;
	or.b32  	%r103, %r70, %r32;
	or.b32  	%r104, %r71, %r32;
	or.b32  	%r105, %r72, %r32;
	or.b32  	%r106, %r73, %r32;
	or.b32  	%r107, %r74, %r32;
	or.b32  	%r108, %r75, %r32;
	or.b32  	%r109, %r76, %r32;
	or.b32  	%r110, %r77, %r32;
	or.b32  	%r111, %r78, %r32;
	or.b32  	%r112, %r79, %r32;
	or.b32  	%r113, %r80, %r32;
	shl.b32 	%r517, %r3, 1;
	and.b32  	%r518, %r517, 4;
	shl.b32 	%r519, %r3, 3;
	and.b32  	%r520, %r519, 8;
	and.b32  	%r521, %r505, 16;
	and.b32  	%r522, %r519, 64;
	shl.b32 	%r523, %r4, 1;
	and.b32  	%r524, %r517, 32;
	or.b32  	%r525, %r520, %r523;
	or.b32  	%r526, %r525, %r518;
	or.b32  	%r527, %r526, %r521;
	or.b32  	%r528, %r527, %r522;
	or.b32  	%r529, %r528, %r524;
	bfe.u32 	%r530, %r529, 2, 5;
	or.b32  	%r531, %r5, %r530;
	shl.b32 	%r532, %r306, 10;
	add.s32 	%r533, %r532, -3072;
	shl.b32 	%r534, %r3, 6;
	and.b32  	%r114, %r534, 512;
	cvt.s64.s32 	%rd5, %r533;
	shr.u32 	%r535, %r82, 1;
	mul.lo.s32 	%r536, %r535, 97;
	add.s32 	%r537, %r536, %r516;
	mul.wide.u32 	%rd81, %r537, 4;
	mov.u64 	%rd82, shmem;
	add.s64 	%rd6, %rd82, %rd81;
	cvt.u64.u32 	%rd83, %r536;
	cvt.u64.u32 	%rd84, %r516;
	add.s64 	%rd85, %rd84, %rd83;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd7, %rd82, %rd86;
	shr.u32 	%r538, %r83, 1;
	mul.lo.s32 	%r539, %r538, 97;
	add.s32 	%r540, %r539, %r516;
	mul.wide.u32 	%rd87, %r540, 4;
	add.s64 	%rd8, %rd82, %rd87;
	cvt.u64.u32 	%rd88, %r539;
	add.s64 	%rd89, %rd84, %rd88;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd9, %rd82, %rd90;
	shr.u32 	%r541, %r84, 1;
	mul.lo.s32 	%r542, %r541, 97;
	add.s32 	%r543, %r542, %r516;
	mul.wide.u32 	%rd91, %r543, 4;
	add.s64 	%rd10, %rd82, %rd91;
	cvt.u64.u32 	%rd92, %r542;
	add.s64 	%rd93, %rd84, %rd92;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd11, %rd82, %rd94;
	shr.u32 	%r544, %r85, 1;
	mul.lo.s32 	%r545, %r544, 97;
	add.s32 	%r546, %r545, %r516;
	mul.wide.u32 	%rd95, %r546, 4;
	add.s64 	%rd12, %rd82, %rd95;
	cvt.u64.u32 	%rd96, %r545;
	add.s64 	%rd97, %rd84, %rd96;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd13, %rd82, %rd98;
	shr.u32 	%r547, %r86, 1;
	mul.lo.s32 	%r548, %r547, 97;
	add.s32 	%r549, %r548, %r516;
	mul.wide.u32 	%rd99, %r549, 4;
	add.s64 	%rd14, %rd82, %rd99;
	cvt.u64.u32 	%rd100, %r548;
	add.s64 	%rd101, %rd84, %rd100;
	shl.b64 	%rd102, %rd101, 2;
	add.s64 	%rd15, %rd82, %rd102;
	shr.u32 	%r550, %r87, 1;
	mul.lo.s32 	%r551, %r550, 97;
	add.s32 	%r552, %r551, %r516;
	mul.wide.u32 	%rd103, %r552, 4;
	add.s64 	%rd16, %rd82, %rd103;
	cvt.u64.u32 	%rd104, %r551;
	add.s64 	%rd105, %rd84, %rd104;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd17, %rd82, %rd106;
	shr.u32 	%r553, %r88, 1;
	mul.lo.s32 	%r554, %r553, 97;
	add.s32 	%r555, %r554, %r516;
	mul.wide.u32 	%rd107, %r555, 4;
	add.s64 	%rd18, %rd82, %rd107;
	cvt.u64.u32 	%rd108, %r554;
	add.s64 	%rd109, %rd84, %rd108;
	shl.b64 	%rd110, %rd109, 2;
	add.s64 	%rd19, %rd82, %rd110;
	shr.u32 	%r556, %r89, 1;
	mul.lo.s32 	%r557, %r556, 97;
	add.s32 	%r558, %r557, %r516;
	mul.wide.u32 	%rd111, %r558, 4;
	add.s64 	%rd20, %rd82, %rd111;
	cvt.u64.u32 	%rd112, %r557;
	add.s64 	%rd113, %rd84, %rd112;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd21, %rd82, %rd114;
	shr.u32 	%r559, %r90, 1;
	mul.lo.s32 	%r560, %r559, 97;
	add.s32 	%r561, %r560, %r516;
	mul.wide.u32 	%rd115, %r561, 4;
	add.s64 	%rd22, %rd82, %rd115;
	cvt.u64.u32 	%rd116, %r560;
	add.s64 	%rd117, %rd84, %rd116;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd23, %rd82, %rd118;
	shr.u32 	%r562, %r91, 1;
	mul.lo.s32 	%r563, %r562, 97;
	add.s32 	%r564, %r563, %r516;
	mul.wide.u32 	%rd119, %r564, 4;
	add.s64 	%rd24, %rd82, %rd119;
	cvt.u64.u32 	%rd120, %r563;
	add.s64 	%rd121, %rd84, %rd120;
	shl.b64 	%rd122, %rd121, 2;
	add.s64 	%rd25, %rd82, %rd122;
	shr.u32 	%r565, %r92, 1;
	mul.lo.s32 	%r566, %r565, 97;
	add.s32 	%r567, %r566, %r516;
	mul.wide.u32 	%rd123, %r567, 4;
	add.s64 	%rd26, %rd82, %rd123;
	cvt.u64.u32 	%rd124, %r566;
	add.s64 	%rd125, %rd84, %rd124;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd27, %rd82, %rd126;
	shr.u32 	%r568, %r93, 1;
	mul.lo.s32 	%r569, %r568, 97;
	add.s32 	%r570, %r569, %r516;
	mul.wide.u32 	%rd127, %r570, 4;
	add.s64 	%rd28, %rd82, %rd127;
	cvt.u64.u32 	%rd128, %r569;
	add.s64 	%rd129, %rd84, %rd128;
	shl.b64 	%rd130, %rd129, 2;
	add.s64 	%rd29, %rd82, %rd130;
	shr.u32 	%r571, %r94, 1;
	mul.lo.s32 	%r572, %r571, 97;
	add.s32 	%r573, %r572, %r516;
	mul.wide.u32 	%rd131, %r573, 4;
	add.s64 	%rd30, %rd82, %rd131;
	cvt.u64.u32 	%rd132, %r572;
	add.s64 	%rd133, %rd84, %rd132;
	shl.b64 	%rd134, %rd133, 2;
	add.s64 	%rd31, %rd82, %rd134;
	shr.u32 	%r574, %r95, 1;
	mul.lo.s32 	%r575, %r574, 97;
	add.s32 	%r576, %r575, %r516;
	mul.wide.u32 	%rd135, %r576, 4;
	add.s64 	%rd32, %rd82, %rd135;
	cvt.u64.u32 	%rd136, %r575;
	add.s64 	%rd137, %rd84, %rd136;
	shl.b64 	%rd138, %rd137, 2;
	add.s64 	%rd33, %rd82, %rd138;
	shr.u32 	%r577, %r96, 1;
	mul.lo.s32 	%r578, %r577, 97;
	add.s32 	%r579, %r578, %r516;
	mul.wide.u32 	%rd139, %r579, 4;
	add.s64 	%rd34, %rd82, %rd139;
	cvt.u64.u32 	%rd140, %r578;
	add.s64 	%rd141, %rd84, %rd140;
	shl.b64 	%rd142, %rd141, 2;
	add.s64 	%rd35, %rd82, %rd142;
	shr.u32 	%r580, %r97, 1;
	mul.lo.s32 	%r581, %r580, 97;
	add.s32 	%r582, %r581, %r516;
	mul.wide.u32 	%rd143, %r582, 4;
	add.s64 	%rd36, %rd82, %rd143;
	cvt.u64.u32 	%rd144, %r581;
	add.s64 	%rd145, %rd84, %rd144;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd37, %rd82, %rd146;
	shr.u32 	%r583, %r98, 1;
	mul.lo.s32 	%r584, %r583, 97;
	add.s32 	%r585, %r584, %r516;
	mul.wide.u32 	%rd147, %r585, 4;
	add.s64 	%rd38, %rd82, %rd147;
	cvt.u64.u32 	%rd148, %r584;
	add.s64 	%rd149, %rd84, %rd148;
	shl.b64 	%rd150, %rd149, 2;
	add.s64 	%rd39, %rd82, %rd150;
	shr.u32 	%r586, %r99, 1;
	mul.lo.s32 	%r587, %r586, 97;
	add.s32 	%r588, %r587, %r516;
	mul.wide.u32 	%rd151, %r588, 4;
	add.s64 	%rd40, %rd82, %rd151;
	cvt.u64.u32 	%rd152, %r587;
	add.s64 	%rd153, %rd84, %rd152;
	shl.b64 	%rd154, %rd153, 2;
	add.s64 	%rd41, %rd82, %rd154;
	shr.u32 	%r589, %r100, 1;
	mul.lo.s32 	%r590, %r589, 97;
	add.s32 	%r591, %r590, %r516;
	mul.wide.u32 	%rd155, %r591, 4;
	add.s64 	%rd42, %rd82, %rd155;
	cvt.u64.u32 	%rd156, %r590;
	add.s64 	%rd157, %rd84, %rd156;
	shl.b64 	%rd158, %rd157, 2;
	add.s64 	%rd43, %rd82, %rd158;
	shr.u32 	%r592, %r101, 1;
	mul.lo.s32 	%r593, %r592, 97;
	add.s32 	%r594, %r593, %r516;
	mul.wide.u32 	%rd159, %r594, 4;
	add.s64 	%rd44, %rd82, %rd159;
	cvt.u64.u32 	%rd160, %r593;
	add.s64 	%rd161, %rd84, %rd160;
	shl.b64 	%rd162, %rd161, 2;
	add.s64 	%rd45, %rd82, %rd162;
	shr.u32 	%r595, %r102, 1;
	mul.lo.s32 	%r596, %r595, 97;
	add.s32 	%r597, %r596, %r516;
	mul.wide.u32 	%rd163, %r597, 4;
	add.s64 	%rd46, %rd82, %rd163;
	cvt.u64.u32 	%rd164, %r596;
	add.s64 	%rd165, %rd84, %rd164;
	shl.b64 	%rd166, %rd165, 2;
	add.s64 	%rd47, %rd82, %rd166;
	shr.u32 	%r598, %r103, 1;
	mul.lo.s32 	%r599, %r598, 97;
	add.s32 	%r600, %r599, %r516;
	mul.wide.u32 	%rd167, %r600, 4;
	add.s64 	%rd48, %rd82, %rd167;
	cvt.u64.u32 	%rd168, %r599;
	add.s64 	%rd169, %rd84, %rd168;
	shl.b64 	%rd170, %rd169, 2;
	add.s64 	%rd49, %rd82, %rd170;
	shr.u32 	%r601, %r104, 1;
	mul.lo.s32 	%r602, %r601, 97;
	add.s32 	%r603, %r602, %r516;
	mul.wide.u32 	%rd171, %r603, 4;
	add.s64 	%rd50, %rd82, %rd171;
	cvt.u64.u32 	%rd172, %r602;
	add.s64 	%rd173, %rd84, %rd172;
	shl.b64 	%rd174, %rd173, 2;
	add.s64 	%rd51, %rd82, %rd174;
	shr.u32 	%r604, %r105, 1;
	mul.lo.s32 	%r605, %r604, 97;
	add.s32 	%r606, %r605, %r516;
	mul.wide.u32 	%rd175, %r606, 4;
	add.s64 	%rd52, %rd82, %rd175;
	cvt.u64.u32 	%rd176, %r605;
	add.s64 	%rd177, %rd84, %rd176;
	shl.b64 	%rd178, %rd177, 2;
	add.s64 	%rd53, %rd82, %rd178;
	shr.u32 	%r607, %r106, 1;
	mul.lo.s32 	%r608, %r607, 97;
	add.s32 	%r609, %r608, %r516;
	mul.wide.u32 	%rd179, %r609, 4;
	add.s64 	%rd54, %rd82, %rd179;
	cvt.u64.u32 	%rd180, %r608;
	add.s64 	%rd181, %rd84, %rd180;
	shl.b64 	%rd182, %rd181, 2;
	add.s64 	%rd55, %rd82, %rd182;
	shr.u32 	%r610, %r107, 1;
	mul.lo.s32 	%r611, %r610, 97;
	add.s32 	%r612, %r611, %r516;
	mul.wide.u32 	%rd183, %r612, 4;
	add.s64 	%rd56, %rd82, %rd183;
	cvt.u64.u32 	%rd184, %r611;
	add.s64 	%rd185, %rd84, %rd184;
	shl.b64 	%rd186, %rd185, 2;
	add.s64 	%rd57, %rd82, %rd186;
	shr.u32 	%r613, %r108, 1;
	mul.lo.s32 	%r614, %r613, 97;
	add.s32 	%r615, %r614, %r516;
	mul.wide.u32 	%rd187, %r615, 4;
	add.s64 	%rd58, %rd82, %rd187;
	cvt.u64.u32 	%rd188, %r614;
	add.s64 	%rd189, %rd84, %rd188;
	shl.b64 	%rd190, %rd189, 2;
	add.s64 	%rd59, %rd82, %rd190;
	shr.u32 	%r616, %r109, 1;
	mul.lo.s32 	%r617, %r616, 97;
	add.s32 	%r618, %r617, %r516;
	mul.wide.u32 	%rd191, %r618, 4;
	add.s64 	%rd60, %rd82, %rd191;
	cvt.u64.u32 	%rd192, %r617;
	add.s64 	%rd193, %rd84, %rd192;
	shl.b64 	%rd194, %rd193, 2;
	add.s64 	%rd61, %rd82, %rd194;
	shr.u32 	%r619, %r110, 1;
	mul.lo.s32 	%r620, %r619, 97;
	add.s32 	%r621, %r620, %r516;
	mul.wide.u32 	%rd195, %r621, 4;
	add.s64 	%rd62, %rd82, %rd195;
	cvt.u64.u32 	%rd196, %r620;
	add.s64 	%rd197, %rd84, %rd196;
	shl.b64 	%rd198, %rd197, 2;
	add.s64 	%rd63, %rd82, %rd198;
	shr.u32 	%r622, %r111, 1;
	mul.lo.s32 	%r623, %r622, 97;
	add.s32 	%r624, %r623, %r516;
	mul.wide.u32 	%rd199, %r624, 4;
	add.s64 	%rd64, %rd82, %rd199;
	cvt.u64.u32 	%rd200, %r623;
	add.s64 	%rd201, %rd84, %rd200;
	shl.b64 	%rd202, %rd201, 2;
	add.s64 	%rd65, %rd82, %rd202;
	shr.u32 	%r625, %r112, 1;
	mul.lo.s32 	%r626, %r625, 97;
	add.s32 	%r627, %r626, %r516;
	mul.wide.u32 	%rd203, %r627, 4;
	add.s64 	%rd66, %rd82, %rd203;
	cvt.u64.u32 	%rd204, %r626;
	add.s64 	%rd205, %rd84, %rd204;
	shl.b64 	%rd206, %rd205, 2;
	add.s64 	%rd67, %rd82, %rd206;
	shr.u32 	%r628, %r113, 1;
	mul.lo.s32 	%r629, %r628, 97;
	add.s32 	%r630, %r629, %r516;
	mul.wide.u32 	%rd207, %r630, 4;
	add.s64 	%rd68, %rd82, %rd207;
	cvt.u64.u32 	%rd208, %r629;
	add.s64 	%rd209, %rd84, %rd208;
	shl.b64 	%rd210, %rd209, 2;
	add.s64 	%rd69, %rd82, %rd210;
	mul.wide.u32 	%rd211, %r531, 4;
	add.s64 	%rd70, %rd82, %rd211;
	setp.eq.s32 	%p163, %r81, 0;
	mov.u16 	%rs93, 25600;
	mov.u16 	%rs67, 21504;
	mov.u16 	%rs101, 18432;
	mov.u16 	%rs89, -14592;
	mov.u32 	%r3047, %r3042;
	mov.u32 	%r3048, %r3042;
	mov.u32 	%r3053, %r3042;
	mov.u32 	%r118, %r3042;
	bra.uni 	$L__BB0_65;
$L__BB0_69:                             // %pass29413
                                        //   in Loop: Header=BB0_65 Depth=1
	shl.b32 	%r2883, %r120, 9;
	and.b32  	%r2884, %r2883, 4193280;
	or.b32  	%r2885, %r2884, %r46;
	or.b32  	%r2886, %r2885, %r48;
	or.b32  	%r2887, %r2886, %r114;
	cvt.u64.u32 	%rd290, %r2887;
	add.s64 	%rd291, %rd290, %rd5;
	shr.u64 	%rd292, %rd291, 42;
	add.s64 	%rd293, %rd291, %rd292;
	shr.s64 	%rd294, %rd293, 22;
	setp.lt.s64 	%p267, %rd291, 0;
	and.b64  	%rd295, %rd293, -4194304;
	setp.ne.s64 	%p268, %rd295, %rd291;
	and.pred  	%p269, %p267, %p268;
	selp.u64 	%rd296, 1, 0, %p269;
	sub.s64 	%rd297, %rd296, %rd294;
	shl.b64 	%rd298, %rd297, 22;
	add.s64 	%rd299, %rd298, %rd291;
	shl.b64 	%rd300, %rd299, 2;
	add.s64 	%rd301, %rd3, %rd300;
	st.global.v4.u32 	[%rd301], {%r179, %r181, %r180, %r182};
	shl.b32 	%r2888, %r121, 9;
	and.b32  	%r2889, %r2888, 4193280;
	or.b32  	%r2890, %r2889, %r46;
	or.b32  	%r2891, %r2890, %r48;
	or.b32  	%r2892, %r2891, %r114;
	cvt.u64.u32 	%rd302, %r2892;
	add.s64 	%rd303, %rd302, %rd5;
	shr.u64 	%rd304, %rd303, 42;
	add.s64 	%rd305, %rd303, %rd304;
	shr.s64 	%rd306, %rd305, 22;
	setp.lt.s64 	%p270, %rd303, 0;
	and.b64  	%rd307, %rd305, -4194304;
	setp.ne.s64 	%p271, %rd307, %rd303;
	and.pred  	%p272, %p270, %p271;
	selp.u64 	%rd308, 1, 0, %p272;
	sub.s64 	%rd309, %rd308, %rd306;
	shl.b64 	%rd310, %rd309, 22;
	add.s64 	%rd311, %rd310, %rd303;
	shl.b64 	%rd312, %rd311, 2;
	add.s64 	%rd313, %rd3, %rd312;
	st.global.v4.u32 	[%rd313], {%r183, %r185, %r184, %r186};
	shl.b32 	%r2893, %r122, 9;
	and.b32  	%r2894, %r2893, 4193280;
	or.b32  	%r2895, %r2894, %r46;
	or.b32  	%r2896, %r2895, %r48;
	or.b32  	%r2897, %r2896, %r114;
	cvt.u64.u32 	%rd314, %r2897;
	add.s64 	%rd315, %rd314, %rd5;
	shr.u64 	%rd316, %rd315, 42;
	add.s64 	%rd317, %rd315, %rd316;
	shr.s64 	%rd318, %rd317, 22;
	setp.lt.s64 	%p273, %rd315, 0;
	and.b64  	%rd319, %rd317, -4194304;
	setp.ne.s64 	%p274, %rd319, %rd315;
	and.pred  	%p275, %p273, %p274;
	selp.u64 	%rd320, 1, 0, %p275;
	sub.s64 	%rd321, %rd320, %rd318;
	shl.b64 	%rd322, %rd321, 22;
	add.s64 	%rd323, %rd322, %rd315;
	shl.b64 	%rd324, %rd323, 2;
	add.s64 	%rd325, %rd3, %rd324;
	st.global.v4.u32 	[%rd325], {%r187, %r189, %r188, %r190};
	shl.b32 	%r2898, %r123, 9;
	and.b32  	%r2899, %r2898, 4193280;
	or.b32  	%r2900, %r2899, %r46;
	or.b32  	%r2901, %r2900, %r48;
	or.b32  	%r2902, %r2901, %r114;
	cvt.u64.u32 	%rd326, %r2902;
	add.s64 	%rd327, %rd326, %rd5;
	shr.u64 	%rd328, %rd327, 42;
	add.s64 	%rd329, %rd327, %rd328;
	shr.s64 	%rd330, %rd329, 22;
	setp.lt.s64 	%p276, %rd327, 0;
	and.b64  	%rd331, %rd329, -4194304;
	setp.ne.s64 	%p277, %rd331, %rd327;
	and.pred  	%p278, %p276, %p277;
	selp.u64 	%rd332, 1, 0, %p278;
	sub.s64 	%rd333, %rd332, %rd330;
	shl.b64 	%rd334, %rd333, 22;
	add.s64 	%rd335, %rd334, %rd327;
	shl.b64 	%rd336, %rd335, 2;
	add.s64 	%rd337, %rd3, %rd336;
	st.global.v4.u32 	[%rd337], {%r191, %r193, %r192, %r194};
	shl.b32 	%r2903, %r124, 9;
	and.b32  	%r2904, %r2903, 4193280;
	or.b32  	%r2905, %r2904, %r46;
	or.b32  	%r2906, %r2905, %r48;
	or.b32  	%r2907, %r2906, %r114;
	cvt.u64.u32 	%rd338, %r2907;
	add.s64 	%rd339, %rd338, %rd5;
	shr.u64 	%rd340, %rd339, 42;
	add.s64 	%rd341, %rd339, %rd340;
	shr.s64 	%rd342, %rd341, 22;
	setp.lt.s64 	%p279, %rd339, 0;
	and.b64  	%rd343, %rd341, -4194304;
	setp.ne.s64 	%p280, %rd343, %rd339;
	and.pred  	%p281, %p279, %p280;
	selp.u64 	%rd344, 1, 0, %p281;
	sub.s64 	%rd345, %rd344, %rd342;
	shl.b64 	%rd346, %rd345, 22;
	add.s64 	%rd347, %rd346, %rd339;
	shl.b64 	%rd348, %rd347, 2;
	add.s64 	%rd349, %rd3, %rd348;
	st.global.v4.u32 	[%rd349], {%r195, %r197, %r196, %r198};
	shl.b32 	%r2908, %r125, 9;
	and.b32  	%r2909, %r2908, 4193280;
	or.b32  	%r2910, %r2909, %r46;
	or.b32  	%r2911, %r2910, %r48;
	or.b32  	%r2912, %r2911, %r114;
	cvt.u64.u32 	%rd350, %r2912;
	add.s64 	%rd351, %rd350, %rd5;
	shr.u64 	%rd352, %rd351, 42;
	add.s64 	%rd353, %rd351, %rd352;
	shr.s64 	%rd354, %rd353, 22;
	setp.lt.s64 	%p282, %rd351, 0;
	and.b64  	%rd355, %rd353, -4194304;
	setp.ne.s64 	%p283, %rd355, %rd351;
	and.pred  	%p284, %p282, %p283;
	selp.u64 	%rd356, 1, 0, %p284;
	sub.s64 	%rd357, %rd356, %rd354;
	shl.b64 	%rd358, %rd357, 22;
	add.s64 	%rd359, %rd358, %rd351;
	shl.b64 	%rd360, %rd359, 2;
	add.s64 	%rd361, %rd3, %rd360;
	st.global.v4.u32 	[%rd361], {%r199, %r201, %r200, %r202};
	shl.b32 	%r2913, %r126, 9;
	and.b32  	%r2914, %r2913, 4193280;
	or.b32  	%r2915, %r2914, %r46;
	or.b32  	%r2916, %r2915, %r48;
	or.b32  	%r2917, %r2916, %r114;
	cvt.u64.u32 	%rd362, %r2917;
	add.s64 	%rd363, %rd362, %rd5;
	shr.u64 	%rd364, %rd363, 42;
	add.s64 	%rd365, %rd363, %rd364;
	shr.s64 	%rd366, %rd365, 22;
	setp.lt.s64 	%p285, %rd363, 0;
	and.b64  	%rd367, %rd365, -4194304;
	setp.ne.s64 	%p286, %rd367, %rd363;
	and.pred  	%p287, %p285, %p286;
	selp.u64 	%rd368, 1, 0, %p287;
	sub.s64 	%rd369, %rd368, %rd366;
	shl.b64 	%rd370, %rd369, 22;
	add.s64 	%rd371, %rd370, %rd363;
	shl.b64 	%rd372, %rd371, 2;
	add.s64 	%rd373, %rd3, %rd372;
	st.global.v4.u32 	[%rd373], {%r203, %r205, %r204, %r206};
	shl.b32 	%r2918, %r127, 9;
	and.b32  	%r2919, %r2918, 4193280;
	or.b32  	%r2920, %r2919, %r46;
	or.b32  	%r2921, %r2920, %r48;
	or.b32  	%r2922, %r2921, %r114;
	cvt.u64.u32 	%rd374, %r2922;
	add.s64 	%rd375, %rd374, %rd5;
	shr.u64 	%rd376, %rd375, 42;
	add.s64 	%rd377, %rd375, %rd376;
	shr.s64 	%rd378, %rd377, 22;
	setp.lt.s64 	%p288, %rd375, 0;
	and.b64  	%rd379, %rd377, -4194304;
	setp.ne.s64 	%p289, %rd379, %rd375;
	and.pred  	%p290, %p288, %p289;
	selp.u64 	%rd380, 1, 0, %p290;
	sub.s64 	%rd381, %rd380, %rd378;
	shl.b64 	%rd382, %rd381, 22;
	add.s64 	%rd383, %rd382, %rd375;
	shl.b64 	%rd384, %rd383, 2;
	add.s64 	%rd385, %rd3, %rd384;
	st.global.v4.u32 	[%rd385], {%r207, %r209, %r208, %r210};
	shl.b32 	%r2923, %r128, 9;
	and.b32  	%r2924, %r2923, 4193280;
	or.b32  	%r2925, %r2924, %r46;
	or.b32  	%r2926, %r2925, %r48;
	or.b32  	%r2927, %r2926, %r114;
	cvt.u64.u32 	%rd386, %r2927;
	add.s64 	%rd387, %rd386, %rd5;
	shr.u64 	%rd388, %rd387, 42;
	add.s64 	%rd389, %rd387, %rd388;
	shr.s64 	%rd390, %rd389, 22;
	setp.lt.s64 	%p291, %rd387, 0;
	and.b64  	%rd391, %rd389, -4194304;
	setp.ne.s64 	%p292, %rd391, %rd387;
	and.pred  	%p293, %p291, %p292;
	selp.u64 	%rd392, 1, 0, %p293;
	sub.s64 	%rd393, %rd392, %rd390;
	shl.b64 	%rd394, %rd393, 22;
	add.s64 	%rd395, %rd394, %rd387;
	shl.b64 	%rd396, %rd395, 2;
	add.s64 	%rd397, %rd3, %rd396;
	st.global.v4.u32 	[%rd397], {%r211, %r213, %r212, %r214};
	shl.b32 	%r2928, %r129, 9;
	and.b32  	%r2929, %r2928, 4193280;
	or.b32  	%r2930, %r2929, %r46;
	or.b32  	%r2931, %r2930, %r48;
	or.b32  	%r2932, %r2931, %r114;
	cvt.u64.u32 	%rd398, %r2932;
	add.s64 	%rd399, %rd398, %rd5;
	shr.u64 	%rd400, %rd399, 42;
	add.s64 	%rd401, %rd399, %rd400;
	shr.s64 	%rd402, %rd401, 22;
	setp.lt.s64 	%p294, %rd399, 0;
	and.b64  	%rd403, %rd401, -4194304;
	setp.ne.s64 	%p295, %rd403, %rd399;
	and.pred  	%p296, %p294, %p295;
	selp.u64 	%rd404, 1, 0, %p296;
	sub.s64 	%rd405, %rd404, %rd402;
	shl.b64 	%rd406, %rd405, 22;
	add.s64 	%rd407, %rd406, %rd399;
	shl.b64 	%rd408, %rd407, 2;
	add.s64 	%rd409, %rd3, %rd408;
	st.global.v4.u32 	[%rd409], {%r215, %r217, %r216, %r218};
	shl.b32 	%r2933, %r130, 9;
	and.b32  	%r2934, %r2933, 4193280;
	or.b32  	%r2935, %r2934, %r46;
	or.b32  	%r2936, %r2935, %r48;
	or.b32  	%r2937, %r2936, %r114;
	cvt.u64.u32 	%rd410, %r2937;
	add.s64 	%rd411, %rd410, %rd5;
	shr.u64 	%rd412, %rd411, 42;
	add.s64 	%rd413, %rd411, %rd412;
	shr.s64 	%rd414, %rd413, 22;
	setp.lt.s64 	%p297, %rd411, 0;
	and.b64  	%rd415, %rd413, -4194304;
	setp.ne.s64 	%p298, %rd415, %rd411;
	and.pred  	%p299, %p297, %p298;
	selp.u64 	%rd416, 1, 0, %p299;
	sub.s64 	%rd417, %rd416, %rd414;
	shl.b64 	%rd418, %rd417, 22;
	add.s64 	%rd419, %rd418, %rd411;
	shl.b64 	%rd420, %rd419, 2;
	add.s64 	%rd421, %rd3, %rd420;
	st.global.v4.u32 	[%rd421], {%r219, %r221, %r220, %r222};
	shl.b32 	%r2938, %r131, 9;
	and.b32  	%r2939, %r2938, 4193280;
	or.b32  	%r2940, %r2939, %r46;
	or.b32  	%r2941, %r2940, %r48;
	or.b32  	%r2942, %r2941, %r114;
	cvt.u64.u32 	%rd422, %r2942;
	add.s64 	%rd423, %rd422, %rd5;
	shr.u64 	%rd424, %rd423, 42;
	add.s64 	%rd425, %rd423, %rd424;
	shr.s64 	%rd426, %rd425, 22;
	setp.lt.s64 	%p300, %rd423, 0;
	and.b64  	%rd427, %rd425, -4194304;
	setp.ne.s64 	%p301, %rd427, %rd423;
	and.pred  	%p302, %p300, %p301;
	selp.u64 	%rd428, 1, 0, %p302;
	sub.s64 	%rd429, %rd428, %rd426;
	shl.b64 	%rd430, %rd429, 22;
	add.s64 	%rd431, %rd430, %rd423;
	shl.b64 	%rd432, %rd431, 2;
	add.s64 	%rd433, %rd3, %rd432;
	st.global.v4.u32 	[%rd433], {%r223, %r225, %r224, %r226};
	shl.b32 	%r2943, %r132, 9;
	and.b32  	%r2944, %r2943, 4193280;
	or.b32  	%r2945, %r2944, %r46;
	or.b32  	%r2946, %r2945, %r48;
	or.b32  	%r2947, %r2946, %r114;
	cvt.u64.u32 	%rd434, %r2947;
	add.s64 	%rd435, %rd434, %rd5;
	shr.u64 	%rd436, %rd435, 42;
	add.s64 	%rd437, %rd435, %rd436;
	shr.s64 	%rd438, %rd437, 22;
	setp.lt.s64 	%p303, %rd435, 0;
	and.b64  	%rd439, %rd437, -4194304;
	setp.ne.s64 	%p304, %rd439, %rd435;
	and.pred  	%p305, %p303, %p304;
	selp.u64 	%rd440, 1, 0, %p305;
	sub.s64 	%rd441, %rd440, %rd438;
	shl.b64 	%rd442, %rd441, 22;
	add.s64 	%rd443, %rd442, %rd435;
	shl.b64 	%rd444, %rd443, 2;
	add.s64 	%rd445, %rd3, %rd444;
	st.global.v4.u32 	[%rd445], {%r227, %r229, %r228, %r230};
	shl.b32 	%r2948, %r133, 9;
	and.b32  	%r2949, %r2948, 4193280;
	or.b32  	%r2950, %r2949, %r46;
	or.b32  	%r2951, %r2950, %r48;
	or.b32  	%r2952, %r2951, %r114;
	cvt.u64.u32 	%rd446, %r2952;
	add.s64 	%rd447, %rd446, %rd5;
	shr.u64 	%rd448, %rd447, 42;
	add.s64 	%rd449, %rd447, %rd448;
	shr.s64 	%rd450, %rd449, 22;
	setp.lt.s64 	%p306, %rd447, 0;
	and.b64  	%rd451, %rd449, -4194304;
	setp.ne.s64 	%p307, %rd451, %rd447;
	and.pred  	%p308, %p306, %p307;
	selp.u64 	%rd452, 1, 0, %p308;
	sub.s64 	%rd453, %rd452, %rd450;
	shl.b64 	%rd454, %rd453, 22;
	add.s64 	%rd455, %rd454, %rd447;
	shl.b64 	%rd456, %rd455, 2;
	add.s64 	%rd457, %rd3, %rd456;
	st.global.v4.u32 	[%rd457], {%r231, %r233, %r232, %r234};
	shl.b32 	%r2953, %r134, 9;
	and.b32  	%r2954, %r2953, 4193280;
	or.b32  	%r2955, %r2954, %r46;
	or.b32  	%r2956, %r2955, %r48;
	or.b32  	%r2957, %r2956, %r114;
	cvt.u64.u32 	%rd458, %r2957;
	add.s64 	%rd459, %rd458, %rd5;
	shr.u64 	%rd460, %rd459, 42;
	add.s64 	%rd461, %rd459, %rd460;
	shr.s64 	%rd462, %rd461, 22;
	setp.lt.s64 	%p309, %rd459, 0;
	and.b64  	%rd463, %rd461, -4194304;
	setp.ne.s64 	%p310, %rd463, %rd459;
	and.pred  	%p311, %p309, %p310;
	selp.u64 	%rd464, 1, 0, %p311;
	sub.s64 	%rd465, %rd464, %rd462;
	shl.b64 	%rd466, %rd465, 22;
	add.s64 	%rd467, %rd466, %rd459;
	shl.b64 	%rd468, %rd467, 2;
	add.s64 	%rd469, %rd3, %rd468;
	st.global.v4.u32 	[%rd469], {%r235, %r237, %r236, %r238};
	shl.b32 	%r2958, %r135, 9;
	and.b32  	%r2959, %r2958, 4193280;
	or.b32  	%r2960, %r2959, %r46;
	or.b32  	%r2961, %r2960, %r48;
	or.b32  	%r2962, %r2961, %r114;
	cvt.u64.u32 	%rd470, %r2962;
	add.s64 	%rd471, %rd470, %rd5;
	shr.u64 	%rd472, %rd471, 42;
	add.s64 	%rd473, %rd471, %rd472;
	shr.s64 	%rd474, %rd473, 22;
	setp.lt.s64 	%p312, %rd471, 0;
	and.b64  	%rd475, %rd473, -4194304;
	setp.ne.s64 	%p313, %rd475, %rd471;
	and.pred  	%p314, %p312, %p313;
	selp.u64 	%rd476, 1, 0, %p314;
	sub.s64 	%rd477, %rd476, %rd474;
	shl.b64 	%rd478, %rd477, 22;
	add.s64 	%rd479, %rd478, %rd471;
	shl.b64 	%rd480, %rd479, 2;
	add.s64 	%rd481, %rd3, %rd480;
	st.global.v4.u32 	[%rd481], {%r239, %r241, %r240, %r242};
	shl.b32 	%r2963, %r136, 9;
	and.b32  	%r2964, %r2963, 4193280;
	or.b32  	%r2965, %r2964, %r46;
	or.b32  	%r2966, %r2965, %r48;
	or.b32  	%r2967, %r2966, %r114;
	cvt.u64.u32 	%rd482, %r2967;
	add.s64 	%rd483, %rd482, %rd5;
	shr.u64 	%rd484, %rd483, 42;
	add.s64 	%rd485, %rd483, %rd484;
	shr.s64 	%rd486, %rd485, 22;
	setp.lt.s64 	%p315, %rd483, 0;
	and.b64  	%rd487, %rd485, -4194304;
	setp.ne.s64 	%p316, %rd487, %rd483;
	and.pred  	%p317, %p315, %p316;
	selp.u64 	%rd488, 1, 0, %p317;
	sub.s64 	%rd489, %rd488, %rd486;
	shl.b64 	%rd490, %rd489, 22;
	add.s64 	%rd491, %rd490, %rd483;
	shl.b64 	%rd492, %rd491, 2;
	add.s64 	%rd493, %rd3, %rd492;
	st.global.v4.u32 	[%rd493], {%r243, %r245, %r244, %r246};
	shl.b32 	%r2968, %r137, 9;
	and.b32  	%r2969, %r2968, 4193280;
	or.b32  	%r2970, %r2969, %r46;
	or.b32  	%r2971, %r2970, %r48;
	or.b32  	%r2972, %r2971, %r114;
	cvt.u64.u32 	%rd494, %r2972;
	add.s64 	%rd495, %rd494, %rd5;
	shr.u64 	%rd496, %rd495, 42;
	add.s64 	%rd497, %rd495, %rd496;
	shr.s64 	%rd498, %rd497, 22;
	setp.lt.s64 	%p318, %rd495, 0;
	and.b64  	%rd499, %rd497, -4194304;
	setp.ne.s64 	%p319, %rd499, %rd495;
	and.pred  	%p320, %p318, %p319;
	selp.u64 	%rd500, 1, 0, %p320;
	sub.s64 	%rd501, %rd500, %rd498;
	shl.b64 	%rd502, %rd501, 22;
	add.s64 	%rd503, %rd502, %rd495;
	shl.b64 	%rd504, %rd503, 2;
	add.s64 	%rd505, %rd3, %rd504;
	st.global.v4.u32 	[%rd505], {%r247, %r249, %r248, %r250};
	shl.b32 	%r2973, %r138, 9;
	and.b32  	%r2974, %r2973, 4193280;
	or.b32  	%r2975, %r2974, %r46;
	or.b32  	%r2976, %r2975, %r48;
	or.b32  	%r2977, %r2976, %r114;
	cvt.u64.u32 	%rd506, %r2977;
	add.s64 	%rd507, %rd506, %rd5;
	shr.u64 	%rd508, %rd507, 42;
	add.s64 	%rd509, %rd507, %rd508;
	shr.s64 	%rd510, %rd509, 22;
	setp.lt.s64 	%p321, %rd507, 0;
	and.b64  	%rd511, %rd509, -4194304;
	setp.ne.s64 	%p322, %rd511, %rd507;
	and.pred  	%p323, %p321, %p322;
	selp.u64 	%rd512, 1, 0, %p323;
	sub.s64 	%rd513, %rd512, %rd510;
	shl.b64 	%rd514, %rd513, 22;
	add.s64 	%rd515, %rd514, %rd507;
	shl.b64 	%rd516, %rd515, 2;
	add.s64 	%rd517, %rd3, %rd516;
	st.global.v4.u32 	[%rd517], {%r251, %r253, %r252, %r254};
	shl.b32 	%r2978, %r139, 9;
	and.b32  	%r2979, %r2978, 4193280;
	or.b32  	%r2980, %r2979, %r46;
	or.b32  	%r2981, %r2980, %r48;
	or.b32  	%r2982, %r2981, %r114;
	cvt.u64.u32 	%rd518, %r2982;
	add.s64 	%rd519, %rd518, %rd5;
	shr.u64 	%rd520, %rd519, 42;
	add.s64 	%rd521, %rd519, %rd520;
	shr.s64 	%rd522, %rd521, 22;
	setp.lt.s64 	%p324, %rd519, 0;
	and.b64  	%rd523, %rd521, -4194304;
	setp.ne.s64 	%p325, %rd523, %rd519;
	and.pred  	%p326, %p324, %p325;
	selp.u64 	%rd524, 1, 0, %p326;
	sub.s64 	%rd525, %rd524, %rd522;
	shl.b64 	%rd526, %rd525, 22;
	add.s64 	%rd527, %rd526, %rd519;
	shl.b64 	%rd528, %rd527, 2;
	add.s64 	%rd529, %rd3, %rd528;
	st.global.v4.u32 	[%rd529], {%r255, %r257, %r256, %r258};
	shl.b32 	%r2983, %r140, 9;
	and.b32  	%r2984, %r2983, 4193280;
	or.b32  	%r2985, %r2984, %r46;
	or.b32  	%r2986, %r2985, %r48;
	or.b32  	%r2987, %r2986, %r114;
	cvt.u64.u32 	%rd530, %r2987;
	add.s64 	%rd531, %rd530, %rd5;
	shr.u64 	%rd532, %rd531, 42;
	add.s64 	%rd533, %rd531, %rd532;
	shr.s64 	%rd534, %rd533, 22;
	setp.lt.s64 	%p327, %rd531, 0;
	and.b64  	%rd535, %rd533, -4194304;
	setp.ne.s64 	%p328, %rd535, %rd531;
	and.pred  	%p329, %p327, %p328;
	selp.u64 	%rd536, 1, 0, %p329;
	sub.s64 	%rd537, %rd536, %rd534;
	shl.b64 	%rd538, %rd537, 22;
	add.s64 	%rd539, %rd538, %rd531;
	shl.b64 	%rd540, %rd539, 2;
	add.s64 	%rd541, %rd3, %rd540;
	st.global.v4.u32 	[%rd541], {%r259, %r261, %r260, %r262};
	shl.b32 	%r2988, %r141, 9;
	and.b32  	%r2989, %r2988, 4193280;
	or.b32  	%r2990, %r2989, %r46;
	or.b32  	%r2991, %r2990, %r48;
	or.b32  	%r2992, %r2991, %r114;
	cvt.u64.u32 	%rd542, %r2992;
	add.s64 	%rd543, %rd542, %rd5;
	shr.u64 	%rd544, %rd543, 42;
	add.s64 	%rd545, %rd543, %rd544;
	shr.s64 	%rd546, %rd545, 22;
	setp.lt.s64 	%p330, %rd543, 0;
	and.b64  	%rd547, %rd545, -4194304;
	setp.ne.s64 	%p331, %rd547, %rd543;
	and.pred  	%p332, %p330, %p331;
	selp.u64 	%rd548, 1, 0, %p332;
	sub.s64 	%rd549, %rd548, %rd546;
	shl.b64 	%rd550, %rd549, 22;
	add.s64 	%rd551, %rd550, %rd543;
	shl.b64 	%rd552, %rd551, 2;
	add.s64 	%rd553, %rd3, %rd552;
	st.global.v4.u32 	[%rd553], {%r263, %r265, %r264, %r266};
	shl.b32 	%r2993, %r142, 9;
	and.b32  	%r2994, %r2993, 4193280;
	or.b32  	%r2995, %r2994, %r46;
	or.b32  	%r2996, %r2995, %r48;
	or.b32  	%r2997, %r2996, %r114;
	cvt.u64.u32 	%rd554, %r2997;
	add.s64 	%rd555, %rd554, %rd5;
	shr.u64 	%rd556, %rd555, 42;
	add.s64 	%rd557, %rd555, %rd556;
	shr.s64 	%rd558, %rd557, 22;
	setp.lt.s64 	%p333, %rd555, 0;
	and.b64  	%rd559, %rd557, -4194304;
	setp.ne.s64 	%p334, %rd559, %rd555;
	and.pred  	%p335, %p333, %p334;
	selp.u64 	%rd560, 1, 0, %p335;
	sub.s64 	%rd561, %rd560, %rd558;
	shl.b64 	%rd562, %rd561, 22;
	add.s64 	%rd563, %rd562, %rd555;
	shl.b64 	%rd564, %rd563, 2;
	add.s64 	%rd565, %rd3, %rd564;
	st.global.v4.u32 	[%rd565], {%r267, %r269, %r268, %r270};
	shl.b32 	%r2998, %r143, 9;
	and.b32  	%r2999, %r2998, 4193280;
	or.b32  	%r3000, %r2999, %r46;
	or.b32  	%r3001, %r3000, %r48;
	or.b32  	%r3002, %r3001, %r114;
	cvt.u64.u32 	%rd566, %r3002;
	add.s64 	%rd567, %rd566, %rd5;
	shr.u64 	%rd568, %rd567, 42;
	add.s64 	%rd569, %rd567, %rd568;
	shr.s64 	%rd570, %rd569, 22;
	setp.lt.s64 	%p336, %rd567, 0;
	and.b64  	%rd571, %rd569, -4194304;
	setp.ne.s64 	%p337, %rd571, %rd567;
	and.pred  	%p338, %p336, %p337;
	selp.u64 	%rd572, 1, 0, %p338;
	sub.s64 	%rd573, %rd572, %rd570;
	shl.b64 	%rd574, %rd573, 22;
	add.s64 	%rd575, %rd574, %rd567;
	shl.b64 	%rd576, %rd575, 2;
	add.s64 	%rd577, %rd3, %rd576;
	st.global.v4.u32 	[%rd577], {%r271, %r273, %r272, %r274};
	shl.b32 	%r3003, %r144, 9;
	and.b32  	%r3004, %r3003, 4193280;
	or.b32  	%r3005, %r3004, %r46;
	or.b32  	%r3006, %r3005, %r48;
	or.b32  	%r3007, %r3006, %r114;
	cvt.u64.u32 	%rd578, %r3007;
	add.s64 	%rd579, %rd578, %rd5;
	shr.u64 	%rd580, %rd579, 42;
	add.s64 	%rd581, %rd579, %rd580;
	shr.s64 	%rd582, %rd581, 22;
	setp.lt.s64 	%p339, %rd579, 0;
	and.b64  	%rd583, %rd581, -4194304;
	setp.ne.s64 	%p340, %rd583, %rd579;
	and.pred  	%p341, %p339, %p340;
	selp.u64 	%rd584, 1, 0, %p341;
	sub.s64 	%rd585, %rd584, %rd582;
	shl.b64 	%rd586, %rd585, 22;
	add.s64 	%rd587, %rd586, %rd579;
	shl.b64 	%rd588, %rd587, 2;
	add.s64 	%rd589, %rd3, %rd588;
	st.global.v4.u32 	[%rd589], {%r275, %r277, %r276, %r278};
	shl.b32 	%r3008, %r145, 9;
	and.b32  	%r3009, %r3008, 4193280;
	or.b32  	%r3010, %r3009, %r46;
	or.b32  	%r3011, %r3010, %r48;
	or.b32  	%r3012, %r3011, %r114;
	cvt.u64.u32 	%rd590, %r3012;
	add.s64 	%rd591, %rd590, %rd5;
	shr.u64 	%rd592, %rd591, 42;
	add.s64 	%rd593, %rd591, %rd592;
	shr.s64 	%rd594, %rd593, 22;
	setp.lt.s64 	%p342, %rd591, 0;
	and.b64  	%rd595, %rd593, -4194304;
	setp.ne.s64 	%p343, %rd595, %rd591;
	and.pred  	%p344, %p342, %p343;
	selp.u64 	%rd596, 1, 0, %p344;
	sub.s64 	%rd597, %rd596, %rd594;
	shl.b64 	%rd598, %rd597, 22;
	add.s64 	%rd599, %rd598, %rd591;
	shl.b64 	%rd600, %rd599, 2;
	add.s64 	%rd601, %rd3, %rd600;
	st.global.v4.u32 	[%rd601], {%r279, %r281, %r280, %r282};
	shl.b32 	%r3013, %r146, 9;
	and.b32  	%r3014, %r3013, 4193280;
	or.b32  	%r3015, %r3014, %r46;
	or.b32  	%r3016, %r3015, %r48;
	or.b32  	%r3017, %r3016, %r114;
	cvt.u64.u32 	%rd602, %r3017;
	add.s64 	%rd603, %rd602, %rd5;
	shr.u64 	%rd604, %rd603, 42;
	add.s64 	%rd605, %rd603, %rd604;
	shr.s64 	%rd606, %rd605, 22;
	setp.lt.s64 	%p345, %rd603, 0;
	and.b64  	%rd607, %rd605, -4194304;
	setp.ne.s64 	%p346, %rd607, %rd603;
	and.pred  	%p347, %p345, %p346;
	selp.u64 	%rd608, 1, 0, %p347;
	sub.s64 	%rd609, %rd608, %rd606;
	shl.b64 	%rd610, %rd609, 22;
	add.s64 	%rd611, %rd610, %rd603;
	shl.b64 	%rd612, %rd611, 2;
	add.s64 	%rd613, %rd3, %rd612;
	st.global.v4.u32 	[%rd613], {%r283, %r285, %r284, %r286};
	shl.b32 	%r3018, %r147, 9;
	and.b32  	%r3019, %r3018, 4193280;
	or.b32  	%r3020, %r3019, %r46;
	or.b32  	%r3021, %r3020, %r48;
	or.b32  	%r3022, %r3021, %r114;
	cvt.u64.u32 	%rd614, %r3022;
	add.s64 	%rd615, %rd614, %rd5;
	shr.u64 	%rd616, %rd615, 42;
	add.s64 	%rd617, %rd615, %rd616;
	shr.s64 	%rd618, %rd617, 22;
	setp.lt.s64 	%p348, %rd615, 0;
	and.b64  	%rd619, %rd617, -4194304;
	setp.ne.s64 	%p349, %rd619, %rd615;
	and.pred  	%p350, %p348, %p349;
	selp.u64 	%rd620, 1, 0, %p350;
	sub.s64 	%rd621, %rd620, %rd618;
	shl.b64 	%rd622, %rd621, 22;
	add.s64 	%rd623, %rd622, %rd615;
	shl.b64 	%rd624, %rd623, 2;
	add.s64 	%rd625, %rd3, %rd624;
	st.global.v4.u32 	[%rd625], {%r287, %r289, %r288, %r290};
	shl.b32 	%r3023, %r148, 9;
	and.b32  	%r3024, %r3023, 4193280;
	or.b32  	%r3025, %r3024, %r46;
	or.b32  	%r3026, %r3025, %r48;
	or.b32  	%r3027, %r3026, %r114;
	cvt.u64.u32 	%rd626, %r3027;
	add.s64 	%rd627, %rd626, %rd5;
	shr.u64 	%rd628, %rd627, 42;
	add.s64 	%rd629, %rd627, %rd628;
	shr.s64 	%rd630, %rd629, 22;
	setp.lt.s64 	%p351, %rd627, 0;
	and.b64  	%rd631, %rd629, -4194304;
	setp.ne.s64 	%p352, %rd631, %rd627;
	and.pred  	%p353, %p351, %p352;
	selp.u64 	%rd632, 1, 0, %p353;
	sub.s64 	%rd633, %rd632, %rd630;
	shl.b64 	%rd634, %rd633, 22;
	add.s64 	%rd635, %rd634, %rd627;
	shl.b64 	%rd636, %rd635, 2;
	add.s64 	%rd637, %rd3, %rd636;
	st.global.v4.u32 	[%rd637], {%r291, %r293, %r292, %r294};
	shl.b32 	%r3028, %r149, 9;
	and.b32  	%r3029, %r3028, 4193280;
	or.b32  	%r3030, %r3029, %r46;
	or.b32  	%r3031, %r3030, %r48;
	or.b32  	%r3032, %r3031, %r114;
	cvt.u64.u32 	%rd638, %r3032;
	add.s64 	%rd639, %rd638, %rd5;
	shr.u64 	%rd640, %rd639, 42;
	add.s64 	%rd641, %rd639, %rd640;
	shr.s64 	%rd642, %rd641, 22;
	setp.lt.s64 	%p354, %rd639, 0;
	and.b64  	%rd643, %rd641, -4194304;
	setp.ne.s64 	%p355, %rd643, %rd639;
	and.pred  	%p356, %p354, %p355;
	selp.u64 	%rd644, 1, 0, %p356;
	sub.s64 	%rd645, %rd644, %rd642;
	shl.b64 	%rd646, %rd645, 22;
	add.s64 	%rd647, %rd646, %rd639;
	shl.b64 	%rd648, %rd647, 2;
	add.s64 	%rd649, %rd3, %rd648;
	st.global.v4.u32 	[%rd649], {%r295, %r297, %r296, %r298};
	shl.b32 	%r3033, %r150, 9;
	and.b32  	%r3034, %r3033, 4193280;
	or.b32  	%r3035, %r3034, %r46;
	or.b32  	%r3036, %r3035, %r48;
	or.b32  	%r3037, %r3036, %r114;
	cvt.u64.u32 	%rd650, %r3037;
	add.s64 	%rd651, %rd650, %rd5;
	shr.u64 	%rd652, %rd651, 42;
	add.s64 	%rd653, %rd651, %rd652;
	shr.s64 	%rd654, %rd653, 22;
	setp.lt.s64 	%p357, %rd651, 0;
	and.b64  	%rd655, %rd653, -4194304;
	setp.ne.s64 	%p358, %rd655, %rd651;
	and.pred  	%p359, %p357, %p358;
	selp.u64 	%rd656, 1, 0, %p359;
	sub.s64 	%rd657, %rd656, %rd654;
	shl.b64 	%rd658, %rd657, 22;
	add.s64 	%rd659, %rd658, %rd651;
	shl.b64 	%rd660, %rd659, 2;
	add.s64 	%rd661, %rd3, %rd660;
	st.global.v4.u32 	[%rd661], {%r299, %r301, %r300, %r302};
	setp.ne.s32 	%p360, %r118, 7936;
	add.s32 	%r118, %r118, 256;
	add.s32 	%r3038, %r118, %r304;
	setp.lt.s32 	%p361, %r3038, %r305;
	and.pred  	%p362, %p360, %p361;
	@%p362 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_70;
$L__BB0_65:                             // %L971
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_66 Depth 2
	and.b32  	%r1143, %r118, 7936;
	or.b32  	%r1144, %r1143, %r31;
	or.b32  	%r1145, %r1144, %r47;
	shl.b32 	%r1146, %r1145, 13;
	add.s32 	%r1147, %r49, %r1146;
	shr.s32 	%r1148, %r1147, 31;
	shr.u32 	%r1149, %r1148, 6;
	add.s32 	%r1150, %r1147, %r1149;
	shr.s32 	%r1151, %r1150, 26;
	setp.lt.s32 	%p164, %r1147, 0;
	and.b32  	%r1152, %r1150, -67108864;
	setp.ne.s32 	%p165, %r1152, %r1147;
	and.pred  	%p166, %p164, %p165;
	selp.u32 	%r1153, 1, 0, %p166;
	sub.s32 	%r1154, %r1153, %r1151;
	shl.b32 	%r1155, %r1154, 26;
	or.b32  	%r1156, %r1147, 1;
	add.s32 	%r1157, %r1156, %r1155;
	mul.wide.s32 	%rd213, %r1157, 4;
	add.s64 	%rd214, %rd2, %rd213;
	ld.global.v4.u32 	{%r1158, %r1159, %r1160, %r1161}, [%rd214+-4];
	or.b32  	%r1162, %r50, %r1144;
	shl.b32 	%r1163, %r1162, 13;
	add.s32 	%r1164, %r49, %r1163;
	shr.s32 	%r1165, %r1164, 31;
	shr.u32 	%r1166, %r1165, 6;
	add.s32 	%r1167, %r1164, %r1166;
	shr.s32 	%r1168, %r1167, 26;
	setp.lt.s32 	%p167, %r1164, 0;
	and.b32  	%r1169, %r1167, -67108864;
	setp.ne.s32 	%p168, %r1169, %r1164;
	and.pred  	%p169, %p167, %p168;
	selp.u32 	%r1170, 1, 0, %p169;
	sub.s32 	%r1171, %r1170, %r1168;
	shl.b32 	%r1172, %r1171, 26;
	or.b32  	%r1173, %r1164, 1;
	add.s32 	%r1174, %r1173, %r1172;
	mul.wide.s32 	%rd215, %r1174, 4;
	add.s64 	%rd216, %rd2, %rd215;
	ld.global.v4.u32 	{%r1175, %r1176, %r1177, %r1178}, [%rd216+-4];
	or.b32  	%r1179, %r51, %r1144;
	shl.b32 	%r1180, %r1179, 13;
	add.s32 	%r1181, %r49, %r1180;
	shr.s32 	%r1182, %r1181, 31;
	shr.u32 	%r1183, %r1182, 6;
	add.s32 	%r1184, %r1181, %r1183;
	shr.s32 	%r1185, %r1184, 26;
	setp.lt.s32 	%p170, %r1181, 0;
	and.b32  	%r1186, %r1184, -67108864;
	setp.ne.s32 	%p171, %r1186, %r1181;
	and.pred  	%p172, %p170, %p171;
	selp.u32 	%r1187, 1, 0, %p172;
	sub.s32 	%r1188, %r1187, %r1185;
	shl.b32 	%r1189, %r1188, 26;
	or.b32  	%r1190, %r1181, 1;
	add.s32 	%r1191, %r1190, %r1189;
	mul.wide.s32 	%rd217, %r1191, 4;
	add.s64 	%rd218, %rd2, %rd217;
	ld.global.v4.u32 	{%r1192, %r1193, %r1194, %r1195}, [%rd218+-4];
	or.b32  	%r1196, %r52, %r1144;
	shl.b32 	%r1197, %r1196, 13;
	add.s32 	%r1198, %r49, %r1197;
	shr.s32 	%r1199, %r1198, 31;
	shr.u32 	%r1200, %r1199, 6;
	add.s32 	%r1201, %r1198, %r1200;
	shr.s32 	%r1202, %r1201, 26;
	setp.lt.s32 	%p173, %r1198, 0;
	and.b32  	%r1203, %r1201, -67108864;
	setp.ne.s32 	%p174, %r1203, %r1198;
	and.pred  	%p175, %p173, %p174;
	selp.u32 	%r1204, 1, 0, %p175;
	sub.s32 	%r1205, %r1204, %r1202;
	shl.b32 	%r1206, %r1205, 26;
	or.b32  	%r1207, %r1198, 1;
	add.s32 	%r1208, %r1207, %r1206;
	mul.wide.s32 	%rd219, %r1208, 4;
	add.s64 	%rd220, %rd2, %rd219;
	ld.global.v4.u32 	{%r1209, %r1210, %r1211, %r1212}, [%rd220+-4];
	or.b32  	%r1213, %r53, %r1144;
	shl.b32 	%r1214, %r1213, 13;
	add.s32 	%r1215, %r49, %r1214;
	shr.s32 	%r1216, %r1215, 31;
	shr.u32 	%r1217, %r1216, 6;
	add.s32 	%r1218, %r1215, %r1217;
	shr.s32 	%r1219, %r1218, 26;
	setp.lt.s32 	%p176, %r1215, 0;
	and.b32  	%r1220, %r1218, -67108864;
	setp.ne.s32 	%p177, %r1220, %r1215;
	and.pred  	%p178, %p176, %p177;
	selp.u32 	%r1221, 1, 0, %p178;
	sub.s32 	%r1222, %r1221, %r1219;
	shl.b32 	%r1223, %r1222, 26;
	or.b32  	%r1224, %r1215, 1;
	add.s32 	%r1225, %r1224, %r1223;
	mul.wide.s32 	%rd221, %r1225, 4;
	add.s64 	%rd222, %rd2, %rd221;
	ld.global.v4.u32 	{%r1226, %r1227, %r1228, %r1229}, [%rd222+-4];
	or.b32  	%r1230, %r54, %r1144;
	shl.b32 	%r1231, %r1230, 13;
	add.s32 	%r1232, %r49, %r1231;
	shr.s32 	%r1233, %r1232, 31;
	shr.u32 	%r1234, %r1233, 6;
	add.s32 	%r1235, %r1232, %r1234;
	shr.s32 	%r1236, %r1235, 26;
	setp.lt.s32 	%p179, %r1232, 0;
	and.b32  	%r1237, %r1235, -67108864;
	setp.ne.s32 	%p180, %r1237, %r1232;
	and.pred  	%p181, %p179, %p180;
	selp.u32 	%r1238, 1, 0, %p181;
	sub.s32 	%r1239, %r1238, %r1236;
	shl.b32 	%r1240, %r1239, 26;
	or.b32  	%r1241, %r1232, 1;
	add.s32 	%r1242, %r1241, %r1240;
	mul.wide.s32 	%rd223, %r1242, 4;
	add.s64 	%rd224, %rd2, %rd223;
	ld.global.v4.u32 	{%r1243, %r1244, %r1245, %r1246}, [%rd224+-4];
	or.b32  	%r1247, %r55, %r1144;
	shl.b32 	%r1248, %r1247, 13;
	add.s32 	%r1249, %r49, %r1248;
	shr.s32 	%r1250, %r1249, 31;
	shr.u32 	%r1251, %r1250, 6;
	add.s32 	%r1252, %r1249, %r1251;
	shr.s32 	%r1253, %r1252, 26;
	setp.lt.s32 	%p182, %r1249, 0;
	and.b32  	%r1254, %r1252, -67108864;
	setp.ne.s32 	%p183, %r1254, %r1249;
	and.pred  	%p184, %p182, %p183;
	selp.u32 	%r1255, 1, 0, %p184;
	sub.s32 	%r1256, %r1255, %r1253;
	shl.b32 	%r1257, %r1256, 26;
	or.b32  	%r1258, %r1249, 1;
	add.s32 	%r1259, %r1258, %r1257;
	mul.wide.s32 	%rd225, %r1259, 4;
	add.s64 	%rd226, %rd2, %rd225;
	ld.global.v4.u32 	{%r1260, %r1261, %r1262, %r1263}, [%rd226+-4];
	or.b32  	%r1264, %r56, %r1144;
	shl.b32 	%r1265, %r1264, 13;
	add.s32 	%r1266, %r49, %r1265;
	shr.s32 	%r1267, %r1266, 31;
	shr.u32 	%r1268, %r1267, 6;
	add.s32 	%r1269, %r1266, %r1268;
	shr.s32 	%r1270, %r1269, 26;
	setp.lt.s32 	%p185, %r1266, 0;
	and.b32  	%r1271, %r1269, -67108864;
	setp.ne.s32 	%p186, %r1271, %r1266;
	and.pred  	%p187, %p185, %p186;
	selp.u32 	%r1272, 1, 0, %p187;
	sub.s32 	%r1273, %r1272, %r1270;
	shl.b32 	%r1274, %r1273, 26;
	or.b32  	%r1275, %r1266, 1;
	add.s32 	%r1276, %r1275, %r1274;
	mul.wide.s32 	%rd227, %r1276, 4;
	add.s64 	%rd228, %rd2, %rd227;
	ld.global.v4.u32 	{%r1277, %r1278, %r1279, %r1280}, [%rd228+-4];
	or.b32  	%r1281, %r57, %r1144;
	shl.b32 	%r1282, %r1281, 13;
	add.s32 	%r1283, %r49, %r1282;
	shr.s32 	%r1284, %r1283, 31;
	shr.u32 	%r1285, %r1284, 6;
	add.s32 	%r1286, %r1283, %r1285;
	shr.s32 	%r1287, %r1286, 26;
	setp.lt.s32 	%p188, %r1283, 0;
	and.b32  	%r1288, %r1286, -67108864;
	setp.ne.s32 	%p189, %r1288, %r1283;
	and.pred  	%p190, %p188, %p189;
	selp.u32 	%r1289, 1, 0, %p190;
	sub.s32 	%r1290, %r1289, %r1287;
	shl.b32 	%r1291, %r1290, 26;
	or.b32  	%r1292, %r1283, 1;
	add.s32 	%r1293, %r1292, %r1291;
	mul.wide.s32 	%rd229, %r1293, 4;
	add.s64 	%rd230, %rd2, %rd229;
	ld.global.v4.u32 	{%r1294, %r1295, %r1296, %r1297}, [%rd230+-4];
	or.b32  	%r1298, %r58, %r1144;
	shl.b32 	%r1299, %r1298, 13;
	add.s32 	%r1300, %r49, %r1299;
	shr.s32 	%r1301, %r1300, 31;
	shr.u32 	%r1302, %r1301, 6;
	add.s32 	%r1303, %r1300, %r1302;
	shr.s32 	%r1304, %r1303, 26;
	setp.lt.s32 	%p191, %r1300, 0;
	and.b32  	%r1305, %r1303, -67108864;
	setp.ne.s32 	%p192, %r1305, %r1300;
	and.pred  	%p193, %p191, %p192;
	selp.u32 	%r1306, 1, 0, %p193;
	sub.s32 	%r1307, %r1306, %r1304;
	shl.b32 	%r1308, %r1307, 26;
	or.b32  	%r1309, %r1300, 1;
	add.s32 	%r1310, %r1309, %r1308;
	mul.wide.s32 	%rd231, %r1310, 4;
	add.s64 	%rd232, %rd2, %rd231;
	ld.global.v4.u32 	{%r1311, %r1312, %r1313, %r1314}, [%rd232+-4];
	or.b32  	%r1315, %r59, %r1144;
	shl.b32 	%r1316, %r1315, 13;
	add.s32 	%r1317, %r49, %r1316;
	shr.s32 	%r1318, %r1317, 31;
	shr.u32 	%r1319, %r1318, 6;
	add.s32 	%r1320, %r1317, %r1319;
	shr.s32 	%r1321, %r1320, 26;
	setp.lt.s32 	%p194, %r1317, 0;
	and.b32  	%r1322, %r1320, -67108864;
	setp.ne.s32 	%p195, %r1322, %r1317;
	and.pred  	%p196, %p194, %p195;
	selp.u32 	%r1323, 1, 0, %p196;
	sub.s32 	%r1324, %r1323, %r1321;
	shl.b32 	%r1325, %r1324, 26;
	or.b32  	%r1326, %r1317, 1;
	add.s32 	%r1327, %r1326, %r1325;
	mul.wide.s32 	%rd233, %r1327, 4;
	add.s64 	%rd234, %rd2, %rd233;
	ld.global.v4.u32 	{%r1328, %r1329, %r1330, %r1331}, [%rd234+-4];
	or.b32  	%r1332, %r60, %r1144;
	shl.b32 	%r1333, %r1332, 13;
	add.s32 	%r1334, %r49, %r1333;
	shr.s32 	%r1335, %r1334, 31;
	shr.u32 	%r1336, %r1335, 6;
	add.s32 	%r1337, %r1334, %r1336;
	shr.s32 	%r1338, %r1337, 26;
	setp.lt.s32 	%p197, %r1334, 0;
	and.b32  	%r1339, %r1337, -67108864;
	setp.ne.s32 	%p198, %r1339, %r1334;
	and.pred  	%p199, %p197, %p198;
	selp.u32 	%r1340, 1, 0, %p199;
	sub.s32 	%r1341, %r1340, %r1338;
	shl.b32 	%r1342, %r1341, 26;
	or.b32  	%r1343, %r1334, 1;
	add.s32 	%r1344, %r1343, %r1342;
	mul.wide.s32 	%rd235, %r1344, 4;
	add.s64 	%rd236, %rd2, %rd235;
	ld.global.v4.u32 	{%r1345, %r1346, %r1347, %r1348}, [%rd236+-4];
	or.b32  	%r1349, %r61, %r1144;
	shl.b32 	%r1350, %r1349, 13;
	add.s32 	%r1351, %r49, %r1350;
	shr.s32 	%r1352, %r1351, 31;
	shr.u32 	%r1353, %r1352, 6;
	add.s32 	%r1354, %r1351, %r1353;
	shr.s32 	%r1355, %r1354, 26;
	setp.lt.s32 	%p200, %r1351, 0;
	and.b32  	%r1356, %r1354, -67108864;
	setp.ne.s32 	%p201, %r1356, %r1351;
	and.pred  	%p202, %p200, %p201;
	selp.u32 	%r1357, 1, 0, %p202;
	sub.s32 	%r1358, %r1357, %r1355;
	shl.b32 	%r1359, %r1358, 26;
	or.b32  	%r1360, %r1351, 1;
	add.s32 	%r1361, %r1360, %r1359;
	mul.wide.s32 	%rd237, %r1361, 4;
	add.s64 	%rd238, %rd2, %rd237;
	ld.global.v4.u32 	{%r1362, %r1363, %r1364, %r1365}, [%rd238+-4];
	or.b32  	%r1366, %r62, %r1144;
	shl.b32 	%r1367, %r1366, 13;
	add.s32 	%r1368, %r49, %r1367;
	shr.s32 	%r1369, %r1368, 31;
	shr.u32 	%r1370, %r1369, 6;
	add.s32 	%r1371, %r1368, %r1370;
	shr.s32 	%r1372, %r1371, 26;
	setp.lt.s32 	%p203, %r1368, 0;
	and.b32  	%r1373, %r1371, -67108864;
	setp.ne.s32 	%p204, %r1373, %r1368;
	and.pred  	%p205, %p203, %p204;
	selp.u32 	%r1374, 1, 0, %p205;
	sub.s32 	%r1375, %r1374, %r1372;
	shl.b32 	%r1376, %r1375, 26;
	or.b32  	%r1377, %r1368, 1;
	add.s32 	%r1378, %r1377, %r1376;
	mul.wide.s32 	%rd239, %r1378, 4;
	add.s64 	%rd240, %rd2, %rd239;
	ld.global.v4.u32 	{%r1379, %r1380, %r1381, %r1382}, [%rd240+-4];
	or.b32  	%r1383, %r63, %r1144;
	shl.b32 	%r1384, %r1383, 13;
	add.s32 	%r1385, %r49, %r1384;
	shr.s32 	%r1386, %r1385, 31;
	shr.u32 	%r1387, %r1386, 6;
	add.s32 	%r1388, %r1385, %r1387;
	shr.s32 	%r1389, %r1388, 26;
	setp.lt.s32 	%p206, %r1385, 0;
	and.b32  	%r1390, %r1388, -67108864;
	setp.ne.s32 	%p207, %r1390, %r1385;
	and.pred  	%p208, %p206, %p207;
	selp.u32 	%r1391, 1, 0, %p208;
	sub.s32 	%r1392, %r1391, %r1389;
	shl.b32 	%r1393, %r1392, 26;
	or.b32  	%r1394, %r1385, 1;
	add.s32 	%r1395, %r1394, %r1393;
	mul.wide.s32 	%rd241, %r1395, 4;
	add.s64 	%rd242, %rd2, %rd241;
	ld.global.v4.u32 	{%r1396, %r1397, %r1398, %r1399}, [%rd242+-4];
	or.b32  	%r1400, %r64, %r1144;
	shl.b32 	%r1401, %r1400, 13;
	add.s32 	%r1402, %r49, %r1401;
	shr.s32 	%r1403, %r1402, 31;
	shr.u32 	%r1404, %r1403, 6;
	add.s32 	%r1405, %r1402, %r1404;
	shr.s32 	%r1406, %r1405, 26;
	setp.lt.s32 	%p209, %r1402, 0;
	and.b32  	%r1407, %r1405, -67108864;
	setp.ne.s32 	%p210, %r1407, %r1402;
	and.pred  	%p211, %p209, %p210;
	selp.u32 	%r1408, 1, 0, %p211;
	sub.s32 	%r1409, %r1408, %r1406;
	shl.b32 	%r1410, %r1409, 26;
	or.b32  	%r1411, %r1402, 1;
	add.s32 	%r1412, %r1411, %r1410;
	mul.wide.s32 	%rd243, %r1412, 4;
	add.s64 	%rd244, %rd2, %rd243;
	ld.global.v4.u32 	{%r1413, %r1414, %r1415, %r1416}, [%rd244+-4];
	or.b32  	%r1417, %r65, %r1144;
	shl.b32 	%r1418, %r1417, 13;
	add.s32 	%r1419, %r49, %r1418;
	shr.s32 	%r1420, %r1419, 31;
	shr.u32 	%r1421, %r1420, 6;
	add.s32 	%r1422, %r1419, %r1421;
	shr.s32 	%r1423, %r1422, 26;
	setp.lt.s32 	%p212, %r1419, 0;
	and.b32  	%r1424, %r1422, -67108864;
	setp.ne.s32 	%p213, %r1424, %r1419;
	and.pred  	%p214, %p212, %p213;
	selp.u32 	%r1425, 1, 0, %p214;
	sub.s32 	%r1426, %r1425, %r1423;
	shl.b32 	%r1427, %r1426, 26;
	or.b32  	%r1428, %r1419, 1;
	add.s32 	%r1429, %r1428, %r1427;
	mul.wide.s32 	%rd245, %r1429, 4;
	add.s64 	%rd246, %rd2, %rd245;
	ld.global.v4.u32 	{%r1430, %r1431, %r1432, %r1433}, [%rd246+-4];
	or.b32  	%r1434, %r66, %r1144;
	shl.b32 	%r1435, %r1434, 13;
	add.s32 	%r1436, %r49, %r1435;
	shr.s32 	%r1437, %r1436, 31;
	shr.u32 	%r1438, %r1437, 6;
	add.s32 	%r1439, %r1436, %r1438;
	shr.s32 	%r1440, %r1439, 26;
	setp.lt.s32 	%p215, %r1436, 0;
	and.b32  	%r1441, %r1439, -67108864;
	setp.ne.s32 	%p216, %r1441, %r1436;
	and.pred  	%p217, %p215, %p216;
	selp.u32 	%r1442, 1, 0, %p217;
	sub.s32 	%r1443, %r1442, %r1440;
	shl.b32 	%r1444, %r1443, 26;
	or.b32  	%r1445, %r1436, 1;
	add.s32 	%r1446, %r1445, %r1444;
	mul.wide.s32 	%rd247, %r1446, 4;
	add.s64 	%rd248, %rd2, %rd247;
	ld.global.v4.u32 	{%r1447, %r1448, %r1449, %r1450}, [%rd248+-4];
	or.b32  	%r1451, %r67, %r1144;
	shl.b32 	%r1452, %r1451, 13;
	add.s32 	%r1453, %r49, %r1452;
	shr.s32 	%r1454, %r1453, 31;
	shr.u32 	%r1455, %r1454, 6;
	add.s32 	%r1456, %r1453, %r1455;
	shr.s32 	%r1457, %r1456, 26;
	setp.lt.s32 	%p218, %r1453, 0;
	and.b32  	%r1458, %r1456, -67108864;
	setp.ne.s32 	%p219, %r1458, %r1453;
	and.pred  	%p220, %p218, %p219;
	selp.u32 	%r1459, 1, 0, %p220;
	sub.s32 	%r1460, %r1459, %r1457;
	shl.b32 	%r1461, %r1460, 26;
	or.b32  	%r1462, %r1453, 1;
	add.s32 	%r1463, %r1462, %r1461;
	mul.wide.s32 	%rd249, %r1463, 4;
	add.s64 	%rd250, %rd2, %rd249;
	ld.global.v4.u32 	{%r1464, %r1465, %r1466, %r1467}, [%rd250+-4];
	or.b32  	%r1468, %r68, %r1144;
	shl.b32 	%r1469, %r1468, 13;
	add.s32 	%r1470, %r49, %r1469;
	shr.s32 	%r1471, %r1470, 31;
	shr.u32 	%r1472, %r1471, 6;
	add.s32 	%r1473, %r1470, %r1472;
	shr.s32 	%r1474, %r1473, 26;
	setp.lt.s32 	%p221, %r1470, 0;
	and.b32  	%r1475, %r1473, -67108864;
	setp.ne.s32 	%p222, %r1475, %r1470;
	and.pred  	%p223, %p221, %p222;
	selp.u32 	%r1476, 1, 0, %p223;
	sub.s32 	%r1477, %r1476, %r1474;
	shl.b32 	%r1478, %r1477, 26;
	or.b32  	%r1479, %r1470, 1;
	add.s32 	%r1480, %r1479, %r1478;
	mul.wide.s32 	%rd251, %r1480, 4;
	add.s64 	%rd252, %rd2, %rd251;
	ld.global.v4.u32 	{%r1481, %r1482, %r1483, %r1484}, [%rd252+-4];
	or.b32  	%r1485, %r69, %r1144;
	shl.b32 	%r1486, %r1485, 13;
	add.s32 	%r1487, %r49, %r1486;
	shr.s32 	%r1488, %r1487, 31;
	shr.u32 	%r1489, %r1488, 6;
	add.s32 	%r1490, %r1487, %r1489;
	shr.s32 	%r1491, %r1490, 26;
	setp.lt.s32 	%p224, %r1487, 0;
	and.b32  	%r1492, %r1490, -67108864;
	setp.ne.s32 	%p225, %r1492, %r1487;
	and.pred  	%p226, %p224, %p225;
	selp.u32 	%r1493, 1, 0, %p226;
	sub.s32 	%r1494, %r1493, %r1491;
	shl.b32 	%r1495, %r1494, 26;
	or.b32  	%r1496, %r1487, 1;
	add.s32 	%r1497, %r1496, %r1495;
	mul.wide.s32 	%rd253, %r1497, 4;
	add.s64 	%rd254, %rd2, %rd253;
	ld.global.v4.u32 	{%r1498, %r1499, %r1500, %r1501}, [%rd254+-4];
	or.b32  	%r1502, %r70, %r1144;
	shl.b32 	%r1503, %r1502, 13;
	add.s32 	%r1504, %r49, %r1503;
	shr.s32 	%r1505, %r1504, 31;
	shr.u32 	%r1506, %r1505, 6;
	add.s32 	%r1507, %r1504, %r1506;
	shr.s32 	%r1508, %r1507, 26;
	setp.lt.s32 	%p227, %r1504, 0;
	and.b32  	%r1509, %r1507, -67108864;
	setp.ne.s32 	%p228, %r1509, %r1504;
	and.pred  	%p229, %p227, %p228;
	selp.u32 	%r1510, 1, 0, %p229;
	sub.s32 	%r1511, %r1510, %r1508;
	shl.b32 	%r1512, %r1511, 26;
	or.b32  	%r1513, %r1504, 1;
	add.s32 	%r1514, %r1513, %r1512;
	mul.wide.s32 	%rd255, %r1514, 4;
	add.s64 	%rd256, %rd2, %rd255;
	ld.global.v4.u32 	{%r1515, %r1516, %r1517, %r1518}, [%rd256+-4];
	or.b32  	%r1519, %r71, %r1144;
	shl.b32 	%r1520, %r1519, 13;
	add.s32 	%r1521, %r49, %r1520;
	shr.s32 	%r1522, %r1521, 31;
	shr.u32 	%r1523, %r1522, 6;
	add.s32 	%r1524, %r1521, %r1523;
	shr.s32 	%r1525, %r1524, 26;
	setp.lt.s32 	%p230, %r1521, 0;
	and.b32  	%r1526, %r1524, -67108864;
	setp.ne.s32 	%p231, %r1526, %r1521;
	and.pred  	%p232, %p230, %p231;
	selp.u32 	%r1527, 1, 0, %p232;
	sub.s32 	%r1528, %r1527, %r1525;
	shl.b32 	%r1529, %r1528, 26;
	or.b32  	%r1530, %r1521, 1;
	add.s32 	%r1531, %r1530, %r1529;
	mul.wide.s32 	%rd257, %r1531, 4;
	add.s64 	%rd258, %rd2, %rd257;
	ld.global.v4.u32 	{%r1532, %r1533, %r1534, %r1535}, [%rd258+-4];
	or.b32  	%r1536, %r72, %r1144;
	shl.b32 	%r1537, %r1536, 13;
	add.s32 	%r1538, %r49, %r1537;
	shr.s32 	%r1539, %r1538, 31;
	shr.u32 	%r1540, %r1539, 6;
	add.s32 	%r1541, %r1538, %r1540;
	shr.s32 	%r1542, %r1541, 26;
	setp.lt.s32 	%p233, %r1538, 0;
	and.b32  	%r1543, %r1541, -67108864;
	setp.ne.s32 	%p234, %r1543, %r1538;
	and.pred  	%p235, %p233, %p234;
	selp.u32 	%r1544, 1, 0, %p235;
	sub.s32 	%r1545, %r1544, %r1542;
	shl.b32 	%r1546, %r1545, 26;
	or.b32  	%r1547, %r1538, 1;
	add.s32 	%r1548, %r1547, %r1546;
	mul.wide.s32 	%rd259, %r1548, 4;
	add.s64 	%rd260, %rd2, %rd259;
	ld.global.v4.u32 	{%r1549, %r1550, %r1551, %r1552}, [%rd260+-4];
	or.b32  	%r1553, %r73, %r1144;
	shl.b32 	%r1554, %r1553, 13;
	add.s32 	%r1555, %r49, %r1554;
	shr.s32 	%r1556, %r1555, 31;
	shr.u32 	%r1557, %r1556, 6;
	add.s32 	%r1558, %r1555, %r1557;
	shr.s32 	%r1559, %r1558, 26;
	setp.lt.s32 	%p236, %r1555, 0;
	and.b32  	%r1560, %r1558, -67108864;
	setp.ne.s32 	%p237, %r1560, %r1555;
	and.pred  	%p238, %p236, %p237;
	selp.u32 	%r1561, 1, 0, %p238;
	sub.s32 	%r1562, %r1561, %r1559;
	shl.b32 	%r1563, %r1562, 26;
	or.b32  	%r1564, %r1555, 1;
	add.s32 	%r1565, %r1564, %r1563;
	mul.wide.s32 	%rd261, %r1565, 4;
	add.s64 	%rd262, %rd2, %rd261;
	ld.global.v4.u32 	{%r1566, %r1567, %r1568, %r1569}, [%rd262+-4];
	or.b32  	%r1570, %r74, %r1144;
	shl.b32 	%r1571, %r1570, 13;
	add.s32 	%r1572, %r49, %r1571;
	shr.s32 	%r1573, %r1572, 31;
	shr.u32 	%r1574, %r1573, 6;
	add.s32 	%r1575, %r1572, %r1574;
	shr.s32 	%r1576, %r1575, 26;
	setp.lt.s32 	%p239, %r1572, 0;
	and.b32  	%r1577, %r1575, -67108864;
	setp.ne.s32 	%p240, %r1577, %r1572;
	and.pred  	%p241, %p239, %p240;
	selp.u32 	%r1578, 1, 0, %p241;
	sub.s32 	%r1579, %r1578, %r1576;
	shl.b32 	%r1580, %r1579, 26;
	or.b32  	%r1581, %r1572, 1;
	add.s32 	%r1582, %r1581, %r1580;
	mul.wide.s32 	%rd263, %r1582, 4;
	add.s64 	%rd264, %rd2, %rd263;
	ld.global.v4.u32 	{%r1583, %r1584, %r1585, %r1586}, [%rd264+-4];
	or.b32  	%r1587, %r75, %r1144;
	shl.b32 	%r1588, %r1587, 13;
	add.s32 	%r1589, %r49, %r1588;
	shr.s32 	%r1590, %r1589, 31;
	shr.u32 	%r1591, %r1590, 6;
	add.s32 	%r1592, %r1589, %r1591;
	shr.s32 	%r1593, %r1592, 26;
	setp.lt.s32 	%p242, %r1589, 0;
	and.b32  	%r1594, %r1592, -67108864;
	setp.ne.s32 	%p243, %r1594, %r1589;
	and.pred  	%p244, %p242, %p243;
	selp.u32 	%r1595, 1, 0, %p244;
	sub.s32 	%r1596, %r1595, %r1593;
	shl.b32 	%r1597, %r1596, 26;
	or.b32  	%r1598, %r1589, 1;
	add.s32 	%r1599, %r1598, %r1597;
	mul.wide.s32 	%rd265, %r1599, 4;
	add.s64 	%rd266, %rd2, %rd265;
	ld.global.v4.u32 	{%r1600, %r1601, %r1602, %r1603}, [%rd266+-4];
	or.b32  	%r1604, %r76, %r1144;
	shl.b32 	%r1605, %r1604, 13;
	add.s32 	%r1606, %r49, %r1605;
	shr.s32 	%r1607, %r1606, 31;
	shr.u32 	%r1608, %r1607, 6;
	add.s32 	%r1609, %r1606, %r1608;
	shr.s32 	%r1610, %r1609, 26;
	setp.lt.s32 	%p245, %r1606, 0;
	and.b32  	%r1611, %r1609, -67108864;
	setp.ne.s32 	%p246, %r1611, %r1606;
	and.pred  	%p247, %p245, %p246;
	selp.u32 	%r1612, 1, 0, %p247;
	sub.s32 	%r1613, %r1612, %r1610;
	shl.b32 	%r1614, %r1613, 26;
	or.b32  	%r1615, %r1606, 1;
	add.s32 	%r1616, %r1615, %r1614;
	mul.wide.s32 	%rd267, %r1616, 4;
	add.s64 	%rd268, %rd2, %rd267;
	ld.global.v4.u32 	{%r1617, %r1618, %r1619, %r1620}, [%rd268+-4];
	or.b32  	%r1621, %r77, %r1144;
	shl.b32 	%r1622, %r1621, 13;
	add.s32 	%r1623, %r49, %r1622;
	shr.s32 	%r1624, %r1623, 31;
	shr.u32 	%r1625, %r1624, 6;
	add.s32 	%r1626, %r1623, %r1625;
	shr.s32 	%r1627, %r1626, 26;
	setp.lt.s32 	%p248, %r1623, 0;
	and.b32  	%r1628, %r1626, -67108864;
	setp.ne.s32 	%p249, %r1628, %r1623;
	and.pred  	%p250, %p248, %p249;
	selp.u32 	%r1629, 1, 0, %p250;
	sub.s32 	%r1630, %r1629, %r1627;
	shl.b32 	%r1631, %r1630, 26;
	or.b32  	%r1632, %r1623, 1;
	add.s32 	%r1633, %r1632, %r1631;
	mul.wide.s32 	%rd269, %r1633, 4;
	add.s64 	%rd270, %rd2, %rd269;
	ld.global.v4.u32 	{%r1634, %r1635, %r1636, %r1637}, [%rd270+-4];
	or.b32  	%r1638, %r78, %r1144;
	shl.b32 	%r1639, %r1638, 13;
	add.s32 	%r1640, %r49, %r1639;
	shr.s32 	%r1641, %r1640, 31;
	shr.u32 	%r1642, %r1641, 6;
	add.s32 	%r1643, %r1640, %r1642;
	shr.s32 	%r1644, %r1643, 26;
	setp.lt.s32 	%p251, %r1640, 0;
	and.b32  	%r1645, %r1643, -67108864;
	setp.ne.s32 	%p252, %r1645, %r1640;
	and.pred  	%p253, %p251, %p252;
	selp.u32 	%r1646, 1, 0, %p253;
	sub.s32 	%r1647, %r1646, %r1644;
	shl.b32 	%r1648, %r1647, 26;
	or.b32  	%r1649, %r1640, 1;
	add.s32 	%r1650, %r1649, %r1648;
	mul.wide.s32 	%rd271, %r1650, 4;
	add.s64 	%rd272, %rd2, %rd271;
	ld.global.v4.u32 	{%r1651, %r1652, %r1653, %r1654}, [%rd272+-4];
	or.b32  	%r1655, %r79, %r1144;
	shl.b32 	%r1656, %r1655, 13;
	add.s32 	%r1657, %r49, %r1656;
	shr.s32 	%r1658, %r1657, 31;
	shr.u32 	%r1659, %r1658, 6;
	add.s32 	%r1660, %r1657, %r1659;
	shr.s32 	%r1661, %r1660, 26;
	setp.lt.s32 	%p254, %r1657, 0;
	and.b32  	%r1662, %r1660, -67108864;
	setp.ne.s32 	%p255, %r1662, %r1657;
	and.pred  	%p256, %p254, %p255;
	selp.u32 	%r1663, 1, 0, %p256;
	sub.s32 	%r1664, %r1663, %r1661;
	shl.b32 	%r1665, %r1664, 26;
	or.b32  	%r1666, %r1657, 1;
	add.s32 	%r1667, %r1666, %r1665;
	mul.wide.s32 	%rd273, %r1667, 4;
	add.s64 	%rd274, %rd2, %rd273;
	ld.global.v4.u32 	{%r1668, %r1669, %r1670, %r1671}, [%rd274+-4];
	or.b32  	%r1672, %r80, %r1144;
	shl.b32 	%r1673, %r1672, 13;
	add.s32 	%r1674, %r49, %r1673;
	shr.s32 	%r1675, %r1674, 31;
	shr.u32 	%r1676, %r1675, 6;
	add.s32 	%r1677, %r1674, %r1676;
	shr.s32 	%r1678, %r1677, 26;
	setp.lt.s32 	%p257, %r1674, 0;
	and.b32  	%r1679, %r1677, -67108864;
	setp.ne.s32 	%p258, %r1679, %r1674;
	and.pred  	%p259, %p257, %p258;
	selp.u32 	%r1680, 1, 0, %p259;
	sub.s32 	%r1681, %r1680, %r1678;
	shl.b32 	%r1682, %r1681, 26;
	or.b32  	%r1683, %r1674, 1;
	add.s32 	%r1684, %r1683, %r1682;
	mul.wide.s32 	%rd275, %r1684, 4;
	add.s64 	%rd276, %rd2, %rd275;
	ld.global.v4.u32 	{%r1685, %r1686, %r1687, %r1688}, [%rd276+-4];
	selp.b32 	%r1689, %r1160, %r1158, %p163;
	shfl.sync.bfly.b32	%r1690, %r1689, 8, 31, -1;
	selp.b32 	%r632, %r1158, %r1690, %p163;
	selp.b32 	%r633, %r1690, %r1160, %p163;
	selp.b32 	%r1691, %r1161, %r1159, %p163;
	shfl.sync.bfly.b32	%r1692, %r1691, 8, 31, -1;
	selp.b32 	%r640, %r1159, %r1692, %p163;
	selp.b32 	%r641, %r1692, %r1161, %p163;
	selp.b32 	%r1693, %r1177, %r1175, %p163;
	shfl.sync.bfly.b32	%r1694, %r1693, 8, 31, -1;
	selp.b32 	%r648, %r1175, %r1694, %p163;
	selp.b32 	%r649, %r1694, %r1177, %p163;
	selp.b32 	%r1695, %r1178, %r1176, %p163;
	shfl.sync.bfly.b32	%r1696, %r1695, 8, 31, -1;
	selp.b32 	%r656, %r1176, %r1696, %p163;
	selp.b32 	%r657, %r1696, %r1178, %p163;
	selp.b32 	%r1697, %r1194, %r1192, %p163;
	shfl.sync.bfly.b32	%r1698, %r1697, 8, 31, -1;
	selp.b32 	%r664, %r1192, %r1698, %p163;
	selp.b32 	%r665, %r1698, %r1194, %p163;
	selp.b32 	%r1699, %r1195, %r1193, %p163;
	shfl.sync.bfly.b32	%r1700, %r1699, 8, 31, -1;
	selp.b32 	%r672, %r1193, %r1700, %p163;
	selp.b32 	%r673, %r1700, %r1195, %p163;
	selp.b32 	%r1701, %r1211, %r1209, %p163;
	shfl.sync.bfly.b32	%r1702, %r1701, 8, 31, -1;
	selp.b32 	%r680, %r1209, %r1702, %p163;
	selp.b32 	%r681, %r1702, %r1211, %p163;
	selp.b32 	%r1703, %r1212, %r1210, %p163;
	shfl.sync.bfly.b32	%r1704, %r1703, 8, 31, -1;
	selp.b32 	%r688, %r1210, %r1704, %p163;
	selp.b32 	%r689, %r1704, %r1212, %p163;
	selp.b32 	%r1705, %r1228, %r1226, %p163;
	shfl.sync.bfly.b32	%r1706, %r1705, 8, 31, -1;
	selp.b32 	%r696, %r1226, %r1706, %p163;
	selp.b32 	%r697, %r1706, %r1228, %p163;
	selp.b32 	%r1707, %r1229, %r1227, %p163;
	shfl.sync.bfly.b32	%r1708, %r1707, 8, 31, -1;
	selp.b32 	%r704, %r1227, %r1708, %p163;
	selp.b32 	%r705, %r1708, %r1229, %p163;
	selp.b32 	%r1709, %r1245, %r1243, %p163;
	shfl.sync.bfly.b32	%r1710, %r1709, 8, 31, -1;
	selp.b32 	%r712, %r1243, %r1710, %p163;
	selp.b32 	%r713, %r1710, %r1245, %p163;
	selp.b32 	%r1711, %r1246, %r1244, %p163;
	shfl.sync.bfly.b32	%r1712, %r1711, 8, 31, -1;
	selp.b32 	%r720, %r1244, %r1712, %p163;
	selp.b32 	%r721, %r1712, %r1246, %p163;
	selp.b32 	%r1713, %r1262, %r1260, %p163;
	shfl.sync.bfly.b32	%r1714, %r1713, 8, 31, -1;
	selp.b32 	%r728, %r1260, %r1714, %p163;
	selp.b32 	%r729, %r1714, %r1262, %p163;
	selp.b32 	%r1715, %r1263, %r1261, %p163;
	shfl.sync.bfly.b32	%r1716, %r1715, 8, 31, -1;
	selp.b32 	%r736, %r1261, %r1716, %p163;
	selp.b32 	%r737, %r1716, %r1263, %p163;
	selp.b32 	%r1717, %r1279, %r1277, %p163;
	shfl.sync.bfly.b32	%r1718, %r1717, 8, 31, -1;
	selp.b32 	%r744, %r1277, %r1718, %p163;
	selp.b32 	%r745, %r1718, %r1279, %p163;
	selp.b32 	%r1719, %r1280, %r1278, %p163;
	shfl.sync.bfly.b32	%r1720, %r1719, 8, 31, -1;
	selp.b32 	%r752, %r1278, %r1720, %p163;
	selp.b32 	%r753, %r1720, %r1280, %p163;
	selp.b32 	%r1721, %r1296, %r1294, %p163;
	shfl.sync.bfly.b32	%r1722, %r1721, 8, 31, -1;
	selp.b32 	%r760, %r1294, %r1722, %p163;
	selp.b32 	%r761, %r1722, %r1296, %p163;
	selp.b32 	%r1723, %r1297, %r1295, %p163;
	shfl.sync.bfly.b32	%r1724, %r1723, 8, 31, -1;
	selp.b32 	%r768, %r1295, %r1724, %p163;
	selp.b32 	%r769, %r1724, %r1297, %p163;
	selp.b32 	%r1725, %r1313, %r1311, %p163;
	shfl.sync.bfly.b32	%r1726, %r1725, 8, 31, -1;
	selp.b32 	%r776, %r1311, %r1726, %p163;
	selp.b32 	%r777, %r1726, %r1313, %p163;
	selp.b32 	%r1727, %r1314, %r1312, %p163;
	shfl.sync.bfly.b32	%r1728, %r1727, 8, 31, -1;
	selp.b32 	%r784, %r1312, %r1728, %p163;
	selp.b32 	%r785, %r1728, %r1314, %p163;
	selp.b32 	%r1729, %r1330, %r1328, %p163;
	shfl.sync.bfly.b32	%r1730, %r1729, 8, 31, -1;
	selp.b32 	%r792, %r1328, %r1730, %p163;
	selp.b32 	%r793, %r1730, %r1330, %p163;
	selp.b32 	%r1731, %r1331, %r1329, %p163;
	shfl.sync.bfly.b32	%r1732, %r1731, 8, 31, -1;
	selp.b32 	%r800, %r1329, %r1732, %p163;
	selp.b32 	%r801, %r1732, %r1331, %p163;
	selp.b32 	%r1733, %r1347, %r1345, %p163;
	shfl.sync.bfly.b32	%r1734, %r1733, 8, 31, -1;
	selp.b32 	%r808, %r1345, %r1734, %p163;
	selp.b32 	%r809, %r1734, %r1347, %p163;
	selp.b32 	%r1735, %r1348, %r1346, %p163;
	shfl.sync.bfly.b32	%r1736, %r1735, 8, 31, -1;
	selp.b32 	%r816, %r1346, %r1736, %p163;
	selp.b32 	%r817, %r1736, %r1348, %p163;
	selp.b32 	%r1737, %r1364, %r1362, %p163;
	shfl.sync.bfly.b32	%r1738, %r1737, 8, 31, -1;
	selp.b32 	%r824, %r1362, %r1738, %p163;
	selp.b32 	%r825, %r1738, %r1364, %p163;
	selp.b32 	%r1739, %r1365, %r1363, %p163;
	shfl.sync.bfly.b32	%r1740, %r1739, 8, 31, -1;
	selp.b32 	%r832, %r1363, %r1740, %p163;
	selp.b32 	%r833, %r1740, %r1365, %p163;
	selp.b32 	%r1741, %r1381, %r1379, %p163;
	shfl.sync.bfly.b32	%r1742, %r1741, 8, 31, -1;
	selp.b32 	%r840, %r1379, %r1742, %p163;
	selp.b32 	%r841, %r1742, %r1381, %p163;
	selp.b32 	%r1743, %r1382, %r1380, %p163;
	shfl.sync.bfly.b32	%r1744, %r1743, 8, 31, -1;
	selp.b32 	%r848, %r1380, %r1744, %p163;
	selp.b32 	%r849, %r1744, %r1382, %p163;
	selp.b32 	%r1745, %r1398, %r1396, %p163;
	shfl.sync.bfly.b32	%r1746, %r1745, 8, 31, -1;
	selp.b32 	%r856, %r1396, %r1746, %p163;
	selp.b32 	%r857, %r1746, %r1398, %p163;
	selp.b32 	%r1747, %r1399, %r1397, %p163;
	shfl.sync.bfly.b32	%r1748, %r1747, 8, 31, -1;
	selp.b32 	%r864, %r1397, %r1748, %p163;
	selp.b32 	%r865, %r1748, %r1399, %p163;
	selp.b32 	%r1749, %r1415, %r1413, %p163;
	shfl.sync.bfly.b32	%r1750, %r1749, 8, 31, -1;
	selp.b32 	%r872, %r1413, %r1750, %p163;
	selp.b32 	%r873, %r1750, %r1415, %p163;
	selp.b32 	%r1751, %r1416, %r1414, %p163;
	shfl.sync.bfly.b32	%r1752, %r1751, 8, 31, -1;
	selp.b32 	%r880, %r1414, %r1752, %p163;
	selp.b32 	%r881, %r1752, %r1416, %p163;
	selp.b32 	%r1753, %r1432, %r1430, %p163;
	shfl.sync.bfly.b32	%r1754, %r1753, 8, 31, -1;
	selp.b32 	%r888, %r1430, %r1754, %p163;
	selp.b32 	%r889, %r1754, %r1432, %p163;
	selp.b32 	%r1755, %r1433, %r1431, %p163;
	shfl.sync.bfly.b32	%r1756, %r1755, 8, 31, -1;
	selp.b32 	%r896, %r1431, %r1756, %p163;
	selp.b32 	%r897, %r1756, %r1433, %p163;
	selp.b32 	%r1757, %r1449, %r1447, %p163;
	shfl.sync.bfly.b32	%r1758, %r1757, 8, 31, -1;
	selp.b32 	%r904, %r1447, %r1758, %p163;
	selp.b32 	%r905, %r1758, %r1449, %p163;
	selp.b32 	%r1759, %r1450, %r1448, %p163;
	shfl.sync.bfly.b32	%r1760, %r1759, 8, 31, -1;
	selp.b32 	%r912, %r1448, %r1760, %p163;
	selp.b32 	%r913, %r1760, %r1450, %p163;
	selp.b32 	%r1761, %r1466, %r1464, %p163;
	shfl.sync.bfly.b32	%r1762, %r1761, 8, 31, -1;
	selp.b32 	%r920, %r1464, %r1762, %p163;
	selp.b32 	%r921, %r1762, %r1466, %p163;
	selp.b32 	%r1763, %r1467, %r1465, %p163;
	shfl.sync.bfly.b32	%r1764, %r1763, 8, 31, -1;
	selp.b32 	%r928, %r1465, %r1764, %p163;
	selp.b32 	%r929, %r1764, %r1467, %p163;
	selp.b32 	%r1765, %r1483, %r1481, %p163;
	shfl.sync.bfly.b32	%r1766, %r1765, 8, 31, -1;
	selp.b32 	%r936, %r1481, %r1766, %p163;
	selp.b32 	%r937, %r1766, %r1483, %p163;
	selp.b32 	%r1767, %r1484, %r1482, %p163;
	shfl.sync.bfly.b32	%r1768, %r1767, 8, 31, -1;
	selp.b32 	%r944, %r1482, %r1768, %p163;
	selp.b32 	%r945, %r1768, %r1484, %p163;
	selp.b32 	%r1769, %r1500, %r1498, %p163;
	shfl.sync.bfly.b32	%r1770, %r1769, 8, 31, -1;
	selp.b32 	%r952, %r1498, %r1770, %p163;
	selp.b32 	%r953, %r1770, %r1500, %p163;
	selp.b32 	%r1771, %r1501, %r1499, %p163;
	shfl.sync.bfly.b32	%r1772, %r1771, 8, 31, -1;
	selp.b32 	%r960, %r1499, %r1772, %p163;
	selp.b32 	%r961, %r1772, %r1501, %p163;
	selp.b32 	%r1773, %r1517, %r1515, %p163;
	shfl.sync.bfly.b32	%r1774, %r1773, 8, 31, -1;
	selp.b32 	%r968, %r1515, %r1774, %p163;
	selp.b32 	%r969, %r1774, %r1517, %p163;
	selp.b32 	%r1775, %r1518, %r1516, %p163;
	shfl.sync.bfly.b32	%r1776, %r1775, 8, 31, -1;
	selp.b32 	%r976, %r1516, %r1776, %p163;
	selp.b32 	%r977, %r1776, %r1518, %p163;
	selp.b32 	%r1777, %r1534, %r1532, %p163;
	shfl.sync.bfly.b32	%r1778, %r1777, 8, 31, -1;
	selp.b32 	%r984, %r1532, %r1778, %p163;
	selp.b32 	%r985, %r1778, %r1534, %p163;
	selp.b32 	%r1779, %r1535, %r1533, %p163;
	shfl.sync.bfly.b32	%r1780, %r1779, 8, 31, -1;
	selp.b32 	%r992, %r1533, %r1780, %p163;
	selp.b32 	%r993, %r1780, %r1535, %p163;
	selp.b32 	%r1781, %r1551, %r1549, %p163;
	shfl.sync.bfly.b32	%r1782, %r1781, 8, 31, -1;
	selp.b32 	%r1000, %r1549, %r1782, %p163;
	selp.b32 	%r1001, %r1782, %r1551, %p163;
	selp.b32 	%r1783, %r1552, %r1550, %p163;
	shfl.sync.bfly.b32	%r1784, %r1783, 8, 31, -1;
	selp.b32 	%r1008, %r1550, %r1784, %p163;
	selp.b32 	%r1009, %r1784, %r1552, %p163;
	selp.b32 	%r1785, %r1568, %r1566, %p163;
	shfl.sync.bfly.b32	%r1786, %r1785, 8, 31, -1;
	selp.b32 	%r1016, %r1566, %r1786, %p163;
	selp.b32 	%r1017, %r1786, %r1568, %p163;
	selp.b32 	%r1787, %r1569, %r1567, %p163;
	shfl.sync.bfly.b32	%r1788, %r1787, 8, 31, -1;
	selp.b32 	%r1024, %r1567, %r1788, %p163;
	selp.b32 	%r1025, %r1788, %r1569, %p163;
	selp.b32 	%r1789, %r1585, %r1583, %p163;
	shfl.sync.bfly.b32	%r1790, %r1789, 8, 31, -1;
	selp.b32 	%r1032, %r1583, %r1790, %p163;
	selp.b32 	%r1033, %r1790, %r1585, %p163;
	selp.b32 	%r1791, %r1586, %r1584, %p163;
	shfl.sync.bfly.b32	%r1792, %r1791, 8, 31, -1;
	selp.b32 	%r1040, %r1584, %r1792, %p163;
	selp.b32 	%r1041, %r1792, %r1586, %p163;
	selp.b32 	%r1793, %r1602, %r1600, %p163;
	shfl.sync.bfly.b32	%r1794, %r1793, 8, 31, -1;
	selp.b32 	%r1048, %r1600, %r1794, %p163;
	selp.b32 	%r1049, %r1794, %r1602, %p163;
	selp.b32 	%r1795, %r1603, %r1601, %p163;
	shfl.sync.bfly.b32	%r1796, %r1795, 8, 31, -1;
	selp.b32 	%r1056, %r1601, %r1796, %p163;
	selp.b32 	%r1057, %r1796, %r1603, %p163;
	selp.b32 	%r1797, %r1619, %r1617, %p163;
	shfl.sync.bfly.b32	%r1798, %r1797, 8, 31, -1;
	selp.b32 	%r1064, %r1617, %r1798, %p163;
	selp.b32 	%r1065, %r1798, %r1619, %p163;
	selp.b32 	%r1799, %r1620, %r1618, %p163;
	shfl.sync.bfly.b32	%r1800, %r1799, 8, 31, -1;
	selp.b32 	%r1072, %r1618, %r1800, %p163;
	selp.b32 	%r1073, %r1800, %r1620, %p163;
	selp.b32 	%r1801, %r1636, %r1634, %p163;
	shfl.sync.bfly.b32	%r1802, %r1801, 8, 31, -1;
	selp.b32 	%r1080, %r1634, %r1802, %p163;
	selp.b32 	%r1081, %r1802, %r1636, %p163;
	selp.b32 	%r1803, %r1637, %r1635, %p163;
	shfl.sync.bfly.b32	%r1804, %r1803, 8, 31, -1;
	selp.b32 	%r1088, %r1635, %r1804, %p163;
	selp.b32 	%r1089, %r1804, %r1637, %p163;
	selp.b32 	%r1805, %r1653, %r1651, %p163;
	shfl.sync.bfly.b32	%r1806, %r1805, 8, 31, -1;
	selp.b32 	%r1096, %r1651, %r1806, %p163;
	selp.b32 	%r1097, %r1806, %r1653, %p163;
	selp.b32 	%r1807, %r1654, %r1652, %p163;
	shfl.sync.bfly.b32	%r1808, %r1807, 8, 31, -1;
	selp.b32 	%r1104, %r1652, %r1808, %p163;
	selp.b32 	%r1105, %r1808, %r1654, %p163;
	selp.b32 	%r1809, %r1670, %r1668, %p163;
	shfl.sync.bfly.b32	%r1810, %r1809, 8, 31, -1;
	selp.b32 	%r1112, %r1668, %r1810, %p163;
	selp.b32 	%r1113, %r1810, %r1670, %p163;
	selp.b32 	%r1811, %r1671, %r1669, %p163;
	shfl.sync.bfly.b32	%r1812, %r1811, 8, 31, -1;
	selp.b32 	%r1120, %r1669, %r1812, %p163;
	selp.b32 	%r1121, %r1812, %r1671, %p163;
	selp.b32 	%r1813, %r1687, %r1685, %p163;
	shfl.sync.bfly.b32	%r1814, %r1813, 8, 31, -1;
	selp.b32 	%r1128, %r1685, %r1814, %p163;
	selp.b32 	%r1129, %r1814, %r1687, %p163;
	selp.b32 	%r1815, %r1688, %r1686, %p163;
	shfl.sync.bfly.b32	%r1816, %r1815, 8, 31, -1;
	selp.b32 	%r1136, %r1686, %r1816, %p163;
	selp.b32 	%r1137, %r1816, %r1688, %p163;
	mov.u32 	%r1138, 21520;
	// begin inline asm
	prmt.b32 %r631, %r632, %r633, %r1138;
	// end inline asm
	mov.u32 	%r1142, 30258;
	// begin inline asm
	prmt.b32 %r635, %r632, %r633, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r639, %r640, %r641, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r643, %r640, %r641, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r647, %r648, %r649, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r651, %r648, %r649, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r655, %r656, %r657, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r659, %r656, %r657, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r663, %r664, %r665, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r667, %r664, %r665, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r671, %r672, %r673, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r675, %r672, %r673, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r679, %r680, %r681, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r683, %r680, %r681, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r687, %r688, %r689, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r691, %r688, %r689, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r695, %r696, %r697, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r699, %r696, %r697, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r703, %r704, %r705, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r707, %r704, %r705, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r711, %r712, %r713, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r715, %r712, %r713, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r719, %r720, %r721, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r723, %r720, %r721, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r727, %r728, %r729, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r731, %r728, %r729, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r735, %r736, %r737, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r739, %r736, %r737, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r743, %r744, %r745, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r747, %r744, %r745, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r751, %r752, %r753, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r755, %r752, %r753, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r759, %r760, %r761, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r763, %r760, %r761, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r767, %r768, %r769, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r771, %r768, %r769, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r775, %r776, %r777, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r779, %r776, %r777, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r783, %r784, %r785, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r787, %r784, %r785, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r791, %r792, %r793, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r795, %r792, %r793, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r799, %r800, %r801, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r803, %r800, %r801, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r807, %r808, %r809, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r811, %r808, %r809, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r815, %r816, %r817, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r819, %r816, %r817, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r823, %r824, %r825, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r827, %r824, %r825, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r831, %r832, %r833, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r835, %r832, %r833, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r839, %r840, %r841, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r843, %r840, %r841, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r847, %r848, %r849, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r851, %r848, %r849, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r855, %r856, %r857, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r859, %r856, %r857, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r863, %r864, %r865, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r867, %r864, %r865, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r871, %r872, %r873, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r875, %r872, %r873, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r879, %r880, %r881, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r883, %r880, %r881, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r887, %r888, %r889, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r891, %r888, %r889, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r895, %r896, %r897, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r899, %r896, %r897, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r903, %r904, %r905, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r907, %r904, %r905, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r911, %r912, %r913, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r915, %r912, %r913, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r919, %r920, %r921, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r923, %r920, %r921, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r927, %r928, %r929, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r931, %r928, %r929, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r935, %r936, %r937, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r939, %r936, %r937, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r943, %r944, %r945, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r947, %r944, %r945, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r951, %r952, %r953, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r955, %r952, %r953, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r959, %r960, %r961, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r963, %r960, %r961, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r967, %r968, %r969, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r971, %r968, %r969, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r975, %r976, %r977, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r979, %r976, %r977, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r983, %r984, %r985, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r987, %r984, %r985, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r991, %r992, %r993, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r995, %r992, %r993, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r999, %r1000, %r1001, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1003, %r1000, %r1001, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1007, %r1008, %r1009, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1011, %r1008, %r1009, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1015, %r1016, %r1017, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1019, %r1016, %r1017, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1023, %r1024, %r1025, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1027, %r1024, %r1025, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1031, %r1032, %r1033, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1035, %r1032, %r1033, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1039, %r1040, %r1041, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1043, %r1040, %r1041, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1047, %r1048, %r1049, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1051, %r1048, %r1049, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1055, %r1056, %r1057, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1059, %r1056, %r1057, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1063, %r1064, %r1065, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1067, %r1064, %r1065, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1071, %r1072, %r1073, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1075, %r1072, %r1073, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1079, %r1080, %r1081, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1083, %r1080, %r1081, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1087, %r1088, %r1089, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1091, %r1088, %r1089, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1095, %r1096, %r1097, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1099, %r1096, %r1097, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1103, %r1104, %r1105, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1107, %r1104, %r1105, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1111, %r1112, %r1113, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1115, %r1112, %r1113, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1119, %r1120, %r1121, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1123, %r1120, %r1121, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1127, %r1128, %r1129, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1131, %r1128, %r1129, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1135, %r1136, %r1137, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1139, %r1136, %r1137, %r1142;
	// end inline asm
	or.b32  	%r119, %r82, %r118;
	st.shared.u32 	[%rd6], %r631;
	st.shared.u32 	[%rd7+128], %r635;
	st.shared.u32 	[%rd7+4], %r639;
	st.shared.u32 	[%rd7+132], %r643;
	or.b32  	%r120, %r83, %r118;
	st.shared.u32 	[%rd8], %r647;
	st.shared.u32 	[%rd9+128], %r651;
	st.shared.u32 	[%rd9+4], %r655;
	st.shared.u32 	[%rd9+132], %r659;
	or.b32  	%r121, %r84, %r118;
	st.shared.u32 	[%rd10], %r663;
	st.shared.u32 	[%rd11+128], %r667;
	st.shared.u32 	[%rd11+4], %r671;
	st.shared.u32 	[%rd11+132], %r675;
	or.b32  	%r122, %r85, %r118;
	st.shared.u32 	[%rd12], %r679;
	st.shared.u32 	[%rd13+128], %r683;
	st.shared.u32 	[%rd13+4], %r687;
	st.shared.u32 	[%rd13+132], %r691;
	or.b32  	%r123, %r86, %r118;
	st.shared.u32 	[%rd14], %r695;
	st.shared.u32 	[%rd15+128], %r699;
	st.shared.u32 	[%rd15+4], %r703;
	st.shared.u32 	[%rd15+132], %r707;
	or.b32  	%r124, %r87, %r118;
	st.shared.u32 	[%rd16], %r711;
	st.shared.u32 	[%rd17+128], %r715;
	st.shared.u32 	[%rd17+4], %r719;
	st.shared.u32 	[%rd17+132], %r723;
	or.b32  	%r125, %r88, %r118;
	st.shared.u32 	[%rd18], %r727;
	st.shared.u32 	[%rd19+128], %r731;
	st.shared.u32 	[%rd19+4], %r735;
	st.shared.u32 	[%rd19+132], %r739;
	or.b32  	%r126, %r89, %r118;
	st.shared.u32 	[%rd20], %r743;
	st.shared.u32 	[%rd21+128], %r747;
	st.shared.u32 	[%rd21+4], %r751;
	st.shared.u32 	[%rd21+132], %r755;
	or.b32  	%r127, %r90, %r118;
	st.shared.u32 	[%rd22], %r759;
	st.shared.u32 	[%rd23+128], %r763;
	st.shared.u32 	[%rd23+4], %r767;
	st.shared.u32 	[%rd23+132], %r771;
	or.b32  	%r128, %r91, %r118;
	st.shared.u32 	[%rd24], %r775;
	st.shared.u32 	[%rd25+128], %r779;
	st.shared.u32 	[%rd25+4], %r783;
	st.shared.u32 	[%rd25+132], %r787;
	or.b32  	%r129, %r92, %r118;
	st.shared.u32 	[%rd26], %r791;
	st.shared.u32 	[%rd27+128], %r795;
	st.shared.u32 	[%rd27+4], %r799;
	st.shared.u32 	[%rd27+132], %r803;
	or.b32  	%r130, %r93, %r118;
	st.shared.u32 	[%rd28], %r807;
	st.shared.u32 	[%rd29+128], %r811;
	st.shared.u32 	[%rd29+4], %r815;
	st.shared.u32 	[%rd29+132], %r819;
	or.b32  	%r131, %r94, %r118;
	st.shared.u32 	[%rd30], %r823;
	st.shared.u32 	[%rd31+128], %r827;
	st.shared.u32 	[%rd31+4], %r831;
	st.shared.u32 	[%rd31+132], %r835;
	or.b32  	%r132, %r95, %r118;
	st.shared.u32 	[%rd32], %r839;
	st.shared.u32 	[%rd33+128], %r843;
	st.shared.u32 	[%rd33+4], %r847;
	st.shared.u32 	[%rd33+132], %r851;
	or.b32  	%r133, %r96, %r118;
	st.shared.u32 	[%rd34], %r855;
	st.shared.u32 	[%rd35+128], %r859;
	st.shared.u32 	[%rd35+4], %r863;
	st.shared.u32 	[%rd35+132], %r867;
	or.b32  	%r134, %r97, %r118;
	st.shared.u32 	[%rd36], %r871;
	st.shared.u32 	[%rd37+128], %r875;
	st.shared.u32 	[%rd37+4], %r879;
	st.shared.u32 	[%rd37+132], %r883;
	or.b32  	%r135, %r98, %r118;
	st.shared.u32 	[%rd38], %r887;
	st.shared.u32 	[%rd39+128], %r891;
	st.shared.u32 	[%rd39+4], %r895;
	st.shared.u32 	[%rd39+132], %r899;
	or.b32  	%r136, %r99, %r118;
	st.shared.u32 	[%rd40], %r903;
	st.shared.u32 	[%rd41+128], %r907;
	st.shared.u32 	[%rd41+4], %r911;
	st.shared.u32 	[%rd41+132], %r915;
	or.b32  	%r137, %r100, %r118;
	st.shared.u32 	[%rd42], %r919;
	st.shared.u32 	[%rd43+128], %r923;
	st.shared.u32 	[%rd43+4], %r927;
	st.shared.u32 	[%rd43+132], %r931;
	or.b32  	%r138, %r101, %r118;
	st.shared.u32 	[%rd44], %r935;
	st.shared.u32 	[%rd45+128], %r939;
	st.shared.u32 	[%rd45+4], %r943;
	st.shared.u32 	[%rd45+132], %r947;
	or.b32  	%r139, %r102, %r118;
	st.shared.u32 	[%rd46], %r951;
	st.shared.u32 	[%rd47+128], %r955;
	st.shared.u32 	[%rd47+4], %r959;
	st.shared.u32 	[%rd47+132], %r963;
	or.b32  	%r140, %r103, %r118;
	st.shared.u32 	[%rd48], %r967;
	st.shared.u32 	[%rd49+128], %r971;
	st.shared.u32 	[%rd49+4], %r975;
	st.shared.u32 	[%rd49+132], %r979;
	or.b32  	%r141, %r104, %r118;
	st.shared.u32 	[%rd50], %r983;
	st.shared.u32 	[%rd51+128], %r987;
	st.shared.u32 	[%rd51+4], %r991;
	st.shared.u32 	[%rd51+132], %r995;
	or.b32  	%r142, %r105, %r118;
	st.shared.u32 	[%rd52], %r999;
	st.shared.u32 	[%rd53+128], %r1003;
	st.shared.u32 	[%rd53+4], %r1007;
	st.shared.u32 	[%rd53+132], %r1011;
	or.b32  	%r143, %r106, %r118;
	st.shared.u32 	[%rd54], %r1015;
	st.shared.u32 	[%rd55+128], %r1019;
	st.shared.u32 	[%rd55+4], %r1023;
	st.shared.u32 	[%rd55+132], %r1027;
	or.b32  	%r144, %r107, %r118;
	st.shared.u32 	[%rd56], %r1031;
	st.shared.u32 	[%rd57+128], %r1035;
	st.shared.u32 	[%rd57+4], %r1039;
	st.shared.u32 	[%rd57+132], %r1043;
	or.b32  	%r145, %r108, %r118;
	st.shared.u32 	[%rd58], %r1047;
	st.shared.u32 	[%rd59+128], %r1051;
	st.shared.u32 	[%rd59+4], %r1055;
	st.shared.u32 	[%rd59+132], %r1059;
	or.b32  	%r146, %r109, %r118;
	st.shared.u32 	[%rd60], %r1063;
	st.shared.u32 	[%rd61+128], %r1067;
	st.shared.u32 	[%rd61+4], %r1071;
	st.shared.u32 	[%rd61+132], %r1075;
	or.b32  	%r147, %r110, %r118;
	st.shared.u32 	[%rd62], %r1079;
	st.shared.u32 	[%rd63+128], %r1083;
	st.shared.u32 	[%rd63+4], %r1087;
	st.shared.u32 	[%rd63+132], %r1091;
	or.b32  	%r148, %r111, %r118;
	st.shared.u32 	[%rd64], %r1095;
	st.shared.u32 	[%rd65+128], %r1099;
	st.shared.u32 	[%rd65+4], %r1103;
	st.shared.u32 	[%rd65+132], %r1107;
	or.b32  	%r149, %r112, %r118;
	st.shared.u32 	[%rd66], %r1111;
	st.shared.u32 	[%rd67+128], %r1115;
	st.shared.u32 	[%rd67+4], %r1119;
	st.shared.u32 	[%rd67+132], %r1123;
	or.b32  	%r150, %r113, %r118;
	st.shared.u32 	[%rd68], %r1127;
	st.shared.u32 	[%rd69+128], %r1131;
	st.shared.u32 	[%rd69+4], %r1135;
	st.shared.u32 	[%rd69+132], %r1139;
	bar.sync 	0;
	mov.u64 	%rd666, 0;
	mov.u32 	%r3051, %r3047;
	mov.u32 	%r3052, %r3048;
$L__BB0_66:                             // %L38168
                                        //   Parent Loop BB0_65 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r3048, %r3053;
	mov.u32 	%r3047, %r3052;
	add.s64 	%rd277, %rd70, %rd666;
	ld.shared.u32 	%r3053, [%rd277];
	// begin inline asm
	mov.b32 %r1822, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r1833, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r1821, %r3053, -2004318072;
	mov.u32 	%r1820, 983055;
	// begin inline asm
	lop3.b32 %r1819, %r1820, %r1821, %r1822, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1823, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1824, %r1822, %r1823;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1827, %r1819, %r1824;
	// end inline asm
	mov.u32 	%r1831, 15728880;
	// begin inline asm
	lop3.b32 %r1830, %r1831, %r1821, %r1833, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1834, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1835, %r1833, %r1834;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1838, %r1830, %r1835;
	// end inline asm
	shr.u32 	%r1843, %r1821, 8;
	// begin inline asm
	lop3.b32 %r1841, %r1820, %r1843, %r1822, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1845, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1846, %r1822, %r1845;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1849, %r1841, %r1846;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1852, %r1831, %r1843, %r1833, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1856, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1857, %r1833, %r1856;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1860, %r1852, %r1857;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1863, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1865, %r1863, %r1827;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1868, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1870, %r1868, %r1838;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1873, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1875, %r1873, %r1849;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1878, %r384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1880, %r1878, %r1860;
	// end inline asm
	// begin inline asm
	mov.b32 %r1888, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r1899, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r1887, %r3051, -2004318072;
	// begin inline asm
	lop3.b32 %r1885, %r1820, %r1887, %r1888, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1889, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1890, %r1888, %r1889;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1893, %r1885, %r1890;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1896, %r1831, %r1887, %r1899, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1900, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1901, %r1899, %r1900;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1904, %r1896, %r1901;
	// end inline asm
	shr.u32 	%r1909, %r1887, 8;
	// begin inline asm
	lop3.b32 %r1907, %r1820, %r1909, %r1888, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1911, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1912, %r1888, %r1911;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1915, %r1907, %r1912;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1918, %r1831, %r1909, %r1899, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1922, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1923, %r1899, %r1922;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1926, %r1918, %r1923;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1929, %r333, %r1893, %r1865;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1933, %r333, %r1904, %r1870;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1937, %r333, %r1915, %r1875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1941, %r333, %r1926, %r1880;
	// end inline asm
	// begin inline asm
	mov.b32 %r1950, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r1961, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r1949, %r3047, -2004318072;
	// begin inline asm
	lop3.b32 %r1947, %r1820, %r1949, %r1950, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1951, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1952, %r1950, %r1951;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1955, %r1947, %r1952;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1958, %r1831, %r1949, %r1961, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1962, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1963, %r1961, %r1962;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1966, %r1958, %r1963;
	// end inline asm
	shr.u32 	%r1971, %r1949, 8;
	// begin inline asm
	lop3.b32 %r1969, %r1820, %r1971, %r1950, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1973, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1974, %r1950, %r1973;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1977, %r1969, %r1974;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1980, %r1831, %r1971, %r1961, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1984, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1985, %r1961, %r1984;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1988, %r1980, %r1985;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1991, %r350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1993, %r1991, %r1955, %r1929;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1997, %r350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1999, %r1997, %r1966, %r1933;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2003, %r350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2005, %r2003, %r1977, %r1937;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2009, %r350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2011, %r2009, %r1988, %r1941;
	// end inline asm
	// begin inline asm
	mov.b32 %r2020, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r2031, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r2019, %r3048, -2004318072;
	// begin inline asm
	lop3.b32 %r2017, %r1820, %r2019, %r2020, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2021, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2022, %r2020, %r2021;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2025, %r2017, %r2022;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2028, %r1831, %r2019, %r2031, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2032, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2033, %r2031, %r2032;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2036, %r2028, %r2033;
	// end inline asm
	shr.u32 	%r2041, %r2019, 8;
	// begin inline asm
	lop3.b32 %r2039, %r1820, %r2041, %r2020, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2043, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2044, %r2020, %r2043;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2047, %r2039, %r2044;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2050, %r1831, %r2041, %r2031, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2054, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2055, %r2031, %r2054;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2058, %r2050, %r2055;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2084, %r367, %r2025, %r1993;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2081, %r367, %r2036, %r1999;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2093, %r367, %r2047, %r2005;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2090, %r367, %r2058, %r2011;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2077, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2079, %r2077, %r2081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2082, %r387, %r2084, %r2079;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2086, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2088, %r2086, %r2090;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2091, %r387, %r2093, %r2088;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2095, %r390, %r2084;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2098, %r387, %r2081, %r2095;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2102, %r390, %r2093;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2105, %r387, %r2090, %r2102;
	// end inline asm
	mov.u32 	%r2117, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2109, %r2110}, {%r437, %r443, %r440, %r446}, {%r2082, %r2098}, {%r2117, %r2117};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2119, %r2120}, {%r437, %r443, %r440, %r446}, {%r2091, %r2105}, {%r2117, %r2117};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2129, %r2130}, {%r482, %r488, %r485, %r491}, {%r2109, %r2110}, {%r2117, %r2117};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2139, %r2140}, {%r482, %r488, %r485, %r491}, {%r2119, %r2120}, {%r2117, %r2117};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2149, %r6, %r2129;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2152, %r6, %r2130;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2155, %r6, %r2139;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2158, %r6, %r2140;
	// end inline asm
	// begin inline asm
	mov.b32 %r2161, {%rs89, %rs89};
	// end inline asm
	mov.u16 	%rs78, 18176;
	// begin inline asm
	mov.b32 %r2162, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2163, %r2149, %r2161;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2166, %r2163, %r2162;
	// end inline asm
	// begin inline asm
	mov.b32 %r2169, {%rs89, %rs89};
	// end inline asm
	// begin inline asm
	mov.b32 %r2170, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2171, %r2152, %r2169;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2174, %r2171, %r2170;
	// end inline asm
	// begin inline asm
	mov.b32 %r2177, {%rs89, %rs89};
	// end inline asm
	// begin inline asm
	mov.b32 %r2178, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2179, %r2155, %r2177;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2182, %r2179, %r2178;
	// end inline asm
	// begin inline asm
	mov.b32 %r2185, {%rs89, %rs89};
	// end inline asm
	// begin inline asm
	mov.b32 %r2186, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2187, %r2158, %r2185;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2190, %r2187, %r2186;
	// end inline asm
	// begin inline asm
	mov.b32 %r2196, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r2194, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2195, %r2196, %r2194;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2198, %r2166, %r2195;
	// end inline asm
	// begin inline asm
	mov.b32 %r2201, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2202, %r2196, %r2201;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2205, %r2174, %r2202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2208, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2209, %r2196, %r2208;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2212, %r2182, %r2209;
	// end inline asm
	// begin inline asm
	mov.b32 %r2215, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2216, %r2196, %r2215;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2219, %r2190, %r2216;
	// end inline asm
	mov.u32 	%r2225, 25152;
	// begin inline asm
	prmt.b32 %r2222, %r2198, %r2212, %r2225;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2226, %r2205, %r2219, %r2225;
	// end inline asm
	shl.b32 	%r2233, %r2226, 4;
	mov.u32 	%r2231, 252645135;
	// begin inline asm
	lop3.b32 %r2230, %r2231, %r2222, %r2233, 202;
	// end inline asm
	xor.b32  	%r2234, %r2230, -2004318072;
	st.shared.u32 	[%rd277], %r2234;
	add.s64 	%rd666, %rd666, 388;
	cvt.u32.u64 	%r2235, %rd666;
	setp.eq.s32 	%p260, %r2235, 49664;
	mov.u32 	%r3051, %r3047;
	mov.u32 	%r3052, %r3048;
	@%p260 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_66;
$L__BB0_67:                             // %guard_exit33840
                                        //   in Loop: Header=BB0_65 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r2241, [%rd6];
	ld.shared.u32 	%r2242, [%rd7+128];
	ld.shared.u32 	%r2249, [%rd7+4];
	ld.shared.u32 	%r2250, [%rd7+132];
	ld.shared.u32 	%r2257, [%rd8];
	ld.shared.u32 	%r2258, [%rd9+128];
	ld.shared.u32 	%r2265, [%rd9+4];
	ld.shared.u32 	%r2266, [%rd9+132];
	ld.shared.u32 	%r2273, [%rd10];
	ld.shared.u32 	%r2274, [%rd11+128];
	ld.shared.u32 	%r2281, [%rd11+4];
	ld.shared.u32 	%r2282, [%rd11+132];
	ld.shared.u32 	%r2289, [%rd12];
	ld.shared.u32 	%r2290, [%rd13+128];
	ld.shared.u32 	%r2297, [%rd13+4];
	ld.shared.u32 	%r2298, [%rd13+132];
	ld.shared.u32 	%r2305, [%rd14];
	ld.shared.u32 	%r2306, [%rd15+128];
	ld.shared.u32 	%r2313, [%rd15+4];
	ld.shared.u32 	%r2314, [%rd15+132];
	ld.shared.u32 	%r2321, [%rd16];
	ld.shared.u32 	%r2322, [%rd17+128];
	ld.shared.u32 	%r2329, [%rd17+4];
	ld.shared.u32 	%r2330, [%rd17+132];
	ld.shared.u32 	%r2337, [%rd18];
	ld.shared.u32 	%r2338, [%rd19+128];
	ld.shared.u32 	%r2345, [%rd19+4];
	ld.shared.u32 	%r2346, [%rd19+132];
	ld.shared.u32 	%r2353, [%rd20];
	ld.shared.u32 	%r2354, [%rd21+128];
	ld.shared.u32 	%r2361, [%rd21+4];
	ld.shared.u32 	%r2362, [%rd21+132];
	ld.shared.u32 	%r2369, [%rd22];
	ld.shared.u32 	%r2370, [%rd23+128];
	ld.shared.u32 	%r2377, [%rd23+4];
	ld.shared.u32 	%r2378, [%rd23+132];
	ld.shared.u32 	%r2385, [%rd24];
	ld.shared.u32 	%r2386, [%rd25+128];
	ld.shared.u32 	%r2393, [%rd25+4];
	ld.shared.u32 	%r2394, [%rd25+132];
	ld.shared.u32 	%r2401, [%rd26];
	ld.shared.u32 	%r2402, [%rd27+128];
	ld.shared.u32 	%r2409, [%rd27+4];
	ld.shared.u32 	%r2410, [%rd27+132];
	ld.shared.u32 	%r2417, [%rd28];
	ld.shared.u32 	%r2418, [%rd29+128];
	ld.shared.u32 	%r2425, [%rd29+4];
	ld.shared.u32 	%r2426, [%rd29+132];
	ld.shared.u32 	%r2433, [%rd30];
	ld.shared.u32 	%r2434, [%rd31+128];
	ld.shared.u32 	%r2441, [%rd31+4];
	ld.shared.u32 	%r2442, [%rd31+132];
	ld.shared.u32 	%r2449, [%rd32];
	ld.shared.u32 	%r2450, [%rd33+128];
	ld.shared.u32 	%r2457, [%rd33+4];
	ld.shared.u32 	%r2458, [%rd33+132];
	ld.shared.u32 	%r2465, [%rd34];
	ld.shared.u32 	%r2466, [%rd35+128];
	ld.shared.u32 	%r2473, [%rd35+4];
	ld.shared.u32 	%r2474, [%rd35+132];
	ld.shared.u32 	%r2481, [%rd36];
	ld.shared.u32 	%r2482, [%rd37+128];
	ld.shared.u32 	%r2489, [%rd37+4];
	ld.shared.u32 	%r2490, [%rd37+132];
	ld.shared.u32 	%r2497, [%rd38];
	ld.shared.u32 	%r2498, [%rd39+128];
	ld.shared.u32 	%r2505, [%rd39+4];
	ld.shared.u32 	%r2506, [%rd39+132];
	ld.shared.u32 	%r2513, [%rd40];
	ld.shared.u32 	%r2514, [%rd41+128];
	ld.shared.u32 	%r2521, [%rd41+4];
	ld.shared.u32 	%r2522, [%rd41+132];
	ld.shared.u32 	%r2529, [%rd42];
	ld.shared.u32 	%r2530, [%rd43+128];
	ld.shared.u32 	%r2537, [%rd43+4];
	ld.shared.u32 	%r2538, [%rd43+132];
	ld.shared.u32 	%r2545, [%rd44];
	ld.shared.u32 	%r2546, [%rd45+128];
	ld.shared.u32 	%r2553, [%rd45+4];
	ld.shared.u32 	%r2554, [%rd45+132];
	ld.shared.u32 	%r2561, [%rd46];
	ld.shared.u32 	%r2562, [%rd47+128];
	ld.shared.u32 	%r2569, [%rd47+4];
	ld.shared.u32 	%r2570, [%rd47+132];
	ld.shared.u32 	%r2577, [%rd48];
	ld.shared.u32 	%r2578, [%rd49+128];
	ld.shared.u32 	%r2585, [%rd49+4];
	ld.shared.u32 	%r2586, [%rd49+132];
	ld.shared.u32 	%r2593, [%rd50];
	ld.shared.u32 	%r2594, [%rd51+128];
	ld.shared.u32 	%r2601, [%rd51+4];
	ld.shared.u32 	%r2602, [%rd51+132];
	ld.shared.u32 	%r2609, [%rd52];
	ld.shared.u32 	%r2610, [%rd53+128];
	ld.shared.u32 	%r2617, [%rd53+4];
	ld.shared.u32 	%r2618, [%rd53+132];
	ld.shared.u32 	%r2625, [%rd54];
	ld.shared.u32 	%r2626, [%rd55+128];
	ld.shared.u32 	%r2633, [%rd55+4];
	ld.shared.u32 	%r2634, [%rd55+132];
	ld.shared.u32 	%r2641, [%rd56];
	ld.shared.u32 	%r2642, [%rd57+128];
	ld.shared.u32 	%r2649, [%rd57+4];
	ld.shared.u32 	%r2650, [%rd57+132];
	ld.shared.u32 	%r2657, [%rd58];
	ld.shared.u32 	%r2658, [%rd59+128];
	ld.shared.u32 	%r2665, [%rd59+4];
	ld.shared.u32 	%r2666, [%rd59+132];
	ld.shared.u32 	%r2673, [%rd60];
	ld.shared.u32 	%r2674, [%rd61+128];
	ld.shared.u32 	%r2681, [%rd61+4];
	ld.shared.u32 	%r2682, [%rd61+132];
	ld.shared.u32 	%r2689, [%rd62];
	ld.shared.u32 	%r2690, [%rd63+128];
	ld.shared.u32 	%r2697, [%rd63+4];
	ld.shared.u32 	%r2698, [%rd63+132];
	ld.shared.u32 	%r2705, [%rd64];
	ld.shared.u32 	%r2706, [%rd65+128];
	ld.shared.u32 	%r2713, [%rd65+4];
	ld.shared.u32 	%r2714, [%rd65+132];
	ld.shared.u32 	%r2721, [%rd66];
	ld.shared.u32 	%r2722, [%rd67+128];
	ld.shared.u32 	%r2729, [%rd67+4];
	ld.shared.u32 	%r2730, [%rd67+132];
	ld.shared.u32 	%r2737, [%rd68];
	ld.shared.u32 	%r2738, [%rd69+128];
	ld.shared.u32 	%r2745, [%rd69+4];
	ld.shared.u32 	%r2746, [%rd69+132];
	// begin inline asm
	prmt.b32 %r2236, %r2241, %r2242, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2240, %r2241, %r2242, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2244, %r2249, %r2250, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2248, %r2249, %r2250, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2252, %r2257, %r2258, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2256, %r2257, %r2258, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2260, %r2265, %r2266, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2264, %r2265, %r2266, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2268, %r2273, %r2274, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2272, %r2273, %r2274, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2276, %r2281, %r2282, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2280, %r2281, %r2282, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2284, %r2289, %r2290, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2288, %r2289, %r2290, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2292, %r2297, %r2298, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2296, %r2297, %r2298, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2300, %r2305, %r2306, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2304, %r2305, %r2306, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2308, %r2313, %r2314, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2312, %r2313, %r2314, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2316, %r2321, %r2322, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2320, %r2321, %r2322, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2324, %r2329, %r2330, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2328, %r2329, %r2330, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2332, %r2337, %r2338, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2336, %r2337, %r2338, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2340, %r2345, %r2346, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2344, %r2345, %r2346, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2348, %r2353, %r2354, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2352, %r2353, %r2354, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2356, %r2361, %r2362, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2360, %r2361, %r2362, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2364, %r2369, %r2370, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2368, %r2369, %r2370, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2372, %r2377, %r2378, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2376, %r2377, %r2378, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2380, %r2385, %r2386, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2384, %r2385, %r2386, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2388, %r2393, %r2394, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2392, %r2393, %r2394, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2396, %r2401, %r2402, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2400, %r2401, %r2402, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2404, %r2409, %r2410, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2408, %r2409, %r2410, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2412, %r2417, %r2418, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2416, %r2417, %r2418, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2420, %r2425, %r2426, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2424, %r2425, %r2426, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2428, %r2433, %r2434, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2432, %r2433, %r2434, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2436, %r2441, %r2442, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2440, %r2441, %r2442, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2444, %r2449, %r2450, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2448, %r2449, %r2450, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2452, %r2457, %r2458, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2456, %r2457, %r2458, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2460, %r2465, %r2466, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2464, %r2465, %r2466, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2468, %r2473, %r2474, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2472, %r2473, %r2474, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2476, %r2481, %r2482, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2480, %r2481, %r2482, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2484, %r2489, %r2490, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2488, %r2489, %r2490, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2492, %r2497, %r2498, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2496, %r2497, %r2498, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2500, %r2505, %r2506, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2504, %r2505, %r2506, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2508, %r2513, %r2514, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2512, %r2513, %r2514, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2516, %r2521, %r2522, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2520, %r2521, %r2522, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2524, %r2529, %r2530, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2528, %r2529, %r2530, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2532, %r2537, %r2538, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2536, %r2537, %r2538, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2540, %r2545, %r2546, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2544, %r2545, %r2546, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2548, %r2553, %r2554, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2552, %r2553, %r2554, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2556, %r2561, %r2562, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2560, %r2561, %r2562, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2564, %r2569, %r2570, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2568, %r2569, %r2570, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2572, %r2577, %r2578, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2576, %r2577, %r2578, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2580, %r2585, %r2586, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2584, %r2585, %r2586, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2588, %r2593, %r2594, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2592, %r2593, %r2594, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2596, %r2601, %r2602, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2600, %r2601, %r2602, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2604, %r2609, %r2610, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2608, %r2609, %r2610, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2612, %r2617, %r2618, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2616, %r2617, %r2618, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2620, %r2625, %r2626, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2624, %r2625, %r2626, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2628, %r2633, %r2634, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2632, %r2633, %r2634, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2636, %r2641, %r2642, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2640, %r2641, %r2642, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2644, %r2649, %r2650, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2648, %r2649, %r2650, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2652, %r2657, %r2658, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2656, %r2657, %r2658, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2660, %r2665, %r2666, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2664, %r2665, %r2666, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2668, %r2673, %r2674, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2672, %r2673, %r2674, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2676, %r2681, %r2682, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2680, %r2681, %r2682, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2684, %r2689, %r2690, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2688, %r2689, %r2690, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2692, %r2697, %r2698, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2696, %r2697, %r2698, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2700, %r2705, %r2706, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2704, %r2705, %r2706, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2708, %r2713, %r2714, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2712, %r2713, %r2714, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2716, %r2721, %r2722, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2720, %r2721, %r2722, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2724, %r2729, %r2730, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2728, %r2729, %r2730, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2732, %r2737, %r2738, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2736, %r2737, %r2738, %r1142;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2740, %r2745, %r2746, %r1138;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2744, %r2745, %r2746, %r1142;
	// end inline asm
	selp.b32 	%r2748, %r2240, %r2236, %p163;
	shfl.sync.bfly.b32	%r177, %r2748, 8, 31, -1;
	selp.b32 	%r2749, %r2248, %r2244, %p163;
	shfl.sync.bfly.b32	%r178, %r2749, 8, 31, -1;
	selp.b32 	%r2750, %r2256, %r2252, %p163;
	shfl.sync.bfly.b32	%r2751, %r2750, 8, 31, -1;
	selp.b32 	%r179, %r2252, %r2751, %p163;
	selp.b32 	%r180, %r2751, %r2256, %p163;
	selp.b32 	%r2752, %r2264, %r2260, %p163;
	shfl.sync.bfly.b32	%r2753, %r2752, 8, 31, -1;
	selp.b32 	%r181, %r2260, %r2753, %p163;
	selp.b32 	%r182, %r2753, %r2264, %p163;
	selp.b32 	%r2754, %r2272, %r2268, %p163;
	shfl.sync.bfly.b32	%r2755, %r2754, 8, 31, -1;
	selp.b32 	%r183, %r2268, %r2755, %p163;
	selp.b32 	%r184, %r2755, %r2272, %p163;
	selp.b32 	%r2756, %r2280, %r2276, %p163;
	shfl.sync.bfly.b32	%r2757, %r2756, 8, 31, -1;
	selp.b32 	%r185, %r2276, %r2757, %p163;
	selp.b32 	%r186, %r2757, %r2280, %p163;
	selp.b32 	%r2758, %r2288, %r2284, %p163;
	shfl.sync.bfly.b32	%r2759, %r2758, 8, 31, -1;
	selp.b32 	%r187, %r2284, %r2759, %p163;
	selp.b32 	%r188, %r2759, %r2288, %p163;
	selp.b32 	%r2760, %r2296, %r2292, %p163;
	shfl.sync.bfly.b32	%r2761, %r2760, 8, 31, -1;
	selp.b32 	%r189, %r2292, %r2761, %p163;
	selp.b32 	%r190, %r2761, %r2296, %p163;
	selp.b32 	%r2762, %r2304, %r2300, %p163;
	shfl.sync.bfly.b32	%r2763, %r2762, 8, 31, -1;
	selp.b32 	%r191, %r2300, %r2763, %p163;
	selp.b32 	%r192, %r2763, %r2304, %p163;
	selp.b32 	%r2764, %r2312, %r2308, %p163;
	shfl.sync.bfly.b32	%r2765, %r2764, 8, 31, -1;
	selp.b32 	%r193, %r2308, %r2765, %p163;
	selp.b32 	%r194, %r2765, %r2312, %p163;
	selp.b32 	%r2766, %r2320, %r2316, %p163;
	shfl.sync.bfly.b32	%r2767, %r2766, 8, 31, -1;
	selp.b32 	%r195, %r2316, %r2767, %p163;
	selp.b32 	%r196, %r2767, %r2320, %p163;
	selp.b32 	%r2768, %r2328, %r2324, %p163;
	shfl.sync.bfly.b32	%r2769, %r2768, 8, 31, -1;
	selp.b32 	%r197, %r2324, %r2769, %p163;
	selp.b32 	%r198, %r2769, %r2328, %p163;
	selp.b32 	%r2770, %r2336, %r2332, %p163;
	shfl.sync.bfly.b32	%r2771, %r2770, 8, 31, -1;
	selp.b32 	%r199, %r2332, %r2771, %p163;
	selp.b32 	%r200, %r2771, %r2336, %p163;
	selp.b32 	%r2772, %r2344, %r2340, %p163;
	shfl.sync.bfly.b32	%r2773, %r2772, 8, 31, -1;
	selp.b32 	%r201, %r2340, %r2773, %p163;
	selp.b32 	%r202, %r2773, %r2344, %p163;
	selp.b32 	%r2774, %r2352, %r2348, %p163;
	shfl.sync.bfly.b32	%r2775, %r2774, 8, 31, -1;
	selp.b32 	%r203, %r2348, %r2775, %p163;
	selp.b32 	%r204, %r2775, %r2352, %p163;
	selp.b32 	%r2776, %r2360, %r2356, %p163;
	shfl.sync.bfly.b32	%r2777, %r2776, 8, 31, -1;
	selp.b32 	%r205, %r2356, %r2777, %p163;
	selp.b32 	%r206, %r2777, %r2360, %p163;
	selp.b32 	%r2778, %r2368, %r2364, %p163;
	shfl.sync.bfly.b32	%r2779, %r2778, 8, 31, -1;
	selp.b32 	%r207, %r2364, %r2779, %p163;
	selp.b32 	%r208, %r2779, %r2368, %p163;
	selp.b32 	%r2780, %r2376, %r2372, %p163;
	shfl.sync.bfly.b32	%r2781, %r2780, 8, 31, -1;
	selp.b32 	%r209, %r2372, %r2781, %p163;
	selp.b32 	%r210, %r2781, %r2376, %p163;
	selp.b32 	%r2782, %r2384, %r2380, %p163;
	shfl.sync.bfly.b32	%r2783, %r2782, 8, 31, -1;
	selp.b32 	%r211, %r2380, %r2783, %p163;
	selp.b32 	%r212, %r2783, %r2384, %p163;
	selp.b32 	%r2784, %r2392, %r2388, %p163;
	shfl.sync.bfly.b32	%r2785, %r2784, 8, 31, -1;
	selp.b32 	%r213, %r2388, %r2785, %p163;
	selp.b32 	%r214, %r2785, %r2392, %p163;
	selp.b32 	%r2786, %r2400, %r2396, %p163;
	shfl.sync.bfly.b32	%r2787, %r2786, 8, 31, -1;
	selp.b32 	%r215, %r2396, %r2787, %p163;
	selp.b32 	%r216, %r2787, %r2400, %p163;
	selp.b32 	%r2788, %r2408, %r2404, %p163;
	shfl.sync.bfly.b32	%r2789, %r2788, 8, 31, -1;
	selp.b32 	%r217, %r2404, %r2789, %p163;
	selp.b32 	%r218, %r2789, %r2408, %p163;
	selp.b32 	%r2790, %r2416, %r2412, %p163;
	shfl.sync.bfly.b32	%r2791, %r2790, 8, 31, -1;
	selp.b32 	%r219, %r2412, %r2791, %p163;
	selp.b32 	%r220, %r2791, %r2416, %p163;
	selp.b32 	%r2792, %r2424, %r2420, %p163;
	shfl.sync.bfly.b32	%r2793, %r2792, 8, 31, -1;
	selp.b32 	%r221, %r2420, %r2793, %p163;
	selp.b32 	%r222, %r2793, %r2424, %p163;
	selp.b32 	%r2794, %r2432, %r2428, %p163;
	shfl.sync.bfly.b32	%r2795, %r2794, 8, 31, -1;
	selp.b32 	%r223, %r2428, %r2795, %p163;
	selp.b32 	%r224, %r2795, %r2432, %p163;
	selp.b32 	%r2796, %r2440, %r2436, %p163;
	shfl.sync.bfly.b32	%r2797, %r2796, 8, 31, -1;
	selp.b32 	%r225, %r2436, %r2797, %p163;
	selp.b32 	%r226, %r2797, %r2440, %p163;
	selp.b32 	%r2798, %r2448, %r2444, %p163;
	shfl.sync.bfly.b32	%r2799, %r2798, 8, 31, -1;
	selp.b32 	%r227, %r2444, %r2799, %p163;
	selp.b32 	%r228, %r2799, %r2448, %p163;
	selp.b32 	%r2800, %r2456, %r2452, %p163;
	shfl.sync.bfly.b32	%r2801, %r2800, 8, 31, -1;
	selp.b32 	%r229, %r2452, %r2801, %p163;
	selp.b32 	%r230, %r2801, %r2456, %p163;
	selp.b32 	%r2802, %r2464, %r2460, %p163;
	shfl.sync.bfly.b32	%r2803, %r2802, 8, 31, -1;
	selp.b32 	%r231, %r2460, %r2803, %p163;
	selp.b32 	%r232, %r2803, %r2464, %p163;
	selp.b32 	%r2804, %r2472, %r2468, %p163;
	shfl.sync.bfly.b32	%r2805, %r2804, 8, 31, -1;
	selp.b32 	%r233, %r2468, %r2805, %p163;
	selp.b32 	%r234, %r2805, %r2472, %p163;
	selp.b32 	%r2806, %r2480, %r2476, %p163;
	shfl.sync.bfly.b32	%r2807, %r2806, 8, 31, -1;
	selp.b32 	%r235, %r2476, %r2807, %p163;
	selp.b32 	%r236, %r2807, %r2480, %p163;
	selp.b32 	%r2808, %r2488, %r2484, %p163;
	shfl.sync.bfly.b32	%r2809, %r2808, 8, 31, -1;
	selp.b32 	%r237, %r2484, %r2809, %p163;
	selp.b32 	%r238, %r2809, %r2488, %p163;
	selp.b32 	%r2810, %r2496, %r2492, %p163;
	shfl.sync.bfly.b32	%r2811, %r2810, 8, 31, -1;
	selp.b32 	%r239, %r2492, %r2811, %p163;
	selp.b32 	%r240, %r2811, %r2496, %p163;
	selp.b32 	%r2812, %r2504, %r2500, %p163;
	shfl.sync.bfly.b32	%r2813, %r2812, 8, 31, -1;
	selp.b32 	%r241, %r2500, %r2813, %p163;
	selp.b32 	%r242, %r2813, %r2504, %p163;
	selp.b32 	%r2814, %r2512, %r2508, %p163;
	shfl.sync.bfly.b32	%r2815, %r2814, 8, 31, -1;
	selp.b32 	%r243, %r2508, %r2815, %p163;
	selp.b32 	%r244, %r2815, %r2512, %p163;
	selp.b32 	%r2816, %r2520, %r2516, %p163;
	shfl.sync.bfly.b32	%r2817, %r2816, 8, 31, -1;
	selp.b32 	%r245, %r2516, %r2817, %p163;
	selp.b32 	%r246, %r2817, %r2520, %p163;
	selp.b32 	%r2818, %r2528, %r2524, %p163;
	shfl.sync.bfly.b32	%r2819, %r2818, 8, 31, -1;
	selp.b32 	%r247, %r2524, %r2819, %p163;
	selp.b32 	%r248, %r2819, %r2528, %p163;
	selp.b32 	%r2820, %r2536, %r2532, %p163;
	shfl.sync.bfly.b32	%r2821, %r2820, 8, 31, -1;
	selp.b32 	%r249, %r2532, %r2821, %p163;
	selp.b32 	%r250, %r2821, %r2536, %p163;
	selp.b32 	%r2822, %r2544, %r2540, %p163;
	shfl.sync.bfly.b32	%r2823, %r2822, 8, 31, -1;
	selp.b32 	%r251, %r2540, %r2823, %p163;
	selp.b32 	%r252, %r2823, %r2544, %p163;
	selp.b32 	%r2824, %r2552, %r2548, %p163;
	shfl.sync.bfly.b32	%r2825, %r2824, 8, 31, -1;
	selp.b32 	%r253, %r2548, %r2825, %p163;
	selp.b32 	%r254, %r2825, %r2552, %p163;
	selp.b32 	%r2826, %r2560, %r2556, %p163;
	shfl.sync.bfly.b32	%r2827, %r2826, 8, 31, -1;
	selp.b32 	%r255, %r2556, %r2827, %p163;
	selp.b32 	%r256, %r2827, %r2560, %p163;
	selp.b32 	%r2828, %r2568, %r2564, %p163;
	shfl.sync.bfly.b32	%r2829, %r2828, 8, 31, -1;
	selp.b32 	%r257, %r2564, %r2829, %p163;
	selp.b32 	%r258, %r2829, %r2568, %p163;
	selp.b32 	%r2830, %r2576, %r2572, %p163;
	shfl.sync.bfly.b32	%r2831, %r2830, 8, 31, -1;
	selp.b32 	%r259, %r2572, %r2831, %p163;
	selp.b32 	%r260, %r2831, %r2576, %p163;
	selp.b32 	%r2832, %r2584, %r2580, %p163;
	shfl.sync.bfly.b32	%r2833, %r2832, 8, 31, -1;
	selp.b32 	%r261, %r2580, %r2833, %p163;
	selp.b32 	%r262, %r2833, %r2584, %p163;
	selp.b32 	%r2834, %r2592, %r2588, %p163;
	shfl.sync.bfly.b32	%r2835, %r2834, 8, 31, -1;
	selp.b32 	%r263, %r2588, %r2835, %p163;
	selp.b32 	%r264, %r2835, %r2592, %p163;
	selp.b32 	%r2836, %r2600, %r2596, %p163;
	shfl.sync.bfly.b32	%r2837, %r2836, 8, 31, -1;
	selp.b32 	%r265, %r2596, %r2837, %p163;
	selp.b32 	%r266, %r2837, %r2600, %p163;
	selp.b32 	%r2838, %r2608, %r2604, %p163;
	shfl.sync.bfly.b32	%r2839, %r2838, 8, 31, -1;
	selp.b32 	%r267, %r2604, %r2839, %p163;
	selp.b32 	%r268, %r2839, %r2608, %p163;
	selp.b32 	%r2840, %r2616, %r2612, %p163;
	shfl.sync.bfly.b32	%r2841, %r2840, 8, 31, -1;
	selp.b32 	%r269, %r2612, %r2841, %p163;
	selp.b32 	%r270, %r2841, %r2616, %p163;
	selp.b32 	%r2842, %r2624, %r2620, %p163;
	shfl.sync.bfly.b32	%r2843, %r2842, 8, 31, -1;
	selp.b32 	%r271, %r2620, %r2843, %p163;
	selp.b32 	%r272, %r2843, %r2624, %p163;
	selp.b32 	%r2844, %r2632, %r2628, %p163;
	shfl.sync.bfly.b32	%r2845, %r2844, 8, 31, -1;
	selp.b32 	%r273, %r2628, %r2845, %p163;
	selp.b32 	%r274, %r2845, %r2632, %p163;
	selp.b32 	%r2846, %r2640, %r2636, %p163;
	shfl.sync.bfly.b32	%r2847, %r2846, 8, 31, -1;
	selp.b32 	%r275, %r2636, %r2847, %p163;
	selp.b32 	%r276, %r2847, %r2640, %p163;
	selp.b32 	%r2848, %r2648, %r2644, %p163;
	shfl.sync.bfly.b32	%r2849, %r2848, 8, 31, -1;
	selp.b32 	%r277, %r2644, %r2849, %p163;
	selp.b32 	%r278, %r2849, %r2648, %p163;
	selp.b32 	%r2850, %r2656, %r2652, %p163;
	shfl.sync.bfly.b32	%r2851, %r2850, 8, 31, -1;
	selp.b32 	%r279, %r2652, %r2851, %p163;
	selp.b32 	%r280, %r2851, %r2656, %p163;
	selp.b32 	%r2852, %r2664, %r2660, %p163;
	shfl.sync.bfly.b32	%r2853, %r2852, 8, 31, -1;
	selp.b32 	%r281, %r2660, %r2853, %p163;
	selp.b32 	%r282, %r2853, %r2664, %p163;
	selp.b32 	%r2854, %r2672, %r2668, %p163;
	shfl.sync.bfly.b32	%r2855, %r2854, 8, 31, -1;
	selp.b32 	%r283, %r2668, %r2855, %p163;
	selp.b32 	%r284, %r2855, %r2672, %p163;
	selp.b32 	%r2856, %r2680, %r2676, %p163;
	shfl.sync.bfly.b32	%r2857, %r2856, 8, 31, -1;
	selp.b32 	%r285, %r2676, %r2857, %p163;
	selp.b32 	%r286, %r2857, %r2680, %p163;
	selp.b32 	%r2858, %r2688, %r2684, %p163;
	shfl.sync.bfly.b32	%r2859, %r2858, 8, 31, -1;
	selp.b32 	%r287, %r2684, %r2859, %p163;
	selp.b32 	%r288, %r2859, %r2688, %p163;
	selp.b32 	%r2860, %r2696, %r2692, %p163;
	shfl.sync.bfly.b32	%r2861, %r2860, 8, 31, -1;
	selp.b32 	%r289, %r2692, %r2861, %p163;
	selp.b32 	%r290, %r2861, %r2696, %p163;
	selp.b32 	%r2862, %r2704, %r2700, %p163;
	shfl.sync.bfly.b32	%r2863, %r2862, 8, 31, -1;
	selp.b32 	%r291, %r2700, %r2863, %p163;
	selp.b32 	%r292, %r2863, %r2704, %p163;
	selp.b32 	%r2864, %r2712, %r2708, %p163;
	shfl.sync.bfly.b32	%r2865, %r2864, 8, 31, -1;
	selp.b32 	%r293, %r2708, %r2865, %p163;
	selp.b32 	%r294, %r2865, %r2712, %p163;
	selp.b32 	%r2866, %r2720, %r2716, %p163;
	shfl.sync.bfly.b32	%r2867, %r2866, 8, 31, -1;
	selp.b32 	%r295, %r2716, %r2867, %p163;
	selp.b32 	%r296, %r2867, %r2720, %p163;
	selp.b32 	%r2868, %r2728, %r2724, %p163;
	shfl.sync.bfly.b32	%r2869, %r2868, 8, 31, -1;
	selp.b32 	%r297, %r2724, %r2869, %p163;
	selp.b32 	%r298, %r2869, %r2728, %p163;
	selp.b32 	%r2870, %r2736, %r2732, %p163;
	shfl.sync.bfly.b32	%r2871, %r2870, 8, 31, -1;
	selp.b32 	%r299, %r2732, %r2871, %p163;
	selp.b32 	%r300, %r2871, %r2736, %p163;
	selp.b32 	%r2872, %r2744, %r2740, %p163;
	shfl.sync.bfly.b32	%r2873, %r2872, 8, 31, -1;
	selp.b32 	%r301, %r2740, %r2873, %p163;
	selp.b32 	%r302, %r2873, %r2744, %p163;
	setp.lt.u32 	%p262, %r119, 6;
	@%p262 bra 	$L__BB0_69;
// %bb.68:                              // %pass29279
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r2874, %r178, %r2248, %p163;
	selp.b32 	%r2875, %r2244, %r178, %p163;
	selp.b32 	%r2876, %r177, %r2240, %p163;
	selp.b32 	%r2877, %r2236, %r177, %p163;
	shl.b32 	%r2878, %r119, 9;
	and.b32  	%r2879, %r2878, 4066304;
	or.b32  	%r2880, %r2879, %r46;
	or.b32  	%r2881, %r2880, %r48;
	or.b32  	%r2882, %r2881, %r114;
	cvt.u64.u32 	%rd278, %r2882;
	add.s64 	%rd279, %rd278, %rd5;
	shr.u64 	%rd280, %rd279, 42;
	add.s64 	%rd281, %rd279, %rd280;
	shr.s64 	%rd282, %rd281, 22;
	setp.lt.s64 	%p264, %rd279, 0;
	and.b64  	%rd283, %rd281, -4194304;
	setp.ne.s64 	%p265, %rd283, %rd279;
	and.pred  	%p266, %p264, %p265;
	selp.u64 	%rd284, 1, 0, %p266;
	sub.s64 	%rd285, %rd284, %rd282;
	shl.b64 	%rd286, %rd285, 22;
	add.s64 	%rd287, %rd286, %rd279;
	shl.b64 	%rd288, %rd287, 2;
	add.s64 	%rd289, %rd3, %rd288;
	st.global.v4.u32 	[%rd289], {%r2877, %r2875, %r2876, %r2874};
	bra.uni 	$L__BB0_69;
$L__BB0_70:                             // %L79056
	st.global.u32 	[%rd4], %r3042;
	ret;
$L__BB0_7:                              // %L166
	mov.u32 	%r3041, 2;
	st.global.u32 	[%rd4], %r3041;
	mov.u64 	%rd664, exception6721;
	cvta.global.u64 	%rd665, %rd664;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd665;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd73;
	st.param.b32 	[param0+8], %r303;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r3040, 3;
	st.global.u32 	[%rd4], %r3040;
	mov.u64 	%rd662, exception6721;
	cvta.global.u64 	%rd663, %rd662;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd663;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd73;
	st.param.b32 	[param0+8], %r303;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd78, exception1;
	cvta.global.u64 	%rd79, %rd78;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd79;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd73;
	st.param.b32 	[param0+8], %r303;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
