---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Detailed RTL Component Info :
-----Module Name :
                    tinyriscv_soc_top

-----Multipliers :
                    32 x 32     Multipliers := 1

-----Adders :

APM: Final Mapping Report
|--------------------------|------------------------------------|--------------|--------------|---------|---------|---------|---------|---------|---------|--------------|--------------|--------------|--------------|--------------|
| APM Inst Name            | APM Cascade                        | X Size       | Y Size       | Z Size  | P Size  | X_REG   | Y_REG   | Z_REG   | P_REG   | MULT_REG     | PREADD_REG   | USE_PREADD   | USE_POSTADD  | Primitives   |
|--------------------------|------------------------------------|--------------|--------------|---------|---------|---------|---------|---------|---------|--------------|--------------|--------------|--------------|--------------|
| u_tinyriscv/u_ex/N4_m4   | /                                  | 14(unsigned) | 14(unsigned) | /       | 28      | 0       | 0       | /       | 0       | 0            | 0            | 0            | 1            | GTP_APM_E1   |
|--------------------------|------------------------------------|--------------|--------------|---------|---------|---------|---------|---------|---------|--------------|--------------|--------------|--------------|--------------|
| u_tinyriscv/u_ex/N4_m3   | CPO>>18 + u_tinyriscv/u_ex/N4_m4   | 18(unsigned) | 14(unsigned) | /       | 18      | 0       | 0       | /       | 0       | 0            | 0            | 0            | 1            | GTP_APM_E1   |
|--------------------------|------------------------------------|--------------|--------------|---------|---------|---------|---------|---------|---------|--------------|--------------|--------------|--------------|--------------|
| u_tinyriscv/u_ex/N4_m2   | CPO>>16 + u_tinyriscv/u_ex/N4_m3   | 18(unsigned) | 14(unsigned) | /       | 0       | 0       | 0       | /       | 0       | 0            | 0            | 0            | 1            | GTP_APM_E1   |
|--------------------------|------------------------------------|--------------|--------------|---------|---------|---------|---------|---------|---------|--------------|--------------|--------------|--------------|--------------|
| u_tinyriscv/u_ex/N4_m1   | CPO>>18 + u_tinyriscv/u_ex/N4_m2   | 18(unsigned) | 18(unsigned) | /       | 18      | 0       | 0       | /       | 0       | 0            | 0            | 0            | 0            | GTP_APM_E1   |
|--------------------------|------------------------------------|--------------|--------------|---------|---------|---------|---------|---------|---------|--------------|--------------|--------------|--------------|--------------|

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------------
Detailed RTL Component Info :
-----Module Name :
                    tinyriscv_soc_top

-----RAMs :
            1K Bit    (32 x 32 bit)          RAMs := 2
            2K Bit    (256 x 8 bit)          RAMs := 7
            128K Bit    (4096 x 32 bit)          RAMs := 2

Distributed RAM and Block RAM: Final Mapping Report
|-----------------------------|------------------------|-------------------|---------|
| DPRAM Inst Name             | Size (Depth x Width)   | Primitives        | Count   |
|-----------------------------|------------------------|-------------------|---------|
| u_rom/_rom                  | 4096 x 32              |                   |         |
|                             | 32 x 1                 | GTP_RAM32X1SP     | 4096    |
|-----------------------------|------------------------|-------------------|---------|
| u_ram/_ram                  | 4096 x 32              |                   |         |
|                             | 32 x 1                 | GTP_RAM32X1SP     | 4096    |
|-----------------------------|------------------------|-------------------|---------|
| u_tinyriscv/u_regs/regs     | 32 x 32                |                   |         |
|                             | 32 x 1                 | GTP_RAM32X1DP     | 32      |
|-----------------------------|------------------------|-------------------|---------|
| u_tinyriscv/u_regs/regs_1   | 32 x 32                |                   |         |
|                             | 32 x 1                 | GTP_RAM32X1DP     | 32      |
|-----------------------------|------------------------|-------------------|---------|
| u_uart_debug/rx_data        | 256 x 8                |                   |         |
|                             | 32 x 1                 | GTP_RAM32X1DP     | 64      |
|-----------------------------|------------------------|-------------------|---------|
| u_uart_debug/rx_data_2      | 256 x 8                |                   |         |
|                             | 32 x 1                 | GTP_RAM32X1DP     | 64      |
|-----------------------------|------------------------|-------------------|---------|
| u_uart_debug/rx_data_3      | 256 x 8                |                   |         |
|                             | 32 x 1                 | GTP_RAM32X1DP     | 64      |
|-----------------------------|------------------------|-------------------|---------|
| u_uart_debug/rx_data_5      | 256 x 8                |                   |         |
|                             | 32 x 1                 | GTP_RAM32X1DP     | 64      |
|-----------------------------|------------------------|-------------------|---------|
| u_uart_debug/rx_data_6      | 256 x 8                |                   |         |
|                             | 32 x 1                 | GTP_RAM32X1DP     | 64      |
|-----------------------------|------------------------|-------------------|---------|

|--------------------------|------------------------|-------------------|-------------------|-------------------|-------------------|
| Inst Name                | Size (Depth x Width)   | Write_Mode_A      | Write_Mode_B      | Ram_Mode          | Primitives        |
|--------------------------|------------------------|-------------------|-------------------|-------------------|-------------------|
| u_uart_debug/rx_data_1   | 256 x 8                |                   |                   |                   |                   |
|              rx_data_1   | 256 x 8                | NORMAL_WRITE      | NORMAL_WRITE      | SIMPLE_DUAL_PORT  | GTP_DRM9K         |
|--------------------------|------------------------|-------------------|-------------------|-------------------|-------------------|
| u_uart_debug/rx_data_4   | 256 x 8                |                   |                   |                   |                   |
|              rx_data_4   | 256 x 8                | NORMAL_WRITE      | NORMAL_WRITE      | SIMPLE_DUAL_PORT  | GTP_DRM9K         |
|--------------------------|------------------------|-------------------|-------------------|-------------------|-------------------|

------------------------------------------------------------------------------------------------------------------------------------------------------

