
---------- Begin Simulation Statistics ----------
final_tick                                  853440000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34756                       # Simulator instruction rate (inst/s)
host_mem_usage                                2297660                       # Number of bytes of host memory used
host_op_rate                                    63321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.18                       # Real time elapsed on the host
host_tick_rate                               76363822                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      388426                       # Number of instructions simulated
sim_ops                                        707676                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000853                       # Number of seconds simulated
sim_ticks                                   853440000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    708767                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   479164                       # number of cc regfile writes
system.cpu.committedInsts                      388426                       # Number of Instructions Simulated
system.cpu.committedOps                        707676                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.197178                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.197178                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     65764                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    33472                       # number of floating regfile writes
system.cpu.idleCycles                           54888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                42156                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   142822                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.745557                       # Inst execution rate
system.cpu.iew.exec_refs                       299585                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      94877                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  178358                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                263974                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               742                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               152839                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1991693                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                204708                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             75400                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1489730                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    828                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 26520                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  30516                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 27202                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            119                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        42047                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            109                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1719589                       # num instructions consuming a value
system.cpu.iew.wb_count                       1461030                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.625694                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1075936                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.711929                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1482700                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2017398                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1189014                       # number of integer regfile writes
system.cpu.ipc                               0.455129                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.455129                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             33022      2.11%      2.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1176206     75.15%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  267      0.02%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3313      0.21%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3469      0.22%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1616      0.10%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 9088      0.58%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  400      0.03%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4329      0.28%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3641      0.23%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2472      0.16%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               208829     13.34%     92.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               85091      5.44%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           13281      0.85%     98.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          20074      1.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1565130                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   63865                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              132713                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        53285                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             165549                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       47782                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.030529                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37986     79.50%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     60      0.13%     79.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    141      0.30%     79.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    24      0.05%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   15      0.03%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1617      3.38%     83.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3843      8.04%     91.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               850      1.78%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3246      6.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1516025                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3891572                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1407745                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3110261                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1991013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1565130                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 680                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1284011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             47690                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            655                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1667762                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        798553                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.959958                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.674611                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              454494     56.91%     56.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               38285      4.79%     61.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               42742      5.35%     67.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               40283      5.04%     72.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               37050      4.64%     76.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               52096      6.52%     83.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               58676      7.35%     90.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               39640      4.96%     95.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               35287      4.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          798553                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.833905                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              5197                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9117                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               263974                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              152839                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  646672                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           853441                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests         8965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests        18955                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8022                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                  344763                       # Number of BP lookups
system.cpu.branchPred.condPredicted            273211                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             30842                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                48481                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   45471                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.791382                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   11256                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11815                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                986                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10829                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          911                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1264713                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             29911                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       617911                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.145272                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.176039                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          408811     66.16%     66.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           68460     11.08%     77.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           33347      5.40%     82.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           31991      5.18%     87.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           20771      3.36%     91.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            8975      1.45%     92.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            6092      0.99%     93.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            3674      0.59%     94.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           35790      5.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       617911                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               388426                       # Number of instructions committed
system.cpu.commit.opsCommitted                 707676                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      131917                       # Number of memory references committed
system.cpu.commit.loads                         90629                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      79814                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21101                       # Number of committed floating point instructions.
system.cpu.commit.integer                      692895                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2645                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         6080      0.86%      0.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       556221     78.60%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           92      0.01%     79.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         3304      0.47%     79.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          760      0.11%     80.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1074      0.15%     80.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2112      0.30%     80.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          372      0.05%     80.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2676      0.38%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2496      0.35%     81.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          540      0.08%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        86495     12.22%     93.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        34974      4.94%     98.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4134      0.58%     99.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6314      0.89%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       707676                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         35790                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                   132189                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                299270                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    272130                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 64448                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  30516                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                37217                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1396                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                2563339                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7058                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      205152                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       94889                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2624                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           323                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              75477                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        1738411                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      344763                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              57713                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        685875                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   63604                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  360                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5011                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                    191296                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1999                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             798553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.967429                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.674493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   315061     39.45%     39.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    22373      2.80%     42.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    37822      4.74%     46.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    22602      2.83%     49.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    16662      2.09%     51.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    23243      2.91%     54.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    19169      2.40%     57.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    28466      3.56%     60.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   313155     39.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               798553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.403968                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.036943                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      192121                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1125                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data          209059                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total              209059                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data         209781                       # number of overall hits
system.cpu.l1d.overall_hits::total             209781                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data         25068                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total             25068                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data        25068                       # number of overall misses
system.cpu.l1d.overall_misses::total            25068                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data   1241585000                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total   1241585000                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data   1241585000                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total   1241585000                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data       234127                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total          234127                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data       234849                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total         234849                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.107070                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.107070                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.106741                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.106741                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 49528.681985                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 49528.681985                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 49528.681985                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 49528.681985                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks           2444                       # number of writebacks
system.cpu.l1d.writebacks::total                 2444                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data        17792                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total          17792                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data        17792                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total         17792                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data         7276                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total         7276                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data         7276                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total         7276                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data    420254000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total    420254000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data    420254000                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total    420254000                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.031077                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.031077                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.030982                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.030982                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 57758.933480                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 57758.933480                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 57758.933480                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 57758.933480                       # average overall mshr miss latency
system.cpu.l1d.replacements                      6764                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data         170002                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total             170002                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data        22832                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total            22832                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data   1094031000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total   1094031000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data       192834                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total         192834                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.118402                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.118402                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 47916.564471                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 47916.564471                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data        17784                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total         17784                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data         5048                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total         5048                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data    275588000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total    275588000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.026178                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.026178                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 54593.502377                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 54593.502377                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data         39057                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total             39057                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data         2236                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total            2236                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data    147554000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total    147554000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data        41293                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total         41293                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.054150                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.054150                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 65990.161002                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 65990.161002                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data         2228                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total         2228                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data    144666000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total    144666000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.053956                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.053956                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 64930.879713                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 64930.879713                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data          722                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total              722                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_accesses::.cpu.data          722                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total          722                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              489.997897                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs                 183249                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs                 6764                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                27.091810                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               166000                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   489.997897                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.957027                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.957027                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses              1886068                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses             1886068                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst          187680                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total              187680                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst         187680                       # number of overall hits
system.cpu.l1i.overall_hits::total             187680                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          3616                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              3616                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         3616                       # number of overall misses
system.cpu.l1i.overall_misses::total             3616                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst    217060000                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total    217060000                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst    217060000                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total    217060000                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst       191296                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total          191296                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst       191296                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total         191296                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.018903                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.018903                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.018903                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.018903                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 60027.654867                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 60027.654867                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 60027.654867                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 60027.654867                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_hits::.cpu.inst          902                       # number of demand (read+write) MSHR hits
system.cpu.l1i.demand_mshr_hits::total            902                       # number of demand (read+write) MSHR hits
system.cpu.l1i.overall_mshr_hits::.cpu.inst          902                       # number of overall MSHR hits
system.cpu.l1i.overall_mshr_hits::total           902                       # number of overall MSHR hits
system.cpu.l1i.demand_mshr_misses::.cpu.inst         2714                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         2714                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         2714                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         2714                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst    169223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total    169223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst    169223000                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total    169223000                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.014187                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.014187                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.014187                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.014187                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 62351.879145                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 62351.879145                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 62351.879145                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 62351.879145                       # average overall mshr miss latency
system.cpu.l1i.replacements                      2201                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst         187680                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total             187680                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         3616                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             3616                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst    217060000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total    217060000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst       191296                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total         191296                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.018903                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.018903                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 60027.654867                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 60027.654867                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_hits::.cpu.inst          902                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_hits::total           902                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         2714                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         2714                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst    169223000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total    169223000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.014187                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.014187                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 62351.879145                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 62351.879145                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              498.186838                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                 167312                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                 2201                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs                76.016356                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                78000                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   498.186838                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.973021                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.973021                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses              1533081                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses             1533081                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        9209                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  173345                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  142                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 119                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 111551                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    853440000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  30516                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   163757                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  245959                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1034                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    300059                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 57228                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                2353825                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7166                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11560                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     59                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  34694                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands             2713714                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     5982117                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  3507114                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    147553                       # Number of floating rename lookups
system.cpu.rename.committedMaps                879301                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1834407                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     112                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    127601                       # count of insts added to the skid buffer
system.cpu.rob.reads                          2547724                       # The number of ROB reads
system.cpu.rob.writes                         4126441                       # The number of ROB writes
system.cpu.thread_0.numInsts                   388426                       # Number of Instructions committed
system.cpu.thread_0.numOps                     707676                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp             7761                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty         2444                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict           6521                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq            2228                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp           2228                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq         7762                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port        21316                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         7627                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total                28943                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port       622080                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       173568                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total                795648                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                              1                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                       64                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples            9990                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.000400                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.020007                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0                  9986     99.96%     99.96% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                     4      0.04%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total              9990                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy          21399000                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             2.5                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy         14552000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            1.7                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy          5428997                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.6                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst             394                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1572                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1966                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            394                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1572                       # number of overall hits
system.l2cache.overall_hits::total               1966                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2319                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          5704                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8023                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2319                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         5704                       # number of overall misses
system.l2cache.overall_misses::total             8023                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    159428000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    388021000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    547449000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    159428000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    388021000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    547449000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2713                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7276                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            9989                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2713                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7276                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           9989                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.854773                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.783947                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.803184                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.854773                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.783947                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.803184                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68748.598534                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68026.122020                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68234.949520                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68748.598534                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68026.122020                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68234.949520                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst         2319                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         5704                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8023                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2319                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         5704                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8023                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    157110000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    382317000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    539427000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    157110000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    382317000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    539427000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.854773                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.783947                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.803184                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.854773                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.783947                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.803184                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 67749.029754                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 67026.122020                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 67235.074162                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 67749.029754                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 67026.122020                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 67235.074162                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2444                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2444                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2444                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2444                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          105                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              105                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2123                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2123                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    138909000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    138909000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2228                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2228                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.952873                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.952873                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65430.522845                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65430.522845                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2123                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2123                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    136786000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    136786000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.952873                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.952873                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64430.522845                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64430.522845                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          394                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1467                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1861                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2319                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         3581                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         5900                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    159428000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    249112000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    408540000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2713                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5048                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         7761                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.854773                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.709390                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.760211                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68748.598534                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69564.925998                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69244.067797                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2319                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         3581                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         5900                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    157110000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    245531000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    402641000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.854773                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.709390                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.760211                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67749.029754                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68564.925998                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68244.237288                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4537.725796                       # Cycle average of tags in use
system.l2cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1100.004494                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3437.721302                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.067139                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.209822                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.276961                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8022                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          656                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         7255                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.489624                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               311238                       # Number of tag accesses
system.l2cache.tags.data_accesses              311238                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.cpu.inst::samples      2318.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      5704.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000779972                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                16244                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         8022                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       8022                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.17                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   8022                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     6627                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1236                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      140                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::64                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                   513408                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     601.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      853364000                       # Total gap between requests
system.mem_ctrl.avgGap                      106377.96                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       148352                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data       365056                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadRate::.cpu.inst 173828271.466066747904                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 427746531.683539569378                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         2318                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data         5704                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     61001330                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    145742068                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     26316.36                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     25550.85                       # Per-requestor read average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       148352                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data       365056                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total         513408                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       148352                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       148352                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         2318                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data         5704                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total            8022                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst     173828271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     427746532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         601574803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst    173828271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total    173828271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst    173828271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    427746532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        601574803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                  8022                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           259                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1           211                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           354                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           398                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4           380                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5           333                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           275                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           352                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8           371                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9           289                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10          283                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          213                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          176                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13          150                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          214                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          165                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::16          244                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::17          255                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::18          275                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::19          209                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::20          224                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::21          220                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::22          207                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::23          329                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::24          259                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::25          309                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::26          182                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::27          188                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::28           56                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::29          223                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::30          192                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::31          227                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                 66422574                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat               26729304                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           206743398                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                  8280.05                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            25772.05                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                 6588                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             82.12                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         1424                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   358.786517                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   213.187547                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   357.155829                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          421     29.56%     29.56% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          386     27.11%     56.67% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383          136      9.55%     66.22% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           99      6.95%     73.17% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           45      3.16%     76.33% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           41      2.88%     79.21% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           27      1.90%     81.11% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           25      1.76%     82.87% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151          244     17.13%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         1424                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                 513408                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               601.574803                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     3.13                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 3.13                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                82.12                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy     2289163.968000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy     3001950.739200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy    18604539.206400                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 151006161.364800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy 588086475.278400                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy 105262678.080000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   868250968.636800                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower   1017.354435                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    158001042                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF     38150000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    657288958                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy     2183126.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy     2902438.560000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy    15138534.163200                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 151006161.364800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy 631323725.457600                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy 72040836.134400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   874594822.079999                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower   1024.787709                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    106951202                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF     38150000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    708338798                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5899                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2123                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2123                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5899                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port        16044                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total        16044                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  16044                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port       513408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total       513408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  513408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8022                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8022    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8022                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    853440000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             8022000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           19825602                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
