Generating HDL for page 15.39.06.1 A DATA REG B BIT AND DRIVE-ACC at 9/9/2020 11:22:42 AM
Found combinatorial loop (need D FF) at output of gate at 5B
Found combinatorial loop (need D FF) at output of gate at 4B
Removed 5 outputs from Gate at 3D to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 2G to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8E12
Generating Statement for block at 2A with output pin(s) of OUT_2A_C
	and inputs of OUT_3D_H
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of 
	and inputs of OUT_2A_C
	and logic function of Lamp
Generating Statement for block at 5B with *latched* output pin(s) of OUT_5B_NoPin_Latch
	and inputs of MS_RESET_A_DATA_REG,OUT_4B_F
	and logic function of NAND
Generating Statement for block at 4B with *latched* output pin(s) of OUT_4B_F_Latch, OUT_4B_F_Latch, OUT_4B_F_Latch
	and inputs of OUT_5B_NoPin,OUT_5C_NoPin
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of PS_B_CH_B_BIT,PS_SW_B_CH_TO_A_REG
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_C
	and inputs of OUT_4B_F,PS_GATE_A_DATA_REG_TO_A_CH
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_C
	and inputs of OUT_5D_C,OUT_5E_D,OUT_5F_C
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_H, OUT_3D_H, OUT_3D_H, OUT_3D_H
	and inputs of OUT_DOT_4D
	and logic function of Special
Generating Statement for block at 5E with output pin(s) of OUT_5E_D
	and inputs of PS_E2_REG_B_BIT,PS_GATE_E2_DATA_REG_TO_A_CH
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_A
	and inputs of OUT_3D_H
	and logic function of NOT
Generating Statement for block at 5F with output pin(s) of OUT_5F_C
	and inputs of PS_GATE_OP_MOD_REG_TO_A_CH,PS_OP_MOD_REG_B_BIT
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_C
	and inputs of PS_F2_REG_B_BIT,PS_GATE_F2_DATA_REG_TO_A_CH
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_C
	and inputs of OUT_5G_C
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_H
	and inputs of OUT_3D_H
	and logic function of Special
Generating Statement for block at 4D with output pin(s) of OUT_DOT_4D
	and inputs of OUT_4D_C,OUT_4G_C
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_A_DATA_REG_B_BIT
	from gate output OUT_4B_F
Generating output sheet edge signal assignment to 
	signal PS_A_CH_NOT_B_BIT
	from gate output OUT_3D_H
Generating output sheet edge signal assignment to 
	signal PB_A_CH_B_BIT
	from gate output OUT_1E_A
Generating output sheet edge signal assignment to 
	signal PS_A_CH_B_BIT
	from gate output OUT_2G_H
Generating D Flip Flop for block at 5B
Generating D Flip Flop for block at 4B
