Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec 12 22:15:52 2023
| Host         : 4SXLN73 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1128)
---------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: inst_queue/read_counter_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_queue/read_counter_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[0][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[1][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: load_buffer/dest_row_reg[2][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[0][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[0][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[0][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[0][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[0][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[0][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[0][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[0][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[1][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[1][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[1][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[1][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[1][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[1][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[1][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[1][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[2][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[2][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[2][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[2][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[2][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[2][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[2][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/destination_buffer_reg[2][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[0][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[0][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[0][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[0][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[1][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[1][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[1][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[1][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[2][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[2][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[2][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[2][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[3][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[3][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[3][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[3][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[4][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[4][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[4][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[4][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[5][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[5][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[5][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[5][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[6][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[6][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[6][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[6][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[7][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[7][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[7][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/iType_buffer_reg[7][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/inst_ready_buffer_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/inst_ready_buffer_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/inst_ready_buffer_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/inst_ready_buffer_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/inst_ready_buffer_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/inst_ready_buffer_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/inst_ready_buffer_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: reorder_buffer/inst_ready_buffer_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                 6933        0.059        0.000                      0                 6933        2.750        0.000                       0                  3203  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                0.085        0.000                      0                 6933        0.059        0.000                      0                 6933        2.750        0.000                       0                  3203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 inst_queue/read_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            rs_store/V_j_row_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 2.591ns (27.025%)  route 6.997ns (72.975%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3203, routed)        1.731     5.239    inst_queue/clk_100mhz_IBUF_BUFG
    SLICE_X30Y113        FDRE                                         r  inst_queue/read_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  inst_queue/read_counter_reg[0]/Q
                         net (fo=34, routed)          0.931     6.688    inst_queue/instruction_queue_reg_0_3_0_5/ADDRB0
    SLICE_X30Y112        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.840 f  inst_queue/instruction_queue_reg_0_3_0_5/RAMB/O
                         net (fo=28, routed)          0.527     7.367    inst_queue/iq_instruction_out[2]
    SLICE_X31Y113        LUT4 (Prop_lut4_I3_O)        0.348     7.715 r  inst_queue/aluFunc_out_reg[3]_i_11/O
                         net (fo=14, routed)          0.371     8.087    inst_queue/aluFunc_out_reg[3]_i_11_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I0_O)        0.124     8.211 r  inst_queue/Q_j_row[0][2]_i_20/O
                         net (fo=93, routed)          0.727     8.937    registers/V_j_row_reg[0][8]_i_9_1
    SLICE_X33Y111        LUT6 (Prop_lut6_I4_O)        0.124     9.061 r  registers/Q_j_row[0][1]_i_13/O
                         net (fo=1, routed)           0.000     9.061    registers/Q_j_row[0][1]_i_13_n_0
    SLICE_X33Y111        MUXF7 (Prop_muxf7_I1_O)      0.217     9.278 r  registers/Q_j_row_reg[0][1]_i_5/O
                         net (fo=1, routed)           0.803    10.081    registers/Q_j_row_reg[0][1]_i_5_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I5_O)        0.299    10.380 r  registers/Q_j_row[0][1]_i_1/O
                         net (fo=78, routed)          1.303    11.683    reorder_buffer/rob_ix2_out[1]
    SLICE_X15Y117        LUT6 (Prop_lut6_I2_O)        0.124    11.807 r  reorder_buffer/V_j_row[0][30]_i_6/O
                         net (fo=1, routed)           0.000    11.807    reorder_buffer/V_j_row[0][30]_i_6_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    12.045 r  reorder_buffer/V_j_row_reg[0][30]_i_4/O
                         net (fo=1, routed)           0.814    12.859    reorder_buffer/decode_rob_value2[30]
    SLICE_X15Y115        LUT6 (Prop_lut6_I2_O)        0.298    13.157 r  reorder_buffer/V_j_row[0][30]_i_2/O
                         net (fo=12, routed)          0.885    14.042    reorder_buffer/V_j_row[0][30]_i_5
    SLICE_X10Y110        LUT3 (Prop_lut3_I0_O)        0.149    14.191 r  reorder_buffer/V_j_row[2][30]_i_1__1/O
                         net (fo=1, routed)           0.636    14.827    rs_store/V_j_row_reg[2][31]_0[30]
    SLICE_X8Y108         FDRE                                         r  rs_store/V_j_row_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3203, routed)        1.614    14.943    rs_store/clk_100mhz_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  rs_store/V_j_row_reg[2][30]/C
                         clock pessimism              0.266    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)       -0.262    14.912    rs_store/V_j_row_reg[2][30]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                  0.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fu_mul/p4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fu_mul/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.301%)  route 0.164ns (53.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3203, routed)        0.647     1.516    fu_mul/clk_100mhz_IBUF_BUFG
    SLICE_X13Y101        FDRE                                         r  fu_mul/p4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  fu_mul/p4_reg[10]/Q
                         net (fo=1, routed)           0.164     1.820    fu_mul/p4_reg_n_0_[10]
    SLICE_X14Y99         FDRE                                         r  fu_mul/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3203, routed)        0.834     1.948    fu_mul/clk_100mhz_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  fu_mul/data_out_reg[10]/C
                         clock pessimism             -0.250     1.698    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.063     1.761    fu_mul/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y40    fu_mul/p00/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X30Y101  data_mem/data_mem/BRAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X30Y101  data_mem/data_mem/BRAM_reg_0_15_0_0/SP/CLK



