// Definition of f/g master-slave flip-flop

module f_g_master_slave(
    input clk,  // Clock input
    input clr,  // Clear input
    input pr,   // Preset input
    input d,    // Data input
    output reg f, // F output
    output reg g  // G output
    );
    
    // D flip-flop for master
    always @(posedge clk, posedge clr)
        if (clr)
            f <= 1'b0;
        else
            f <= d;
    
    // D flip-flop for slave, triggered by master's f output
    always @(posedge f)
        if (pr)
            g <= 1'b1;
        else
            g <= d;
            
endmodule