
Exercise4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dd0  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08002ee0  08002ee0  00003ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f88  08002f88  00004060  2**0
                  CONTENTS
  4 .ARM          00000000  08002f88  08002f88  00004060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f88  08002f88  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f88  08002f88  00003f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002f8c  08002f8c  00003f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08002f90  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011a8  20000060  08002ff0  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001208  08002ff0  00004208  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e2c3  00000000  00000000  00004089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002642  00000000  00000000  0001234c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e08  00000000  00000000  00014990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ac4  00000000  00000000  00015798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001887a  00000000  00000000  0001625c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f7d1  00000000  00000000  0002ead6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090167  00000000  00000000  0003e2a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce40e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c18  00000000  00000000  000ce454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000d206c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08002ec8 	.word	0x08002ec8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08002ec8 	.word	0x08002ec8

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000007c 	.word	0x2000007c
 800017c:	2000011c 	.word	0x2000011c

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b096      	sub	sp, #88	@ 0x58
 8000184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f000 fa4d 	bl	8000624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f849 	bl	8000220 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f883 	bl	8000298 <MX_GPIO_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000192:	4b1d      	ldr	r3, [pc, #116]	@ (8000208 <main+0x88>)
 8000194:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000198:	461d      	mov	r5, r3
 800019a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800019c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800019e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001a6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80001aa:	2100      	movs	r1, #0
 80001ac:	4618      	mov	r0, r3
 80001ae:	f001 fbad 	bl	800190c <osThreadCreate>
 80001b2:	4603      	mov	r3, r0
 80001b4:	4a15      	ldr	r2, [pc, #84]	@ (800020c <main+0x8c>)
 80001b6:	6013      	str	r3, [r2, #0]

  /* definition and creation of GreenTask */
  osThreadDef(GreenTask, StartGreenTask, osPriorityNormal, 0, 128);
 80001b8:	4b15      	ldr	r3, [pc, #84]	@ (8000210 <main+0x90>)
 80001ba:	f107 0420 	add.w	r4, r7, #32
 80001be:	461d      	mov	r5, r3
 80001c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GreenTaskHandle = osThreadCreate(osThread(GreenTask), NULL);
 80001cc:	f107 0320 	add.w	r3, r7, #32
 80001d0:	2100      	movs	r1, #0
 80001d2:	4618      	mov	r0, r3
 80001d4:	f001 fb9a 	bl	800190c <osThreadCreate>
 80001d8:	4603      	mov	r3, r0
 80001da:	4a0e      	ldr	r2, [pc, #56]	@ (8000214 <main+0x94>)
 80001dc:	6013      	str	r3, [r2, #0]

  /* definition and creation of RedTask */
  osThreadDef(RedTask, StartRedTask, osPriorityAboveNormal, 0, 128);
 80001de:	4b0e      	ldr	r3, [pc, #56]	@ (8000218 <main+0x98>)
 80001e0:	1d3c      	adds	r4, r7, #4
 80001e2:	461d      	mov	r5, r3
 80001e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RedTaskHandle = osThreadCreate(osThread(RedTask), NULL);
 80001f0:	1d3b      	adds	r3, r7, #4
 80001f2:	2100      	movs	r1, #0
 80001f4:	4618      	mov	r0, r3
 80001f6:	f001 fb89 	bl	800190c <osThreadCreate>
 80001fa:	4603      	mov	r3, r0
 80001fc:	4a07      	ldr	r2, [pc, #28]	@ (800021c <main+0x9c>)
 80001fe:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000200:	f001 fb7d 	bl	80018fe <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000204:	bf00      	nop
 8000206:	e7fd      	b.n	8000204 <main+0x84>
 8000208:	08002eec 	.word	0x08002eec
 800020c:	2000031c 	.word	0x2000031c
 8000210:	08002f14 	.word	0x08002f14
 8000214:	20000320 	.word	0x20000320
 8000218:	08002f38 	.word	0x08002f38
 800021c:	20000324 	.word	0x20000324

08000220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b090      	sub	sp, #64	@ 0x40
 8000224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000226:	f107 0318 	add.w	r3, r7, #24
 800022a:	2228      	movs	r2, #40	@ 0x28
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f002 fd72 	bl	8002d18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	2200      	movs	r2, #0
 8000238:	601a      	str	r2, [r3, #0]
 800023a:	605a      	str	r2, [r3, #4]
 800023c:	609a      	str	r2, [r3, #8]
 800023e:	60da      	str	r2, [r3, #12]
 8000240:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000242:	2302      	movs	r3, #2
 8000244:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000246:	2301      	movs	r3, #1
 8000248:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800024a:	2310      	movs	r3, #16
 800024c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800024e:	2300      	movs	r3, #0
 8000250:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000252:	f107 0318 	add.w	r3, r7, #24
 8000256:	4618      	mov	r0, r3
 8000258:	f000 fcd0 	bl	8000bfc <HAL_RCC_OscConfig>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d001      	beq.n	8000266 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000262:	f000 f8df 	bl	8000424 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000266:	230f      	movs	r3, #15
 8000268:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800026a:	2300      	movs	r3, #0
 800026c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026e:	2300      	movs	r3, #0
 8000270:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000272:	2300      	movs	r3, #0
 8000274:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000276:	2300      	movs	r3, #0
 8000278:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f000 ff3e 	bl	8001100 <HAL_RCC_ClockConfig>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800028a:	f000 f8cb 	bl	8000424 <Error_Handler>
  }
}
 800028e:	bf00      	nop
 8000290:	3740      	adds	r7, #64	@ 0x40
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b086      	sub	sp, #24
 800029c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800029e:	f107 0308 	add.w	r3, r7, #8
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	605a      	str	r2, [r3, #4]
 80002a8:	609a      	str	r2, [r3, #8]
 80002aa:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002ac:	4b18      	ldr	r3, [pc, #96]	@ (8000310 <MX_GPIO_Init+0x78>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a17      	ldr	r2, [pc, #92]	@ (8000310 <MX_GPIO_Init+0x78>)
 80002b2:	f043 0320 	orr.w	r3, r3, #32
 80002b6:	6193      	str	r3, [r2, #24]
 80002b8:	4b15      	ldr	r3, [pc, #84]	@ (8000310 <MX_GPIO_Init+0x78>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	f003 0320 	and.w	r3, r3, #32
 80002c0:	607b      	str	r3, [r7, #4]
 80002c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c4:	4b12      	ldr	r3, [pc, #72]	@ (8000310 <MX_GPIO_Init+0x78>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	4a11      	ldr	r2, [pc, #68]	@ (8000310 <MX_GPIO_Init+0x78>)
 80002ca:	f043 0304 	orr.w	r3, r3, #4
 80002ce:	6193      	str	r3, [r2, #24]
 80002d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000310 <MX_GPIO_Init+0x78>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	f003 0304 	and.w	r3, r3, #4
 80002d8:	603b      	str	r3, [r7, #0]
 80002da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RedFlash_Pin|RedTask_Pin|GreenFlash_Pin|GreenTask_Pin, GPIO_PIN_RESET);
 80002dc:	2200      	movs	r2, #0
 80002de:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 80002e2:	480c      	ldr	r0, [pc, #48]	@ (8000314 <MX_GPIO_Init+0x7c>)
 80002e4:	f000 fc58 	bl	8000b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RedFlash_Pin RedTask_Pin GreenFlash_Pin GreenTask_Pin */
  GPIO_InitStruct.Pin = RedFlash_Pin|RedTask_Pin|GreenFlash_Pin|GreenTask_Pin;
 80002e8:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80002ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ee:	2301      	movs	r3, #1
 80002f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f2:	2300      	movs	r3, #0
 80002f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002f6:	2302      	movs	r3, #2
 80002f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002fa:	f107 0308 	add.w	r3, r7, #8
 80002fe:	4619      	mov	r1, r3
 8000300:	4804      	ldr	r0, [pc, #16]	@ (8000314 <MX_GPIO_Init+0x7c>)
 8000302:	f000 fac5 	bl	8000890 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000306:	bf00      	nop
 8000308:	3718      	adds	r7, #24
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	40021000 	.word	0x40021000
 8000314:	40010800 	.word	0x40010800

08000318 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000320:	2001      	movs	r0, #1
 8000322:	f001 fb3f 	bl	80019a4 <osDelay>
 8000326:	e7fb      	b.n	8000320 <StartDefaultTask+0x8>

08000328 <StartGreenTask>:
* @brief Function implementing the GreenTask thread.
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGreenTask */
void StartGreenTask(void *argument){
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(GreenTask_GPIO_Port, GreenTask_Pin, 1);
 8000330:	2201      	movs	r2, #1
 8000332:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000336:	4816      	ldr	r0, [pc, #88]	@ (8000390 <StartGreenTask+0x68>)
 8000338:	f000 fc2e 	bl	8000b98 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GreenFlash_GPIO_Port, GreenFlash_Pin, 0);
 800033c:	2200      	movs	r2, #0
 800033e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000342:	4813      	ldr	r0, [pc, #76]	@ (8000390 <StartGreenTask+0x68>)
 8000344:	f000 fc28 	bl	8000b98 <HAL_GPIO_WritePin>
	  	for (int var = 0; var < 80; ++var) {
 8000348:	2300      	movs	r3, #0
 800034a:	60fb      	str	r3, [r7, #12]
 800034c:	e012      	b.n	8000374 <StartGreenTask+0x4c>
	  		HAL_GPIO_TogglePin(GreenFlash_GPIO_Port, GreenFlash_Pin);
 800034e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000352:	480f      	ldr	r0, [pc, #60]	@ (8000390 <StartGreenTask+0x68>)
 8000354:	f000 fc38 	bl	8000bc8 <HAL_GPIO_TogglePin>
	  		HAL_Delay(25);
 8000358:	2019      	movs	r0, #25
 800035a:	f000 f995 	bl	8000688 <HAL_Delay>
	  		HAL_GPIO_TogglePin(GreenFlash_GPIO_Port, GreenFlash_Pin);
 800035e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000362:	480b      	ldr	r0, [pc, #44]	@ (8000390 <StartGreenTask+0x68>)
 8000364:	f000 fc30 	bl	8000bc8 <HAL_GPIO_TogglePin>
	  		HAL_Delay(25);
 8000368:	2019      	movs	r0, #25
 800036a:	f000 f98d 	bl	8000688 <HAL_Delay>
	  	for (int var = 0; var < 80; ++var) {
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	3301      	adds	r3, #1
 8000372:	60fb      	str	r3, [r7, #12]
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	2b4f      	cmp	r3, #79	@ 0x4f
 8000378:	dde9      	ble.n	800034e <StartGreenTask+0x26>
	  	}
	  HAL_GPIO_WritePin(GreenTask_GPIO_Port, GreenTask_Pin, 0);
 800037a:	2200      	movs	r2, #0
 800037c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000380:	4803      	ldr	r0, [pc, #12]	@ (8000390 <StartGreenTask+0x68>)
 8000382:	f000 fc09 	bl	8000b98 <HAL_GPIO_WritePin>
	  osDelay(6000);
 8000386:	f241 7070 	movw	r0, #6000	@ 0x1770
 800038a:	f001 fb0b 	bl	80019a4 <osDelay>
	  HAL_GPIO_WritePin(GreenTask_GPIO_Port, GreenTask_Pin, 1);
 800038e:	e7cf      	b.n	8000330 <StartGreenTask+0x8>
 8000390:	40010800 	.word	0x40010800

08000394 <StartRedTask>:
	}
    HAL_GPIO_WritePin(GreenTask_GPIO_Port, GreenTask_Pin, 0);
    osDelay(6000);
}

void StartRedTask(void *argument){
 8000394:	b580      	push	{r7, lr}
 8000396:	b084      	sub	sp, #16
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(RedTask_GPIO_Port, RedTask_Pin, 1);
 800039c:	2201      	movs	r2, #1
 800039e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003a2:	4816      	ldr	r0, [pc, #88]	@ (80003fc <StartRedTask+0x68>)
 80003a4:	f000 fbf8 	bl	8000b98 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(RedFlash_GPIO_Port, RedFlash_Pin, 0);
 80003a8:	2200      	movs	r2, #0
 80003aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003ae:	4813      	ldr	r0, [pc, #76]	@ (80003fc <StartRedTask+0x68>)
 80003b0:	f000 fbf2 	bl	8000b98 <HAL_GPIO_WritePin>
	  	for (int var = 0; var < 10; ++var) {
 80003b4:	2300      	movs	r3, #0
 80003b6:	60fb      	str	r3, [r7, #12]
 80003b8:	e012      	b.n	80003e0 <StartRedTask+0x4c>
	  		HAL_GPIO_TogglePin(RedFlash_GPIO_Port, RedFlash_Pin);
 80003ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003be:	480f      	ldr	r0, [pc, #60]	@ (80003fc <StartRedTask+0x68>)
 80003c0:	f000 fc02 	bl	8000bc8 <HAL_GPIO_TogglePin>
	  		HAL_Delay(25);
 80003c4:	2019      	movs	r0, #25
 80003c6:	f000 f95f 	bl	8000688 <HAL_Delay>
	  		HAL_GPIO_TogglePin(RedFlash_GPIO_Port, RedFlash_Pin);
 80003ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003ce:	480b      	ldr	r0, [pc, #44]	@ (80003fc <StartRedTask+0x68>)
 80003d0:	f000 fbfa 	bl	8000bc8 <HAL_GPIO_TogglePin>
	  		HAL_Delay(25);
 80003d4:	2019      	movs	r0, #25
 80003d6:	f000 f957 	bl	8000688 <HAL_Delay>
	  	for (int var = 0; var < 10; ++var) {
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	3301      	adds	r3, #1
 80003de:	60fb      	str	r3, [r7, #12]
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	2b09      	cmp	r3, #9
 80003e4:	dde9      	ble.n	80003ba <StartRedTask+0x26>

	  }
	  HAL_GPIO_WritePin(RedTask_GPIO_Port, RedTask_Pin, 0);
 80003e6:	2200      	movs	r2, #0
 80003e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003ec:	4803      	ldr	r0, [pc, #12]	@ (80003fc <StartRedTask+0x68>)
 80003ee:	f000 fbd3 	bl	8000b98 <HAL_GPIO_WritePin>
	  osDelay(1500);
 80003f2:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80003f6:	f001 fad5 	bl	80019a4 <osDelay>
	  HAL_GPIO_WritePin(RedTask_GPIO_Port, RedTask_Pin, 1);
 80003fa:	e7cf      	b.n	800039c <StartRedTask+0x8>
 80003fc:	40010800 	.word	0x40010800

08000400 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	4a04      	ldr	r2, [pc, #16]	@ (8000420 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800040e:	4293      	cmp	r3, r2
 8000410:	d101      	bne.n	8000416 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000412:	f000 f91d 	bl	8000650 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000416:	bf00      	nop
 8000418:	3708      	adds	r7, #8
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	40012c00 	.word	0x40012c00

08000424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000428:	b672      	cpsid	i
}
 800042a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800042c:	bf00      	nop
 800042e:	e7fd      	b.n	800042c <Error_Handler+0x8>

08000430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b084      	sub	sp, #16
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000436:	4b18      	ldr	r3, [pc, #96]	@ (8000498 <HAL_MspInit+0x68>)
 8000438:	699b      	ldr	r3, [r3, #24]
 800043a:	4a17      	ldr	r2, [pc, #92]	@ (8000498 <HAL_MspInit+0x68>)
 800043c:	f043 0301 	orr.w	r3, r3, #1
 8000440:	6193      	str	r3, [r2, #24]
 8000442:	4b15      	ldr	r3, [pc, #84]	@ (8000498 <HAL_MspInit+0x68>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	f003 0301 	and.w	r3, r3, #1
 800044a:	60bb      	str	r3, [r7, #8]
 800044c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800044e:	4b12      	ldr	r3, [pc, #72]	@ (8000498 <HAL_MspInit+0x68>)
 8000450:	69db      	ldr	r3, [r3, #28]
 8000452:	4a11      	ldr	r2, [pc, #68]	@ (8000498 <HAL_MspInit+0x68>)
 8000454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000458:	61d3      	str	r3, [r2, #28]
 800045a:	4b0f      	ldr	r3, [pc, #60]	@ (8000498 <HAL_MspInit+0x68>)
 800045c:	69db      	ldr	r3, [r3, #28]
 800045e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000462:	607b      	str	r3, [r7, #4]
 8000464:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000466:	2200      	movs	r2, #0
 8000468:	210f      	movs	r1, #15
 800046a:	f06f 0001 	mvn.w	r0, #1
 800046e:	f000 f9e4 	bl	800083a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000472:	4b0a      	ldr	r3, [pc, #40]	@ (800049c <HAL_MspInit+0x6c>)
 8000474:	685b      	ldr	r3, [r3, #4]
 8000476:	60fb      	str	r3, [r7, #12]
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800047e:	60fb      	str	r3, [r7, #12]
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000486:	60fb      	str	r3, [r7, #12]
 8000488:	4a04      	ldr	r2, [pc, #16]	@ (800049c <HAL_MspInit+0x6c>)
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800048e:	bf00      	nop
 8000490:	3710      	adds	r7, #16
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40021000 	.word	0x40021000
 800049c:	40010000 	.word	0x40010000

080004a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b08c      	sub	sp, #48	@ 0x30
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80004a8:	2300      	movs	r3, #0
 80004aa:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80004ac:	2300      	movs	r3, #0
 80004ae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80004b0:	2300      	movs	r3, #0
 80004b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80004b6:	4b2e      	ldr	r3, [pc, #184]	@ (8000570 <HAL_InitTick+0xd0>)
 80004b8:	699b      	ldr	r3, [r3, #24]
 80004ba:	4a2d      	ldr	r2, [pc, #180]	@ (8000570 <HAL_InitTick+0xd0>)
 80004bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80004c0:	6193      	str	r3, [r2, #24]
 80004c2:	4b2b      	ldr	r3, [pc, #172]	@ (8000570 <HAL_InitTick+0xd0>)
 80004c4:	699b      	ldr	r3, [r3, #24]
 80004c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80004ca:	60bb      	str	r3, [r7, #8]
 80004cc:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80004ce:	f107 020c 	add.w	r2, r7, #12
 80004d2:	f107 0310 	add.w	r3, r7, #16
 80004d6:	4611      	mov	r1, r2
 80004d8:	4618      	mov	r0, r3
 80004da:	f000 ff6d 	bl	80013b8 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80004de:	f000 ff57 	bl	8001390 <HAL_RCC_GetPCLK2Freq>
 80004e2:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80004e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80004e6:	4a23      	ldr	r2, [pc, #140]	@ (8000574 <HAL_InitTick+0xd4>)
 80004e8:	fba2 2303 	umull	r2, r3, r2, r3
 80004ec:	0c9b      	lsrs	r3, r3, #18
 80004ee:	3b01      	subs	r3, #1
 80004f0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80004f2:	4b21      	ldr	r3, [pc, #132]	@ (8000578 <HAL_InitTick+0xd8>)
 80004f4:	4a21      	ldr	r2, [pc, #132]	@ (800057c <HAL_InitTick+0xdc>)
 80004f6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80004f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000578 <HAL_InitTick+0xd8>)
 80004fa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80004fe:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000500:	4a1d      	ldr	r2, [pc, #116]	@ (8000578 <HAL_InitTick+0xd8>)
 8000502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000504:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000506:	4b1c      	ldr	r3, [pc, #112]	@ (8000578 <HAL_InitTick+0xd8>)
 8000508:	2200      	movs	r2, #0
 800050a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800050c:	4b1a      	ldr	r3, [pc, #104]	@ (8000578 <HAL_InitTick+0xd8>)
 800050e:	2200      	movs	r2, #0
 8000510:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000512:	4b19      	ldr	r3, [pc, #100]	@ (8000578 <HAL_InitTick+0xd8>)
 8000514:	2200      	movs	r2, #0
 8000516:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000518:	4817      	ldr	r0, [pc, #92]	@ (8000578 <HAL_InitTick+0xd8>)
 800051a:	f000 ff9b 	bl	8001454 <HAL_TIM_Base_Init>
 800051e:	4603      	mov	r3, r0
 8000520:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000524:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000528:	2b00      	cmp	r3, #0
 800052a:	d11b      	bne.n	8000564 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800052c:	4812      	ldr	r0, [pc, #72]	@ (8000578 <HAL_InitTick+0xd8>)
 800052e:	f000 ffe9 	bl	8001504 <HAL_TIM_Base_Start_IT>
 8000532:	4603      	mov	r3, r0
 8000534:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000538:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800053c:	2b00      	cmp	r3, #0
 800053e:	d111      	bne.n	8000564 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000540:	2019      	movs	r0, #25
 8000542:	f000 f996 	bl	8000872 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	2b0f      	cmp	r3, #15
 800054a:	d808      	bhi.n	800055e <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 800054c:	2200      	movs	r2, #0
 800054e:	6879      	ldr	r1, [r7, #4]
 8000550:	2019      	movs	r0, #25
 8000552:	f000 f972 	bl	800083a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000556:	4a0a      	ldr	r2, [pc, #40]	@ (8000580 <HAL_InitTick+0xe0>)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	6013      	str	r3, [r2, #0]
 800055c:	e002      	b.n	8000564 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 800055e:	2301      	movs	r3, #1
 8000560:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000564:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000568:	4618      	mov	r0, r3
 800056a:	3730      	adds	r7, #48	@ 0x30
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40021000 	.word	0x40021000
 8000574:	431bde83 	.word	0x431bde83
 8000578:	20000328 	.word	0x20000328
 800057c:	40012c00 	.word	0x40012c00
 8000580:	20000004 	.word	0x20000004

08000584 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000588:	bf00      	nop
 800058a:	e7fd      	b.n	8000588 <NMI_Handler+0x4>

0800058c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000590:	bf00      	nop
 8000592:	e7fd      	b.n	8000590 <HardFault_Handler+0x4>

08000594 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000598:	bf00      	nop
 800059a:	e7fd      	b.n	8000598 <MemManage_Handler+0x4>

0800059c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005a0:	bf00      	nop
 80005a2:	e7fd      	b.n	80005a0 <BusFault_Handler+0x4>

080005a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005a8:	bf00      	nop
 80005aa:	e7fd      	b.n	80005a8 <UsageFault_Handler+0x4>

080005ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005b0:	bf00      	nop
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bc80      	pop	{r7}
 80005b6:	4770      	bx	lr

080005b8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80005bc:	4802      	ldr	r0, [pc, #8]	@ (80005c8 <TIM1_UP_IRQHandler+0x10>)
 80005be:	f000 fff3 	bl	80015a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	20000328 	.word	0x20000328

080005cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005d8:	f7ff fff8 	bl	80005cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005dc:	480b      	ldr	r0, [pc, #44]	@ (800060c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80005de:	490c      	ldr	r1, [pc, #48]	@ (8000610 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80005e0:	4a0c      	ldr	r2, [pc, #48]	@ (8000614 <LoopFillZerobss+0x16>)
  movs r3, #0
 80005e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005e4:	e002      	b.n	80005ec <LoopCopyDataInit>

080005e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ea:	3304      	adds	r3, #4

080005ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005f0:	d3f9      	bcc.n	80005e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005f2:	4a09      	ldr	r2, [pc, #36]	@ (8000618 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80005f4:	4c09      	ldr	r4, [pc, #36]	@ (800061c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80005f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005f8:	e001      	b.n	80005fe <LoopFillZerobss>

080005fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005fc:	3204      	adds	r2, #4

080005fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000600:	d3fb      	bcc.n	80005fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000602:	f002 fbe7 	bl	8002dd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000606:	f7ff fdbb 	bl	8000180 <main>
  bx lr
 800060a:	4770      	bx	lr
  ldr r0, =_sdata
 800060c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000610:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000614:	08002f90 	.word	0x08002f90
  ldr r2, =_sbss
 8000618:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800061c:	20001208 	.word	0x20001208

08000620 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000620:	e7fe      	b.n	8000620 <ADC1_2_IRQHandler>
	...

08000624 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000628:	4b08      	ldr	r3, [pc, #32]	@ (800064c <HAL_Init+0x28>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a07      	ldr	r2, [pc, #28]	@ (800064c <HAL_Init+0x28>)
 800062e:	f043 0310 	orr.w	r3, r3, #16
 8000632:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000634:	2003      	movs	r0, #3
 8000636:	f000 f8f5 	bl	8000824 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800063a:	200f      	movs	r0, #15
 800063c:	f7ff ff30 	bl	80004a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000640:	f7ff fef6 	bl	8000430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000644:	2300      	movs	r3, #0
}
 8000646:	4618      	mov	r0, r3
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	40022000 	.word	0x40022000

08000650 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000654:	4b05      	ldr	r3, [pc, #20]	@ (800066c <HAL_IncTick+0x1c>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	461a      	mov	r2, r3
 800065a:	4b05      	ldr	r3, [pc, #20]	@ (8000670 <HAL_IncTick+0x20>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4413      	add	r3, r2
 8000660:	4a03      	ldr	r2, [pc, #12]	@ (8000670 <HAL_IncTick+0x20>)
 8000662:	6013      	str	r3, [r2, #0]
}
 8000664:	bf00      	nop
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr
 800066c:	20000008 	.word	0x20000008
 8000670:	20000370 	.word	0x20000370

08000674 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  return uwTick;
 8000678:	4b02      	ldr	r3, [pc, #8]	@ (8000684 <HAL_GetTick+0x10>)
 800067a:	681b      	ldr	r3, [r3, #0]
}
 800067c:	4618      	mov	r0, r3
 800067e:	46bd      	mov	sp, r7
 8000680:	bc80      	pop	{r7}
 8000682:	4770      	bx	lr
 8000684:	20000370 	.word	0x20000370

08000688 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000690:	f7ff fff0 	bl	8000674 <HAL_GetTick>
 8000694:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006a0:	d005      	beq.n	80006ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006a2:	4b0a      	ldr	r3, [pc, #40]	@ (80006cc <HAL_Delay+0x44>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	461a      	mov	r2, r3
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	4413      	add	r3, r2
 80006ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006ae:	bf00      	nop
 80006b0:	f7ff ffe0 	bl	8000674 <HAL_GetTick>
 80006b4:	4602      	mov	r2, r0
 80006b6:	68bb      	ldr	r3, [r7, #8]
 80006b8:	1ad3      	subs	r3, r2, r3
 80006ba:	68fa      	ldr	r2, [r7, #12]
 80006bc:	429a      	cmp	r2, r3
 80006be:	d8f7      	bhi.n	80006b0 <HAL_Delay+0x28>
  {
  }
}
 80006c0:	bf00      	nop
 80006c2:	bf00      	nop
 80006c4:	3710      	adds	r7, #16
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000008 	.word	0x20000008

080006d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b085      	sub	sp, #20
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	f003 0307 	and.w	r3, r3, #7
 80006de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000714 <__NVIC_SetPriorityGrouping+0x44>)
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006e6:	68ba      	ldr	r2, [r7, #8]
 80006e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006ec:	4013      	ands	r3, r2
 80006ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000700:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000702:	4a04      	ldr	r2, [pc, #16]	@ (8000714 <__NVIC_SetPriorityGrouping+0x44>)
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	60d3      	str	r3, [r2, #12]
}
 8000708:	bf00      	nop
 800070a:	3714      	adds	r7, #20
 800070c:	46bd      	mov	sp, r7
 800070e:	bc80      	pop	{r7}
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	e000ed00 	.word	0xe000ed00

08000718 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800071c:	4b04      	ldr	r3, [pc, #16]	@ (8000730 <__NVIC_GetPriorityGrouping+0x18>)
 800071e:	68db      	ldr	r3, [r3, #12]
 8000720:	0a1b      	lsrs	r3, r3, #8
 8000722:	f003 0307 	and.w	r3, r3, #7
}
 8000726:	4618      	mov	r0, r3
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00

08000734 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800073e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000742:	2b00      	cmp	r3, #0
 8000744:	db0b      	blt.n	800075e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	f003 021f 	and.w	r2, r3, #31
 800074c:	4906      	ldr	r1, [pc, #24]	@ (8000768 <__NVIC_EnableIRQ+0x34>)
 800074e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000752:	095b      	lsrs	r3, r3, #5
 8000754:	2001      	movs	r0, #1
 8000756:	fa00 f202 	lsl.w	r2, r0, r2
 800075a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800075e:	bf00      	nop
 8000760:	370c      	adds	r7, #12
 8000762:	46bd      	mov	sp, r7
 8000764:	bc80      	pop	{r7}
 8000766:	4770      	bx	lr
 8000768:	e000e100 	.word	0xe000e100

0800076c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	6039      	str	r1, [r7, #0]
 8000776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800077c:	2b00      	cmp	r3, #0
 800077e:	db0a      	blt.n	8000796 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	b2da      	uxtb	r2, r3
 8000784:	490c      	ldr	r1, [pc, #48]	@ (80007b8 <__NVIC_SetPriority+0x4c>)
 8000786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800078a:	0112      	lsls	r2, r2, #4
 800078c:	b2d2      	uxtb	r2, r2
 800078e:	440b      	add	r3, r1
 8000790:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000794:	e00a      	b.n	80007ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	b2da      	uxtb	r2, r3
 800079a:	4908      	ldr	r1, [pc, #32]	@ (80007bc <__NVIC_SetPriority+0x50>)
 800079c:	79fb      	ldrb	r3, [r7, #7]
 800079e:	f003 030f 	and.w	r3, r3, #15
 80007a2:	3b04      	subs	r3, #4
 80007a4:	0112      	lsls	r2, r2, #4
 80007a6:	b2d2      	uxtb	r2, r2
 80007a8:	440b      	add	r3, r1
 80007aa:	761a      	strb	r2, [r3, #24]
}
 80007ac:	bf00      	nop
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	e000e100 	.word	0xe000e100
 80007bc:	e000ed00 	.word	0xe000ed00

080007c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b089      	sub	sp, #36	@ 0x24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	60f8      	str	r0, [r7, #12]
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	f003 0307 	and.w	r3, r3, #7
 80007d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d4:	69fb      	ldr	r3, [r7, #28]
 80007d6:	f1c3 0307 	rsb	r3, r3, #7
 80007da:	2b04      	cmp	r3, #4
 80007dc:	bf28      	it	cs
 80007de:	2304      	movcs	r3, #4
 80007e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	3304      	adds	r3, #4
 80007e6:	2b06      	cmp	r3, #6
 80007e8:	d902      	bls.n	80007f0 <NVIC_EncodePriority+0x30>
 80007ea:	69fb      	ldr	r3, [r7, #28]
 80007ec:	3b03      	subs	r3, #3
 80007ee:	e000      	b.n	80007f2 <NVIC_EncodePriority+0x32>
 80007f0:	2300      	movs	r3, #0
 80007f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f4:	f04f 32ff 	mov.w	r2, #4294967295
 80007f8:	69bb      	ldr	r3, [r7, #24]
 80007fa:	fa02 f303 	lsl.w	r3, r2, r3
 80007fe:	43da      	mvns	r2, r3
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	401a      	ands	r2, r3
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000808:	f04f 31ff 	mov.w	r1, #4294967295
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	fa01 f303 	lsl.w	r3, r1, r3
 8000812:	43d9      	mvns	r1, r3
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000818:	4313      	orrs	r3, r2
         );
}
 800081a:	4618      	mov	r0, r3
 800081c:	3724      	adds	r7, #36	@ 0x24
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr

08000824 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800082c:	6878      	ldr	r0, [r7, #4]
 800082e:	f7ff ff4f 	bl	80006d0 <__NVIC_SetPriorityGrouping>
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800083a:	b580      	push	{r7, lr}
 800083c:	b086      	sub	sp, #24
 800083e:	af00      	add	r7, sp, #0
 8000840:	4603      	mov	r3, r0
 8000842:	60b9      	str	r1, [r7, #8]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800084c:	f7ff ff64 	bl	8000718 <__NVIC_GetPriorityGrouping>
 8000850:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	68b9      	ldr	r1, [r7, #8]
 8000856:	6978      	ldr	r0, [r7, #20]
 8000858:	f7ff ffb2 	bl	80007c0 <NVIC_EncodePriority>
 800085c:	4602      	mov	r2, r0
 800085e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000862:	4611      	mov	r1, r2
 8000864:	4618      	mov	r0, r3
 8000866:	f7ff ff81 	bl	800076c <__NVIC_SetPriority>
}
 800086a:	bf00      	nop
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}

08000872 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000872:	b580      	push	{r7, lr}
 8000874:	b082      	sub	sp, #8
 8000876:	af00      	add	r7, sp, #0
 8000878:	4603      	mov	r3, r0
 800087a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800087c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff ff57 	bl	8000734 <__NVIC_EnableIRQ>
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000890:	b480      	push	{r7}
 8000892:	b08b      	sub	sp, #44	@ 0x2c
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800089e:	2300      	movs	r3, #0
 80008a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008a2:	e169      	b.n	8000b78 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008a4:	2201      	movs	r2, #1
 80008a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	69fa      	ldr	r2, [r7, #28]
 80008b4:	4013      	ands	r3, r2
 80008b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008b8:	69ba      	ldr	r2, [r7, #24]
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	429a      	cmp	r2, r3
 80008be:	f040 8158 	bne.w	8000b72 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	4a9a      	ldr	r2, [pc, #616]	@ (8000b30 <HAL_GPIO_Init+0x2a0>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d05e      	beq.n	800098a <HAL_GPIO_Init+0xfa>
 80008cc:	4a98      	ldr	r2, [pc, #608]	@ (8000b30 <HAL_GPIO_Init+0x2a0>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d875      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 80008d2:	4a98      	ldr	r2, [pc, #608]	@ (8000b34 <HAL_GPIO_Init+0x2a4>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d058      	beq.n	800098a <HAL_GPIO_Init+0xfa>
 80008d8:	4a96      	ldr	r2, [pc, #600]	@ (8000b34 <HAL_GPIO_Init+0x2a4>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d86f      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 80008de:	4a96      	ldr	r2, [pc, #600]	@ (8000b38 <HAL_GPIO_Init+0x2a8>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d052      	beq.n	800098a <HAL_GPIO_Init+0xfa>
 80008e4:	4a94      	ldr	r2, [pc, #592]	@ (8000b38 <HAL_GPIO_Init+0x2a8>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d869      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 80008ea:	4a94      	ldr	r2, [pc, #592]	@ (8000b3c <HAL_GPIO_Init+0x2ac>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d04c      	beq.n	800098a <HAL_GPIO_Init+0xfa>
 80008f0:	4a92      	ldr	r2, [pc, #584]	@ (8000b3c <HAL_GPIO_Init+0x2ac>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d863      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 80008f6:	4a92      	ldr	r2, [pc, #584]	@ (8000b40 <HAL_GPIO_Init+0x2b0>)
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d046      	beq.n	800098a <HAL_GPIO_Init+0xfa>
 80008fc:	4a90      	ldr	r2, [pc, #576]	@ (8000b40 <HAL_GPIO_Init+0x2b0>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d85d      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 8000902:	2b12      	cmp	r3, #18
 8000904:	d82a      	bhi.n	800095c <HAL_GPIO_Init+0xcc>
 8000906:	2b12      	cmp	r3, #18
 8000908:	d859      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 800090a:	a201      	add	r2, pc, #4	@ (adr r2, 8000910 <HAL_GPIO_Init+0x80>)
 800090c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000910:	0800098b 	.word	0x0800098b
 8000914:	08000965 	.word	0x08000965
 8000918:	08000977 	.word	0x08000977
 800091c:	080009b9 	.word	0x080009b9
 8000920:	080009bf 	.word	0x080009bf
 8000924:	080009bf 	.word	0x080009bf
 8000928:	080009bf 	.word	0x080009bf
 800092c:	080009bf 	.word	0x080009bf
 8000930:	080009bf 	.word	0x080009bf
 8000934:	080009bf 	.word	0x080009bf
 8000938:	080009bf 	.word	0x080009bf
 800093c:	080009bf 	.word	0x080009bf
 8000940:	080009bf 	.word	0x080009bf
 8000944:	080009bf 	.word	0x080009bf
 8000948:	080009bf 	.word	0x080009bf
 800094c:	080009bf 	.word	0x080009bf
 8000950:	080009bf 	.word	0x080009bf
 8000954:	0800096d 	.word	0x0800096d
 8000958:	08000981 	.word	0x08000981
 800095c:	4a79      	ldr	r2, [pc, #484]	@ (8000b44 <HAL_GPIO_Init+0x2b4>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d013      	beq.n	800098a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000962:	e02c      	b.n	80009be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	68db      	ldr	r3, [r3, #12]
 8000968:	623b      	str	r3, [r7, #32]
          break;
 800096a:	e029      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	68db      	ldr	r3, [r3, #12]
 8000970:	3304      	adds	r3, #4
 8000972:	623b      	str	r3, [r7, #32]
          break;
 8000974:	e024      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	68db      	ldr	r3, [r3, #12]
 800097a:	3308      	adds	r3, #8
 800097c:	623b      	str	r3, [r7, #32]
          break;
 800097e:	e01f      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	330c      	adds	r3, #12
 8000986:	623b      	str	r3, [r7, #32]
          break;
 8000988:	e01a      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d102      	bne.n	8000998 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000992:	2304      	movs	r3, #4
 8000994:	623b      	str	r3, [r7, #32]
          break;
 8000996:	e013      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	689b      	ldr	r3, [r3, #8]
 800099c:	2b01      	cmp	r3, #1
 800099e:	d105      	bne.n	80009ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009a0:	2308      	movs	r3, #8
 80009a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	69fa      	ldr	r2, [r7, #28]
 80009a8:	611a      	str	r2, [r3, #16]
          break;
 80009aa:	e009      	b.n	80009c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009ac:	2308      	movs	r3, #8
 80009ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	69fa      	ldr	r2, [r7, #28]
 80009b4:	615a      	str	r2, [r3, #20]
          break;
 80009b6:	e003      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009b8:	2300      	movs	r3, #0
 80009ba:	623b      	str	r3, [r7, #32]
          break;
 80009bc:	e000      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          break;
 80009be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009c0:	69bb      	ldr	r3, [r7, #24]
 80009c2:	2bff      	cmp	r3, #255	@ 0xff
 80009c4:	d801      	bhi.n	80009ca <HAL_GPIO_Init+0x13a>
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	e001      	b.n	80009ce <HAL_GPIO_Init+0x13e>
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	3304      	adds	r3, #4
 80009ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009d0:	69bb      	ldr	r3, [r7, #24]
 80009d2:	2bff      	cmp	r3, #255	@ 0xff
 80009d4:	d802      	bhi.n	80009dc <HAL_GPIO_Init+0x14c>
 80009d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	e002      	b.n	80009e2 <HAL_GPIO_Init+0x152>
 80009dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009de:	3b08      	subs	r3, #8
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	210f      	movs	r1, #15
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	fa01 f303 	lsl.w	r3, r1, r3
 80009f0:	43db      	mvns	r3, r3
 80009f2:	401a      	ands	r2, r3
 80009f4:	6a39      	ldr	r1, [r7, #32]
 80009f6:	693b      	ldr	r3, [r7, #16]
 80009f8:	fa01 f303 	lsl.w	r3, r1, r3
 80009fc:	431a      	orrs	r2, r3
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	f000 80b1 	beq.w	8000b72 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a10:	4b4d      	ldr	r3, [pc, #308]	@ (8000b48 <HAL_GPIO_Init+0x2b8>)
 8000a12:	699b      	ldr	r3, [r3, #24]
 8000a14:	4a4c      	ldr	r2, [pc, #304]	@ (8000b48 <HAL_GPIO_Init+0x2b8>)
 8000a16:	f043 0301 	orr.w	r3, r3, #1
 8000a1a:	6193      	str	r3, [r2, #24]
 8000a1c:	4b4a      	ldr	r3, [pc, #296]	@ (8000b48 <HAL_GPIO_Init+0x2b8>)
 8000a1e:	699b      	ldr	r3, [r3, #24]
 8000a20:	f003 0301 	and.w	r3, r3, #1
 8000a24:	60bb      	str	r3, [r7, #8]
 8000a26:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a28:	4a48      	ldr	r2, [pc, #288]	@ (8000b4c <HAL_GPIO_Init+0x2bc>)
 8000a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a2c:	089b      	lsrs	r3, r3, #2
 8000a2e:	3302      	adds	r3, #2
 8000a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a34:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a38:	f003 0303 	and.w	r3, r3, #3
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	220f      	movs	r2, #15
 8000a40:	fa02 f303 	lsl.w	r3, r2, r3
 8000a44:	43db      	mvns	r3, r3
 8000a46:	68fa      	ldr	r2, [r7, #12]
 8000a48:	4013      	ands	r3, r2
 8000a4a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a40      	ldr	r2, [pc, #256]	@ (8000b50 <HAL_GPIO_Init+0x2c0>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d013      	beq.n	8000a7c <HAL_GPIO_Init+0x1ec>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4a3f      	ldr	r2, [pc, #252]	@ (8000b54 <HAL_GPIO_Init+0x2c4>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d00d      	beq.n	8000a78 <HAL_GPIO_Init+0x1e8>
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4a3e      	ldr	r2, [pc, #248]	@ (8000b58 <HAL_GPIO_Init+0x2c8>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d007      	beq.n	8000a74 <HAL_GPIO_Init+0x1e4>
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	4a3d      	ldr	r2, [pc, #244]	@ (8000b5c <HAL_GPIO_Init+0x2cc>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d101      	bne.n	8000a70 <HAL_GPIO_Init+0x1e0>
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	e006      	b.n	8000a7e <HAL_GPIO_Init+0x1ee>
 8000a70:	2304      	movs	r3, #4
 8000a72:	e004      	b.n	8000a7e <HAL_GPIO_Init+0x1ee>
 8000a74:	2302      	movs	r3, #2
 8000a76:	e002      	b.n	8000a7e <HAL_GPIO_Init+0x1ee>
 8000a78:	2301      	movs	r3, #1
 8000a7a:	e000      	b.n	8000a7e <HAL_GPIO_Init+0x1ee>
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a80:	f002 0203 	and.w	r2, r2, #3
 8000a84:	0092      	lsls	r2, r2, #2
 8000a86:	4093      	lsls	r3, r2
 8000a88:	68fa      	ldr	r2, [r7, #12]
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a8e:	492f      	ldr	r1, [pc, #188]	@ (8000b4c <HAL_GPIO_Init+0x2bc>)
 8000a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a92:	089b      	lsrs	r3, r3, #2
 8000a94:	3302      	adds	r3, #2
 8000a96:	68fa      	ldr	r2, [r7, #12]
 8000a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d006      	beq.n	8000ab6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000aa8:	4b2d      	ldr	r3, [pc, #180]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000aaa:	689a      	ldr	r2, [r3, #8]
 8000aac:	492c      	ldr	r1, [pc, #176]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000aae:	69bb      	ldr	r3, [r7, #24]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	608b      	str	r3, [r1, #8]
 8000ab4:	e006      	b.n	8000ac4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ab6:	4b2a      	ldr	r3, [pc, #168]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ab8:	689a      	ldr	r2, [r3, #8]
 8000aba:	69bb      	ldr	r3, [r7, #24]
 8000abc:	43db      	mvns	r3, r3
 8000abe:	4928      	ldr	r1, [pc, #160]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d006      	beq.n	8000ade <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ad0:	4b23      	ldr	r3, [pc, #140]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ad2:	68da      	ldr	r2, [r3, #12]
 8000ad4:	4922      	ldr	r1, [pc, #136]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	60cb      	str	r3, [r1, #12]
 8000adc:	e006      	b.n	8000aec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ade:	4b20      	ldr	r3, [pc, #128]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ae0:	68da      	ldr	r2, [r3, #12]
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	43db      	mvns	r3, r3
 8000ae6:	491e      	ldr	r1, [pc, #120]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ae8:	4013      	ands	r3, r2
 8000aea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d006      	beq.n	8000b06 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000af8:	4b19      	ldr	r3, [pc, #100]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000afa:	685a      	ldr	r2, [r3, #4]
 8000afc:	4918      	ldr	r1, [pc, #96]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	604b      	str	r3, [r1, #4]
 8000b04:	e006      	b.n	8000b14 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b06:	4b16      	ldr	r3, [pc, #88]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000b08:	685a      	ldr	r2, [r3, #4]
 8000b0a:	69bb      	ldr	r3, [r7, #24]
 8000b0c:	43db      	mvns	r3, r3
 8000b0e:	4914      	ldr	r1, [pc, #80]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000b10:	4013      	ands	r3, r2
 8000b12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d021      	beq.n	8000b64 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b20:	4b0f      	ldr	r3, [pc, #60]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	490e      	ldr	r1, [pc, #56]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000b26:	69bb      	ldr	r3, [r7, #24]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	600b      	str	r3, [r1, #0]
 8000b2c:	e021      	b.n	8000b72 <HAL_GPIO_Init+0x2e2>
 8000b2e:	bf00      	nop
 8000b30:	10320000 	.word	0x10320000
 8000b34:	10310000 	.word	0x10310000
 8000b38:	10220000 	.word	0x10220000
 8000b3c:	10210000 	.word	0x10210000
 8000b40:	10120000 	.word	0x10120000
 8000b44:	10110000 	.word	0x10110000
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	40010000 	.word	0x40010000
 8000b50:	40010800 	.word	0x40010800
 8000b54:	40010c00 	.word	0x40010c00
 8000b58:	40011000 	.word	0x40011000
 8000b5c:	40011400 	.word	0x40011400
 8000b60:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b64:	4b0b      	ldr	r3, [pc, #44]	@ (8000b94 <HAL_GPIO_Init+0x304>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	4909      	ldr	r1, [pc, #36]	@ (8000b94 <HAL_GPIO_Init+0x304>)
 8000b6e:	4013      	ands	r3, r2
 8000b70:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b74:	3301      	adds	r3, #1
 8000b76:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	f47f ae8e 	bne.w	80008a4 <HAL_GPIO_Init+0x14>
  }
}
 8000b88:	bf00      	nop
 8000b8a:	bf00      	nop
 8000b8c:	372c      	adds	r7, #44	@ 0x2c
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr
 8000b94:	40010400 	.word	0x40010400

08000b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	807b      	strh	r3, [r7, #2]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ba8:	787b      	ldrb	r3, [r7, #1]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d003      	beq.n	8000bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bae:	887a      	ldrh	r2, [r7, #2]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000bb4:	e003      	b.n	8000bbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000bb6:	887b      	ldrh	r3, [r7, #2]
 8000bb8:	041a      	lsls	r2, r3, #16
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	611a      	str	r2, [r3, #16]
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bc80      	pop	{r7}
 8000bc6:	4770      	bx	lr

08000bc8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000bda:	887a      	ldrh	r2, [r7, #2]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	4013      	ands	r3, r2
 8000be0:	041a      	lsls	r2, r3, #16
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	43d9      	mvns	r1, r3
 8000be6:	887b      	ldrh	r3, [r7, #2]
 8000be8:	400b      	ands	r3, r1
 8000bea:	431a      	orrs	r2, r3
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	611a      	str	r2, [r3, #16]
}
 8000bf0:	bf00      	nop
 8000bf2:	3714      	adds	r7, #20
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bc80      	pop	{r7}
 8000bf8:	4770      	bx	lr
	...

08000bfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d101      	bne.n	8000c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e272      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	f000 8087 	beq.w	8000d2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c1c:	4b92      	ldr	r3, [pc, #584]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	f003 030c 	and.w	r3, r3, #12
 8000c24:	2b04      	cmp	r3, #4
 8000c26:	d00c      	beq.n	8000c42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c28:	4b8f      	ldr	r3, [pc, #572]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f003 030c 	and.w	r3, r3, #12
 8000c30:	2b08      	cmp	r3, #8
 8000c32:	d112      	bne.n	8000c5a <HAL_RCC_OscConfig+0x5e>
 8000c34:	4b8c      	ldr	r3, [pc, #560]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c40:	d10b      	bne.n	8000c5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c42:	4b89      	ldr	r3, [pc, #548]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d06c      	beq.n	8000d28 <HAL_RCC_OscConfig+0x12c>
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d168      	bne.n	8000d28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e24c      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c62:	d106      	bne.n	8000c72 <HAL_RCC_OscConfig+0x76>
 8000c64:	4b80      	ldr	r3, [pc, #512]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a7f      	ldr	r2, [pc, #508]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c6e:	6013      	str	r3, [r2, #0]
 8000c70:	e02e      	b.n	8000cd0 <HAL_RCC_OscConfig+0xd4>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d10c      	bne.n	8000c94 <HAL_RCC_OscConfig+0x98>
 8000c7a:	4b7b      	ldr	r3, [pc, #492]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a7a      	ldr	r2, [pc, #488]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c84:	6013      	str	r3, [r2, #0]
 8000c86:	4b78      	ldr	r3, [pc, #480]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a77      	ldr	r2, [pc, #476]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c90:	6013      	str	r3, [r2, #0]
 8000c92:	e01d      	b.n	8000cd0 <HAL_RCC_OscConfig+0xd4>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c9c:	d10c      	bne.n	8000cb8 <HAL_RCC_OscConfig+0xbc>
 8000c9e:	4b72      	ldr	r3, [pc, #456]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a71      	ldr	r2, [pc, #452]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000ca4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ca8:	6013      	str	r3, [r2, #0]
 8000caa:	4b6f      	ldr	r3, [pc, #444]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a6e      	ldr	r2, [pc, #440]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cb4:	6013      	str	r3, [r2, #0]
 8000cb6:	e00b      	b.n	8000cd0 <HAL_RCC_OscConfig+0xd4>
 8000cb8:	4b6b      	ldr	r3, [pc, #428]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a6a      	ldr	r2, [pc, #424]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cc2:	6013      	str	r3, [r2, #0]
 8000cc4:	4b68      	ldr	r3, [pc, #416]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a67      	ldr	r2, [pc, #412]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d013      	beq.n	8000d00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd8:	f7ff fccc 	bl	8000674 <HAL_GetTick>
 8000cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cde:	e008      	b.n	8000cf2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ce0:	f7ff fcc8 	bl	8000674 <HAL_GetTick>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	2b64      	cmp	r3, #100	@ 0x64
 8000cec:	d901      	bls.n	8000cf2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	e200      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cf2:	4b5d      	ldr	r3, [pc, #372]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d0f0      	beq.n	8000ce0 <HAL_RCC_OscConfig+0xe4>
 8000cfe:	e014      	b.n	8000d2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d00:	f7ff fcb8 	bl	8000674 <HAL_GetTick>
 8000d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d06:	e008      	b.n	8000d1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d08:	f7ff fcb4 	bl	8000674 <HAL_GetTick>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	693b      	ldr	r3, [r7, #16]
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	2b64      	cmp	r3, #100	@ 0x64
 8000d14:	d901      	bls.n	8000d1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d16:	2303      	movs	r3, #3
 8000d18:	e1ec      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d1a:	4b53      	ldr	r3, [pc, #332]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d1f0      	bne.n	8000d08 <HAL_RCC_OscConfig+0x10c>
 8000d26:	e000      	b.n	8000d2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d063      	beq.n	8000dfe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d36:	4b4c      	ldr	r3, [pc, #304]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f003 030c 	and.w	r3, r3, #12
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d00b      	beq.n	8000d5a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d42:	4b49      	ldr	r3, [pc, #292]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	f003 030c 	and.w	r3, r3, #12
 8000d4a:	2b08      	cmp	r3, #8
 8000d4c:	d11c      	bne.n	8000d88 <HAL_RCC_OscConfig+0x18c>
 8000d4e:	4b46      	ldr	r3, [pc, #280]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d116      	bne.n	8000d88 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d5a:	4b43      	ldr	r3, [pc, #268]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d005      	beq.n	8000d72 <HAL_RCC_OscConfig+0x176>
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	691b      	ldr	r3, [r3, #16]
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d001      	beq.n	8000d72 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e1c0      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d72:	4b3d      	ldr	r3, [pc, #244]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	695b      	ldr	r3, [r3, #20]
 8000d7e:	00db      	lsls	r3, r3, #3
 8000d80:	4939      	ldr	r1, [pc, #228]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d82:	4313      	orrs	r3, r2
 8000d84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d86:	e03a      	b.n	8000dfe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	691b      	ldr	r3, [r3, #16]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d020      	beq.n	8000dd2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d90:	4b36      	ldr	r3, [pc, #216]	@ (8000e6c <HAL_RCC_OscConfig+0x270>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d96:	f7ff fc6d 	bl	8000674 <HAL_GetTick>
 8000d9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d9c:	e008      	b.n	8000db0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d9e:	f7ff fc69 	bl	8000674 <HAL_GetTick>
 8000da2:	4602      	mov	r2, r0
 8000da4:	693b      	ldr	r3, [r7, #16]
 8000da6:	1ad3      	subs	r3, r2, r3
 8000da8:	2b02      	cmp	r3, #2
 8000daa:	d901      	bls.n	8000db0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000dac:	2303      	movs	r3, #3
 8000dae:	e1a1      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000db0:	4b2d      	ldr	r3, [pc, #180]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f003 0302 	and.w	r3, r3, #2
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d0f0      	beq.n	8000d9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	695b      	ldr	r3, [r3, #20]
 8000dc8:	00db      	lsls	r3, r3, #3
 8000dca:	4927      	ldr	r1, [pc, #156]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	600b      	str	r3, [r1, #0]
 8000dd0:	e015      	b.n	8000dfe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dd2:	4b26      	ldr	r3, [pc, #152]	@ (8000e6c <HAL_RCC_OscConfig+0x270>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dd8:	f7ff fc4c 	bl	8000674 <HAL_GetTick>
 8000ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dde:	e008      	b.n	8000df2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000de0:	f7ff fc48 	bl	8000674 <HAL_GetTick>
 8000de4:	4602      	mov	r2, r0
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	d901      	bls.n	8000df2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000dee:	2303      	movs	r3, #3
 8000df0:	e180      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000df2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f003 0302 	and.w	r3, r3, #2
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d1f0      	bne.n	8000de0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f003 0308 	and.w	r3, r3, #8
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d03a      	beq.n	8000e80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d019      	beq.n	8000e46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e12:	4b17      	ldr	r3, [pc, #92]	@ (8000e70 <HAL_RCC_OscConfig+0x274>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e18:	f7ff fc2c 	bl	8000674 <HAL_GetTick>
 8000e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e1e:	e008      	b.n	8000e32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e20:	f7ff fc28 	bl	8000674 <HAL_GetTick>
 8000e24:	4602      	mov	r2, r0
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	2b02      	cmp	r3, #2
 8000e2c:	d901      	bls.n	8000e32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	e160      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e32:	4b0d      	ldr	r3, [pc, #52]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e36:	f003 0302 	and.w	r3, r3, #2
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d0f0      	beq.n	8000e20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e3e:	2001      	movs	r0, #1
 8000e40:	f000 faea 	bl	8001418 <RCC_Delay>
 8000e44:	e01c      	b.n	8000e80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e46:	4b0a      	ldr	r3, [pc, #40]	@ (8000e70 <HAL_RCC_OscConfig+0x274>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e4c:	f7ff fc12 	bl	8000674 <HAL_GetTick>
 8000e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e52:	e00f      	b.n	8000e74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e54:	f7ff fc0e 	bl	8000674 <HAL_GetTick>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d908      	bls.n	8000e74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e62:	2303      	movs	r3, #3
 8000e64:	e146      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
 8000e66:	bf00      	nop
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	42420000 	.word	0x42420000
 8000e70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e74:	4b92      	ldr	r3, [pc, #584]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e78:	f003 0302 	and.w	r3, r3, #2
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d1e9      	bne.n	8000e54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f003 0304 	and.w	r3, r3, #4
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	f000 80a6 	beq.w	8000fda <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e92:	4b8b      	ldr	r3, [pc, #556]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000e94:	69db      	ldr	r3, [r3, #28]
 8000e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d10d      	bne.n	8000eba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e9e:	4b88      	ldr	r3, [pc, #544]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000ea0:	69db      	ldr	r3, [r3, #28]
 8000ea2:	4a87      	ldr	r2, [pc, #540]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000ea4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ea8:	61d3      	str	r3, [r2, #28]
 8000eaa:	4b85      	ldr	r3, [pc, #532]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eb2:	60bb      	str	r3, [r7, #8]
 8000eb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eba:	4b82      	ldr	r3, [pc, #520]	@ (80010c4 <HAL_RCC_OscConfig+0x4c8>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d118      	bne.n	8000ef8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ec6:	4b7f      	ldr	r3, [pc, #508]	@ (80010c4 <HAL_RCC_OscConfig+0x4c8>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a7e      	ldr	r2, [pc, #504]	@ (80010c4 <HAL_RCC_OscConfig+0x4c8>)
 8000ecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ed0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ed2:	f7ff fbcf 	bl	8000674 <HAL_GetTick>
 8000ed6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ed8:	e008      	b.n	8000eec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eda:	f7ff fbcb 	bl	8000674 <HAL_GetTick>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	1ad3      	subs	r3, r2, r3
 8000ee4:	2b64      	cmp	r3, #100	@ 0x64
 8000ee6:	d901      	bls.n	8000eec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	e103      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eec:	4b75      	ldr	r3, [pc, #468]	@ (80010c4 <HAL_RCC_OscConfig+0x4c8>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d0f0      	beq.n	8000eda <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d106      	bne.n	8000f0e <HAL_RCC_OscConfig+0x312>
 8000f00:	4b6f      	ldr	r3, [pc, #444]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f02:	6a1b      	ldr	r3, [r3, #32]
 8000f04:	4a6e      	ldr	r2, [pc, #440]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f06:	f043 0301 	orr.w	r3, r3, #1
 8000f0a:	6213      	str	r3, [r2, #32]
 8000f0c:	e02d      	b.n	8000f6a <HAL_RCC_OscConfig+0x36e>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d10c      	bne.n	8000f30 <HAL_RCC_OscConfig+0x334>
 8000f16:	4b6a      	ldr	r3, [pc, #424]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f18:	6a1b      	ldr	r3, [r3, #32]
 8000f1a:	4a69      	ldr	r2, [pc, #420]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f1c:	f023 0301 	bic.w	r3, r3, #1
 8000f20:	6213      	str	r3, [r2, #32]
 8000f22:	4b67      	ldr	r3, [pc, #412]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f24:	6a1b      	ldr	r3, [r3, #32]
 8000f26:	4a66      	ldr	r2, [pc, #408]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f28:	f023 0304 	bic.w	r3, r3, #4
 8000f2c:	6213      	str	r3, [r2, #32]
 8000f2e:	e01c      	b.n	8000f6a <HAL_RCC_OscConfig+0x36e>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	2b05      	cmp	r3, #5
 8000f36:	d10c      	bne.n	8000f52 <HAL_RCC_OscConfig+0x356>
 8000f38:	4b61      	ldr	r3, [pc, #388]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f3a:	6a1b      	ldr	r3, [r3, #32]
 8000f3c:	4a60      	ldr	r2, [pc, #384]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f3e:	f043 0304 	orr.w	r3, r3, #4
 8000f42:	6213      	str	r3, [r2, #32]
 8000f44:	4b5e      	ldr	r3, [pc, #376]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f46:	6a1b      	ldr	r3, [r3, #32]
 8000f48:	4a5d      	ldr	r2, [pc, #372]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6213      	str	r3, [r2, #32]
 8000f50:	e00b      	b.n	8000f6a <HAL_RCC_OscConfig+0x36e>
 8000f52:	4b5b      	ldr	r3, [pc, #364]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f54:	6a1b      	ldr	r3, [r3, #32]
 8000f56:	4a5a      	ldr	r2, [pc, #360]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f58:	f023 0301 	bic.w	r3, r3, #1
 8000f5c:	6213      	str	r3, [r2, #32]
 8000f5e:	4b58      	ldr	r3, [pc, #352]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f60:	6a1b      	ldr	r3, [r3, #32]
 8000f62:	4a57      	ldr	r2, [pc, #348]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f64:	f023 0304 	bic.w	r3, r3, #4
 8000f68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	68db      	ldr	r3, [r3, #12]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d015      	beq.n	8000f9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f72:	f7ff fb7f 	bl	8000674 <HAL_GetTick>
 8000f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f78:	e00a      	b.n	8000f90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f7a:	f7ff fb7b 	bl	8000674 <HAL_GetTick>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d901      	bls.n	8000f90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e0b1      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f90:	4b4b      	ldr	r3, [pc, #300]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f92:	6a1b      	ldr	r3, [r3, #32]
 8000f94:	f003 0302 	and.w	r3, r3, #2
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d0ee      	beq.n	8000f7a <HAL_RCC_OscConfig+0x37e>
 8000f9c:	e014      	b.n	8000fc8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f9e:	f7ff fb69 	bl	8000674 <HAL_GetTick>
 8000fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fa4:	e00a      	b.n	8000fbc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fa6:	f7ff fb65 	bl	8000674 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d901      	bls.n	8000fbc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	e09b      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fbc:	4b40      	ldr	r3, [pc, #256]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000fbe:	6a1b      	ldr	r3, [r3, #32]
 8000fc0:	f003 0302 	and.w	r3, r3, #2
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d1ee      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000fc8:	7dfb      	ldrb	r3, [r7, #23]
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d105      	bne.n	8000fda <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fce:	4b3c      	ldr	r3, [pc, #240]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000fd0:	69db      	ldr	r3, [r3, #28]
 8000fd2:	4a3b      	ldr	r2, [pc, #236]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000fd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000fd8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f000 8087 	beq.w	80010f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fe4:	4b36      	ldr	r3, [pc, #216]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f003 030c 	and.w	r3, r3, #12
 8000fec:	2b08      	cmp	r3, #8
 8000fee:	d061      	beq.n	80010b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	69db      	ldr	r3, [r3, #28]
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d146      	bne.n	8001086 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ff8:	4b33      	ldr	r3, [pc, #204]	@ (80010c8 <HAL_RCC_OscConfig+0x4cc>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ffe:	f7ff fb39 	bl	8000674 <HAL_GetTick>
 8001002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001004:	e008      	b.n	8001018 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001006:	f7ff fb35 	bl	8000674 <HAL_GetTick>
 800100a:	4602      	mov	r2, r0
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e06d      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001018:	4b29      	ldr	r3, [pc, #164]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001020:	2b00      	cmp	r3, #0
 8001022:	d1f0      	bne.n	8001006 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6a1b      	ldr	r3, [r3, #32]
 8001028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800102c:	d108      	bne.n	8001040 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800102e:	4b24      	ldr	r3, [pc, #144]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	4921      	ldr	r1, [pc, #132]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 800103c:	4313      	orrs	r3, r2
 800103e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001040:	4b1f      	ldr	r3, [pc, #124]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6a19      	ldr	r1, [r3, #32]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001050:	430b      	orrs	r3, r1
 8001052:	491b      	ldr	r1, [pc, #108]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8001054:	4313      	orrs	r3, r2
 8001056:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001058:	4b1b      	ldr	r3, [pc, #108]	@ (80010c8 <HAL_RCC_OscConfig+0x4cc>)
 800105a:	2201      	movs	r2, #1
 800105c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800105e:	f7ff fb09 	bl	8000674 <HAL_GetTick>
 8001062:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001064:	e008      	b.n	8001078 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001066:	f7ff fb05 	bl	8000674 <HAL_GetTick>
 800106a:	4602      	mov	r2, r0
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	2b02      	cmp	r3, #2
 8001072:	d901      	bls.n	8001078 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e03d      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001078:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0f0      	beq.n	8001066 <HAL_RCC_OscConfig+0x46a>
 8001084:	e035      	b.n	80010f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001086:	4b10      	ldr	r3, [pc, #64]	@ (80010c8 <HAL_RCC_OscConfig+0x4cc>)
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800108c:	f7ff faf2 	bl	8000674 <HAL_GetTick>
 8001090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001092:	e008      	b.n	80010a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001094:	f7ff faee 	bl	8000674 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e026      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010a6:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d1f0      	bne.n	8001094 <HAL_RCC_OscConfig+0x498>
 80010b2:	e01e      	b.n	80010f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69db      	ldr	r3, [r3, #28]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d107      	bne.n	80010cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e019      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
 80010c0:	40021000 	.word	0x40021000
 80010c4:	40007000 	.word	0x40007000
 80010c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80010cc:	4b0b      	ldr	r3, [pc, #44]	@ (80010fc <HAL_RCC_OscConfig+0x500>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6a1b      	ldr	r3, [r3, #32]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d106      	bne.n	80010ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d001      	beq.n	80010f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e000      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80010f2:	2300      	movs	r3, #0
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3718      	adds	r7, #24
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40021000 	.word	0x40021000

08001100 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d101      	bne.n	8001114 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e0d0      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001114:	4b6a      	ldr	r3, [pc, #424]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0307 	and.w	r3, r3, #7
 800111c:	683a      	ldr	r2, [r7, #0]
 800111e:	429a      	cmp	r2, r3
 8001120:	d910      	bls.n	8001144 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001122:	4b67      	ldr	r3, [pc, #412]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f023 0207 	bic.w	r2, r3, #7
 800112a:	4965      	ldr	r1, [pc, #404]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	4313      	orrs	r3, r2
 8001130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001132:	4b63      	ldr	r3, [pc, #396]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 0307 	and.w	r3, r3, #7
 800113a:	683a      	ldr	r2, [r7, #0]
 800113c:	429a      	cmp	r2, r3
 800113e:	d001      	beq.n	8001144 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001140:	2301      	movs	r3, #1
 8001142:	e0b8      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 0302 	and.w	r3, r3, #2
 800114c:	2b00      	cmp	r3, #0
 800114e:	d020      	beq.n	8001192 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 0304 	and.w	r3, r3, #4
 8001158:	2b00      	cmp	r3, #0
 800115a:	d005      	beq.n	8001168 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800115c:	4b59      	ldr	r3, [pc, #356]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	4a58      	ldr	r2, [pc, #352]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001162:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001166:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f003 0308 	and.w	r3, r3, #8
 8001170:	2b00      	cmp	r3, #0
 8001172:	d005      	beq.n	8001180 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001174:	4b53      	ldr	r3, [pc, #332]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	4a52      	ldr	r2, [pc, #328]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800117a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800117e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001180:	4b50      	ldr	r3, [pc, #320]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	494d      	ldr	r1, [pc, #308]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800118e:	4313      	orrs	r3, r2
 8001190:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	2b00      	cmp	r3, #0
 800119c:	d040      	beq.n	8001220 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d107      	bne.n	80011b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a6:	4b47      	ldr	r3, [pc, #284]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d115      	bne.n	80011de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e07f      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d107      	bne.n	80011ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011be:	4b41      	ldr	r3, [pc, #260]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d109      	bne.n	80011de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e073      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ce:	4b3d      	ldr	r3, [pc, #244]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e06b      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011de:	4b39      	ldr	r3, [pc, #228]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f023 0203 	bic.w	r2, r3, #3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	4936      	ldr	r1, [pc, #216]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 80011ec:	4313      	orrs	r3, r2
 80011ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011f0:	f7ff fa40 	bl	8000674 <HAL_GetTick>
 80011f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011f6:	e00a      	b.n	800120e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011f8:	f7ff fa3c 	bl	8000674 <HAL_GetTick>
 80011fc:	4602      	mov	r2, r0
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001206:	4293      	cmp	r3, r2
 8001208:	d901      	bls.n	800120e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e053      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800120e:	4b2d      	ldr	r3, [pc, #180]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 020c 	and.w	r2, r3, #12
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	429a      	cmp	r2, r3
 800121e:	d1eb      	bne.n	80011f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001220:	4b27      	ldr	r3, [pc, #156]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0307 	and.w	r3, r3, #7
 8001228:	683a      	ldr	r2, [r7, #0]
 800122a:	429a      	cmp	r2, r3
 800122c:	d210      	bcs.n	8001250 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800122e:	4b24      	ldr	r3, [pc, #144]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f023 0207 	bic.w	r2, r3, #7
 8001236:	4922      	ldr	r1, [pc, #136]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	4313      	orrs	r3, r2
 800123c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800123e:	4b20      	ldr	r3, [pc, #128]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	683a      	ldr	r2, [r7, #0]
 8001248:	429a      	cmp	r2, r3
 800124a:	d001      	beq.n	8001250 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e032      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0304 	and.w	r3, r3, #4
 8001258:	2b00      	cmp	r3, #0
 800125a:	d008      	beq.n	800126e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800125c:	4b19      	ldr	r3, [pc, #100]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	4916      	ldr	r1, [pc, #88]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800126a:	4313      	orrs	r3, r2
 800126c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0308 	and.w	r3, r3, #8
 8001276:	2b00      	cmp	r3, #0
 8001278:	d009      	beq.n	800128e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800127a:	4b12      	ldr	r3, [pc, #72]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	691b      	ldr	r3, [r3, #16]
 8001286:	00db      	lsls	r3, r3, #3
 8001288:	490e      	ldr	r1, [pc, #56]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800128a:	4313      	orrs	r3, r2
 800128c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800128e:	f000 f821 	bl	80012d4 <HAL_RCC_GetSysClockFreq>
 8001292:	4602      	mov	r2, r0
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	091b      	lsrs	r3, r3, #4
 800129a:	f003 030f 	and.w	r3, r3, #15
 800129e:	490a      	ldr	r1, [pc, #40]	@ (80012c8 <HAL_RCC_ClockConfig+0x1c8>)
 80012a0:	5ccb      	ldrb	r3, [r1, r3]
 80012a2:	fa22 f303 	lsr.w	r3, r2, r3
 80012a6:	4a09      	ldr	r2, [pc, #36]	@ (80012cc <HAL_RCC_ClockConfig+0x1cc>)
 80012a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80012aa:	4b09      	ldr	r3, [pc, #36]	@ (80012d0 <HAL_RCC_ClockConfig+0x1d0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff f8f6 	bl	80004a0 <HAL_InitTick>

  return HAL_OK;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40022000 	.word	0x40022000
 80012c4:	40021000 	.word	0x40021000
 80012c8:	08002f5c 	.word	0x08002f5c
 80012cc:	20000000 	.word	0x20000000
 80012d0:	20000004 	.word	0x20000004

080012d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b087      	sub	sp, #28
 80012d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	2300      	movs	r3, #0
 80012e0:	60bb      	str	r3, [r7, #8]
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	2300      	movs	r3, #0
 80012e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80012ea:	2300      	movs	r3, #0
 80012ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001368 <HAL_RCC_GetSysClockFreq+0x94>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f003 030c 	and.w	r3, r3, #12
 80012fa:	2b04      	cmp	r3, #4
 80012fc:	d002      	beq.n	8001304 <HAL_RCC_GetSysClockFreq+0x30>
 80012fe:	2b08      	cmp	r3, #8
 8001300:	d003      	beq.n	800130a <HAL_RCC_GetSysClockFreq+0x36>
 8001302:	e027      	b.n	8001354 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001304:	4b19      	ldr	r3, [pc, #100]	@ (800136c <HAL_RCC_GetSysClockFreq+0x98>)
 8001306:	613b      	str	r3, [r7, #16]
      break;
 8001308:	e027      	b.n	800135a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	0c9b      	lsrs	r3, r3, #18
 800130e:	f003 030f 	and.w	r3, r3, #15
 8001312:	4a17      	ldr	r2, [pc, #92]	@ (8001370 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001314:	5cd3      	ldrb	r3, [r2, r3]
 8001316:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d010      	beq.n	8001344 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001322:	4b11      	ldr	r3, [pc, #68]	@ (8001368 <HAL_RCC_GetSysClockFreq+0x94>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	0c5b      	lsrs	r3, r3, #17
 8001328:	f003 0301 	and.w	r3, r3, #1
 800132c:	4a11      	ldr	r2, [pc, #68]	@ (8001374 <HAL_RCC_GetSysClockFreq+0xa0>)
 800132e:	5cd3      	ldrb	r3, [r2, r3]
 8001330:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a0d      	ldr	r2, [pc, #52]	@ (800136c <HAL_RCC_GetSysClockFreq+0x98>)
 8001336:	fb03 f202 	mul.w	r2, r3, r2
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001340:	617b      	str	r3, [r7, #20]
 8001342:	e004      	b.n	800134e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	4a0c      	ldr	r2, [pc, #48]	@ (8001378 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001348:	fb02 f303 	mul.w	r3, r2, r3
 800134c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	613b      	str	r3, [r7, #16]
      break;
 8001352:	e002      	b.n	800135a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001354:	4b05      	ldr	r3, [pc, #20]	@ (800136c <HAL_RCC_GetSysClockFreq+0x98>)
 8001356:	613b      	str	r3, [r7, #16]
      break;
 8001358:	bf00      	nop
    }
  }
  return sysclockfreq;
 800135a:	693b      	ldr	r3, [r7, #16]
}
 800135c:	4618      	mov	r0, r3
 800135e:	371c      	adds	r7, #28
 8001360:	46bd      	mov	sp, r7
 8001362:	bc80      	pop	{r7}
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40021000 	.word	0x40021000
 800136c:	007a1200 	.word	0x007a1200
 8001370:	08002f74 	.word	0x08002f74
 8001374:	08002f84 	.word	0x08002f84
 8001378:	003d0900 	.word	0x003d0900

0800137c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001380:	4b02      	ldr	r3, [pc, #8]	@ (800138c <HAL_RCC_GetHCLKFreq+0x10>)
 8001382:	681b      	ldr	r3, [r3, #0]
}
 8001384:	4618      	mov	r0, r3
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr
 800138c:	20000000 	.word	0x20000000

08001390 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001394:	f7ff fff2 	bl	800137c <HAL_RCC_GetHCLKFreq>
 8001398:	4602      	mov	r2, r0
 800139a:	4b05      	ldr	r3, [pc, #20]	@ (80013b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	0adb      	lsrs	r3, r3, #11
 80013a0:	f003 0307 	and.w	r3, r3, #7
 80013a4:	4903      	ldr	r1, [pc, #12]	@ (80013b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013a6:	5ccb      	ldrb	r3, [r1, r3]
 80013a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40021000 	.word	0x40021000
 80013b4:	08002f6c 	.word	0x08002f6c

080013b8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	220f      	movs	r2, #15
 80013c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013c8:	4b11      	ldr	r3, [pc, #68]	@ (8001410 <HAL_RCC_GetClockConfig+0x58>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f003 0203 	and.w	r2, r3, #3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80013d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <HAL_RCC_GetClockConfig+0x58>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80013e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001410 <HAL_RCC_GetClockConfig+0x58>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80013ec:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <HAL_RCC_GetClockConfig+0x58>)
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	08db      	lsrs	r3, r3, #3
 80013f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80013fa:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <HAL_RCC_GetClockConfig+0x5c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0207 	and.w	r2, r3, #7
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr
 8001410:	40021000 	.word	0x40021000
 8001414:	40022000 	.word	0x40022000

08001418 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001420:	4b0a      	ldr	r3, [pc, #40]	@ (800144c <RCC_Delay+0x34>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a0a      	ldr	r2, [pc, #40]	@ (8001450 <RCC_Delay+0x38>)
 8001426:	fba2 2303 	umull	r2, r3, r2, r3
 800142a:	0a5b      	lsrs	r3, r3, #9
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	fb02 f303 	mul.w	r3, r2, r3
 8001432:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001434:	bf00      	nop
  }
  while (Delay --);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	1e5a      	subs	r2, r3, #1
 800143a:	60fa      	str	r2, [r7, #12]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d1f9      	bne.n	8001434 <RCC_Delay+0x1c>
}
 8001440:	bf00      	nop
 8001442:	bf00      	nop
 8001444:	3714      	adds	r7, #20
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr
 800144c:	20000000 	.word	0x20000000
 8001450:	10624dd3 	.word	0x10624dd3

08001454 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e041      	b.n	80014ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b00      	cmp	r3, #0
 8001470:	d106      	bne.n	8001480 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2200      	movs	r2, #0
 8001476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f000 f839 	bl	80014f2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2202      	movs	r2, #2
 8001484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3304      	adds	r3, #4
 8001490:	4619      	mov	r1, r3
 8001492:	4610      	mov	r0, r2
 8001494:	f000 f99c 	bl	80017d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2201      	movs	r2, #1
 800149c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2201      	movs	r2, #1
 80014c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2201      	movs	r2, #1
 80014cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2201      	movs	r2, #1
 80014d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2201      	movs	r2, #1
 80014dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2201      	movs	r2, #1
 80014e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80014f2:	b480      	push	{r7}
 80014f4:	b083      	sub	sp, #12
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80014fa:	bf00      	nop
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	bc80      	pop	{r7}
 8001502:	4770      	bx	lr

08001504 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001512:	b2db      	uxtb	r3, r3
 8001514:	2b01      	cmp	r3, #1
 8001516:	d001      	beq.n	800151c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e03a      	b.n	8001592 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2202      	movs	r2, #2
 8001520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	68da      	ldr	r2, [r3, #12]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f042 0201 	orr.w	r2, r2, #1
 8001532:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a18      	ldr	r2, [pc, #96]	@ (800159c <HAL_TIM_Base_Start_IT+0x98>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d00e      	beq.n	800155c <HAL_TIM_Base_Start_IT+0x58>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001546:	d009      	beq.n	800155c <HAL_TIM_Base_Start_IT+0x58>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a14      	ldr	r2, [pc, #80]	@ (80015a0 <HAL_TIM_Base_Start_IT+0x9c>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d004      	beq.n	800155c <HAL_TIM_Base_Start_IT+0x58>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a13      	ldr	r2, [pc, #76]	@ (80015a4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d111      	bne.n	8001580 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2b06      	cmp	r3, #6
 800156c:	d010      	beq.n	8001590 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f042 0201 	orr.w	r2, r2, #1
 800157c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800157e:	e007      	b.n	8001590 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f042 0201 	orr.w	r2, r2, #1
 800158e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	40012c00 	.word	0x40012c00
 80015a0:	40000400 	.word	0x40000400
 80015a4:	40000800 	.word	0x40000800

080015a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	68db      	ldr	r3, [r3, #12]
 80015b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	691b      	ldr	r3, [r3, #16]
 80015be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d020      	beq.n	800160c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	f003 0302 	and.w	r3, r3, #2
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d01b      	beq.n	800160c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f06f 0202 	mvn.w	r2, #2
 80015dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2201      	movs	r2, #1
 80015e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	f003 0303 	and.w	r3, r3, #3
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d003      	beq.n	80015fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f000 f8d1 	bl	800179a <HAL_TIM_IC_CaptureCallback>
 80015f8:	e005      	b.n	8001606 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f000 f8c4 	bl	8001788 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f000 f8d3 	bl	80017ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	f003 0304 	and.w	r3, r3, #4
 8001612:	2b00      	cmp	r3, #0
 8001614:	d020      	beq.n	8001658 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	f003 0304 	and.w	r3, r3, #4
 800161c:	2b00      	cmp	r3, #0
 800161e:	d01b      	beq.n	8001658 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f06f 0204 	mvn.w	r2, #4
 8001628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2202      	movs	r2, #2
 800162e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	699b      	ldr	r3, [r3, #24]
 8001636:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f000 f8ab 	bl	800179a <HAL_TIM_IC_CaptureCallback>
 8001644:	e005      	b.n	8001652 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f000 f89e 	bl	8001788 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f000 f8ad 	bl	80017ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2200      	movs	r2, #0
 8001656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	f003 0308 	and.w	r3, r3, #8
 800165e:	2b00      	cmp	r3, #0
 8001660:	d020      	beq.n	80016a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	f003 0308 	and.w	r3, r3, #8
 8001668:	2b00      	cmp	r3, #0
 800166a:	d01b      	beq.n	80016a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f06f 0208 	mvn.w	r2, #8
 8001674:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2204      	movs	r2, #4
 800167a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	f003 0303 	and.w	r3, r3, #3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d003      	beq.n	8001692 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f000 f885 	bl	800179a <HAL_TIM_IC_CaptureCallback>
 8001690:	e005      	b.n	800169e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f000 f878 	bl	8001788 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f000 f887 	bl	80017ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2200      	movs	r2, #0
 80016a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	f003 0310 	and.w	r3, r3, #16
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d020      	beq.n	80016f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	f003 0310 	and.w	r3, r3, #16
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d01b      	beq.n	80016f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f06f 0210 	mvn.w	r2, #16
 80016c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2208      	movs	r2, #8
 80016c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d003      	beq.n	80016de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f000 f85f 	bl	800179a <HAL_TIM_IC_CaptureCallback>
 80016dc:	e005      	b.n	80016ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f000 f852 	bl	8001788 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f000 f861 	bl	80017ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2200      	movs	r2, #0
 80016ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d00c      	beq.n	8001714 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	f003 0301 	and.w	r3, r3, #1
 8001700:	2b00      	cmp	r3, #0
 8001702:	d007      	beq.n	8001714 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f06f 0201 	mvn.w	r2, #1
 800170c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7fe fe76 	bl	8000400 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800171a:	2b00      	cmp	r3, #0
 800171c:	d00c      	beq.n	8001738 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001724:	2b00      	cmp	r3, #0
 8001726:	d007      	beq.n	8001738 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f000 f8c3 	bl	80018be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800173e:	2b00      	cmp	r3, #0
 8001740:	d00c      	beq.n	800175c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001748:	2b00      	cmp	r3, #0
 800174a:	d007      	beq.n	800175c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f000 f831 	bl	80017be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	f003 0320 	and.w	r3, r3, #32
 8001762:	2b00      	cmp	r3, #0
 8001764:	d00c      	beq.n	8001780 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f003 0320 	and.w	r3, r3, #32
 800176c:	2b00      	cmp	r3, #0
 800176e:	d007      	beq.n	8001780 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f06f 0220 	mvn.w	r2, #32
 8001778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f000 f896 	bl	80018ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001780:	bf00      	nop
 8001782:	3710      	adds	r7, #16
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr

0800179a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800179a:	b480      	push	{r7}
 800179c:	b083      	sub	sp, #12
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bc80      	pop	{r7}
 80017aa:	4770      	bx	lr

080017ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr

080017be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80017be:	b480      	push	{r7}
 80017c0:	b083      	sub	sp, #12
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80017c6:	bf00      	nop
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr

080017d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b085      	sub	sp, #20
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4a2f      	ldr	r2, [pc, #188]	@ (80018a0 <TIM_Base_SetConfig+0xd0>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d00b      	beq.n	8001800 <TIM_Base_SetConfig+0x30>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017ee:	d007      	beq.n	8001800 <TIM_Base_SetConfig+0x30>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a2c      	ldr	r2, [pc, #176]	@ (80018a4 <TIM_Base_SetConfig+0xd4>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d003      	beq.n	8001800 <TIM_Base_SetConfig+0x30>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a2b      	ldr	r2, [pc, #172]	@ (80018a8 <TIM_Base_SetConfig+0xd8>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d108      	bne.n	8001812 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	68fa      	ldr	r2, [r7, #12]
 800180e:	4313      	orrs	r3, r2
 8001810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4a22      	ldr	r2, [pc, #136]	@ (80018a0 <TIM_Base_SetConfig+0xd0>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d00b      	beq.n	8001832 <TIM_Base_SetConfig+0x62>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001820:	d007      	beq.n	8001832 <TIM_Base_SetConfig+0x62>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a1f      	ldr	r2, [pc, #124]	@ (80018a4 <TIM_Base_SetConfig+0xd4>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d003      	beq.n	8001832 <TIM_Base_SetConfig+0x62>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a1e      	ldr	r2, [pc, #120]	@ (80018a8 <TIM_Base_SetConfig+0xd8>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d108      	bne.n	8001844 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001838:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	4313      	orrs	r3, r2
 8001842:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	4313      	orrs	r3, r2
 8001850:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	68fa      	ldr	r2, [r7, #12]
 8001856:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4a0d      	ldr	r2, [pc, #52]	@ (80018a0 <TIM_Base_SetConfig+0xd0>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d103      	bne.n	8001878 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	691a      	ldr	r2, [r3, #16]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2201      	movs	r2, #1
 800187c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	691b      	ldr	r3, [r3, #16]
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	2b00      	cmp	r3, #0
 8001888:	d005      	beq.n	8001896 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	f023 0201 	bic.w	r2, r3, #1
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	611a      	str	r2, [r3, #16]
  }
}
 8001896:	bf00      	nop
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	40012c00 	.word	0x40012c00
 80018a4:	40000400 	.word	0x40000400
 80018a8:	40000800 	.word	0x40000800

080018ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr

080018be <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80018be:	b480      	push	{r7}
 80018c0:	b083      	sub	sp, #12
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr

080018d0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80018de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018e2:	2b84      	cmp	r3, #132	@ 0x84
 80018e4:	d005      	beq.n	80018f2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80018e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	4413      	add	r3, r2
 80018ee:	3303      	adds	r3, #3
 80018f0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80018f2:	68fb      	ldr	r3, [r7, #12]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr

080018fe <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001902:	f000 faf7 	bl	8001ef4 <vTaskStartScheduler>
  
  return osOK;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	bd80      	pop	{r7, pc}

0800190c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800190c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800190e:	b089      	sub	sp, #36	@ 0x24
 8001910:	af04      	add	r7, sp, #16
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	695b      	ldr	r3, [r3, #20]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d020      	beq.n	8001960 <osThreadCreate+0x54>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d01c      	beq.n	8001960 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685c      	ldr	r4, [r3, #4]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	691e      	ldr	r6, [r3, #16]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff ffc9 	bl	80018d0 <makeFreeRtosPriority>
 800193e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	695b      	ldr	r3, [r3, #20]
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001948:	9202      	str	r2, [sp, #8]
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	9100      	str	r1, [sp, #0]
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	4632      	mov	r2, r6
 8001952:	4629      	mov	r1, r5
 8001954:	4620      	mov	r0, r4
 8001956:	f000 f8e8 	bl	8001b2a <xTaskCreateStatic>
 800195a:	4603      	mov	r3, r0
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	e01c      	b.n	800199a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685c      	ldr	r4, [r3, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800196c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ffab 	bl	80018d0 <makeFreeRtosPriority>
 800197a:	4602      	mov	r2, r0
 800197c:	f107 030c 	add.w	r3, r7, #12
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	9200      	str	r2, [sp, #0]
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	4632      	mov	r2, r6
 8001988:	4629      	mov	r1, r5
 800198a:	4620      	mov	r0, r4
 800198c:	f000 f92d 	bl	8001bea <xTaskCreate>
 8001990:	4603      	mov	r3, r0
 8001992:	2b01      	cmp	r3, #1
 8001994:	d001      	beq.n	800199a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001996:	2300      	movs	r3, #0
 8001998:	e000      	b.n	800199c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800199a:	68fb      	ldr	r3, [r7, #12]
}
 800199c:	4618      	mov	r0, r3
 800199e:	3714      	adds	r7, #20
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080019a4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <osDelay+0x16>
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	e000      	b.n	80019bc <osDelay+0x18>
 80019ba:	2301      	movs	r3, #1
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 fa63 	bl	8001e88 <vTaskDelay>
  
  return osOK;
 80019c2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f103 0208 	add.w	r2, r3, #8
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f04f 32ff 	mov.w	r2, #4294967295
 80019e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f103 0208 	add.w	r2, r3, #8
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f103 0208 	add.w	r2, r3, #8
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr

08001a0a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001a18:	bf00      	nop
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr

08001a22 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a22:	b480      	push	{r7}
 8001a24:	b085      	sub	sp, #20
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
 8001a2a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	68fa      	ldr	r2, [r7, #12]
 8001a36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	689a      	ldr	r2, [r3, #8]
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	683a      	ldr	r2, [r7, #0]
 8001a46:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	683a      	ldr	r2, [r7, #0]
 8001a4c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	687a      	ldr	r2, [r7, #4]
 8001a52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	1c5a      	adds	r2, r3, #1
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	601a      	str	r2, [r3, #0]
}
 8001a5e:	bf00      	nop
 8001a60:	3714      	adds	r7, #20
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr

08001a68 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a7e:	d103      	bne.n	8001a88 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	e00c      	b.n	8001aa2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	3308      	adds	r3, #8
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	e002      	b.n	8001a96 <vListInsert+0x2e>
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68ba      	ldr	r2, [r7, #8]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d2f6      	bcs.n	8001a90 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	685a      	ldr	r2, [r3, #4]
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	683a      	ldr	r2, [r7, #0]
 8001abc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	1c5a      	adds	r2, r3, #1
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	601a      	str	r2, [r3, #0]
}
 8001ace:	bf00      	nop
 8001ad0:	3714      	adds	r7, #20
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bc80      	pop	{r7}
 8001ad6:	4770      	bx	lr

08001ad8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	691b      	ldr	r3, [r3, #16]
 8001ae4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	6892      	ldr	r2, [r2, #8]
 8001aee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	6852      	ldr	r2, [r2, #4]
 8001af8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d103      	bne.n	8001b0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689a      	ldr	r2, [r3, #8]
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	1e5a      	subs	r2, r3, #1
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3714      	adds	r7, #20
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bc80      	pop	{r7}
 8001b28:	4770      	bx	lr

08001b2a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b08e      	sub	sp, #56	@ 0x38
 8001b2e:	af04      	add	r7, sp, #16
 8001b30:	60f8      	str	r0, [r7, #12]
 8001b32:	60b9      	str	r1, [r7, #8]
 8001b34:	607a      	str	r2, [r7, #4]
 8001b36:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d10b      	bne.n	8001b56 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b42:	f383 8811 	msr	BASEPRI, r3
 8001b46:	f3bf 8f6f 	isb	sy
 8001b4a:	f3bf 8f4f 	dsb	sy
 8001b4e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001b50:	bf00      	nop
 8001b52:	bf00      	nop
 8001b54:	e7fd      	b.n	8001b52 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d10b      	bne.n	8001b74 <xTaskCreateStatic+0x4a>
	__asm volatile
 8001b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b60:	f383 8811 	msr	BASEPRI, r3
 8001b64:	f3bf 8f6f 	isb	sy
 8001b68:	f3bf 8f4f 	dsb	sy
 8001b6c:	61fb      	str	r3, [r7, #28]
}
 8001b6e:	bf00      	nop
 8001b70:	bf00      	nop
 8001b72:	e7fd      	b.n	8001b70 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001b74:	23a0      	movs	r3, #160	@ 0xa0
 8001b76:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	2ba0      	cmp	r3, #160	@ 0xa0
 8001b7c:	d00b      	beq.n	8001b96 <xTaskCreateStatic+0x6c>
	__asm volatile
 8001b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b82:	f383 8811 	msr	BASEPRI, r3
 8001b86:	f3bf 8f6f 	isb	sy
 8001b8a:	f3bf 8f4f 	dsb	sy
 8001b8e:	61bb      	str	r3, [r7, #24]
}
 8001b90:	bf00      	nop
 8001b92:	bf00      	nop
 8001b94:	e7fd      	b.n	8001b92 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8001b96:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d01e      	beq.n	8001bdc <xTaskCreateStatic+0xb2>
 8001b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d01b      	beq.n	8001bdc <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ba6:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001baa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001bac:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	9303      	str	r3, [sp, #12]
 8001bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bbc:	9302      	str	r3, [sp, #8]
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	9301      	str	r3, [sp, #4]
 8001bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	68b9      	ldr	r1, [r7, #8]
 8001bce:	68f8      	ldr	r0, [r7, #12]
 8001bd0:	f000 f850 	bl	8001c74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001bd4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001bd6:	f000 f8ed 	bl	8001db4 <prvAddNewTaskToReadyList>
 8001bda:	e001      	b.n	8001be0 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001be0:	697b      	ldr	r3, [r7, #20]
	}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3728      	adds	r7, #40	@ 0x28
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b08c      	sub	sp, #48	@ 0x30
 8001bee:	af04      	add	r7, sp, #16
 8001bf0:	60f8      	str	r0, [r7, #12]
 8001bf2:	60b9      	str	r1, [r7, #8]
 8001bf4:	603b      	str	r3, [r7, #0]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001bfa:	88fb      	ldrh	r3, [r7, #6]
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f000 fe9e 	bl	8002940 <pvPortMalloc>
 8001c04:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d00e      	beq.n	8001c2a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001c0c:	20a0      	movs	r0, #160	@ 0xa0
 8001c0e:	f000 fe97 	bl	8002940 <pvPortMalloc>
 8001c12:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d003      	beq.n	8001c22 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c20:	e005      	b.n	8001c2e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001c22:	6978      	ldr	r0, [r7, #20]
 8001c24:	f000 ff5a 	bl	8002adc <vPortFree>
 8001c28:	e001      	b.n	8001c2e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d017      	beq.n	8001c64 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	2200      	movs	r2, #0
 8001c38:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001c3c:	88fa      	ldrh	r2, [r7, #6]
 8001c3e:	2300      	movs	r3, #0
 8001c40:	9303      	str	r3, [sp, #12]
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	9302      	str	r3, [sp, #8]
 8001c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c48:	9301      	str	r3, [sp, #4]
 8001c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c4c:	9300      	str	r3, [sp, #0]
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	68b9      	ldr	r1, [r7, #8]
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f000 f80e 	bl	8001c74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001c58:	69f8      	ldr	r0, [r7, #28]
 8001c5a:	f000 f8ab 	bl	8001db4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	61bb      	str	r3, [r7, #24]
 8001c62:	e002      	b.n	8001c6a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001c64:	f04f 33ff 	mov.w	r3, #4294967295
 8001c68:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001c6a:	69bb      	ldr	r3, [r7, #24]
	}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3720      	adds	r7, #32
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b088      	sub	sp, #32
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
 8001c80:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001c8c:	3b01      	subs	r3, #1
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	4413      	add	r3, r2
 8001c92:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	f023 0307 	bic.w	r3, r3, #7
 8001c9a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d00b      	beq.n	8001cbe <prvInitialiseNewTask+0x4a>
	__asm volatile
 8001ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001caa:	f383 8811 	msr	BASEPRI, r3
 8001cae:	f3bf 8f6f 	isb	sy
 8001cb2:	f3bf 8f4f 	dsb	sy
 8001cb6:	617b      	str	r3, [r7, #20]
}
 8001cb8:	bf00      	nop
 8001cba:	bf00      	nop
 8001cbc:	e7fd      	b.n	8001cba <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d01f      	beq.n	8001d04 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	61fb      	str	r3, [r7, #28]
 8001cc8:	e012      	b.n	8001cf0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001cca:	68ba      	ldr	r2, [r7, #8]
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	4413      	add	r3, r2
 8001cd0:	7819      	ldrb	r1, [r3, #0]
 8001cd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	3334      	adds	r3, #52	@ 0x34
 8001cda:	460a      	mov	r2, r1
 8001cdc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8001cde:	68ba      	ldr	r2, [r7, #8]
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d006      	beq.n	8001cf8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	3301      	adds	r3, #1
 8001cee:	61fb      	str	r3, [r7, #28]
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	2b0f      	cmp	r3, #15
 8001cf4:	d9e9      	bls.n	8001cca <prvInitialiseNewTask+0x56>
 8001cf6:	e000      	b.n	8001cfa <prvInitialiseNewTask+0x86>
			{
				break;
 8001cf8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d02:	e003      	b.n	8001d0c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d06:	2200      	movs	r2, #0
 8001d08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d0e:	2b06      	cmp	r3, #6
 8001d10:	d901      	bls.n	8001d16 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001d12:	2306      	movs	r3, #6
 8001d14:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d1a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d20:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d24:	2200      	movs	r2, #0
 8001d26:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d2a:	3304      	adds	r3, #4
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff fe6c 	bl	8001a0a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d34:	3318      	adds	r3, #24
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff fe67 	bl	8001a0a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d40:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d44:	f1c3 0207 	rsb	r2, r3, #7
 8001d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d4a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d50:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d54:	2200      	movs	r2, #0
 8001d56:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8001d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d64:	334c      	adds	r3, #76	@ 0x4c
 8001d66:	224c      	movs	r2, #76	@ 0x4c
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f000 ffd4 	bl	8002d18 <memset>
 8001d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d72:	4a0d      	ldr	r2, [pc, #52]	@ (8001da8 <prvInitialiseNewTask+0x134>)
 8001d74:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d78:	4a0c      	ldr	r2, [pc, #48]	@ (8001dac <prvInitialiseNewTask+0x138>)
 8001d7a:	655a      	str	r2, [r3, #84]	@ 0x54
 8001d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8001db0 <prvInitialiseNewTask+0x13c>)
 8001d80:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001d82:	683a      	ldr	r2, [r7, #0]
 8001d84:	68f9      	ldr	r1, [r7, #12]
 8001d86:	69b8      	ldr	r0, [r7, #24]
 8001d88:	f000 fc28 	bl	80025dc <pxPortInitialiseStack>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d90:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8001d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d002      	beq.n	8001d9e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001d9e:	bf00      	nop
 8001da0:	3720      	adds	r7, #32
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	200010c8 	.word	0x200010c8
 8001dac:	20001130 	.word	0x20001130
 8001db0:	20001198 	.word	0x20001198

08001db4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001dbc:	f000 fcfe 	bl	80027bc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001dc0:	4b2a      	ldr	r3, [pc, #168]	@ (8001e6c <prvAddNewTaskToReadyList+0xb8>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	4a29      	ldr	r2, [pc, #164]	@ (8001e6c <prvAddNewTaskToReadyList+0xb8>)
 8001dc8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001dca:	4b29      	ldr	r3, [pc, #164]	@ (8001e70 <prvAddNewTaskToReadyList+0xbc>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d109      	bne.n	8001de6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001dd2:	4a27      	ldr	r2, [pc, #156]	@ (8001e70 <prvAddNewTaskToReadyList+0xbc>)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001dd8:	4b24      	ldr	r3, [pc, #144]	@ (8001e6c <prvAddNewTaskToReadyList+0xb8>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d110      	bne.n	8001e02 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001de0:	f000 fad2 	bl	8002388 <prvInitialiseTaskLists>
 8001de4:	e00d      	b.n	8001e02 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001de6:	4b23      	ldr	r3, [pc, #140]	@ (8001e74 <prvAddNewTaskToReadyList+0xc0>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d109      	bne.n	8001e02 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001dee:	4b20      	ldr	r3, [pc, #128]	@ (8001e70 <prvAddNewTaskToReadyList+0xbc>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d802      	bhi.n	8001e02 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001dfc:	4a1c      	ldr	r2, [pc, #112]	@ (8001e70 <prvAddNewTaskToReadyList+0xbc>)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001e02:	4b1d      	ldr	r3, [pc, #116]	@ (8001e78 <prvAddNewTaskToReadyList+0xc4>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	3301      	adds	r3, #1
 8001e08:	4a1b      	ldr	r2, [pc, #108]	@ (8001e78 <prvAddNewTaskToReadyList+0xc4>)
 8001e0a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e10:	2201      	movs	r2, #1
 8001e12:	409a      	lsls	r2, r3
 8001e14:	4b19      	ldr	r3, [pc, #100]	@ (8001e7c <prvAddNewTaskToReadyList+0xc8>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	4a18      	ldr	r2, [pc, #96]	@ (8001e7c <prvAddNewTaskToReadyList+0xc8>)
 8001e1c:	6013      	str	r3, [r2, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e22:	4613      	mov	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4413      	add	r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	4a15      	ldr	r2, [pc, #84]	@ (8001e80 <prvAddNewTaskToReadyList+0xcc>)
 8001e2c:	441a      	add	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	3304      	adds	r3, #4
 8001e32:	4619      	mov	r1, r3
 8001e34:	4610      	mov	r0, r2
 8001e36:	f7ff fdf4 	bl	8001a22 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001e3a:	f000 fcef 	bl	800281c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e74 <prvAddNewTaskToReadyList+0xc0>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00e      	beq.n	8001e64 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001e46:	4b0a      	ldr	r3, [pc, #40]	@ (8001e70 <prvAddNewTaskToReadyList+0xbc>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d207      	bcs.n	8001e64 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001e54:	4b0b      	ldr	r3, [pc, #44]	@ (8001e84 <prvAddNewTaskToReadyList+0xd0>)
 8001e56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	f3bf 8f4f 	dsb	sy
 8001e60:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001e64:	bf00      	nop
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	20000474 	.word	0x20000474
 8001e70:	20000374 	.word	0x20000374
 8001e74:	20000480 	.word	0x20000480
 8001e78:	20000490 	.word	0x20000490
 8001e7c:	2000047c 	.word	0x2000047c
 8001e80:	20000378 	.word	0x20000378
 8001e84:	e000ed04 	.word	0xe000ed04

08001e88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d018      	beq.n	8001ecc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001e9a:	4b14      	ldr	r3, [pc, #80]	@ (8001eec <vTaskDelay+0x64>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d00b      	beq.n	8001eba <vTaskDelay+0x32>
	__asm volatile
 8001ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ea6:	f383 8811 	msr	BASEPRI, r3
 8001eaa:	f3bf 8f6f 	isb	sy
 8001eae:	f3bf 8f4f 	dsb	sy
 8001eb2:	60bb      	str	r3, [r7, #8]
}
 8001eb4:	bf00      	nop
 8001eb6:	bf00      	nop
 8001eb8:	e7fd      	b.n	8001eb6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8001eba:	f000 f885 	bl	8001fc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f000 fb25 	bl	8002510 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001ec6:	f000 f88d 	bl	8001fe4 <xTaskResumeAll>
 8001eca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d107      	bne.n	8001ee2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8001ed2:	4b07      	ldr	r3, [pc, #28]	@ (8001ef0 <vTaskDelay+0x68>)
 8001ed4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	f3bf 8f4f 	dsb	sy
 8001ede:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001ee2:	bf00      	nop
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	2000049c 	.word	0x2000049c
 8001ef0:	e000ed04 	.word	0xe000ed04

08001ef4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b08a      	sub	sp, #40	@ 0x28
 8001ef8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001f02:	463a      	mov	r2, r7
 8001f04:	1d39      	adds	r1, r7, #4
 8001f06:	f107 0308 	add.w	r3, r7, #8
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7fe f920 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001f10:	6839      	ldr	r1, [r7, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	68ba      	ldr	r2, [r7, #8]
 8001f16:	9202      	str	r2, [sp, #8]
 8001f18:	9301      	str	r3, [sp, #4]
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	9300      	str	r3, [sp, #0]
 8001f1e:	2300      	movs	r3, #0
 8001f20:	460a      	mov	r2, r1
 8001f22:	4921      	ldr	r1, [pc, #132]	@ (8001fa8 <vTaskStartScheduler+0xb4>)
 8001f24:	4821      	ldr	r0, [pc, #132]	@ (8001fac <vTaskStartScheduler+0xb8>)
 8001f26:	f7ff fe00 	bl	8001b2a <xTaskCreateStatic>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	4a20      	ldr	r2, [pc, #128]	@ (8001fb0 <vTaskStartScheduler+0xbc>)
 8001f2e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001f30:	4b1f      	ldr	r3, [pc, #124]	@ (8001fb0 <vTaskStartScheduler+0xbc>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d002      	beq.n	8001f3e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	617b      	str	r3, [r7, #20]
 8001f3c:	e001      	b.n	8001f42 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d11b      	bne.n	8001f80 <vTaskStartScheduler+0x8c>
	__asm volatile
 8001f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f4c:	f383 8811 	msr	BASEPRI, r3
 8001f50:	f3bf 8f6f 	isb	sy
 8001f54:	f3bf 8f4f 	dsb	sy
 8001f58:	613b      	str	r3, [r7, #16]
}
 8001f5a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8001f5c:	4b15      	ldr	r3, [pc, #84]	@ (8001fb4 <vTaskStartScheduler+0xc0>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	334c      	adds	r3, #76	@ 0x4c
 8001f62:	4a15      	ldr	r2, [pc, #84]	@ (8001fb8 <vTaskStartScheduler+0xc4>)
 8001f64:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001f66:	4b15      	ldr	r3, [pc, #84]	@ (8001fbc <vTaskStartScheduler+0xc8>)
 8001f68:	f04f 32ff 	mov.w	r2, #4294967295
 8001f6c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001f6e:	4b14      	ldr	r3, [pc, #80]	@ (8001fc0 <vTaskStartScheduler+0xcc>)
 8001f70:	2201      	movs	r2, #1
 8001f72:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001f74:	4b13      	ldr	r3, [pc, #76]	@ (8001fc4 <vTaskStartScheduler+0xd0>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001f7a:	f000 fbad 	bl	80026d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001f7e:	e00f      	b.n	8001fa0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f86:	d10b      	bne.n	8001fa0 <vTaskStartScheduler+0xac>
	__asm volatile
 8001f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f8c:	f383 8811 	msr	BASEPRI, r3
 8001f90:	f3bf 8f6f 	isb	sy
 8001f94:	f3bf 8f4f 	dsb	sy
 8001f98:	60fb      	str	r3, [r7, #12]
}
 8001f9a:	bf00      	nop
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <vTaskStartScheduler+0xa8>
}
 8001fa0:	bf00      	nop
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	08002f54 	.word	0x08002f54
 8001fac:	08002359 	.word	0x08002359
 8001fb0:	20000498 	.word	0x20000498
 8001fb4:	20000374 	.word	0x20000374
 8001fb8:	20000010 	.word	0x20000010
 8001fbc:	20000494 	.word	0x20000494
 8001fc0:	20000480 	.word	0x20000480
 8001fc4:	20000478 	.word	0x20000478

08001fc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001fcc:	4b04      	ldr	r3, [pc, #16]	@ (8001fe0 <vTaskSuspendAll+0x18>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	4a03      	ldr	r2, [pc, #12]	@ (8001fe0 <vTaskSuspendAll+0x18>)
 8001fd4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8001fd6:	bf00      	nop
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	2000049c 	.word	0x2000049c

08001fe4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001ff2:	4b42      	ldr	r3, [pc, #264]	@ (80020fc <xTaskResumeAll+0x118>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10b      	bne.n	8002012 <xTaskResumeAll+0x2e>
	__asm volatile
 8001ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ffe:	f383 8811 	msr	BASEPRI, r3
 8002002:	f3bf 8f6f 	isb	sy
 8002006:	f3bf 8f4f 	dsb	sy
 800200a:	603b      	str	r3, [r7, #0]
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	e7fd      	b.n	800200e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002012:	f000 fbd3 	bl	80027bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002016:	4b39      	ldr	r3, [pc, #228]	@ (80020fc <xTaskResumeAll+0x118>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	3b01      	subs	r3, #1
 800201c:	4a37      	ldr	r2, [pc, #220]	@ (80020fc <xTaskResumeAll+0x118>)
 800201e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002020:	4b36      	ldr	r3, [pc, #216]	@ (80020fc <xTaskResumeAll+0x118>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d161      	bne.n	80020ec <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002028:	4b35      	ldr	r3, [pc, #212]	@ (8002100 <xTaskResumeAll+0x11c>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d05d      	beq.n	80020ec <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002030:	e02e      	b.n	8002090 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002032:	4b34      	ldr	r3, [pc, #208]	@ (8002104 <xTaskResumeAll+0x120>)
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	3318      	adds	r3, #24
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff fd4a 	bl	8001ad8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	3304      	adds	r3, #4
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff fd45 	bl	8001ad8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002052:	2201      	movs	r2, #1
 8002054:	409a      	lsls	r2, r3
 8002056:	4b2c      	ldr	r3, [pc, #176]	@ (8002108 <xTaskResumeAll+0x124>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4313      	orrs	r3, r2
 800205c:	4a2a      	ldr	r2, [pc, #168]	@ (8002108 <xTaskResumeAll+0x124>)
 800205e:	6013      	str	r3, [r2, #0]
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002064:	4613      	mov	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	4413      	add	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4a27      	ldr	r2, [pc, #156]	@ (800210c <xTaskResumeAll+0x128>)
 800206e:	441a      	add	r2, r3
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	3304      	adds	r3, #4
 8002074:	4619      	mov	r1, r3
 8002076:	4610      	mov	r0, r2
 8002078:	f7ff fcd3 	bl	8001a22 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002080:	4b23      	ldr	r3, [pc, #140]	@ (8002110 <xTaskResumeAll+0x12c>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002086:	429a      	cmp	r2, r3
 8002088:	d302      	bcc.n	8002090 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800208a:	4b22      	ldr	r3, [pc, #136]	@ (8002114 <xTaskResumeAll+0x130>)
 800208c:	2201      	movs	r2, #1
 800208e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002090:	4b1c      	ldr	r3, [pc, #112]	@ (8002104 <xTaskResumeAll+0x120>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d1cc      	bne.n	8002032 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800209e:	f000 fa17 	bl	80024d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80020a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002118 <xTaskResumeAll+0x134>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d010      	beq.n	80020d0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80020ae:	f000 f837 	bl	8002120 <xTaskIncrementTick>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d002      	beq.n	80020be <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80020b8:	4b16      	ldr	r3, [pc, #88]	@ (8002114 <xTaskResumeAll+0x130>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3b01      	subs	r3, #1
 80020c2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1f1      	bne.n	80020ae <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80020ca:	4b13      	ldr	r3, [pc, #76]	@ (8002118 <xTaskResumeAll+0x134>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80020d0:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <xTaskResumeAll+0x130>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d009      	beq.n	80020ec <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80020d8:	2301      	movs	r3, #1
 80020da:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80020dc:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <xTaskResumeAll+0x138>)
 80020de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	f3bf 8f4f 	dsb	sy
 80020e8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80020ec:	f000 fb96 	bl	800281c <vPortExitCritical>

	return xAlreadyYielded;
 80020f0:	68bb      	ldr	r3, [r7, #8]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	2000049c 	.word	0x2000049c
 8002100:	20000474 	.word	0x20000474
 8002104:	20000434 	.word	0x20000434
 8002108:	2000047c 	.word	0x2000047c
 800210c:	20000378 	.word	0x20000378
 8002110:	20000374 	.word	0x20000374
 8002114:	20000488 	.word	0x20000488
 8002118:	20000484 	.word	0x20000484
 800211c:	e000ed04 	.word	0xe000ed04

08002120 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002126:	2300      	movs	r3, #0
 8002128:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800212a:	4b4f      	ldr	r3, [pc, #316]	@ (8002268 <xTaskIncrementTick+0x148>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2b00      	cmp	r3, #0
 8002130:	f040 808f 	bne.w	8002252 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002134:	4b4d      	ldr	r3, [pc, #308]	@ (800226c <xTaskIncrementTick+0x14c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	3301      	adds	r3, #1
 800213a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800213c:	4a4b      	ldr	r2, [pc, #300]	@ (800226c <xTaskIncrementTick+0x14c>)
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d121      	bne.n	800218c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002148:	4b49      	ldr	r3, [pc, #292]	@ (8002270 <xTaskIncrementTick+0x150>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d00b      	beq.n	800216a <xTaskIncrementTick+0x4a>
	__asm volatile
 8002152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002156:	f383 8811 	msr	BASEPRI, r3
 800215a:	f3bf 8f6f 	isb	sy
 800215e:	f3bf 8f4f 	dsb	sy
 8002162:	603b      	str	r3, [r7, #0]
}
 8002164:	bf00      	nop
 8002166:	bf00      	nop
 8002168:	e7fd      	b.n	8002166 <xTaskIncrementTick+0x46>
 800216a:	4b41      	ldr	r3, [pc, #260]	@ (8002270 <xTaskIncrementTick+0x150>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	4b40      	ldr	r3, [pc, #256]	@ (8002274 <xTaskIncrementTick+0x154>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a3e      	ldr	r2, [pc, #248]	@ (8002270 <xTaskIncrementTick+0x150>)
 8002176:	6013      	str	r3, [r2, #0]
 8002178:	4a3e      	ldr	r2, [pc, #248]	@ (8002274 <xTaskIncrementTick+0x154>)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6013      	str	r3, [r2, #0]
 800217e:	4b3e      	ldr	r3, [pc, #248]	@ (8002278 <xTaskIncrementTick+0x158>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	3301      	adds	r3, #1
 8002184:	4a3c      	ldr	r2, [pc, #240]	@ (8002278 <xTaskIncrementTick+0x158>)
 8002186:	6013      	str	r3, [r2, #0]
 8002188:	f000 f9a2 	bl	80024d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800218c:	4b3b      	ldr	r3, [pc, #236]	@ (800227c <xTaskIncrementTick+0x15c>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	429a      	cmp	r2, r3
 8002194:	d348      	bcc.n	8002228 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002196:	4b36      	ldr	r3, [pc, #216]	@ (8002270 <xTaskIncrementTick+0x150>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d104      	bne.n	80021aa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80021a0:	4b36      	ldr	r3, [pc, #216]	@ (800227c <xTaskIncrementTick+0x15c>)
 80021a2:	f04f 32ff 	mov.w	r2, #4294967295
 80021a6:	601a      	str	r2, [r3, #0]
					break;
 80021a8:	e03e      	b.n	8002228 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80021aa:	4b31      	ldr	r3, [pc, #196]	@ (8002270 <xTaskIncrementTick+0x150>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d203      	bcs.n	80021ca <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80021c2:	4a2e      	ldr	r2, [pc, #184]	@ (800227c <xTaskIncrementTick+0x15c>)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80021c8:	e02e      	b.n	8002228 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	3304      	adds	r3, #4
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff fc82 	bl	8001ad8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d004      	beq.n	80021e6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	3318      	adds	r3, #24
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff fc79 	bl	8001ad8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ea:	2201      	movs	r2, #1
 80021ec:	409a      	lsls	r2, r3
 80021ee:	4b24      	ldr	r3, [pc, #144]	@ (8002280 <xTaskIncrementTick+0x160>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	4a22      	ldr	r2, [pc, #136]	@ (8002280 <xTaskIncrementTick+0x160>)
 80021f6:	6013      	str	r3, [r2, #0]
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021fc:	4613      	mov	r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	4413      	add	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4a1f      	ldr	r2, [pc, #124]	@ (8002284 <xTaskIncrementTick+0x164>)
 8002206:	441a      	add	r2, r3
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	3304      	adds	r3, #4
 800220c:	4619      	mov	r1, r3
 800220e:	4610      	mov	r0, r2
 8002210:	f7ff fc07 	bl	8001a22 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002218:	4b1b      	ldr	r3, [pc, #108]	@ (8002288 <xTaskIncrementTick+0x168>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800221e:	429a      	cmp	r2, r3
 8002220:	d3b9      	bcc.n	8002196 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002222:	2301      	movs	r3, #1
 8002224:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002226:	e7b6      	b.n	8002196 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002228:	4b17      	ldr	r3, [pc, #92]	@ (8002288 <xTaskIncrementTick+0x168>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800222e:	4915      	ldr	r1, [pc, #84]	@ (8002284 <xTaskIncrementTick+0x164>)
 8002230:	4613      	mov	r3, r2
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	4413      	add	r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	440b      	add	r3, r1
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d901      	bls.n	8002244 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8002240:	2301      	movs	r3, #1
 8002242:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002244:	4b11      	ldr	r3, [pc, #68]	@ (800228c <xTaskIncrementTick+0x16c>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d007      	beq.n	800225c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800224c:	2301      	movs	r3, #1
 800224e:	617b      	str	r3, [r7, #20]
 8002250:	e004      	b.n	800225c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002252:	4b0f      	ldr	r3, [pc, #60]	@ (8002290 <xTaskIncrementTick+0x170>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	3301      	adds	r3, #1
 8002258:	4a0d      	ldr	r2, [pc, #52]	@ (8002290 <xTaskIncrementTick+0x170>)
 800225a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800225c:	697b      	ldr	r3, [r7, #20]
}
 800225e:	4618      	mov	r0, r3
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	2000049c 	.word	0x2000049c
 800226c:	20000478 	.word	0x20000478
 8002270:	2000042c 	.word	0x2000042c
 8002274:	20000430 	.word	0x20000430
 8002278:	2000048c 	.word	0x2000048c
 800227c:	20000494 	.word	0x20000494
 8002280:	2000047c 	.word	0x2000047c
 8002284:	20000378 	.word	0x20000378
 8002288:	20000374 	.word	0x20000374
 800228c:	20000488 	.word	0x20000488
 8002290:	20000484 	.word	0x20000484

08002294 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800229a:	4b29      	ldr	r3, [pc, #164]	@ (8002340 <vTaskSwitchContext+0xac>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80022a2:	4b28      	ldr	r3, [pc, #160]	@ (8002344 <vTaskSwitchContext+0xb0>)
 80022a4:	2201      	movs	r2, #1
 80022a6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80022a8:	e045      	b.n	8002336 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80022aa:	4b26      	ldr	r3, [pc, #152]	@ (8002344 <vTaskSwitchContext+0xb0>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80022b0:	4b25      	ldr	r3, [pc, #148]	@ (8002348 <vTaskSwitchContext+0xb4>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	fab3 f383 	clz	r3, r3
 80022bc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80022be:	7afb      	ldrb	r3, [r7, #11]
 80022c0:	f1c3 031f 	rsb	r3, r3, #31
 80022c4:	617b      	str	r3, [r7, #20]
 80022c6:	4921      	ldr	r1, [pc, #132]	@ (800234c <vTaskSwitchContext+0xb8>)
 80022c8:	697a      	ldr	r2, [r7, #20]
 80022ca:	4613      	mov	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	440b      	add	r3, r1
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10b      	bne.n	80022f2 <vTaskSwitchContext+0x5e>
	__asm volatile
 80022da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022de:	f383 8811 	msr	BASEPRI, r3
 80022e2:	f3bf 8f6f 	isb	sy
 80022e6:	f3bf 8f4f 	dsb	sy
 80022ea:	607b      	str	r3, [r7, #4]
}
 80022ec:	bf00      	nop
 80022ee:	bf00      	nop
 80022f0:	e7fd      	b.n	80022ee <vTaskSwitchContext+0x5a>
 80022f2:	697a      	ldr	r2, [r7, #20]
 80022f4:	4613      	mov	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	4413      	add	r3, r2
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	4a13      	ldr	r2, [pc, #76]	@ (800234c <vTaskSwitchContext+0xb8>)
 80022fe:	4413      	add	r3, r2
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	605a      	str	r2, [r3, #4]
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	3308      	adds	r3, #8
 8002314:	429a      	cmp	r2, r3
 8002316:	d104      	bne.n	8002322 <vTaskSwitchContext+0x8e>
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	605a      	str	r2, [r3, #4]
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	4a09      	ldr	r2, [pc, #36]	@ (8002350 <vTaskSwitchContext+0xbc>)
 800232a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800232c:	4b08      	ldr	r3, [pc, #32]	@ (8002350 <vTaskSwitchContext+0xbc>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	334c      	adds	r3, #76	@ 0x4c
 8002332:	4a08      	ldr	r2, [pc, #32]	@ (8002354 <vTaskSwitchContext+0xc0>)
 8002334:	6013      	str	r3, [r2, #0]
}
 8002336:	bf00      	nop
 8002338:	371c      	adds	r7, #28
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr
 8002340:	2000049c 	.word	0x2000049c
 8002344:	20000488 	.word	0x20000488
 8002348:	2000047c 	.word	0x2000047c
 800234c:	20000378 	.word	0x20000378
 8002350:	20000374 	.word	0x20000374
 8002354:	20000010 	.word	0x20000010

08002358 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002360:	f000 f852 	bl	8002408 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002364:	4b06      	ldr	r3, [pc, #24]	@ (8002380 <prvIdleTask+0x28>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d9f9      	bls.n	8002360 <prvIdleTask+0x8>
			{
				taskYIELD();
 800236c:	4b05      	ldr	r3, [pc, #20]	@ (8002384 <prvIdleTask+0x2c>)
 800236e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	f3bf 8f4f 	dsb	sy
 8002378:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800237c:	e7f0      	b.n	8002360 <prvIdleTask+0x8>
 800237e:	bf00      	nop
 8002380:	20000378 	.word	0x20000378
 8002384:	e000ed04 	.word	0xe000ed04

08002388 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800238e:	2300      	movs	r3, #0
 8002390:	607b      	str	r3, [r7, #4]
 8002392:	e00c      	b.n	80023ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	4613      	mov	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	4413      	add	r3, r2
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	4a12      	ldr	r2, [pc, #72]	@ (80023e8 <prvInitialiseTaskLists+0x60>)
 80023a0:	4413      	add	r3, r2
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7ff fb12 	bl	80019cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	3301      	adds	r3, #1
 80023ac:	607b      	str	r3, [r7, #4]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2b06      	cmp	r3, #6
 80023b2:	d9ef      	bls.n	8002394 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80023b4:	480d      	ldr	r0, [pc, #52]	@ (80023ec <prvInitialiseTaskLists+0x64>)
 80023b6:	f7ff fb09 	bl	80019cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80023ba:	480d      	ldr	r0, [pc, #52]	@ (80023f0 <prvInitialiseTaskLists+0x68>)
 80023bc:	f7ff fb06 	bl	80019cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80023c0:	480c      	ldr	r0, [pc, #48]	@ (80023f4 <prvInitialiseTaskLists+0x6c>)
 80023c2:	f7ff fb03 	bl	80019cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80023c6:	480c      	ldr	r0, [pc, #48]	@ (80023f8 <prvInitialiseTaskLists+0x70>)
 80023c8:	f7ff fb00 	bl	80019cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80023cc:	480b      	ldr	r0, [pc, #44]	@ (80023fc <prvInitialiseTaskLists+0x74>)
 80023ce:	f7ff fafd 	bl	80019cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80023d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002400 <prvInitialiseTaskLists+0x78>)
 80023d4:	4a05      	ldr	r2, [pc, #20]	@ (80023ec <prvInitialiseTaskLists+0x64>)
 80023d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80023d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002404 <prvInitialiseTaskLists+0x7c>)
 80023da:	4a05      	ldr	r2, [pc, #20]	@ (80023f0 <prvInitialiseTaskLists+0x68>)
 80023dc:	601a      	str	r2, [r3, #0]
}
 80023de:	bf00      	nop
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	20000378 	.word	0x20000378
 80023ec:	20000404 	.word	0x20000404
 80023f0:	20000418 	.word	0x20000418
 80023f4:	20000434 	.word	0x20000434
 80023f8:	20000448 	.word	0x20000448
 80023fc:	20000460 	.word	0x20000460
 8002400:	2000042c 	.word	0x2000042c
 8002404:	20000430 	.word	0x20000430

08002408 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800240e:	e019      	b.n	8002444 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002410:	f000 f9d4 	bl	80027bc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002414:	4b10      	ldr	r3, [pc, #64]	@ (8002458 <prvCheckTasksWaitingTermination+0x50>)
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	3304      	adds	r3, #4
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff fb59 	bl	8001ad8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002426:	4b0d      	ldr	r3, [pc, #52]	@ (800245c <prvCheckTasksWaitingTermination+0x54>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	3b01      	subs	r3, #1
 800242c:	4a0b      	ldr	r2, [pc, #44]	@ (800245c <prvCheckTasksWaitingTermination+0x54>)
 800242e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002430:	4b0b      	ldr	r3, [pc, #44]	@ (8002460 <prvCheckTasksWaitingTermination+0x58>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	3b01      	subs	r3, #1
 8002436:	4a0a      	ldr	r2, [pc, #40]	@ (8002460 <prvCheckTasksWaitingTermination+0x58>)
 8002438:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800243a:	f000 f9ef 	bl	800281c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 f810 	bl	8002464 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002444:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <prvCheckTasksWaitingTermination+0x58>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1e1      	bne.n	8002410 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800244c:	bf00      	nop
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000448 	.word	0x20000448
 800245c:	20000474 	.word	0x20000474
 8002460:	2000045c 	.word	0x2000045c

08002464 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	334c      	adds	r3, #76	@ 0x4c
 8002470:	4618      	mov	r0, r3
 8002472:	f000 fc59 	bl	8002d28 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800247c:	2b00      	cmp	r3, #0
 800247e:	d108      	bne.n	8002492 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002484:	4618      	mov	r0, r3
 8002486:	f000 fb29 	bl	8002adc <vPortFree>
				vPortFree( pxTCB );
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 fb26 	bl	8002adc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002490:	e019      	b.n	80024c6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8002498:	2b01      	cmp	r3, #1
 800249a:	d103      	bne.n	80024a4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 fb1d 	bl	8002adc <vPortFree>
	}
 80024a2:	e010      	b.n	80024c6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d00b      	beq.n	80024c6 <prvDeleteTCB+0x62>
	__asm volatile
 80024ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024b2:	f383 8811 	msr	BASEPRI, r3
 80024b6:	f3bf 8f6f 	isb	sy
 80024ba:	f3bf 8f4f 	dsb	sy
 80024be:	60fb      	str	r3, [r7, #12]
}
 80024c0:	bf00      	nop
 80024c2:	bf00      	nop
 80024c4:	e7fd      	b.n	80024c2 <prvDeleteTCB+0x5e>
	}
 80024c6:	bf00      	nop
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
	...

080024d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80024d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002508 <prvResetNextTaskUnblockTime+0x38>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d104      	bne.n	80024ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80024e0:	4b0a      	ldr	r3, [pc, #40]	@ (800250c <prvResetNextTaskUnblockTime+0x3c>)
 80024e2:	f04f 32ff 	mov.w	r2, #4294967295
 80024e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80024e8:	e008      	b.n	80024fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80024ea:	4b07      	ldr	r3, [pc, #28]	@ (8002508 <prvResetNextTaskUnblockTime+0x38>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	4a04      	ldr	r2, [pc, #16]	@ (800250c <prvResetNextTaskUnblockTime+0x3c>)
 80024fa:	6013      	str	r3, [r2, #0]
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	2000042c 	.word	0x2000042c
 800250c:	20000494 	.word	0x20000494

08002510 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800251a:	4b29      	ldr	r3, [pc, #164]	@ (80025c0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002520:	4b28      	ldr	r3, [pc, #160]	@ (80025c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	3304      	adds	r3, #4
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff fad6 	bl	8001ad8 <uxListRemove>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10b      	bne.n	800254a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002532:	4b24      	ldr	r3, [pc, #144]	@ (80025c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002538:	2201      	movs	r2, #1
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	43da      	mvns	r2, r3
 8002540:	4b21      	ldr	r3, [pc, #132]	@ (80025c8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4013      	ands	r3, r2
 8002546:	4a20      	ldr	r2, [pc, #128]	@ (80025c8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002548:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002550:	d10a      	bne.n	8002568 <prvAddCurrentTaskToDelayedList+0x58>
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d007      	beq.n	8002568 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002558:	4b1a      	ldr	r3, [pc, #104]	@ (80025c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	3304      	adds	r3, #4
 800255e:	4619      	mov	r1, r3
 8002560:	481a      	ldr	r0, [pc, #104]	@ (80025cc <prvAddCurrentTaskToDelayedList+0xbc>)
 8002562:	f7ff fa5e 	bl	8001a22 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002566:	e026      	b.n	80025b6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4413      	add	r3, r2
 800256e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002570:	4b14      	ldr	r3, [pc, #80]	@ (80025c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68ba      	ldr	r2, [r7, #8]
 8002576:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002578:	68ba      	ldr	r2, [r7, #8]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	429a      	cmp	r2, r3
 800257e:	d209      	bcs.n	8002594 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002580:	4b13      	ldr	r3, [pc, #76]	@ (80025d0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	4b0f      	ldr	r3, [pc, #60]	@ (80025c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	3304      	adds	r3, #4
 800258a:	4619      	mov	r1, r3
 800258c:	4610      	mov	r0, r2
 800258e:	f7ff fa6b 	bl	8001a68 <vListInsert>
}
 8002592:	e010      	b.n	80025b6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002594:	4b0f      	ldr	r3, [pc, #60]	@ (80025d4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	4b0a      	ldr	r3, [pc, #40]	@ (80025c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	3304      	adds	r3, #4
 800259e:	4619      	mov	r1, r3
 80025a0:	4610      	mov	r0, r2
 80025a2:	f7ff fa61 	bl	8001a68 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80025a6:	4b0c      	ldr	r3, [pc, #48]	@ (80025d8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d202      	bcs.n	80025b6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80025b0:	4a09      	ldr	r2, [pc, #36]	@ (80025d8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	6013      	str	r3, [r2, #0]
}
 80025b6:	bf00      	nop
 80025b8:	3710      	adds	r7, #16
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	20000478 	.word	0x20000478
 80025c4:	20000374 	.word	0x20000374
 80025c8:	2000047c 	.word	0x2000047c
 80025cc:	20000460 	.word	0x20000460
 80025d0:	20000430 	.word	0x20000430
 80025d4:	2000042c 	.word	0x2000042c
 80025d8:	20000494 	.word	0x20000494

080025dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	3b04      	subs	r3, #4
 80025ec:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80025f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	3b04      	subs	r3, #4
 80025fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	f023 0201 	bic.w	r2, r3, #1
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	3b04      	subs	r3, #4
 800260a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800260c:	4a08      	ldr	r2, [pc, #32]	@ (8002630 <pxPortInitialiseStack+0x54>)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	3b14      	subs	r3, #20
 8002616:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	3b20      	subs	r3, #32
 8002622:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002624:	68fb      	ldr	r3, [r7, #12]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr
 8002630:	08002635 	.word	0x08002635

08002634 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800263a:	2300      	movs	r3, #0
 800263c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800263e:	4b12      	ldr	r3, [pc, #72]	@ (8002688 <prvTaskExitError+0x54>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002646:	d00b      	beq.n	8002660 <prvTaskExitError+0x2c>
	__asm volatile
 8002648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800264c:	f383 8811 	msr	BASEPRI, r3
 8002650:	f3bf 8f6f 	isb	sy
 8002654:	f3bf 8f4f 	dsb	sy
 8002658:	60fb      	str	r3, [r7, #12]
}
 800265a:	bf00      	nop
 800265c:	bf00      	nop
 800265e:	e7fd      	b.n	800265c <prvTaskExitError+0x28>
	__asm volatile
 8002660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002664:	f383 8811 	msr	BASEPRI, r3
 8002668:	f3bf 8f6f 	isb	sy
 800266c:	f3bf 8f4f 	dsb	sy
 8002670:	60bb      	str	r3, [r7, #8]
}
 8002672:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002674:	bf00      	nop
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d0fc      	beq.n	8002676 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800267c:	bf00      	nop
 800267e:	bf00      	nop
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	bc80      	pop	{r7}
 8002686:	4770      	bx	lr
 8002688:	2000000c 	.word	0x2000000c
 800268c:	00000000 	.word	0x00000000

08002690 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002690:	4b07      	ldr	r3, [pc, #28]	@ (80026b0 <pxCurrentTCBConst2>)
 8002692:	6819      	ldr	r1, [r3, #0]
 8002694:	6808      	ldr	r0, [r1, #0]
 8002696:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800269a:	f380 8809 	msr	PSP, r0
 800269e:	f3bf 8f6f 	isb	sy
 80026a2:	f04f 0000 	mov.w	r0, #0
 80026a6:	f380 8811 	msr	BASEPRI, r0
 80026aa:	f04e 0e0d 	orr.w	lr, lr, #13
 80026ae:	4770      	bx	lr

080026b0 <pxCurrentTCBConst2>:
 80026b0:	20000374 	.word	0x20000374
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80026b4:	bf00      	nop
 80026b6:	bf00      	nop

080026b8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80026b8:	4806      	ldr	r0, [pc, #24]	@ (80026d4 <prvPortStartFirstTask+0x1c>)
 80026ba:	6800      	ldr	r0, [r0, #0]
 80026bc:	6800      	ldr	r0, [r0, #0]
 80026be:	f380 8808 	msr	MSP, r0
 80026c2:	b662      	cpsie	i
 80026c4:	b661      	cpsie	f
 80026c6:	f3bf 8f4f 	dsb	sy
 80026ca:	f3bf 8f6f 	isb	sy
 80026ce:	df00      	svc	0
 80026d0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80026d2:	bf00      	nop
 80026d4:	e000ed08 	.word	0xe000ed08

080026d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80026de:	4b32      	ldr	r3, [pc, #200]	@ (80027a8 <xPortStartScheduler+0xd0>)
 80026e0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	22ff      	movs	r2, #255	@ 0xff
 80026ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80026f8:	78fb      	ldrb	r3, [r7, #3]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002700:	b2da      	uxtb	r2, r3
 8002702:	4b2a      	ldr	r3, [pc, #168]	@ (80027ac <xPortStartScheduler+0xd4>)
 8002704:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002706:	4b2a      	ldr	r3, [pc, #168]	@ (80027b0 <xPortStartScheduler+0xd8>)
 8002708:	2207      	movs	r2, #7
 800270a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800270c:	e009      	b.n	8002722 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800270e:	4b28      	ldr	r3, [pc, #160]	@ (80027b0 <xPortStartScheduler+0xd8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	3b01      	subs	r3, #1
 8002714:	4a26      	ldr	r2, [pc, #152]	@ (80027b0 <xPortStartScheduler+0xd8>)
 8002716:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002718:	78fb      	ldrb	r3, [r7, #3]
 800271a:	b2db      	uxtb	r3, r3
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	b2db      	uxtb	r3, r3
 8002720:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002722:	78fb      	ldrb	r3, [r7, #3]
 8002724:	b2db      	uxtb	r3, r3
 8002726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800272a:	2b80      	cmp	r3, #128	@ 0x80
 800272c:	d0ef      	beq.n	800270e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800272e:	4b20      	ldr	r3, [pc, #128]	@ (80027b0 <xPortStartScheduler+0xd8>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f1c3 0307 	rsb	r3, r3, #7
 8002736:	2b04      	cmp	r3, #4
 8002738:	d00b      	beq.n	8002752 <xPortStartScheduler+0x7a>
	__asm volatile
 800273a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800273e:	f383 8811 	msr	BASEPRI, r3
 8002742:	f3bf 8f6f 	isb	sy
 8002746:	f3bf 8f4f 	dsb	sy
 800274a:	60bb      	str	r3, [r7, #8]
}
 800274c:	bf00      	nop
 800274e:	bf00      	nop
 8002750:	e7fd      	b.n	800274e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002752:	4b17      	ldr	r3, [pc, #92]	@ (80027b0 <xPortStartScheduler+0xd8>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	021b      	lsls	r3, r3, #8
 8002758:	4a15      	ldr	r2, [pc, #84]	@ (80027b0 <xPortStartScheduler+0xd8>)
 800275a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800275c:	4b14      	ldr	r3, [pc, #80]	@ (80027b0 <xPortStartScheduler+0xd8>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002764:	4a12      	ldr	r2, [pc, #72]	@ (80027b0 <xPortStartScheduler+0xd8>)
 8002766:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	b2da      	uxtb	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002770:	4b10      	ldr	r3, [pc, #64]	@ (80027b4 <xPortStartScheduler+0xdc>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a0f      	ldr	r2, [pc, #60]	@ (80027b4 <xPortStartScheduler+0xdc>)
 8002776:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800277a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800277c:	4b0d      	ldr	r3, [pc, #52]	@ (80027b4 <xPortStartScheduler+0xdc>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a0c      	ldr	r2, [pc, #48]	@ (80027b4 <xPortStartScheduler+0xdc>)
 8002782:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002786:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002788:	f000 f8b8 	bl	80028fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800278c:	4b0a      	ldr	r3, [pc, #40]	@ (80027b8 <xPortStartScheduler+0xe0>)
 800278e:	2200      	movs	r2, #0
 8002790:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002792:	f7ff ff91 	bl	80026b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002796:	f7ff fd7d 	bl	8002294 <vTaskSwitchContext>
	prvTaskExitError();
 800279a:	f7ff ff4b 	bl	8002634 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3710      	adds	r7, #16
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	e000e400 	.word	0xe000e400
 80027ac:	200004a0 	.word	0x200004a0
 80027b0:	200004a4 	.word	0x200004a4
 80027b4:	e000ed20 	.word	0xe000ed20
 80027b8:	2000000c 	.word	0x2000000c

080027bc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
	__asm volatile
 80027c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027c6:	f383 8811 	msr	BASEPRI, r3
 80027ca:	f3bf 8f6f 	isb	sy
 80027ce:	f3bf 8f4f 	dsb	sy
 80027d2:	607b      	str	r3, [r7, #4]
}
 80027d4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80027d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002814 <vPortEnterCritical+0x58>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	3301      	adds	r3, #1
 80027dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002814 <vPortEnterCritical+0x58>)
 80027de:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80027e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002814 <vPortEnterCritical+0x58>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d110      	bne.n	800280a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80027e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002818 <vPortEnterCritical+0x5c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00b      	beq.n	800280a <vPortEnterCritical+0x4e>
	__asm volatile
 80027f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027f6:	f383 8811 	msr	BASEPRI, r3
 80027fa:	f3bf 8f6f 	isb	sy
 80027fe:	f3bf 8f4f 	dsb	sy
 8002802:	603b      	str	r3, [r7, #0]
}
 8002804:	bf00      	nop
 8002806:	bf00      	nop
 8002808:	e7fd      	b.n	8002806 <vPortEnterCritical+0x4a>
	}
}
 800280a:	bf00      	nop
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr
 8002814:	2000000c 	.word	0x2000000c
 8002818:	e000ed04 	.word	0xe000ed04

0800281c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002822:	4b12      	ldr	r3, [pc, #72]	@ (800286c <vPortExitCritical+0x50>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d10b      	bne.n	8002842 <vPortExitCritical+0x26>
	__asm volatile
 800282a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800282e:	f383 8811 	msr	BASEPRI, r3
 8002832:	f3bf 8f6f 	isb	sy
 8002836:	f3bf 8f4f 	dsb	sy
 800283a:	607b      	str	r3, [r7, #4]
}
 800283c:	bf00      	nop
 800283e:	bf00      	nop
 8002840:	e7fd      	b.n	800283e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002842:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <vPortExitCritical+0x50>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	3b01      	subs	r3, #1
 8002848:	4a08      	ldr	r2, [pc, #32]	@ (800286c <vPortExitCritical+0x50>)
 800284a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800284c:	4b07      	ldr	r3, [pc, #28]	@ (800286c <vPortExitCritical+0x50>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d105      	bne.n	8002860 <vPortExitCritical+0x44>
 8002854:	2300      	movs	r3, #0
 8002856:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800285e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002860:	bf00      	nop
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	2000000c 	.word	0x2000000c

08002870 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002870:	f3ef 8009 	mrs	r0, PSP
 8002874:	f3bf 8f6f 	isb	sy
 8002878:	4b0d      	ldr	r3, [pc, #52]	@ (80028b0 <pxCurrentTCBConst>)
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002880:	6010      	str	r0, [r2, #0]
 8002882:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002886:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800288a:	f380 8811 	msr	BASEPRI, r0
 800288e:	f7ff fd01 	bl	8002294 <vTaskSwitchContext>
 8002892:	f04f 0000 	mov.w	r0, #0
 8002896:	f380 8811 	msr	BASEPRI, r0
 800289a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800289e:	6819      	ldr	r1, [r3, #0]
 80028a0:	6808      	ldr	r0, [r1, #0]
 80028a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80028a6:	f380 8809 	msr	PSP, r0
 80028aa:	f3bf 8f6f 	isb	sy
 80028ae:	4770      	bx	lr

080028b0 <pxCurrentTCBConst>:
 80028b0:	20000374 	.word	0x20000374
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80028b4:	bf00      	nop
 80028b6:	bf00      	nop

080028b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
	__asm volatile
 80028be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028c2:	f383 8811 	msr	BASEPRI, r3
 80028c6:	f3bf 8f6f 	isb	sy
 80028ca:	f3bf 8f4f 	dsb	sy
 80028ce:	607b      	str	r3, [r7, #4]
}
 80028d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80028d2:	f7ff fc25 	bl	8002120 <xTaskIncrementTick>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d003      	beq.n	80028e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80028dc:	4b06      	ldr	r3, [pc, #24]	@ (80028f8 <SysTick_Handler+0x40>)
 80028de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028e2:	601a      	str	r2, [r3, #0]
 80028e4:	2300      	movs	r3, #0
 80028e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	f383 8811 	msr	BASEPRI, r3
}
 80028ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80028f0:	bf00      	nop
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	e000ed04 	.word	0xe000ed04

080028fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002900:	4b0a      	ldr	r3, [pc, #40]	@ (800292c <vPortSetupTimerInterrupt+0x30>)
 8002902:	2200      	movs	r2, #0
 8002904:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002906:	4b0a      	ldr	r3, [pc, #40]	@ (8002930 <vPortSetupTimerInterrupt+0x34>)
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800290c:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <vPortSetupTimerInterrupt+0x38>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a09      	ldr	r2, [pc, #36]	@ (8002938 <vPortSetupTimerInterrupt+0x3c>)
 8002912:	fba2 2303 	umull	r2, r3, r2, r3
 8002916:	099b      	lsrs	r3, r3, #6
 8002918:	4a08      	ldr	r2, [pc, #32]	@ (800293c <vPortSetupTimerInterrupt+0x40>)
 800291a:	3b01      	subs	r3, #1
 800291c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800291e:	4b03      	ldr	r3, [pc, #12]	@ (800292c <vPortSetupTimerInterrupt+0x30>)
 8002920:	2207      	movs	r2, #7
 8002922:	601a      	str	r2, [r3, #0]
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr
 800292c:	e000e010 	.word	0xe000e010
 8002930:	e000e018 	.word	0xe000e018
 8002934:	20000000 	.word	0x20000000
 8002938:	10624dd3 	.word	0x10624dd3
 800293c:	e000e014 	.word	0xe000e014

08002940 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b08a      	sub	sp, #40	@ 0x28
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002948:	2300      	movs	r3, #0
 800294a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800294c:	f7ff fb3c 	bl	8001fc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002950:	4b5c      	ldr	r3, [pc, #368]	@ (8002ac4 <pvPortMalloc+0x184>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d101      	bne.n	800295c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002958:	f000 f924 	bl	8002ba4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800295c:	4b5a      	ldr	r3, [pc, #360]	@ (8002ac8 <pvPortMalloc+0x188>)
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4013      	ands	r3, r2
 8002964:	2b00      	cmp	r3, #0
 8002966:	f040 8095 	bne.w	8002a94 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d01e      	beq.n	80029ae <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002970:	2208      	movs	r2, #8
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4413      	add	r3, r2
 8002976:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f003 0307 	and.w	r3, r3, #7
 800297e:	2b00      	cmp	r3, #0
 8002980:	d015      	beq.n	80029ae <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f023 0307 	bic.w	r3, r3, #7
 8002988:	3308      	adds	r3, #8
 800298a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00b      	beq.n	80029ae <pvPortMalloc+0x6e>
	__asm volatile
 8002996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800299a:	f383 8811 	msr	BASEPRI, r3
 800299e:	f3bf 8f6f 	isb	sy
 80029a2:	f3bf 8f4f 	dsb	sy
 80029a6:	617b      	str	r3, [r7, #20]
}
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
 80029ac:	e7fd      	b.n	80029aa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d06f      	beq.n	8002a94 <pvPortMalloc+0x154>
 80029b4:	4b45      	ldr	r3, [pc, #276]	@ (8002acc <pvPortMalloc+0x18c>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d86a      	bhi.n	8002a94 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80029be:	4b44      	ldr	r3, [pc, #272]	@ (8002ad0 <pvPortMalloc+0x190>)
 80029c0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80029c2:	4b43      	ldr	r3, [pc, #268]	@ (8002ad0 <pvPortMalloc+0x190>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80029c8:	e004      	b.n	80029d4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80029ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029cc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80029ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80029d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d903      	bls.n	80029e6 <pvPortMalloc+0xa6>
 80029de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1f1      	bne.n	80029ca <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80029e6:	4b37      	ldr	r3, [pc, #220]	@ (8002ac4 <pvPortMalloc+0x184>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d051      	beq.n	8002a94 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80029f0:	6a3b      	ldr	r3, [r7, #32]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2208      	movs	r2, #8
 80029f6:	4413      	add	r3, r2
 80029f8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80029fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	6a3b      	ldr	r3, [r7, #32]
 8002a00:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a04:	685a      	ldr	r2, [r3, #4]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	1ad2      	subs	r2, r2, r3
 8002a0a:	2308      	movs	r3, #8
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d920      	bls.n	8002a54 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4413      	add	r3, r2
 8002a18:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	f003 0307 	and.w	r3, r3, #7
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d00b      	beq.n	8002a3c <pvPortMalloc+0xfc>
	__asm volatile
 8002a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a28:	f383 8811 	msr	BASEPRI, r3
 8002a2c:	f3bf 8f6f 	isb	sy
 8002a30:	f3bf 8f4f 	dsb	sy
 8002a34:	613b      	str	r3, [r7, #16]
}
 8002a36:	bf00      	nop
 8002a38:	bf00      	nop
 8002a3a:	e7fd      	b.n	8002a38 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	1ad2      	subs	r2, r2, r3
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002a4e:	69b8      	ldr	r0, [r7, #24]
 8002a50:	f000 f90a 	bl	8002c68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002a54:	4b1d      	ldr	r3, [pc, #116]	@ (8002acc <pvPortMalloc+0x18c>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	4a1b      	ldr	r2, [pc, #108]	@ (8002acc <pvPortMalloc+0x18c>)
 8002a60:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002a62:	4b1a      	ldr	r3, [pc, #104]	@ (8002acc <pvPortMalloc+0x18c>)
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad4 <pvPortMalloc+0x194>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d203      	bcs.n	8002a76 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002a6e:	4b17      	ldr	r3, [pc, #92]	@ (8002acc <pvPortMalloc+0x18c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a18      	ldr	r2, [pc, #96]	@ (8002ad4 <pvPortMalloc+0x194>)
 8002a74:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	4b13      	ldr	r3, [pc, #76]	@ (8002ac8 <pvPortMalloc+0x188>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a82:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a86:	2200      	movs	r2, #0
 8002a88:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8002a8a:	4b13      	ldr	r3, [pc, #76]	@ (8002ad8 <pvPortMalloc+0x198>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	4a11      	ldr	r2, [pc, #68]	@ (8002ad8 <pvPortMalloc+0x198>)
 8002a92:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002a94:	f7ff faa6 	bl	8001fe4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	f003 0307 	and.w	r3, r3, #7
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00b      	beq.n	8002aba <pvPortMalloc+0x17a>
	__asm volatile
 8002aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002aa6:	f383 8811 	msr	BASEPRI, r3
 8002aaa:	f3bf 8f6f 	isb	sy
 8002aae:	f3bf 8f4f 	dsb	sy
 8002ab2:	60fb      	str	r3, [r7, #12]
}
 8002ab4:	bf00      	nop
 8002ab6:	bf00      	nop
 8002ab8:	e7fd      	b.n	8002ab6 <pvPortMalloc+0x176>
	return pvReturn;
 8002aba:	69fb      	ldr	r3, [r7, #28]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3728      	adds	r7, #40	@ 0x28
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	200010b0 	.word	0x200010b0
 8002ac8:	200010c4 	.word	0x200010c4
 8002acc:	200010b4 	.word	0x200010b4
 8002ad0:	200010a8 	.word	0x200010a8
 8002ad4:	200010b8 	.word	0x200010b8
 8002ad8:	200010bc 	.word	0x200010bc

08002adc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d04f      	beq.n	8002b8e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002aee:	2308      	movs	r3, #8
 8002af0:	425b      	negs	r3, r3
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	4413      	add	r3, r2
 8002af6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	685a      	ldr	r2, [r3, #4]
 8002b00:	4b25      	ldr	r3, [pc, #148]	@ (8002b98 <vPortFree+0xbc>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4013      	ands	r3, r2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d10b      	bne.n	8002b22 <vPortFree+0x46>
	__asm volatile
 8002b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b0e:	f383 8811 	msr	BASEPRI, r3
 8002b12:	f3bf 8f6f 	isb	sy
 8002b16:	f3bf 8f4f 	dsb	sy
 8002b1a:	60fb      	str	r3, [r7, #12]
}
 8002b1c:	bf00      	nop
 8002b1e:	bf00      	nop
 8002b20:	e7fd      	b.n	8002b1e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00b      	beq.n	8002b42 <vPortFree+0x66>
	__asm volatile
 8002b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b2e:	f383 8811 	msr	BASEPRI, r3
 8002b32:	f3bf 8f6f 	isb	sy
 8002b36:	f3bf 8f4f 	dsb	sy
 8002b3a:	60bb      	str	r3, [r7, #8]
}
 8002b3c:	bf00      	nop
 8002b3e:	bf00      	nop
 8002b40:	e7fd      	b.n	8002b3e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	685a      	ldr	r2, [r3, #4]
 8002b46:	4b14      	ldr	r3, [pc, #80]	@ (8002b98 <vPortFree+0xbc>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d01e      	beq.n	8002b8e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d11a      	bne.n	8002b8e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b98 <vPortFree+0xbc>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	43db      	mvns	r3, r3
 8002b62:	401a      	ands	r2, r3
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002b68:	f7ff fa2e 	bl	8001fc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	4b0a      	ldr	r3, [pc, #40]	@ (8002b9c <vPortFree+0xc0>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4413      	add	r3, r2
 8002b76:	4a09      	ldr	r2, [pc, #36]	@ (8002b9c <vPortFree+0xc0>)
 8002b78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002b7a:	6938      	ldr	r0, [r7, #16]
 8002b7c:	f000 f874 	bl	8002c68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002b80:	4b07      	ldr	r3, [pc, #28]	@ (8002ba0 <vPortFree+0xc4>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	3301      	adds	r3, #1
 8002b86:	4a06      	ldr	r2, [pc, #24]	@ (8002ba0 <vPortFree+0xc4>)
 8002b88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002b8a:	f7ff fa2b 	bl	8001fe4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002b8e:	bf00      	nop
 8002b90:	3718      	adds	r7, #24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	200010c4 	.word	0x200010c4
 8002b9c:	200010b4 	.word	0x200010b4
 8002ba0:	200010c0 	.word	0x200010c0

08002ba4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002baa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002bae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002bb0:	4b27      	ldr	r3, [pc, #156]	@ (8002c50 <prvHeapInit+0xac>)
 8002bb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f003 0307 	and.w	r3, r3, #7
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d00c      	beq.n	8002bd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	3307      	adds	r3, #7
 8002bc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f023 0307 	bic.w	r3, r3, #7
 8002bca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002bcc:	68ba      	ldr	r2, [r7, #8]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	4a1f      	ldr	r2, [pc, #124]	@ (8002c50 <prvHeapInit+0xac>)
 8002bd4:	4413      	add	r3, r2
 8002bd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8002c54 <prvHeapInit+0xb0>)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002be2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c54 <prvHeapInit+0xb0>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	4413      	add	r3, r2
 8002bee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002bf0:	2208      	movs	r2, #8
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	1a9b      	subs	r3, r3, r2
 8002bf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f023 0307 	bic.w	r3, r3, #7
 8002bfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	4a15      	ldr	r2, [pc, #84]	@ (8002c58 <prvHeapInit+0xb4>)
 8002c04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002c06:	4b14      	ldr	r3, [pc, #80]	@ (8002c58 <prvHeapInit+0xb4>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002c0e:	4b12      	ldr	r3, [pc, #72]	@ (8002c58 <prvHeapInit+0xb4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2200      	movs	r2, #0
 8002c14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	1ad2      	subs	r2, r2, r3
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002c24:	4b0c      	ldr	r3, [pc, #48]	@ (8002c58 <prvHeapInit+0xb4>)
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	4a0a      	ldr	r2, [pc, #40]	@ (8002c5c <prvHeapInit+0xb8>)
 8002c32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	4a09      	ldr	r2, [pc, #36]	@ (8002c60 <prvHeapInit+0xbc>)
 8002c3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002c3c:	4b09      	ldr	r3, [pc, #36]	@ (8002c64 <prvHeapInit+0xc0>)
 8002c3e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002c42:	601a      	str	r2, [r3, #0]
}
 8002c44:	bf00      	nop
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bc80      	pop	{r7}
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	200004a8 	.word	0x200004a8
 8002c54:	200010a8 	.word	0x200010a8
 8002c58:	200010b0 	.word	0x200010b0
 8002c5c:	200010b8 	.word	0x200010b8
 8002c60:	200010b4 	.word	0x200010b4
 8002c64:	200010c4 	.word	0x200010c4

08002c68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002c70:	4b27      	ldr	r3, [pc, #156]	@ (8002d10 <prvInsertBlockIntoFreeList+0xa8>)
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	e002      	b.n	8002c7c <prvInsertBlockIntoFreeList+0x14>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d8f7      	bhi.n	8002c76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	4413      	add	r3, r2
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d108      	bne.n	8002caa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	441a      	add	r2, r3
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	68ba      	ldr	r2, [r7, #8]
 8002cb4:	441a      	add	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d118      	bne.n	8002cf0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	4b14      	ldr	r3, [pc, #80]	@ (8002d14 <prvInsertBlockIntoFreeList+0xac>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d00d      	beq.n	8002ce6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	441a      	add	r2, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	e008      	b.n	8002cf8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d14 <prvInsertBlockIntoFreeList+0xac>)
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	e003      	b.n	8002cf8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002cf8:	68fa      	ldr	r2, [r7, #12]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d002      	beq.n	8002d06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002d06:	bf00      	nop
 8002d08:	3714      	adds	r7, #20
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bc80      	pop	{r7}
 8002d0e:	4770      	bx	lr
 8002d10:	200010a8 	.word	0x200010a8
 8002d14:	200010b0 	.word	0x200010b0

08002d18 <memset>:
 8002d18:	4603      	mov	r3, r0
 8002d1a:	4402      	add	r2, r0
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d100      	bne.n	8002d22 <memset+0xa>
 8002d20:	4770      	bx	lr
 8002d22:	f803 1b01 	strb.w	r1, [r3], #1
 8002d26:	e7f9      	b.n	8002d1c <memset+0x4>

08002d28 <_reclaim_reent>:
 8002d28:	4b29      	ldr	r3, [pc, #164]	@ (8002dd0 <_reclaim_reent+0xa8>)
 8002d2a:	b570      	push	{r4, r5, r6, lr}
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4604      	mov	r4, r0
 8002d30:	4283      	cmp	r3, r0
 8002d32:	d04b      	beq.n	8002dcc <_reclaim_reent+0xa4>
 8002d34:	69c3      	ldr	r3, [r0, #28]
 8002d36:	b1ab      	cbz	r3, 8002d64 <_reclaim_reent+0x3c>
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	b16b      	cbz	r3, 8002d58 <_reclaim_reent+0x30>
 8002d3c:	2500      	movs	r5, #0
 8002d3e:	69e3      	ldr	r3, [r4, #28]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	5959      	ldr	r1, [r3, r5]
 8002d44:	2900      	cmp	r1, #0
 8002d46:	d13b      	bne.n	8002dc0 <_reclaim_reent+0x98>
 8002d48:	3504      	adds	r5, #4
 8002d4a:	2d80      	cmp	r5, #128	@ 0x80
 8002d4c:	d1f7      	bne.n	8002d3e <_reclaim_reent+0x16>
 8002d4e:	69e3      	ldr	r3, [r4, #28]
 8002d50:	4620      	mov	r0, r4
 8002d52:	68d9      	ldr	r1, [r3, #12]
 8002d54:	f000 f864 	bl	8002e20 <_free_r>
 8002d58:	69e3      	ldr	r3, [r4, #28]
 8002d5a:	6819      	ldr	r1, [r3, #0]
 8002d5c:	b111      	cbz	r1, 8002d64 <_reclaim_reent+0x3c>
 8002d5e:	4620      	mov	r0, r4
 8002d60:	f000 f85e 	bl	8002e20 <_free_r>
 8002d64:	6961      	ldr	r1, [r4, #20]
 8002d66:	b111      	cbz	r1, 8002d6e <_reclaim_reent+0x46>
 8002d68:	4620      	mov	r0, r4
 8002d6a:	f000 f859 	bl	8002e20 <_free_r>
 8002d6e:	69e1      	ldr	r1, [r4, #28]
 8002d70:	b111      	cbz	r1, 8002d78 <_reclaim_reent+0x50>
 8002d72:	4620      	mov	r0, r4
 8002d74:	f000 f854 	bl	8002e20 <_free_r>
 8002d78:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8002d7a:	b111      	cbz	r1, 8002d82 <_reclaim_reent+0x5a>
 8002d7c:	4620      	mov	r0, r4
 8002d7e:	f000 f84f 	bl	8002e20 <_free_r>
 8002d82:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002d84:	b111      	cbz	r1, 8002d8c <_reclaim_reent+0x64>
 8002d86:	4620      	mov	r0, r4
 8002d88:	f000 f84a 	bl	8002e20 <_free_r>
 8002d8c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002d8e:	b111      	cbz	r1, 8002d96 <_reclaim_reent+0x6e>
 8002d90:	4620      	mov	r0, r4
 8002d92:	f000 f845 	bl	8002e20 <_free_r>
 8002d96:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002d98:	b111      	cbz	r1, 8002da0 <_reclaim_reent+0x78>
 8002d9a:	4620      	mov	r0, r4
 8002d9c:	f000 f840 	bl	8002e20 <_free_r>
 8002da0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002da2:	b111      	cbz	r1, 8002daa <_reclaim_reent+0x82>
 8002da4:	4620      	mov	r0, r4
 8002da6:	f000 f83b 	bl	8002e20 <_free_r>
 8002daa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002dac:	b111      	cbz	r1, 8002db4 <_reclaim_reent+0x8c>
 8002dae:	4620      	mov	r0, r4
 8002db0:	f000 f836 	bl	8002e20 <_free_r>
 8002db4:	6a23      	ldr	r3, [r4, #32]
 8002db6:	b14b      	cbz	r3, 8002dcc <_reclaim_reent+0xa4>
 8002db8:	4620      	mov	r0, r4
 8002dba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002dbe:	4718      	bx	r3
 8002dc0:	680e      	ldr	r6, [r1, #0]
 8002dc2:	4620      	mov	r0, r4
 8002dc4:	f000 f82c 	bl	8002e20 <_free_r>
 8002dc8:	4631      	mov	r1, r6
 8002dca:	e7bb      	b.n	8002d44 <_reclaim_reent+0x1c>
 8002dcc:	bd70      	pop	{r4, r5, r6, pc}
 8002dce:	bf00      	nop
 8002dd0:	20000010 	.word	0x20000010

08002dd4 <__libc_init_array>:
 8002dd4:	b570      	push	{r4, r5, r6, lr}
 8002dd6:	2600      	movs	r6, #0
 8002dd8:	4d0c      	ldr	r5, [pc, #48]	@ (8002e0c <__libc_init_array+0x38>)
 8002dda:	4c0d      	ldr	r4, [pc, #52]	@ (8002e10 <__libc_init_array+0x3c>)
 8002ddc:	1b64      	subs	r4, r4, r5
 8002dde:	10a4      	asrs	r4, r4, #2
 8002de0:	42a6      	cmp	r6, r4
 8002de2:	d109      	bne.n	8002df8 <__libc_init_array+0x24>
 8002de4:	f000 f870 	bl	8002ec8 <_init>
 8002de8:	2600      	movs	r6, #0
 8002dea:	4d0a      	ldr	r5, [pc, #40]	@ (8002e14 <__libc_init_array+0x40>)
 8002dec:	4c0a      	ldr	r4, [pc, #40]	@ (8002e18 <__libc_init_array+0x44>)
 8002dee:	1b64      	subs	r4, r4, r5
 8002df0:	10a4      	asrs	r4, r4, #2
 8002df2:	42a6      	cmp	r6, r4
 8002df4:	d105      	bne.n	8002e02 <__libc_init_array+0x2e>
 8002df6:	bd70      	pop	{r4, r5, r6, pc}
 8002df8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dfc:	4798      	blx	r3
 8002dfe:	3601      	adds	r6, #1
 8002e00:	e7ee      	b.n	8002de0 <__libc_init_array+0xc>
 8002e02:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e06:	4798      	blx	r3
 8002e08:	3601      	adds	r6, #1
 8002e0a:	e7f2      	b.n	8002df2 <__libc_init_array+0x1e>
 8002e0c:	08002f88 	.word	0x08002f88
 8002e10:	08002f88 	.word	0x08002f88
 8002e14:	08002f88 	.word	0x08002f88
 8002e18:	08002f8c 	.word	0x08002f8c

08002e1c <__retarget_lock_acquire_recursive>:
 8002e1c:	4770      	bx	lr

08002e1e <__retarget_lock_release_recursive>:
 8002e1e:	4770      	bx	lr

08002e20 <_free_r>:
 8002e20:	b538      	push	{r3, r4, r5, lr}
 8002e22:	4605      	mov	r5, r0
 8002e24:	2900      	cmp	r1, #0
 8002e26:	d040      	beq.n	8002eaa <_free_r+0x8a>
 8002e28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e2c:	1f0c      	subs	r4, r1, #4
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	bfb8      	it	lt
 8002e32:	18e4      	addlt	r4, r4, r3
 8002e34:	f000 f83c 	bl	8002eb0 <__malloc_lock>
 8002e38:	4a1c      	ldr	r2, [pc, #112]	@ (8002eac <_free_r+0x8c>)
 8002e3a:	6813      	ldr	r3, [r2, #0]
 8002e3c:	b933      	cbnz	r3, 8002e4c <_free_r+0x2c>
 8002e3e:	6063      	str	r3, [r4, #4]
 8002e40:	6014      	str	r4, [r2, #0]
 8002e42:	4628      	mov	r0, r5
 8002e44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e48:	f000 b838 	b.w	8002ebc <__malloc_unlock>
 8002e4c:	42a3      	cmp	r3, r4
 8002e4e:	d908      	bls.n	8002e62 <_free_r+0x42>
 8002e50:	6820      	ldr	r0, [r4, #0]
 8002e52:	1821      	adds	r1, r4, r0
 8002e54:	428b      	cmp	r3, r1
 8002e56:	bf01      	itttt	eq
 8002e58:	6819      	ldreq	r1, [r3, #0]
 8002e5a:	685b      	ldreq	r3, [r3, #4]
 8002e5c:	1809      	addeq	r1, r1, r0
 8002e5e:	6021      	streq	r1, [r4, #0]
 8002e60:	e7ed      	b.n	8002e3e <_free_r+0x1e>
 8002e62:	461a      	mov	r2, r3
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	b10b      	cbz	r3, 8002e6c <_free_r+0x4c>
 8002e68:	42a3      	cmp	r3, r4
 8002e6a:	d9fa      	bls.n	8002e62 <_free_r+0x42>
 8002e6c:	6811      	ldr	r1, [r2, #0]
 8002e6e:	1850      	adds	r0, r2, r1
 8002e70:	42a0      	cmp	r0, r4
 8002e72:	d10b      	bne.n	8002e8c <_free_r+0x6c>
 8002e74:	6820      	ldr	r0, [r4, #0]
 8002e76:	4401      	add	r1, r0
 8002e78:	1850      	adds	r0, r2, r1
 8002e7a:	4283      	cmp	r3, r0
 8002e7c:	6011      	str	r1, [r2, #0]
 8002e7e:	d1e0      	bne.n	8002e42 <_free_r+0x22>
 8002e80:	6818      	ldr	r0, [r3, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	4408      	add	r0, r1
 8002e86:	6010      	str	r0, [r2, #0]
 8002e88:	6053      	str	r3, [r2, #4]
 8002e8a:	e7da      	b.n	8002e42 <_free_r+0x22>
 8002e8c:	d902      	bls.n	8002e94 <_free_r+0x74>
 8002e8e:	230c      	movs	r3, #12
 8002e90:	602b      	str	r3, [r5, #0]
 8002e92:	e7d6      	b.n	8002e42 <_free_r+0x22>
 8002e94:	6820      	ldr	r0, [r4, #0]
 8002e96:	1821      	adds	r1, r4, r0
 8002e98:	428b      	cmp	r3, r1
 8002e9a:	bf01      	itttt	eq
 8002e9c:	6819      	ldreq	r1, [r3, #0]
 8002e9e:	685b      	ldreq	r3, [r3, #4]
 8002ea0:	1809      	addeq	r1, r1, r0
 8002ea2:	6021      	streq	r1, [r4, #0]
 8002ea4:	6063      	str	r3, [r4, #4]
 8002ea6:	6054      	str	r4, [r2, #4]
 8002ea8:	e7cb      	b.n	8002e42 <_free_r+0x22>
 8002eaa:	bd38      	pop	{r3, r4, r5, pc}
 8002eac:	20001204 	.word	0x20001204

08002eb0 <__malloc_lock>:
 8002eb0:	4801      	ldr	r0, [pc, #4]	@ (8002eb8 <__malloc_lock+0x8>)
 8002eb2:	f7ff bfb3 	b.w	8002e1c <__retarget_lock_acquire_recursive>
 8002eb6:	bf00      	nop
 8002eb8:	20001200 	.word	0x20001200

08002ebc <__malloc_unlock>:
 8002ebc:	4801      	ldr	r0, [pc, #4]	@ (8002ec4 <__malloc_unlock+0x8>)
 8002ebe:	f7ff bfae 	b.w	8002e1e <__retarget_lock_release_recursive>
 8002ec2:	bf00      	nop
 8002ec4:	20001200 	.word	0x20001200

08002ec8 <_init>:
 8002ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eca:	bf00      	nop
 8002ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ece:	bc08      	pop	{r3}
 8002ed0:	469e      	mov	lr, r3
 8002ed2:	4770      	bx	lr

08002ed4 <_fini>:
 8002ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ed6:	bf00      	nop
 8002ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eda:	bc08      	pop	{r3}
 8002edc:	469e      	mov	lr, r3
 8002ede:	4770      	bx	lr
