

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_144_4'
================================================================
* Date:           Thu Oct  2 22:22:21 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.630 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      772|      772|  3.088 us|  3.088 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_144_4  |      770|      770|         4|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1" [llama_layer.cpp:144]   --->   Operation 7 'alloca' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln144 = store i10 0, i10 %i_9" [llama_layer.cpp:144]   --->   Operation 40 'store' 'store_ln144' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i = load i10 %i_9" [llama_layer.cpp:144]   --->   Operation 42 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.71ns)   --->   "%add_ln144 = add i10 %i, i10 1" [llama_layer.cpp:144]   --->   Operation 43 'add' 'add_ln144' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.60ns)   --->   "%icmp_ln144 = icmp_eq  i10 %i, i10 768" [llama_layer.cpp:144]   --->   Operation 44 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc53.split, void %VITIS_LOOP_150_5.exitStub" [llama_layer.cpp:144]   --->   Operation 45 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i10 %i" [llama_layer.cpp:144]   --->   Operation 46 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = trunc i10 %i" [llama_layer.cpp:144]   --->   Operation 47 'trunc' 'trunc_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9" [llama_layer.cpp:144]   --->   Operation 48 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i6 %lshr_ln5" [llama_layer.cpp:144]   --->   Operation 49 'zext' 'zext_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln144_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9" [llama_layer.cpp:144]   --->   Operation 50 'partselect' 'lshr_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i7 %lshr_ln144_1" [llama_layer.cpp:144]   --->   Operation 51 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%layer_output_addr = getelementptr i32 %layer_output, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 52 'getelementptr' 'layer_output_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%layer_output_28_addr = getelementptr i32 %layer_output_28, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 53 'getelementptr' 'layer_output_28_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%layer_output_29_addr = getelementptr i32 %layer_output_29, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 54 'getelementptr' 'layer_output_29_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%layer_output_30_addr = getelementptr i32 %layer_output_30, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 55 'getelementptr' 'layer_output_30_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%layer_output_31_addr = getelementptr i32 %layer_output_31, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 56 'getelementptr' 'layer_output_31_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%layer_output_32_addr = getelementptr i32 %layer_output_32, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 57 'getelementptr' 'layer_output_32_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%layer_output_33_addr = getelementptr i32 %layer_output_33, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 58 'getelementptr' 'layer_output_33_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%layer_output_34_addr = getelementptr i32 %layer_output_34, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 59 'getelementptr' 'layer_output_34_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_load = muxlogic i7 %layer_output_addr"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_layer_output_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 61 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_load = load i7 %layer_output_addr" [llama_layer.cpp:146]   --->   Operation 61 'load' 'layer_output_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 62 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_28_load = muxlogic i7 %layer_output_28_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_layer_output_28_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 63 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_28_load = load i7 %layer_output_28_addr" [llama_layer.cpp:146]   --->   Operation 63 'load' 'layer_output_28_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 64 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_29_load = muxlogic i7 %layer_output_29_addr"   --->   Operation 64 'muxlogic' 'muxLogicRAMAddr_to_layer_output_29_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 65 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_29_load = load i7 %layer_output_29_addr" [llama_layer.cpp:146]   --->   Operation 65 'load' 'layer_output_29_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 66 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_30_load = muxlogic i7 %layer_output_30_addr"   --->   Operation 66 'muxlogic' 'muxLogicRAMAddr_to_layer_output_30_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 67 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_30_load = load i7 %layer_output_30_addr" [llama_layer.cpp:146]   --->   Operation 67 'load' 'layer_output_30_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 68 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_31_load = muxlogic i7 %layer_output_31_addr"   --->   Operation 68 'muxlogic' 'muxLogicRAMAddr_to_layer_output_31_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 69 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_31_load = load i7 %layer_output_31_addr" [llama_layer.cpp:146]   --->   Operation 69 'load' 'layer_output_31_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 70 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_32_load = muxlogic i7 %layer_output_32_addr"   --->   Operation 70 'muxlogic' 'muxLogicRAMAddr_to_layer_output_32_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 71 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_32_load = load i7 %layer_output_32_addr" [llama_layer.cpp:146]   --->   Operation 71 'load' 'layer_output_32_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 72 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_33_load = muxlogic i7 %layer_output_33_addr"   --->   Operation 72 'muxlogic' 'muxLogicRAMAddr_to_layer_output_33_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 73 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_33_load = load i7 %layer_output_33_addr" [llama_layer.cpp:146]   --->   Operation 73 'load' 'layer_output_33_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 74 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_34_load = muxlogic i7 %layer_output_34_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_layer_output_34_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 75 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_34_load = load i7 %layer_output_34_addr" [llama_layer.cpp:146]   --->   Operation 75 'load' 'layer_output_34_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 76 'getelementptr' 'norm_output_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 77 'getelementptr' 'norm_output_35_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 78 'getelementptr' 'norm_output_36_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 79 'getelementptr' 'norm_output_37_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 80 'getelementptr' 'norm_output_38_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 81 'getelementptr' 'norm_output_39_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 82 'getelementptr' 'norm_output_40_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 83 'getelementptr' 'norm_output_41_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 84 'getelementptr' 'norm_output_42_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 85 'getelementptr' 'norm_output_43_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 86 'getelementptr' 'p_ZZ11llama_layerE11norm_output_10_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 87 'getelementptr' 'p_ZZ11llama_layerE11norm_output_11_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 88 'getelementptr' 'p_ZZ11llama_layerE11norm_output_12_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 89 'getelementptr' 'p_ZZ11llama_layerE11norm_output_13_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 90 'getelementptr' 'p_ZZ11llama_layerE11norm_output_14_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 91 'getelementptr' 'llama_layer_norm_output' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_load = muxlogic i6 %norm_output_addr"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_norm_output_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 93 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_load = load i6 %norm_output_addr" [llama_layer.cpp:146]   --->   Operation 93 'load' 'norm_output_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 94 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_35_load = muxlogic i6 %norm_output_35_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_norm_output_35_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 95 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_35_load = load i6 %norm_output_35_addr" [llama_layer.cpp:146]   --->   Operation 95 'load' 'norm_output_35_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 96 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_36_load = muxlogic i6 %norm_output_36_addr"   --->   Operation 96 'muxlogic' 'muxLogicRAMAddr_to_norm_output_36_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 97 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_36_load = load i6 %norm_output_36_addr" [llama_layer.cpp:146]   --->   Operation 97 'load' 'norm_output_36_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 98 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_37_load = muxlogic i6 %norm_output_37_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_norm_output_37_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 99 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_37_load = load i6 %norm_output_37_addr" [llama_layer.cpp:146]   --->   Operation 99 'load' 'norm_output_37_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 100 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_38_load = muxlogic i6 %norm_output_38_addr"   --->   Operation 100 'muxlogic' 'muxLogicRAMAddr_to_norm_output_38_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 101 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_38_load = load i6 %norm_output_38_addr" [llama_layer.cpp:146]   --->   Operation 101 'load' 'norm_output_38_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 102 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_39_load = muxlogic i6 %norm_output_39_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_norm_output_39_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 103 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_39_load = load i6 %norm_output_39_addr" [llama_layer.cpp:146]   --->   Operation 103 'load' 'norm_output_39_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 104 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_40_load = muxlogic i6 %norm_output_40_addr"   --->   Operation 104 'muxlogic' 'muxLogicRAMAddr_to_norm_output_40_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 105 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_40_load = load i6 %norm_output_40_addr" [llama_layer.cpp:146]   --->   Operation 105 'load' 'norm_output_40_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 106 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_41_load = muxlogic i6 %norm_output_41_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_norm_output_41_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 107 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_41_load = load i6 %norm_output_41_addr" [llama_layer.cpp:146]   --->   Operation 107 'load' 'norm_output_41_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 108 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_42_load = muxlogic i6 %norm_output_42_addr"   --->   Operation 108 'muxlogic' 'muxLogicRAMAddr_to_norm_output_42_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 109 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_42_load = load i6 %norm_output_42_addr" [llama_layer.cpp:146]   --->   Operation 109 'load' 'norm_output_42_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 110 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_43_load = muxlogic i6 %norm_output_43_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_norm_output_43_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 111 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_43_load = load i6 %norm_output_43_addr" [llama_layer.cpp:146]   --->   Operation 111 'load' 'norm_output_43_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 112 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr"   --->   Operation 112 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 113 [2/2] (0.62ns) (share mux size 4)   --->   "%p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr" [llama_layer.cpp:146]   --->   Operation 113 'load' 'p_ZZ11llama_layerE11norm_output_10_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 114 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_238 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr"   --->   Operation 114 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_238' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 115 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_238 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr" [llama_layer.cpp:146]   --->   Operation 115 'load' 'llama_layer_norm_output_238' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 116 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_239 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr"   --->   Operation 116 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_239' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 117 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_239 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr" [llama_layer.cpp:146]   --->   Operation 117 'load' 'llama_layer_norm_output_239' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 118 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_240 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr"   --->   Operation 118 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_240' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 119 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_240 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr" [llama_layer.cpp:146]   --->   Operation 119 'load' 'llama_layer_norm_output_240' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 120 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_241 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr"   --->   Operation 120 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_241' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 121 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_241 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr" [llama_layer.cpp:146]   --->   Operation 121 'load' 'llama_layer_norm_output_241' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 122 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_242 = muxlogic i6 %llama_layer_norm_output"   --->   Operation 122 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_242' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 123 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_242 = load i6 %llama_layer_norm_output" [llama_layer.cpp:146]   --->   Operation 123 'load' 'llama_layer_norm_output_242' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 124 [1/1] (0.43ns)   --->   "%switch_ln146 = switch i4 %trunc_ln144_1, void %arrayidx52.case.15, i4 0, void %arrayidx52.case.0, i4 1, void %arrayidx52.case.1, i4 2, void %arrayidx52.case.2, i4 3, void %arrayidx52.case.3, i4 4, void %arrayidx52.case.4, i4 5, void %arrayidx52.case.5, i4 6, void %arrayidx52.case.6, i4 7, void %arrayidx52.case.7, i4 8, void %arrayidx52.case.8, i4 9, void %arrayidx52.case.9, i4 10, void %arrayidx52.case.10, i4 11, void %arrayidx52.case.11, i4 12, void %arrayidx52.case.12, i4 13, void %arrayidx52.case.13, i4 14, void %arrayidx52.case.14" [llama_layer.cpp:146]   --->   Operation 124 'switch' 'switch_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.43>
ST_1 : Operation 125 [1/1] (0.39ns)   --->   "%store_ln144 = store i10 %add_ln144, i10 %i_9" [llama_layer.cpp:144]   --->   Operation 125 'store' 'store_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.39>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc53" [llama_layer.cpp:144]   --->   Operation 126 'br' 'br_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 127 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_load = load i7 %layer_output_addr" [llama_layer.cpp:146]   --->   Operation 127 'load' 'layer_output_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 128 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_28_load = load i7 %layer_output_28_addr" [llama_layer.cpp:146]   --->   Operation 128 'load' 'layer_output_28_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 129 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_29_load = load i7 %layer_output_29_addr" [llama_layer.cpp:146]   --->   Operation 129 'load' 'layer_output_29_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 130 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_30_load = load i7 %layer_output_30_addr" [llama_layer.cpp:146]   --->   Operation 130 'load' 'layer_output_30_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 131 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_31_load = load i7 %layer_output_31_addr" [llama_layer.cpp:146]   --->   Operation 131 'load' 'layer_output_31_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 132 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_32_load = load i7 %layer_output_32_addr" [llama_layer.cpp:146]   --->   Operation 132 'load' 'layer_output_32_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 133 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_33_load = load i7 %layer_output_33_addr" [llama_layer.cpp:146]   --->   Operation 133 'load' 'layer_output_33_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 134 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_34_load = load i7 %layer_output_34_addr" [llama_layer.cpp:146]   --->   Operation 134 'load' 'layer_output_34_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 135 [1/1] (0.70ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %layer_output_load, i3 1, i32 %layer_output_28_load, i3 2, i32 %layer_output_29_load, i3 3, i32 %layer_output_30_load, i3 4, i32 %layer_output_31_load, i3 5, i32 %layer_output_32_load, i3 6, i32 %layer_output_33_load, i3 7, i32 %layer_output_34_load, i32 <undef>, i3 %trunc_ln144" [llama_layer.cpp:146]   --->   Operation 135 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 136 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_load = load i6 %norm_output_addr" [llama_layer.cpp:146]   --->   Operation 136 'load' 'norm_output_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 137 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_35_load = load i6 %norm_output_35_addr" [llama_layer.cpp:146]   --->   Operation 137 'load' 'norm_output_35_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 138 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_36_load = load i6 %norm_output_36_addr" [llama_layer.cpp:146]   --->   Operation 138 'load' 'norm_output_36_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 139 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_37_load = load i6 %norm_output_37_addr" [llama_layer.cpp:146]   --->   Operation 139 'load' 'norm_output_37_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 140 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_38_load = load i6 %norm_output_38_addr" [llama_layer.cpp:146]   --->   Operation 140 'load' 'norm_output_38_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 141 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_39_load = load i6 %norm_output_39_addr" [llama_layer.cpp:146]   --->   Operation 141 'load' 'norm_output_39_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 142 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_40_load = load i6 %norm_output_40_addr" [llama_layer.cpp:146]   --->   Operation 142 'load' 'norm_output_40_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 143 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_41_load = load i6 %norm_output_41_addr" [llama_layer.cpp:146]   --->   Operation 143 'load' 'norm_output_41_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 144 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_42_load = load i6 %norm_output_42_addr" [llama_layer.cpp:146]   --->   Operation 144 'load' 'norm_output_42_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 145 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_43_load = load i6 %norm_output_43_addr" [llama_layer.cpp:146]   --->   Operation 145 'load' 'norm_output_43_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 146 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr" [llama_layer.cpp:146]   --->   Operation 146 'load' 'p_ZZ11llama_layerE11norm_output_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 147 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_238 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr" [llama_layer.cpp:146]   --->   Operation 147 'load' 'llama_layer_norm_output_238' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 148 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_239 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr" [llama_layer.cpp:146]   --->   Operation 148 'load' 'llama_layer_norm_output_239' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 149 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_240 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr" [llama_layer.cpp:146]   --->   Operation 149 'load' 'llama_layer_norm_output_240' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 150 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_241 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr" [llama_layer.cpp:146]   --->   Operation 150 'load' 'llama_layer_norm_output_241' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 151 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_242 = load i6 %llama_layer_norm_output" [llama_layer.cpp:146]   --->   Operation 151 'load' 'llama_layer_norm_output_242' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 152 [1/1] (0.79ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %norm_output_load, i4 1, i32 %norm_output_35_load, i4 2, i32 %norm_output_36_load, i4 3, i32 %norm_output_37_load, i4 4, i32 %norm_output_38_load, i4 5, i32 %norm_output_39_load, i4 6, i32 %norm_output_40_load, i4 7, i32 %norm_output_41_load, i4 8, i32 %norm_output_42_load, i4 9, i32 %norm_output_43_load, i4 10, i32 %p_ZZ11llama_layerE11norm_output_10_load, i4 11, i32 %llama_layer_norm_output_238, i4 12, i32 %llama_layer_norm_output_239, i4 13, i32 %llama_layer_norm_output_240, i4 14, i32 %llama_layer_norm_output_241, i4 15, i32 %llama_layer_norm_output_242, i32 <undef>, i4 %trunc_ln144_1" [llama_layer.cpp:146]   --->   Operation 152 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.63>
ST_3 : Operation 153 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_add1 = muxlogic i32 %tmp_8"   --->   Operation 153 'muxlogic' 'muxLogicI0_to_add1' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 154 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_add1 = muxlogic i32 %tmp_9"   --->   Operation 154 'muxlogic' 'muxLogicI1_to_add1' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 155 [1/1] (1.92ns) (share mux size 5)   --->   "%add1 = fadd i32 %tmp_8, i32 %tmp_9" [llama_layer.cpp:146]   --->   Operation 155 'fadd' 'add1' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 239 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 0.28>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln145 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [llama_layer.cpp:145]   --->   Operation 156 'specpipeline' 'specpipeline_ln145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln144 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [llama_layer.cpp:144]   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_75" [llama_layer.cpp:144]   --->   Operation 158 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%current_token_addr = getelementptr i32 %current_token, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 159 'getelementptr' 'current_token_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%current_token_19_addr = getelementptr i32 %current_token_19, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 160 'getelementptr' 'current_token_19_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%current_token_20_addr = getelementptr i32 %current_token_20, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 161 'getelementptr' 'current_token_20_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%current_token_21_addr = getelementptr i32 %current_token_21, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 162 'getelementptr' 'current_token_21_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%current_token_22_addr = getelementptr i32 %current_token_22, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 163 'getelementptr' 'current_token_22_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%current_token_23_addr = getelementptr i32 %current_token_23, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 164 'getelementptr' 'current_token_23_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%current_token_24_addr = getelementptr i32 %current_token_24, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 165 'getelementptr' 'current_token_24_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%current_token_25_addr = getelementptr i32 %current_token_25, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 166 'getelementptr' 'current_token_25_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%current_token_26_addr = getelementptr i32 %current_token_26, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 167 'getelementptr' 'current_token_26_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%current_token_27_addr = getelementptr i32 %current_token_27, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 168 'getelementptr' 'current_token_27_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_10_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_10, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 169 'getelementptr' 'p_ZZ11llama_layerE13current_token_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_11_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_11, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 170 'getelementptr' 'p_ZZ11llama_layerE13current_token_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_12_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_12, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 171 'getelementptr' 'p_ZZ11llama_layerE13current_token_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_13_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_13, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 172 'getelementptr' 'p_ZZ11llama_layerE13current_token_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_14_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_14, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 173 'getelementptr' 'p_ZZ11llama_layerE13current_token_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%llama_layer_current_token = getelementptr i32 %p_ZZ11llama_layerE13current_token_15, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 174 'getelementptr' 'llama_layer_current_token' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 175 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 14)> <Delay = 0.70>
ST_4 : Operation 176 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_14_addr"   --->   Operation 176 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 14)> <Delay = 0.70>
ST_4 : Operation 177 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_14_addr" [llama_layer.cpp:146]   --->   Operation 177 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 178 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 14)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 179 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 13)> <Delay = 0.70>
ST_4 : Operation 180 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_13_addr"   --->   Operation 180 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 13)> <Delay = 0.70>
ST_4 : Operation 181 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_13_addr" [llama_layer.cpp:146]   --->   Operation 181 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 13)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 182 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 13)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 183 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 12)> <Delay = 0.70>
ST_4 : Operation 184 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_12_addr"   --->   Operation 184 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 12)> <Delay = 0.70>
ST_4 : Operation 185 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_12_addr" [llama_layer.cpp:146]   --->   Operation 185 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 186 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 12)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 187 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 11)> <Delay = 0.70>
ST_4 : Operation 188 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_11_addr"   --->   Operation 188 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 11)> <Delay = 0.70>
ST_4 : Operation 189 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_11_addr" [llama_layer.cpp:146]   --->   Operation 189 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 11)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 190 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 11)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 191 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 10)> <Delay = 0.70>
ST_4 : Operation 192 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_10_addr"   --->   Operation 192 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 10)> <Delay = 0.70>
ST_4 : Operation 193 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_10_addr" [llama_layer.cpp:146]   --->   Operation 193 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 194 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 10)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 195 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 9)> <Delay = 0.70>
ST_4 : Operation 196 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_27_addr"   --->   Operation 196 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 9)> <Delay = 0.70>
ST_4 : Operation 197 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_27_addr" [llama_layer.cpp:146]   --->   Operation 197 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 9)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 198 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 9)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 199 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 8)> <Delay = 0.70>
ST_4 : Operation 200 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_26_addr"   --->   Operation 200 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 8)> <Delay = 0.70>
ST_4 : Operation 201 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_26_addr" [llama_layer.cpp:146]   --->   Operation 201 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 202 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 8)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 203 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 7)> <Delay = 0.70>
ST_4 : Operation 204 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_25_addr"   --->   Operation 204 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 7)> <Delay = 0.70>
ST_4 : Operation 205 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_25_addr" [llama_layer.cpp:146]   --->   Operation 205 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 7)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 206 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 7)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 207 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 6)> <Delay = 0.70>
ST_4 : Operation 208 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_24_addr"   --->   Operation 208 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 6)> <Delay = 0.70>
ST_4 : Operation 209 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_24_addr" [llama_layer.cpp:146]   --->   Operation 209 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 210 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 6)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 211 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 5)> <Delay = 0.70>
ST_4 : Operation 212 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_23_addr"   --->   Operation 212 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 5)> <Delay = 0.70>
ST_4 : Operation 213 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_23_addr" [llama_layer.cpp:146]   --->   Operation 213 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 5)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 214 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 5)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 215 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 4)> <Delay = 0.70>
ST_4 : Operation 216 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_22_addr"   --->   Operation 216 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 4)> <Delay = 0.70>
ST_4 : Operation 217 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_22_addr" [llama_layer.cpp:146]   --->   Operation 217 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 218 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 4)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 219 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 3)> <Delay = 0.70>
ST_4 : Operation 220 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_21_addr"   --->   Operation 220 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 3)> <Delay = 0.70>
ST_4 : Operation 221 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_21_addr" [llama_layer.cpp:146]   --->   Operation 221 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 3)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 222 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 3)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 223 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 2)> <Delay = 0.70>
ST_4 : Operation 224 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_20_addr"   --->   Operation 224 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 2)> <Delay = 0.70>
ST_4 : Operation 225 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_20_addr" [llama_layer.cpp:146]   --->   Operation 225 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 226 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 2)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 227 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 1)> <Delay = 0.70>
ST_4 : Operation 228 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_19_addr"   --->   Operation 228 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 1)> <Delay = 0.70>
ST_4 : Operation 229 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_19_addr" [llama_layer.cpp:146]   --->   Operation 229 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 1)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 230 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 1)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 231 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 0)> <Delay = 0.70>
ST_4 : Operation 232 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_addr"   --->   Operation 232 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 0)> <Delay = 0.70>
ST_4 : Operation 233 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_addr" [llama_layer.cpp:146]   --->   Operation 233 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 234 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 0)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 235 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 15)> <Delay = 0.70>
ST_4 : Operation 236 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %llama_layer_current_token"   --->   Operation 236 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 15)> <Delay = 0.70>
ST_4 : Operation 237 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %llama_layer_current_token" [llama_layer.cpp:146]   --->   Operation 237 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 15)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 238 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ current_token]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ layer_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_32]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_33]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_34]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_35]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_36]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_37]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_38]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_39]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_40]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_41]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_42]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_43]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_token_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_9                                                        (alloca           ) [ 01000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
store_ln144                                                (store            ) [ 00000]
br_ln0                                                     (br               ) [ 00000]
i                                                          (load             ) [ 00000]
add_ln144                                                  (add              ) [ 00000]
icmp_ln144                                                 (icmp             ) [ 01110]
br_ln144                                                   (br               ) [ 00000]
trunc_ln144                                                (trunc            ) [ 01100]
trunc_ln144_1                                              (trunc            ) [ 01111]
lshr_ln5                                                   (partselect       ) [ 00000]
zext_ln144                                                 (zext             ) [ 01111]
lshr_ln144_1                                               (partselect       ) [ 00000]
zext_ln144_1                                               (zext             ) [ 00000]
layer_output_addr                                          (getelementptr    ) [ 01100]
layer_output_28_addr                                       (getelementptr    ) [ 01100]
layer_output_29_addr                                       (getelementptr    ) [ 01100]
layer_output_30_addr                                       (getelementptr    ) [ 01100]
layer_output_31_addr                                       (getelementptr    ) [ 01100]
layer_output_32_addr                                       (getelementptr    ) [ 01100]
layer_output_33_addr                                       (getelementptr    ) [ 01100]
layer_output_34_addr                                       (getelementptr    ) [ 01100]
muxLogicRAMAddr_to_layer_output_load                       (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_layer_output_28_load                    (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_layer_output_29_load                    (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_layer_output_30_load                    (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_layer_output_31_load                    (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_layer_output_32_load                    (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_layer_output_33_load                    (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_layer_output_34_load                    (muxlogic         ) [ 00000]
norm_output_addr                                           (getelementptr    ) [ 01100]
norm_output_35_addr                                        (getelementptr    ) [ 01100]
norm_output_36_addr                                        (getelementptr    ) [ 01100]
norm_output_37_addr                                        (getelementptr    ) [ 01100]
norm_output_38_addr                                        (getelementptr    ) [ 01100]
norm_output_39_addr                                        (getelementptr    ) [ 01100]
norm_output_40_addr                                        (getelementptr    ) [ 01100]
norm_output_41_addr                                        (getelementptr    ) [ 01100]
norm_output_42_addr                                        (getelementptr    ) [ 01100]
norm_output_43_addr                                        (getelementptr    ) [ 01100]
p_ZZ11llama_layerE11norm_output_10_addr                    (getelementptr    ) [ 01100]
p_ZZ11llama_layerE11norm_output_11_addr                    (getelementptr    ) [ 01100]
p_ZZ11llama_layerE11norm_output_12_addr                    (getelementptr    ) [ 01100]
p_ZZ11llama_layerE11norm_output_13_addr                    (getelementptr    ) [ 01100]
p_ZZ11llama_layerE11norm_output_14_addr                    (getelementptr    ) [ 01100]
llama_layer_norm_output                                    (getelementptr    ) [ 01100]
muxLogicRAMAddr_to_norm_output_load                        (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_35_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_36_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_37_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_38_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_39_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_40_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_41_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_42_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_43_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_llama_layer_norm_output_238             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_llama_layer_norm_output_239             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_llama_layer_norm_output_240             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_llama_layer_norm_output_241             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_llama_layer_norm_output_242             (muxlogic         ) [ 00000]
switch_ln146                                               (switch           ) [ 00000]
store_ln144                                                (store            ) [ 00000]
br_ln144                                                   (br               ) [ 00000]
layer_output_load                                          (load             ) [ 00000]
layer_output_28_load                                       (load             ) [ 00000]
layer_output_29_load                                       (load             ) [ 00000]
layer_output_30_load                                       (load             ) [ 00000]
layer_output_31_load                                       (load             ) [ 00000]
layer_output_32_load                                       (load             ) [ 00000]
layer_output_33_load                                       (load             ) [ 00000]
layer_output_34_load                                       (load             ) [ 00000]
tmp_8                                                      (sparsemux        ) [ 01010]
norm_output_load                                           (load             ) [ 00000]
norm_output_35_load                                        (load             ) [ 00000]
norm_output_36_load                                        (load             ) [ 00000]
norm_output_37_load                                        (load             ) [ 00000]
norm_output_38_load                                        (load             ) [ 00000]
norm_output_39_load                                        (load             ) [ 00000]
norm_output_40_load                                        (load             ) [ 00000]
norm_output_41_load                                        (load             ) [ 00000]
norm_output_42_load                                        (load             ) [ 00000]
norm_output_43_load                                        (load             ) [ 00000]
p_ZZ11llama_layerE11norm_output_10_load                    (load             ) [ 00000]
llama_layer_norm_output_238                                (load             ) [ 00000]
llama_layer_norm_output_239                                (load             ) [ 00000]
llama_layer_norm_output_240                                (load             ) [ 00000]
llama_layer_norm_output_241                                (load             ) [ 00000]
llama_layer_norm_output_242                                (load             ) [ 00000]
tmp_9                                                      (sparsemux        ) [ 01010]
muxLogicI0_to_add1                                         (muxlogic         ) [ 00000]
muxLogicI1_to_add1                                         (muxlogic         ) [ 00000]
add1                                                       (fadd             ) [ 01001]
specpipeline_ln145                                         (specpipeline     ) [ 00000]
speclooptripcount_ln144                                    (speclooptripcount) [ 00000]
specloopname_ln144                                         (specloopname     ) [ 00000]
current_token_addr                                         (getelementptr    ) [ 00000]
current_token_19_addr                                      (getelementptr    ) [ 00000]
current_token_20_addr                                      (getelementptr    ) [ 00000]
current_token_21_addr                                      (getelementptr    ) [ 00000]
current_token_22_addr                                      (getelementptr    ) [ 00000]
current_token_23_addr                                      (getelementptr    ) [ 00000]
current_token_24_addr                                      (getelementptr    ) [ 00000]
current_token_25_addr                                      (getelementptr    ) [ 00000]
current_token_26_addr                                      (getelementptr    ) [ 00000]
current_token_27_addr                                      (getelementptr    ) [ 00000]
p_ZZ11llama_layerE13current_token_10_addr                  (getelementptr    ) [ 00000]
p_ZZ11llama_layerE13current_token_11_addr                  (getelementptr    ) [ 00000]
p_ZZ11llama_layerE13current_token_12_addr                  (getelementptr    ) [ 00000]
p_ZZ11llama_layerE13current_token_13_addr                  (getelementptr    ) [ 00000]
p_ZZ11llama_layerE13current_token_14_addr                  (getelementptr    ) [ 00000]
llama_layer_current_token                                  (getelementptr    ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
muxLogicRAMData_to_store_ln146                             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_store_ln146                             (muxlogic         ) [ 00000]
store_ln146                                                (store            ) [ 00000]
br_ln146                                                   (br               ) [ 00000]
ret_ln0                                                    (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="current_token">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_output_28">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_output_29">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_output_30">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_output_31">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_output_32">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_32"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_output_33">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_33"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_output_34">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_34"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="norm_output">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="norm_output_35">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_35"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_output_36">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_36"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="norm_output_37">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_37"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="norm_output_38">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_38"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="norm_output_39">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_39"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="norm_output_40">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_40"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="norm_output_41">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_41"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="norm_output_42">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_42"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="norm_output_43">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_43"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ11llama_layerE11norm_output_10">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ11llama_layerE11norm_output_11">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ11llama_layerE11norm_output_12">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ11llama_layerE11norm_output_13">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ11llama_layerE11norm_output_14">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ11llama_layerE11norm_output_15">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="current_token_19">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_19"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="current_token_20">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_20"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="current_token_21">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_21"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="current_token_22">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_22"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="current_token_23">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_23"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="current_token_24">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_24"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="current_token_25">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_25"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="current_token_26">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_26"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="current_token_27">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_27"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ11llama_layerE13current_token_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ11llama_layerE13current_token_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ11llama_layerE13current_token_12">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ11llama_layerE13current_token_13">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZ11llama_layerE13current_token_14">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZ11llama_layerE13current_token_15">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="i_9_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="layer_output_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="layer_output_28_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_28_addr/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="layer_output_29_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_29_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="layer_output_30_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_30_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="layer_output_31_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="7" slack="0"/>
<pin id="212" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_31_addr/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="layer_output_32_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_32_addr/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="layer_output_33_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="7" slack="0"/>
<pin id="226" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_33_addr/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="layer_output_34_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_34_addr/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_load/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_28_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_29_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_30_load/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_31_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_32_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_33_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_34_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="norm_output_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_addr/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="norm_output_35_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="6" slack="0"/>
<pin id="295" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_35_addr/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="norm_output_36_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_36_addr/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="norm_output_37_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_37_addr/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="norm_output_38_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_38_addr/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="norm_output_39_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_39_addr/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="norm_output_40_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_40_addr/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="norm_output_41_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_41_addr/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="norm_output_42_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_42_addr/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="norm_output_43_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="6" slack="0"/>
<pin id="351" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_43_addr/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_ZZ11llama_layerE11norm_output_10_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_10_addr/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_ZZ11llama_layerE11norm_output_11_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_11_addr/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_ZZ11llama_layerE11norm_output_12_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_12_addr/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_ZZ11llama_layerE11norm_output_13_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_13_addr/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_ZZ11llama_layerE11norm_output_14_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_14_addr/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="llama_layer_norm_output_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_layer_norm_output/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_load/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_35_load/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_36_load/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_37_load/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_38_load/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_39_load/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_40_load/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_41_load/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_42_load/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_43_load/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ11llama_layerE11norm_output_10_load/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_238/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_239/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_240/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_241/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_242/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="current_token_addr_gep_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="6" slack="3"/>
<pin id="496" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_addr/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="current_token_19_addr_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="6" slack="3"/>
<pin id="503" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_19_addr/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="current_token_20_addr_gep_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="3"/>
<pin id="510" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_20_addr/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="current_token_21_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="6" slack="3"/>
<pin id="517" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_21_addr/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="current_token_22_addr_gep_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="6" slack="3"/>
<pin id="524" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_22_addr/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="current_token_23_addr_gep_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="3"/>
<pin id="531" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_23_addr/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="current_token_24_addr_gep_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="6" slack="3"/>
<pin id="538" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_24_addr/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="current_token_25_addr_gep_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="3"/>
<pin id="545" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_25_addr/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="current_token_26_addr_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="6" slack="3"/>
<pin id="552" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_26_addr/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="current_token_27_addr_gep_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="6" slack="3"/>
<pin id="559" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_27_addr/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_ZZ11llama_layerE13current_token_10_addr_gep_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="6" slack="3"/>
<pin id="566" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_10_addr/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_ZZ11llama_layerE13current_token_11_addr_gep_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="6" slack="3"/>
<pin id="573" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_11_addr/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_ZZ11llama_layerE13current_token_12_addr_gep_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="6" slack="3"/>
<pin id="580" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_12_addr/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_ZZ11llama_layerE13current_token_13_addr_gep_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="6" slack="3"/>
<pin id="587" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_13_addr/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_ZZ11llama_layerE13current_token_14_addr_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="6" slack="3"/>
<pin id="594" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_14_addr/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="llama_layer_current_token_gep_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="3"/>
<pin id="601" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_layer_current_token/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln146_access_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="606" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="0" slack="0"/>
<pin id="609" dir="0" index="4" bw="6" slack="1"/>
<pin id="610" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="611" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="612" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="store_ln146_access_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="616" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="617" dir="0" index="2" bw="0" slack="0"/>
<pin id="619" dir="0" index="4" bw="6" slack="1"/>
<pin id="620" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="621" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="622" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="store_ln146_access_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="626" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="627" dir="0" index="2" bw="0" slack="0"/>
<pin id="629" dir="0" index="4" bw="6" slack="1"/>
<pin id="630" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="631" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="628" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="632" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln146_access_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="636" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="637" dir="0" index="2" bw="0" slack="0"/>
<pin id="639" dir="0" index="4" bw="6" slack="1"/>
<pin id="640" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="641" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="638" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="642" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="store_ln146_access_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="646" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="647" dir="0" index="2" bw="0" slack="0"/>
<pin id="649" dir="0" index="4" bw="6" slack="1"/>
<pin id="650" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="651" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="648" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="652" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="store_ln146_access_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="656" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="657" dir="0" index="2" bw="0" slack="0"/>
<pin id="659" dir="0" index="4" bw="6" slack="1"/>
<pin id="660" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="661" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="658" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="662" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln146_access_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="666" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="667" dir="0" index="2" bw="0" slack="0"/>
<pin id="669" dir="0" index="4" bw="6" slack="1"/>
<pin id="670" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="671" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="668" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="672" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln146_access_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="676" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="677" dir="0" index="2" bw="0" slack="0"/>
<pin id="679" dir="0" index="4" bw="6" slack="1"/>
<pin id="680" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="681" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="678" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="682" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="store_ln146_access_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="686" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="687" dir="0" index="2" bw="0" slack="0"/>
<pin id="689" dir="0" index="4" bw="6" slack="1"/>
<pin id="690" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="691" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="692" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="store_ln146_access_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="696" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="697" dir="0" index="2" bw="0" slack="0"/>
<pin id="699" dir="0" index="4" bw="6" slack="1"/>
<pin id="700" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="701" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="698" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="702" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln146_access_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="706" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="2" bw="0" slack="0"/>
<pin id="709" dir="0" index="4" bw="6" slack="1"/>
<pin id="710" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="711" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="708" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="712" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln146_access_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="716" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="717" dir="0" index="2" bw="0" slack="0"/>
<pin id="719" dir="0" index="4" bw="6" slack="1"/>
<pin id="720" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="721" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="718" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="722" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln146_access_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="726" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="727" dir="0" index="2" bw="0" slack="0"/>
<pin id="729" dir="0" index="4" bw="6" slack="1"/>
<pin id="730" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="731" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="728" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="732" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="store_ln146_access_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="736" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="737" dir="0" index="2" bw="0" slack="0"/>
<pin id="739" dir="0" index="4" bw="6" slack="1"/>
<pin id="740" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="741" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="738" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="742" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="store_ln146_access_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="746" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="747" dir="0" index="2" bw="0" slack="0"/>
<pin id="749" dir="0" index="4" bw="6" slack="1"/>
<pin id="750" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="751" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="748" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="752" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="store_ln146_access_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="756" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="2" bw="0" slack="0"/>
<pin id="759" dir="0" index="4" bw="6" slack="1"/>
<pin id="760" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="761" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="758" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="762" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="0" index="1" bw="32" slack="1"/>
<pin id="767" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 muxLogicRAMData_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="store_ln144_store_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="10" slack="0"/>
<pin id="774" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="i_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="10" slack="0"/>
<pin id="778" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln144_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="10" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp_ln144_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="0"/>
<pin id="787" dir="0" index="1" bw="9" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln144_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="0"/>
<pin id="793" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="795" class="1004" name="trunc_ln144_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="0"/>
<pin id="797" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144_1/1 "/>
</bind>
</comp>

<comp id="799" class="1004" name="lshr_ln5_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="0"/>
<pin id="801" dir="0" index="1" bw="10" slack="0"/>
<pin id="802" dir="0" index="2" bw="4" slack="0"/>
<pin id="803" dir="0" index="3" bw="5" slack="0"/>
<pin id="804" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/1 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln144_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="6" slack="0"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/1 "/>
</bind>
</comp>

<comp id="829" class="1004" name="lshr_ln144_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="0"/>
<pin id="831" dir="0" index="1" bw="10" slack="0"/>
<pin id="832" dir="0" index="2" bw="3" slack="0"/>
<pin id="833" dir="0" index="3" bw="5" slack="0"/>
<pin id="834" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln144_1/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln144_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="7" slack="0"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_1/1 "/>
</bind>
</comp>

<comp id="851" class="1004" name="muxLogicRAMAddr_to_layer_output_load_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="7" slack="0"/>
<pin id="853" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_load/1 "/>
</bind>
</comp>

<comp id="855" class="1004" name="muxLogicRAMAddr_to_layer_output_28_load_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="7" slack="0"/>
<pin id="857" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_28_load/1 "/>
</bind>
</comp>

<comp id="859" class="1004" name="muxLogicRAMAddr_to_layer_output_29_load_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="7" slack="0"/>
<pin id="861" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_29_load/1 "/>
</bind>
</comp>

<comp id="863" class="1004" name="muxLogicRAMAddr_to_layer_output_30_load_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="7" slack="0"/>
<pin id="865" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_30_load/1 "/>
</bind>
</comp>

<comp id="867" class="1004" name="muxLogicRAMAddr_to_layer_output_31_load_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="7" slack="0"/>
<pin id="869" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_31_load/1 "/>
</bind>
</comp>

<comp id="871" class="1004" name="muxLogicRAMAddr_to_layer_output_32_load_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="7" slack="0"/>
<pin id="873" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_32_load/1 "/>
</bind>
</comp>

<comp id="875" class="1004" name="muxLogicRAMAddr_to_layer_output_33_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="7" slack="0"/>
<pin id="877" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_33_load/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="muxLogicRAMAddr_to_layer_output_34_load_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="0"/>
<pin id="881" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_34_load/1 "/>
</bind>
</comp>

<comp id="883" class="1004" name="muxLogicRAMAddr_to_norm_output_load_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="6" slack="0"/>
<pin id="885" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_load/1 "/>
</bind>
</comp>

<comp id="887" class="1004" name="muxLogicRAMAddr_to_norm_output_35_load_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="6" slack="0"/>
<pin id="889" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_35_load/1 "/>
</bind>
</comp>

<comp id="891" class="1004" name="muxLogicRAMAddr_to_norm_output_36_load_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="6" slack="0"/>
<pin id="893" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_36_load/1 "/>
</bind>
</comp>

<comp id="895" class="1004" name="muxLogicRAMAddr_to_norm_output_37_load_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="6" slack="0"/>
<pin id="897" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_37_load/1 "/>
</bind>
</comp>

<comp id="899" class="1004" name="muxLogicRAMAddr_to_norm_output_38_load_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="6" slack="0"/>
<pin id="901" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_38_load/1 "/>
</bind>
</comp>

<comp id="903" class="1004" name="muxLogicRAMAddr_to_norm_output_39_load_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="6" slack="0"/>
<pin id="905" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_39_load/1 "/>
</bind>
</comp>

<comp id="907" class="1004" name="muxLogicRAMAddr_to_norm_output_40_load_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="6" slack="0"/>
<pin id="909" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_40_load/1 "/>
</bind>
</comp>

<comp id="911" class="1004" name="muxLogicRAMAddr_to_norm_output_41_load_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="6" slack="0"/>
<pin id="913" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_41_load/1 "/>
</bind>
</comp>

<comp id="915" class="1004" name="muxLogicRAMAddr_to_norm_output_42_load_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="6" slack="0"/>
<pin id="917" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_42_load/1 "/>
</bind>
</comp>

<comp id="919" class="1004" name="muxLogicRAMAddr_to_norm_output_43_load_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="6" slack="0"/>
<pin id="921" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_43_load/1 "/>
</bind>
</comp>

<comp id="923" class="1004" name="muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="6" slack="0"/>
<pin id="925" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load/1 "/>
</bind>
</comp>

<comp id="927" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_238_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="6" slack="0"/>
<pin id="929" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_238/1 "/>
</bind>
</comp>

<comp id="931" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_239_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="6" slack="0"/>
<pin id="933" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_239/1 "/>
</bind>
</comp>

<comp id="935" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_240_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="6" slack="0"/>
<pin id="937" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_240/1 "/>
</bind>
</comp>

<comp id="939" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_241_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="0"/>
<pin id="941" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_241/1 "/>
</bind>
</comp>

<comp id="943" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_242_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="0"/>
<pin id="945" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_242/1 "/>
</bind>
</comp>

<comp id="947" class="1004" name="switch_ln146_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="4" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="0" index="2" bw="1" slack="0"/>
<pin id="951" dir="0" index="3" bw="3" slack="0"/>
<pin id="952" dir="0" index="4" bw="3" slack="0"/>
<pin id="953" dir="0" index="5" bw="4" slack="0"/>
<pin id="954" dir="0" index="6" bw="4" slack="0"/>
<pin id="955" dir="0" index="7" bw="4" slack="0"/>
<pin id="956" dir="0" index="8" bw="4" slack="0"/>
<pin id="957" dir="0" index="9" bw="4" slack="0"/>
<pin id="958" dir="0" index="10" bw="4" slack="0"/>
<pin id="959" dir="0" index="11" bw="4" slack="0"/>
<pin id="960" dir="0" index="12" bw="4" slack="0"/>
<pin id="961" dir="0" index="13" bw="3" slack="0"/>
<pin id="962" dir="0" index="14" bw="3" slack="0"/>
<pin id="963" dir="0" index="15" bw="2" slack="0"/>
<pin id="964" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln146/1 "/>
</bind>
</comp>

<comp id="981" class="1004" name="store_ln144_store_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="0"/>
<pin id="983" dir="0" index="1" bw="10" slack="0"/>
<pin id="984" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_8_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="0"/>
<pin id="988" dir="0" index="1" bw="3" slack="0"/>
<pin id="989" dir="0" index="2" bw="32" slack="0"/>
<pin id="990" dir="0" index="3" bw="3" slack="0"/>
<pin id="991" dir="0" index="4" bw="32" slack="0"/>
<pin id="992" dir="0" index="5" bw="3" slack="0"/>
<pin id="993" dir="0" index="6" bw="32" slack="0"/>
<pin id="994" dir="0" index="7" bw="3" slack="0"/>
<pin id="995" dir="0" index="8" bw="32" slack="0"/>
<pin id="996" dir="0" index="9" bw="3" slack="0"/>
<pin id="997" dir="0" index="10" bw="32" slack="0"/>
<pin id="998" dir="0" index="11" bw="3" slack="0"/>
<pin id="999" dir="0" index="12" bw="32" slack="0"/>
<pin id="1000" dir="0" index="13" bw="3" slack="0"/>
<pin id="1001" dir="0" index="14" bw="32" slack="0"/>
<pin id="1002" dir="0" index="15" bw="3" slack="0"/>
<pin id="1003" dir="0" index="16" bw="32" slack="0"/>
<pin id="1004" dir="0" index="17" bw="32" slack="0"/>
<pin id="1005" dir="0" index="18" bw="3" slack="1"/>
<pin id="1006" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_9_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="0"/>
<pin id="1027" dir="0" index="1" bw="4" slack="0"/>
<pin id="1028" dir="0" index="2" bw="32" slack="0"/>
<pin id="1029" dir="0" index="3" bw="4" slack="0"/>
<pin id="1030" dir="0" index="4" bw="32" slack="0"/>
<pin id="1031" dir="0" index="5" bw="4" slack="0"/>
<pin id="1032" dir="0" index="6" bw="32" slack="0"/>
<pin id="1033" dir="0" index="7" bw="4" slack="0"/>
<pin id="1034" dir="0" index="8" bw="32" slack="0"/>
<pin id="1035" dir="0" index="9" bw="4" slack="0"/>
<pin id="1036" dir="0" index="10" bw="32" slack="0"/>
<pin id="1037" dir="0" index="11" bw="4" slack="0"/>
<pin id="1038" dir="0" index="12" bw="32" slack="0"/>
<pin id="1039" dir="0" index="13" bw="4" slack="0"/>
<pin id="1040" dir="0" index="14" bw="32" slack="0"/>
<pin id="1041" dir="0" index="15" bw="4" slack="0"/>
<pin id="1042" dir="0" index="16" bw="32" slack="0"/>
<pin id="1043" dir="0" index="17" bw="4" slack="0"/>
<pin id="1044" dir="0" index="18" bw="32" slack="0"/>
<pin id="1045" dir="0" index="19" bw="4" slack="0"/>
<pin id="1046" dir="0" index="20" bw="32" slack="0"/>
<pin id="1047" dir="0" index="21" bw="4" slack="0"/>
<pin id="1048" dir="0" index="22" bw="32" slack="0"/>
<pin id="1049" dir="0" index="23" bw="4" slack="0"/>
<pin id="1050" dir="0" index="24" bw="32" slack="0"/>
<pin id="1051" dir="0" index="25" bw="4" slack="0"/>
<pin id="1052" dir="0" index="26" bw="32" slack="0"/>
<pin id="1053" dir="0" index="27" bw="4" slack="0"/>
<pin id="1054" dir="0" index="28" bw="32" slack="0"/>
<pin id="1055" dir="0" index="29" bw="4" slack="0"/>
<pin id="1056" dir="0" index="30" bw="32" slack="0"/>
<pin id="1057" dir="0" index="31" bw="4" slack="0"/>
<pin id="1058" dir="0" index="32" bw="32" slack="0"/>
<pin id="1059" dir="0" index="33" bw="32" slack="0"/>
<pin id="1060" dir="0" index="34" bw="4" slack="1"/>
<pin id="1061" dir="1" index="35" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="muxLogicI0_to_add1_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_add1/3 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="muxLogicI1_to_add1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="1"/>
<pin id="1101" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_add1/3 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="6" slack="0"/>
<pin id="1104" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="6" slack="0"/>
<pin id="1108" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="6" slack="0"/>
<pin id="1112" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="6" slack="0"/>
<pin id="1116" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="6" slack="0"/>
<pin id="1120" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="6" slack="0"/>
<pin id="1124" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="6" slack="0"/>
<pin id="1128" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="6" slack="0"/>
<pin id="1132" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="6" slack="0"/>
<pin id="1136" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="6" slack="0"/>
<pin id="1140" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="6" slack="0"/>
<pin id="1144" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="6" slack="0"/>
<pin id="1148" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="6" slack="0"/>
<pin id="1152" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="6" slack="0"/>
<pin id="1156" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="6" slack="0"/>
<pin id="1160" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="muxLogicRAMAddr_to_store_ln146_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="6" slack="0"/>
<pin id="1164" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln146/4 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="i_9_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="10" slack="0"/>
<pin id="1168" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="icmp_ln144_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="2"/>
<pin id="1175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="trunc_ln144_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="3" slack="1"/>
<pin id="1179" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="trunc_ln144_1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="4" slack="1"/>
<pin id="1184" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144_1 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="zext_ln144_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="64" slack="3"/>
<pin id="1189" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln144 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="layer_output_addr_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="7" slack="1"/>
<pin id="1209" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_addr "/>
</bind>
</comp>

<comp id="1212" class="1005" name="layer_output_28_addr_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="7" slack="1"/>
<pin id="1214" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_28_addr "/>
</bind>
</comp>

<comp id="1217" class="1005" name="layer_output_29_addr_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="7" slack="1"/>
<pin id="1219" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_29_addr "/>
</bind>
</comp>

<comp id="1222" class="1005" name="layer_output_30_addr_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="7" slack="1"/>
<pin id="1224" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_30_addr "/>
</bind>
</comp>

<comp id="1227" class="1005" name="layer_output_31_addr_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="7" slack="1"/>
<pin id="1229" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_31_addr "/>
</bind>
</comp>

<comp id="1232" class="1005" name="layer_output_32_addr_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="7" slack="1"/>
<pin id="1234" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_32_addr "/>
</bind>
</comp>

<comp id="1237" class="1005" name="layer_output_33_addr_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="7" slack="1"/>
<pin id="1239" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_33_addr "/>
</bind>
</comp>

<comp id="1242" class="1005" name="layer_output_34_addr_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="7" slack="1"/>
<pin id="1244" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_34_addr "/>
</bind>
</comp>

<comp id="1247" class="1005" name="norm_output_addr_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="6" slack="1"/>
<pin id="1249" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_addr "/>
</bind>
</comp>

<comp id="1252" class="1005" name="norm_output_35_addr_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="6" slack="1"/>
<pin id="1254" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_35_addr "/>
</bind>
</comp>

<comp id="1257" class="1005" name="norm_output_36_addr_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="6" slack="1"/>
<pin id="1259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_36_addr "/>
</bind>
</comp>

<comp id="1262" class="1005" name="norm_output_37_addr_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="6" slack="1"/>
<pin id="1264" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_37_addr "/>
</bind>
</comp>

<comp id="1267" class="1005" name="norm_output_38_addr_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="6" slack="1"/>
<pin id="1269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_38_addr "/>
</bind>
</comp>

<comp id="1272" class="1005" name="norm_output_39_addr_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="6" slack="1"/>
<pin id="1274" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_39_addr "/>
</bind>
</comp>

<comp id="1277" class="1005" name="norm_output_40_addr_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="6" slack="1"/>
<pin id="1279" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_40_addr "/>
</bind>
</comp>

<comp id="1282" class="1005" name="norm_output_41_addr_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="6" slack="1"/>
<pin id="1284" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_41_addr "/>
</bind>
</comp>

<comp id="1287" class="1005" name="norm_output_42_addr_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="6" slack="1"/>
<pin id="1289" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_42_addr "/>
</bind>
</comp>

<comp id="1292" class="1005" name="norm_output_43_addr_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="6" slack="1"/>
<pin id="1294" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_43_addr "/>
</bind>
</comp>

<comp id="1297" class="1005" name="p_ZZ11llama_layerE11norm_output_10_addr_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="6" slack="1"/>
<pin id="1299" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_10_addr "/>
</bind>
</comp>

<comp id="1302" class="1005" name="p_ZZ11llama_layerE11norm_output_11_addr_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="6" slack="1"/>
<pin id="1304" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_11_addr "/>
</bind>
</comp>

<comp id="1307" class="1005" name="p_ZZ11llama_layerE11norm_output_12_addr_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="6" slack="1"/>
<pin id="1309" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_12_addr "/>
</bind>
</comp>

<comp id="1312" class="1005" name="p_ZZ11llama_layerE11norm_output_13_addr_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="6" slack="1"/>
<pin id="1314" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_13_addr "/>
</bind>
</comp>

<comp id="1317" class="1005" name="p_ZZ11llama_layerE11norm_output_14_addr_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="6" slack="1"/>
<pin id="1319" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_14_addr "/>
</bind>
</comp>

<comp id="1322" class="1005" name="llama_layer_norm_output_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="6" slack="1"/>
<pin id="1324" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="llama_layer_norm_output "/>
</bind>
</comp>

<comp id="1327" class="1005" name="tmp_8_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="1"/>
<pin id="1329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="tmp_9_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="1"/>
<pin id="1335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="add1_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="80" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="106" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="106" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="106" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="106" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="106" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="106" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="106" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="106" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="180" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="187" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="194" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="201" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="208" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="215" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="222" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="229" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="106" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="106" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="106" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="106" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="106" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="106" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="106" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="106" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="106" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="36" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="106" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="106" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="40" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="106" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="106" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="106" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="106" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="106" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="284" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="291" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="298" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="305" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="312" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="319" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="326" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="333" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="340" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="347" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="354" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="361" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="368" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="375" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="382" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="389" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="0" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="106" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="50" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="106" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="52" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="106" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="106" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="56" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="106" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="58" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="106" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="60" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="106" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="546"><net_src comp="62" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="106" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="64" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="106" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="66" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="106" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="68" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="106" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="574"><net_src comp="70" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="106" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="72" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="106" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="74" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="106" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="595"><net_src comp="76" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="106" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="78" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="106" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="613"><net_src comp="590" pin="3"/><net_sink comp="604" pin=2"/></net>

<net id="623"><net_src comp="583" pin="3"/><net_sink comp="614" pin=2"/></net>

<net id="633"><net_src comp="576" pin="3"/><net_sink comp="624" pin=2"/></net>

<net id="643"><net_src comp="569" pin="3"/><net_sink comp="634" pin=2"/></net>

<net id="653"><net_src comp="562" pin="3"/><net_sink comp="644" pin=2"/></net>

<net id="663"><net_src comp="555" pin="3"/><net_sink comp="654" pin=2"/></net>

<net id="673"><net_src comp="548" pin="3"/><net_sink comp="664" pin=2"/></net>

<net id="683"><net_src comp="541" pin="3"/><net_sink comp="674" pin=2"/></net>

<net id="693"><net_src comp="534" pin="3"/><net_sink comp="684" pin=2"/></net>

<net id="703"><net_src comp="527" pin="3"/><net_sink comp="694" pin=2"/></net>

<net id="713"><net_src comp="520" pin="3"/><net_sink comp="704" pin=2"/></net>

<net id="723"><net_src comp="513" pin="3"/><net_sink comp="714" pin=2"/></net>

<net id="733"><net_src comp="506" pin="3"/><net_sink comp="724" pin=2"/></net>

<net id="743"><net_src comp="499" pin="3"/><net_sink comp="734" pin=2"/></net>

<net id="753"><net_src comp="492" pin="3"/><net_sink comp="744" pin=2"/></net>

<net id="763"><net_src comp="597" pin="3"/><net_sink comp="754" pin=2"/></net>

<net id="775"><net_src comp="90" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="783"><net_src comp="776" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="92" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="776" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="94" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="794"><net_src comp="776" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="776" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="805"><net_src comp="96" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="776" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="98" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="100" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="812"><net_src comp="799" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="819"><net_src comp="809" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="820"><net_src comp="809" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="821"><net_src comp="809" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="822"><net_src comp="809" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="823"><net_src comp="809" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="824"><net_src comp="809" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="825"><net_src comp="809" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="826"><net_src comp="809" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="827"><net_src comp="809" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="828"><net_src comp="809" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="835"><net_src comp="102" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="776" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="104" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="100" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="842"><net_src comp="829" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="846"><net_src comp="839" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="848"><net_src comp="839" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="849"><net_src comp="839" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="850"><net_src comp="839" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="854"><net_src comp="180" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="187" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="194" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="201" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="208" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="215" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="222" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="229" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="284" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="291" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="298" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="305" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="312" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="319" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="326" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="333" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="340" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="347" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="354" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="361" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="368" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="375" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="382" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="946"><net_src comp="389" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="965"><net_src comp="795" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="966"><net_src comp="108" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="967"><net_src comp="110" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="968"><net_src comp="112" pin="0"/><net_sink comp="947" pin=3"/></net>

<net id="969"><net_src comp="114" pin="0"/><net_sink comp="947" pin=4"/></net>

<net id="970"><net_src comp="116" pin="0"/><net_sink comp="947" pin=5"/></net>

<net id="971"><net_src comp="118" pin="0"/><net_sink comp="947" pin=6"/></net>

<net id="972"><net_src comp="120" pin="0"/><net_sink comp="947" pin=7"/></net>

<net id="973"><net_src comp="122" pin="0"/><net_sink comp="947" pin=8"/></net>

<net id="974"><net_src comp="124" pin="0"/><net_sink comp="947" pin=9"/></net>

<net id="975"><net_src comp="126" pin="0"/><net_sink comp="947" pin=10"/></net>

<net id="976"><net_src comp="128" pin="0"/><net_sink comp="947" pin=11"/></net>

<net id="977"><net_src comp="130" pin="0"/><net_sink comp="947" pin=12"/></net>

<net id="978"><net_src comp="132" pin="0"/><net_sink comp="947" pin=13"/></net>

<net id="979"><net_src comp="134" pin="0"/><net_sink comp="947" pin=14"/></net>

<net id="980"><net_src comp="136" pin="0"/><net_sink comp="947" pin=15"/></net>

<net id="985"><net_src comp="779" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="1007"><net_src comp="138" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="1008"><net_src comp="140" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="1009"><net_src comp="236" pin="3"/><net_sink comp="986" pin=2"/></net>

<net id="1010"><net_src comp="142" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="1011"><net_src comp="242" pin="3"/><net_sink comp="986" pin=4"/></net>

<net id="1012"><net_src comp="144" pin="0"/><net_sink comp="986" pin=5"/></net>

<net id="1013"><net_src comp="248" pin="3"/><net_sink comp="986" pin=6"/></net>

<net id="1014"><net_src comp="146" pin="0"/><net_sink comp="986" pin=7"/></net>

<net id="1015"><net_src comp="254" pin="3"/><net_sink comp="986" pin=8"/></net>

<net id="1016"><net_src comp="148" pin="0"/><net_sink comp="986" pin=9"/></net>

<net id="1017"><net_src comp="260" pin="3"/><net_sink comp="986" pin=10"/></net>

<net id="1018"><net_src comp="150" pin="0"/><net_sink comp="986" pin=11"/></net>

<net id="1019"><net_src comp="266" pin="3"/><net_sink comp="986" pin=12"/></net>

<net id="1020"><net_src comp="152" pin="0"/><net_sink comp="986" pin=13"/></net>

<net id="1021"><net_src comp="272" pin="3"/><net_sink comp="986" pin=14"/></net>

<net id="1022"><net_src comp="154" pin="0"/><net_sink comp="986" pin=15"/></net>

<net id="1023"><net_src comp="278" pin="3"/><net_sink comp="986" pin=16"/></net>

<net id="1024"><net_src comp="156" pin="0"/><net_sink comp="986" pin=17"/></net>

<net id="1062"><net_src comp="158" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1063"><net_src comp="108" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1064"><net_src comp="396" pin="3"/><net_sink comp="1025" pin=2"/></net>

<net id="1065"><net_src comp="110" pin="0"/><net_sink comp="1025" pin=3"/></net>

<net id="1066"><net_src comp="402" pin="3"/><net_sink comp="1025" pin=4"/></net>

<net id="1067"><net_src comp="112" pin="0"/><net_sink comp="1025" pin=5"/></net>

<net id="1068"><net_src comp="408" pin="3"/><net_sink comp="1025" pin=6"/></net>

<net id="1069"><net_src comp="114" pin="0"/><net_sink comp="1025" pin=7"/></net>

<net id="1070"><net_src comp="414" pin="3"/><net_sink comp="1025" pin=8"/></net>

<net id="1071"><net_src comp="116" pin="0"/><net_sink comp="1025" pin=9"/></net>

<net id="1072"><net_src comp="420" pin="3"/><net_sink comp="1025" pin=10"/></net>

<net id="1073"><net_src comp="118" pin="0"/><net_sink comp="1025" pin=11"/></net>

<net id="1074"><net_src comp="426" pin="3"/><net_sink comp="1025" pin=12"/></net>

<net id="1075"><net_src comp="120" pin="0"/><net_sink comp="1025" pin=13"/></net>

<net id="1076"><net_src comp="432" pin="3"/><net_sink comp="1025" pin=14"/></net>

<net id="1077"><net_src comp="122" pin="0"/><net_sink comp="1025" pin=15"/></net>

<net id="1078"><net_src comp="438" pin="3"/><net_sink comp="1025" pin=16"/></net>

<net id="1079"><net_src comp="124" pin="0"/><net_sink comp="1025" pin=17"/></net>

<net id="1080"><net_src comp="444" pin="3"/><net_sink comp="1025" pin=18"/></net>

<net id="1081"><net_src comp="126" pin="0"/><net_sink comp="1025" pin=19"/></net>

<net id="1082"><net_src comp="450" pin="3"/><net_sink comp="1025" pin=20"/></net>

<net id="1083"><net_src comp="128" pin="0"/><net_sink comp="1025" pin=21"/></net>

<net id="1084"><net_src comp="456" pin="3"/><net_sink comp="1025" pin=22"/></net>

<net id="1085"><net_src comp="130" pin="0"/><net_sink comp="1025" pin=23"/></net>

<net id="1086"><net_src comp="462" pin="3"/><net_sink comp="1025" pin=24"/></net>

<net id="1087"><net_src comp="132" pin="0"/><net_sink comp="1025" pin=25"/></net>

<net id="1088"><net_src comp="468" pin="3"/><net_sink comp="1025" pin=26"/></net>

<net id="1089"><net_src comp="134" pin="0"/><net_sink comp="1025" pin=27"/></net>

<net id="1090"><net_src comp="474" pin="3"/><net_sink comp="1025" pin=28"/></net>

<net id="1091"><net_src comp="136" pin="0"/><net_sink comp="1025" pin=29"/></net>

<net id="1092"><net_src comp="480" pin="3"/><net_sink comp="1025" pin=30"/></net>

<net id="1093"><net_src comp="160" pin="0"/><net_sink comp="1025" pin=31"/></net>

<net id="1094"><net_src comp="486" pin="3"/><net_sink comp="1025" pin=32"/></net>

<net id="1095"><net_src comp="156" pin="0"/><net_sink comp="1025" pin=33"/></net>

<net id="1105"><net_src comp="590" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="583" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1113"><net_src comp="576" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="569" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="562" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="555" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="548" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1133"><net_src comp="541" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="534" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="527" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1145"><net_src comp="520" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="513" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1153"><net_src comp="506" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1157"><net_src comp="499" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1161"><net_src comp="492" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="597" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="176" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1172"><net_src comp="1166" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1176"><net_src comp="785" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1180"><net_src comp="791" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="986" pin=18"/></net>

<net id="1185"><net_src comp="795" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="1025" pin=34"/></net>

<net id="1190"><net_src comp="809" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1193"><net_src comp="1187" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1194"><net_src comp="1187" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1195"><net_src comp="1187" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1196"><net_src comp="1187" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="1197"><net_src comp="1187" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="1198"><net_src comp="1187" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="1199"><net_src comp="1187" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1200"><net_src comp="1187" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="1201"><net_src comp="1187" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="1202"><net_src comp="1187" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="1203"><net_src comp="1187" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1204"><net_src comp="1187" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="1205"><net_src comp="1187" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1206"><net_src comp="1187" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="1210"><net_src comp="180" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1215"><net_src comp="187" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1220"><net_src comp="194" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1225"><net_src comp="201" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1230"><net_src comp="208" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1235"><net_src comp="215" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1240"><net_src comp="222" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1245"><net_src comp="229" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1250"><net_src comp="284" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1255"><net_src comp="291" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1260"><net_src comp="298" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1265"><net_src comp="305" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1270"><net_src comp="312" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1275"><net_src comp="319" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1280"><net_src comp="326" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1285"><net_src comp="333" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1290"><net_src comp="340" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1295"><net_src comp="347" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1300"><net_src comp="354" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1305"><net_src comp="361" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1310"><net_src comp="368" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1315"><net_src comp="375" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1320"><net_src comp="382" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1325"><net_src comp="389" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1330"><net_src comp="986" pin="19"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1336"><net_src comp="1025" pin="35"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1342"><net_src comp="764" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="604" pin=4"/></net>

<net id="1345"><net_src comp="1339" pin="1"/><net_sink comp="614" pin=4"/></net>

<net id="1346"><net_src comp="1339" pin="1"/><net_sink comp="624" pin=4"/></net>

<net id="1347"><net_src comp="1339" pin="1"/><net_sink comp="634" pin=4"/></net>

<net id="1348"><net_src comp="1339" pin="1"/><net_sink comp="644" pin=4"/></net>

<net id="1349"><net_src comp="1339" pin="1"/><net_sink comp="654" pin=4"/></net>

<net id="1350"><net_src comp="1339" pin="1"/><net_sink comp="664" pin=4"/></net>

<net id="1351"><net_src comp="1339" pin="1"/><net_sink comp="674" pin=4"/></net>

<net id="1352"><net_src comp="1339" pin="1"/><net_sink comp="684" pin=4"/></net>

<net id="1353"><net_src comp="1339" pin="1"/><net_sink comp="694" pin=4"/></net>

<net id="1354"><net_src comp="1339" pin="1"/><net_sink comp="704" pin=4"/></net>

<net id="1355"><net_src comp="1339" pin="1"/><net_sink comp="714" pin=4"/></net>

<net id="1356"><net_src comp="1339" pin="1"/><net_sink comp="724" pin=4"/></net>

<net id="1357"><net_src comp="1339" pin="1"/><net_sink comp="734" pin=4"/></net>

<net id="1358"><net_src comp="1339" pin="1"/><net_sink comp="744" pin=4"/></net>

<net id="1359"><net_src comp="1339" pin="1"/><net_sink comp="754" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_token | {4 }
	Port: current_token_19 | {4 }
	Port: current_token_20 | {4 }
	Port: current_token_21 | {4 }
	Port: current_token_22 | {4 }
	Port: current_token_23 | {4 }
	Port: current_token_24 | {4 }
	Port: current_token_25 | {4 }
	Port: current_token_26 | {4 }
	Port: current_token_27 | {4 }
	Port: p_ZZ11llama_layerE13current_token_10 | {4 }
	Port: p_ZZ11llama_layerE13current_token_11 | {4 }
	Port: p_ZZ11llama_layerE13current_token_12 | {4 }
	Port: p_ZZ11llama_layerE13current_token_13 | {4 }
	Port: p_ZZ11llama_layerE13current_token_14 | {4 }
	Port: p_ZZ11llama_layerE13current_token_15 | {4 }
 - Input state : 
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : layer_output | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : layer_output_28 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : layer_output_29 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : layer_output_30 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : layer_output_31 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : layer_output_32 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : layer_output_33 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : layer_output_34 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : norm_output | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : norm_output_35 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : norm_output_36 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : norm_output_37 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : norm_output_38 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : norm_output_39 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : norm_output_40 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : norm_output_41 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : norm_output_42 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : norm_output_43 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : p_ZZ11llama_layerE11norm_output_10 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : p_ZZ11llama_layerE11norm_output_11 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : p_ZZ11llama_layerE11norm_output_12 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : p_ZZ11llama_layerE11norm_output_13 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : p_ZZ11llama_layerE11norm_output_14 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_144_4 : p_ZZ11llama_layerE11norm_output_15 | {1 2 }
  - Chain level:
	State 1
		store_ln144 : 1
		i : 1
		add_ln144 : 2
		icmp_ln144 : 2
		br_ln144 : 3
		trunc_ln144 : 2
		trunc_ln144_1 : 2
		lshr_ln5 : 2
		zext_ln144 : 3
		lshr_ln144_1 : 2
		zext_ln144_1 : 3
		layer_output_addr : 4
		layer_output_28_addr : 4
		layer_output_29_addr : 4
		layer_output_30_addr : 4
		layer_output_31_addr : 4
		layer_output_32_addr : 4
		layer_output_33_addr : 4
		layer_output_34_addr : 4
		muxLogicRAMAddr_to_layer_output_load : 5
		layer_output_load : 5
		muxLogicRAMAddr_to_layer_output_28_load : 5
		layer_output_28_load : 5
		muxLogicRAMAddr_to_layer_output_29_load : 5
		layer_output_29_load : 5
		muxLogicRAMAddr_to_layer_output_30_load : 5
		layer_output_30_load : 5
		muxLogicRAMAddr_to_layer_output_31_load : 5
		layer_output_31_load : 5
		muxLogicRAMAddr_to_layer_output_32_load : 5
		layer_output_32_load : 5
		muxLogicRAMAddr_to_layer_output_33_load : 5
		layer_output_33_load : 5
		muxLogicRAMAddr_to_layer_output_34_load : 5
		layer_output_34_load : 5
		norm_output_addr : 4
		norm_output_35_addr : 4
		norm_output_36_addr : 4
		norm_output_37_addr : 4
		norm_output_38_addr : 4
		norm_output_39_addr : 4
		norm_output_40_addr : 4
		norm_output_41_addr : 4
		norm_output_42_addr : 4
		norm_output_43_addr : 4
		p_ZZ11llama_layerE11norm_output_10_addr : 4
		p_ZZ11llama_layerE11norm_output_11_addr : 4
		p_ZZ11llama_layerE11norm_output_12_addr : 4
		p_ZZ11llama_layerE11norm_output_13_addr : 4
		p_ZZ11llama_layerE11norm_output_14_addr : 4
		llama_layer_norm_output : 4
		muxLogicRAMAddr_to_norm_output_load : 5
		norm_output_load : 5
		muxLogicRAMAddr_to_norm_output_35_load : 5
		norm_output_35_load : 5
		muxLogicRAMAddr_to_norm_output_36_load : 5
		norm_output_36_load : 5
		muxLogicRAMAddr_to_norm_output_37_load : 5
		norm_output_37_load : 5
		muxLogicRAMAddr_to_norm_output_38_load : 5
		norm_output_38_load : 5
		muxLogicRAMAddr_to_norm_output_39_load : 5
		norm_output_39_load : 5
		muxLogicRAMAddr_to_norm_output_40_load : 5
		norm_output_40_load : 5
		muxLogicRAMAddr_to_norm_output_41_load : 5
		norm_output_41_load : 5
		muxLogicRAMAddr_to_norm_output_42_load : 5
		norm_output_42_load : 5
		muxLogicRAMAddr_to_norm_output_43_load : 5
		norm_output_43_load : 5
		muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load : 5
		p_ZZ11llama_layerE11norm_output_10_load : 5
		muxLogicRAMAddr_to_llama_layer_norm_output_238 : 5
		llama_layer_norm_output_238 : 5
		muxLogicRAMAddr_to_llama_layer_norm_output_239 : 5
		llama_layer_norm_output_239 : 5
		muxLogicRAMAddr_to_llama_layer_norm_output_240 : 5
		llama_layer_norm_output_240 : 5
		muxLogicRAMAddr_to_llama_layer_norm_output_241 : 5
		llama_layer_norm_output_241 : 5
		muxLogicRAMAddr_to_llama_layer_norm_output_242 : 5
		llama_layer_norm_output_242 : 5
		switch_ln146 : 3
		store_ln144 : 3
	State 2
		tmp_8 : 1
		tmp_9 : 1
	State 3
	State 4
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1
		muxLogicRAMAddr_to_store_ln146 : 1
		store_ln146 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
| sparsemux|                            tmp_8_fu_986                           |    0    |    0    |    96   |
|          |                           tmp_9_fu_1025                           |    0    |    0    |   160   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|    add   |                          add_ln144_fu_779                         |    0    |    0    |    10   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                         icmp_ln144_fu_785                         |    0    |    0    |    4    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   fadd   |                            add1_fu_764                            |    1    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                             grp_fu_768                            |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_layer_output_load_fu_851            |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_layer_output_28_load_fu_855          |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_layer_output_29_load_fu_859          |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_layer_output_30_load_fu_863          |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_layer_output_31_load_fu_867          |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_layer_output_32_load_fu_871          |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_layer_output_33_load_fu_875          |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_layer_output_34_load_fu_879          |    0    |    0    |    0    |
|          |             muxLogicRAMAddr_to_norm_output_load_fu_883            |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_35_load_fu_887           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_36_load_fu_891           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_37_load_fu_895           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_38_load_fu_899           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_39_load_fu_903           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_40_load_fu_907           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_41_load_fu_911           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_42_load_fu_915           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_43_load_fu_919           |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load_fu_923 |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_238_fu_927       |    0    |    0    |    0    |
| muxlogic |       muxLogicRAMAddr_to_llama_layer_norm_output_239_fu_931       |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_240_fu_935       |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_241_fu_939       |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_242_fu_943       |    0    |    0    |    0    |
|          |                     muxLogicI0_to_add1_fu_1096                    |    0    |    0    |    0    |
|          |                     muxLogicI1_to_add1_fu_1099                    |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1102              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1106              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1110              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1114              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1118              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1122              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1126              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1130              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1134              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1138              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1142              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1146              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1150              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1154              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1158              |    0    |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln146_fu_1162              |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                         trunc_ln144_fu_791                        |    0    |    0    |    0    |
|          |                        trunc_ln144_1_fu_795                       |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|partselect|                          lshr_ln5_fu_799                          |    0    |    0    |    0    |
|          |                        lshr_ln144_1_fu_829                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   zext   |                         zext_ln144_fu_809                         |    0    |    0    |    0    |
|          |                        zext_ln144_1_fu_839                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|  switch  |                        switch_ln146_fu_947                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                   |    1    |    0    |   270   |
|----------|-------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------+--------+
|                                                |   FF   |
+------------------------------------------------+--------+
|                  add1_reg_1339                 |   32   |
|                  i_9_reg_1166                  |   10   |
|               icmp_ln144_reg_1173              |    1   |
|          layer_output_28_addr_reg_1212         |    7   |
|          layer_output_29_addr_reg_1217         |    7   |
|          layer_output_30_addr_reg_1222         |    7   |
|          layer_output_31_addr_reg_1227         |    7   |
|          layer_output_32_addr_reg_1232         |    7   |
|          layer_output_33_addr_reg_1237         |    7   |
|          layer_output_34_addr_reg_1242         |    7   |
|           layer_output_addr_reg_1207           |    7   |
|        llama_layer_norm_output_reg_1322        |    6   |
|          norm_output_35_addr_reg_1252          |    6   |
|          norm_output_36_addr_reg_1257          |    6   |
|          norm_output_37_addr_reg_1262          |    6   |
|          norm_output_38_addr_reg_1267          |    6   |
|          norm_output_39_addr_reg_1272          |    6   |
|          norm_output_40_addr_reg_1277          |    6   |
|          norm_output_41_addr_reg_1282          |    6   |
|          norm_output_42_addr_reg_1287          |    6   |
|          norm_output_43_addr_reg_1292          |    6   |
|            norm_output_addr_reg_1247           |    6   |
|p_ZZ11llama_layerE11norm_output_10_addr_reg_1297|    6   |
|p_ZZ11llama_layerE11norm_output_11_addr_reg_1302|    6   |
|p_ZZ11llama_layerE11norm_output_12_addr_reg_1307|    6   |
|p_ZZ11llama_layerE11norm_output_13_addr_reg_1312|    6   |
|p_ZZ11llama_layerE11norm_output_14_addr_reg_1317|    6   |
|                 tmp_8_reg_1327                 |   32   |
|                 tmp_9_reg_1333                 |   32   |
|             trunc_ln144_1_reg_1182             |    4   |
|              trunc_ln144_reg_1177              |    3   |
|               zext_ln144_reg_1187              |   64   |
+------------------------------------------------+--------+
|                      Total                     |   330  |
+------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_236 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_242 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_248 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_254 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_260 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_266 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_272 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_278 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_396 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_402 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_408 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_414 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_420 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_426 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_432 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_438 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_444 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_450 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_456 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_462 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_468 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_474 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_480 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_486 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   304  ||   8.64  ||    0    ||   192   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   270  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   192  |
|  Register |    -   |    -   |   330  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   330  |   462  |
+-----------+--------+--------+--------+--------+
