{"vcs1":{"timestamp_begin":1713068441.091968644, "rt":1.25, "ut":0.03, "st":0.66}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713068440.757716740}
{"VCS_COMP_START_TIME": 1713068440.757716740}
{"VCS_COMP_END_TIME": 1713068442.382676606}
{"VCS_USER_OPTIONS": "-sverilog lab5/alu.sv lab5/constants.sv lab5/controlpath.sv lab5/datapath.sv lab5/library.sv lab5/memory.sv lab5/regfile.sv lab5/RISC240.sv library.sv task2.sv"}
{"vcs1": {"peak_mem": 321832}}
