TimeQuest Timing Analyzer report for multicore
Mon Dec 07 09:44:22 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 85C Model Metastability Summary
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 40. Slow 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 46. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Slow 1200mV 0C Model Metastability Summary
 59. Fast 1200mV 0C Model Setup Summary
 60. Fast 1200mV 0C Model Hold Summary
 61. Fast 1200mV 0C Model Recovery Summary
 62. Fast 1200mV 0C Model Removal Summary
 63. Fast 1200mV 0C Model Minimum Pulse Width Summary
 64. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 65. Fast 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 68. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 70. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 71. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Fast 1200mV 0C Model Metastability Summary
 84. Multicorner Timing Analysis Summary
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Board Trace Model Assignments
 90. Input Transition Times
 91. Signal Integrity Metrics (Slow 1200mv 0c Model)
 92. Signal Integrity Metrics (Slow 1200mv 85c Model)
 93. Signal Integrity Metrics (Fast 1200mv 0c Model)
 94. Setup Transfers
 95. Hold Transfers
 96. Recovery Transfers
 97. Removal Transfers
 98. Report TCCS
 99. Report RSKM
100. Unconstrained Paths
101. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; multicore                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                       ; Status ; Read at                  ;
+-----------------------------------------------------------------------------------------------------+--------+--------------------------+
; multicore.SDC                                                                                       ; OK     ; Mon Dec 07 09:44:09 2015 ;
; c:/users/bostonp1/desktop/multicore/multicore/db/ip/embedded/submodules/embedded_cpumaster_cpu.sdc  ; OK     ; Mon Dec 07 09:44:09 2015 ;
; c:/users/bostonp1/desktop/multicore/multicore/db/ip/embedded/submodules/embedded_cpuslave1_cpu.sdc  ; OK     ; Mon Dec 07 09:44:09 2015 ;
; c:/users/bostonp1/desktop/multicore/multicore/db/ip/embedded/submodules/embedded_cpuslave2_cpu.sdc  ; OK     ; Mon Dec 07 09:44:09 2015 ;
; c:/users/bostonp1/desktop/multicore/multicore/db/ip/embedded/submodules/altera_reset_controller.sdc ; OK     ; Mon Dec 07 09:44:09 2015 ;
+-----------------------------------------------------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Clock Name                                                                   ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                         ; Targets                                                                          ;
+------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; altera_reserved_tck                                                          ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                ; { altera_reserved_tck }                                                          ;
; CLOCK2_50                                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                ; { CLOCK2_50 }                                                                    ;
; CLOCK3_50                                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                ; { CLOCK3_50 }                                                                    ;
; CLOCK_50                                                                     ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                ; { CLOCK_50 }                                                                     ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
; 69.73 MHz ; 69.73 MHz       ; CLOCK_50                                                                     ;      ;
; 81.21 MHz ; 81.21 MHz       ; altera_reserved_tck                                                          ;      ;
; 150.6 MHz ; 150.6 MHz       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                   ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; 5.658  ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 33.360 ; 0.000         ;
; altera_reserved_tck                                                          ; 43.843 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                   ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                     ; 0.254 ; 0.000         ;
; altera_reserved_tck                                                          ; 0.402 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.404 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 13.229 ; 0.000         ;
; altera_reserved_tck ; 45.714 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.502 ; 0.000         ;
; CLOCK_50            ; 3.849 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; 9.415  ; 0.000         ;
; CLOCK2_50                                                                    ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                    ; 16.000 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.707 ; 0.000         ;
; altera_reserved_tck                                                          ; 49.542 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.658 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.226     ;
; 5.658 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.226     ;
; 5.658 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.226     ;
; 5.658 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.226     ;
; 5.658 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.226     ;
; 5.680 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.204     ;
; 5.680 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.204     ;
; 5.680 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.204     ;
; 5.680 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.204     ;
; 5.680 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.204     ;
; 5.777 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.146     ;
; 5.777 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.146     ;
; 5.777 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.146     ;
; 5.777 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.146     ;
; 5.777 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.146     ;
; 5.777 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.146     ;
; 5.777 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.146     ;
; 5.777 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.146     ;
; 5.777 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.146     ;
; 5.795 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 14.093     ;
; 5.795 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 14.093     ;
; 5.795 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 14.093     ;
; 5.795 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 14.093     ;
; 5.795 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 14.093     ;
; 5.799 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.124     ;
; 5.799 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.124     ;
; 5.799 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.124     ;
; 5.799 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.124     ;
; 5.799 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.124     ;
; 5.799 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.124     ;
; 5.799 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.124     ;
; 5.799 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.124     ;
; 5.799 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 14.124     ;
; 5.865 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.019     ;
; 5.865 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.019     ;
; 5.865 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.019     ;
; 5.865 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.019     ;
; 5.865 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 14.019     ;
; 5.877 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 14.009     ;
; 5.877 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 14.009     ;
; 5.877 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 14.009     ;
; 5.877 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 14.009     ;
; 5.877 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 14.009     ;
; 5.877 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 14.009     ;
; 5.877 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 14.009     ;
; 5.877 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 14.009     ;
; 5.877 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 14.009     ;
; 5.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 13.987     ;
; 5.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 13.987     ;
; 5.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 13.987     ;
; 5.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 13.987     ;
; 5.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 13.987     ;
; 5.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 13.987     ;
; 5.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 13.987     ;
; 5.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 13.987     ;
; 5.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 13.987     ;
; 5.900 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 13.984     ;
; 5.900 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 13.984     ;
; 5.900 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 13.984     ;
; 5.900 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 13.984     ;
; 5.900 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 13.984     ;
; 5.902 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.991     ;
; 5.902 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.991     ;
; 5.902 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.991     ;
; 5.902 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.991     ;
; 5.902 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.991     ;
; 5.902 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.991     ;
; 5.902 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.991     ;
; 5.902 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.991     ;
; 5.914 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.013     ;
; 5.914 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.013     ;
; 5.914 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.013     ;
; 5.914 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.013     ;
; 5.914 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.013     ;
; 5.914 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.013     ;
; 5.914 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.013     ;
; 5.914 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.013     ;
; 5.914 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.013     ;
; 5.924 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.969     ;
; 5.924 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.969     ;
; 5.924 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.969     ;
; 5.924 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.969     ;
; 5.924 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.969     ;
; 5.924 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.969     ;
; 5.924 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.969     ;
; 5.924 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 13.969     ;
; 5.939 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[13] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 13.949     ;
; 5.939 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[13] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 13.949     ;
; 5.939 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[13] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 13.949     ;
; 5.939 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[13] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 13.949     ;
; 5.939 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[13] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 13.949     ;
; 5.984 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 13.939     ;
; 5.984 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 13.939     ;
; 5.984 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 13.939     ;
; 5.984 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 13.939     ;
; 5.984 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 13.939     ;
; 5.984 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 13.939     ;
; 5.984 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 13.939     ;
; 5.984 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 13.939     ;
; 5.984 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 13.939     ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 33.360 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 6.273      ;
; 33.361 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 6.272      ;
; 33.373 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 6.260      ;
; 33.722 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.911      ;
; 33.724 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.909      ;
; 33.759 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.874      ;
; 33.781 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.852      ;
; 33.781 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.852      ;
; 33.781 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.852      ;
; 33.781 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.852      ;
; 33.781 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.852      ;
; 33.835 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 5.781      ;
; 33.835 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 5.781      ;
; 34.230 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.390      ;
; 34.230 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.390      ;
; 34.230 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.390      ;
; 34.230 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.390      ;
; 34.230 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.390      ;
; 34.259 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.374      ;
; 34.410 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.210      ;
; 34.428 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 5.535      ;
; 34.567 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.053      ;
; 34.589 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.044      ;
; 34.589 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.044      ;
; 34.607 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.026      ;
; 34.623 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.010      ;
; 34.630 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.363     ; 5.005      ;
; 34.643 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.990      ;
; 34.654 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.979      ;
; 34.807 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.363     ; 4.828      ;
; 34.810 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.363     ; 4.825      ;
; 34.839 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.363     ; 4.796      ;
; 34.840 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.363     ; 4.795      ;
; 34.847 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.363     ; 4.788      ;
; 34.859 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.363     ; 4.776      ;
; 34.907 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.736      ;
; 35.007 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.636      ;
; 35.025 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.618      ;
; 35.025 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.618      ;
; 35.184 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.352     ; 4.462      ;
; 35.214 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.429      ;
; 35.259 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 4.375      ;
; 35.311 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.352     ; 4.335      ;
; 35.343 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.352     ; 4.303      ;
; 35.362 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.352     ; 4.284      ;
; 35.370 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.352     ; 4.276      ;
; 35.382 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.261      ;
; 35.915 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.003      ;
; 35.915 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.003      ;
; 35.915 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.003      ;
; 35.915 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.003      ;
; 35.915 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.003      ;
; 35.915 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.003      ;
; 35.915 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.003      ;
; 35.915 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.003      ;
; 35.915 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.003      ;
; 35.915 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.003      ;
; 35.934 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.984      ;
; 35.934 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.984      ;
; 35.934 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.984      ;
; 35.934 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.984      ;
; 35.934 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.984      ;
; 35.934 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.984      ;
; 35.934 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.984      ;
; 35.934 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.984      ;
; 35.934 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.984      ;
; 35.934 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.984      ;
; 36.063 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.867      ;
; 36.071 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 3.851      ;
; 36.071 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 3.851      ;
; 36.071 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 3.851      ;
; 36.071 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 3.851      ;
; 36.071 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 3.851      ;
; 36.071 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 3.851      ;
; 36.071 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 3.851      ;
; 36.071 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 3.851      ;
; 36.071 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 3.851      ;
; 36.071 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 3.851      ;
; 36.082 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.848      ;
; 36.140 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.778      ;
; 36.140 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.778      ;
; 36.140 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.778      ;
; 36.140 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.778      ;
; 36.140 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.778      ;
; 36.140 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.778      ;
; 36.140 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.778      ;
; 36.140 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.778      ;
; 36.140 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.778      ;
; 36.140 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.778      ;
; 36.145 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.773      ;
; 36.145 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.773      ;
; 36.145 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.773      ;
; 36.145 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.773      ;
; 36.145 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.773      ;
; 36.145 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.773      ;
; 36.145 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.773      ;
; 36.145 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.773      ;
; 36.145 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.773      ;
; 36.145 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.773      ;
; 36.153 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.765      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.843 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[0]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 6.280      ;
; 44.400 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[0]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 5.758      ;
; 45.088 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 5.087      ;
; 45.345 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 4.832      ;
; 45.407 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 4.759      ;
; 45.441 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 4.725      ;
; 45.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 4.376      ;
; 45.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.322      ;
; 45.883 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[0]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 4.265      ;
; 46.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.002      ;
; 46.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.776      ;
; 46.402 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.764      ;
; 46.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.702      ;
; 46.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 3.599      ;
; 46.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.501      ;
; 46.719 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.463      ;
; 46.753 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.409      ;
; 47.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.130      ;
; 47.309 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.861      ;
; 47.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.791      ;
; 47.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.706      ;
; 47.534 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 2.633      ;
; 47.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.593      ;
; 47.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.559      ;
; 47.654 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.505      ;
; 47.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 2.460      ;
; 47.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.317      ;
; 47.852 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.325      ;
; 48.168 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                         ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 2.003      ;
; 48.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                         ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 1.866      ;
; 48.271 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                         ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 1.885      ;
; 48.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 1.854      ;
; 48.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 1.522      ;
; 48.895 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 1.283      ;
; 48.996 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 1.162      ;
; 49.214 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 0.943      ;
; 93.132 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.770      ;
; 93.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.984      ;
; 93.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.983      ;
; 93.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.977      ;
; 93.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.945      ;
; 93.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.940      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.903      ;
; 94.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.788      ;
; 94.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.787      ;
; 94.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.784      ;
; 94.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.784      ;
; 94.112 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.781      ;
; 94.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.746      ;
; 94.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.746      ;
; 94.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.746      ;
; 94.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.746      ;
; 94.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.746      ;
; 94.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.746      ;
; 94.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.746      ;
; 94.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.746      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.738      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.738      ;
; 94.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.737      ;
; 94.166 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.736      ;
; 94.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.733      ;
; 94.170 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.732      ;
; 94.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.712      ;
; 94.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.712      ;
; 94.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.712      ;
; 94.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.643      ;
; 94.304 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.598      ;
; 94.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.574      ;
; 94.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.500      ;
; 94.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.505      ;
; 94.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.480      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                         ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.466      ;
; 94.450 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|ir_out[1] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 5.430      ;
; 94.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.428      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.254 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 0.936      ;
; 0.268 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 0.940      ;
; 0.268 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 0.940      ;
; 0.272 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 0.938      ;
; 0.292 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 0.974      ;
; 0.312 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 0.978      ;
; 0.327 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 0.997      ;
; 0.329 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.011      ;
; 0.333 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 0.997      ;
; 0.333 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.013      ;
; 0.334 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 0.998      ;
; 0.334 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.012      ;
; 0.335 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.005      ;
; 0.337 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.008      ;
; 0.338 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.016      ;
; 0.339 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.008      ;
; 0.340 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[0]                                                                                                                 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.018      ;
; 0.340 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.006      ;
; 0.341 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.011      ;
; 0.341 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.011      ;
; 0.342 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_tag_wraddress[1]                                                                                                                  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 0.999      ;
; 0.344 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_ic_data_module:Embedded_CPUSlave2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 0.998      ;
; 0.344 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.014      ;
; 0.345 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_tag_wraddress[2]                                                                                                                  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.002      ;
; 0.346 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                            ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.004      ;
; 0.347 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.013      ;
; 0.347 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.025      ;
; 0.348 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.026      ;
; 0.348 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[4]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.010      ;
; 0.349 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.020      ;
; 0.351 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_tag_wraddress[4]                                                                                                                  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.008      ;
; 0.351 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.021      ;
; 0.352 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.023      ;
; 0.352 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[15]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.022      ;
; 0.352 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                               ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.009      ;
; 0.353 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.016      ;
; 0.354 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.017      ;
; 0.354 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                              ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_bht_module:Embedded_CPUSlave2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.012      ;
; 0.355 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.026      ;
; 0.355 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[4]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.017      ;
; 0.356 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_mem_baddr[14]                                                                                                                      ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_tag_module:Embedded_CPUSlave1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.018      ;
; 0.356 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_mem_baddr[18]                                                                                                                      ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_tag_module:Embedded_CPUSlave2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.018      ;
; 0.356 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.027      ;
; 0.357 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.028      ;
; 0.357 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.037      ;
; 0.358 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.030      ;
; 0.358 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.024      ;
; 0.360 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[16]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.030      ;
; 0.360 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|M_bht_data[1]                                                                                                                        ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_bht_module:Embedded_CPUMaster_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.028      ;
; 0.360 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.023      ;
; 0.361 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.019      ;
; 0.361 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.032      ;
; 0.361 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[3]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.023      ;
; 0.361 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                            ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.019      ;
; 0.361 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.027      ;
; 0.362 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[18]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.032      ;
; 0.362 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.032      ;
; 0.362 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[5]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.024      ;
; 0.362 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                               ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.019      ;
; 0.363 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[3]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.025      ;
; 0.363 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[17]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.033      ;
; 0.363 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.032      ;
; 0.364 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_fill_tag[1]                                                                                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.033      ;
; 0.364 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.028      ;
; 0.364 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|ic_fill_tag[8]                                                                                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_ic_tag_module:Embedded_CPUSlave2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_had1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.026      ;
; 0.364 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.027      ;
; 0.365 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.023      ;
; 0.365 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.036      ;
; 0.366 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.024      ;
; 0.367 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[24]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.039      ;
; 0.367 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.031      ;
; 0.368 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_fill_tag[4]                                                                                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.037      ;
; 0.368 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_fill_tag[6]                                                                                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.037      ;
; 0.368 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.034      ;
; 0.369 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.037      ;
; 0.371 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.029      ;
; 0.371 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_mem_baddr[18]                                                                                                                      ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_tag_module:Embedded_CPUSlave1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.033      ;
; 0.372 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.042      ;
; 0.372 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.028      ;
; 0.373 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[9]                                                                                                                 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.055      ;
; 0.373 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                               ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.030      ;
; 0.374 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_mem_baddr[23]                                                                                                                      ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_tag_module:Embedded_CPUSlave1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.036      ;
; 0.374 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[24]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.037      ;
; 0.376 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[22]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.048      ;
; 0.376 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.046      ;
; 0.377 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[12]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.047      ;
; 0.377 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_mem_baddr[19]                                                                                                                      ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_tag_module:Embedded_CPUSlave1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.039      ;
; 0.377 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[8]                                                                                                                 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.040      ;
; 0.377 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                              ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_bht_module:Embedded_CPUSlave2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.035      ;
; 0.380 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_fill_line[1]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_data_module:Embedded_CPUMaster_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.031      ;
; 0.380 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[5]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.042      ;
; 0.380 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.051      ;
; 0.380 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.046      ;
; 0.381 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[13]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.051      ;
; 0.381 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[14]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.051      ;
; 0.381 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.044      ;
; 0.383 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.039      ;
; 0.383 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_fill_tag[5]                                                                                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.052      ;
; 0.383 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_mem_baddr[13]                                                                                                                      ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_tag_module:Embedded_CPUSlave1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.045      ;
; 0.383 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.053      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.688      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.436 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.701      ;
; 0.436 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.710      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.710      ;
; 0.451 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[13]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[14]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[13]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[5]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[27]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[34]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[28]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[3]                                                        ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[5]                                                        ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[4]                                                        ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[9]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[4]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[18]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[30]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[31]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[29]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[30]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[17]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[6]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[3]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[37]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[26]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[25]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[28]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[6]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.721      ;
; 0.458 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.724      ;
; 0.459 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.724      ;
; 0.459 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.724      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.724      ;
; 0.459 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.726      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.725      ;
; 0.460 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.726      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.728      ;
; 0.465 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.731      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.422 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.687      ;
; 0.429 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[7]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[6]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[4]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[2]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[3]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[1]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.440 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.027      ;
; 0.443 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.709      ;
; 0.445 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.032      ;
; 0.446 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.711      ;
; 0.446 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.711      ;
; 0.447 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.034      ;
; 0.456 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.043      ;
; 0.467 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.732      ;
; 0.476 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.063      ;
; 0.546 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.811      ;
; 0.553 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.818      ;
; 0.554 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.819      ;
; 0.576 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.841      ;
; 0.598 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.863      ;
; 0.601 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[0]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.613 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.878      ;
; 0.640 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.905      ;
; 0.642 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.907      ;
; 0.643 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.909      ;
; 0.647 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.914      ;
; 0.653 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.919      ;
; 0.654 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.920      ;
; 0.656 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.921      ;
; 0.657 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.244      ;
; 0.658 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.924      ;
; 0.662 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.929      ;
; 0.667 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.932      ;
; 0.671 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.937      ;
; 0.672 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.938      ;
; 0.673 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.938      ;
; 0.676 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.942      ;
; 0.676 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.941      ;
; 0.681 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.946      ;
; 0.682 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.947      ;
; 0.682 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.947      ;
; 0.684 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.949      ;
; 0.688 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.953      ;
; 0.689 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.954      ;
; 0.691 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.956      ;
; 0.705 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.970      ;
; 0.710 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.975      ;
; 0.719 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.986      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.229 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.237     ; 6.310      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.231 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.239     ; 6.306      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
; 13.235 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.243     ; 6.298      ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 4.453      ;
; 45.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 4.453      ;
; 45.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 4.437      ;
; 45.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 4.437      ;
; 45.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 4.443      ;
; 45.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 4.446      ;
; 48.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 1.923      ;
; 94.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.293      ;
; 94.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.293      ;
; 94.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.293      ;
; 94.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.293      ;
; 94.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.268      ;
; 94.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.268      ;
; 94.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.268      ;
; 94.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.268      ;
; 94.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.268      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.866      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.866      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.866      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.866      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.866      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.814      ;
; 95.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.679      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.455      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.455      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.455      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.455      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.455      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.454      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.454      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.453      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.453      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.453      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.438      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.437      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.437      ;
; 95.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.439      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.436      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.436      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.436      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.436      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.436      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.436      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.436      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.436      ;
; 95.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.434      ;
; 95.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.434      ;
; 95.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.438      ;
; 95.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.438      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.763      ;
; 1.658 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.658 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.658 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.658 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 2.073 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.343      ;
; 2.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.033      ;
; 2.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.033      ;
; 2.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.033      ;
; 2.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.033      ;
; 2.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.033      ;
; 2.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.058      ;
; 2.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.058      ;
; 2.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.058      ;
; 2.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.058      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 4.220      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 4.216      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.218      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.218      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 4.220      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 4.220      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 4.222      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 4.222      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 4.222      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 4.220      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 4.216      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 4.222      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 4.222      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 4.222      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.218      ;
; 3.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.218      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 4.238      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 4.238      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 4.238      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 4.238      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 4.238      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 4.237      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 4.237      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 4.237      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 4.237      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.214      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.214      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.214      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.214      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.214      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.214      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 4.220      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 4.220      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 4.220      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 4.220      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 4.220      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 4.220      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 4.220      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 4.220      ;
; 3.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 4.236      ;
; 3.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.223      ;
; 3.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.223      ;
; 3.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.223      ;
; 3.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.223      ;
; 3.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.223      ;
; 3.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.223      ;
; 3.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.223      ;
; 3.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.223      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_rx:the_Embedded_uart_0_rx|rx_char_ready                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.163      ; 4.198      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.207      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledrslave2_s1_agent_rsp_fifo|mem[1][107]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 4.191      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 4.191      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_owner[5]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 4.203      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[21]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 4.203      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[5]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[1][85]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[0][85]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[1][84]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[0][84]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[5]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledgslave1_s1_translator|av_readdata_pre[5]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.154      ; 4.189      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.154      ; 4.189      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.154      ; 4.189      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.163      ; 4.198      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 4.197      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 4.197      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 4.197      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][85]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 4.197      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][85]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 4.197      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][84]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 4.197      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][84]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 4.197      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.163      ; 4.198      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[7]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.207      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[6]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.207      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[4]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.207      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.207      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledrslave2_s1_agent_rsp_fifo|mem[1][85]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledrslave2_s1_agent_rsp_fifo|mem[0][85]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 4.196      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 4.196      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 4.196      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 4.196      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 4.196      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 4.196      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.207      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.207      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.207      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.207      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[6]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[6]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledgslave1_s1_translator|av_readdata_pre[6]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledrslave2_s1_translator|av_readdata_pre[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[1]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledgslave1_s1_translator|av_readdata_pre[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[1]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 4.203      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 4.203      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[7]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|rvalid                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 4.191      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate1                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 4.191      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate2                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 4.191      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|t_pause                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 4.191      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[10]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[2]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[2]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 4.203      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 4.203      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[4]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[4]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledgslave1_s1_translator|av_readdata_pre[4]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpuslave2_debug_mem_slave_translator|av_readdata_pre[3]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.160      ; 4.195      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[3]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 4.206      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[3]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 4.203      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 4.203      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|read_0                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 4.191      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|pause_irq                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 4.191      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpuslave1_debug_mem_slave_translator|av_readdata_pre[3]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.160      ; 4.195      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledrslave2_s1_agent_rsp_fifo|mem[0][107]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[1][107]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[0][107]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][107]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 4.197      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][107]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 4.197      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|endofpacket_reg                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.207      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.207      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[7]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.204      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_owner[4]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 4.203      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[20]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 4.203      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledrslave2_s1_agent_rsp_fifo|mem[1][84]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledrslave2_s1_agent_rsp_fifo|mem[0][84]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.205      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 4.194      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.154      ; 4.189      ;
; 3.849 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.163      ; 4.198      ;
; 3.850 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpumaster_debug_mem_slave_translator|av_readdata_pre[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 4.198      ;
; 3.850 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpumaster_debug_mem_slave_translator|av_readdata_pre[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.205      ;
; 3.850 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagmaster_avalon_jtag_slave_translator|av_readdata_pre[13]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 4.198      ;
; 3.850 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|readdata[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.208      ;
; 3.850 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_rx:the_Embedded_uart_0_rx|rx_data[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.208      ;
; 3.850 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_rx:the_Embedded_uart_0_rx|rx_data[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.208      ;
; 3.850 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_rx:the_Embedded_uart_0_rx|rx_data[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 4.208      ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                          ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                         ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                         ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                         ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                         ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                         ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                         ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                          ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                          ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                          ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                          ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                          ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                          ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                          ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                          ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                          ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.415 ; 9.766        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                         ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.416 ; 9.767        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                        ; Clock Edge ; Target                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                              ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[2]                                                                                                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[7]                                                                                                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[1]                                                                                                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[7]                                                                                                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[5]                                                                                                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.542 ; 49.762       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                             ;
; 49.543 ; 49.763       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                      ;
; 49.550 ; 49.770       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ;
; 49.550 ; 49.770       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ;
; 49.550 ; 49.770       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                             ;
; 49.551 ; 49.771       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ;
; 49.551 ; 49.771       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                             ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                                                ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                             ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                                                             ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                                                             ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                                                             ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                  ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                          ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                              ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                              ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                              ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                              ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                                              ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                                                                                                     ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                                                                     ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                  ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                  ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                  ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                  ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                  ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                  ;
; 49.594 ; 49.782       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[6]                                                                                                  ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                           ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                          ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                          ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                          ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                           ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                           ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                           ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                           ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                           ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                           ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                           ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                           ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                                           ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                          ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                          ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                            ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                       ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                       ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                       ;
; 49.595 ; 49.783       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                           ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                           ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                    ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                           ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                           ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                           ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.293  ; 4.266  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 10.883 ; 11.300 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.308 ; -0.315 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -4.063 ; -4.433 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 12.116 ; 12.055 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[0]            ; CLOCK_50            ; 9.828  ; 9.863  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[1]            ; CLOCK_50            ; 12.116 ; 12.055 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[2]            ; CLOCK_50            ; 10.789 ; 10.726 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[3]            ; CLOCK_50            ; 9.343  ; 9.377  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[4]            ; CLOCK_50            ; 8.387  ; 8.468  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[5]            ; CLOCK_50            ; 8.969  ; 9.013  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[6]            ; CLOCK_50            ; 9.991  ; 10.063 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[7]            ; CLOCK_50            ; 10.907 ; 10.757 ; Rise       ; CLOCK_50                                                                     ;
; LEDR[*]             ; CLOCK_50            ; 12.228 ; 12.018 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[0]            ; CLOCK_50            ; 10.095 ; 10.014 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[1]            ; CLOCK_50            ; 10.064 ; 9.981  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[2]            ; CLOCK_50            ; 11.319 ; 11.289 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[3]            ; CLOCK_50            ; 12.228 ; 12.018 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[4]            ; CLOCK_50            ; 8.558  ; 8.604  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[5]            ; CLOCK_50            ; 9.545  ; 9.429  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[6]            ; CLOCK_50            ; 10.336 ; 10.228 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[7]            ; CLOCK_50            ; 10.311 ; 10.193 ; Rise       ; CLOCK_50                                                                     ;
; UART_TXD            ; CLOCK_50            ; 13.606 ; 13.907 ; Rise       ; CLOCK_50                                                                     ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.929 ; 14.480 ; Fall       ; altera_reserved_tck                                                          ;
; VGA_B[*]            ; CLOCK_50            ; 5.229  ; 5.134  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[0]           ; CLOCK_50            ; 4.307  ; 4.221  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[1]           ; CLOCK_50            ; 4.300  ; 4.211  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[2]           ; CLOCK_50            ; 5.011  ; 4.969  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[3]           ; CLOCK_50            ; 4.713  ; 4.561  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[4]           ; CLOCK_50            ; 4.767  ; 4.622  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[5]           ; CLOCK_50            ; 5.229  ; 5.134  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[6]           ; CLOCK_50            ; 4.367  ; 4.251  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[7]           ; CLOCK_50            ; 4.785  ; 4.651  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_BLANK_N         ; CLOCK_50            ; 3.939  ; 3.859  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ;        ; 2.809  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_G[*]            ; CLOCK_50            ; 5.276  ; 5.148  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[0]           ; CLOCK_50            ; 4.828  ; 4.751  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[1]           ; CLOCK_50            ; 4.425  ; 4.308  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[2]           ; CLOCK_50            ; 5.247  ; 5.113  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[3]           ; CLOCK_50            ; 4.409  ; 4.294  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[4]           ; CLOCK_50            ; 4.903  ; 4.755  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[5]           ; CLOCK_50            ; 4.831  ; 4.747  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[6]           ; CLOCK_50            ; 4.631  ; 4.508  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[7]           ; CLOCK_50            ; 5.276  ; 5.148  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_HS              ; CLOCK_50            ; 4.248  ; 4.174  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_R[*]            ; CLOCK_50            ; 5.728  ; 5.642  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[0]           ; CLOCK_50            ; 4.581  ; 4.488  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[1]           ; CLOCK_50            ; 3.906  ; 3.819  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[2]           ; CLOCK_50            ; 4.173  ; 4.058  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[3]           ; CLOCK_50            ; 3.894  ; 3.807  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[4]           ; CLOCK_50            ; 5.316  ; 5.196  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[5]           ; CLOCK_50            ; 3.949  ; 3.867  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[6]           ; CLOCK_50            ; 5.728  ; 5.642  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[7]           ; CLOCK_50            ; 4.697  ; 4.577  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_VS              ; CLOCK_50            ; 5.457  ; 5.355  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ; 2.660  ;        ; Fall       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 8.098  ; 8.174  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[0]            ; CLOCK_50            ; 9.480  ; 9.512  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[1]            ; CLOCK_50            ; 11.676 ; 11.616 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[2]            ; CLOCK_50            ; 10.405 ; 10.343 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[3]            ; CLOCK_50            ; 9.017  ; 9.048  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[4]            ; CLOCK_50            ; 8.098  ; 8.174  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[5]            ; CLOCK_50            ; 8.657  ; 8.698  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[6]            ; CLOCK_50            ; 9.638  ; 9.705  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[7]            ; CLOCK_50            ; 10.518 ; 10.372 ; Rise       ; CLOCK_50                                                                     ;
; LEDR[*]             ; CLOCK_50            ; 8.260  ; 8.304  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[0]            ; CLOCK_50            ; 9.739  ; 9.659  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[1]            ; CLOCK_50            ; 9.707  ; 9.626  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[2]            ; CLOCK_50            ; 10.912 ; 10.881 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[3]            ; CLOCK_50            ; 11.784 ; 11.581 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[4]            ; CLOCK_50            ; 8.260  ; 8.304  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[5]            ; CLOCK_50            ; 9.209  ; 9.096  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[6]            ; CLOCK_50            ; 9.969  ; 9.863  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[7]            ; CLOCK_50            ; 9.944  ; 9.830  ; Rise       ; CLOCK_50                                                                     ;
; UART_TXD            ; CLOCK_50            ; 13.170 ; 13.476 ; Rise       ; CLOCK_50                                                                     ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.535 ; 12.088 ; Fall       ; altera_reserved_tck                                                          ;
; VGA_B[*]            ; CLOCK_50            ; 3.687  ; 3.597  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[0]           ; CLOCK_50            ; 3.692  ; 3.606  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[1]           ; CLOCK_50            ; 3.687  ; 3.597  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[2]           ; CLOCK_50            ; 4.368  ; 4.323  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[3]           ; CLOCK_50            ; 4.083  ; 3.933  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[4]           ; CLOCK_50            ; 4.135  ; 3.992  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[5]           ; CLOCK_50            ; 4.578  ; 4.482  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[6]           ; CLOCK_50            ; 3.749  ; 3.634  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[7]           ; CLOCK_50            ; 4.150  ; 4.017  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_BLANK_N         ; CLOCK_50            ; 3.338  ; 3.256  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ;        ; 2.264  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_G[*]            ; CLOCK_50            ; 3.789  ; 3.674  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[0]           ; CLOCK_50            ; 4.191  ; 4.113  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[1]           ; CLOCK_50            ; 3.804  ; 3.688  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[2]           ; CLOCK_50            ; 4.594  ; 4.461  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[3]           ; CLOCK_50            ; 3.789  ; 3.674  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[4]           ; CLOCK_50            ; 4.265  ; 4.118  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[5]           ; CLOCK_50            ; 4.196  ; 4.111  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[6]           ; CLOCK_50            ; 4.002  ; 3.880  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[7]           ; CLOCK_50            ; 4.623  ; 4.495  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_HS              ; CLOCK_50            ; 3.634  ; 3.559  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_R[*]            ; CLOCK_50            ; 3.294  ; 3.207  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[0]           ; CLOCK_50            ; 3.953  ; 3.860  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[1]           ; CLOCK_50            ; 3.307  ; 3.219  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[2]           ; CLOCK_50            ; 3.563  ; 3.449  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[3]           ; CLOCK_50            ; 3.294  ; 3.207  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[4]           ; CLOCK_50            ; 4.659  ; 4.540  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[5]           ; CLOCK_50            ; 3.347  ; 3.265  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[6]           ; CLOCK_50            ; 5.055  ; 4.968  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[7]           ; CLOCK_50            ; 4.065  ; 3.946  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_VS              ; CLOCK_50            ; 4.797  ; 4.695  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ; 2.117  ;        ; Fall       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.877 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 75.9 MHz   ; 75.9 MHz        ; CLOCK_50                                                                     ;      ;
; 88.5 MHz   ; 88.5 MHz        ; altera_reserved_tck                                                          ;      ;
; 165.86 MHz ; 165.86 MHz      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; 6.825  ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 33.971 ; 0.000         ;
; altera_reserved_tck                                                          ; 44.350 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                     ; 0.256 ; 0.000         ;
; altera_reserved_tck                                                          ; 0.354 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.354 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 13.807 ; 0.000         ;
; altera_reserved_tck ; 46.264 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.370 ; 0.000         ;
; CLOCK_50            ; 3.468 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; 9.440  ; 0.000         ;
; CLOCK2_50                                                                    ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                    ; 16.000 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.710 ; 0.000         ;
; altera_reserved_tck                                                          ; 49.474 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.825 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 13.071     ;
; 6.825 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 13.071     ;
; 6.825 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 13.071     ;
; 6.825 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 13.071     ;
; 6.825 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 13.071     ;
; 6.838 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 13.058     ;
; 6.838 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 13.058     ;
; 6.838 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 13.058     ;
; 6.838 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 13.058     ;
; 6.838 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 13.058     ;
; 6.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 13.000     ;
; 6.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 13.000     ;
; 6.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 13.000     ;
; 6.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 13.000     ;
; 6.899 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 13.000     ;
; 6.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.998     ;
; 6.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.998     ;
; 6.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.998     ;
; 6.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.998     ;
; 6.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.998     ;
; 6.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.998     ;
; 6.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.998     ;
; 6.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.998     ;
; 6.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.998     ;
; 6.950 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.985     ;
; 6.950 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.985     ;
; 6.950 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.985     ;
; 6.950 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.985     ;
; 6.950 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.985     ;
; 6.950 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.985     ;
; 6.950 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.985     ;
; 6.950 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.985     ;
; 6.950 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.985     ;
; 7.011 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.927     ;
; 7.011 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.927     ;
; 7.011 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.927     ;
; 7.011 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.927     ;
; 7.011 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.927     ;
; 7.011 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.927     ;
; 7.011 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.927     ;
; 7.011 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.927     ;
; 7.011 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.927     ;
; 7.015 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 12.881     ;
; 7.015 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 12.881     ;
; 7.015 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 12.881     ;
; 7.015 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 12.881     ;
; 7.015 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 12.881     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.866     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.866     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.866     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.866     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.866     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.866     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.866     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.866     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.866     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 12.865     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 12.865     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 12.865     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 12.865     ;
; 7.031 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 12.865     ;
; 7.044 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.853     ;
; 7.044 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.853     ;
; 7.044 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.853     ;
; 7.044 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.853     ;
; 7.044 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.853     ;
; 7.044 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.853     ;
; 7.044 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.853     ;
; 7.044 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.853     ;
; 7.044 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.853     ;
; 7.048 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.856     ;
; 7.048 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.856     ;
; 7.048 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.856     ;
; 7.048 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.856     ;
; 7.048 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.856     ;
; 7.048 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.856     ;
; 7.048 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.856     ;
; 7.048 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.856     ;
; 7.061 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.843     ;
; 7.061 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.843     ;
; 7.061 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.843     ;
; 7.061 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.843     ;
; 7.061 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.843     ;
; 7.061 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.843     ;
; 7.061 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.843     ;
; 7.061 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.843     ;
; 7.100 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[13] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 12.799     ;
; 7.100 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[13] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 12.799     ;
; 7.100 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[13] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 12.799     ;
; 7.100 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[13] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 12.799     ;
; 7.100 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[13] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 12.799     ;
; 7.104 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 12.829     ;
; 7.104 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 12.829     ;
; 7.105 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.795     ;
; 7.105 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.795     ;
; 7.105 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.795     ;
; 7.105 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.795     ;
; 7.105 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.795     ;
; 7.105 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.795     ;
; 7.105 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 12.795     ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 33.971 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.708      ;
; 33.972 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.707      ;
; 33.983 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.696      ;
; 34.296 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.383      ;
; 34.298 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.381      ;
; 34.330 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.349      ;
; 34.375 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.304      ;
; 34.375 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.304      ;
; 34.375 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.304      ;
; 34.375 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.304      ;
; 34.375 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.304      ;
; 34.408 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 5.253      ;
; 34.408 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 5.253      ;
; 34.743 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.922      ;
; 34.743 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.922      ;
; 34.743 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.922      ;
; 34.743 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.922      ;
; 34.743 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.922      ;
; 34.794 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.885      ;
; 34.926 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.739      ;
; 34.960 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.005      ;
; 35.055 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.321     ; 4.623      ;
; 35.057 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.321     ; 4.621      ;
; 35.062 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.603      ;
; 35.067 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.321     ; 4.611      ;
; 35.081 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.321     ; 4.597      ;
; 35.093 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.587      ;
; 35.109 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.321     ; 4.569      ;
; 35.111 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.321     ; 4.567      ;
; 35.252 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.428      ;
; 35.259 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.421      ;
; 35.283 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.397      ;
; 35.284 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.396      ;
; 35.289 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.391      ;
; 35.300 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.380      ;
; 35.368 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.310     ; 4.321      ;
; 35.460 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.310     ; 4.229      ;
; 35.469 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.310     ; 4.220      ;
; 35.475 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.310     ; 4.214      ;
; 35.644 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.310     ; 4.045      ;
; 35.668 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 4.024      ;
; 35.691 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 3.989      ;
; 35.747 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 3.945      ;
; 35.770 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 3.922      ;
; 35.784 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 3.908      ;
; 35.795 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 3.897      ;
; 35.803 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.310     ; 3.886      ;
; 36.291 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.637      ;
; 36.291 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.637      ;
; 36.291 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.637      ;
; 36.291 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.637      ;
; 36.291 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.637      ;
; 36.291 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.637      ;
; 36.291 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.637      ;
; 36.291 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.637      ;
; 36.291 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.637      ;
; 36.291 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.637      ;
; 36.310 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.618      ;
; 36.310 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.618      ;
; 36.310 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.618      ;
; 36.310 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.618      ;
; 36.310 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.618      ;
; 36.310 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.618      ;
; 36.310 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.618      ;
; 36.310 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.618      ;
; 36.310 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.618      ;
; 36.310 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.618      ;
; 36.436 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.495      ;
; 36.436 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.495      ;
; 36.436 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.495      ;
; 36.436 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.495      ;
; 36.436 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.495      ;
; 36.436 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.495      ;
; 36.436 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.495      ;
; 36.436 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.495      ;
; 36.436 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.495      ;
; 36.436 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 3.495      ;
; 36.463 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.060     ; 3.476      ;
; 36.482 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.060     ; 3.457      ;
; 36.491 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.437      ;
; 36.491 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.437      ;
; 36.491 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.437      ;
; 36.491 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.437      ;
; 36.491 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.437      ;
; 36.491 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.437      ;
; 36.491 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.437      ;
; 36.491 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.437      ;
; 36.491 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.437      ;
; 36.491 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.437      ;
; 36.493 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.435      ;
; 36.493 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.435      ;
; 36.493 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.435      ;
; 36.493 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.435      ;
; 36.493 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.435      ;
; 36.493 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.435      ;
; 36.493 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.435      ;
; 36.493 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.435      ;
; 36.493 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.435      ;
; 36.493 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.435      ;
; 36.496 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.432      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.350 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 5.856      ;
; 44.882 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 5.352      ;
; 45.516 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.739      ;
; 45.746 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 4.510      ;
; 45.873 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 4.372      ;
; 45.894 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 4.351      ;
; 46.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 4.027      ;
; 46.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.995      ;
; 46.254 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.977      ;
; 46.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.713      ;
; 46.748 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.497      ;
; 46.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.453      ;
; 46.854 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.387      ;
; 46.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.338      ;
; 47.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.200      ;
; 47.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 3.194      ;
; 47.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.124      ;
; 47.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.878      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.630      ;
; 47.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.559      ;
; 47.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.448      ;
; 47.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.411      ;
; 47.878 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.365      ;
; 47.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.325      ;
; 47.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.275      ;
; 48.025 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.224      ;
; 48.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.156      ;
; 48.164 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.077      ;
; 48.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.818      ;
; 48.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 1.679      ;
; 48.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.691      ;
; 48.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.675      ;
; 48.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 1.366      ;
; 49.098 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.159      ;
; 49.192 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.049      ;
; 49.396 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 0.843      ;
; 93.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.228      ;
; 94.360 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.544      ;
; 94.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.543      ;
; 94.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.539      ;
; 94.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.510      ;
; 94.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.484      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.421      ;
; 94.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.354      ;
; 94.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.353      ;
; 94.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.352      ;
; 94.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.351      ;
; 94.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.348      ;
; 94.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.319      ;
; 94.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.319      ;
; 94.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.318      ;
; 94.596 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.317      ;
; 94.598 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.315      ;
; 94.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.314      ;
; 94.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.278      ;
; 94.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.276      ;
; 94.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.276      ;
; 94.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.276      ;
; 94.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.276      ;
; 94.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.276      ;
; 94.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.276      ;
; 94.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.276      ;
; 94.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.276      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.248      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.248      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.248      ;
; 94.712 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.220      ;
; 94.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.141      ;
; 94.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.126      ;
; 94.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.099      ;
; 94.836 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.080      ;
; 94.898 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.017      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.005      ;
; 94.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.990      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.256 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.870      ;
; 0.272 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                                                          ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.875      ;
; 0.273 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                                                                                          ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.876      ;
; 0.285 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                        ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.884      ;
; 0.288 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.902      ;
; 0.314 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                        ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.913      ;
; 0.323 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.935      ;
; 0.331 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|M_bht_data[1]                                                                                                                                                                  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_bht_module:Embedded_CPUMaster_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.931      ;
; 0.331 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 0.941      ;
; 0.331 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.945      ;
; 0.336 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 0.946      ;
; 0.338 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.939      ;
; 0.338 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.939      ;
; 0.338 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.939      ;
; 0.339 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[0]                                                                                                                                                           ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 0.949      ;
; 0.341 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                          ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.943      ;
; 0.342 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                        ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.938      ;
; 0.342 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                        ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.938      ;
; 0.344 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.945      ;
; 0.345 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 0.955      ;
; 0.345 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[4]                                                                                                                                     ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.939      ;
; 0.346 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                           ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_ic_data_module:Embedded_CPUSlave2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_address_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.932      ;
; 0.348 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                                                          ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 0.958      ;
; 0.348 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                        ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.947      ;
; 0.349 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                           ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.943      ;
; 0.349 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.949      ;
; 0.349 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[15]                                                                                                                                                          ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.950      ;
; 0.349 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                      ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.938      ;
; 0.350 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                            ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.939      ;
; 0.351 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                           ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.953      ;
; 0.351 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                          ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.953      ;
; 0.351 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[4]                                                                                                                                     ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.945      ;
; 0.351 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_bht_module:Embedded_CPUSlave2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.941      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg16_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                   ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg16_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg16_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                   ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg16_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg16_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                    ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg16_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledgslave1_s1_translator|wait_latency_counter[1]                                                                                                           ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledgslave1_s1_translator|wait_latency_counter[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]                                                                              ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]                                                                              ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][85]                                                                               ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][85]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                                     ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                                                     ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                                                      ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                                     ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]                                                                      ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                                      ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|woverflow                                                                                                                                                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                               ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[1][107]                                                                                                                            ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[1][107]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                               ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                                                                                                          ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[1][84]                                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[1][84]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_oci_debug:the_Embedded_CPUMaster_cpu_nios2_oci_debug|monitor_error          ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_oci_debug:the_Embedded_CPUMaster_cpu_nios2_oci_debug|monitor_error          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                       ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpumaster_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpumaster_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpumaster_instruction_master_limiter|pending_response_count[0]                                                                                              ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpumaster_instruction_master_limiter|pending_response_count[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpumaster_instruction_master_limiter|has_pending_responses                                                                                                  ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpumaster_instruction_master_limiter|has_pending_responses                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_avalon_reg:the_Embedded_CPUMaster_cpu_nios2_avalon_reg|oci_single_step_mode ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_avalon_reg:the_Embedded_CPUMaster_cpu_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpumaster_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpumaster_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memmaster_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memmaster_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memmaster_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memmaster_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|ac                                                                                                                                                                                                      ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|woverflow                                                                                                                                                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                          ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|pause_irq                                                                                                                                                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|pause_irq                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_ocimem:the_Embedded_CPUMaster_cpu_nios2_ocimem|jtag_ram_wr                  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_ocimem:the_Embedded_CPUMaster_cpu_nios2_ocimem|jtag_ram_wr                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_ocimem:the_Embedded_CPUMaster_cpu_nios2_ocimem|jtag_rd                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_ocimem:the_Embedded_CPUMaster_cpu_nios2_ocimem|jtag_rd                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_rx:the_Embedded_uart_0_rx|framing_error                                                                                                                                                         ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_rx:the_Embedded_uart_0_rx|framing_error                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_rx:the_Embedded_uart_0_rx|rx_overrun                                                                                                                                                            ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_rx:the_Embedded_uart_0_rx|rx_overrun                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_rx:the_Embedded_uart_0_rx|break_detect                                                                                                                                                          ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_rx:the_Embedded_uart_0_rx|break_detect                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_tx:the_Embedded_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                        ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_tx:the_Embedded_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_tx:the_Embedded_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                        ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_tx:the_Embedded_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_tx:the_Embedded_uart_0_tx|tx_ready                                                                                                                                                              ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_tx:the_Embedded_uart_0_tx|tx_ready                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memmaster_s1_agent_rsp_fifo|mem[1][83]                                                                                                                              ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memmaster_s1_agent_rsp_fifo|mem[1][83]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memmaster_s1_agent_rsp_fifo|mem[1][65]                                                                                                                              ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memmaster_s1_agent_rsp_fifo|mem[1][65]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memmaster_s1_agent_rsp_fifo|mem[1][107]                                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memmaster_s1_agent_rsp_fifo|mem[1][107]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_write                                                                                                                                                                                                   ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_write                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_read                                                                                                                                                                                                    ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_read                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_wb_active                                                                                                                                                                 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_wb_active                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                              ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                            ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                            ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                            ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagmaster_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagmaster_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagmaster_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagmaster_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagmaster_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagmaster_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagmaster_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                             ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagmaster_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                                    ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_fill_has_started                                                                                                                                                          ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_fill_has_started                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpumaster_data_master_limiter|has_pending_responses                                                                                                         ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpumaster_data_master_limiter|has_pending_responses                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.625      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.635      ;
; 0.395 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.651      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[6]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.653      ;
; 0.415 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[34]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[28]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[13]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[5]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[27]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[29]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[30]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[13]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[3]                                                        ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[14]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[5]                                                        ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[17]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[9]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[6]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[4]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[3]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[18]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[31]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[37]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[26]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[4]                                                        ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[28]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[30]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[25]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.421 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.663      ;
; 0.422 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.664      ;
; 0.422 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.664      ;
; 0.423 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.665      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.665      ;
; 0.424 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.424 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.381 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.623      ;
; 0.388 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.630      ;
; 0.396 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[1]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[7]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[6]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[2]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[4]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[3]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.641      ;
; 0.401 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.643      ;
; 0.404 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.645      ;
; 0.407 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.648      ;
; 0.423 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.664      ;
; 0.444 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 0.965      ;
; 0.450 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 0.971      ;
; 0.451 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 0.972      ;
; 0.458 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 0.979      ;
; 0.476 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 0.997      ;
; 0.495 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.736      ;
; 0.507 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.749      ;
; 0.507 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.750      ;
; 0.523 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.764      ;
; 0.540 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.783      ;
; 0.550 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[0]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.793      ;
; 0.558 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.799      ;
; 0.585 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.826      ;
; 0.587 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.829      ;
; 0.589 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.831      ;
; 0.591 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.835      ;
; 0.595 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.836      ;
; 0.597 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.839      ;
; 0.599 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.842      ;
; 0.602 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.847      ;
; 0.609 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.850      ;
; 0.610 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.852      ;
; 0.613 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.856      ;
; 0.615 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.857      ;
; 0.617 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.859      ;
; 0.617 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.859      ;
; 0.622 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.865      ;
; 0.623 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.864      ;
; 0.624 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.865      ;
; 0.626 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 1.147      ;
; 0.630 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.871      ;
; 0.630 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.871      ;
; 0.631 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.873      ;
; 0.631 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.872      ;
; 0.647 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.888      ;
; 0.649 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.890      ;
; 0.671 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.807 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.220     ; 5.764      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.808 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 5.761      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
; 13.810 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 5.754      ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.990      ;
; 46.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.990      ;
; 46.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.981      ;
; 46.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.972      ;
; 46.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.972      ;
; 46.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.985      ;
; 48.528 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.728      ;
; 94.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.919      ;
; 94.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.919      ;
; 94.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.919      ;
; 94.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.919      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.896      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.896      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.896      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.896      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.896      ;
; 95.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.475      ;
; 95.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.376      ;
; 95.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.376      ;
; 95.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.376      ;
; 95.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.376      ;
; 95.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.376      ;
; 95.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.336      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.984      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.984      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.984      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.984      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.984      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.984      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.984      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.980      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.982      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.982      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.982      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.982      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.000      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.983      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.983      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.983      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.983      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.983      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.983      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.983      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.983      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.000      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.991      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.991      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.991      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.991      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.991      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.990      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.990      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.990      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.990      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.989      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.973      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.974      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.974      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.974      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.609      ;
; 1.514 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.756      ;
; 1.514 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.756      ;
; 1.514 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.756      ;
; 1.514 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.756      ;
; 1.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.124      ;
; 2.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.766      ;
; 2.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.766      ;
; 2.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.766      ;
; 2.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.766      ;
; 2.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.766      ;
; 2.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.787      ;
; 2.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.787      ;
; 2.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.787      ;
; 2.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.787      ;
; 3.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.817      ;
; 3.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.817      ;
; 3.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.817      ;
; 3.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.817      ;
; 3.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.817      ;
; 3.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.816      ;
; 3.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.817      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.817      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.816      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.793      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.793      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.793      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.793      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.793      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.793      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.795      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.797      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.797      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.799      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.795      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
; 3.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.801      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write1                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.777      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.777      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|t_dav                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.777      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|t_ena                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.777      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.777      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.777      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|av_waitrequest                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.797      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|fifo_wr                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.797      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_PIOSlave1:pioslave2|readdata[13]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pioslave2_s1_translator|av_readdata_pre[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave2_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.797      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave1_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.798      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.798      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.798      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.798      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.798      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[8]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.798      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.798      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.798      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[9]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave1_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave1_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave1_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[8]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.798      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[13]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave1_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave1_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[11]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[14]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|woverflow                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.797      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|ien_AE                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave2_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_PIOSlave1:pioslave2|readdata[9]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pioslave2_s1_translator|av_readdata_pre[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave2_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_PIOSlave1:pioslave2|readdata[2]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pioslave2_s1_translator|av_readdata_pre[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[12]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave2_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_PIOSlave1:pioslave2|readdata[4]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pioslave2_s1_translator|av_readdata_pre[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate1                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.777      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate2                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.777      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|t_pause                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.777      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave1_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 3.779      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|rvalid                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.777      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[15]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave2_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.797      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.797      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[7]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.795      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_PIOSlave1:pioslave1|readdata[4]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_PIOSlave1:pioslave1|readdata[2]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.785      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|ien_AF                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.139      ; 3.778      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave1_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.139      ; 3.778      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.797      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtagslave2_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.797      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|pause_irq                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.139      ; 3.778      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|fifo_AF                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.139      ; 3.778      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagslave1_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.139      ; 3.778      ;
; 3.468 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[9]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.798      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpumaster_debug_mem_slave_translator|av_readdata_pre[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 3.791      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpumaster_debug_mem_slave_translator|av_readdata_pre[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.798      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtagmaster_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.151      ; 3.791      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.798      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.796      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg16_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 3.789      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg16_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 3.789      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg16_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 3.789      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg16_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 3.789      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg16_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 3.789      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][84]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 3.796      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][84]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.798      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][85]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.798      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][85]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.798      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.799      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.799      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|r_ena1                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.778      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|r_val                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 3.778      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_rsp_width_adapter|data_reg[13]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 3.786      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.798      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.798      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.798      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.798      ;
; 3.469 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 3.798      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                          ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                         ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                         ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                         ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                         ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                         ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                         ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                          ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                          ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                          ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                          ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                          ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                          ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                          ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                          ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                          ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.440 ; 9.770        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                            ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                             ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.441 ; 9.771        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                         ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.442 ; 9.772        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_mult_cell:the_Embedded_CPUSlave1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                        ; Clock Edge ; Target                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[5]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[7]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[2]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[3]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[7]                                                                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[1]                                                                                                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.474 ; 49.692       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                    ;
; 49.475 ; 49.693       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                           ;
; 49.477 ; 49.695       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ;
; 49.479 ; 49.697       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ;
; 49.479 ; 49.697       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                           ;
; 49.479 ; 49.697       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ;
; 49.479 ; 49.697       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                           ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                        ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                     ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                     ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                     ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                     ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                ;
; 49.518 ; 49.704       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[6]                                                ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                               ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                        ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                        ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                            ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                            ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                            ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                            ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                            ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                            ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                            ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                            ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                          ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                                                   ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                   ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                         ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                      ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                      ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                                                                                          ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                                                                                      ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                                                                                         ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                      ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                 ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                  ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                                                                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                            ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                                                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                                                                                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|DRsize.000 ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|DRsize.010 ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|DRsize.100 ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                         ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                         ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.140  ; 4.229  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 10.437 ; 10.896 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.408 ; -0.524 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -3.954 ; -4.472 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 11.095 ; 10.824 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[0]            ; CLOCK_50            ; 8.947  ; 8.856  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[1]            ; CLOCK_50            ; 11.095 ; 10.824 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[2]            ; CLOCK_50            ; 9.846  ; 9.656  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[3]            ; CLOCK_50            ; 8.486  ; 8.435  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[4]            ; CLOCK_50            ; 7.605  ; 7.600  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[5]            ; CLOCK_50            ; 8.152  ; 8.102  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[6]            ; CLOCK_50            ; 9.096  ; 9.043  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[7]            ; CLOCK_50            ; 9.954  ; 9.688  ; Rise       ; CLOCK_50                                                                     ;
; LEDR[*]             ; CLOCK_50            ; 11.191 ; 10.791 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[0]            ; CLOCK_50            ; 9.196  ; 9.016  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[1]            ; CLOCK_50            ; 9.167  ; 8.949  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[2]            ; CLOCK_50            ; 10.336 ; 10.140 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[3]            ; CLOCK_50            ; 11.191 ; 10.791 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[4]            ; CLOCK_50            ; 7.760  ; 7.715  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[5]            ; CLOCK_50            ; 8.688  ; 8.455  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[6]            ; CLOCK_50            ; 9.420  ; 9.205  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[7]            ; CLOCK_50            ; 9.396  ; 9.176  ; Rise       ; CLOCK_50                                                                     ;
; UART_TXD            ; CLOCK_50            ; 12.125 ; 12.680 ; Rise       ; CLOCK_50                                                                     ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.011 ; 13.318 ; Fall       ; altera_reserved_tck                                                          ;
; VGA_B[*]            ; CLOCK_50            ; 4.855  ; 4.705  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[0]           ; CLOCK_50            ; 4.001  ; 3.886  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[1]           ; CLOCK_50            ; 4.001  ; 3.879  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[2]           ; CLOCK_50            ; 4.656  ; 4.548  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[3]           ; CLOCK_50            ; 4.387  ; 4.188  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[4]           ; CLOCK_50            ; 4.438  ; 4.245  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[5]           ; CLOCK_50            ; 4.855  ; 4.705  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[6]           ; CLOCK_50            ; 4.070  ; 3.898  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[7]           ; CLOCK_50            ; 4.449  ; 4.267  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_BLANK_N         ; CLOCK_50            ; 3.652  ; 3.551  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ;        ; 2.621  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_G[*]            ; CLOCK_50            ; 4.937  ; 4.709  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[0]           ; CLOCK_50            ; 4.499  ; 4.348  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[1]           ; CLOCK_50            ; 4.118  ; 3.951  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[2]           ; CLOCK_50            ; 4.915  ; 4.671  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[3]           ; CLOCK_50            ; 4.104  ; 3.936  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[4]           ; CLOCK_50            ; 4.586  ; 4.352  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[5]           ; CLOCK_50            ; 4.507  ; 4.344  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[6]           ; CLOCK_50            ; 4.320  ; 4.126  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[7]           ; CLOCK_50            ; 4.937  ; 4.709  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_HS              ; CLOCK_50            ; 3.948  ; 3.830  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_R[*]            ; CLOCK_50            ; 5.346  ; 5.153  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[0]           ; CLOCK_50            ; 4.255  ; 4.120  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[1]           ; CLOCK_50            ; 3.621  ; 3.514  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[2]           ; CLOCK_50            ; 3.871  ; 3.730  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[3]           ; CLOCK_50            ; 3.609  ; 3.504  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[4]           ; CLOCK_50            ; 4.969  ; 4.750  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[5]           ; CLOCK_50            ; 3.664  ; 3.566  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[6]           ; CLOCK_50            ; 5.346  ; 5.153  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[7]           ; CLOCK_50            ; 4.380  ; 4.191  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_VS              ; CLOCK_50            ; 5.074  ; 4.900  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ; 2.469  ;        ; Fall       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 7.326  ; 7.320  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[0]            ; CLOCK_50            ; 8.613  ; 8.524  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[1]            ; CLOCK_50            ; 10.674 ; 10.414 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[2]            ; CLOCK_50            ; 9.478  ; 9.295  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[3]            ; CLOCK_50            ; 8.173  ; 8.123  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[4]            ; CLOCK_50            ; 7.326  ; 7.320  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[5]            ; CLOCK_50            ; 7.852  ; 7.803  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[6]            ; CLOCK_50            ; 8.757  ; 8.705  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[7]            ; CLOCK_50            ; 9.582  ; 9.325  ; Rise       ; CLOCK_50                                                                     ;
; LEDR[*]             ; CLOCK_50            ; 7.473  ; 7.429  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[0]            ; CLOCK_50            ; 8.854  ; 8.681  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[1]            ; CLOCK_50            ; 8.824  ; 8.613  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[2]            ; CLOCK_50            ; 9.946  ; 9.757  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[3]            ; CLOCK_50            ; 10.766 ; 10.382 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[4]            ; CLOCK_50            ; 7.473  ; 7.429  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[5]            ; CLOCK_50            ; 8.365  ; 8.140  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[6]            ; CLOCK_50            ; 9.068  ; 8.861  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[7]            ; CLOCK_50            ; 9.045  ; 8.832  ; Rise       ; CLOCK_50                                                                     ;
; UART_TXD            ; CLOCK_50            ; 11.718 ; 12.268 ; Rise       ; CLOCK_50                                                                     ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.654 ; 10.967 ; Fall       ; altera_reserved_tck                                                          ;
; VGA_B[*]            ; CLOCK_50            ; 3.437  ; 3.315  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[0]           ; CLOCK_50            ; 3.437  ; 3.322  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[1]           ; CLOCK_50            ; 3.437  ; 3.315  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[2]           ; CLOCK_50            ; 4.065  ; 3.957  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[3]           ; CLOCK_50            ; 3.807  ; 3.612  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[4]           ; CLOCK_50            ; 3.856  ; 3.666  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[5]           ; CLOCK_50            ; 4.256  ; 4.107  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[6]           ; CLOCK_50            ; 3.502  ; 3.333  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[7]           ; CLOCK_50            ; 3.867  ; 3.688  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_BLANK_N         ; CLOCK_50            ; 3.099  ; 2.999  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ;        ; 2.120  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_G[*]            ; CLOCK_50            ; 3.533  ; 3.368  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[0]           ; CLOCK_50            ; 3.913  ; 3.765  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[1]           ; CLOCK_50            ; 3.547  ; 3.383  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[2]           ; CLOCK_50            ; 4.312  ; 4.075  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[3]           ; CLOCK_50            ; 3.533  ; 3.368  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[4]           ; CLOCK_50            ; 3.999  ; 3.770  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[5]           ; CLOCK_50            ; 3.923  ; 3.763  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[6]           ; CLOCK_50            ; 3.742  ; 3.551  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[7]           ; CLOCK_50            ; 4.335  ; 4.113  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_HS              ; CLOCK_50            ; 3.384  ; 3.266  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_R[*]            ; CLOCK_50            ; 3.059  ; 2.955  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[0]           ; CLOCK_50            ; 3.679  ; 3.546  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[1]           ; CLOCK_50            ; 3.071  ; 2.964  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[2]           ; CLOCK_50            ; 3.312  ; 3.172  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[3]           ; CLOCK_50            ; 3.059  ; 2.955  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[4]           ; CLOCK_50            ; 4.364  ; 4.150  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[5]           ; CLOCK_50            ; 3.111  ; 3.013  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[6]           ; CLOCK_50            ; 4.726  ; 4.537  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[7]           ; CLOCK_50            ; 3.798  ; 3.613  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_VS              ; CLOCK_50            ; 4.466  ; 4.295  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ; 1.970  ;        ; Fall       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.096 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; 12.856 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 36.996 ; 0.000         ;
; altera_reserved_tck                                                          ; 47.192 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                     ; 0.079 ; 0.000         ;
; altera_reserved_tck                                                          ; 0.181 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.182 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.451 ; 0.000         ;
; altera_reserved_tck ; 48.052 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.710 ; 0.000         ;
; CLOCK_50            ; 1.981 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; 9.199  ; 0.000         ;
; CLOCK2_50                                                                    ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                    ; 16.000 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.754 ; 0.000         ;
; altera_reserved_tck                                                          ; 49.299 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.856 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.062      ;
; 12.856 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.062      ;
; 12.856 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.062      ;
; 12.856 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.062      ;
; 12.856 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.062      ;
; 12.856 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 7.064      ;
; 12.856 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 7.064      ;
; 12.856 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 7.064      ;
; 12.856 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 7.064      ;
; 12.856 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 7.064      ;
; 12.890 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.028      ;
; 12.890 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.028      ;
; 12.890 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.028      ;
; 12.890 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.028      ;
; 12.890 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 7.028      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.024      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.024      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.024      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.024      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.024      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.024      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.024      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.024      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.024      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 7.026      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 7.026      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 7.026      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 7.026      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 7.026      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 7.026      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 7.026      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 7.026      ;
; 12.937 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 7.026      ;
; 12.962 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[9]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 6.958      ;
; 12.962 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[9]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 6.958      ;
; 12.962 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[9]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 6.958      ;
; 12.962 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[9]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 6.958      ;
; 12.962 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[9]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 6.958      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.951      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.951      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.951      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.951      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.951      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.951      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.951      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.951      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.951      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.953      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.953      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.953      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.953      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.953      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.953      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.953      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.953      ;
; 12.968 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.953      ;
; 12.971 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.990      ;
; 12.971 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.990      ;
; 12.971 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.990      ;
; 12.971 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.990      ;
; 12.971 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.990      ;
; 12.971 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.990      ;
; 12.971 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.990      ;
; 12.971 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.990      ;
; 12.971 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUMaster:cpumaster|d_writedata[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.990      ;
; 12.972 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.946      ;
; 12.972 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.946      ;
; 12.972 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.946      ;
; 12.972 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.946      ;
; 12.972 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[3] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.946      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.949      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.949      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.949      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.949      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.949      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.949      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.949      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[4] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.949      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.951      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.951      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.951      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.951      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.951      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.951      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.951      ;
; 12.977 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.951      ;
; 12.982 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.936      ;
; 12.982 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.936      ;
; 12.982 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.936      ;
; 12.982 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.936      ;
; 12.982 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_tag_field[2]  ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.936      ;
; 13.002 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.917      ;
; 13.002 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.917      ;
; 13.002 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.917      ;
; 13.002 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.917      ;
; 13.002 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.917      ;
; 13.002 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.917      ;
; 13.002 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.917      ;
; 13.002 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.917      ;
; 13.002 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|d_address_line_field[5] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|d_writedata[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.917      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 36.996 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.811      ;
; 36.997 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.810      ;
; 37.005 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.802      ;
; 37.171 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.636      ;
; 37.172 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.635      ;
; 37.182 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.625      ;
; 37.182 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.625      ;
; 37.182 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.625      ;
; 37.182 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.625      ;
; 37.182 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.625      ;
; 37.186 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.621      ;
; 37.213 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.577      ;
; 37.213 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.577      ;
; 37.392 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.402      ;
; 37.392 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.402      ;
; 37.392 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.402      ;
; 37.392 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.402      ;
; 37.392 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.402      ;
; 37.411 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.396      ;
; 37.463 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.507      ;
; 37.509 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.285      ;
; 37.520 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 2.289      ;
; 37.526 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 2.283      ;
; 37.530 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 2.279      ;
; 37.533 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 2.277      ;
; 37.539 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 2.270      ;
; 37.543 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 2.266      ;
; 37.553 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 2.256      ;
; 37.572 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.222      ;
; 37.626 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 2.184      ;
; 37.632 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 2.178      ;
; 37.653 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 2.157      ;
; 37.653 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 2.157      ;
; 37.654 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 2.156      ;
; 37.659 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 2.151      ;
; 37.686 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.169     ; 2.132      ;
; 37.748 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.169     ; 2.070      ;
; 37.749 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.169     ; 2.069      ;
; 37.760 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.169     ; 2.058      ;
; 37.853 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 1.968      ;
; 37.867 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.169     ; 1.951      ;
; 37.900 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 1.908      ;
; 37.913 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 1.908      ;
; 37.939 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 1.882      ;
; 37.948 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 1.873      ;
; 37.949 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 1.872      ;
; 37.955 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.169     ; 1.863      ;
; 38.009 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.938      ;
; 38.009 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.938      ;
; 38.009 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.938      ;
; 38.009 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.938      ;
; 38.009 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.938      ;
; 38.009 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.938      ;
; 38.009 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.938      ;
; 38.009 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.938      ;
; 38.009 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.938      ;
; 38.009 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.938      ;
; 38.020 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.927      ;
; 38.020 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.927      ;
; 38.020 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.927      ;
; 38.020 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.927      ;
; 38.020 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.927      ;
; 38.020 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.927      ;
; 38.020 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.927      ;
; 38.020 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.927      ;
; 38.020 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.927      ;
; 38.020 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.927      ;
; 38.029 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 1.929      ;
; 38.038 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 1.920      ;
; 38.050 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.900      ;
; 38.050 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.900      ;
; 38.050 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.900      ;
; 38.050 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.900      ;
; 38.050 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.900      ;
; 38.050 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.900      ;
; 38.050 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.900      ;
; 38.050 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.900      ;
; 38.050 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.900      ;
; 38.050 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.900      ;
; 38.108 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.824      ;
; 38.108 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.824      ;
; 38.115 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 1.817      ;
; 38.127 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.820      ;
; 38.127 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.820      ;
; 38.127 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.820      ;
; 38.127 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.820      ;
; 38.127 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.820      ;
; 38.127 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.820      ;
; 38.127 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.820      ;
; 38.127 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.820      ;
; 38.127 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.820      ;
; 38.127 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.820      ;
; 38.130 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.817      ;
; 38.130 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.817      ;
; 38.130 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.817      ;
; 38.130 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.817      ;
; 38.130 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.817      ;
; 38.130 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.817      ;
; 38.130 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.817      ;
; 38.130 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.817      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.192 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 3.205      ;
; 47.505 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.913      ;
; 47.867 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.572      ;
; 48.007 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.434      ;
; 48.047 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.386      ;
; 48.061 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.372      ;
; 48.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 2.201      ;
; 48.227 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.198      ;
; 48.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.112      ;
; 48.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.961      ;
; 48.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.862      ;
; 48.577 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.856      ;
; 48.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.815      ;
; 48.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.811      ;
; 48.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.467      ; 1.745      ;
; 48.723 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.715      ;
; 48.771 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.658      ;
; 48.912 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.522      ;
; 48.964 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 1.483      ;
; 49.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.411      ;
; 49.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.379      ;
; 49.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.294      ;
; 49.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.249      ;
; 49.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.252      ;
; 49.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.247      ;
; 49.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.252      ;
; 49.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.185      ;
; 49.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.154      ;
; 49.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.019      ;
; 49.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 0.941      ;
; 49.485 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.944      ;
; 49.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.907      ;
; 49.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 0.777      ;
; 49.793 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 0.648      ;
; 49.886 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.544      ;
; 49.970 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.457      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.566      ;
; 96.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.208      ;
; 96.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.207      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.201      ;
; 96.745 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.183      ;
; 96.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.173      ;
; 96.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.098      ;
; 96.831 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.097      ;
; 96.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.094      ;
; 96.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.094      ;
; 96.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.090      ;
; 96.873 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.061      ;
; 96.873 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.061      ;
; 96.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.060      ;
; 96.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.058      ;
; 96.878 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.056      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.055      ;
; 96.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.023      ;
; 96.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.999      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.971      ;
; 96.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.946      ;
; 97.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.875      ;
; 97.048 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.874      ;
; 97.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.868      ;
; 97.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.850      ;
; 97.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.869      ;
; 97.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.869      ;
; 97.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.869      ;
; 97.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.866      ;
; 97.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.866      ;
; 97.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.866      ;
; 97.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.866      ;
; 97.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.866      ;
; 97.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.866      ;
; 97.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.866      ;
; 97.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.866      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.875      ;
; 97.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.863      ;
; 97.086 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.852      ;
; 97.088 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.840      ;
; 97.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                                     ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.079 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.426      ;
; 0.092 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.431      ;
; 0.093 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.429      ;
; 0.093 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.429      ;
; 0.096 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.443      ;
; 0.107 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.446      ;
; 0.123 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.470      ;
; 0.125 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.470      ;
; 0.127 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.465      ;
; 0.129 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.472      ;
; 0.130 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.473      ;
; 0.131 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.469      ;
; 0.132 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.468      ;
; 0.132 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.470      ;
; 0.132 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.470      ;
; 0.132 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_ic_data_module:Embedded_CPUSlave2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.458      ;
; 0.133 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.469      ;
; 0.135 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.470      ;
; 0.135 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.474      ;
; 0.136 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.474      ;
; 0.136 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.474      ;
; 0.136 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.481      ;
; 0.136 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.479      ;
; 0.137 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[0]                                                                                                                 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.475      ;
; 0.139 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.479      ;
; 0.140 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.479      ;
; 0.141 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|M_bht_data[1]                                                                                                                        ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_bht_module:Embedded_CPUMaster_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.474      ;
; 0.141 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.480      ;
; 0.142 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.480      ;
; 0.142 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[9]                                                                                                                 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.489      ;
; 0.142 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.470      ;
; 0.142 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.474      ;
; 0.143 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_tag_wraddress[1]                                                                                                                  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.470      ;
; 0.143 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.478      ;
; 0.143 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.478      ;
; 0.143 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[4]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.473      ;
; 0.144 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_tag_wraddress[2]                                                                                                                  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.471      ;
; 0.144 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.480      ;
; 0.144 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[15]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.476      ;
; 0.145 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.480      ;
; 0.145 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                            ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.474      ;
; 0.146 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[16]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.479      ;
; 0.146 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.480      ;
; 0.146 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_mem_baddr[18]                                                                                                                      ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_tag_module:Embedded_CPUSlave2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.485      ;
; 0.147 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_fill_tag[1]                                                                                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                              ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.483      ;
; 0.147 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[3]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                               ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.474      ;
; 0.148 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[3]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[17]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_tag_wraddress[4]                                                                                                                  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_mem_baddr[14]                                                                                                                      ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_tag_module:Embedded_CPUSlave1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.487      ;
; 0.149 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[4]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[5]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|ic_fill_tag[8]                                                                                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_ic_tag_module:Embedded_CPUSlave2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_had1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.478      ;
; 0.149 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.478      ;
; 0.149 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                              ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_bht_module:Embedded_CPUSlave2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_fill_tag[4]                                                                                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|ic_fill_tag[6]                                                                                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_ic_tag_module:Embedded_CPUMaster_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.484      ;
; 0.150 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                            ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.483      ;
; 0.151 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[18]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.484      ;
; 0.151 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[24]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.487      ;
; 0.151 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.484      ;
; 0.152 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[24]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                               ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                               ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.492      ;
; 0.153 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[22]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.489      ;
; 0.153 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.492      ;
; 0.154 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[8]                                                                                                                 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.494      ;
; 0.155 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[12]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.489      ;
; 0.155 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[8]                                                                                                                 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_mem_baddr[9]                                                                                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_tag_module:Embedded_CPUSlave1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.487      ;
; 0.155 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_dc_victim_module:Embedded_CPUSlave2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.487      ;
; 0.155 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.494      ;
; 0.155 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.488      ;
; 0.156 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[6]                                                                                                                 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.494      ;
; 0.156 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.492      ;
; 0.156 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.494      ;
; 0.156 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[5]                                                                                           ; Embedded:u0|Embedded_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.497      ;
; 0.157 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.497      ;
; 0.157 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.490      ;
; 0.158 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|A_mem_baddr[23]                                                                                                                      ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_tag_module:Embedded_CPUSlave1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.486      ;
; 0.159 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[11]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.493      ;
; 0.159 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|A_mem_baddr[13]                                                                                                                      ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.492      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.323      ;
; 0.199 ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[28]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.324      ;
; 0.200 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[14]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[5]                                                        ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[13]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[5]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[34]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[29]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[30]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[13]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[3]                                                        ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[4]                                                        ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[9]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[6]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[4]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[27]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[37]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[26]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[17]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[3]                                                        ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[18]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[30]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[31]                                                       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[25]                                                       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[28]                                                       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[6]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                    ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.331      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.332      ;
; 0.210 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.334      ;
; 0.210 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.334      ;
; 0.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.335      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[6]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[4]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[7]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[3]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[2]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[1]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.194 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.318      ;
; 0.201 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.485      ;
; 0.201 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.485      ;
; 0.201 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.325      ;
; 0.203 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.327      ;
; 0.205 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.329      ;
; 0.208 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.492      ;
; 0.209 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.493      ;
; 0.214 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.338      ;
; 0.218 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.502      ;
; 0.248 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.372      ;
; 0.248 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.373      ;
; 0.250 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.374      ;
; 0.263 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[0]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                     ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.390      ;
; 0.278 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.403      ;
; 0.281 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.565      ;
; 0.287 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.411      ;
; 0.291 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.294 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.418      ;
; 0.296 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.421      ;
; 0.298 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; Embedded:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                              ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.304 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                      ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.429      ;
; 0.306 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.432      ;
; 0.309 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.433      ;
; 0.310 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.434      ;
; 0.311 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.436      ;
; 0.314 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.438      ;
; 0.315 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.441      ;
; 0.315 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.439      ;
; 0.316 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.440      ;
; 0.316 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.440      ;
; 0.321 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.445      ;
; 0.321 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.445      ;
; 0.323 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.447      ;
; 0.332 ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.456      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.451 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.327      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.324      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
; 16.452 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_mult_cell:the_Embedded_CPUMaster_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.318      ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.392      ;
; 48.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.392      ;
; 48.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.375      ;
; 48.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.375      ;
; 48.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.379      ;
; 48.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 2.382      ;
; 49.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 0.970      ;
; 97.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.786      ;
; 97.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.786      ;
; 97.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.786      ;
; 97.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.786      ;
; 97.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.772      ;
; 97.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.772      ;
; 97.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.772      ;
; 97.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.772      ;
; 97.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.772      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.601      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.601      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.601      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.601      ;
; 97.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.601      ;
; 97.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.550      ;
; 97.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.467      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.394      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.394      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.394      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.394      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.394      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.392      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.392      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.397      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.398      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.393      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.393      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.391      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.381      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.381      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.381      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.381      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.381      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.381      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.381      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.379      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.379      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.379      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.379      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.376      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.377      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.381      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.381      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.381      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.381      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.367      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.367      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.367      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.367      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.367      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.367      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.381      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.832      ;
; 0.770 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.895      ;
; 0.770 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.895      ;
; 0.770 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.895      ;
; 0.770 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.895      ;
; 0.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.117      ;
; 1.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.418      ;
; 1.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.418      ;
; 1.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.418      ;
; 1.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.418      ;
; 1.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.418      ;
; 1.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.426      ;
; 1.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.426      ;
; 1.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.426      ;
; 1.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.426      ;
; 2.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.138      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.176      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.176      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.176      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.176      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.176      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.175      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.175      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.174      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.174      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.157      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.157      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.157      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.159      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_stalled                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.157      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|write_valid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.157      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.157      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.157      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.157      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.158      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|state                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.158      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.160      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tck_t_dav                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpumaster_debug_mem_slave_translator|av_readdata_pre[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.175      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_008|packet_in_progress                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.166      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][84]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.175      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][84]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][85]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][85]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.164      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.164      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_owner[5]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.175      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[21]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.175      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpuslave2_data_master_limiter|last_channel[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 2.165      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[1][85]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[0][85]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[1][84]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledgslave1_s1_agent_rsp_fifo|mem[0][84]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[5]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledgslave1_s1_translator|av_readdata_pre[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[5]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[2]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[4]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[3]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|tx_data[0]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 2.166      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledrslave2_s1_translator|wait_latency_counter[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 2.167      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledrslave2|data_out[5]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.172      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[8]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[2]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[3]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[4]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[6]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[3]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[9]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[5]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[6]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledgslave1_s1_translator|av_readdata_pre[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledrslave2|data_out[6]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.172      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[8]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_uart_0:uart_0|Embedded_uart_0_regs:the_Embedded_uart_0_regs|control_reg[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[0]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledrslave2|data_out[0]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.172      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[1]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledgslave1_s1_translator|av_readdata_pre[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledrslave2|data_out[1]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.172      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[1]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.175      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.175      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[13]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[11]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[14]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.163      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.163      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.163      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|Embedded_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.163      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledrslave2|data_out[7]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.172      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[7]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|rvalid                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.164      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate1                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.164      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate2                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.164      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|t_pause                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.164      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledrslave2|data_out[2]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.172      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[2]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[2]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.175      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_readdata_pre[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.175      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[12]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledrslave2|data_out[4]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.172      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[4]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledgslave1_s1_translator|av_readdata_pre[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[14]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.175      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[6]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.175      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[10]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_0_avalon_slave_0_cmd_width_adapter|data_reg[15]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 2.174      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 2.177      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledrslave2|data_out[3]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 2.172      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpuslave2_debug_mem_slave_translator|av_readdata_pre[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.170      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_LEDGSlave1:ledgslave1|data_out[3]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 2.176      ;
; 1.981 ; Embedded:u0|altera_reset_controller:rst_controller|r_sync_rst ; Embedded:u0|Embedded_mutex_0:mutex_0|mutex_value[3]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 2.175      ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_ocimem:the_Embedded_CPUMaster_cpu_nios2_ocimem|Embedded_CPUMaster_cpu_ociram_sp_ram_module:Embedded_CPUMaster_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_ocimem:the_Embedded_CPUMaster_cpu_nios2_ocimem|Embedded_CPUMaster_cpu_ociram_sp_ram_module:Embedded_CPUMaster_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_ocimem:the_Embedded_CPUMaster_cpu_nios2_ocimem|Embedded_CPUMaster_cpu_ociram_sp_ram_module:Embedded_CPUMaster_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_nios2_ocimem:the_Embedded_CPUMaster_cpu_nios2_ocimem|Embedded_CPUMaster_cpu_ociram_sp_ram_module:Embedded_CPUMaster_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                             ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_nios2_ocimem:the_Embedded_CPUSlave1_cpu_nios2_ocimem|Embedded_CPUSlave1_cpu_ociram_sp_ram_module:Embedded_CPUSlave1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_nios2_ocimem:the_Embedded_CPUSlave1_cpu_nios2_ocimem|Embedded_CPUSlave1_cpu_ociram_sp_ram_module:Embedded_CPUSlave1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_nios2_ocimem:the_Embedded_CPUSlave1_cpu_nios2_ocimem|Embedded_CPUSlave1_cpu_ociram_sp_ram_module:Embedded_CPUSlave1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_nios2_ocimem:the_Embedded_CPUSlave1_cpu_nios2_ocimem|Embedded_CPUSlave1_cpu_ociram_sp_ram_module:Embedded_CPUSlave1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_register_bank_b_module:Embedded_CPUSlave1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_register_bank_b_module:Embedded_CPUSlave1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                            ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                            ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_r:the_Embedded_JTAGMaster_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a50~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a50~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a38~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a38~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a40~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a41~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a41~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a45~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a45~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a53~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a53~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a65~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a65~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a67~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a67~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a77~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a77~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a85~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMSlave1:memslave1|altsyncram:the_altsyncram|altsyncram_mhc1:auto_generated|ram_block1a85~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_tag_module:Embedded_CPUMaster_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_dc_victim_module:Embedded_CPUMaster_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_register_bank_a_module:Embedded_CPUMaster_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_register_bank_a_module:Embedded_CPUMaster_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_bht_module:Embedded_CPUSlave1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                             ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_dc_victim_module:Embedded_CPUSlave1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_data_module:Embedded_CPUSlave1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_data_module:Embedded_CPUSlave1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_data_module:Embedded_CPUSlave1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_data_module:Embedded_CPUSlave1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_data_module:Embedded_CPUSlave1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_data_module:Embedded_CPUSlave1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_ic_tag_module:Embedded_CPUSlave1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_fad1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_register_bank_b_module:Embedded_CPUSlave1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                            ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                            ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|Embedded_JTAGMaster_scfifo_w:the_Embedded_JTAGMaster_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a32~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a43~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a43~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a64~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a64~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a67~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a67~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a76~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a76~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Embedded:u0|Embedded_MEMMaster:memmaster|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a80~porta_address_reg0                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                        ; Clock Edge ; Target                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[6]                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[1]                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[3]                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                       ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[1]                                                                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[2]                                                                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[4]                                                                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                     ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_B[0]                                                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[2]                                                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                        ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[0]                                                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[4]                                                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[5]                                                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[6]                                                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_R[7]                                                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Rise       ; Embedded:u0|Embedded_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                             ;
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                      ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                             ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Embedded:u0|Embedded_JTAGMaster:jtagslave1|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                                                ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[6]                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagslave2|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                                                                                                     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                                                                     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                           ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                            ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Embedded:u0|Embedded_JTAGMaster:jtagmaster|alt_jtag_atlantic:Embedded_JTAGMaster_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.975 ; 2.222 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.833 ; 5.259 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.004 ; -0.298 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.769 ; -2.024 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 6.195 ; 6.581 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[0]            ; CLOCK_50            ; 5.078 ; 5.347 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[1]            ; CLOCK_50            ; 6.195 ; 6.581 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[2]            ; CLOCK_50            ; 5.594 ; 5.892 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[3]            ; CLOCK_50            ; 4.874 ; 5.109 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[4]            ; CLOCK_50            ; 4.377 ; 4.555 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[5]            ; CLOCK_50            ; 4.673 ; 4.885 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[6]            ; CLOCK_50            ; 5.178 ; 5.473 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[7]            ; CLOCK_50            ; 5.621 ; 5.904 ; Rise       ; CLOCK_50                                                                     ;
; LEDR[*]             ; CLOCK_50            ; 6.217 ; 6.577 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[0]            ; CLOCK_50            ; 5.242 ; 5.488 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[1]            ; CLOCK_50            ; 5.124 ; 5.384 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[2]            ; CLOCK_50            ; 5.799 ; 6.155 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[3]            ; CLOCK_50            ; 6.217 ; 6.577 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[4]            ; CLOCK_50            ; 4.428 ; 4.614 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[5]            ; CLOCK_50            ; 4.871 ; 5.076 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[6]            ; CLOCK_50            ; 5.333 ; 5.592 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[7]            ; CLOCK_50            ; 5.316 ; 5.566 ; Rise       ; CLOCK_50                                                                     ;
; UART_TXD            ; CLOCK_50            ; 7.807 ; 7.673 ; Rise       ; CLOCK_50                                                                     ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.386 ; 7.984 ; Fall       ; altera_reserved_tck                                                          ;
; VGA_B[*]            ; CLOCK_50            ; 2.686 ; 2.776 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[0]           ; CLOCK_50            ; 2.250 ; 2.269 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[1]           ; CLOCK_50            ; 2.250 ; 2.267 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[2]           ; CLOCK_50            ; 2.592 ; 2.675 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[3]           ; CLOCK_50            ; 2.421 ; 2.445 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[4]           ; CLOCK_50            ; 2.450 ; 2.482 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[5]           ; CLOCK_50            ; 2.686 ; 2.776 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[6]           ; CLOCK_50            ; 2.236 ; 2.254 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[7]           ; CLOCK_50            ; 2.469 ; 2.504 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_BLANK_N         ; CLOCK_50            ; 2.035 ; 2.035 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ;       ; 1.524 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_G[*]            ; CLOCK_50            ; 2.714 ; 2.782 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[0]           ; CLOCK_50            ; 2.474 ; 2.539 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[1]           ; CLOCK_50            ; 2.260 ; 2.285 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[2]           ; CLOCK_50            ; 2.673 ; 2.747 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[3]           ; CLOCK_50            ; 2.246 ; 2.272 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[4]           ; CLOCK_50            ; 2.501 ; 2.545 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[5]           ; CLOCK_50            ; 2.485 ; 2.545 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[6]           ; CLOCK_50            ; 2.361 ; 2.393 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[7]           ; CLOCK_50            ; 2.714 ; 2.782 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_HS              ; CLOCK_50            ; 2.181 ; 2.204 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_R[*]            ; CLOCK_50            ; 2.923 ; 3.052 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[0]           ; CLOCK_50            ; 2.363 ; 2.404 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[1]           ; CLOCK_50            ; 2.020 ; 2.015 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[2]           ; CLOCK_50            ; 2.151 ; 2.153 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[3]           ; CLOCK_50            ; 2.010 ; 2.005 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[4]           ; CLOCK_50            ; 2.718 ; 2.794 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[5]           ; CLOCK_50            ; 2.058 ; 2.056 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[6]           ; CLOCK_50            ; 2.923 ; 3.052 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[7]           ; CLOCK_50            ; 2.395 ; 2.434 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_VS              ; CLOCK_50            ; 2.803 ; 2.898 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ; 1.498 ;       ; Fall       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 4.227 ; 4.398 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[0]            ; CLOCK_50            ; 4.898 ; 5.157 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[1]            ; CLOCK_50            ; 5.971 ; 6.341 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[2]            ; CLOCK_50            ; 5.396 ; 5.683 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[3]            ; CLOCK_50            ; 4.706 ; 4.931 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[4]            ; CLOCK_50            ; 4.227 ; 4.398 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[5]            ; CLOCK_50            ; 4.512 ; 4.716 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[6]            ; CLOCK_50            ; 4.996 ; 5.280 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[7]            ; CLOCK_50            ; 5.422 ; 5.694 ; Rise       ; CLOCK_50                                                                     ;
; LEDR[*]             ; CLOCK_50            ; 4.273 ; 4.451 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[0]            ; CLOCK_50            ; 5.057 ; 5.293 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[1]            ; CLOCK_50            ; 4.941 ; 5.191 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[2]            ; CLOCK_50            ; 5.589 ; 5.931 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[3]            ; CLOCK_50            ; 5.991 ; 6.336 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[4]            ; CLOCK_50            ; 4.273 ; 4.451 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[5]            ; CLOCK_50            ; 4.699 ; 4.896 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[6]            ; CLOCK_50            ; 5.143 ; 5.392 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[7]            ; CLOCK_50            ; 5.126 ; 5.366 ; Rise       ; CLOCK_50                                                                     ;
; UART_TXD            ; CLOCK_50            ; 7.569 ; 7.452 ; Rise       ; CLOCK_50                                                                     ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.164 ; 6.758 ; Fall       ; altera_reserved_tck                                                          ;
; VGA_B[*]            ; CLOCK_50            ; 1.913 ; 1.928 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[0]           ; CLOCK_50            ; 1.927 ; 1.943 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[1]           ; CLOCK_50            ; 1.928 ; 1.943 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[2]           ; CLOCK_50            ; 2.255 ; 2.333 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[3]           ; CLOCK_50            ; 2.092 ; 2.113 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[4]           ; CLOCK_50            ; 2.120 ; 2.148 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[5]           ; CLOCK_50            ; 2.345 ; 2.430 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[6]           ; CLOCK_50            ; 1.913 ; 1.928 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[7]           ; CLOCK_50            ; 2.138 ; 2.169 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_BLANK_N         ; CLOCK_50            ; 1.720 ; 1.718 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ;       ; 1.237 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_G[*]            ; CLOCK_50            ; 1.922 ; 1.945 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[0]           ; CLOCK_50            ; 2.141 ; 2.202 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[1]           ; CLOCK_50            ; 1.936 ; 1.958 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[2]           ; CLOCK_50            ; 2.333 ; 2.402 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[3]           ; CLOCK_50            ; 1.922 ; 1.945 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[4]           ; CLOCK_50            ; 2.169 ; 2.209 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[5]           ; CLOCK_50            ; 2.154 ; 2.209 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[6]           ; CLOCK_50            ; 2.033 ; 2.062 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[7]           ; CLOCK_50            ; 2.373 ; 2.436 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_HS              ; CLOCK_50            ; 1.860 ; 1.880 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_R[*]            ; CLOCK_50            ; 1.696 ; 1.689 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[0]           ; CLOCK_50            ; 2.034 ; 2.071 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[1]           ; CLOCK_50            ; 1.706 ; 1.699 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[2]           ; CLOCK_50            ; 1.832 ; 1.832 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[3]           ; CLOCK_50            ; 1.696 ; 1.689 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[4]           ; CLOCK_50            ; 2.375 ; 2.446 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[5]           ; CLOCK_50            ; 1.742 ; 1.738 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[6]           ; CLOCK_50            ; 2.572 ; 2.693 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[7]           ; CLOCK_50            ; 2.066 ; 2.100 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_VS              ; CLOCK_50            ; 2.458 ; 2.548 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ; 1.209 ;       ; Fall       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.944 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                       ;
+-------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                              ; 5.658  ; 0.079 ; 13.229   ; 0.710   ; 9.199               ;
;  CLOCK2_50                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                     ; 5.658  ; 0.079 ; 13.229   ; 1.981   ; 9.199               ;
;  altera_reserved_tck                                                          ; 43.843 ; 0.181 ; 45.714   ; 0.710   ; 49.299              ;
;  u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 33.360 ; 0.182 ; N/A      ; N/A     ; 19.707              ;
; Design-wide TNS                                                               ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                     ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.293  ; 4.266  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 10.883 ; 11.300 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.004 ; -0.298 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.769 ; -2.024 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 12.116 ; 12.055 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[0]            ; CLOCK_50            ; 9.828  ; 9.863  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[1]            ; CLOCK_50            ; 12.116 ; 12.055 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[2]            ; CLOCK_50            ; 10.789 ; 10.726 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[3]            ; CLOCK_50            ; 9.343  ; 9.377  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[4]            ; CLOCK_50            ; 8.387  ; 8.468  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[5]            ; CLOCK_50            ; 8.969  ; 9.013  ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[6]            ; CLOCK_50            ; 9.991  ; 10.063 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[7]            ; CLOCK_50            ; 10.907 ; 10.757 ; Rise       ; CLOCK_50                                                                     ;
; LEDR[*]             ; CLOCK_50            ; 12.228 ; 12.018 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[0]            ; CLOCK_50            ; 10.095 ; 10.014 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[1]            ; CLOCK_50            ; 10.064 ; 9.981  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[2]            ; CLOCK_50            ; 11.319 ; 11.289 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[3]            ; CLOCK_50            ; 12.228 ; 12.018 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[4]            ; CLOCK_50            ; 8.558  ; 8.604  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[5]            ; CLOCK_50            ; 9.545  ; 9.429  ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[6]            ; CLOCK_50            ; 10.336 ; 10.228 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[7]            ; CLOCK_50            ; 10.311 ; 10.193 ; Rise       ; CLOCK_50                                                                     ;
; UART_TXD            ; CLOCK_50            ; 13.606 ; 13.907 ; Rise       ; CLOCK_50                                                                     ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.929 ; 14.480 ; Fall       ; altera_reserved_tck                                                          ;
; VGA_B[*]            ; CLOCK_50            ; 5.229  ; 5.134  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[0]           ; CLOCK_50            ; 4.307  ; 4.221  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[1]           ; CLOCK_50            ; 4.300  ; 4.211  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[2]           ; CLOCK_50            ; 5.011  ; 4.969  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[3]           ; CLOCK_50            ; 4.713  ; 4.561  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[4]           ; CLOCK_50            ; 4.767  ; 4.622  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[5]           ; CLOCK_50            ; 5.229  ; 5.134  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[6]           ; CLOCK_50            ; 4.367  ; 4.251  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[7]           ; CLOCK_50            ; 4.785  ; 4.651  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_BLANK_N         ; CLOCK_50            ; 3.939  ; 3.859  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ;        ; 2.809  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_G[*]            ; CLOCK_50            ; 5.276  ; 5.148  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[0]           ; CLOCK_50            ; 4.828  ; 4.751  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[1]           ; CLOCK_50            ; 4.425  ; 4.308  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[2]           ; CLOCK_50            ; 5.247  ; 5.113  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[3]           ; CLOCK_50            ; 4.409  ; 4.294  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[4]           ; CLOCK_50            ; 4.903  ; 4.755  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[5]           ; CLOCK_50            ; 4.831  ; 4.747  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[6]           ; CLOCK_50            ; 4.631  ; 4.508  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[7]           ; CLOCK_50            ; 5.276  ; 5.148  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_HS              ; CLOCK_50            ; 4.248  ; 4.174  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_R[*]            ; CLOCK_50            ; 5.728  ; 5.642  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[0]           ; CLOCK_50            ; 4.581  ; 4.488  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[1]           ; CLOCK_50            ; 3.906  ; 3.819  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[2]           ; CLOCK_50            ; 4.173  ; 4.058  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[3]           ; CLOCK_50            ; 3.894  ; 3.807  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[4]           ; CLOCK_50            ; 5.316  ; 5.196  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[5]           ; CLOCK_50            ; 3.949  ; 3.867  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[6]           ; CLOCK_50            ; 5.728  ; 5.642  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[7]           ; CLOCK_50            ; 4.697  ; 4.577  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_VS              ; CLOCK_50            ; 5.457  ; 5.355  ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ; 2.660  ;        ; Fall       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------------------------+
; LEDG[*]             ; CLOCK_50            ; 4.227 ; 4.398 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[0]            ; CLOCK_50            ; 4.898 ; 5.157 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[1]            ; CLOCK_50            ; 5.971 ; 6.341 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[2]            ; CLOCK_50            ; 5.396 ; 5.683 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[3]            ; CLOCK_50            ; 4.706 ; 4.931 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[4]            ; CLOCK_50            ; 4.227 ; 4.398 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[5]            ; CLOCK_50            ; 4.512 ; 4.716 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[6]            ; CLOCK_50            ; 4.996 ; 5.280 ; Rise       ; CLOCK_50                                                                     ;
;  LEDG[7]            ; CLOCK_50            ; 5.422 ; 5.694 ; Rise       ; CLOCK_50                                                                     ;
; LEDR[*]             ; CLOCK_50            ; 4.273 ; 4.451 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[0]            ; CLOCK_50            ; 5.057 ; 5.293 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[1]            ; CLOCK_50            ; 4.941 ; 5.191 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[2]            ; CLOCK_50            ; 5.589 ; 5.931 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[3]            ; CLOCK_50            ; 5.991 ; 6.336 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[4]            ; CLOCK_50            ; 4.273 ; 4.451 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[5]            ; CLOCK_50            ; 4.699 ; 4.896 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[6]            ; CLOCK_50            ; 5.143 ; 5.392 ; Rise       ; CLOCK_50                                                                     ;
;  LEDR[7]            ; CLOCK_50            ; 5.126 ; 5.366 ; Rise       ; CLOCK_50                                                                     ;
; UART_TXD            ; CLOCK_50            ; 7.569 ; 7.452 ; Rise       ; CLOCK_50                                                                     ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.164 ; 6.758 ; Fall       ; altera_reserved_tck                                                          ;
; VGA_B[*]            ; CLOCK_50            ; 1.913 ; 1.928 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[0]           ; CLOCK_50            ; 1.927 ; 1.943 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[1]           ; CLOCK_50            ; 1.928 ; 1.943 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[2]           ; CLOCK_50            ; 2.255 ; 2.333 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[3]           ; CLOCK_50            ; 2.092 ; 2.113 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[4]           ; CLOCK_50            ; 2.120 ; 2.148 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[5]           ; CLOCK_50            ; 2.345 ; 2.430 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[6]           ; CLOCK_50            ; 1.913 ; 1.928 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_B[7]           ; CLOCK_50            ; 2.138 ; 2.169 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_BLANK_N         ; CLOCK_50            ; 1.720 ; 1.718 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ;       ; 1.237 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_G[*]            ; CLOCK_50            ; 1.922 ; 1.945 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[0]           ; CLOCK_50            ; 2.141 ; 2.202 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[1]           ; CLOCK_50            ; 1.936 ; 1.958 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[2]           ; CLOCK_50            ; 2.333 ; 2.402 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[3]           ; CLOCK_50            ; 1.922 ; 1.945 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[4]           ; CLOCK_50            ; 2.169 ; 2.209 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[5]           ; CLOCK_50            ; 2.154 ; 2.209 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[6]           ; CLOCK_50            ; 2.033 ; 2.062 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_G[7]           ; CLOCK_50            ; 2.373 ; 2.436 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_HS              ; CLOCK_50            ; 1.860 ; 1.880 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_R[*]            ; CLOCK_50            ; 1.696 ; 1.689 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[0]           ; CLOCK_50            ; 2.034 ; 2.071 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[1]           ; CLOCK_50            ; 1.706 ; 1.699 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[2]           ; CLOCK_50            ; 1.832 ; 1.832 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[3]           ; CLOCK_50            ; 1.696 ; 1.689 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[4]           ; CLOCK_50            ; 2.375 ; 2.446 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[5]           ; CLOCK_50            ; 1.742 ; 1.738 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[6]           ; CLOCK_50            ; 2.572 ; 2.693 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
;  VGA_R[7]           ; CLOCK_50            ; 2.066 ; 2.100 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_VS              ; CLOCK_50            ; 2.458 ; 2.548 ; Rise       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; VGA_CLK             ; CLOCK_50            ; 1.209 ;       ; Fall       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                             ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                          ; altera_reserved_tck                                                          ; 3882       ; 0          ; 49       ; 6        ;
; CLOCK_50                                                                     ; altera_reserved_tck                                                          ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                          ; CLOCK_50                                                                     ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; 1163558    ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50                                                                     ; 8          ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 8          ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 897        ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                              ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                          ; altera_reserved_tck                                                          ; 3882       ; 0          ; 49       ; 6        ;
; CLOCK_50                                                                     ; altera_reserved_tck                                                          ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                          ; CLOCK_50                                                                     ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; 1163558    ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50                                                                     ; 8          ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 8          ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 897        ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 188      ; 0        ; 7        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 5402     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 188      ; 0        ; 7        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 5402     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 94    ; 94   ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 46    ; 46   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Dec 07 09:44:05 2015
Info: Command: quartus_sta multicore -c multicore
Info: qsta_default_script.tcl version: #11
Warning (20013): Ignored assignments for entity "DE2_115" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[16] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[17] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[18] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[19] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[20] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[21] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[22] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[23] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[24] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[25] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[26] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[27] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[28] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[29] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[30] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[31] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EEP_I2C_SCLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EEP_I2C_SDAT -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_GTX_CLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_INT_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ENET0_LINK100 -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_MDC -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_MDIO -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RST_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_CLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_COL -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_CRS -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_DATA[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_DATA[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_DATA[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_DATA[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_DV -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_ER -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_CLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_DATA[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_DATA[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_DATA[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_DATA[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_EN -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_ER -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_GTX_CLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_INT_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ENET1_LINK100 -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_MDC -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_MDIO -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RST_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_CLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_COL -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_CRS -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_DATA[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_DATA[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_DATA[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_DATA[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_DV -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_ER -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_CLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_DATA[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_DATA[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_DATA[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_DATA[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_EN -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_ER -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ENETCLK_25 -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EX_IO[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EX_IO[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EX_IO[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EX_IO[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EX_IO[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EX_IO[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EX_IO[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[10] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[11] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[12] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[13] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[14] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[15] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[16] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[17] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[18] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[19] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[20] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[21] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[22] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[8] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[9] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_CE_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_OE_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RST_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RY -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WE_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WP_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX0[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX0[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX0[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to I2C_SCLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to I2C_SDAT -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_BLON -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_EN -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_ON -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RS -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RW -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[8] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[10] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[11] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[12] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[13] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[14] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[15] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[16] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[17] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[8] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[9] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_ADDR[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_ADDR[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_CS_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DACK_N[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DACK_N[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[10] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[11] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[12] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[13] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[14] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[15] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[8] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[9] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DREQ[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DREQ[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_FSPEED -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_INT[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_INT[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_LSPEED -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_RD_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_RST_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_WE_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_WP_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMA_CLKIN -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMA_CLKOUT -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[10] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[11] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[12] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[13] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[14] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[15] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[16] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[17] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[18] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[19] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[8] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[9] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_CE_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[10] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[11] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[12] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[13] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[14] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[15] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[8] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[9] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_LB_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_OE_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_UB_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_WE_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[10] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[11] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[12] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[13] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[14] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[15] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[16] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[17] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_CTS -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RTS -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RXD -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_TXD -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE2_115 was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE2_115 was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'multicore.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/users/bostonp1/desktop/multicore/multicore/db/ip/embedded/submodules/embedded_cpumaster_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/bostonp1/desktop/multicore/multicore/db/ip/embedded/submodules/embedded_cpuslave1_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/bostonp1/desktop/multicore/multicore/db/ip/embedded/submodules/embedded_cpuslave2_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/bostonp1/desktop/multicore/multicore/db/ip/embedded/submodules/altera_reset_controller.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.658               0.000 CLOCK_50 
    Info (332119):    33.360               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    43.843               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.254               0.000 CLOCK_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.404               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 13.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.229               0.000 CLOCK_50 
    Info (332119):    45.714               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.502               0.000 altera_reserved_tck 
    Info (332119):     3.849               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.415               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.707               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.542               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.877 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.825               0.000 CLOCK_50 
    Info (332119):    33.971               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    44.350               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.256               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
    Info (332119):     0.354               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 13.807
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.807               0.000 CLOCK_50 
    Info (332119):    46.264               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.370               0.000 altera_reserved_tck 
    Info (332119):     3.468               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.440               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.710               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.474               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.096 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.856               0.000 CLOCK_50 
    Info (332119):    36.996               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    47.192               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.079               0.000 CLOCK_50 
    Info (332119):     0.181               0.000 altera_reserved_tck 
    Info (332119):     0.182               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 16.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.451               0.000 CLOCK_50 
    Info (332119):    48.052               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.710
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.710               0.000 altera_reserved_tck 
    Info (332119):     1.981               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.199               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.754               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.299               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.944 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 409 warnings
    Info: Peak virtual memory: 917 megabytes
    Info: Processing ended: Mon Dec 07 09:44:22 2015
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


