git clone --depth 1 --no-tags https://github.com/mankelly/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242827170
git clone --depth 1 --no-tags https://github.com/ShanghaitechGeekPie/FPGA-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275355477
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-SPRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242539390
git clone --depth 1 --no-tags https://github.com/PineXmas/ece593_axi4lite_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267242567
git clone --depth 1 --no-tags https://github.com/hchsiao/axis_image_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262372205
git clone --depth 1 --no-tags https://github.com/verification-gentleman-blog/comparison-of-formal-and-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260432409
git clone --depth 1 --no-tags https://github.com/MattiaMartignoni/bfloat16_Exponential.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257546494
git clone --depth 1 --no-tags https://github.com/tudortimi/uvm-extras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260854774
git clone --depth 1 --no-tags https://github.com/gvilardefarias/Hardware-Data-Structures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250948298
git clone --depth 1 --no-tags https://github.com/elifnurisman/XOHW20_128_RISCV_ISA_Extension.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274896639
git clone --depth 1 --no-tags https://github.com/PrintedComputing/TP-ISA-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259179343
git clone --depth 1 --no-tags https://github.com/MazinLab/mkidgen3_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265653324
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-GPIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242538853
git clone --depth 1 --no-tags https://github.com/raminrasoulinezhad/MLBlocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253426748
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242539018
git clone --depth 1 --no-tags https://github.com/maban-b/AHB_Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272362157
git clone --depth 1 --no-tags https://github.com/lsteveol/gr_uvm_reg_agent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259998465
git clone --depth 1 --no-tags https://github.com/mharvy/OperationTadpole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258597533
git clone --depth 1 --no-tags https://github.com/letitbe0201/NXP-SAC57D54H-SMC-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256426210
git clone --depth 1 --no-tags https://github.com/johnmatson/fpga-channel-strip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246721654
git clone --depth 1 --no-tags https://github.com/kristoforlovsky/asicde-SystemVerilog-visualization-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259297663
git clone --depth 1 --no-tags https://github.com/melike1818/CS223-LABS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262159278
git clone --depth 1 --no-tags https://github.com/xycfwrj/mipi-csi-tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254266277
git clone --depth 1 --no-tags https://github.com/ufukpalpas/Cellular-automata-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248716360
git clone --depth 1 --no-tags https://github.com/blu2018/OpenTitan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274247247
git clone --depth 1 --no-tags https://github.com/minjiexm/svlib_0.5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265267318
git clone --depth 1 --no-tags https://github.com/raja10rajesh/UVM_ethernet_Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264989966
git clone --depth 1 --no-tags https://github.com/Hazematman/Haze-Pixel-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253632431
git clone --depth 1 --no-tags https://github.com/estejairo/muon-daq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266798596
git clone --depth 1 --no-tags https://github.com/Lombiq/Hastlayer-Hardware-Framework---Vitis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250909649
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-FinTech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260990403
git clone --depth 1 --no-tags https://github.com/armleo/ArmleoCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242345446
git clone --depth 1 --no-tags https://github.com/jnestor/systolic_pq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257990530
git clone --depth 1 --no-tags https://github.com/Smattacus/pipelined-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240833266
git clone --depth 1 --no-tags https://github.com/roman-pogorelov/verlib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263126199
git clone --depth 1 --no-tags https://github.com/ErickOF/VGA-Controller-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241205026
git clone --depth 1 --no-tags https://github.com/SumitMondal/wormholeRouter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250618982
git clone --depth 1 --no-tags https://github.com/roman-pogorelov/sata_ipcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263132289
git clone --depth 1 --no-tags https://github.com/wyt2000/ustc-nscscc-2020-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271271271
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-MPRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242539177
git clone --depth 1 --no-tags https://github.com/konstantinosskoutelis/Connect-4-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271220534
git clone --depth 1 --no-tags https://github.com/redrabbit329/Vitis-AI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244774809
git clone --depth 1 --no-tags https://github.com/fpgasystems/bit_serial_kmeans.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248482338
git clone --depth 1 --no-tags https://github.com/selvaruban-johnson/AMBA_APB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272255553
git clone --depth 1 --no-tags https://github.com/rubinsteina13/SV_DSM_CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269037071
git clone --depth 1 --no-tags https://github.com/megora/SERDES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253870801
git clone --depth 1 --no-tags https://github.com/hdl-util/gray-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266413207
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/gnudebian.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261016757
git clone --depth 1 --no-tags https://github.com/taraBarghian/multi-cycle-RISK-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274340480
git clone --depth 1 --no-tags https://github.com/CarlosH14/Arquitectura-UTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267718898
git clone --depth 1 --no-tags https://github.com/Jimmyokok/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258535963
git clone --depth 1 --no-tags https://github.com/hdl-util/rand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275187361
git clone --depth 1 --no-tags https://github.com/wedddy0707/CPUEX_x86-64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244170467
git clone --depth 1 --no-tags https://github.com/agarwal-220196/Multicore-Mesi-protocol-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265137814
git clone --depth 1 --no-tags https://github.com/minjiexm/uvm-1.1d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254003342
git clone --depth 1 --no-tags https://github.com/pulp-platform/afe_readout_subsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250611226
git clone --depth 1 --no-tags https://github.com/selvaruban-johnson/APB_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272254659
git clone --depth 1 --no-tags https://github.com/lookout1992/sync-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271170435
git clone --depth 1 --no-tags https://github.com/weibes/EE371Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264730444
git clone --depth 1 --no-tags https://github.com/DSVtool/ahb2apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266784721
git clone --depth 1 --no-tags https://github.com/icepear-jzx/USTC-CA-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253211328
git clone --depth 1 --no-tags https://github.com/Codetector1374/tiny_rv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254949378
git clone --depth 1 --no-tags https://github.com/yg2m19/cycle_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271826241
git clone --depth 1 --no-tags https://github.com/oz-matt/UVM-simprisc-ws.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271191686
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-cv32e40p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265636711
git clone --depth 1 --no-tags https://github.com/vogelpi/vendor_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241974359
git clone --depth 1 --no-tags https://github.com/iis-eth-zurich/hemera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272737234
git clone --depth 1 --no-tags https://github.com/ErickOF/CE4301-ASIP-for-decryption-using-RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268394456
git clone --depth 1 --no-tags https://github.com/briansune/kintex-7-HDMI-LoopBack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263489299
git clone --depth 1 --no-tags https://github.com/sid-xyz/NeuralNet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257336323
git clone --depth 1 --no-tags https://github.com/pawarsumeet81/Design-and-Verification-of-DDR3-Memory-Controller-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251188808
git clone --depth 1 --no-tags https://github.com/hdlguy/AD7946.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251639260
git clone --depth 1 --no-tags https://github.com/Connie120/CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263443649
git clone --depth 1 --no-tags https://github.com/wilson07code/Asynchronous_fifo_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264676861
git clone --depth 1 --no-tags https://github.com/RiordanPelayo/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256665626
git clone --depth 1 --no-tags https://github.com/bluewww/catv-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246551404
git clone --depth 1 --no-tags https://github.com/gsw73/classifier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273797672
git clone --depth 1 --no-tags https://github.com/AndresCasasola/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242103577
git clone --depth 1 --no-tags https://github.com/RedFlag2017/ovm_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272432685
git clone --depth 1 --no-tags https://github.com/GLYgly-yiyi/fpga_maibo_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257829707
git clone --depth 1 --no-tags https://github.com/lisazaher/cpu-parallel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258578419
git clone --depth 1 --no-tags https://github.com/MspecialK/BFloat16-SQRT-using-Goldschmidt-s-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257632138
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/Permutation-engine-for-SHA-3-256-algorithm-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271726700
git clone --depth 1 --no-tags https://github.com/akseltorgerson/ECE551-FinalDesign-EBike.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243546406
git clone --depth 1 --no-tags https://github.com/nbhatt15397/ECE-551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267946090
git clone --depth 1 --no-tags https://github.com/MilanSimin/Projekat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253556958
git clone --depth 1 --no-tags https://github.com/rotembarr/coronarepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247512821
git clone --depth 1 --no-tags https://github.com/JunnanLi/Pipelined-Programmable-Parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248437951
git clone --depth 1 --no-tags https://github.com/pawarsumeet81/Verification-of-AMBA-AXI4-Lite-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275062268
git clone --depth 1 --no-tags https://github.com/passant23/CNN-Convolutional-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274126170
git clone --depth 1 --no-tags https://github.com/kenzhang82/freedom-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255003542
git clone --depth 1 --no-tags https://github.com/eladawy1988/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262621749
git clone --depth 1 --no-tags https://github.com/XuYipei/FDU-ICS-SuperScalar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270000210
git clone --depth 1 --no-tags https://github.com/srishis/UART_RTL_DESIGN_AND_VERIFICATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266712322
git clone --depth 1 --no-tags https://github.com/motagiyash/alu_system_verilog_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242077033
git clone --depth 1 --no-tags https://github.com/ifd3f/Basys3-1D-Cellular-Automata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243115386
git clone --depth 1 --no-tags https://github.com/tutaveira/EEE488-Capstone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247514924
git clone --depth 1 --no-tags https://github.com/zeeshanrafique23/Buraq-mini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256575017
git clone --depth 1 --no-tags https://github.com/jrmoserbaltimore/risc-v-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254878502
