FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$PRMA1C05B$I34$CTRLIN";
2"UN$1$PRMA1C05B$I39$CTRLIN";
3"PULSE_IN_ANAL<7>";
4"PULSE_IN_ANAL<6>";
5"PULSE_IN_ANAL<5>";
6"PULSE_IN_ANAL<4>";
7"PULSE_IN_ANAL<3>";
8"UN$1$CAENBUFFER$I20$INANAL";
9"PULSE_IN_ANAL<8>";
10"PULSE_IN_ANAL<9>";
11"PULSE_IN_ANAL<10>";
12"CAEN_BUFF_CNTRL<0>";
13"CAEN_BUFF_CNTRL<1>";
14"CAEN_BUFF_CNTRL<2>";
15"CAEN_BUFF_CNTRL<3>";
16"PULSE_IN_ANAL<11>";
17"CAEN_BUFF_CNTRL<4>";
18"CAEN_BUFF_CNTRL<5>";
19"CAEN_BUFF_CNTRL<6>";
20"CAEN_BUFF_CNTRL<7>";
21"CAEN_OUT_ANAL<0>";
22"SCOPE_OUT_ANAL<1>";
23"SCOPE_OUT_ANAL<0>";
24"SCOPE_OUT_ANAL<7>";
25"SCOPE_OUT_ANAL<4>";
26"CAEN_OUT_ANAL<3>";
27"SCOPE_OUT_ANAL<3>";
28"SCOPE_OUT_ANAL<2>";
29"CAEN_OUT_ANAL<2>";
30"SCOPE_OUT_ANAL<5>";
31"CAEN_OUT_ANAL<4>";
32"CAEN_OUT_ANAL<5>";
33"SCOPE_OUT_ANAL<6>";
34"CAEN_OUT_ANAL<6>";
35"CAEN_OUT_ANAL<7>";
36"CAEN_OUT_ANAL<1>";
37"UN$1$CAENBUFFER$I19$INANAL";
38"UN$1$CAENBUFFER$I5$INANAL";
39"UN$1$CAENBUFFER$I18$INANAL";
40"UN$1$PRMA1C05B$I33$CTRLIN";
41"PULSE_IN_ANAL<2>";
42"PULSE_IN_ANAL<1>";
43"PULSE_IN_ANAL<0>";
44"VCC\G";
45"VCC\G";
46"VCC\G";
47"UN$1$PRMA1C05B$I40$CTRLIN";
48"UN$1$74F07$I41$Y0";
49"UN$1$74F07$I41$Y1";
50"UN$1$74F07$I41$Y3";
51"UN$1$74F07$I41$Y2";
52"VCC\G";
53"GND\G";
54"UN$1$74F07$I41$A3";
55"UN$1$74F07$I41$A2";
56"UN$1$74F07$I41$A1";
57"UN$1$74F07$I41$A0";
58"VCC\G";
59"DATA_RDY";
60"UN$1$74F164$I47$Q2";
61"UN$1$74F164$I47$Q0";
62"UN$1$74F164$I47$Q3";
63"UN$1$74F164$I47$Q1";
64"GND\G";
65"VCC\G";
66"GND\G";
67"UN$1$74F164$I47$Q7";
68"UN$1$74F164$I49$Q0";
69"UN$1$74F164$I49$Q1";
70"UN$1$74F164$I49$Q5";
71"UN$1$74F164$I49$Q4";
72"UN$1$74F164$I49$Q3";
73"UN$1$74F164$I49$Q2";
74"UN$1$74F164$I49$Q6";
75"UN$1$74F164$I49$Q7";
76"VCC\G";
77"VCC\G";
78"GND\G";
79"LE";
80"CLK";
81"DATA";
82"VCC\G";
83"GND\G";
84"GND\G";
85"VCC\G";
%"OUTPORT"
"1","(2550,4525)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"OUTPORT"
"1","(2550,2750)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"31;
%"OUTPORT"
"1","(2550,2875)","0","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"25;
%"OUTPORT"
"1","(2550,2450)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"30;
%"OUTPORT"
"1","(2550,2325)","0","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
%"OUTPORT"
"1","(2550,1925)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"OUTPORT"
"1","(2550,2050)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(2550,1500)","0","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"OUTPORT"
"1","(2550,1625)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"24;
%"CAEN_BUFFER"
"1","(1200,4000)","0","tubii_tk2_lib","I18";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"36;
"OUT_CLIP"
VHDL_MODE"OUT"22;
"CNTRL"
VHDL_MODE"IN"13;
"IN_ANAL"
VHDL_MODE"IN"39;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,3575)","0","tubii_tk2_lib","I19";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"29;
"OUT_CLIP"
VHDL_MODE"OUT"28;
"CNTRL"
VHDL_MODE"IN"14;
"IN_ANAL"
VHDL_MODE"IN"37;
"VREF5M"
VHDL_MODE"IN"0;
%"OUTPORT"
"1","(2550,4400)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"CAEN_BUFFER"
"1","(1200,3150)","0","tubii_tk2_lib","I20";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"26;
"OUT_CLIP"
VHDL_MODE"OUT"27;
"CNTRL"
VHDL_MODE"IN"15;
"IN_ANAL"
VHDL_MODE"IN"8;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,2750)","0","tubii_tk2_lib","I21";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"31;
"OUT_CLIP"
VHDL_MODE"OUT"25;
"CNTRL"
VHDL_MODE"IN"17;
"IN_ANAL"
VHDL_MODE"IN"9;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,2325)","0","tubii_tk2_lib","I22";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"32;
"OUT_CLIP"
VHDL_MODE"OUT"30;
"CNTRL"
VHDL_MODE"IN"18;
"IN_ANAL"
VHDL_MODE"IN"10;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,1925)","0","tubii_tk2_lib","I23";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"34;
"OUT_CLIP"
VHDL_MODE"OUT"33;
"CNTRL"
VHDL_MODE"IN"19;
"IN_ANAL"
VHDL_MODE"IN"11;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1200,1500)","0","tubii_tk2_lib","I24";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"35;
"OUT_CLIP"
VHDL_MODE"OUT"24;
"CNTRL"
VHDL_MODE"IN"20;
"IN_ANAL"
VHDL_MODE"IN"16;
"VREF5M"
VHDL_MODE"IN"0;
%"INPORT"
"1","(-2100,4475)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"42;
%"INPORT"
"1","(-2100,4550)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"43;
%"INPORT"
"1","(-2100,4400)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"INPORT"
"1","(-2100,4325)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-2100,4250)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"OUTPORT"
"1","(2550,4000)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"36;
%"INPORT"
"1","(-2100,4175)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"INPORT"
"1","(-2100,4100)","0","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-2100,4025)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"PRMA1C05B"
"1","(-750,3850)","2","misc","I33";
;
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc"
$LOCATION"U102"
CDS_LOCATION"U102"
$SEC"1"
CDS_SEC"1";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"44;
"CTRL_IN"
$PN"2"40;
"OUT2"
$PN"14"42;
"OUT1"
$PN"1"43;
"IN"
$PN"7"38;
%"PRMA1C05B"
"1","(-700,3175)","2","misc","I34";
;
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc"
$LOCATION"U105"
CDS_LOCATION"U105"
$SEC"1"
CDS_SEC"1";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"46;
"CTRL_IN"
$PN"2"1;
"OUT2"
$PN"14"7;
"OUT1"
$PN"1"41;
"IN"
$PN"7"39;
%"RSMD0805"
"1","(-1575,3550)","0","resistors","I35";
;
ROOM"CAEN_ANALOG"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"R183"
CDS_LOCATION"R183"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"48;
"B<0>"
$PN"2"40;
%"RSMD0805"
"1","(-1575,3450)","0","resistors","I36";
;
ROOM"CAEN_ANALOG"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
$LOCATION"R185"
CDS_LOCATION"R185"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"51;
"B<0>"
$PN"2"2;
%"RSMD0805"
"1","(-1575,3500)","0","resistors","I37";
;
ROOM"CAEN_ANALOG"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"R184"
CDS_LOCATION"R184"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"49;
"B<0>"
$PN"2"1;
%"RSMD0805"
"1","(-1575,3400)","0","resistors","I38";
;
ROOM"CAEN_ANALOG"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
$LOCATION"R186"
CDS_LOCATION"R186"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"50;
"B<0>"
$PN"2"47;
%"PRMA1C05B"
"1","(-725,2425)","2","misc","I39";
;
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc"
$LOCATION"U104"
CDS_LOCATION"U104"
$SEC"1"
CDS_SEC"1";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"45;
"CTRL_IN"
$PN"2"2;
"OUT2"
$PN"14"5;
"OUT1"
$PN"1"6;
"IN"
$PN"7"37;
%"OUTPORT"
"1","(2550,4125)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"PRMA1C05B"
"1","(-750,1725)","2","misc","I40";
;
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc"
$LOCATION"U103"
CDS_LOCATION"U103"
$SEC"1"
CDS_SEC"1";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"52;
"CTRL_IN"
$PN"2"47;
"OUT2"
$PN"14"3;
"OUT1"
$PN"1"4;
"IN"
$PN"7"8;
%"74F07"
"1","(-1925,3450)","0","ttl","I41";
;
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150"
CDS_LIB"ttl"
$LOCATION"U101"
CDS_LOCATION"U101"
$SEC"1"
CDS_SEC"1";
"Y0"
$PN"2"48;
"Y1"
$PN"4"49;
"Y2"
$PN"6"51;
"Y3"
$PN"8"50;
"Y4"
$PN"10"0;
"Y5"
$PN"12"0;
"A0"
$PN"1"57;
"A1"
$PN"3"56;
"A2"
$PN"5"55;
"A3"
$PN"9"54;
"A4"
$PN"11"0;
"A5"
$PN"13"0;
%"CSMD0805"
"1","(-2650,3750)","0","capacitors","I42";
;
ROOM"CAEN_ANALOG"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL"5%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
$LOCATION"C139"
CDS_LOCATION"C139"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"53;
"A<0>"
$PN"1"58;
%"HCT374"
"1","(-2550,3275)","0","ttl","I43";
;
ROOM"CAEN_ANALOG"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
$LOCATION"U99"
CDS_LOCATION"U99"
$SEC"1"
CDS_SEC"1";
"CLK"
$PN"11"59;
"OE* \B"
$PN"1"66;
"Q7"
$PN"12"0;
"Q6"
$PN"13"0;
"Q5"
$PN"14"0;
"Q4"
$PN"15"0;
"Q3"
$PN"16"54;
"Q2"
$PN"17"55;
"Q1"
$PN"18"56;
"Q0"
$PN"19"57;
"D7"
$PN"9"0;
"D6"
$PN"8"0;
"D5"
$PN"7"0;
"D4"
$PN"6"0;
"D3"
$PN"5"62;
"D2"
$PN"4"60;
"D1"
$PN"3"63;
"D0"
$PN"2"61;
"GND"
$PN"10"53;
"VCC"
$PN"20"58;
%"CSMD0805"
"1","(-2525,2775)","0","capacitors","I44";
;
ROOM"CAEN_ANALOG"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
$LOCATION"C140"
CDS_LOCATION"C140"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"64;
"A<0>"
$PN"1"65;
%"HCT374"
"1","(-2450,2275)","0","ttl","I45";
;
ROOM"CAEN_ANALOG"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
$LOCATION"U100"
CDS_LOCATION"U100"
$SEC"1"
CDS_SEC"1";
"CLK"
$PN"11"59;
"OE* \B"
$PN"1"84;
"Q7"
$PN"12"20;
"Q6"
$PN"13"19;
"Q5"
$PN"14"18;
"Q4"
$PN"15"17;
"Q3"
$PN"16"15;
"Q2"
$PN"17"14;
"Q1"
$PN"18"13;
"Q0"
$PN"19"12;
"D7"
$PN"9"75;
"D6"
$PN"8"74;
"D5"
$PN"7"70;
"D4"
$PN"6"71;
"D3"
$PN"5"72;
"D2"
$PN"4"73;
"D1"
$PN"3"69;
"D0"
$PN"2"68;
"GND"
$PN"10"64;
"VCC"
$PN"20"65;
%"CSMD0805"
"1","(-3300,3725)","0","capacitors","I46";
;
ROOM"CAEN_ANALOG"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
$LOCATION"C137"
CDS_LOCATION"C137"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"77;
"A<0>"
$PN"1"78;
%"74F164"
"2","(-3200,3250)","0","misc","I47";
;
ROOM"CAEN_ANALOG"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc"
$LOCATION"U98"
CDS_LOCATION"U98"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"77;
"GND"
$PN"7"78;
"Q7"
$PN"13"67;
"Q6"
$PN"12"0;
"Q5"
$PN"11"0;
"Q4"
$PN"10"0;
"Q3"
$PN"6"62;
"Q2"
$PN"5"60;
"Q1"
$PN"4"63;
"Q0"
$PN"3"61;
"CP"
$PN"8"80;
"DSB"
$PN"2"79;
"MR* \B"
$PN"9"76;
"DSA"
$PN"1"81;
%"CSMD0805"
"1","(-3225,2750)","0","capacitors","I48";
;
ROOM"CAEN_ANALOG"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
$LOCATION"C138"
CDS_LOCATION"C138"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"82;
"A<0>"
$PN"1"83;
%"74F164"
"2","(-3225,2300)","0","misc","I49";
;
ROOM"CAEN_ANALOG"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc"
$LOCATION"U97"
CDS_LOCATION"U97"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"82;
"GND"
$PN"7"83;
"Q7"
$PN"13"75;
"Q6"
$PN"12"74;
"Q5"
$PN"11"70;
"Q4"
$PN"10"71;
"Q3"
$PN"6"72;
"Q2"
$PN"5"73;
"Q1"
$PN"4"69;
"Q0"
$PN"3"68;
"CP"
$PN"8"80;
"DSB"
$PN"2"79;
"MR* \B"
$PN"9"85;
"DSA"
$PN"1"67;
%"CAEN_BUFFER"
"1","(1200,4400)","0","tubii_tk2_lib","I5";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"21;
"OUT_CLIP"
VHDL_MODE"OUT"23;
"CNTRL"
VHDL_MODE"IN"12;
"IN_ANAL"
VHDL_MODE"IN"38;
"VREF5M"
VHDL_MODE"IN"0;
%"INPORT"
"1","(-1925,950)","0","standard","I50";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-1925,825)","0","standard","I51";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"INPORT"
"1","(-1925,675)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"INPORT"
"1","(-1925,525)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"INPORT"
"1","(-3950,3250)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"79;
%"INPORT"
"1","(-3950,3325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"81;
%"INPORT"
"1","(-3950,3175)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"80;
%"INPORT"
"1","(-3925,2800)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"59;
%"OUTPORT"
"1","(2550,3700)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"28;
%"OUTPORT"
"1","(2550,3575)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"29;
%"OUTPORT"
"1","(2550,3275)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"OUTPORT"
"1","(2550,3150)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"26;
END.
