#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa51870b420 .scope module, "CPU15_TEST" "CPU15_TEST" 2 4;
 .timescale -9 -9;
P_0x7fa518713ae0 .param/l "count_lim" 0 2 10, +C4<00000000000000000000001111101000>;
v0x7fa51872f090_0 .var "clk", 0 0;
v0x7fa51872f160_0 .var/i "i", 31 0;
o0x7fa518533208 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa51872f1f0_0 .net "io64_in", 15 0, o0x7fa518533208;  0 drivers
v0x7fa51872f2c0_0 .net "io64_out", 15 0, v0x7fa51872c9d0_0;  1 drivers
v0x7fa51872f390_0 .var "reset_n", 0 0;
S_0x7fa5187151c0 .scope module, "cpu15_inst" "cpu15" 2 13, 3 11 0, S_0x7fa51870b420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 16 "IO64_IN"
    .port_info 3 /OUTPUT 16 "IO64_OUT"
v0x7fa51872d390_0 .net "CLK", 0 0, v0x7fa51872f090_0;  1 drivers
v0x7fa51872d450_0 .net "IO64_IN", 15 0, o0x7fa518533208;  alias, 0 drivers
v0x7fa51872d4e0_0 .net "IO64_OUT", 15 0, v0x7fa51872c9d0_0;  alias, 1 drivers
v0x7fa51872d570_0 .net "RESET_N", 0 0, v0x7fa51872f390_0;  1 drivers
v0x7fa51872d640_0 .net "clk_dc", 0 0, v0x7fa518725490_0;  1 drivers
v0x7fa51872d710_0 .net "clk_ex", 0 0, v0x7fa518725530_0;  1 drivers
v0x7fa51872d7e0_0 .net "clk_ft", 0 0, v0x7fa5187255e0_0;  1 drivers
v0x7fa51872d8b0_0 .net "clk_wb", 0 0, v0x7fa518725680_0;  1 drivers
v0x7fa51872d940_0 .net "n_reg_a", 2 0, v0x7fa5187273a0_0;  1 drivers
v0x7fa51872da50_0 .net "n_reg_b", 2 0, v0x7fa518728990_0;  1 drivers
v0x7fa51872dae0_0 .net "op_code", 3 0, v0x7fa518726380_0;  1 drivers
v0x7fa51872dbb0_0 .net "op_data", 7 0, v0x7fa518726420_0;  1 drivers
v0x7fa51872dc80_0 .net "p_count", 7 0, L_0x7fa51872f680;  1 drivers
v0x7fa51872dd50_0 .net "prom_out", 14 0, v0x7fa518725ea0_0;  1 drivers
v0x7fa51872de20_0 .net "ram_0", 15 0, v0x7fa51872ca70_0;  1 drivers
v0x7fa51872def0_0 .net "ram_1", 15 0, v0x7fa51872cb40_0;  1 drivers
v0x7fa51872dfc0_0 .net "ram_2", 15 0, v0x7fa51872cbf0_0;  1 drivers
v0x7fa51872e190_0 .net "ram_3", 15 0, v0x7fa51872ccc0_0;  1 drivers
v0x7fa51872e220_0 .net "ram_4", 15 0, v0x7fa51872cd70_0;  1 drivers
v0x7fa51872e2b0_0 .net "ram_5", 15 0, v0x7fa51872ce20_0;  1 drivers
v0x7fa51872e340_0 .net "ram_6", 15 0, v0x7fa51872ced0_0;  1 drivers
v0x7fa51872e410_0 .net "ram_7", 15 0, v0x7fa51872d000_0;  1 drivers
v0x7fa51872e4e0_0 .net "ram_addr", 7 0, v0x7fa51872a710_0;  1 drivers
v0x7fa51872e5b0_0 .net "ram_in", 15 0, v0x7fa51872af80_0;  1 drivers
v0x7fa51872e680_0 .net "ram_out", 15 0, v0x7fa51872a7c0_0;  1 drivers
v0x7fa51872e710_0 .net "ram_wen", 0 0, v0x7fa51872b0e0_0;  1 drivers
v0x7fa51872e7e0_0 .net "reg_0", 15 0, v0x7fa51872bc70_0;  1 drivers
v0x7fa51872e870_0 .net "reg_1", 15 0, v0x7fa51872bd40_0;  1 drivers
v0x7fa51872e900_0 .net "reg_2", 15 0, v0x7fa51872be10_0;  1 drivers
v0x7fa51872e990_0 .net "reg_3", 15 0, v0x7fa51872bf20_0;  1 drivers
v0x7fa51872ea20_0 .net "reg_4", 15 0, v0x7fa51872bfb0_0;  1 drivers
v0x7fa51872eab0_0 .net "reg_5", 15 0, v0x7fa51872c080_0;  1 drivers
v0x7fa51872eb40_0 .net "reg_6", 15 0, v0x7fa51872c150_0;  1 drivers
v0x7fa51872e050_0 .net "reg_7", 15 0, v0x7fa51872c260_0;  1 drivers
v0x7fa51872edd0_0 .net "reg_a", 15 0, v0x7fa518727a70_0;  1 drivers
v0x7fa51872ee60_0 .net "reg_b", 15 0, v0x7fa518729010_0;  1 drivers
v0x7fa51872eef0_0 .net "reg_in", 15 0, v0x7fa51872b360_0;  1 drivers
v0x7fa51872efc0_0 .net "reg_wen", 0 0, v0x7fa51872b3f0_0;  1 drivers
L_0x7fa51872f420 .part v0x7fa518725ea0_0, 8, 3;
L_0x7fa51872f4c0 .part v0x7fa518725ea0_0, 5, 3;
L_0x7fa51872f5e0 .part v0x7fa518725ea0_0, 0, 8;
S_0x7fa518715320 .scope module, "CMP1_CLK_GEN" "clk_gen" 3 65, 4 7 0, S_0x7fa5187151c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "CLK_FT"
    .port_info 2 /OUTPUT 1 "CLK_DC"
    .port_info 3 /OUTPUT 1 "CLK_EX"
    .port_info 4 /OUTPUT 1 "CLK_WB"
v0x7fa5187253e0_0 .net "CLK", 0 0, v0x7fa51872f090_0;  alias, 1 drivers
v0x7fa518725490_0 .var "CLK_DC", 0 0;
v0x7fa518725530_0 .var "CLK_EX", 0 0;
v0x7fa5187255e0_0 .var "CLK_FT", 0 0;
v0x7fa518725680_0 .var "CLK_WB", 0 0;
v0x7fa518725760_0 .var "cnt", 1 0;
E_0x7fa51870ab40 .event posedge, v0x7fa5187253e0_0;
S_0x7fa518715480 .scope function, "sub_clk" "sub_clk" 4 18, 4 18 0, S_0x7fa518715320;
 .timescale 0 0;
v0x7fa518707a90_0 .var "cnt", 1 0;
v0x7fa518725280_0 .var "sel", 1 0;
v0x7fa518725330_0 .var "sub_clk", 0 0;
TD_CPU15_TEST.cpu15_inst.CMP1_CLK_GEN.sub_clk ;
    %load/vec4 v0x7fa518707a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fa518725330_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.8, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.9, 9;
T_0.8 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_0.10, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.11, 10;
T_0.10 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_0.12, 11;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.13, 11;
T_0.12 ; End of true expr.
    %pushi/vec4 1, 1, 1;
    %jmp/0 T_0.13, 11;
 ; End of false expr.
    %blend;
T_0.13;
    %jmp/0 T_0.11, 10;
 ; End of false expr.
    %blend;
T_0.11;
    %jmp/0 T_0.9, 9;
 ; End of false expr.
    %blend;
T_0.9;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x7fa518725330_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.16, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.17, 9;
T_0.16 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_0.18, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.19, 10;
T_0.18 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_0.20, 11;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.21, 11;
T_0.20 ; End of true expr.
    %pushi/vec4 1, 1, 1;
    %jmp/0 T_0.21, 11;
 ; End of false expr.
    %blend;
T_0.21;
    %jmp/0 T_0.19, 10;
 ; End of false expr.
    %blend;
T_0.19;
    %jmp/0 T_0.17, 9;
 ; End of false expr.
    %blend;
T_0.17;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %store/vec4 v0x7fa518725330_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.22, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.24, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.25, 9;
T_0.24 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_0.26, 10;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.27, 10;
T_0.26 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_0.28, 11;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.29, 11;
T_0.28 ; End of true expr.
    %pushi/vec4 1, 1, 1;
    %jmp/0 T_0.29, 11;
 ; End of false expr.
    %blend;
T_0.29;
    %jmp/0 T_0.27, 10;
 ; End of false expr.
    %blend;
T_0.27;
    %jmp/0 T_0.25, 9;
 ; End of false expr.
    %blend;
T_0.25;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %store/vec4 v0x7fa518725330_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.30, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.32, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.33, 9;
T_0.32 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_0.34, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.35, 10;
T_0.34 ; End of true expr.
    %load/vec4 v0x7fa518725280_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_0.36, 11;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.37, 11;
T_0.36 ; End of true expr.
    %pushi/vec4 1, 1, 1;
    %jmp/0 T_0.37, 11;
 ; End of false expr.
    %blend;
T_0.37;
    %jmp/0 T_0.35, 10;
 ; End of false expr.
    %blend;
T_0.35;
    %jmp/0 T_0.33, 9;
 ; End of false expr.
    %blend;
T_0.33;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %store/vec4 v0x7fa518725330_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %end;
S_0x7fa518725890 .scope module, "CMP2_FETCH" "fetch" 3 73, 5 1 0, S_0x7fa5187151c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_FT"
    .port_info 1 /INPUT 8 "P_COUNT"
    .port_info 2 /OUTPUT 15 "PROM_OUT"
v0x7fa518725de0_0 .net "CLK_FT", 0 0, v0x7fa5187255e0_0;  alias, 1 drivers
v0x7fa518725ea0_0 .var "PROM_OUT", 14 0;
v0x7fa518725f40_0 .net "P_COUNT", 7 0, L_0x7fa51872f680;  alias, 1 drivers
E_0x7fa518725a90 .event posedge, v0x7fa5187255e0_0;
S_0x7fa518725ac0 .scope function, "rom" "rom" 5 8, 5 8 0, S_0x7fa518725890;
 .timescale 0 0;
v0x7fa518725c70_0 .var "addr", 7 0;
v0x7fa518725d30_0 .var "rom", 14 0;
TD_CPU15_TEST.cpu15_inst.CMP2_FETCH.rom ;
    %load/vec4 v0x7fa518725c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %jmp T_1.54;
T_1.38 ;
    %pushi/vec4 18432, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.39 ;
    %pushi/vec4 16384, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.40 ;
    %pushi/vec4 18688, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.41 ;
    %pushi/vec4 16640, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.42 ;
    %pushi/vec4 18944, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.43 ;
    %pushi/vec4 16896, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.44 ;
    %pushi/vec4 19200, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.45 ;
    %pushi/vec4 17152, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.46 ;
    %pushi/vec4 2592, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.47 ;
    %pushi/vec4 2112, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.48 ;
    %pushi/vec4 28736, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.49 ;
    %pushi/vec4 21088, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.50 ;
    %pushi/vec4 22542, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.51 ;
    %pushi/vec4 24584, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.52 ;
    %pushi/vec4 30720, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.53 ;
    %pushi/vec4 18432, 0, 15;
    %store/vec4 v0x7fa518725d30_0, 0, 15;
    %jmp T_1.54;
T_1.54 ;
    %pop/vec4 1;
    %end;
S_0x7fa518726050 .scope module, "CMP3_DECODE" "decode" 3 79, 6 1 0, S_0x7fa5187151c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 15 "PROM_OUT"
    .port_info 2 /OUTPUT 4 "OP_CODE"
    .port_info 3 /OUTPUT 8 "OP_DATA"
v0x7fa5187262c0_0 .net "CLK_DC", 0 0, v0x7fa518725490_0;  alias, 1 drivers
v0x7fa518726380_0 .var "OP_CODE", 3 0;
v0x7fa518726420_0 .var "OP_DATA", 7 0;
v0x7fa5187264e0_0 .net "PROM_OUT", 14 0, v0x7fa518725ea0_0;  alias, 1 drivers
E_0x7fa518726280 .event posedge, v0x7fa518725490_0;
S_0x7fa5187265f0 .scope module, "CMP4_REG_DC" "reg_dc" 3 86, 7 1 0, S_0x7fa5187151c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 3 "N_REG_IN"
    .port_info 2 /INPUT 16 "REG_0"
    .port_info 3 /INPUT 16 "REG_1"
    .port_info 4 /INPUT 16 "REG_2"
    .port_info 5 /INPUT 16 "REG_3"
    .port_info 6 /INPUT 16 "REG_4"
    .port_info 7 /INPUT 16 "REG_5"
    .port_info 8 /INPUT 16 "REG_6"
    .port_info 9 /INPUT 16 "REG_7"
    .port_info 10 /OUTPUT 3 "N_REG_OUT"
    .port_info 11 /OUTPUT 16 "REG_OUT"
v0x7fa518727260_0 .net "CLK_DC", 0 0, v0x7fa518725490_0;  alias, 1 drivers
v0x7fa518727300_0 .net "N_REG_IN", 2 0, L_0x7fa51872f420;  1 drivers
v0x7fa5187273a0_0 .var "N_REG_OUT", 2 0;
v0x7fa518727450_0 .net "REG_0", 15 0, v0x7fa51872bc70_0;  alias, 1 drivers
v0x7fa518727500_0 .net "REG_1", 15 0, v0x7fa51872bd40_0;  alias, 1 drivers
v0x7fa5187275f0_0 .net "REG_2", 15 0, v0x7fa51872be10_0;  alias, 1 drivers
v0x7fa5187276a0_0 .net "REG_3", 15 0, v0x7fa51872bf20_0;  alias, 1 drivers
v0x7fa518727750_0 .net "REG_4", 15 0, v0x7fa51872bfb0_0;  alias, 1 drivers
v0x7fa518727800_0 .net "REG_5", 15 0, v0x7fa51872c080_0;  alias, 1 drivers
v0x7fa518727910_0 .net "REG_6", 15 0, v0x7fa51872c150_0;  alias, 1 drivers
v0x7fa5187279c0_0 .net "REG_7", 15 0, v0x7fa51872c260_0;  alias, 1 drivers
v0x7fa518727a70_0 .var "REG_OUT", 15 0;
S_0x7fa518726920 .scope function, "reg_out" "reg_out" 7 23, 7 23 0, S_0x7fa5187265f0;
 .timescale 0 0;
v0x7fa518726ae0_0 .var "n_reg_in", 2 0;
v0x7fa518726ba0_0 .var "reg_0", 15 0;
v0x7fa518726c40_0 .var "reg_1", 15 0;
v0x7fa518726cf0_0 .var "reg_2", 15 0;
v0x7fa518726da0_0 .var "reg_3", 15 0;
v0x7fa518726e90_0 .var "reg_4", 15 0;
v0x7fa518726f40_0 .var "reg_5", 15 0;
v0x7fa518726ff0_0 .var "reg_6", 15 0;
v0x7fa5187270a0_0 .var "reg_7", 15 0;
v0x7fa5187271b0_0 .var "reg_out", 15 0;
TD_CPU15_TEST.cpu15_inst.CMP4_REG_DC.reg_out ;
    %load/vec4 v0x7fa518726ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.56, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.57, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.58, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.59, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.60, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.61, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.62, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fa5187271b0_0, 0, 16;
    %jmp T_2.64;
T_2.55 ;
    %load/vec4 v0x7fa518726ba0_0;
    %store/vec4 v0x7fa5187271b0_0, 0, 16;
    %jmp T_2.64;
T_2.56 ;
    %load/vec4 v0x7fa518726c40_0;
    %store/vec4 v0x7fa5187271b0_0, 0, 16;
    %jmp T_2.64;
T_2.57 ;
    %load/vec4 v0x7fa518726cf0_0;
    %store/vec4 v0x7fa5187271b0_0, 0, 16;
    %jmp T_2.64;
T_2.58 ;
    %load/vec4 v0x7fa518726da0_0;
    %store/vec4 v0x7fa5187271b0_0, 0, 16;
    %jmp T_2.64;
T_2.59 ;
    %load/vec4 v0x7fa518726e90_0;
    %store/vec4 v0x7fa5187271b0_0, 0, 16;
    %jmp T_2.64;
T_2.60 ;
    %load/vec4 v0x7fa518726f40_0;
    %store/vec4 v0x7fa5187271b0_0, 0, 16;
    %jmp T_2.64;
T_2.61 ;
    %load/vec4 v0x7fa518726ff0_0;
    %store/vec4 v0x7fa5187271b0_0, 0, 16;
    %jmp T_2.64;
T_2.62 ;
    %load/vec4 v0x7fa5187270a0_0;
    %store/vec4 v0x7fa5187271b0_0, 0, 16;
    %jmp T_2.64;
T_2.64 ;
    %pop/vec4 1;
    %end;
S_0x7fa518727c40 .scope module, "CMP5_REG_DC" "reg_dc" 3 101, 7 1 0, S_0x7fa5187151c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 3 "N_REG_IN"
    .port_info 2 /INPUT 16 "REG_0"
    .port_info 3 /INPUT 16 "REG_1"
    .port_info 4 /INPUT 16 "REG_2"
    .port_info 5 /INPUT 16 "REG_3"
    .port_info 6 /INPUT 16 "REG_4"
    .port_info 7 /INPUT 16 "REG_5"
    .port_info 8 /INPUT 16 "REG_6"
    .port_info 9 /INPUT 16 "REG_7"
    .port_info 10 /OUTPUT 3 "N_REG_OUT"
    .port_info 11 /OUTPUT 16 "REG_OUT"
v0x7fa518728850_0 .net "CLK_DC", 0 0, v0x7fa518725490_0;  alias, 1 drivers
v0x7fa5187288f0_0 .net "N_REG_IN", 2 0, L_0x7fa51872f4c0;  1 drivers
v0x7fa518728990_0 .var "N_REG_OUT", 2 0;
v0x7fa518728a20_0 .net "REG_0", 15 0, v0x7fa51872bc70_0;  alias, 1 drivers
v0x7fa518728ae0_0 .net "REG_1", 15 0, v0x7fa51872bd40_0;  alias, 1 drivers
v0x7fa518728bb0_0 .net "REG_2", 15 0, v0x7fa51872be10_0;  alias, 1 drivers
v0x7fa518728c60_0 .net "REG_3", 15 0, v0x7fa51872bf20_0;  alias, 1 drivers
v0x7fa518728d10_0 .net "REG_4", 15 0, v0x7fa51872bfb0_0;  alias, 1 drivers
v0x7fa518728dc0_0 .net "REG_5", 15 0, v0x7fa51872c080_0;  alias, 1 drivers
v0x7fa518728ef0_0 .net "REG_6", 15 0, v0x7fa51872c150_0;  alias, 1 drivers
v0x7fa518728f80_0 .net "REG_7", 15 0, v0x7fa51872c260_0;  alias, 1 drivers
v0x7fa518729010_0 .var "REG_OUT", 15 0;
S_0x7fa518727f10 .scope function, "reg_out" "reg_out" 7 23, 7 23 0, S_0x7fa518727c40;
 .timescale 0 0;
v0x7fa5187280d0_0 .var "n_reg_in", 2 0;
v0x7fa518728190_0 .var "reg_0", 15 0;
v0x7fa518728230_0 .var "reg_1", 15 0;
v0x7fa5187282e0_0 .var "reg_2", 15 0;
v0x7fa518728390_0 .var "reg_3", 15 0;
v0x7fa518728480_0 .var "reg_4", 15 0;
v0x7fa518728530_0 .var "reg_5", 15 0;
v0x7fa5187285e0_0 .var "reg_6", 15 0;
v0x7fa518728690_0 .var "reg_7", 15 0;
v0x7fa5187287a0_0 .var "reg_out", 15 0;
TD_CPU15_TEST.cpu15_inst.CMP5_REG_DC.reg_out ;
    %load/vec4 v0x7fa5187280d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.72, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fa5187287a0_0, 0, 16;
    %jmp T_3.74;
T_3.65 ;
    %load/vec4 v0x7fa518728190_0;
    %store/vec4 v0x7fa5187287a0_0, 0, 16;
    %jmp T_3.74;
T_3.66 ;
    %load/vec4 v0x7fa518728230_0;
    %store/vec4 v0x7fa5187287a0_0, 0, 16;
    %jmp T_3.74;
T_3.67 ;
    %load/vec4 v0x7fa5187282e0_0;
    %store/vec4 v0x7fa5187287a0_0, 0, 16;
    %jmp T_3.74;
T_3.68 ;
    %load/vec4 v0x7fa518728390_0;
    %store/vec4 v0x7fa5187287a0_0, 0, 16;
    %jmp T_3.74;
T_3.69 ;
    %load/vec4 v0x7fa518728480_0;
    %store/vec4 v0x7fa5187287a0_0, 0, 16;
    %jmp T_3.74;
T_3.70 ;
    %load/vec4 v0x7fa518728530_0;
    %store/vec4 v0x7fa5187287a0_0, 0, 16;
    %jmp T_3.74;
T_3.71 ;
    %load/vec4 v0x7fa5187285e0_0;
    %store/vec4 v0x7fa5187287a0_0, 0, 16;
    %jmp T_3.74;
T_3.72 ;
    %load/vec4 v0x7fa518728690_0;
    %store/vec4 v0x7fa5187287a0_0, 0, 16;
    %jmp T_3.74;
T_3.74 ;
    %pop/vec4 1;
    %end;
S_0x7fa5187291d0 .scope module, "CMP6_RAM_DC" "ram_dc" 3 116, 8 1 0, S_0x7fa5187151c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 8 "RAM_AD_IN"
    .port_info 2 /INPUT 16 "RAM_0"
    .port_info 3 /INPUT 16 "RAM_1"
    .port_info 4 /INPUT 16 "RAM_2"
    .port_info 5 /INPUT 16 "RAM_3"
    .port_info 6 /INPUT 16 "RAM_4"
    .port_info 7 /INPUT 16 "RAM_5"
    .port_info 8 /INPUT 16 "RAM_6"
    .port_info 9 /INPUT 16 "RAM_7"
    .port_info 10 /INPUT 16 "IO64_IN"
    .port_info 11 /OUTPUT 8 "RAM_AD_OUT"
    .port_info 12 /OUTPUT 16 "RAM_OUT"
v0x7fa518729ee0_0 .net "CLK_DC", 0 0, v0x7fa518725490_0;  alias, 1 drivers
v0x7fa51872a000_0 .net "IO64_IN", 15 0, o0x7fa518533208;  alias, 0 drivers
v0x7fa51872a090_0 .net "RAM_0", 15 0, v0x7fa51872ca70_0;  alias, 1 drivers
v0x7fa51872a120_0 .net "RAM_1", 15 0, v0x7fa51872cb40_0;  alias, 1 drivers
v0x7fa51872a1b0_0 .net "RAM_2", 15 0, v0x7fa51872cbf0_0;  alias, 1 drivers
v0x7fa51872a290_0 .net "RAM_3", 15 0, v0x7fa51872ccc0_0;  alias, 1 drivers
v0x7fa51872a340_0 .net "RAM_4", 15 0, v0x7fa51872cd70_0;  alias, 1 drivers
v0x7fa51872a3f0_0 .net "RAM_5", 15 0, v0x7fa51872ce20_0;  alias, 1 drivers
v0x7fa51872a4a0_0 .net "RAM_6", 15 0, v0x7fa51872ced0_0;  alias, 1 drivers
v0x7fa51872a5b0_0 .net "RAM_7", 15 0, v0x7fa51872d000_0;  alias, 1 drivers
v0x7fa51872a660_0 .net "RAM_AD_IN", 7 0, L_0x7fa51872f5e0;  1 drivers
v0x7fa51872a710_0 .var "RAM_AD_OUT", 7 0;
v0x7fa51872a7c0_0 .var "RAM_OUT", 15 0;
S_0x7fa518729530 .scope function, "ram_out" "ram_out" 8 24, 8 24 0, S_0x7fa5187291d0;
 .timescale 0 0;
v0x7fa5187296f0_0 .var "io65_in", 15 0;
v0x7fa5187297b0_0 .var "ram_0", 15 0;
v0x7fa518729850_0 .var "ram_1", 15 0;
v0x7fa5187298e0_0 .var "ram_2", 15 0;
v0x7fa518729970_0 .var "ram_3", 15 0;
v0x7fa518729a60_0 .var "ram_4", 15 0;
v0x7fa518729b10_0 .var "ram_5", 15 0;
v0x7fa518729bc0_0 .var "ram_6", 15 0;
v0x7fa518729c70_0 .var "ram_7", 15 0;
v0x7fa518729d80_0 .var "ram_ad_in", 7 0;
v0x7fa518729e30_0 .var "ram_out", 15 0;
TD_CPU15_TEST.cpu15_inst.CMP6_RAM_DC.ram_out ;
    %load/vec4 v0x7fa518729d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.79, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.80, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.81, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_4.82, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_4.83, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fa518729e30_0, 0, 16;
    %jmp T_4.85;
T_4.75 ;
    %load/vec4 v0x7fa5187297b0_0;
    %store/vec4 v0x7fa518729e30_0, 0, 16;
    %jmp T_4.85;
T_4.76 ;
    %load/vec4 v0x7fa518729850_0;
    %store/vec4 v0x7fa518729e30_0, 0, 16;
    %jmp T_4.85;
T_4.77 ;
    %load/vec4 v0x7fa5187298e0_0;
    %store/vec4 v0x7fa518729e30_0, 0, 16;
    %jmp T_4.85;
T_4.78 ;
    %load/vec4 v0x7fa518729970_0;
    %store/vec4 v0x7fa518729e30_0, 0, 16;
    %jmp T_4.85;
T_4.79 ;
    %load/vec4 v0x7fa518729a60_0;
    %store/vec4 v0x7fa518729e30_0, 0, 16;
    %jmp T_4.85;
T_4.80 ;
    %load/vec4 v0x7fa518729b10_0;
    %store/vec4 v0x7fa518729e30_0, 0, 16;
    %jmp T_4.85;
T_4.81 ;
    %load/vec4 v0x7fa518729bc0_0;
    %store/vec4 v0x7fa518729e30_0, 0, 16;
    %jmp T_4.85;
T_4.82 ;
    %load/vec4 v0x7fa518729c70_0;
    %store/vec4 v0x7fa518729e30_0, 0, 16;
    %jmp T_4.85;
T_4.83 ;
    %load/vec4 v0x7fa5187296f0_0;
    %store/vec4 v0x7fa518729e30_0, 0, 16;
    %jmp T_4.85;
T_4.85 ;
    %pop/vec4 1;
    %end;
S_0x7fa51872a9b0 .scope module, "CMP7_EXEC" "exec" 3 132, 9 19 0, S_0x7fa5187151c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EX"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 4 "OP_CODE"
    .port_info 3 /INPUT 16 "REG_A"
    .port_info 4 /INPUT 16 "REG_B"
    .port_info 5 /INPUT 8 "OP_DATA"
    .port_info 6 /INPUT 16 "RAM_OUT"
    .port_info 7 /OUTPUT 8 "P_COUNT"
    .port_info 8 /OUTPUT 16 "REG_IN"
    .port_info 9 /OUTPUT 16 "RAM_IN"
    .port_info 10 /OUTPUT 1 "REG_WEN"
    .port_info 11 /OUTPUT 1 "RAM_WEN"
L_0x7fa51872f680 .functor BUFZ 8, v0x7fa51872b5a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa51872acf0_0 .net "CLK_EX", 0 0, v0x7fa518725530_0;  alias, 1 drivers
v0x7fa51872adb0_0 .net "OP_CODE", 3 0, v0x7fa518726380_0;  alias, 1 drivers
v0x7fa51872ae40_0 .net "OP_DATA", 7 0, v0x7fa518726420_0;  alias, 1 drivers
v0x7fa51872aed0_0 .net "P_COUNT", 7 0, L_0x7fa51872f680;  alias, 1 drivers
v0x7fa51872af80_0 .var "RAM_IN", 15 0;
v0x7fa51872b050_0 .net "RAM_OUT", 15 0, v0x7fa51872a7c0_0;  alias, 1 drivers
v0x7fa51872b0e0_0 .var "RAM_WEN", 0 0;
v0x7fa51872b170_0 .net "REG_A", 15 0, v0x7fa518727a70_0;  alias, 1 drivers
v0x7fa51872b230_0 .net "REG_B", 15 0, v0x7fa518729010_0;  alias, 1 drivers
v0x7fa51872b360_0 .var "REG_IN", 15 0;
v0x7fa51872b3f0_0 .var "REG_WEN", 0 0;
v0x7fa51872b480_0 .net "RESET_N", 0 0, v0x7fa51872f390_0;  alias, 1 drivers
v0x7fa51872b510_0 .var "cmp_flag", 0 0;
v0x7fa51872b5a0_0 .var "pc", 7 0;
E_0x7fa51872a240 .event posedge, v0x7fa518725530_0;
S_0x7fa51872b770 .scope module, "CMP8_REG_WB" "reg_wb" 3 147, 10 1 0, S_0x7fa5187151c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_WB"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 3 "N_REG"
    .port_info 3 /INPUT 16 "REG_IN"
    .port_info 4 /INPUT 1 "REG_WEN"
    .port_info 5 /OUTPUT 16 "REG_0"
    .port_info 6 /OUTPUT 16 "REG_1"
    .port_info 7 /OUTPUT 16 "REG_2"
    .port_info 8 /OUTPUT 16 "REG_3"
    .port_info 9 /OUTPUT 16 "REG_4"
    .port_info 10 /OUTPUT 16 "REG_5"
    .port_info 11 /OUTPUT 16 "REG_6"
    .port_info 12 /OUTPUT 16 "REG_7"
v0x7fa51872bb20_0 .net "CLK_WB", 0 0, v0x7fa518725680_0;  alias, 1 drivers
v0x7fa51872bbe0_0 .net "N_REG", 2 0, v0x7fa5187273a0_0;  alias, 1 drivers
v0x7fa51872bc70_0 .var "REG_0", 15 0;
v0x7fa51872bd40_0 .var "REG_1", 15 0;
v0x7fa51872be10_0 .var "REG_2", 15 0;
v0x7fa51872bf20_0 .var "REG_3", 15 0;
v0x7fa51872bfb0_0 .var "REG_4", 15 0;
v0x7fa51872c080_0 .var "REG_5", 15 0;
v0x7fa51872c150_0 .var "REG_6", 15 0;
v0x7fa51872c260_0 .var "REG_7", 15 0;
v0x7fa51872c330_0 .net "REG_IN", 15 0, v0x7fa51872b360_0;  alias, 1 drivers
v0x7fa51872c3c0_0 .net "REG_WEN", 0 0, v0x7fa51872b3f0_0;  alias, 1 drivers
v0x7fa51872c450_0 .net "RESET_N", 0 0, v0x7fa51872f390_0;  alias, 1 drivers
E_0x7fa51872bad0 .event posedge, v0x7fa518725680_0;
S_0x7fa51872c5c0 .scope module, "CMP9_RAM_WB" "ram_wb" 3 163, 11 1 0, S_0x7fa5187151c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_WB"
    .port_info 1 /INPUT 8 "RAM_ADDR"
    .port_info 2 /INPUT 16 "RAM_IN"
    .port_info 3 /INPUT 1 "RAM_WEN"
    .port_info 4 /OUTPUT 16 "RAM_0"
    .port_info 5 /OUTPUT 16 "RAM_1"
    .port_info 6 /OUTPUT 16 "RAM_2"
    .port_info 7 /OUTPUT 16 "RAM_3"
    .port_info 8 /OUTPUT 16 "RAM_4"
    .port_info 9 /OUTPUT 16 "RAM_5"
    .port_info 10 /OUTPUT 16 "RAM_6"
    .port_info 11 /OUTPUT 16 "RAM_7"
    .port_info 12 /OUTPUT 16 "IO64_OUT"
v0x7fa51872c930_0 .net "CLK_WB", 0 0, v0x7fa518725680_0;  alias, 1 drivers
v0x7fa51872c9d0_0 .var "IO64_OUT", 15 0;
v0x7fa51872ca70_0 .var "RAM_0", 15 0;
v0x7fa51872cb40_0 .var "RAM_1", 15 0;
v0x7fa51872cbf0_0 .var "RAM_2", 15 0;
v0x7fa51872ccc0_0 .var "RAM_3", 15 0;
v0x7fa51872cd70_0 .var "RAM_4", 15 0;
v0x7fa51872ce20_0 .var "RAM_5", 15 0;
v0x7fa51872ced0_0 .var "RAM_6", 15 0;
v0x7fa51872d000_0 .var "RAM_7", 15 0;
v0x7fa51872d090_0 .net "RAM_ADDR", 7 0, v0x7fa51872a710_0;  alias, 1 drivers
v0x7fa51872d120_0 .net "RAM_IN", 15 0, v0x7fa51872af80_0;  alias, 1 drivers
v0x7fa51872d1d0_0 .net "RAM_WEN", 0 0, v0x7fa51872b0e0_0;  alias, 1 drivers
    .scope S_0x7fa518715320;
T_5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa518725760_0, 0, 2;
    %end;
    .thread T_5;
    .scope S_0x7fa518715320;
T_6 ;
    %wait E_0x7fa51870ab40;
    %load/vec4 v0x7fa518725760_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fa518725760_0, 0;
    %load/vec4 v0x7fa518725760_0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa518725280_0, 0, 2;
    %store/vec4 v0x7fa518707a90_0, 0, 2;
    %fork TD_CPU15_TEST.cpu15_inst.CMP1_CLK_GEN.sub_clk, S_0x7fa518715480;
    %join;
    %load/vec4  v0x7fa518725330_0;
    %assign/vec4 v0x7fa5187255e0_0, 0;
    %load/vec4 v0x7fa518725760_0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa518725280_0, 0, 2;
    %store/vec4 v0x7fa518707a90_0, 0, 2;
    %fork TD_CPU15_TEST.cpu15_inst.CMP1_CLK_GEN.sub_clk, S_0x7fa518715480;
    %join;
    %load/vec4  v0x7fa518725330_0;
    %assign/vec4 v0x7fa518725490_0, 0;
    %load/vec4 v0x7fa518725760_0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa518725280_0, 0, 2;
    %store/vec4 v0x7fa518707a90_0, 0, 2;
    %fork TD_CPU15_TEST.cpu15_inst.CMP1_CLK_GEN.sub_clk, S_0x7fa518715480;
    %join;
    %load/vec4  v0x7fa518725330_0;
    %assign/vec4 v0x7fa518725530_0, 0;
    %load/vec4 v0x7fa518725760_0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa518725280_0, 0, 2;
    %store/vec4 v0x7fa518707a90_0, 0, 2;
    %fork TD_CPU15_TEST.cpu15_inst.CMP1_CLK_GEN.sub_clk, S_0x7fa518715480;
    %join;
    %load/vec4  v0x7fa518725330_0;
    %assign/vec4 v0x7fa518725680_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa518725890;
T_7 ;
    %wait E_0x7fa518725a90;
    %load/vec4 v0x7fa518725f40_0;
    %store/vec4 v0x7fa518725c70_0, 0, 8;
    %fork TD_CPU15_TEST.cpu15_inst.CMP2_FETCH.rom, S_0x7fa518725ac0;
    %join;
    %load/vec4  v0x7fa518725d30_0;
    %assign/vec4 v0x7fa518725ea0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fa518726050;
T_8 ;
    %wait E_0x7fa518726280;
    %load/vec4 v0x7fa5187264e0_0;
    %parti/s 4, 11, 5;
    %assign/vec4 v0x7fa518726380_0, 0;
    %load/vec4 v0x7fa5187264e0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fa518726420_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fa5187265f0;
T_9 ;
    %wait E_0x7fa518726280;
    %load/vec4 v0x7fa518727300_0;
    %assign/vec4 v0x7fa5187273a0_0, 0;
    %load/vec4 v0x7fa518727300_0;
    %load/vec4 v0x7fa518727450_0;
    %load/vec4 v0x7fa518727500_0;
    %load/vec4 v0x7fa5187275f0_0;
    %load/vec4 v0x7fa5187276a0_0;
    %load/vec4 v0x7fa518727750_0;
    %load/vec4 v0x7fa518727800_0;
    %load/vec4 v0x7fa518727910_0;
    %load/vec4 v0x7fa5187279c0_0;
    %store/vec4 v0x7fa5187270a0_0, 0, 16;
    %store/vec4 v0x7fa518726ff0_0, 0, 16;
    %store/vec4 v0x7fa518726f40_0, 0, 16;
    %store/vec4 v0x7fa518726e90_0, 0, 16;
    %store/vec4 v0x7fa518726da0_0, 0, 16;
    %store/vec4 v0x7fa518726cf0_0, 0, 16;
    %store/vec4 v0x7fa518726c40_0, 0, 16;
    %store/vec4 v0x7fa518726ba0_0, 0, 16;
    %store/vec4 v0x7fa518726ae0_0, 0, 3;
    %fork TD_CPU15_TEST.cpu15_inst.CMP4_REG_DC.reg_out, S_0x7fa518726920;
    %join;
    %load/vec4  v0x7fa5187271b0_0;
    %assign/vec4 v0x7fa518727a70_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fa518727c40;
T_10 ;
    %wait E_0x7fa518726280;
    %load/vec4 v0x7fa5187288f0_0;
    %assign/vec4 v0x7fa518728990_0, 0;
    %load/vec4 v0x7fa5187288f0_0;
    %load/vec4 v0x7fa518728a20_0;
    %load/vec4 v0x7fa518728ae0_0;
    %load/vec4 v0x7fa518728bb0_0;
    %load/vec4 v0x7fa518728c60_0;
    %load/vec4 v0x7fa518728d10_0;
    %load/vec4 v0x7fa518728dc0_0;
    %load/vec4 v0x7fa518728ef0_0;
    %load/vec4 v0x7fa518728f80_0;
    %store/vec4 v0x7fa518728690_0, 0, 16;
    %store/vec4 v0x7fa5187285e0_0, 0, 16;
    %store/vec4 v0x7fa518728530_0, 0, 16;
    %store/vec4 v0x7fa518728480_0, 0, 16;
    %store/vec4 v0x7fa518728390_0, 0, 16;
    %store/vec4 v0x7fa5187282e0_0, 0, 16;
    %store/vec4 v0x7fa518728230_0, 0, 16;
    %store/vec4 v0x7fa518728190_0, 0, 16;
    %store/vec4 v0x7fa5187280d0_0, 0, 3;
    %fork TD_CPU15_TEST.cpu15_inst.CMP5_REG_DC.reg_out, S_0x7fa518727f10;
    %join;
    %load/vec4  v0x7fa5187287a0_0;
    %assign/vec4 v0x7fa518729010_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa5187291d0;
T_11 ;
    %wait E_0x7fa518726280;
    %load/vec4 v0x7fa51872a660_0;
    %assign/vec4 v0x7fa51872a710_0, 0;
    %load/vec4 v0x7fa51872a660_0;
    %load/vec4 v0x7fa51872a090_0;
    %load/vec4 v0x7fa51872a120_0;
    %load/vec4 v0x7fa51872a1b0_0;
    %load/vec4 v0x7fa51872a290_0;
    %load/vec4 v0x7fa51872a340_0;
    %load/vec4 v0x7fa51872a3f0_0;
    %load/vec4 v0x7fa51872a4a0_0;
    %load/vec4 v0x7fa51872a5b0_0;
    %load/vec4 v0x7fa51872a000_0;
    %store/vec4 v0x7fa5187296f0_0, 0, 16;
    %store/vec4 v0x7fa518729c70_0, 0, 16;
    %store/vec4 v0x7fa518729bc0_0, 0, 16;
    %store/vec4 v0x7fa518729b10_0, 0, 16;
    %store/vec4 v0x7fa518729a60_0, 0, 16;
    %store/vec4 v0x7fa518729970_0, 0, 16;
    %store/vec4 v0x7fa5187298e0_0, 0, 16;
    %store/vec4 v0x7fa518729850_0, 0, 16;
    %store/vec4 v0x7fa5187297b0_0, 0, 16;
    %store/vec4 v0x7fa518729d80_0, 0, 8;
    %fork TD_CPU15_TEST.cpu15_inst.CMP6_RAM_DC.ram_out, S_0x7fa518729530;
    %join;
    %load/vec4  v0x7fa518729e30_0;
    %assign/vec4 v0x7fa51872a7c0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fa51872a9b0;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa51872b5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa51872b510_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7fa51872a9b0;
T_13 ;
    %wait E_0x7fa51872a240;
    %load/vec4 v0x7fa51872b480_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b510_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fa51872adb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %load/vec4 v0x7fa51872b230_0;
    %assign/vec4 v0x7fa51872b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %load/vec4 v0x7fa51872b170_0;
    %load/vec4 v0x7fa51872b230_0;
    %add;
    %assign/vec4 v0x7fa51872b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %load/vec4 v0x7fa51872b170_0;
    %load/vec4 v0x7fa51872b230_0;
    %sub;
    %assign/vec4 v0x7fa51872b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %load/vec4 v0x7fa51872b170_0;
    %load/vec4 v0x7fa51872b230_0;
    %and;
    %assign/vec4 v0x7fa51872b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %load/vec4 v0x7fa51872b170_0;
    %load/vec4 v0x7fa51872b230_0;
    %or;
    %assign/vec4 v0x7fa51872b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %load/vec4 v0x7fa51872b170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fa51872b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %load/vec4 v0x7fa51872b170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fa51872b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %load/vec4 v0x7fa51872b170_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fa51872b170_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fa51872b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %load/vec4 v0x7fa51872b170_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fa51872ae40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fa51872b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %load/vec4 v0x7fa51872ae40_0;
    %load/vec4 v0x7fa51872b170_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fa51872b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %load/vec4 v0x7fa51872b170_0;
    %load/vec4 v0x7fa51872b230_0;
    %cmp/e;
    %jmp/0xz  T_13.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b510_0, 0;
    %jmp T_13.20;
T_13.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b510_0, 0;
T_13.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %load/vec4 v0x7fa51872b510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.21, 4;
    %load/vec4 v0x7fa51872ae40_0;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
T_13.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872ae40_0;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %load/vec4 v0x7fa51872b050_0;
    %assign/vec4 v0x7fa51872b360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %load/vec4 v0x7fa51872b170_0;
    %assign/vec4 v0x7fa51872af80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %load/vec4 v0x7fa51872b5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa51872b5a0_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa51872b0e0_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fa51872b770;
T_14 ;
    %wait E_0x7fa51872bad0;
    %load/vec4 v0x7fa51872c450_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa51872bc70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa51872bd40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa51872be10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa51872bf20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa51872bfb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa51872c080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa51872c150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa51872c260_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fa51872c3c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fa51872bbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.4 ;
    %load/vec4 v0x7fa51872c330_0;
    %assign/vec4 v0x7fa51872bc70_0, 0;
    %jmp T_14.12;
T_14.5 ;
    %load/vec4 v0x7fa51872c330_0;
    %assign/vec4 v0x7fa51872bd40_0, 0;
    %jmp T_14.12;
T_14.6 ;
    %load/vec4 v0x7fa51872c330_0;
    %assign/vec4 v0x7fa51872be10_0, 0;
    %jmp T_14.12;
T_14.7 ;
    %load/vec4 v0x7fa51872c330_0;
    %assign/vec4 v0x7fa51872bf20_0, 0;
    %jmp T_14.12;
T_14.8 ;
    %load/vec4 v0x7fa51872c330_0;
    %assign/vec4 v0x7fa51872bfb0_0, 0;
    %jmp T_14.12;
T_14.9 ;
    %load/vec4 v0x7fa51872c330_0;
    %assign/vec4 v0x7fa51872c080_0, 0;
    %jmp T_14.12;
T_14.10 ;
    %load/vec4 v0x7fa51872c330_0;
    %assign/vec4 v0x7fa51872c150_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x7fa51872c330_0;
    %assign/vec4 v0x7fa51872c260_0, 0;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fa51872c5c0;
T_15 ;
    %wait E_0x7fa51872bad0;
    %load/vec4 v0x7fa51872d1d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fa51872d090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %jmp T_15.11;
T_15.2 ;
    %load/vec4 v0x7fa51872d120_0;
    %assign/vec4 v0x7fa51872ca70_0, 0;
    %jmp T_15.11;
T_15.3 ;
    %load/vec4 v0x7fa51872d120_0;
    %assign/vec4 v0x7fa51872cb40_0, 0;
    %jmp T_15.11;
T_15.4 ;
    %load/vec4 v0x7fa51872d120_0;
    %assign/vec4 v0x7fa51872cbf0_0, 0;
    %jmp T_15.11;
T_15.5 ;
    %load/vec4 v0x7fa51872d120_0;
    %assign/vec4 v0x7fa51872ccc0_0, 0;
    %jmp T_15.11;
T_15.6 ;
    %load/vec4 v0x7fa51872d120_0;
    %assign/vec4 v0x7fa51872cd70_0, 0;
    %jmp T_15.11;
T_15.7 ;
    %load/vec4 v0x7fa51872d120_0;
    %assign/vec4 v0x7fa51872ce20_0, 0;
    %jmp T_15.11;
T_15.8 ;
    %load/vec4 v0x7fa51872d120_0;
    %assign/vec4 v0x7fa51872ced0_0, 0;
    %jmp T_15.11;
T_15.9 ;
    %load/vec4 v0x7fa51872d120_0;
    %assign/vec4 v0x7fa51872d000_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x7fa51872d120_0;
    %assign/vec4 v0x7fa51872c9d0_0, 0;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fa51870b420;
T_16 ;
    %vpi_call 2 21 "$dumpfile", "test_cpu15.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa5187151c0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x7fa51870b420;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa51872f090_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa51872f160_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x7fa51870b420;
T_18 ;
    %delay 5, 0;
    %load/vec4 v0x7fa51872f090_0;
    %inv;
    %store/vec4 v0x7fa51872f090_0, 0, 1;
    %load/vec4 v0x7fa51872f160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa51872f160_0, 0, 32;
    %load/vec4 v0x7fa51872f160_0;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 34 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fa51870b420;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa51872f390_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa51872f390_0, 0, 1;
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "test_cpu15.v";
    "cpu15.v";
    "./clk_gen.v";
    "./fetch.v";
    "./decode.v";
    "./reg_dc.v";
    "./ram_dc.v";
    "./exec.v";
    "./reg_wb.v";
    "./ram_wb.v";
