I. INTRODUCTION  
A. Paper Contributions  
B. Paper Organization  

II. RELATED SURVEYS  
A. Surveys on Packet Processing Acceleration  
B. Surveys on Programmable Data Planes  
C. Novelty  

III. CHARACTERIZATION OF NETWORK INTERFACE CARDS (NICS)  
A. Traditional NICs  
B. Offload NICs  
C. SmartNICs  
D. SmartNICs Benefits  
E. Comparison of Traditional, Offload, and SmartNICs  

IV. SMARTNIC ARCHITECTURES  
A. Discrete SmartNICs  
B. SoC SmartNICs  
C. On-path and Off-path SmartNICs  

V. SMARTNIC DEVELOPMENT TOOLS AND FRAMEWORKS  
A. Programmable Pipeline  
B. CPU Cores  
C. NIC Switch  
D. Vendor-specific SDKs - ASIC  
E. Vendor-specific SDKs - FPGAs  
F. Vendor-agnostic  

VI. OFFLOADED APPLICATIONS TAXONOMY  

VII. SECURITY  

VIII. NETWORK OFFLOADS  

IX. STORAGE  

X. COMPUTE  

XI. CHALLENGES AND FUTURE TRENDS  
A. Architectural Diversity and Vendor Specificity  
B. Non-optimized P4 Codes  
C. Complex Functions Offloading  
D. Performance Unpredictability  
E. Poor Security Isolation  
F. Slow Path Bottleneck  
G. ML Offload Complexity  
H. Lack of Training Resources  

XII. CONCLUSION