<stg><name>crc24a</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="64">
<![CDATA[
entry:1 %g_V_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="g_V_2_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
entry:2 %h_V_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="h_V_2_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
entry:3 %m_V_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_V_2_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="64">
<![CDATA[
entry:4 %o_V_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o_V_2_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="64">
<![CDATA[
entry:5 %icmp_ln43_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln43_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="64">
<![CDATA[
entry:6 %startIdx_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="startIdx_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64">
<![CDATA[
entry:7 %crc_V_65_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_65_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="64">
<![CDATA[
entry:8 %crc_V_66_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_66_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="64">
<![CDATA[
entry:9 %crc_V_67_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_67_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="64">
<![CDATA[
entry:10 %crc_V_68_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_68_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="64">
<![CDATA[
entry:11 %crc_V_69_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_69_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="64">
<![CDATA[
entry:12 %crc_V_70_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_70_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64">
<![CDATA[
entry:13 %crc_V_71_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_71_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64">
<![CDATA[
entry:14 %crc_V_135_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_135_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="64">
<![CDATA[
entry:15 %crc_V_73_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_73_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64">
<![CDATA[
entry:16 %crc_V_74_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_74_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="64">
<![CDATA[
entry:17 %crc_V_75_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_75_loc"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="64">
<![CDATA[
entry:18 %crc_V_76_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_76_loc"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="64">
<![CDATA[
entry:19 %crc_V_136_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_136_loc"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="64">
<![CDATA[
entry:20 %crc_V_137_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_137_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="64">
<![CDATA[
entry:21 %crc_V_79_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_79_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="64">
<![CDATA[
entry:22 %crc_V_80_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_80_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64">
<![CDATA[
entry:23 %crc_V_138_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_138_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="64">
<![CDATA[
entry:24 %crc_V_82_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_82_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64">
<![CDATA[
entry:25 %crc_V_83_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_83_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="64">
<![CDATA[
entry:26 %crc_V_139_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_139_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="64">
<![CDATA[
entry:27 %crc_V_140_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_140_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64">
<![CDATA[
entry:28 %crc_V_86_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_86_loc"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64">
<![CDATA[
entry:29 %crc_V_87_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_87_loc"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="64">
<![CDATA[
entry:30 %crc_V_141_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_141_loc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64">
<![CDATA[
entry:31 %crc_V_142_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_142_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64">
<![CDATA[
entry:32 %crc_V_143_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_143_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64">
<![CDATA[
entry:33 %crc_V_144_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_144_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="64">
<![CDATA[
entry:34 %crc_V_145_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_145_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64">
<![CDATA[
entry:35 %crc_V_93_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_93_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64">
<![CDATA[
entry:36 %crc_V_146_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_146_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64">
<![CDATA[
entry:37 %crc_V_147_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_147_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64">
<![CDATA[
entry:38 %crc_V_96_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_96_loc"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="64">
<![CDATA[
entry:39 %crc_V_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_8_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64">
<![CDATA[
entry:40 %crc_V_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_17_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="64">
<![CDATA[
entry:41 %crc_V_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_18_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="64">
<![CDATA[
entry:42 %crc_V_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_19_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64">
<![CDATA[
entry:43 %crc_V_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_20_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="64">
<![CDATA[
entry:44 %crc_V_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_21_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64">
<![CDATA[
entry:45 %crc_V_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_22_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="64">
<![CDATA[
entry:46 %crc_V_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_23_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64">
<![CDATA[
entry:47 %crc_V_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_24_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="64">
<![CDATA[
entry:48 %crc_V_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_25_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64">
<![CDATA[
entry:49 %crc_V_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_26_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64">
<![CDATA[
entry:50 %crc_V_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_27_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="64">
<![CDATA[
entry:51 %crc_V_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_28_loc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="64">
<![CDATA[
entry:52 %crc_V_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_29_loc"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="64">
<![CDATA[
entry:53 %crc_V_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_30_loc"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="64">
<![CDATA[
entry:54 %crc_V_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_31_loc"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="64">
<![CDATA[
entry:55 %crc_V_32_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_32_loc"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="64">
<![CDATA[
entry:56 %crc_V_33_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_33_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="64">
<![CDATA[
entry:57 %crc_V_34_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_34_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="64">
<![CDATA[
entry:58 %crc_V_35_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_35_loc"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="64">
<![CDATA[
entry:59 %crc_V_36_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_36_loc"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="64">
<![CDATA[
entry:60 %crc_V_37_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_37_loc"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="64">
<![CDATA[
entry:61 %crc_V_38_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_38_loc"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="64">
<![CDATA[
entry:62 %crc_V_39_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_39_loc"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="64">
<![CDATA[
entry:63 %crc_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_loc"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="64">
<![CDATA[
entry:64 %crc_V_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_1_loc"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="64">
<![CDATA[
entry:65 %crc_V_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_2_loc"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="64">
<![CDATA[
entry:66 %crc_V_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_3_loc"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="64">
<![CDATA[
entry:67 %crc_V_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_4_loc"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="64">
<![CDATA[
entry:68 %crc_V_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_5_loc"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="64">
<![CDATA[
entry:69 %crc_V_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_6_loc"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="64">
<![CDATA[
entry:70 %crc_V_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="crc_V_7_loc"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="64">
<![CDATA[
entry:78 %f_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="f_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:79 %d_V = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %input_r

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
entry:80 %call_ln18 = call void @crc24a_Pipeline_VITIS_LOOP_19_1, i8 %d_V, i1 %crc_V_7_loc, i1 %crc_V_6_loc, i1 %crc_V_5_loc, i1 %crc_V_4_loc, i1 %crc_V_3_loc, i1 %crc_V_2_loc, i1 %crc_V_1_loc, i1 %crc_V_loc

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
entry:89 %call_ln0 = call void @crc24a_Pipeline_VITIS_LOOP_24_2, i1 %crc_V_39_loc, i1 %crc_V_38_loc, i1 %crc_V_37_loc, i1 %crc_V_36_loc, i1 %crc_V_35_loc, i1 %crc_V_34_loc, i1 %crc_V_33_loc, i1 %crc_V_32_loc, i1 %crc_V_31_loc, i1 %crc_V_30_loc, i1 %crc_V_29_loc, i1 %crc_V_28_loc, i1 %crc_V_27_loc, i1 %crc_V_26_loc, i1 %crc_V_25_loc, i1 %crc_V_24_loc, i1 %crc_V_23_loc, i1 %crc_V_22_loc, i1 %crc_V_21_loc, i1 %crc_V_20_loc, i1 %crc_V_19_loc, i1 %crc_V_18_loc, i1 %crc_V_17_loc, i1 %crc_V_8_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="90" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
entry:80 %call_ln18 = call void @crc24a_Pipeline_VITIS_LOOP_19_1, i8 %d_V, i1 %crc_V_7_loc, i1 %crc_V_6_loc, i1 %crc_V_5_loc, i1 %crc_V_4_loc, i1 %crc_V_3_loc, i1 %crc_V_2_loc, i1 %crc_V_1_loc, i1 %crc_V_loc

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
entry:89 %call_ln0 = call void @crc24a_Pipeline_VITIS_LOOP_24_2, i1 %crc_V_39_loc, i1 %crc_V_38_loc, i1 %crc_V_37_loc, i1 %crc_V_36_loc, i1 %crc_V_35_loc, i1 %crc_V_34_loc, i1 %crc_V_33_loc, i1 %crc_V_32_loc, i1 %crc_V_31_loc, i1 %crc_V_30_loc, i1 %crc_V_29_loc, i1 %crc_V_28_loc, i1 %crc_V_27_loc, i1 %crc_V_26_loc, i1 %crc_V_25_loc, i1 %crc_V_24_loc, i1 %crc_V_23_loc, i1 %crc_V_22_loc, i1 %crc_V_21_loc, i1 %crc_V_20_loc, i1 %crc_V_19_loc, i1 %crc_V_18_loc, i1 %crc_V_17_loc, i1 %crc_V_8_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:0 %last_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %last

]]></Node>
<StgValue><ssdm name="last_read"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:81 %crc_V_7_loc_load = load i1 %crc_V_7_loc

]]></Node>
<StgValue><ssdm name="crc_V_7_loc_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:82 %crc_V_6_loc_load = load i1 %crc_V_6_loc

]]></Node>
<StgValue><ssdm name="crc_V_6_loc_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:83 %crc_V_5_loc_load = load i1 %crc_V_5_loc

]]></Node>
<StgValue><ssdm name="crc_V_5_loc_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:84 %crc_V_4_loc_load = load i1 %crc_V_4_loc

]]></Node>
<StgValue><ssdm name="crc_V_4_loc_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:85 %crc_V_3_loc_load = load i1 %crc_V_3_loc

]]></Node>
<StgValue><ssdm name="crc_V_3_loc_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:86 %crc_V_2_loc_load = load i1 %crc_V_2_loc

]]></Node>
<StgValue><ssdm name="crc_V_2_loc_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:87 %crc_V_1_loc_load = load i1 %crc_V_1_loc

]]></Node>
<StgValue><ssdm name="crc_V_1_loc_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:88 %crc_V_loc_load = load i1 %crc_V_loc

]]></Node>
<StgValue><ssdm name="crc_V_loc_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:90 %crc_V_39_loc_load = load i1 %crc_V_39_loc

]]></Node>
<StgValue><ssdm name="crc_V_39_loc_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:91 %crc_V_38_loc_load = load i1 %crc_V_38_loc

]]></Node>
<StgValue><ssdm name="crc_V_38_loc_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:92 %crc_V_37_loc_load = load i1 %crc_V_37_loc

]]></Node>
<StgValue><ssdm name="crc_V_37_loc_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:93 %crc_V_36_loc_load = load i1 %crc_V_36_loc

]]></Node>
<StgValue><ssdm name="crc_V_36_loc_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:94 %crc_V_35_loc_load = load i1 %crc_V_35_loc

]]></Node>
<StgValue><ssdm name="crc_V_35_loc_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:95 %crc_V_34_loc_load = load i1 %crc_V_34_loc

]]></Node>
<StgValue><ssdm name="crc_V_34_loc_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:96 %crc_V_33_loc_load = load i1 %crc_V_33_loc

]]></Node>
<StgValue><ssdm name="crc_V_33_loc_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:97 %crc_V_32_loc_load = load i1 %crc_V_32_loc

]]></Node>
<StgValue><ssdm name="crc_V_32_loc_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:98 %crc_V_31_loc_load = load i1 %crc_V_31_loc

]]></Node>
<StgValue><ssdm name="crc_V_31_loc_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:99 %crc_V_30_loc_load = load i1 %crc_V_30_loc

]]></Node>
<StgValue><ssdm name="crc_V_30_loc_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:100 %crc_V_29_loc_load = load i1 %crc_V_29_loc

]]></Node>
<StgValue><ssdm name="crc_V_29_loc_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:101 %crc_V_28_loc_load = load i1 %crc_V_28_loc

]]></Node>
<StgValue><ssdm name="crc_V_28_loc_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:102 %crc_V_27_loc_load = load i1 %crc_V_27_loc

]]></Node>
<StgValue><ssdm name="crc_V_27_loc_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:103 %crc_V_26_loc_load = load i1 %crc_V_26_loc

]]></Node>
<StgValue><ssdm name="crc_V_26_loc_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:104 %crc_V_25_loc_load = load i1 %crc_V_25_loc

]]></Node>
<StgValue><ssdm name="crc_V_25_loc_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:105 %crc_V_24_loc_load = load i1 %crc_V_24_loc

]]></Node>
<StgValue><ssdm name="crc_V_24_loc_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:106 %crc_V_23_loc_load = load i1 %crc_V_23_loc

]]></Node>
<StgValue><ssdm name="crc_V_23_loc_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:107 %crc_V_22_loc_load = load i1 %crc_V_22_loc

]]></Node>
<StgValue><ssdm name="crc_V_22_loc_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:108 %crc_V_21_loc_load = load i1 %crc_V_21_loc

]]></Node>
<StgValue><ssdm name="crc_V_21_loc_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:109 %crc_V_20_loc_load = load i1 %crc_V_20_loc

]]></Node>
<StgValue><ssdm name="crc_V_20_loc_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:110 %crc_V_19_loc_load = load i1 %crc_V_19_loc

]]></Node>
<StgValue><ssdm name="crc_V_19_loc_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:111 %crc_V_18_loc_load = load i1 %crc_V_18_loc

]]></Node>
<StgValue><ssdm name="crc_V_18_loc_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:112 %crc_V_17_loc_load = load i1 %crc_V_17_loc

]]></Node>
<StgValue><ssdm name="crc_V_17_loc_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:113 %crc_V_8_loc_load = load i1 %crc_V_8_loc

]]></Node>
<StgValue><ssdm name="crc_V_8_loc_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
entry:114 %call_ln0 = call void @crc24a_Pipeline_VITIS_LOOP_31_3, i1 %crc_V_39_loc_load, i1 %crc_V_38_loc_load, i1 %crc_V_37_loc_load, i1 %crc_V_36_loc_load, i1 %crc_V_35_loc_load, i1 %crc_V_34_loc_load, i1 %crc_V_33_loc_load, i1 %crc_V_32_loc_load, i1 %crc_V_31_loc_load, i1 %crc_V_30_loc_load, i1 %crc_V_29_loc_load, i1 %crc_V_28_loc_load, i1 %crc_V_27_loc_load, i1 %crc_V_26_loc_load, i1 %crc_V_25_loc_load, i1 %crc_V_24_loc_load, i1 %crc_V_23_loc_load, i1 %crc_V_22_loc_load, i1 %crc_V_21_loc_load, i1 %crc_V_20_loc_load, i1 %crc_V_19_loc_load, i1 %crc_V_18_loc_load, i1 %crc_V_17_loc_load, i1 %crc_V_8_loc_load, i1 %crc_V_7_loc_load, i1 %crc_V_6_loc_load, i1 %crc_V_5_loc_load, i1 %crc_V_4_loc_load, i1 %crc_V_3_loc_load, i1 %crc_V_2_loc_load, i1 %crc_V_1_loc_load, i1 %crc_V_loc_load, i1 %last_read, i1 %crc_V_96_loc, i1 %crc_V_147_loc, i1 %crc_V_146_loc, i1 %crc_V_93_loc, i1 %crc_V_145_loc, i1 %crc_V_144_loc, i1 %crc_V_143_loc, i1 %crc_V_142_loc, i1 %crc_V_141_loc, i1 %crc_V_87_loc, i1 %crc_V_86_loc, i1 %crc_V_140_loc, i1 %crc_V_139_loc, i1 %crc_V_83_loc, i1 %crc_V_82_loc, i1 %crc_V_138_loc, i1 %crc_V_80_loc, i1 %crc_V_79_loc, i1 %crc_V_137_loc, i1 %crc_V_136_loc, i1 %crc_V_76_loc, i1 %crc_V_75_loc, i1 %crc_V_74_loc, i1 %crc_V_73_loc, i1 %crc_V_135_loc, i1 %crc_V_71_loc, i1 %crc_V_70_loc, i1 %crc_V_69_loc, i1 %crc_V_68_loc, i1 %crc_V_67_loc, i1 %crc_V_66_loc, i1 %crc_V_65_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="126" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
entry:114 %call_ln0 = call void @crc24a_Pipeline_VITIS_LOOP_31_3, i1 %crc_V_39_loc_load, i1 %crc_V_38_loc_load, i1 %crc_V_37_loc_load, i1 %crc_V_36_loc_load, i1 %crc_V_35_loc_load, i1 %crc_V_34_loc_load, i1 %crc_V_33_loc_load, i1 %crc_V_32_loc_load, i1 %crc_V_31_loc_load, i1 %crc_V_30_loc_load, i1 %crc_V_29_loc_load, i1 %crc_V_28_loc_load, i1 %crc_V_27_loc_load, i1 %crc_V_26_loc_load, i1 %crc_V_25_loc_load, i1 %crc_V_24_loc_load, i1 %crc_V_23_loc_load, i1 %crc_V_22_loc_load, i1 %crc_V_21_loc_load, i1 %crc_V_20_loc_load, i1 %crc_V_19_loc_load, i1 %crc_V_18_loc_load, i1 %crc_V_17_loc_load, i1 %crc_V_8_loc_load, i1 %crc_V_7_loc_load, i1 %crc_V_6_loc_load, i1 %crc_V_5_loc_load, i1 %crc_V_4_loc_load, i1 %crc_V_3_loc_load, i1 %crc_V_2_loc_load, i1 %crc_V_1_loc_load, i1 %crc_V_loc_load, i1 %last_read, i1 %crc_V_96_loc, i1 %crc_V_147_loc, i1 %crc_V_146_loc, i1 %crc_V_93_loc, i1 %crc_V_145_loc, i1 %crc_V_144_loc, i1 %crc_V_143_loc, i1 %crc_V_142_loc, i1 %crc_V_141_loc, i1 %crc_V_87_loc, i1 %crc_V_86_loc, i1 %crc_V_140_loc, i1 %crc_V_139_loc, i1 %crc_V_83_loc, i1 %crc_V_82_loc, i1 %crc_V_138_loc, i1 %crc_V_80_loc, i1 %crc_V_79_loc, i1 %crc_V_137_loc, i1 %crc_V_136_loc, i1 %crc_V_76_loc, i1 %crc_V_75_loc, i1 %crc_V_74_loc, i1 %crc_V_73_loc, i1 %crc_V_135_loc, i1 %crc_V_71_loc, i1 %crc_V_70_loc, i1 %crc_V_69_loc, i1 %crc_V_68_loc, i1 %crc_V_67_loc, i1 %crc_V_66_loc, i1 %crc_V_65_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:115 %crc_V_96_loc_load = load i1 %crc_V_96_loc

]]></Node>
<StgValue><ssdm name="crc_V_96_loc_load"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:116 %crc_V_147_loc_load = load i1 %crc_V_147_loc

]]></Node>
<StgValue><ssdm name="crc_V_147_loc_load"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:117 %crc_V_146_loc_load = load i1 %crc_V_146_loc

]]></Node>
<StgValue><ssdm name="crc_V_146_loc_load"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:118 %crc_V_93_loc_load = load i1 %crc_V_93_loc

]]></Node>
<StgValue><ssdm name="crc_V_93_loc_load"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:119 %crc_V_145_loc_load = load i1 %crc_V_145_loc

]]></Node>
<StgValue><ssdm name="crc_V_145_loc_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:120 %crc_V_144_loc_load = load i1 %crc_V_144_loc

]]></Node>
<StgValue><ssdm name="crc_V_144_loc_load"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:121 %crc_V_143_loc_load = load i1 %crc_V_143_loc

]]></Node>
<StgValue><ssdm name="crc_V_143_loc_load"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:122 %crc_V_142_loc_load = load i1 %crc_V_142_loc

]]></Node>
<StgValue><ssdm name="crc_V_142_loc_load"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:123 %crc_V_141_loc_load = load i1 %crc_V_141_loc

]]></Node>
<StgValue><ssdm name="crc_V_141_loc_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:124 %crc_V_87_loc_load = load i1 %crc_V_87_loc

]]></Node>
<StgValue><ssdm name="crc_V_87_loc_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:125 %crc_V_86_loc_load = load i1 %crc_V_86_loc

]]></Node>
<StgValue><ssdm name="crc_V_86_loc_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:126 %crc_V_140_loc_load = load i1 %crc_V_140_loc

]]></Node>
<StgValue><ssdm name="crc_V_140_loc_load"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:127 %crc_V_139_loc_load = load i1 %crc_V_139_loc

]]></Node>
<StgValue><ssdm name="crc_V_139_loc_load"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:128 %crc_V_83_loc_load = load i1 %crc_V_83_loc

]]></Node>
<StgValue><ssdm name="crc_V_83_loc_load"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:129 %crc_V_82_loc_load = load i1 %crc_V_82_loc

]]></Node>
<StgValue><ssdm name="crc_V_82_loc_load"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:130 %crc_V_138_loc_load = load i1 %crc_V_138_loc

]]></Node>
<StgValue><ssdm name="crc_V_138_loc_load"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:131 %crc_V_80_loc_load = load i1 %crc_V_80_loc

]]></Node>
<StgValue><ssdm name="crc_V_80_loc_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:132 %crc_V_79_loc_load = load i1 %crc_V_79_loc

]]></Node>
<StgValue><ssdm name="crc_V_79_loc_load"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:133 %crc_V_137_loc_load = load i1 %crc_V_137_loc

]]></Node>
<StgValue><ssdm name="crc_V_137_loc_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:134 %crc_V_136_loc_load = load i1 %crc_V_136_loc

]]></Node>
<StgValue><ssdm name="crc_V_136_loc_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:135 %crc_V_76_loc_load = load i1 %crc_V_76_loc

]]></Node>
<StgValue><ssdm name="crc_V_76_loc_load"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:136 %crc_V_75_loc_load = load i1 %crc_V_75_loc

]]></Node>
<StgValue><ssdm name="crc_V_75_loc_load"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:137 %crc_V_74_loc_load = load i1 %crc_V_74_loc

]]></Node>
<StgValue><ssdm name="crc_V_74_loc_load"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:138 %crc_V_73_loc_load = load i1 %crc_V_73_loc

]]></Node>
<StgValue><ssdm name="crc_V_73_loc_load"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:139 %crc_V_135_loc_load = load i1 %crc_V_135_loc

]]></Node>
<StgValue><ssdm name="crc_V_135_loc_load"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:140 %crc_V_71_loc_load = load i1 %crc_V_71_loc

]]></Node>
<StgValue><ssdm name="crc_V_71_loc_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:141 %crc_V_70_loc_load = load i1 %crc_V_70_loc

]]></Node>
<StgValue><ssdm name="crc_V_70_loc_load"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:142 %crc_V_69_loc_load = load i1 %crc_V_69_loc

]]></Node>
<StgValue><ssdm name="crc_V_69_loc_load"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:143 %crc_V_68_loc_load = load i1 %crc_V_68_loc

]]></Node>
<StgValue><ssdm name="crc_V_68_loc_load"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:144 %crc_V_67_loc_load = load i1 %crc_V_67_loc

]]></Node>
<StgValue><ssdm name="crc_V_67_loc_load"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:145 %crc_V_66_loc_load = load i1 %crc_V_66_loc

]]></Node>
<StgValue><ssdm name="crc_V_66_loc_load"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:146 %crc_V_65_loc_load = load i1 %crc_V_65_loc

]]></Node>
<StgValue><ssdm name="crc_V_65_loc_load"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="5" op_34_bw="1">
<![CDATA[
entry:147 %targetBlock = call i1 @crc24a_Pipeline_VITIS_LOOP_43_5, i1 %crc_V_65_loc_load, i1 %crc_V_66_loc_load, i1 %crc_V_67_loc_load, i1 %crc_V_68_loc_load, i1 %crc_V_69_loc_load, i1 %crc_V_70_loc_load, i1 %crc_V_71_loc_load, i1 %crc_V_135_loc_load, i1 %crc_V_73_loc_load, i1 %crc_V_74_loc_load, i1 %crc_V_75_loc_load, i1 %crc_V_76_loc_load, i1 %crc_V_136_loc_load, i1 %crc_V_137_loc_load, i1 %crc_V_79_loc_load, i1 %crc_V_80_loc_load, i1 %crc_V_138_loc_load, i1 %crc_V_82_loc_load, i1 %crc_V_83_loc_load, i1 %crc_V_139_loc_load, i1 %crc_V_140_loc_load, i1 %crc_V_86_loc_load, i1 %crc_V_87_loc_load, i1 %crc_V_141_loc_load, i1 %crc_V_142_loc_load, i1 %crc_V_143_loc_load, i1 %crc_V_144_loc_load, i1 %crc_V_145_loc_load, i1 %crc_V_93_loc_load, i1 %crc_V_146_loc_load, i1 %crc_V_147_loc_load, i1 %crc_V_96_loc_load, i5 %startIdx_loc, i1 %icmp_ln43_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="160" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="5" op_34_bw="1">
<![CDATA[
entry:147 %targetBlock = call i1 @crc24a_Pipeline_VITIS_LOOP_43_5, i1 %crc_V_65_loc_load, i1 %crc_V_66_loc_load, i1 %crc_V_67_loc_load, i1 %crc_V_68_loc_load, i1 %crc_V_69_loc_load, i1 %crc_V_70_loc_load, i1 %crc_V_71_loc_load, i1 %crc_V_135_loc_load, i1 %crc_V_73_loc_load, i1 %crc_V_74_loc_load, i1 %crc_V_75_loc_load, i1 %crc_V_76_loc_load, i1 %crc_V_136_loc_load, i1 %crc_V_137_loc_load, i1 %crc_V_79_loc_load, i1 %crc_V_80_loc_load, i1 %crc_V_138_loc_load, i1 %crc_V_82_loc_load, i1 %crc_V_83_loc_load, i1 %crc_V_139_loc_load, i1 %crc_V_140_loc_load, i1 %crc_V_86_loc_load, i1 %crc_V_87_loc_load, i1 %crc_V_141_loc_load, i1 %crc_V_142_loc_load, i1 %crc_V_143_loc_load, i1 %crc_V_144_loc_load, i1 %crc_V_145_loc_load, i1 %crc_V_93_loc_load, i1 %crc_V_146_loc_load, i1 %crc_V_147_loc_load, i1 %crc_V_96_loc_load, i5 %startIdx_loc, i1 %icmp_ln43_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:148 %startIdx_loc_load = load i5 %startIdx_loc

]]></Node>
<StgValue><ssdm name="startIdx_loc_load"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:149 %icmp_ln43_loc_load = load i1 %icmp_ln43_loc

]]></Node>
<StgValue><ssdm name="icmp_ln43_loc_load"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:150 %and_ln43 = and i1 %targetBlock, i1 %icmp_ln43_loc_load

]]></Node>
<StgValue><ssdm name="and_ln43"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
entry:151 %call_ln43 = call void @crc24a_Pipeline_VITIS_LOOP_51_6, i5 %startIdx_loc_load, i1 %and_ln43, i1 %f_V, i1 %crc_V_65_loc_load, i1 %crc_V_66_loc_load, i1 %crc_V_67_loc_load, i1 %crc_V_68_loc_load, i1 %crc_V_69_loc_load, i1 %crc_V_70_loc_load, i1 %crc_V_71_loc_load, i1 %crc_V_135_loc_load, i1 %crc_V_73_loc_load, i1 %crc_V_74_loc_load, i1 %crc_V_75_loc_load, i1 %crc_V_76_loc_load, i1 %crc_V_136_loc_load, i1 %crc_V_137_loc_load, i1 %crc_V_79_loc_load, i1 %crc_V_80_loc_load, i1 %crc_V_138_loc_load, i1 %crc_V_82_loc_load, i1 %crc_V_83_loc_load, i1 %crc_V_139_loc_load, i1 %crc_V_140_loc_load, i1 %crc_V_86_loc_load, i1 %crc_V_87_loc_load, i1 %crc_V_141_loc_load, i1 %crc_V_142_loc_load, i1 %crc_V_143_loc_load, i1 %crc_V_144_loc_load, i1 %crc_V_145_loc_load, i1 %crc_V_93_loc_load, i1 %crc_V_146_loc_load, i1 %crc_V_147_loc_load, i1 %crc_V_96_loc_load

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="165" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
entry:151 %call_ln43 = call void @crc24a_Pipeline_VITIS_LOOP_51_6, i5 %startIdx_loc_load, i1 %and_ln43, i1 %f_V, i1 %crc_V_65_loc_load, i1 %crc_V_66_loc_load, i1 %crc_V_67_loc_load, i1 %crc_V_68_loc_load, i1 %crc_V_69_loc_load, i1 %crc_V_70_loc_load, i1 %crc_V_71_loc_load, i1 %crc_V_135_loc_load, i1 %crc_V_73_loc_load, i1 %crc_V_74_loc_load, i1 %crc_V_75_loc_load, i1 %crc_V_76_loc_load, i1 %crc_V_136_loc_load, i1 %crc_V_137_loc_load, i1 %crc_V_79_loc_load, i1 %crc_V_80_loc_load, i1 %crc_V_138_loc_load, i1 %crc_V_82_loc_load, i1 %crc_V_83_loc_load, i1 %crc_V_139_loc_load, i1 %crc_V_140_loc_load, i1 %crc_V_86_loc_load, i1 %crc_V_87_loc_load, i1 %crc_V_141_loc_load, i1 %crc_V_142_loc_load, i1 %crc_V_143_loc_load, i1 %crc_V_144_loc_load, i1 %crc_V_145_loc_load, i1 %crc_V_93_loc_load, i1 %crc_V_146_loc_load, i1 %crc_V_147_loc_load, i1 %crc_V_96_loc_load

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="166" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="0">
<![CDATA[
entry:152 %call_ln18 = call void @crc24a_Pipeline_VITIS_LOOP_58_7, i1 %f_V, i8 %d_V, i8 %o_V_2_loc, i8 %m_V_2_loc, i8 %h_V_2_loc, i8 %g_V_2_loc

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="167" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="0">
<![CDATA[
entry:152 %call_ln18 = call void @crc24a_Pipeline_VITIS_LOOP_58_7, i1 %f_V, i8 %d_V, i8 %o_V_2_loc, i8 %m_V_2_loc, i8 %h_V_2_loc, i8 %g_V_2_loc

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:153 %o_V_2_loc_load = load i8 %o_V_2_loc

]]></Node>
<StgValue><ssdm name="o_V_2_loc_load"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:157 %write_ln70 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %o_V_2_loc_load

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:156 %g_V_2_loc_load = load i8 %g_V_2_loc

]]></Node>
<StgValue><ssdm name="g_V_2_loc_load"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:157 %write_ln70 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %o_V_2_loc_load

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:158 %write_ln71 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %g_V_2_loc_load

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:155 %h_V_2_loc_load = load i8 %h_V_2_loc

]]></Node>
<StgValue><ssdm name="h_V_2_loc_load"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:158 %write_ln71 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %g_V_2_loc_load

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:159 %write_ln72 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %h_V_2_loc_load

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:154 %m_V_2_loc_load = load i8 %m_V_2_loc

]]></Node>
<StgValue><ssdm name="m_V_2_loc_load"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:159 %write_ln72 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %h_V_2_loc_load

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:160 %write_ln73 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %m_V_2_loc_load

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:71 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:75 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:76 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %last

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %last, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:160 %write_ln73 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %m_V_2_loc_load

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0">
<![CDATA[
entry:161 %ret_ln75 = ret

]]></Node>
<StgValue><ssdm name="ret_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
