// Seed: 2895385913
`timescale 1ps / 1 ps
module module_0 ();
  reg id_0;
  always @(posedge 1'h0 + 1) begin
    id_0 <= 1;
  end
  logic id_1, id_2;
endmodule
