============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Jun 06 2024  05:32:43 pm
  Module:                 mac
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin B_reg[10]/CK->D
          Group: clk
     Startpoint: (R) W[3]
          Clock: (R) clk
       Endpoint: (F) B_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
     Required Time:=     959                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     456                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             500             mac.sdc_9_line_7_275_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  W[3]           -       -      R     (arrival)      3  7.6     0     0     500    (-,-) 
  g5759/ZN       -       A2->ZN R     AND2_X2        3  7.4    13    33     533    (-,-) 
  g5320__6877/ZN -       A->ZN  R     XNOR2_X2       1  4.3    21    39     571    (-,-) 
  g5274__7114/ZN -       A->ZN  R     XNOR2_X2       3  4.8    22    42     613    (-,-) 
  g5239__4547/ZN -       A1->ZN R     OR2_X1         2  3.8    12    32     646    (-,-) 
  g5214__9906/ZN -       A2->ZN F     NAND3_X1       1  2.4    15    23     668    (-,-) 
  g5203__6083/ZN -       A->ZN  F     XNOR2_X1       2  3.5    16    44     713    (-,-) 
  g5186__2683/ZN -       A1->ZN R     NAND2_X1       2  3.9    15    24     736    (-,-) 
  g5185/ZN       -       A->ZN  F     INV_X1         1  3.2     7    12     748    (-,-) 
  g5162__5795/ZN -       A->ZN  R     AOI21_X2       2  4.8    25    41     789    (-,-) 
  g5157__2250/ZN -       B1->ZN F     OAI21_X1       2  4.1    14    24     813    (-,-) 
  g5154__5266/ZN -       A1->ZN R     NAND2_X1       1  3.4    13    21     834    (-,-) 
  g5151__5953/ZN -       A1->ZN F     NAND2_X2       3  5.7     9    17     851    (-,-) 
  g5144__7118/ZN -       B1->ZN R     AOI21_X1       2  4.4    34    40     891    (-,-) 
  g5143__2391/ZN -       A1->ZN F     NOR2_X1        2  3.5    12    16     907    (-,-) 
  g5135__2683/ZN -       B1->ZN R     OAI21_X1       1  2.0    20    29     936    (-,-) 
  g5761/ZN       -       A->ZN  F     OAI21_X1       1  1.4    10    20     956    (-,-) 
  B_reg[10]/D    <<<     -      F     DFFR_X1        1    -     -     0     956    (-,-) 
#----------------------------------------------------------------------------------------

