// Seed: 1661875979
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  assign module_1.id_7 = 0;
  output wire id_2;
  output wire id_1;
  localparam id_5 = 1;
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_17 = 32'd72,
    parameter id_18 = 32'd72,
    parameter id_7  = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    _id_18
);
  input wire _id_18;
  input wire _id_17;
  output wire id_16;
  inout supply1 id_15;
  output wire id_14;
  inout logic [7:0] id_13;
  output supply1 id_12;
  output wand id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire _id_7;
  output wire id_6;
  input wire id_5;
  inout reg id_4;
  inout wire id_3;
  input wire id_2;
  inout uwire id_1;
  wire [id_18 : -1] id_19;
  assign (pull1, strong0) id_4 = id_9;
  assign id_15 = -1 !== 1;
  final id_4 <= 1 ? -1 : 1;
  assign id_3 = id_19;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_15,
      id_2
  );
  wire [-1 'd0 : 1] id_20;
  assign id_11 = id_19;
  parameter id_21 = 1'b0;
  wand [-1 : id_7] id_22;
  wire id_23;
  assign id_16 = id_4;
  assign id_11 = 1 == -1;
  assign id_1  = -1;
  assign id_7  = id_1;
  assign id_12 = 1;
  parameter id_24 = id_21;
  logic id_25;
  assign id_22 = -1;
endmodule
