 - Tests and implementations
   
   Notes:
     - csim        : OK means the tests successfully passed (input_csim_tests.data file)
     - c-synthesis : OK means no timing violations nor II violations found
                     TV means Timing Violation
     - sw_emu      : OK means the tests successfully passed (input_sw_emu_tests.data file)
     - hw_emu      : OK means the tests successfully passed (input_hw_emu_tests.data file)
                     Time annotated for a CONV 256x256xCPIxCPO
     - hw          : OK means the tests successfully passed (input_hw_tests.data file)
     				 Time annotated for a CONV 256x256x512x512
     - BRAM, DSP
       FF, LUT     : Resources in percentage for the whole Alveo U200 board (after implementation) 
   
   ====================================================================================================================
   |               |      Direct Convolution        |      Winograd Convolution      |    DW Separable Convolution    |
   |     4 x 4     |--------------------------------|--------------------------------|--------------------------------| 
   |               |   FP32   |   APF8   |   API8   |   FP32   |   APF8   |   API8   |   FP32   |   APF8   |   API8   |
   |==================================================================================================================|
   | csim          |    OK    |    OK    |    OK    |          |          |          |    OK    |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | c-synthesis   |    OK    |    OK    |    OK    |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | sw_emu        |    OK    |    OK    |          |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | hw_emu        | 0.223 us |          |          |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | hw            |  6.138 s | to_test  |  3.966 s |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | BRAM          |  16.12   |   5.16   |   5.16   |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | DSP           |  12.94   |   3.63   |   3.69   |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | REG           |   7.52   |   2.45   |   2.30   |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | LUT           |  11.07   |   4.32   |   4.24   |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | SLR           |   SLR0   |   SLR0   |   SLR0   |          |          |          |          |          |          |
   ====================================================================================================================
   
   ====================================================================================================================
   |               |      Direct Convolution        |      Winograd Convolution      |    DW Separable Convolution    |
   |     8 x 8     |--------------------------------|--------------------------------|--------------------------------| 
   |               |   FP32   |   APF8   |   API8   |   FP32   |   APF8   |   API8   |   FP32   |   APF8   |   API8   |
   |==================================================================================================================|
   | csim          |    OK    |    OK    |    OK    |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | c-synthesis   |    OK    |    OK    |    OK    |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | sw_emu        |          |          |          |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | hw_emu        |          |          |          |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | hw            |   FAIL   |  1.200 s |  1.252 s |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | BRAM          |          |   9.36   |   9.36   |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | DSP           |          |  10.54   |  10.66   |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | REG           |          |   4.64   |   4.19   |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | LUT           |          |   8.12   |   7.64   |          |          |          |          |          |          |
   |---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
   | SLR           |          |   SLR0   |   SLR0   |          |          |          |          |          |          |
   ====================================================================================================================
   
 - 8x8 FP32 does not converge in block-level synthesis (try Vitis 2020.2)
   Suggestion, reduce HMAX to 128 and try
   Target SLR0 (larger than SLR1) - PEAK6 (4x8)
   Unbound design to SLR and check performance
   

