###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue May 25 11:36:53 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.061
= Required Time                 0.010
  Arrival Time                  0.111
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.234 | 
     | CTS_ccl_a_buf_00010                       |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.232 | 
     | CTS_ccl_a_buf_00010                       | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.191 | 
     | CTS_ccl_a_buf_00003                       |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.188 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.135 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.134 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40 | 0.018 | 0.104 |   0.071 |   -0.030 | 
     | test_pe/test_opt_reg_e/U3                 |              | CKND1BWP40   | 0.018 | 0.000 |   0.071 |   -0.030 | 
     | test_pe/test_opt_reg_e/U3                 | I v -> ZN ^  | CKND1BWP40   | 0.021 | 0.018 |   0.089 |   -0.012 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40 | 0.021 | 0.000 |   0.089 |   -0.012 | 
     | test_pe/test_opt_reg_e/U7                 | A2 ^ -> ZN v | AOI22D0BWP40 | 0.024 | 0.023 |   0.111 |    0.010 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.024 | 0.000 |   0.111 |    0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.065 |       |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00010                       |            | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.021 | 
     | CTS_ccl_a_buf_00010                       | I ^ -> Z ^ | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.043 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.052 | 0.004 |  -0.054 |    0.047 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.091 | 0.080 |   0.027 |    0.128 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.091 | 0.001 |   0.028 |    0.129 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.061
= Required Time                 0.010
  Arrival Time                  0.112
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.235 | 
     | CTS_ccl_a_buf_00010                       |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.233 | 
     | CTS_ccl_a_buf_00010                       | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.193 | 
     | CTS_ccl_a_buf_00003                       |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.189 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.137 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.136 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40 | 0.018 | 0.105 |   0.072 |   -0.031 | 
     | test_pe/test_opt_reg_d/U3                 |              | CKND1BWP40   | 0.018 | 0.000 |   0.072 |   -0.031 | 
     | test_pe/test_opt_reg_d/U3                 | I v -> ZN ^  | CKND1BWP40   | 0.019 | 0.017 |   0.088 |   -0.014 | 
     | test_pe/test_opt_reg_d/U10                |              | AOI22D0BWP40 | 0.019 | 0.000 |   0.088 |   -0.014 | 
     | test_pe/test_opt_reg_d/U10                | A2 ^ -> ZN v | AOI22D0BWP40 | 0.027 | 0.024 |   0.112 |    0.010 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.027 | 0.000 |   0.112 |    0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.065 |       |  -0.123 |   -0.021 | 
     | CTS_ccl_a_buf_00010                       |            | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.019 | 
     | CTS_ccl_a_buf_00010                       | I ^ -> Z ^ | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.045 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.052 | 0.004 |  -0.054 |    0.049 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.091 | 0.080 |   0.027 |    0.129 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.091 | 0.001 |   0.028 |    0.130 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.061
= Required Time                 0.008
  Arrival Time                  0.121
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.246 | 
     | CTS_ccl_a_buf_00010                       |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.244 | 
     | CTS_ccl_a_buf_00010                       | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.203 | 
     | CTS_ccl_a_buf_00003                       |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.199 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.147 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.146 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40 | 0.017 | 0.104 |   0.071 |   -0.042 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40   | 0.017 | 0.000 |   0.071 |   -0.042 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40   | 0.026 | 0.020 |   0.091 |   -0.022 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.091 |   -0.022 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40 | 0.034 | 0.030 |   0.120 |    0.008 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.034 | 0.000 |   0.121 |    0.008 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.065 |       |  -0.123 |   -0.011 | 
     | CTS_ccl_a_buf_00010                       |            | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |   -0.009 | 
     | CTS_ccl_a_buf_00010                       | I ^ -> Z ^ | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.055 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.052 | 0.004 |  -0.054 |    0.059 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.091 | 0.080 |   0.027 |    0.139 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.091 | 0.001 |   0.028 |    0.140 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_1_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.040
  Arrival Time                  0.300
  Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.393 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.392 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.349 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.040 | 0.004 |  -0.086 |   -0.346 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.053 | 0.054 |  -0.032 |   -0.292 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          |              | DFCNQD1BWP40 | 0.053 | 0.000 |  -0.032 |   -0.292 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.031 | 0.111 |   0.079 |   -0.181 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D2BWP40  | 0.031 | 0.000 |   0.079 |   -0.181 | 
     | test_pe/test_opt_reg_a/U30                         | B2 v -> Z v  | AO22D2BWP40  | 0.051 | 0.073 |   0.152 |   -0.108 | 
     | test_pe/test_pe_comp/U150                          |              | CKND1BWP40   | 0.052 | 0.003 |   0.156 |   -0.104 | 
     | test_pe/test_pe_comp/U150                          | I v -> ZN ^  | CKND1BWP40   | 0.043 | 0.038 |   0.193 |   -0.067 | 
     | test_pe/test_pe_comp/FE_RC_0_0                     |              | OAI22D3BWP40 | 0.043 | 0.000 |   0.193 |   -0.067 | 
     | test_pe/test_pe_comp/FE_RC_0_0                     | B2 ^ -> ZN v | OAI22D3BWP40 | 0.021 | 0.026 |   0.219 |   -0.041 | 
     | test_pe/U4                                         |              | CKND1BWP40   | 0.021 | 0.000 |   0.219 |   -0.041 | 
     | test_pe/U4                                         | I v -> ZN ^  | CKND1BWP40   | 0.032 | 0.024 |   0.243 |   -0.017 | 
     | test_pe/U182                                       |              | OAI22D0BWP40 | 0.032 | 0.000 |   0.244 |   -0.016 | 
     | test_pe/U182                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.020 | 0.020 |   0.264 |    0.004 | 
     | test_pe/test_opt_reg_file/U4                       |              | AO22D0BWP40  | 0.020 | 0.000 |   0.264 |    0.004 | 
     | test_pe/test_opt_reg_file/U4                       | A2 v -> Z v  | AO22D0BWP40  | 0.015 | 0.037 |   0.300 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |              | DFCNQD1BWP40 | 0.015 | 0.000 |   0.300 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.137 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.138 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.205 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.208 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.291 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.292 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__11_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_11_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.039
  Arrival Time                  0.313
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.045 |       |  -0.133 |   -0.407 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40   | 0.045 | 0.001 |  -0.132 |   -0.406 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40   | 0.040 | 0.043 |  -0.089 |   -0.363 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40  | 0.040 | 0.004 |  -0.086 |   -0.360 | 
     | tch                                                |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.053 | 0.054 |  -0.032 |   -0.306 | 
     | tch                                                |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_11_         |              | DFCNQD1BWP40  | 0.053 | 0.001 |  -0.031 |   -0.305 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_11_         | CP ^ -> Q v  | DFCNQD1BWP40  | 0.029 | 0.109 |   0.077 |   -0.197 | 
     | test_pe/test_opt_reg_a/U26                         |              | AO22D2BWP40   | 0.029 | 0.000 |   0.077 |   -0.197 | 
     | test_pe/test_opt_reg_a/U26                         | B2 v -> Z v  | AO22D2BWP40   | 0.085 | 0.089 |   0.166 |   -0.108 | 
     | test_pe/test_pe_comp/FE_RC_59_0                    |              | MOAI22D0BWP40 | 0.086 | 0.006 |   0.172 |   -0.102 | 
     | test_pe/test_pe_comp/FE_RC_59_0                    | B2 v -> ZN v | MOAI22D0BWP40 | 0.028 | 0.057 |   0.229 |   -0.045 | 
     | test_pe/U71                                        |              | CKND1BWP40    | 0.028 | 0.000 |   0.229 |   -0.045 | 
     | test_pe/U71                                        | I v -> ZN ^  | CKND1BWP40    | 0.026 | 0.023 |   0.252 |   -0.022 | 
     | test_pe/U200                                       |              | OAI22D0BWP40  | 0.026 | 0.000 |   0.252 |   -0.022 | 
     | test_pe/U200                                       | A1 ^ -> ZN v | OAI22D0BWP40  | 0.021 | 0.020 |   0.273 |   -0.001 | 
     | test_pe/test_opt_reg_file/U14                      |              | AO22D0BWP40   | 0.021 | 0.000 |   0.273 |   -0.001 | 
     | test_pe/test_opt_reg_file/U14                      | A2 v -> Z v  | AO22D0BWP40   | 0.022 | 0.040 |   0.313 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |              | DFCNQD1BWP40  | 0.022 | 0.000 |   0.313 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.151 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.152 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.219 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.222 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.305 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.306 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_4_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.040
  Arrival Time                  0.320
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.414 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.413 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.370 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.040 | 0.004 |  -0.086 |   -0.366 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.053 | 0.054 |  -0.032 |   -0.312 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          |              | DFCNQD1BWP40 | 0.053 | 0.000 |  -0.032 |   -0.312 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.040 | 0.115 |   0.084 |   -0.197 | 
     | test_pe/test_opt_reg_a/U27                         |              | AO22D2BWP40  | 0.040 | 0.001 |   0.084 |   -0.196 | 
     | test_pe/test_opt_reg_a/U27                         | B2 v -> Z v  | AO22D2BWP40  | 0.046 | 0.072 |   0.156 |   -0.124 | 
     | test_pe/test_pe_comp/U124                          |              | CKND1BWP40   | 0.046 | 0.002 |   0.158 |   -0.122 | 
     | test_pe/test_pe_comp/U124                          | I v -> ZN ^  | CKND1BWP40   | 0.046 | 0.039 |   0.197 |   -0.084 | 
     | test_pe/test_pe_comp/U208                          |              | OAI22D1BWP40 | 0.046 | 0.000 |   0.197 |   -0.084 | 
     | test_pe/test_pe_comp/U208                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.037 | 0.030 |   0.227 |   -0.053 | 
     | test_pe/FE_OFC107_comp_res_4                       |              | INVD0BWP40   | 0.037 | 0.000 |   0.227 |   -0.053 | 
     | test_pe/FE_OFC107_comp_res_4                       | I v -> ZN ^  | INVD0BWP40   | 0.038 | 0.032 |   0.259 |   -0.022 | 
     | test_pe/U178                                       |              | OAI22D0BWP40 | 0.038 | 0.000 |   0.259 |   -0.022 | 
     | test_pe/U178                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.022 | 0.022 |   0.281 |    0.001 | 
     | test_pe/test_opt_reg_file/U6                       |              | AO22D0BWP40  | 0.022 | 0.000 |   0.281 |    0.001 | 
     | test_pe/test_opt_reg_file/U6                       | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.039 |   0.320 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.320 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.157 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.158 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.225 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.229 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.312 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.313 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_3_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.038
  Arrival Time                  0.318
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.414 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.413 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.370 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.040 | 0.004 |  -0.086 |   -0.366 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.053 | 0.054 |  -0.032 |   -0.312 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          |              | DFCNQD1BWP40 | 0.053 | 0.000 |  -0.032 |   -0.312 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          | CP ^ -> Q v  | DFCNQD1BWP40 | 0.035 | 0.112 |   0.080 |   -0.200 | 
     | test_pe/test_opt_reg_a/U31                         |              | AO22D1BWP40  | 0.035 | 0.000 |   0.080 |   -0.200 | 
     | test_pe/test_opt_reg_a/U31                         | B2 v -> Z v  | AO22D1BWP40  | 0.020 | 0.053 |   0.134 |   -0.147 | 
     | test_pe/FE_PSC17_op_a_3                            |              | CKBD4BWP40   | 0.020 | 0.000 |   0.134 |   -0.146 | 
     | test_pe/FE_PSC17_op_a_3                            | I v -> Z v   | CKBD4BWP40   | 0.022 | 0.031 |   0.165 |   -0.115 | 
     | test_pe/test_pe_comp/U151                          |              | CKND1BWP40   | 0.022 | 0.002 |   0.167 |   -0.113 | 
     | test_pe/test_pe_comp/U151                          | I v -> ZN ^  | CKND1BWP40   | 0.030 | 0.024 |   0.191 |   -0.089 | 
     | test_pe/test_pe_comp/FE_RC_9_0                     |              | OAI22D1BWP40 | 0.030 | 0.000 |   0.191 |   -0.089 | 
     | test_pe/test_pe_comp/FE_RC_9_0                     | B2 ^ -> ZN v | OAI22D1BWP40 | 0.044 | 0.034 |   0.225 |   -0.055 | 
     | test_pe/U3                                         |              | CKND1BWP40   | 0.044 | 0.000 |   0.225 |   -0.055 | 
     | test_pe/U3                                         | I v -> ZN ^  | CKND1BWP40   | 0.031 | 0.027 |   0.253 |   -0.028 | 
     | test_pe/U192                                       |              | OAI22D0BWP40 | 0.031 | 0.000 |   0.253 |   -0.028 | 
     | test_pe/U192                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.025 | 0.024 |   0.276 |   -0.004 | 
     | test_pe/test_opt_reg_file/U5                       |              | AO22D0BWP40  | 0.025 | 0.000 |   0.276 |   -0.004 | 
     | test_pe/test_opt_reg_file/U5                       | A2 v -> Z v  | AO22D0BWP40  | 0.026 | 0.042 |   0.318 |    0.038 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |              | DFCNQD1BWP40 | 0.026 | 0.000 |   0.318 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.157 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.158 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.225 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.229 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.312 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.313 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__13_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.040
  Arrival Time                  0.324
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.045 |       |  -0.133 |   -0.418 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40   | 0.045 | 0.001 |  -0.132 |   -0.417 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40   | 0.040 | 0.043 |  -0.089 |   -0.374 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40  | 0.040 | 0.004 |  -0.086 |   -0.370 | 
     | tch                                                |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40  | 0.053 | 0.054 |  -0.032 |   -0.316 | 
     | tch                                                |              |               |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         |              | DFCNQD1BWP40  | 0.053 | 0.001 |  -0.031 |   -0.316 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         | CP ^ -> Q v  | DFCNQD1BWP40  | 0.021 | 0.104 |   0.073 |   -0.212 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40   | 0.021 | 0.000 |   0.073 |   -0.212 | 
     | test_pe/test_opt_reg_a/U24                         | B2 v -> Z v  | AO22D0BWP40   | 0.125 | 0.103 |   0.176 |   -0.108 | 
     | test_pe/test_pe_comp/FE_RC_63_0                    |              | MOAI22D1BWP40 | 0.125 | 0.001 |   0.177 |   -0.108 | 
     | test_pe/test_pe_comp/FE_RC_63_0                    | B2 v -> ZN v | MOAI22D1BWP40 | 0.019 | 0.060 |   0.237 |   -0.048 | 
     | test_pe/FE_OFC95_comp_res_13                       |              | INVD0BWP40    | 0.019 | 0.000 |   0.237 |   -0.048 | 
     | test_pe/FE_OFC95_comp_res_13                       | I v -> ZN ^  | INVD0BWP40    | 0.037 | 0.027 |   0.263 |   -0.021 | 
     | test_pe/U204                                       |              | OAI22D0BWP40  | 0.037 | 0.000 |   0.263 |   -0.021 | 
     | test_pe/U204                                       | A1 ^ -> ZN v | OAI22D0BWP40  | 0.022 | 0.022 |   0.285 |    0.001 | 
     | test_pe/test_opt_reg_file/U16                      |              | AO22D0BWP40   | 0.022 | 0.000 |   0.285 |    0.001 | 
     | test_pe/test_opt_reg_file/U16                      | A2 v -> Z v  | AO22D0BWP40   | 0.019 | 0.039 |   0.324 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40  | 0.019 | 0.000 |   0.324 |    0.040 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.161 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.162 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.229 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.233 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.316 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.317 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__12_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.064
  Arrival Time                  0.350
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.419 | 
     | CTS_ccl_a_buf_00010                              |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.417 | 
     | CTS_ccl_a_buf_00010                              | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.377 | 
     | CTS_ccl_a_buf_00003                              |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.373 | 
     | CTS_ccl_a_buf_00003                              | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.320 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.319 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.029 | 0.097 |   0.064 |   -0.222 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40   | 0.029 | 0.000 |   0.064 |   -0.222 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.083 |   -0.203 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                 |              | OR2D1BWP40   | 0.019 | 0.000 |   0.083 |   -0.203 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                 | A2 v -> Z v  | OR2D1BWP40   | 0.019 | 0.044 |   0.127 |   -0.159 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | ND2D2BWP40   | 0.019 | 0.000 |   0.127 |   -0.159 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 v -> ZN ^ | ND2D2BWP40   | 0.077 | 0.048 |   0.174 |   -0.112 | 
     | test_pe/U176                                     |              | IOA21D1BWP40 | 0.077 | 0.003 |   0.177 |   -0.109 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.115 | 0.100 |   0.277 |   -0.009 | 
     | test_pe/U202                                     |              | OAI22D0BWP40 | 0.115 | 0.001 |   0.278 |   -0.008 | 
     | test_pe/U202                                     | A2 ^ -> ZN v | OAI22D0BWP40 | 0.020 | 0.033 |   0.311 |    0.025 | 
     | test_pe/test_opt_reg_file/U15                    |              | AO22D0BWP40  | 0.020 | 0.000 |   0.311 |    0.025 | 
     | test_pe/test_opt_reg_file/U15                    | A2 v -> Z v  | AO22D0BWP40  | 0.020 | 0.039 |   0.350 |    0.064 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_ |              | DFCNQD1BWP40 | 0.020 | 0.000 |   0.350 |    0.064 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.163 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.164 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.231 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.234 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.317 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.318 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.063
  Arrival Time                  0.349
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.419 | 
     | CTS_ccl_a_buf_00010                             |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.417 | 
     | CTS_ccl_a_buf_00010                             | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.377 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.373 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.320 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.319 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.029 | 0.097 |   0.064 |   -0.222 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.029 | 0.000 |   0.064 |   -0.222 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.083 |   -0.203 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                |              | OR2D1BWP40   | 0.019 | 0.000 |   0.083 |   -0.203 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                | A2 v -> Z v  | OR2D1BWP40   | 0.019 | 0.044 |   0.127 |   -0.159 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D2BWP40   | 0.019 | 0.000 |   0.127 |   -0.159 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> ZN ^ | ND2D2BWP40   | 0.077 | 0.048 |   0.174 |   -0.112 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.077 | 0.003 |   0.177 |   -0.109 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.115 | 0.100 |   0.277 |   -0.009 | 
     | test_pe/U180                                    |              | OAI22D0BWP40 | 0.115 | 0.000 |   0.277 |   -0.009 | 
     | test_pe/U180                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.016 | 0.033 |   0.310 |    0.024 | 
     | test_pe/test_opt_reg_file/U7                    |              | AO22D0BWP40  | 0.016 | 0.000 |   0.310 |    0.024 | 
     | test_pe/test_opt_reg_file/U7                    | A2 v -> Z v  | AO22D0BWP40  | 0.022 | 0.039 |   0.349 |    0.063 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40 | 0.022 | 0.000 |   0.349 |    0.063 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.163 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.164 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.231 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.234 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.317 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40 | 0.077 | 0.000 |   0.032 |    0.318 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_10_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.041
  Arrival Time                  0.329
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.422 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.421 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.378 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40 | 0.040 | 0.004 |  -0.086 |   -0.375 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40 | 0.053 | 0.054 |  -0.032 |   -0.321 | 
     | tch                                                |              |              |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_10_         |              | DFCNQD1BWP40 | 0.053 | 0.001 |  -0.031 |   -0.320 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_10_         | CP ^ -> Q v  | DFCNQD1BWP40 | 0.025 | 0.105 |   0.074 |   -0.215 | 
     | test_pe/test_opt_reg_a/U23                         |              | AO22D1BWP40  | 0.025 | 0.000 |   0.074 |   -0.215 | 
     | test_pe/test_opt_reg_a/U23                         | B2 v -> Z v  | AO22D1BWP40  | 0.084 | 0.091 |   0.165 |   -0.124 | 
     | test_pe/test_pe_comp/U121                          |              | CKND1BWP40   | 0.084 | 0.003 |   0.168 |   -0.121 | 
     | test_pe/test_pe_comp/U121                          | I v -> ZN ^  | CKND1BWP40   | 0.044 | 0.037 |   0.205 |   -0.084 | 
     | test_pe/test_pe_comp/U153                          |              | OAI22D1BWP40 | 0.044 | 0.000 |   0.205 |   -0.084 | 
     | test_pe/test_pe_comp/U153                          | A2 ^ -> ZN v | OAI22D1BWP40 | 0.033 | 0.029 |   0.234 |   -0.055 | 
     | test_pe/FE_OFC104_comp_res_10                      |              | INVD0BWP40   | 0.033 | 0.000 |   0.234 |   -0.055 | 
     | test_pe/FE_OFC104_comp_res_10                      | I v -> ZN ^  | INVD0BWP40   | 0.041 | 0.032 |   0.267 |   -0.022 | 
     | test_pe/U198                                       |              | OAI22D0BWP40 | 0.041 | 0.000 |   0.267 |   -0.022 | 
     | test_pe/U198                                       | A1 ^ -> ZN v | OAI22D0BWP40 | 0.024 | 0.024 |   0.291 |    0.002 | 
     | test_pe/test_opt_reg_file/U13                      |              | AO22D0BWP40  | 0.024 | 0.000 |   0.291 |    0.002 | 
     | test_pe/test_opt_reg_file/U13                      | A2 v -> Z v  | AO22D0BWP40  | 0.016 | 0.038 |   0.329 |    0.041 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |              | DFCNQD1BWP40 | 0.016 | 0.000 |   0.329 |    0.041 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.166 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.166 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.234 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.237 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.320 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.321 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.065
  Arrival Time                  0.354
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.422 | 
     | CTS_ccl_a_buf_00010                              |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.420 | 
     | CTS_ccl_a_buf_00010                              | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.380 | 
     | CTS_ccl_a_buf_00003                              |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.376 | 
     | CTS_ccl_a_buf_00003                              | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.323 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.029 | 0.097 |   0.064 |   -0.226 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40   | 0.029 | 0.000 |   0.064 |   -0.226 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.083 |   -0.206 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                 |              | OR2D1BWP40   | 0.019 | 0.000 |   0.083 |   -0.206 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                 | A2 v -> Z v  | OR2D1BWP40   | 0.019 | 0.044 |   0.127 |   -0.163 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | ND2D2BWP40   | 0.019 | 0.000 |   0.127 |   -0.163 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 v -> ZN ^ | ND2D2BWP40   | 0.077 | 0.048 |   0.174 |   -0.115 | 
     | test_pe/U176                                     |              | IOA21D1BWP40 | 0.077 | 0.003 |   0.177 |   -0.112 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.115 | 0.100 |   0.277 |   -0.013 | 
     | test_pe/U208                                     |              | OAI22D0BWP40 | 0.115 | 0.000 |   0.277 |   -0.012 | 
     | test_pe/U208                                     | A2 ^ -> ZN v | OAI22D0BWP40 | 0.023 | 0.040 |   0.317 |    0.028 | 
     | test_pe/test_opt_reg_file/U18                    |              | AO22D0BWP40  | 0.023 | 0.000 |   0.317 |    0.028 | 
     | test_pe/test_opt_reg_file/U18                    | A2 v -> Z v  | AO22D0BWP40  | 0.015 | 0.037 |   0.354 |    0.065 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40 | 0.015 | 0.000 |   0.354 |    0.065 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.166 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.167 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.234 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.238 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.321 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.321 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.064
  Arrival Time                  0.354
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.423 | 
     | CTS_ccl_a_buf_00010                             |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.421 | 
     | CTS_ccl_a_buf_00010                             | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.380 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.376 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.323 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.029 | 0.097 |   0.064 |   -0.226 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.029 | 0.000 |   0.064 |   -0.226 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.083 |   -0.207 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                |              | OR2D1BWP40   | 0.019 | 0.000 |   0.083 |   -0.207 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                | A2 v -> Z v  | OR2D1BWP40   | 0.019 | 0.044 |   0.127 |   -0.163 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D2BWP40   | 0.019 | 0.000 |   0.127 |   -0.163 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> ZN ^ | ND2D2BWP40   | 0.077 | 0.048 |   0.174 |   -0.115 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.077 | 0.003 |   0.177 |   -0.113 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.115 | 0.100 |   0.277 |   -0.013 | 
     | test_pe/U196                                    |              | OAI22D0BWP40 | 0.115 | 0.001 |   0.278 |   -0.012 | 
     | test_pe/U196                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.023 | 0.036 |   0.313 |    0.024 | 
     | test_pe/test_opt_reg_file/U12                   |              | AO22D0BWP40  | 0.023 | 0.000 |   0.313 |    0.024 | 
     | test_pe/test_opt_reg_file/U12                   | A2 v -> Z v  | AO22D0BWP40  | 0.019 | 0.040 |   0.354 |    0.064 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_ |              | DFCNQD1BWP40 | 0.019 | 0.000 |   0.354 |    0.064 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.166 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.167 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.234 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.238 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.321 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.322 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.064
  Arrival Time                  0.355
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.424 | 
     | CTS_ccl_a_buf_00010                             |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.422 | 
     | CTS_ccl_a_buf_00010                             | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.381 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.378 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.325 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.029 | 0.097 |   0.064 |   -0.227 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.029 | 0.000 |   0.064 |   -0.227 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.083 |   -0.208 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                |              | OR2D1BWP40   | 0.019 | 0.000 |   0.083 |   -0.208 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                | A2 v -> Z v  | OR2D1BWP40   | 0.019 | 0.044 |   0.127 |   -0.164 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D2BWP40   | 0.019 | 0.000 |   0.127 |   -0.164 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> ZN ^ | ND2D2BWP40   | 0.077 | 0.048 |   0.174 |   -0.116 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.077 | 0.003 |   0.177 |   -0.114 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.115 | 0.100 |   0.277 |   -0.014 | 
     | test_pe/U206                                    |              | OAI22D0BWP40 | 0.115 | 0.001 |   0.277 |   -0.013 | 
     | test_pe/U206                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.024 | 0.038 |   0.316 |    0.025 | 
     | test_pe/test_opt_reg_file/U17                   |              | AO22D0BWP40  | 0.024 | 0.000 |   0.316 |    0.025 | 
     | test_pe/test_opt_reg_file/U17                   | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.039 |   0.355 |    0.064 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.355 |    0.064 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.167 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.168 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.236 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.239 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.322 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.323 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
14_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.064
  Arrival Time                  0.355
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                  |              |              |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.424 | 
     | CTS_ccl_a_buf_00010                              |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.422 | 
     | CTS_ccl_a_buf_00010                              | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.381 | 
     | CTS_ccl_a_buf_00003                              |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.378 | 
     | CTS_ccl_a_buf_00003                              | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.325 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.029 | 0.097 |   0.064 |   -0.227 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40   | 0.029 | 0.000 |   0.064 |   -0.227 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.083 |   -0.208 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                 |              | OR2D1BWP40   | 0.019 | 0.000 |   0.083 |   -0.208 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                 | A2 v -> Z v  | OR2D1BWP40   | 0.019 | 0.044 |   0.127 |   -0.164 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | ND2D2BWP40   | 0.019 | 0.000 |   0.127 |   -0.164 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 v -> ZN ^ | ND2D2BWP40   | 0.077 | 0.048 |   0.174 |   -0.116 | 
     | test_pe/U176                                     |              | IOA21D1BWP40 | 0.077 | 0.003 |   0.177 |   -0.114 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.115 | 0.100 |   0.277 |   -0.014 | 
     | test_pe/U188                                     |              | OAI22D0BWP40 | 0.115 | 0.001 |   0.278 |   -0.013 | 
     | test_pe/U188                                     | A2 ^ -> ZN v | OAI22D0BWP40 | 0.021 | 0.036 |   0.314 |    0.023 | 
     | test_pe/test_opt_reg_file/U10                    |              | AO22D0BWP40  | 0.021 | 0.000 |   0.314 |    0.023 | 
     | test_pe/test_opt_reg_file/U10                    | A2 v -> Z v  | AO22D0BWP40  | 0.021 | 0.041 |   0.355 |    0.064 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_ |              | DFCNQD1BWP40 | 0.021 | 0.000 |   0.355 |    0.064 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.167 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.168 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.236 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.239 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.322 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.323 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.064
  Arrival Time                  0.355
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.424 | 
     | CTS_ccl_a_buf_00010                             |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.422 | 
     | CTS_ccl_a_buf_00010                             | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.382 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.378 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.325 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.029 | 0.097 |   0.064 |   -0.227 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.029 | 0.000 |   0.064 |   -0.227 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.083 |   -0.208 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                |              | OR2D1BWP40   | 0.019 | 0.000 |   0.083 |   -0.208 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                | A2 v -> Z v  | OR2D1BWP40   | 0.019 | 0.044 |   0.127 |   -0.164 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D2BWP40   | 0.019 | 0.000 |   0.127 |   -0.164 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> ZN ^ | ND2D2BWP40   | 0.077 | 0.048 |   0.174 |   -0.117 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.077 | 0.003 |   0.177 |   -0.114 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.115 | 0.100 |   0.277 |   -0.014 | 
     | test_pe/U186                                    |              | OAI22D0BWP40 | 0.115 | 0.001 |   0.278 |   -0.013 | 
     | test_pe/U186                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.025 | 0.038 |   0.316 |    0.025 | 
     | test_pe/test_opt_reg_file/U9                    |              | AO22D0BWP40  | 0.025 | 0.000 |   0.316 |    0.025 | 
     | test_pe/test_opt_reg_file/U9                    | A2 v -> Z v  | AO22D0BWP40  | 0.018 | 0.040 |   0.355 |    0.064 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40 | 0.018 | 0.000 |   0.355 |    0.064 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.168 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.169 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.236 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.239 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.322 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.323 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.064
  Arrival Time                  0.355
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.424 | 
     | CTS_ccl_a_buf_00010                             |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.422 | 
     | CTS_ccl_a_buf_00010                             | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.382 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.378 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.325 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.029 | 0.097 |   0.064 |   -0.228 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.029 | 0.000 |   0.064 |   -0.228 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.083 |   -0.208 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                |              | OR2D1BWP40   | 0.019 | 0.000 |   0.083 |   -0.208 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                | A2 v -> Z v  | OR2D1BWP40   | 0.019 | 0.044 |   0.127 |   -0.165 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D2BWP40   | 0.019 | 0.000 |   0.127 |   -0.165 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> ZN ^ | ND2D2BWP40   | 0.077 | 0.048 |   0.174 |   -0.117 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.077 | 0.003 |   0.177 |   -0.114 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.115 | 0.100 |   0.277 |   -0.014 | 
     | test_pe/U184                                    |              | OAI22D0BWP40 | 0.115 | 0.001 |   0.278 |   -0.014 | 
     | test_pe/U184                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.022 | 0.037 |   0.315 |    0.024 | 
     | test_pe/test_opt_reg_file/U8                    |              | AO22D0BWP40  | 0.022 | 0.000 |   0.315 |    0.024 | 
     | test_pe/test_opt_reg_file/U8                    | A2 v -> Z v  | AO22D0BWP40  | 0.020 | 0.040 |   0.355 |    0.064 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40 | 0.020 | 0.000 |   0.355 |    0.064 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.168 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.169 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.236 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.239 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.323 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.324 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.064
  Arrival Time                  0.358
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.427 | 
     | CTS_ccl_a_buf_00010                             |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.425 | 
     | CTS_ccl_a_buf_00010                             | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.385 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.381 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.328 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.327 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.029 | 0.097 |   0.064 |   -0.230 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.029 | 0.000 |   0.064 |   -0.230 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.083 |   -0.211 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                |              | OR2D1BWP40   | 0.019 | 0.000 |   0.083 |   -0.211 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                | A2 v -> Z v  | OR2D1BWP40   | 0.019 | 0.044 |   0.127 |   -0.167 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D2BWP40   | 0.019 | 0.000 |   0.127 |   -0.167 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> ZN ^ | ND2D2BWP40   | 0.077 | 0.048 |   0.174 |   -0.120 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.077 | 0.003 |   0.177 |   -0.117 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.115 | 0.100 |   0.277 |   -0.017 | 
     | test_pe/U194                                    |              | OAI22D0BWP40 | 0.115 | 0.001 |   0.278 |   -0.016 | 
     | test_pe/U194                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.025 | 0.039 |   0.317 |    0.023 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40  | 0.025 | 0.000 |   0.317 |    0.023 | 
     | test_pe/test_opt_reg_file/U11                   | A2 v -> Z v  | AO22D0BWP40  | 0.019 | 0.041 |   0.358 |    0.064 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40 | 0.019 | 0.000 |   0.358 |    0.064 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.171 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.172 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.239 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.242 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.325 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.326 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.064
  Arrival Time                  0.361
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                 |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.430 | 
     | CTS_ccl_a_buf_00010                             |              | CKBD20BWP40  | 0.045 | 0.002 |  -0.131 |   -0.428 | 
     | CTS_ccl_a_buf_00010                             | I ^ -> Z ^   | CKBD20BWP40  | 0.036 | 0.041 |  -0.091 |   -0.388 | 
     | CTS_ccl_a_buf_00003                             |              | CKBD5BWP40   | 0.037 | 0.004 |  -0.087 |   -0.384 | 
     | CTS_ccl_a_buf_00003                             | I ^ -> Z ^   | CKBD5BWP40   | 0.062 | 0.052 |  -0.034 |   -0.332 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40 | 0.062 | 0.001 |  -0.033 |   -0.330 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.029 | 0.097 |   0.064 |   -0.234 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40   | 0.029 | 0.000 |   0.064 |   -0.234 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40   | 0.019 | 0.019 |   0.083 |   -0.214 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                |              | OR2D1BWP40   | 0.019 | 0.000 |   0.083 |   -0.214 | 
     | test_pe/test_opt_reg_d/FE_RC_2_0                | A2 v -> Z v  | OR2D1BWP40   | 0.019 | 0.044 |   0.127 |   -0.171 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D2BWP40   | 0.019 | 0.000 |   0.127 |   -0.171 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> ZN ^ | ND2D2BWP40   | 0.077 | 0.048 |   0.174 |   -0.123 | 
     | test_pe/U176                                    |              | IOA21D1BWP40 | 0.077 | 0.003 |   0.177 |   -0.120 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40 | 0.115 | 0.100 |   0.277 |   -0.021 | 
     | test_pe/U190                                    |              | OAI22D0BWP40 | 0.115 | 0.001 |   0.277 |   -0.020 | 
     | test_pe/U190                                    | A2 ^ -> ZN v | OAI22D0BWP40 | 0.025 | 0.042 |   0.319 |    0.022 | 
     | test_pe/test_opt_reg_file/U3                    |              | AO22D0BWP40  | 0.025 | 0.000 |   0.320 |    0.022 | 
     | test_pe/test_opt_reg_file/U3                    | A2 v -> Z v  | AO22D0BWP40  | 0.021 | 0.041 |   0.361 |    0.064 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_ |              | DFCNQD1BWP40 | 0.021 | 0.000 |   0.361 |    0.064 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.065 |       |  -0.123 |    0.174 | 
     | CTS_ccl_a_buf_00008                                |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.175 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.242 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.246 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.083 |   0.031 |    0.329 | 
     | _0_/latch                                          |             |              |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40 | 0.077 | 0.001 |   0.032 |    0.329 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.032
  Arrival Time                  0.347
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.448 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.448 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.405 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.401 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.347 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.032 |   -0.347 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.028 |  0.094 |   0.063 |   -0.252 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D2BWP40           | 0.028 |  0.000 |   0.063 |   -0.252 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D2BWP40           | 0.101 |  0.084 |   0.147 |   -0.169 | 
     | test_pe/U107                                       |                  | MAOI22D1BWP40         | 0.101 |  0.001 |   0.147 |   -0.168 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40         | 0.027 |  0.052 |   0.200 |   -0.116 | 
     | test_pe/FE_OFC48_pe_out_res_1                      |                  | BUFFD2BWP40           | 0.027 |  0.000 |   0.200 |   -0.116 | 
     | test_pe/FE_OFC48_pe_out_res_1                      | I ^ -> Z ^       | BUFFD2BWP40           | 0.154 |  0.096 |   0.296 |   -0.020 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   |                  | nem_ohmux_invd0_4i_8b | 0.132 | -0.004 |   0.292 |   -0.024 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd0_4i_8b | 0.083 |  0.068 |   0.360 |    0.044 | 
     | sb_wide/out_2_2_id1_bar_reg_1_                     |                  | DFQD0BWP40            | 0.091 | -0.012 |   0.347 |    0.032 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.192 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.193 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.260 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.058 | 0.002 |  -0.054 |    0.262 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.102 | 0.090 |   0.037 |    0.352 | 
     | sb_wide/out_2_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.102 | 0.000 |   0.037 |    0.352 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.040
  Arrival Time                  0.357
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.450 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.449 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.407 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.403 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.349 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.032 |   -0.349 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.028 |  0.094 |   0.063 |   -0.254 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D2BWP40           | 0.028 |  0.000 |   0.063 |   -0.254 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D2BWP40           | 0.101 |  0.084 |   0.147 |   -0.171 | 
     | test_pe/U107                                       |                  | MAOI22D1BWP40         | 0.101 |  0.001 |   0.147 |   -0.170 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40         | 0.027 |  0.052 |   0.200 |   -0.118 | 
     | test_pe/FE_OFC48_pe_out_res_1                      |                  | BUFFD2BWP40           | 0.027 |  0.000 |   0.200 |   -0.118 | 
     | test_pe/FE_OFC48_pe_out_res_1                      | I ^ -> Z ^       | BUFFD2BWP40           | 0.154 |  0.096 |   0.296 |   -0.022 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7                   |                  | nem_ohmux_invd0_4i_8b | 0.132 | -0.004 |   0.292 |   -0.025 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd0_4i_8b | 0.071 |  0.077 |   0.369 |    0.052 | 
     | sb_wide/out_1_3_id1_bar_reg_1_                     |                  | DFQD0BWP40            | 0.077 | -0.012 |   0.357 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.194 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |    0.196 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.260 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.052 | 0.003 |  -0.055 |    0.263 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.079 |   0.024 |    0.342 | 
     | sb_wide/out_1_3_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.072 | 0.000 |   0.025 |    0.342 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.033
  Arrival Time                  0.356
  Slack Time                    0.323
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.456 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.455 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.412 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.409 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.355 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.032 |   -0.354 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.028 |  0.094 |   0.063 |   -0.260 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D2BWP40           | 0.028 |  0.000 |   0.063 |   -0.260 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D2BWP40           | 0.101 |  0.084 |   0.147 |   -0.176 | 
     | test_pe/U107                                       |                  | MAOI22D1BWP40         | 0.101 |  0.001 |   0.147 |   -0.175 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40         | 0.027 |  0.052 |   0.200 |   -0.123 | 
     | test_pe/FE_OFC48_pe_out_res_1                      |                  | BUFFD2BWP40           | 0.027 |  0.000 |   0.200 |   -0.123 | 
     | test_pe/FE_OFC48_pe_out_res_1                      | I ^ -> Z ^       | BUFFD2BWP40           | 0.154 |  0.096 |   0.296 |   -0.027 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7                   |                  | nem_ohmux_invd0_4i_8b | 0.131 | -0.003 |   0.292 |   -0.031 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd0_4i_8b | 0.161 |  0.078 |   0.371 |    0.048 | 
     | sb_wide/out_3_3_id1_bar_reg_1_                     |                  | DFQD0BWP40            | 0.174 | -0.015 |   0.356 |    0.033 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.199 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |    0.201 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.265 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.052 | 0.004 |  -0.053 |    0.269 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.029 |    0.352 | 
     | sb_wide/out_3_3_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.079 | 0.001 |   0.030 |    0.353 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.041
  Arrival Time                  0.364
  Slack Time                    0.323
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.456 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.455 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.412 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.409 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.355 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.354 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.031 |  0.096 |   0.065 |   -0.258 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.031 |  0.000 |   0.065 |   -0.258 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.179 |  0.132 |   0.197 |   -0.126 | 
     | test_pe/U66                                        |                  | IAO22D1BWP40          | 0.179 |  0.001 |   0.198 |   -0.125 | 
     | test_pe/U66                                        | A2 ^ -> ZN ^     | IAO22D1BWP40          | 0.046 |  0.067 |   0.265 |   -0.058 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            |                  | CKBD8BWP40            | 0.046 |  0.000 |   0.265 |   -0.058 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            | I ^ -> Z ^       | CKBD8BWP40            | 0.074 |  0.054 |   0.319 |   -0.004 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.066 |  0.004 |   0.324 |    0.001 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd0_4i_8b | 0.063 |  0.052 |   0.375 |    0.053 | 
     | sb_wide/out_1_3_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.069 | -0.012 |   0.364 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.200 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |    0.201 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.266 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.052 | 0.003 |  -0.055 |    0.268 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.079 |   0.024 |    0.347 | 
     | sb_wide/out_1_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.072 | 0.000 |   0.025 |    0.348 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.039
  Arrival Time                  0.365
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.459 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.458 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.415 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.412 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.358 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.357 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.031 |  0.096 |   0.065 |   -0.261 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.031 |  0.000 |   0.065 |   -0.261 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.179 |  0.132 |   0.197 |   -0.129 | 
     | test_pe/U66                                        |                  | IAO22D1BWP40          | 0.179 |  0.001 |   0.198 |   -0.128 | 
     | test_pe/U66                                        | A2 ^ -> ZN ^     | IAO22D1BWP40          | 0.046 |  0.067 |   0.265 |   -0.061 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            |                  | CKBD8BWP40            | 0.046 |  0.000 |   0.265 |   -0.061 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            | I ^ -> Z ^       | CKBD8BWP40            | 0.074 |  0.054 |   0.319 |   -0.006 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.064 | -0.001 |   0.319 |   -0.007 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd0_4i_8b | 0.086 |  0.060 |   0.378 |    0.052 | 
     | sb_wide/out_2_2_id1_bar_reg_15_                    |                  | DFQD2BWP40            | 0.094 | -0.013 |   0.365 |    0.039 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.203 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.203 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.271 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.058 | 0.002 |  -0.054 |    0.272 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.102 | 0.090 |   0.037 |    0.363 | 
     | sb_wide/out_2_2_id1_bar_reg_15_            |             | DFQD2BWP40   | 0.102 | 0.001 |   0.037 |    0.363 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.047
  Arrival Time                  0.383
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.469 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.468 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.426 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.422 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.368 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.368 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.031 |  0.096 |   0.065 |   -0.272 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.031 |  0.000 |   0.065 |   -0.272 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.179 |  0.132 |   0.197 |   -0.139 | 
     | test_pe/U66                                        |                  | IAO22D1BWP40          | 0.179 |  0.001 |   0.198 |   -0.138 | 
     | test_pe/U66                                        | A2 ^ -> ZN ^     | IAO22D1BWP40          | 0.046 |  0.067 |   0.265 |   -0.071 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            |                  | CKBD8BWP40            | 0.046 |  0.000 |   0.265 |   -0.071 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            | I ^ -> Z ^       | CKBD8BWP40            | 0.074 |  0.054 |   0.319 |   -0.017 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.067 |  0.011 |   0.330 |   -0.006 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd0_4i_8b | 0.084 |  0.066 |   0.396 |    0.060 | 
     | sb_wide/out_0_3_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.092 | -0.013 |   0.383 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.213 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |    0.215 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.279 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.052 |    0.284 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.082 | 0.084 |   0.032 |    0.368 | 
     | sb_wide/out_0_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.082 | 0.000 |   0.032 |    0.368 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.028
  Arrival Time                  0.366
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.470 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.470 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.427 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.423 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.369 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.369 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.031 |  0.096 |   0.065 |   -0.273 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.031 |  0.000 |   0.065 |   -0.273 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.179 |  0.132 |   0.197 |   -0.141 | 
     | test_pe/U66                                        |                  | IAO22D1BWP40          | 0.179 |  0.001 |   0.198 |   -0.140 | 
     | test_pe/U66                                        | A2 ^ -> ZN ^     | IAO22D1BWP40          | 0.046 |  0.067 |   0.265 |   -0.072 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            |                  | CKBD8BWP40            | 0.046 |  0.000 |   0.265 |   -0.072 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            | I ^ -> Z ^       | CKBD8BWP40            | 0.074 |  0.054 |   0.319 |   -0.018 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.065 |  0.002 |   0.322 |   -0.016 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd0_4i_8b | 0.075 |  0.056 |   0.378 |    0.041 | 
     | sb_wide/out_0_2_id1_bar_reg_15_                    |                  | DFQD2BWP40            | 0.082 | -0.012 |   0.366 |    0.028 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.214 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.215 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.282 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.058 | 0.004 |  -0.052 |    0.286 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.082 |   0.030 |    0.368 | 
     | sb_wide/out_0_2_id1_bar_reg_15_            |             | DFQD2BWP40   | 0.075 | 0.001 |   0.031 |    0.368 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.049
  Arrival Time                  0.389
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.473 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.472 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.429 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.425 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.372 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.371 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.031 |  0.096 |   0.065 |   -0.275 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.031 |  0.000 |   0.065 |   -0.275 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.179 |  0.132 |   0.197 |   -0.143 | 
     | test_pe/U66                                        |                  | IAO22D1BWP40          | 0.179 |  0.001 |   0.198 |   -0.142 | 
     | test_pe/U66                                        | A2 ^ -> ZN ^     | IAO22D1BWP40          | 0.046 |  0.067 |   0.265 |   -0.075 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            |                  | CKBD8BWP40            | 0.046 |  0.000 |   0.265 |   -0.074 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            | I ^ -> Z ^       | CKBD8BWP40            | 0.074 |  0.054 |   0.319 |   -0.020 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.067 |  0.011 |   0.331 |   -0.009 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd0_4i_8b | 0.108 |  0.072 |   0.402 |    0.063 | 
     | sb_wide/out_0_4_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.117 | -0.013 |   0.389 |    0.049 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.216 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |    0.218 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.282 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.052 | 0.005 |  -0.052 |    0.287 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.087 |   0.034 |    0.374 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.098 | 0.001 |   0.035 |    0.374 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.018
  Arrival Time                  0.357
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.473 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.472 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.429 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.426 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.372 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.032 |   -0.371 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.028 |  0.094 |   0.063 |   -0.277 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D2BWP40           | 0.028 |  0.000 |   0.063 |   -0.277 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D2BWP40           | 0.101 |  0.084 |   0.147 |   -0.193 | 
     | test_pe/U107                                       |                  | MAOI22D1BWP40         | 0.101 |  0.001 |   0.147 |   -0.193 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40         | 0.027 |  0.052 |   0.200 |   -0.140 | 
     | test_pe/FE_OFC48_pe_out_res_1                      |                  | BUFFD2BWP40           | 0.027 |  0.000 |   0.200 |   -0.140 | 
     | test_pe/FE_OFC48_pe_out_res_1                      | I ^ -> Z ^       | BUFFD2BWP40           | 0.154 |  0.096 |   0.296 |   -0.044 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7                   |                  | nem_ohmux_invd0_4i_8b | 0.132 | -0.004 |   0.291 |   -0.048 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd0_4i_8b | 0.079 |  0.079 |   0.370 |    0.030 | 
     | sb_wide/out_1_2_id1_bar_reg_1_                     |                  | DFQD0BWP40            | 0.086 | -0.012 |   0.357 |    0.018 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.217 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.217 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.285 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.058 | 0.002 |  -0.053 |    0.287 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.081 |   0.028 |    0.368 | 
     | sb_wide/out_1_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.073 | 0.001 |   0.029 |    0.368 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_3_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.032
  Arrival Time                  0.372
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.473 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.473 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.430 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.426 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.372 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.372 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.038 |  0.099 |   0.067 |   -0.273 | 
     | test_pe/test_opt_reg_file/U25                      |                  | AO22D2BWP40           | 0.038 |  0.000 |   0.067 |   -0.273 | 
     | test_pe/test_opt_reg_file/U25                      | B2 ^ -> Z ^      | AO22D2BWP40           | 0.172 |  0.122 |   0.189 |   -0.151 | 
     | test_pe/U105                                       |                  | MAOI22D0BWP40         | 0.172 |  0.002 |   0.191 |   -0.149 | 
     | test_pe/U105                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40         | 0.048 |  0.063 |   0.254 |   -0.086 | 
     | test_pe/FE_OFC44_pe_out_res_3                      |                  | BUFFD1BWP40           | 0.048 |  0.000 |   0.254 |   -0.086 | 
     | test_pe/FE_OFC44_pe_out_res_3                      | I ^ -> Z ^       | BUFFD1BWP40           | 0.084 |  0.069 |   0.323 |   -0.018 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   |                  | nem_ohmux_invd0_4i_8b | 0.072 | -0.004 |   0.319 |   -0.021 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   | I3_3 ^ -> ZN_3 v | nem_ohmux_invd0_4i_8b | 0.081 |  0.066 |   0.385 |    0.045 | 
     | sb_wide/out_2_2_id1_bar_reg_3_                     |                  | DFQD0BWP40            | 0.089 | -0.012 |   0.372 |    0.032 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.217 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.218 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.285 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.058 | 0.002 |  -0.054 |    0.287 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.102 | 0.090 |   0.037 |    0.377 | 
     | sb_wide/out_2_2_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.102 | 0.000 |   0.037 |    0.377 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.034
  Arrival Time                  0.379
  Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.478 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.477 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.435 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.431 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.377 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.377 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.031 |  0.096 |   0.065 |   -0.281 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.031 |  0.000 |   0.065 |   -0.281 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.179 |  0.132 |   0.197 |   -0.148 | 
     | test_pe/U66                                        |                  | IAO22D1BWP40          | 0.179 |  0.001 |   0.198 |   -0.147 | 
     | test_pe/U66                                        | A2 ^ -> ZN ^     | IAO22D1BWP40          | 0.046 |  0.067 |   0.265 |   -0.080 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            |                  | CKBD8BWP40            | 0.046 |  0.000 |   0.265 |   -0.080 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            | I ^ -> Z ^       | CKBD8BWP40            | 0.074 |  0.054 |   0.319 |   -0.026 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.067 |  0.013 |   0.332 |   -0.013 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd0_4i_8b | 0.075 |  0.060 |   0.392 |    0.047 | 
     | sb_wide/out_1_4_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.082 | -0.012 |   0.379 |    0.034 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.222 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |    0.224 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.288 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.052 | 0.003 |  -0.054 |    0.291 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.066 | 0.075 |   0.021 |    0.367 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.066 | 0.000 |   0.022 |    0.367 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.015
  Arrival Time                  0.360
  Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.478 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.477 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.435 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.431 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.377 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.377 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.031 |  0.096 |   0.065 |   -0.281 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.031 |  0.000 |   0.065 |   -0.281 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.179 |  0.132 |   0.197 |   -0.149 | 
     | test_pe/U66                                        |                  | IAO22D1BWP40          | 0.179 |  0.001 |   0.198 |   -0.148 | 
     | test_pe/U66                                        | A2 ^ -> ZN ^     | IAO22D1BWP40          | 0.046 |  0.067 |   0.265 |   -0.080 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            |                  | CKBD8BWP40            | 0.046 |  0.000 |   0.265 |   -0.080 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            | I ^ -> Z ^       | CKBD8BWP40            | 0.074 |  0.054 |   0.319 |   -0.026 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.065 |  0.002 |   0.321 |   -0.024 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd0_4i_8b | 0.092 |  0.052 |   0.374 |    0.028 | 
     | sb_wide/out_1_2_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.100 | -0.013 |   0.360 |    0.015 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.222 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.223 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.290 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.058 | 0.002 |  -0.053 |    0.292 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.081 |   0.028 |    0.373 | 
     | sb_wide/out_1_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.073 | 0.000 |   0.028 |    0.374 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_3_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.015
  Arrival Time                  0.364
  Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.482 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.481 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.438 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.435 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.381 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.380 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.038 |  0.099 |   0.067 |   -0.282 | 
     | test_pe/test_opt_reg_file/U25                      |                  | AO22D2BWP40           | 0.038 |  0.000 |   0.067 |   -0.282 | 
     | test_pe/test_opt_reg_file/U25                      | B2 ^ -> Z ^      | AO22D2BWP40           | 0.172 |  0.122 |   0.189 |   -0.159 | 
     | test_pe/U105                                       |                  | MAOI22D0BWP40         | 0.172 |  0.002 |   0.191 |   -0.158 | 
     | test_pe/U105                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40         | 0.048 |  0.063 |   0.254 |   -0.095 | 
     | test_pe/FE_OFC44_pe_out_res_3                      |                  | BUFFD1BWP40           | 0.048 |  0.000 |   0.254 |   -0.095 | 
     | test_pe/FE_OFC44_pe_out_res_3                      | I ^ -> Z ^       | BUFFD1BWP40           | 0.084 |  0.069 |   0.323 |   -0.026 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7                   |                  | nem_ohmux_invd0_4i_8b | 0.072 | -0.004 |   0.319 |   -0.030 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7                   | I3_3 ^ -> ZN_3 v | nem_ohmux_invd0_4i_8b | 0.092 |  0.058 |   0.377 |    0.028 | 
     | sb_wide/out_1_2_id1_bar_reg_3_                     |                  | DFQD0BWP40            | 0.101 | -0.013 |   0.364 |    0.015 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.226 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.227 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.294 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.058 | 0.002 |  -0.053 |    0.296 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.081 |   0.028 |    0.377 | 
     | sb_wide/out_1_2_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.073 | 0.000 |   0.028 |    0.377 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.037
  Arrival Time                  0.388
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.484 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.483 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.440 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.437 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.383 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.032 |   -0.382 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.028 |  0.094 |   0.063 |   -0.288 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D2BWP40           | 0.028 |  0.000 |   0.063 |   -0.288 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D2BWP40           | 0.101 |  0.084 |   0.147 |   -0.204 | 
     | test_pe/U107                                       |                  | MAOI22D1BWP40         | 0.101 |  0.001 |   0.147 |   -0.204 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40         | 0.027 |  0.052 |   0.200 |   -0.151 | 
     | test_pe/FE_OFC48_pe_out_res_1                      |                  | BUFFD2BWP40           | 0.027 |  0.000 |   0.200 |   -0.151 | 
     | test_pe/FE_OFC48_pe_out_res_1                      | I ^ -> Z ^       | BUFFD2BWP40           | 0.154 |  0.096 |   0.296 |   -0.055 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7                   |                  | nem_ohmux_invd0_4i_8b | 0.131 | -0.003 |   0.293 |   -0.058 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd0_4i_8b | 0.143 |  0.109 |   0.402 |    0.051 | 
     | sb_wide/out_0_3_id1_bar_reg_1_                     |                  | DFQD0BWP40            | 0.155 | -0.014 |   0.388 |    0.037 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.228 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |    0.230 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.294 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.052 |    0.299 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.082 | 0.084 |   0.032 |    0.383 | 
     | sb_wide/out_0_3_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.082 | 0.000 |   0.032 |    0.383 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.018
  Arrival Time                  0.371
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.486 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.485 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.442 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.439 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.385 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.032 |   -0.385 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.028 |  0.094 |   0.063 |   -0.290 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D2BWP40           | 0.028 |  0.000 |   0.063 |   -0.290 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D2BWP40           | 0.101 |  0.084 |   0.147 |   -0.206 | 
     | test_pe/U107                                       |                  | MAOI22D1BWP40         | 0.101 |  0.001 |   0.147 |   -0.206 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40         | 0.027 |  0.052 |   0.200 |   -0.153 | 
     | test_pe/FE_OFC48_pe_out_res_1                      |                  | BUFFD2BWP40           | 0.027 |  0.000 |   0.200 |   -0.153 | 
     | test_pe/FE_OFC48_pe_out_res_1                      | I ^ -> Z ^       | BUFFD2BWP40           | 0.154 |  0.096 |   0.296 |   -0.057 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7                   |                  | nem_ohmux_invd0_4i_8b | 0.132 | -0.004 |   0.291 |   -0.062 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd0_4i_8b | 0.106 |  0.094 |   0.385 |    0.032 | 
     | sb_wide/out_3_2_id1_bar_reg_1_                     |                  | DFQD0BWP40            | 0.116 | -0.013 |   0.371 |    0.018 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.230 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.231 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.298 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.058 | 0.004 |  -0.051 |    0.302 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.086 | 0.082 |   0.030 |    0.383 | 
     | sb_wide/out_3_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.086 | 0.001 |   0.031 |    0.384 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.051
  Arrival Time                  0.410
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.492 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.491 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.448 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.445 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.391 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.390 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.030 |  0.096 |   0.065 |   -0.294 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40           | 0.030 |  0.000 |   0.065 |   -0.294 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40           | 0.263 |  0.161 |   0.225 |   -0.133 | 
     | test_pe/U94                                        |                  | IAO22D0BWP40          | 0.263 |  0.001 |   0.226 |   -0.133 | 
     | test_pe/U94                                        | A2 ^ -> ZN ^     | IAO22D0BWP40          | 0.045 |  0.068 |   0.294 |   -0.065 | 
     | test_pe/FE_OFC57_FE_OFN16_n                        |                  | CKBD5BWP40            | 0.045 |  0.000 |   0.294 |   -0.065 | 
     | test_pe/FE_OFC57_FE_OFN16_n                        | I ^ -> Z ^       | CKBD5BWP40            | 0.097 |  0.068 |   0.362 |    0.003 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.084 |  0.004 |   0.366 |    0.007 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd0_4i_8b | 0.098 |  0.057 |   0.423 |    0.064 | 
     | sb_wide/out_0_4_id1_bar_reg_14_                    |                  | DFQD0BWP40            | 0.106 | -0.013 |   0.410 |    0.051 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.235 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |    0.237 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.301 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.052 | 0.005 |  -0.052 |    0.307 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.087 |   0.034 |    0.393 | 
     | sb_wide/out_0_4_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.098 | 0.001 |   0.035 |    0.394 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.032
  Arrival Time                  0.393
  Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.494 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.493 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.451 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.447 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.393 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.392 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.032 |  0.097 |   0.065 |   -0.296 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D1BWP40           | 0.032 |  0.000 |   0.065 |   -0.296 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.140 |  0.107 |   0.172 |   -0.189 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40         | 0.140 |  0.000 |   0.173 |   -0.188 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40         | 0.038 |  0.059 |   0.231 |   -0.130 | 
     | test_pe/FE_OFC46_pe_out_res_2                      |                  | BUFFD0BWP40           | 0.038 |  0.000 |   0.231 |   -0.130 | 
     | test_pe/FE_OFC46_pe_out_res_2                      | I ^ -> Z ^       | BUFFD0BWP40           | 0.169 |  0.101 |   0.333 |   -0.028 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   |                  | nem_ohmux_invd0_4i_8b | 0.145 | -0.007 |   0.325 |   -0.036 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd0_4i_8b | 0.084 |  0.080 |   0.405 |    0.044 | 
     | sb_wide/out_2_2_id1_bar_reg_2_                     |                  | DFQD0BWP40            | 0.093 | -0.013 |   0.393 |    0.032 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.238 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.239 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.306 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.058 | 0.002 |  -0.054 |    0.308 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.102 | 0.090 |   0.037 |    0.398 | 
     | sb_wide/out_2_2_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.102 | 0.000 |   0.037 |    0.398 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.043
  Arrival Time                  0.408
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.498 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.498 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.455 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.451 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.397 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.396 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.030 |  0.096 |   0.065 |   -0.301 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40           | 0.030 |  0.000 |   0.065 |   -0.301 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40           | 0.263 |  0.161 |   0.225 |   -0.140 | 
     | test_pe/U94                                        |                  | IAO22D0BWP40          | 0.263 |  0.001 |   0.226 |   -0.139 | 
     | test_pe/U94                                        | A2 ^ -> ZN ^     | IAO22D0BWP40          | 0.045 |  0.068 |   0.294 |   -0.071 | 
     | test_pe/FE_OFC57_FE_OFN16_n                        |                  | CKBD5BWP40            | 0.045 |  0.000 |   0.294 |   -0.071 | 
     | test_pe/FE_OFC57_FE_OFN16_n                        | I ^ -> Z ^       | CKBD5BWP40            | 0.097 |  0.068 |   0.362 |   -0.003 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.084 |  0.001 |   0.363 |   -0.002 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd0_4i_8b | 0.052 |  0.056 |   0.419 |    0.054 | 
     | sb_wide/out_1_3_id1_bar_reg_14_                    |                  | DFQD0BWP40            | 0.057 | -0.011 |   0.408 |    0.043 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.242 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |    0.244 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.308 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.052 | 0.003 |  -0.055 |    0.311 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.079 |   0.024 |    0.390 | 
     | sb_wide/out_1_3_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.072 | 0.000 |   0.025 |    0.390 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_1b/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_2_id1_reg_0_/D               (^) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_5_/Q (^) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                         -0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                -0.017
  Arrival Time                  0.349
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.499 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.498 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.456 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40 | 0.040 | 0.004 |  -0.086 |   -0.452 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40 | 0.042 | 0.044 |  -0.042 |   -0.408 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             |              | DFCNQD1BWP40 | 0.042 | 0.000 |  -0.042 |   -0.408 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.023 | 0.089 |   0.047 |   -0.319 | 
     | test_pe/test_lut/U8                                |              | AOI22D0BWP40 | 0.023 | 0.000 |   0.047 |   -0.319 | 
     | test_pe/test_lut/U8                                | A2 ^ -> ZN v | AOI22D0BWP40 | 0.026 | 0.024 |   0.071 |   -0.295 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.071 |   -0.295 | 
     | test_pe/test_lut/U10                               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.027 | 0.030 |   0.101 |   -0.265 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40  | 0.027 | 0.000 |   0.101 |   -0.265 | 
     | test_pe/test_lut/U14                               | A2 ^ -> Z ^  | AO21D1BWP40  | 0.031 | 0.045 |   0.145 |   -0.221 | 
     | test_pe/U13                                        |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.146 |   -0.221 | 
     | test_pe/U13                                        | A1 ^ -> ZN v | AOI22D0BWP40 | 0.033 | 0.029 |   0.174 |   -0.192 | 
     | test_pe/U32                                        |              | AOI32D2BWP40 | 0.033 | 0.000 |   0.174 |   -0.192 | 
     | test_pe/U32                                        | A2 v -> ZN ^ | AOI32D2BWP40 | 0.030 | 0.026 |   0.200 |   -0.166 | 
     | test_pe/FE_RC_7_0                                  |              | AOI21D1BWP40 | 0.030 | 0.000 |   0.200 |   -0.166 | 
     | test_pe/FE_RC_7_0                                  | A2 ^ -> ZN v | AOI21D1BWP40 | 0.024 | 0.028 |   0.228 |   -0.138 | 
     | test_pe/FE_RC_8_0                                  |              | CKND4BWP40   | 0.024 | 0.000 |   0.228 |   -0.138 | 
     | test_pe/FE_RC_8_0                                  | I v -> ZN ^  | CKND4BWP40   | 0.065 | 0.041 |   0.269 |   -0.097 | 
     | sb_1b/U43                                          |              | AOI22D0BWP40 | 0.066 | 0.004 |   0.273 |   -0.093 | 
     | sb_1b/U43                                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.027 | 0.032 |   0.306 |   -0.060 | 
     | sb_1b/U47                                          |              | AOI22D0BWP40 | 0.027 | 0.000 |   0.306 |   -0.060 | 
     | sb_1b/U47                                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.055 | 0.043 |   0.349 |   -0.017 | 
     | sb_1b/out_3_2_id1_reg_0_                           |              | EDFQD0BWP40  | 0.055 | 0.000 |   0.349 |   -0.017 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.065 |       |  -0.123 |    0.243 | 
     | CTS_ccl_a_buf_00010      |            | CKBD20BWP40 | 0.065 | 0.002 |  -0.121 |    0.245 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.064 |  -0.057 |    0.309 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.052 | 0.004 |  -0.054 |    0.312 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.091 | 0.080 |   0.027 |    0.393 | 
     | sb_1b/out_3_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.091 | 0.003 |   0.029 |    0.395 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.036
  Arrival Time                  0.403
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.500 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.499 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.456 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.453 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.399 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.398 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.031 |  0.096 |   0.065 |   -0.302 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.031 |  0.000 |   0.065 |   -0.302 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.179 |  0.132 |   0.197 |   -0.170 | 
     | test_pe/U66                                        |                  | IAO22D1BWP40          | 0.179 |  0.001 |   0.198 |   -0.169 | 
     | test_pe/U66                                        | A2 ^ -> ZN ^     | IAO22D1BWP40          | 0.046 |  0.067 |   0.265 |   -0.102 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            |                  | CKBD8BWP40            | 0.046 |  0.000 |   0.265 |   -0.102 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            | I ^ -> Z ^       | CKBD8BWP40            | 0.074 |  0.054 |   0.319 |   -0.048 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.067 |  0.013 |   0.332 |   -0.035 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd0_4i_8b | 0.133 |  0.085 |   0.417 |    0.050 | 
     | sb_wide/out_3_4_id1_bar_reg_15_                    |                  | DFQD2BWP40            | 0.143 | -0.014 |   0.403 |    0.036 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.244 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |    0.246 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.310 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.052 | 0.004 |  -0.053 |    0.314 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.068 | 0.077 |   0.024 |    0.391 | 
     | sb_wide/out_3_4_id1_bar_reg_15_            |             | DFQD2BWP40   | 0.068 | 0.000 |   0.024 |    0.391 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D               (^) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_5_/Q (^) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                         -0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                -0.020
  Arrival Time                  0.348
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.501 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.500 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.457 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40 | 0.040 | 0.004 |  -0.086 |   -0.453 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40 | 0.042 | 0.044 |  -0.042 |   -0.409 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             |              | DFCNQD1BWP40 | 0.042 | 0.000 |  -0.042 |   -0.409 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.023 | 0.089 |   0.047 |   -0.321 | 
     | test_pe/test_lut/U8                                |              | AOI22D0BWP40 | 0.023 | 0.000 |   0.047 |   -0.321 | 
     | test_pe/test_lut/U8                                | A2 ^ -> ZN v | AOI22D0BWP40 | 0.026 | 0.024 |   0.071 |   -0.297 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.071 |   -0.297 | 
     | test_pe/test_lut/U10                               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.027 | 0.030 |   0.101 |   -0.267 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40  | 0.027 | 0.000 |   0.101 |   -0.267 | 
     | test_pe/test_lut/U14                               | A2 ^ -> Z ^  | AO21D1BWP40  | 0.031 | 0.045 |   0.145 |   -0.222 | 
     | test_pe/U13                                        |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.146 |   -0.222 | 
     | test_pe/U13                                        | A1 ^ -> ZN v | AOI22D0BWP40 | 0.033 | 0.029 |   0.174 |   -0.193 | 
     | test_pe/U32                                        |              | AOI32D2BWP40 | 0.033 | 0.000 |   0.174 |   -0.193 | 
     | test_pe/U32                                        | A2 v -> ZN ^ | AOI32D2BWP40 | 0.030 | 0.026 |   0.200 |   -0.167 | 
     | test_pe/FE_RC_7_0                                  |              | AOI21D1BWP40 | 0.030 | 0.000 |   0.200 |   -0.167 | 
     | test_pe/FE_RC_7_0                                  | A2 ^ -> ZN v | AOI21D1BWP40 | 0.024 | 0.028 |   0.228 |   -0.139 | 
     | test_pe/FE_RC_8_0                                  |              | CKND4BWP40   | 0.024 | 0.000 |   0.228 |   -0.139 | 
     | test_pe/FE_RC_8_0                                  | I v -> ZN ^  | CKND4BWP40   | 0.065 | 0.041 |   0.269 |   -0.098 | 
     | sb_1b/U45                                          |              | AOI22D0BWP40 | 0.066 | 0.005 |   0.275 |   -0.093 | 
     | sb_1b/U45                                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.026 | 0.031 |   0.305 |   -0.062 | 
     | sb_1b/FE_RC_29_0                                   |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.305 |   -0.062 | 
     | sb_1b/FE_RC_29_0                                   | A2 v -> ZN ^ | AOI22D0BWP40 | 0.064 | 0.043 |   0.348 |   -0.020 | 
     | sb_1b/out_2_1_id1_reg_0_                           |              | EDFQD0BWP40  | 0.064 | 0.000 |   0.348 |   -0.020 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.065 |       |  -0.123 |    0.244 | 
     | CTS_ccl_a_buf_00010      |            | CKBD20BWP40 | 0.065 | 0.002 |  -0.121 |    0.246 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.064 |  -0.057 |    0.310 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.052 | 0.004 |  -0.054 |    0.314 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.091 | 0.080 |   0.027 |    0.394 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.091 | 0.002 |   0.029 |    0.397 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.048
  Arrival Time                  0.417
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.503 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.502 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.459 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.455 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.401 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.400 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.030 |  0.096 |   0.065 |   -0.305 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40           | 0.030 |  0.000 |   0.065 |   -0.305 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40           | 0.263 |  0.161 |   0.225 |   -0.144 | 
     | test_pe/U94                                        |                  | IAO22D0BWP40          | 0.263 |  0.001 |   0.226 |   -0.143 | 
     | test_pe/U94                                        | A2 ^ -> ZN ^     | IAO22D0BWP40          | 0.045 |  0.068 |   0.294 |   -0.075 | 
     | test_pe/FE_OFC57_FE_OFN16_n                        |                  | CKBD5BWP40            | 0.045 |  0.000 |   0.294 |   -0.075 | 
     | test_pe/FE_OFC57_FE_OFN16_n                        | I ^ -> Z ^       | CKBD5BWP40            | 0.097 |  0.068 |   0.362 |   -0.007 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.084 |  0.004 |   0.366 |   -0.004 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd0_4i_8b | 0.078 |  0.064 |   0.430 |    0.061 | 
     | sb_wide/out_0_3_id1_bar_reg_14_                    |                  | DFQD0BWP40            | 0.086 | -0.012 |   0.417 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.246 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD20BWP40  | 0.065 | 0.002 |  -0.121 |    0.248 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.064 |  -0.057 |    0.312 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.052 | 0.005 |  -0.052 |    0.317 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.082 | 0.084 |   0.032 |    0.401 | 
     | sb_wide/out_0_3_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.082 | 0.000 |   0.032 |    0.402 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_1b/out_1_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_4_id1_reg_0_/D               (^) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_5_/Q (^) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                         -0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                -0.019
  Arrival Time                  0.351
  Slack Time                    0.370
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.503 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.502 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.459 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40 | 0.040 | 0.004 |  -0.086 |   -0.456 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40 | 0.042 | 0.044 |  -0.042 |   -0.412 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             |              | DFCNQD1BWP40 | 0.042 | 0.000 |  -0.042 |   -0.412 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.023 | 0.089 |   0.047 |   -0.323 | 
     | test_pe/test_lut/U8                                |              | AOI22D0BWP40 | 0.023 | 0.000 |   0.047 |   -0.323 | 
     | test_pe/test_lut/U8                                | A2 ^ -> ZN v | AOI22D0BWP40 | 0.026 | 0.024 |   0.071 |   -0.299 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.071 |   -0.299 | 
     | test_pe/test_lut/U10                               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.027 | 0.030 |   0.101 |   -0.269 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40  | 0.027 | 0.000 |   0.101 |   -0.269 | 
     | test_pe/test_lut/U14                               | A2 ^ -> Z ^  | AO21D1BWP40  | 0.031 | 0.045 |   0.145 |   -0.225 | 
     | test_pe/U13                                        |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.146 |   -0.224 | 
     | test_pe/U13                                        | A1 ^ -> ZN v | AOI22D0BWP40 | 0.033 | 0.029 |   0.174 |   -0.196 | 
     | test_pe/U32                                        |              | AOI32D2BWP40 | 0.033 | 0.000 |   0.174 |   -0.196 | 
     | test_pe/U32                                        | A2 v -> ZN ^ | AOI32D2BWP40 | 0.030 | 0.026 |   0.200 |   -0.170 | 
     | test_pe/FE_RC_7_0                                  |              | AOI21D1BWP40 | 0.030 | 0.000 |   0.200 |   -0.170 | 
     | test_pe/FE_RC_7_0                                  | A2 ^ -> ZN v | AOI21D1BWP40 | 0.024 | 0.028 |   0.228 |   -0.142 | 
     | test_pe/FE_RC_8_0                                  |              | CKND4BWP40   | 0.024 | 0.000 |   0.228 |   -0.142 | 
     | test_pe/FE_RC_8_0                                  | I v -> ZN ^  | CKND4BWP40   | 0.065 | 0.041 |   0.269 |   -0.101 | 
     | sb_1b/U55                                          |              | AOI22D0BWP40 | 0.066 | 0.005 |   0.274 |   -0.096 | 
     | sb_1b/U55                                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.026 | 0.030 |   0.305 |   -0.065 | 
     | sb_1b/U153                                         |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.305 |   -0.065 | 
     | sb_1b/U153                                         | A2 v -> ZN ^ | AOI22D0BWP40 | 0.063 | 0.046 |   0.351 |   -0.019 | 
     | sb_1b/out_1_4_id1_reg_0_                           |              | EDFQD0BWP40  | 0.063 | 0.000 |   0.351 |   -0.019 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.065 |       |  -0.123 |    0.247 | 
     | CTS_ccl_a_buf_00010      |            | CKBD20BWP40 | 0.065 | 0.002 |  -0.121 |    0.249 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.064 |  -0.057 |    0.313 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.052 | 0.004 |  -0.054 |    0.316 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.091 | 0.080 |   0.027 |    0.397 | 
     | sb_1b/out_1_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.091 | 0.002 |   0.029 |    0.399 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_1b/out_0_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_6_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.008
  Arrival Time                  0.379
  Slack Time                    0.370
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.045 |       |  -0.133 |   -0.503 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40   | 0.045 | 0.001 |  -0.132 |   -0.503 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40   | 0.040 | 0.043 |  -0.089 |   -0.460 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40  | 0.040 | 0.004 |  -0.086 |   -0.456 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40  | 0.042 | 0.044 |  -0.042 |   -0.412 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_6_             |              | DFCNQD1BWP40  | 0.042 | 0.000 |  -0.042 |   -0.412 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_6_             | CP ^ -> Q v  | DFCNQD1BWP40  | 0.019 | 0.100 |   0.058 |   -0.312 | 
     | test_pe/test_lut/U11                               |              | AOI22D0BWP40  | 0.019 | 0.000 |   0.058 |   -0.312 | 
     | test_pe/test_lut/U11                               | A2 v -> ZN ^ | AOI22D0BWP40  | 0.028 | 0.024 |   0.083 |   -0.288 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40 | 0.028 | 0.000 |   0.083 |   -0.288 | 
     | test_pe/test_lut/U13                               | A1 ^ -> ZN v | AOI221D0BWP40 | 0.029 | 0.026 |   0.109 |   -0.261 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40   | 0.029 | 0.000 |   0.109 |   -0.261 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40   | 0.023 | 0.047 |   0.156 |   -0.214 | 
     | test_pe/U13                                        |              | AOI22D0BWP40  | 0.023 | 0.000 |   0.157 |   -0.214 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40  | 0.040 | 0.031 |   0.187 |   -0.183 | 
     | test_pe/U32                                        |              | AOI32D2BWP40  | 0.040 | 0.000 |   0.187 |   -0.183 | 
     | test_pe/U32                                        | A2 ^ -> ZN v | AOI32D2BWP40  | 0.029 | 0.028 |   0.215 |   -0.155 | 
     | test_pe/FE_RC_7_0                                  |              | AOI21D1BWP40  | 0.029 | 0.000 |   0.215 |   -0.155 | 
     | test_pe/FE_RC_7_0                                  | A2 v -> ZN ^ | AOI21D1BWP40  | 0.044 | 0.045 |   0.261 |   -0.109 | 
     | test_pe/FE_RC_8_0                                  |              | CKND4BWP40    | 0.044 | 0.000 |   0.261 |   -0.109 | 
     | test_pe/FE_RC_8_0                                  | I ^ -> ZN v  | CKND4BWP40    | 0.058 | 0.044 |   0.305 |   -0.066 | 
     | sb_1b/U73                                          |              | AOI22D0BWP40  | 0.058 | 0.004 |   0.309 |   -0.061 | 
     | sb_1b/U73                                          | A2 v -> ZN ^ | AOI22D0BWP40  | 0.028 | 0.034 |   0.343 |   -0.027 | 
     | sb_1b/U77                                          |              | AOI22D1BWP40  | 0.028 | 0.000 |   0.343 |   -0.027 | 
     | sb_1b/U77                                          | A2 ^ -> ZN v | AOI22D1BWP40  | 0.049 | 0.036 |   0.379 |    0.008 | 
     | sb_1b/out_0_3_id1_reg_0_                           |              | EDFQD0BWP40   | 0.049 | 0.000 |   0.379 |    0.008 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.065 |       |  -0.123 |    0.247 | 
     | CTS_ccl_a_buf_00010      |            | CKBD20BWP40 | 0.065 | 0.002 |  -0.121 |    0.249 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.064 |  -0.057 |    0.313 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.052 | 0.004 |  -0.054 |    0.317 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.091 | 0.080 |   0.027 |    0.397 | 
     | sb_1b/out_0_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.091 | 0.002 |   0.029 |    0.399 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_1b/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_3_id1_reg_0_/D               (^) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_5_/Q (^) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                         -0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                -0.020
  Arrival Time                  0.351
  Slack Time                    0.371
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.504 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.503 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.460 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40 | 0.040 | 0.004 |  -0.086 |   -0.456 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40 | 0.042 | 0.044 |  -0.042 |   -0.412 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             |              | DFCNQD1BWP40 | 0.042 | 0.000 |  -0.042 |   -0.412 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.023 | 0.089 |   0.047 |   -0.324 | 
     | test_pe/test_lut/U8                                |              | AOI22D0BWP40 | 0.023 | 0.000 |   0.047 |   -0.324 | 
     | test_pe/test_lut/U8                                | A2 ^ -> ZN v | AOI22D0BWP40 | 0.026 | 0.024 |   0.071 |   -0.300 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.071 |   -0.300 | 
     | test_pe/test_lut/U10                               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.027 | 0.030 |   0.101 |   -0.270 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40  | 0.027 | 0.000 |   0.101 |   -0.270 | 
     | test_pe/test_lut/U14                               | A2 ^ -> Z ^  | AO21D1BWP40  | 0.031 | 0.045 |   0.145 |   -0.225 | 
     | test_pe/U13                                        |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.146 |   -0.225 | 
     | test_pe/U13                                        | A1 ^ -> ZN v | AOI22D0BWP40 | 0.033 | 0.029 |   0.174 |   -0.196 | 
     | test_pe/U32                                        |              | AOI32D2BWP40 | 0.033 | 0.000 |   0.174 |   -0.196 | 
     | test_pe/U32                                        | A2 v -> ZN ^ | AOI32D2BWP40 | 0.030 | 0.026 |   0.200 |   -0.170 | 
     | test_pe/FE_RC_7_0                                  |              | AOI21D1BWP40 | 0.030 | 0.000 |   0.200 |   -0.170 | 
     | test_pe/FE_RC_7_0                                  | A2 ^ -> ZN v | AOI21D1BWP40 | 0.024 | 0.028 |   0.228 |   -0.142 | 
     | test_pe/FE_RC_8_0                                  |              | CKND4BWP40   | 0.024 | 0.000 |   0.228 |   -0.142 | 
     | test_pe/FE_RC_8_0                                  | I v -> ZN ^  | CKND4BWP40   | 0.065 | 0.041 |   0.269 |   -0.101 | 
     | sb_1b/U35                                          |              | AOI22D0BWP40 | 0.066 | 0.005 |   0.274 |   -0.096 | 
     | sb_1b/U35                                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.025 | 0.030 |   0.304 |   -0.067 | 
     | sb_1b/FE_RC_30_0                                   |              | AOI22D0BWP40 | 0.025 | 0.000 |   0.304 |   -0.067 | 
     | sb_1b/FE_RC_30_0                                   | A2 v -> ZN ^ | AOI22D0BWP40 | 0.065 | 0.047 |   0.351 |   -0.020 | 
     | sb_1b/out_2_3_id1_reg_0_                           |              | EDFQD0BWP40  | 0.065 | 0.000 |   0.351 |   -0.020 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.065 |       |  -0.123 |    0.247 | 
     | CTS_ccl_a_buf_00010      |            | CKBD20BWP40 | 0.065 | 0.002 |  -0.121 |    0.249 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.064 |  -0.057 |    0.313 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.052 | 0.004 |  -0.054 |    0.317 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.091 | 0.080 |   0.027 |    0.397 | 
     | sb_1b/out_2_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.091 | 0.002 |   0.029 |    0.400 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.016
  Arrival Time                  0.387
  Slack Time                    0.371
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                       |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                       | 0.045 |        |  -0.133 |   -0.504 | 
     | CTS_ccl_a_buf_00008                                |                  | CKBD16BWP40           | 0.045 |  0.001 |  -0.132 |   -0.503 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^       | CKBD16BWP40           | 0.040 |  0.043 |  -0.089 |   -0.460 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40          | 0.040 |  0.004 |  -0.086 |   -0.457 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.052 |  0.054 |  -0.032 |   -0.403 | 
     | _0_/latch                                          |                  |                       |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40          | 0.052 |  0.001 |  -0.031 |   -0.402 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40          | 0.031 |  0.096 |   0.065 |   -0.306 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40           | 0.031 |  0.000 |   0.065 |   -0.306 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40           | 0.179 |  0.132 |   0.197 |   -0.174 | 
     | test_pe/U66                                        |                  | IAO22D1BWP40          | 0.179 |  0.001 |   0.198 |   -0.173 | 
     | test_pe/U66                                        | A2 ^ -> ZN ^     | IAO22D1BWP40          | 0.046 |  0.067 |   0.265 |   -0.106 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            |                  | CKBD8BWP40            | 0.046 |  0.000 |   0.265 |   -0.106 | 
     | test_pe/FE_OFC56_FE_OFN18_pe_out_res_15            | I ^ -> Z ^       | CKBD8BWP40            | 0.074 |  0.054 |   0.319 |   -0.051 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  |                  | nem_ohmux_invd0_4i_8b | 0.065 |  0.002 |   0.321 |   -0.049 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd0_4i_8b | 0.119 |  0.079 |   0.401 |    0.030 | 
     | sb_wide/out_3_2_id1_bar_reg_15_                    |                  | DFQD0BWP40            | 0.129 | -0.014 |   0.387 |    0.016 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.123 |    0.248 | 
     | CTS_ccl_a_buf_00008                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.122 |    0.248 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^  | CKBD16BWP40  | 0.058 | 0.067 |  -0.055 |    0.316 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.058 | 0.004 |  -0.051 |    0.320 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.086 | 0.082 |   0.030 |    0.401 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.086 | 0.001 |   0.031 |    0.402 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_1b/out_0_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_1_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_6_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.009
  Arrival Time                  0.381
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |               | 0.045 |       |  -0.133 |   -0.505 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40   | 0.045 | 0.001 |  -0.132 |   -0.504 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40   | 0.040 | 0.043 |  -0.089 |   -0.461 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40  | 0.040 | 0.004 |  -0.086 |   -0.458 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40  | 0.042 | 0.044 |  -0.042 |   -0.414 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_6_             |              | DFCNQD1BWP40  | 0.042 | 0.000 |  -0.042 |   -0.414 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_6_             | CP ^ -> Q v  | DFCNQD1BWP40  | 0.019 | 0.100 |   0.058 |   -0.314 | 
     | test_pe/test_lut/U11                               |              | AOI22D0BWP40  | 0.019 | 0.000 |   0.058 |   -0.314 | 
     | test_pe/test_lut/U11                               | A2 v -> ZN ^ | AOI22D0BWP40  | 0.028 | 0.024 |   0.083 |   -0.289 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40 | 0.028 | 0.000 |   0.083 |   -0.289 | 
     | test_pe/test_lut/U13                               | A1 ^ -> ZN v | AOI221D0BWP40 | 0.029 | 0.026 |   0.109 |   -0.263 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40   | 0.029 | 0.000 |   0.109 |   -0.263 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40   | 0.023 | 0.047 |   0.156 |   -0.216 | 
     | test_pe/U13                                        |              | AOI22D0BWP40  | 0.023 | 0.000 |   0.157 |   -0.215 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40  | 0.040 | 0.031 |   0.187 |   -0.185 | 
     | test_pe/U32                                        |              | AOI32D2BWP40  | 0.040 | 0.000 |   0.187 |   -0.185 | 
     | test_pe/U32                                        | A2 ^ -> ZN v | AOI32D2BWP40  | 0.029 | 0.028 |   0.215 |   -0.157 | 
     | test_pe/FE_RC_7_0                                  |              | AOI21D1BWP40  | 0.029 | 0.000 |   0.215 |   -0.157 | 
     | test_pe/FE_RC_7_0                                  | A2 v -> ZN ^ | AOI21D1BWP40  | 0.044 | 0.045 |   0.261 |   -0.111 | 
     | test_pe/FE_RC_8_0                                  |              | CKND4BWP40    | 0.044 | 0.000 |   0.261 |   -0.111 | 
     | test_pe/FE_RC_8_0                                  | I ^ -> ZN v  | CKND4BWP40    | 0.058 | 0.044 |   0.305 |   -0.067 | 
     | sb_1b/U86                                          |              | AOI22D0BWP40  | 0.058 | 0.004 |   0.309 |   -0.063 | 
     | sb_1b/U86                                          | A2 v -> ZN ^ | AOI22D0BWP40  | 0.030 | 0.035 |   0.344 |   -0.028 | 
     | sb_1b/FE_RC_6_0                                    |              | AOI22D1BWP40  | 0.030 | 0.000 |   0.344 |   -0.028 | 
     | sb_1b/FE_RC_6_0                                    | A2 ^ -> ZN v | AOI22D1BWP40  | 0.048 | 0.037 |   0.381 |    0.009 | 
     | sb_1b/out_0_1_id1_reg_0_                           |              | EDFQD0BWP40   | 0.048 | 0.000 |   0.381 |    0.009 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.065 |       |  -0.123 |    0.249 | 
     | CTS_ccl_a_buf_00010      |            | CKBD20BWP40 | 0.065 | 0.002 |  -0.121 |    0.251 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.064 |  -0.057 |    0.315 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.052 | 0.004 |  -0.054 |    0.318 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.091 | 0.080 |   0.027 |    0.399 | 
     | sb_1b/out_0_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.091 | 0.002 |   0.029 |    0.401 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_1b/out_3_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_4_id1_reg_0_/D               (^) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_5_/Q (^) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                         -0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                -0.021
  Arrival Time                  0.352
  Slack Time                    0.373
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.506 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.505 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.462 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40 | 0.040 | 0.004 |  -0.086 |   -0.459 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40 | 0.042 | 0.044 |  -0.042 |   -0.415 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             |              | DFCNQD1BWP40 | 0.042 | 0.000 |  -0.042 |   -0.415 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.023 | 0.089 |   0.047 |   -0.326 | 
     | test_pe/test_lut/U8                                |              | AOI22D0BWP40 | 0.023 | 0.000 |   0.047 |   -0.326 | 
     | test_pe/test_lut/U8                                | A2 ^ -> ZN v | AOI22D0BWP40 | 0.026 | 0.024 |   0.071 |   -0.302 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.071 |   -0.302 | 
     | test_pe/test_lut/U10                               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.027 | 0.030 |   0.101 |   -0.272 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40  | 0.027 | 0.000 |   0.101 |   -0.272 | 
     | test_pe/test_lut/U14                               | A2 ^ -> Z ^  | AO21D1BWP40  | 0.031 | 0.045 |   0.145 |   -0.227 | 
     | test_pe/U13                                        |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.146 |   -0.227 | 
     | test_pe/U13                                        | A1 ^ -> ZN v | AOI22D0BWP40 | 0.033 | 0.029 |   0.174 |   -0.199 | 
     | test_pe/U32                                        |              | AOI32D2BWP40 | 0.033 | 0.000 |   0.174 |   -0.199 | 
     | test_pe/U32                                        | A2 v -> ZN ^ | AOI32D2BWP40 | 0.030 | 0.026 |   0.200 |   -0.173 | 
     | test_pe/FE_RC_7_0                                  |              | AOI21D1BWP40 | 0.030 | 0.000 |   0.200 |   -0.172 | 
     | test_pe/FE_RC_7_0                                  | A2 ^ -> ZN v | AOI21D1BWP40 | 0.024 | 0.028 |   0.228 |   -0.145 | 
     | test_pe/FE_RC_8_0                                  |              | CKND4BWP40   | 0.024 | 0.000 |   0.228 |   -0.145 | 
     | test_pe/FE_RC_8_0                                  | I v -> ZN ^  | CKND4BWP40   | 0.065 | 0.041 |   0.269 |   -0.104 | 
     | sb_1b/U36                                          |              | AOI22D0BWP40 | 0.066 | 0.005 |   0.274 |   -0.099 | 
     | sb_1b/U36                                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.025 | 0.030 |   0.304 |   -0.069 | 
     | sb_1b/U39                                          |              | AOI22D0BWP40 | 0.025 | 0.000 |   0.304 |   -0.069 | 
     | sb_1b/U39                                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.073 | 0.048 |   0.352 |   -0.021 | 
     | sb_1b/out_3_4_id1_reg_0_                           |              | EDFQD0BWP40  | 0.073 | 0.000 |   0.352 |   -0.021 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.065 |       |  -0.123 |    0.250 | 
     | CTS_ccl_a_buf_00010      |            | CKBD20BWP40 | 0.065 | 0.002 |  -0.121 |    0.251 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.064 |  -0.057 |    0.316 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.052 | 0.004 |  -0.054 |    0.319 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.091 | 0.080 |   0.027 |    0.400 | 
     | sb_1b/out_3_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.091 | 0.002 |   0.029 |    0.402 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_1b/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_4_id1_reg_0_/D               (^) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_5_/Q (^) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                         -0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                -0.021
  Arrival Time                  0.353
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.508 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.507 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.464 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40 | 0.040 | 0.004 |  -0.086 |   -0.460 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40 | 0.042 | 0.044 |  -0.042 |   -0.416 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             |              | DFCNQD1BWP40 | 0.042 | 0.000 |  -0.042 |   -0.416 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.023 | 0.089 |   0.047 |   -0.328 | 
     | test_pe/test_lut/U8                                |              | AOI22D0BWP40 | 0.023 | 0.000 |   0.047 |   -0.328 | 
     | test_pe/test_lut/U8                                | A2 ^ -> ZN v | AOI22D0BWP40 | 0.026 | 0.024 |   0.071 |   -0.304 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.071 |   -0.304 | 
     | test_pe/test_lut/U10                               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.027 | 0.030 |   0.101 |   -0.274 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40  | 0.027 | 0.000 |   0.101 |   -0.274 | 
     | test_pe/test_lut/U14                               | A2 ^ -> Z ^  | AO21D1BWP40  | 0.031 | 0.045 |   0.145 |   -0.229 | 
     | test_pe/U13                                        |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.146 |   -0.229 | 
     | test_pe/U13                                        | A1 ^ -> ZN v | AOI22D0BWP40 | 0.033 | 0.029 |   0.174 |   -0.200 | 
     | test_pe/U32                                        |              | AOI32D2BWP40 | 0.033 | 0.000 |   0.174 |   -0.200 | 
     | test_pe/U32                                        | A2 v -> ZN ^ | AOI32D2BWP40 | 0.030 | 0.026 |   0.200 |   -0.174 | 
     | test_pe/FE_RC_7_0                                  |              | AOI21D1BWP40 | 0.030 | 0.000 |   0.200 |   -0.174 | 
     | test_pe/FE_RC_7_0                                  | A2 ^ -> ZN v | AOI21D1BWP40 | 0.024 | 0.028 |   0.228 |   -0.146 | 
     | test_pe/FE_RC_8_0                                  |              | CKND4BWP40   | 0.024 | 0.000 |   0.228 |   -0.146 | 
     | test_pe/FE_RC_8_0                                  | I v -> ZN ^  | CKND4BWP40   | 0.065 | 0.041 |   0.269 |   -0.105 | 
     | sb_1b/U66                                          |              | AOI22D0BWP40 | 0.066 | 0.006 |   0.275 |   -0.099 | 
     | sb_1b/U66                                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.029 | 0.032 |   0.307 |   -0.067 | 
     | sb_1b/U69                                          |              | AOI22D0BWP40 | 0.029 | 0.000 |   0.307 |   -0.067 | 
     | sb_1b/U69                                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.073 | 0.046 |   0.353 |   -0.021 | 
     | sb_1b/out_0_4_id1_reg_0_                           |              | EDFQD0BWP40  | 0.073 | 0.000 |   0.353 |   -0.021 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.065 |       |  -0.123 |    0.251 | 
     | CTS_ccl_a_buf_00010      |            | CKBD20BWP40 | 0.065 | 0.002 |  -0.121 |    0.253 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.064 |  -0.057 |    0.317 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.052 | 0.004 |  -0.054 |    0.321 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.091 | 0.080 |   0.027 |    0.401 | 
     | sb_1b/out_0_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.091 | 0.002 |   0.029 |    0.403 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D               (^) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_5_/Q (^) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                         -0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                -0.022
  Arrival Time                  0.353
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.508 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.507 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.464 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40 | 0.040 | 0.004 |  -0.086 |   -0.460 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40 | 0.042 | 0.044 |  -0.042 |   -0.416 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             |              | DFCNQD1BWP40 | 0.042 | 0.000 |  -0.042 |   -0.416 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.023 | 0.089 |   0.047 |   -0.328 | 
     | test_pe/test_lut/U8                                |              | AOI22D0BWP40 | 0.023 | 0.000 |   0.047 |   -0.328 | 
     | test_pe/test_lut/U8                                | A2 ^ -> ZN v | AOI22D0BWP40 | 0.026 | 0.024 |   0.071 |   -0.304 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.071 |   -0.304 | 
     | test_pe/test_lut/U10                               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.027 | 0.030 |   0.101 |   -0.274 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40  | 0.027 | 0.000 |   0.101 |   -0.274 | 
     | test_pe/test_lut/U14                               | A2 ^ -> Z ^  | AO21D1BWP40  | 0.031 | 0.045 |   0.145 |   -0.229 | 
     | test_pe/U13                                        |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.146 |   -0.229 | 
     | test_pe/U13                                        | A1 ^ -> ZN v | AOI22D0BWP40 | 0.033 | 0.029 |   0.174 |   -0.200 | 
     | test_pe/U32                                        |              | AOI32D2BWP40 | 0.033 | 0.000 |   0.174 |   -0.200 | 
     | test_pe/U32                                        | A2 v -> ZN ^ | AOI32D2BWP40 | 0.030 | 0.026 |   0.200 |   -0.174 | 
     | test_pe/FE_RC_7_0                                  |              | AOI21D1BWP40 | 0.030 | 0.000 |   0.200 |   -0.174 | 
     | test_pe/FE_RC_7_0                                  | A2 ^ -> ZN v | AOI21D1BWP40 | 0.024 | 0.028 |   0.228 |   -0.146 | 
     | test_pe/FE_RC_8_0                                  |              | CKND4BWP40   | 0.024 | 0.000 |   0.228 |   -0.146 | 
     | test_pe/FE_RC_8_0                                  | I v -> ZN ^  | CKND4BWP40   | 0.065 | 0.041 |   0.269 |   -0.105 | 
     | sb_1b/U60                                          |              | AOI22D0BWP40 | 0.066 | 0.005 |   0.274 |   -0.100 | 
     | sb_1b/U60                                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.026 | 0.031 |   0.305 |   -0.070 | 
     | sb_1b/FE_RC_17_0                                   |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.305 |   -0.070 | 
     | sb_1b/FE_RC_17_0                                   | A2 v -> ZN ^ | AOI22D0BWP40 | 0.074 | 0.048 |   0.353 |   -0.022 | 
     | sb_1b/out_1_3_id1_reg_0_                           |              | EDFQD0BWP40  | 0.074 | 0.000 |   0.353 |   -0.022 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.065 |       |  -0.123 |    0.251 | 
     | CTS_ccl_a_buf_00010      |            | CKBD20BWP40 | 0.065 | 0.002 |  -0.121 |    0.253 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.064 |  -0.057 |    0.317 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.052 | 0.004 |  -0.054 |    0.321 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.091 | 0.080 |   0.027 |    0.401 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.091 | 0.002 |   0.029 |    0.403 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D               (^) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_5_/Q (^) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                         -0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                -0.021
  Arrival Time                  0.353
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.023
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |              |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |              | 0.045 |       |  -0.133 |   -0.508 | 
     | CTS_ccl_a_buf_00008                                |              | CKBD16BWP40  | 0.045 | 0.001 |  -0.132 |   -0.507 | 
     | CTS_ccl_a_buf_00008                                | I ^ -> Z ^   | CKBD16BWP40  | 0.040 | 0.043 |  -0.089 |   -0.464 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40 | 0.040 | 0.004 |  -0.086 |   -0.461 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40 | 0.042 | 0.044 |  -0.042 |   -0.417 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             |              | DFCNQD1BWP40 | 0.042 | 0.000 |  -0.042 |   -0.416 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_5_             | CP ^ -> Q ^  | DFCNQD1BWP40 | 0.023 | 0.089 |   0.047 |   -0.328 | 
     | test_pe/test_lut/U8                                |              | AOI22D0BWP40 | 0.023 | 0.000 |   0.047 |   -0.328 | 
     | test_pe/test_lut/U8                                | A2 ^ -> ZN v | AOI22D0BWP40 | 0.026 | 0.024 |   0.071 |   -0.304 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40 | 0.026 | 0.000 |   0.071 |   -0.304 | 
     | test_pe/test_lut/U10                               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.027 | 0.030 |   0.101 |   -0.274 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40  | 0.027 | 0.000 |   0.101 |   -0.274 | 
     | test_pe/test_lut/U14                               | A2 ^ -> Z ^  | AO21D1BWP40  | 0.031 | 0.045 |   0.145 |   -0.229 | 
     | test_pe/U13                                        |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.146 |   -0.229 | 
     | test_pe/U13                                        | A1 ^ -> ZN v | AOI22D0BWP40 | 0.033 | 0.029 |   0.174 |   -0.200 | 
     | test_pe/U32                                        |              | AOI32D2BWP40 | 0.033 | 0.000 |   0.174 |   -0.200 | 
     | test_pe/U32                                        | A2 v -> ZN ^ | AOI32D2BWP40 | 0.030 | 0.026 |   0.200 |   -0.174 | 
     | test_pe/FE_RC_7_0                                  |              | AOI21D1BWP40 | 0.030 | 0.000 |   0.200 |   -0.174 | 
     | test_pe/FE_RC_7_0                                  | A2 ^ -> ZN v | AOI21D1BWP40 | 0.024 | 0.028 |   0.228 |   -0.147 | 
     | test_pe/FE_RC_8_0                                  |              | CKND4BWP40   | 0.024 | 0.000 |   0.228 |   -0.147 | 
     | test_pe/FE_RC_8_0                                  | I v -> ZN ^  | CKND4BWP40   | 0.065 | 0.041 |   0.269 |   -0.105 | 
     | sb_1b/U28                                          |              | AOI22D0BWP40 | 0.066 | 0.006 |   0.275 |   -0.100 | 
     | sb_1b/U28                                          | A2 ^ -> ZN v | AOI22D0BWP40 | 0.024 | 0.029 |   0.304 |   -0.071 | 
     | sb_1b/U32                                          |              | AOI22D0BWP40 | 0.024 | 0.000 |   0.304 |   -0.071 | 
     | sb_1b/U32                                          | A2 v -> ZN ^ | AOI22D0BWP40 | 0.073 | 0.049 |   0.353 |   -0.021 | 
     | sb_1b/out_0_0_id1_reg_0_                           |              | EDFQD0BWP40  | 0.073 | 0.000 |   0.353 |   -0.021 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.156
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.065 |       |  -0.123 |    0.251 | 
     | CTS_ccl_a_buf_00010      |            | CKBD20BWP40 | 0.065 | 0.002 |  -0.121 |    0.253 | 
     | CTS_ccl_a_buf_00010      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.064 |  -0.057 |    0.317 | 
     | CTS_ccl_a_buf_00003      |            | CKBD5BWP40  | 0.052 | 0.004 |  -0.054 |    0.321 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^ | CKBD5BWP40  | 0.091 | 0.080 |   0.027 |    0.401 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.091 | 0.002 |   0.029 |    0.404 | 
     +------------------------------------------------------------------------------------------+ 

