

================================================================
== Vivado HLS Report for 'Loop_loop5_proc'
================================================================
* Date:           Wed Dec 23 13:51:49 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       q21_3
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.909|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  129|  129|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop5   |  128|  128|         2|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    225|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        0|      -|      7|      7|    -|
|Multiplexer      |        -|      -|      -|     48|    -|
|Register         |        -|      -|    209|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    216|    280|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |PI_U   |Loop_loop5_proc_PI  |        0|  7|   7|    0|    64|    7|     1|          448|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                    |        0|  7|   7|    0|    64|    7|     1|          448|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |i_fu_89_p2            |     +    |      0|  0|   15|           7|           1|
    |sub_ln270_fu_104_p2   |     -    |      0|  0|   15|           8|           7|
    |icmp_ln267_fu_83_p2   |   icmp   |      0|  0|   11|           7|           8|
    |lshr_ln270_fu_114_p2  |   lshr   |      0|  0|  182|          64|          64|
    |ap_block_state1       |    or    |      0|  0|    2|           1|           1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  225|          87|          81|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |i_4_i_reg_53                  |   9|          2|    7|         14|
    |inv_init_perm_res_0_s_reg_64  |   9|          2|   64|        128|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  48|         10|   73|        148|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |i_4_i_reg_53                  |   7|   0|    7|          0|
    |i_reg_138                     |   7|   0|    7|          0|
    |inv_init_perm_res_0_s_reg_64  |  64|   0|   64|          0|
    |pre_output_reg_130            |  64|   0|   64|          0|
    |trunc_ln270_1_reg_148         |  63|   0|   63|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 209|   0|  209|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Loop_loop5_proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Loop_loop5_proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Loop_loop5_proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Loop_loop5_proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Loop_loop5_proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Loop_loop5_proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Loop_loop5_proc | return value |
|ap_return    | out |   64| ap_ctrl_hs | Loop_loop5_proc | return value |
|p_read       |  in |   32|   ap_none  |      p_read     |    scalar    |
|p_read1      |  in |   32|   ap_none  |     p_read1     |    scalar    |
+-------------+-----+-----+------------+-----------------+--------------+

