# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do BinUDCntEnRst4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joaod/Desktop/2semestre/LSD/Aula07/Parte2/BinUDCntEnRst4.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 10:14:17 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Desktop/2semestre/LSD/Aula07/Parte2/BinUDCntEnRst4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinUDCntEnRst4
# -- Compiling architecture Behavioral of BinUDCntEnRst4
# End time: 10:14:17 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/joaod/Desktop/2semestre/LSD/Aula07/Parte2/BinUDCntEnRst4_Tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 10:14:42 on Apr 23,2024
# vcom -reportprogress 300 -work work C:/Users/joaod/Desktop/2semestre/LSD/Aula07/Parte2/BinUDCntEnRst4_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst4_Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst4_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity BinUDCntEnRst4
# End time: 10:14:42 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.binudcntenrst4_tb(stimulus) -voptargs=+acc
# vsim -gui -l msim_transcript work.binudcntenrst4_tb(stimulus) -voptargs="+acc" 
# Start time: 10:15:09 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binudcntenrst4_tb(stimulus)#1
# Loading work.binudcntenrst4(behavioral)#1
add wave -position end  sim:/binudcntenrst4_tb/s_clk
add wave -position end  sim:/binudcntenrst4_tb/s_reset
add wave -position end  sim:/binudcntenrst4_tb/s_enable
add wave -position end  sim:/binudcntenrst4_tb/s_upDown_n
add wave -position end  sim:/binudcntenrst4_tb/s_cntOut
run
add wave -position end  sim:/binudcntenrst4_tb/s_reset
add wave -position end  sim:/binudcntenrst4_tb/s_clk
add wave -position end  sim:/binudcntenrst4_tb/s_enable
add wave -position end  sim:/binudcntenrst4_tb/s_upDown_n
add wave -position end  sim:/binudcntenrst4_tb/s_cntOut
run
# End time: 10:17:57 on Apr 23,2024, Elapsed time: 0:02:48
# Errors: 0, Warnings: 1
