{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572706461619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572706461619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 11:54:21 2019 " "Processing started: Sat Nov 02 11:54:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572706461619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572706461619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572706461619 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572706462032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-banco " "Found design unit 1: final-banco" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572706462564 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572706462564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572706462564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572706462596 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DISPLAYER final.vhd(24) " "Verilog HDL or VHDL warning at final.vhd(24): object \"DISPLAYER\" assigned a value but never read" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572706462629 "|final"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DADO1 final.vhd(26) " "VHDL Signal Declaration warning at final.vhd(26): used implicit default value for signal \"DADO1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572706462629 "|final"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DADO2 final.vhd(26) " "VHDL Signal Declaration warning at final.vhd(26): used implicit default value for signal \"DADO2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572706462629 "|final"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DADO3 final.vhd(26) " "VHDL Signal Declaration warning at final.vhd(26): used implicit default value for signal \"DADO3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572706462629 "|final"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DADO4 final.vhd(26) " "VHDL Signal Declaration warning at final.vhd(26): used implicit default value for signal \"DADO4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572706462633 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEIO_CLOCK final.vhd(45) " "VHDL Process Statement warning at final.vhd(45): signal \"MEIO_CLOCK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572706462633 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEIO_CLOCK final.vhd(56) " "VHDL Process Statement warning at final.vhd(56): signal \"MEIO_CLOCK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572706462633 "|final"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add1\"" {  } { { "final.vhd" "Add1" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 62 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572706462961 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1572706462961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572706463011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add1 " "Instantiated megafunction \"lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572706463011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572706463011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572706463011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572706463011 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572706463011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ri " "Found entity 1: add_sub_9ri" {  } { { "db/add_sub_9ri.tdf" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/db/add_sub_9ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572706463088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572706463088 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A1 VCC " "Pin \"A1\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|A1"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1 VCC " "Pin \"B1\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "C1 VCC " "Pin \"C1\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|C1"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1 VCC " "Pin \"D1\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|D1"} { "Warning" "WMLS_MLS_STUCK_PIN" "E1 VCC " "Pin \"E1\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|E1"} { "Warning" "WMLS_MLS_STUCK_PIN" "F1 VCC " "Pin \"F1\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|F1"} { "Warning" "WMLS_MLS_STUCK_PIN" "G1 VCC " "Pin \"G1\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "A2 VCC " "Pin \"A2\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|A2"} { "Warning" "WMLS_MLS_STUCK_PIN" "B2 VCC " "Pin \"B2\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|B2"} { "Warning" "WMLS_MLS_STUCK_PIN" "C2 VCC " "Pin \"C2\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|C2"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2 VCC " "Pin \"D2\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "E2 VCC " "Pin \"E2\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|E2"} { "Warning" "WMLS_MLS_STUCK_PIN" "F2 VCC " "Pin \"F2\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|F2"} { "Warning" "WMLS_MLS_STUCK_PIN" "G2 VCC " "Pin \"G2\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|G2"} { "Warning" "WMLS_MLS_STUCK_PIN" "A3 VCC " "Pin \"A3\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|A3"} { "Warning" "WMLS_MLS_STUCK_PIN" "B3 VCC " "Pin \"B3\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|B3"} { "Warning" "WMLS_MLS_STUCK_PIN" "C3 VCC " "Pin \"C3\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|C3"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3 VCC " "Pin \"D3\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "E3 VCC " "Pin \"E3\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|E3"} { "Warning" "WMLS_MLS_STUCK_PIN" "F3 VCC " "Pin \"F3\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|F3"} { "Warning" "WMLS_MLS_STUCK_PIN" "G3 VCC " "Pin \"G3\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|G3"} { "Warning" "WMLS_MLS_STUCK_PIN" "A4 VCC " "Pin \"A4\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|A4"} { "Warning" "WMLS_MLS_STUCK_PIN" "B4 VCC " "Pin \"B4\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|B4"} { "Warning" "WMLS_MLS_STUCK_PIN" "C4 VCC " "Pin \"C4\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|C4"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4 VCC " "Pin \"D4\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|D4"} { "Warning" "WMLS_MLS_STUCK_PIN" "E4 VCC " "Pin \"E4\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|E4"} { "Warning" "WMLS_MLS_STUCK_PIN" "F4 VCC " "Pin \"F4\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|F4"} { "Warning" "WMLS_MLS_STUCK_PIN" "G4 VCC " "Pin \"G4\" is stuck at VCC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572706463321 "|final|G4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1572706463321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572706463549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572706463549 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572706463624 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572706463624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572706463624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572706463624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572706463669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 11:54:23 2019 " "Processing ended: Sat Nov 02 11:54:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572706463669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572706463669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572706463669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572706463669 ""}
