;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB -207, <-120
	SUB -207, <-120
	SUB 1, <-1
	JMN <-127, 700
	JMN <-127, 700
	SUB 1, <-1
	SPL -100, <-600
	ADD -1, <-21
	CMP @72, @281
	ADD 240, 68
	SPL 1, @-1
	SUB #12, @0
	SUB -7, <-128
	CMP 1, <-1
	SUB @124, 106
	SUB @-127, 100
	CMP @121, 103
	SUB 321, 0
	MOV -1, <-20
	SLT 100, @0
	JMP 121, 8
	SUB @124, 106
	SLT 100, @0
	SLT 100, @0
	JMZ -125, -0
	SLT 321, 0
	SLT 20, @12
	DJN -125, -0
	SLT 20, @12
	CMP @124, 106
	SUB @121, 106
	CMP <300, 90
	SLT 321, 0
	CMP @-127, 100
	SUB 905, <-304
	MOV -1, <-20
	SUB <300, 90
	SUB 905, <-304
	JMN <-127, 700
	MOV -4, <-20
	MOV -1, <-20
	SUB @-127, 100
	MOV -1, <-20
	JMP -1, @-20
	MOV -1, <-20
	ADD 3, 81
	SUB #72, @200
	JMP @12, #200
	JMP @42, #200
