{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717166754150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717166754150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:45:53 2024 " "Processing started: Fri May 31 15:45:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717166754150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166754150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactTime -c ReactTime " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactTime -c ReactTime" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166754150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717166754598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717166754598 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting an identifier, or a string literal ReactTimeFSM.vhd(6) " "VHDL syntax error at ReactTimeFSM.vhd(6) near text \".\";  expecting an identifier, or a string literal" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765191 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" ReactTimeFSM.vhd(52) " "VHDL syntax error at ReactTimeFSM.vhd(52) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765192 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" ReactTimeFSM.vhd(56) " "VHDL syntax error at ReactTimeFSM.vhd(56) near text \")\";  expecting \":\", or \",\"" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765192 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" ReactTimeFSM.vhd(63) " "VHDL syntax error at ReactTimeFSM.vhd(63) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reacttimefsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file reacttimefsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freerun.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freerun.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreeRun-Behavioral " "Found design unit 1: FreeRun-Behavioral" {  } { { "FreeRun.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/FreeRun.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765228 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreeRun " "Found entity 1: FreeRun" {  } { { "FreeRun.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/FreeRun.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomDownCounter-Behavioral " "Found design unit 1: RandomDownCounter-Behavioral" {  } { { "RandomDownCounter.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RandomDownCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765235 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomDownCounter " "Found entity 1: RandomDownCounter" {  } { { "RandomDownCounter.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RandomDownCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "treact.vhd 2 1 " "Found 2 design units, including 1 entities, in source file treact.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TReact-Behavioral " "Found design unit 1: TReact-Behavioral" {  } { { "TReact.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TReact.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765255 ""} { "Info" "ISGN_ENTITY_NAME" "1 TReact " "Found entity 1: TReact" {  } { { "TReact.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TReact.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrounds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nrounds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NRounds-Behavioral " "Found design unit 1: NRounds-Behavioral" {  } { { "NRounds.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/NRounds.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765268 ""} { "Info" "ISGN_ENTITY_NAME" "1 NRounds " "Found entity 1: NRounds" {  } { { "NRounds.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/NRounds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765268 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"downto\";  expecting \"(\", or an identifier (\"downto\" is a reserved keyword), or  unary operator ReactTimeTop.vhd(6) " "VHDL syntax error at ReactTimeTop.vhd(6) near text \"downto\";  expecting \"(\", or an identifier (\"downto\" is a reserved keyword), or  unary operator" {  } { { "ReactTimeTop.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765269 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"downto\";  expecting \"(\", or an identifier (\"downto\" is a reserved keyword), or  unary operator ReactTimeTop.vhd(7) " "VHDL syntax error at ReactTimeTop.vhd(7) near text \"downto\";  expecting \"(\", or an identifier (\"downto\" is a reserved keyword), or  unary operator" {  } { { "ReactTimeTop.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765269 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "ReactTimeTop ReactTimeTop.vhd(4) " "Ignored construct ReactTimeTop at ReactTimeTop.vhd(4) due to previous errors" {  } { { "ReactTimeTop.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1717166765269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reacttimetop.vhd 0 0 " "Found 0 design units, including 0 entities, in source file reacttimetop.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDivider-Behavioral " "Found design unit 1: ClkDivider-Behavioral" {  } { { "ClkDivider.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ClkDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765278 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "ClkDivider.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ClkDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roundcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roundcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RoundCount-Behavioral " "Found design unit 1: RoundCount-Behavioral" {  } { { "RoundCount.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RoundCount.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765288 ""} { "Info" "ISGN_ENTITY_NAME" "1 RoundCount " "Found entity 1: RoundCount" {  } { { "RoundCount.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RoundCount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccN-Behavioral " "Found design unit 1: AccN-Behavioral" {  } { { "AccN.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/AccN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765300 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccN " "Found entity 1: AccN" {  } { { "AccN.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/AccN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765300 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting an identifier, or a string literal Bin7SegDecoder.vhd(5) " "VHDL syntax error at Bin7SegDecoder.vhd(5) near text \".\";  expecting an identifier, or a string literal" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin7SegDecoder.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765303 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Bin7SegDecoder Bin7SegDecoder.vhd(7) " "Ignored construct Bin7SegDecoder at Bin7SegDecoder.vhd(7) due to previous errors" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin7SegDecoder.vhd" 7 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1717166765303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bin7segdecoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink_gen-Behavioral " "Found design unit 1: blink_gen-Behavioral" {  } { { "blink_gen.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/blink_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765312 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink_gen " "Found entity 1: blink_gen" {  } { { "blink_gen.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/blink_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin2BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Behavioral " "Found design unit 1: TimerN-Behavioral" {  } { { "TimerN.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TimerN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765326 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "TimerN.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TimerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765326 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting an identifier, or a string literal Bin7SegDecoderExt.vhd(5) " "VHDL syntax error at Bin7SegDecoderExt.vhd(5) near text \".\";  expecting an identifier, or a string literal" {  } { { "Bin7SegDecoderExt.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin7SegDecoderExt.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765327 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Bin7SegDecoderExt Bin7SegDecoderExt.vhd(7) " "Ignored construct Bin7SegDecoderExt at Bin7SegDecoderExt.vhd(7) due to previous errors" {  } { { "Bin7SegDecoderExt.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin7SegDecoderExt.vhd" 7 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1717166765327 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" Bin7SegDecoderExt.vhd(70) " "VHDL syntax error at Bin7SegDecoderExt.vhd(70) near text \"process\";  expecting \"if\"" {  } { { "Bin7SegDecoderExt.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin7SegDecoderExt.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765327 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" Bin7SegDecoderExt.vhd(72) " "VHDL syntax error at Bin7SegDecoderExt.vhd(72) near text \"when\";  expecting \";\"" {  } { { "Bin7SegDecoderExt.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin7SegDecoderExt.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoderext.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bin7segdecoderext.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reacttimepack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file reacttimepack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactTimePack " "Found design unit 1: ReactTimePack" {  } { { "ReactTimePack.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimePack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765330 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ReactTimePack-body " "Found design unit 2: ReactTimePack-body" {  } { { "ReactTimePack.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimePack.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717166765330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765330 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717166765538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 31 15:46:05 2024 " "Processing ended: Fri May 31 15:46:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717166765538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717166765538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717166765538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717166765538 ""}
