

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 22:16:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_39 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       96|       96|  0.960 us|  0.960 us|   97|   97|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_test_Pipeline_ARRAY_1_READ_fu_250     |test_Pipeline_ARRAY_1_READ     |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_2_READ_fu_266     |test_Pipeline_ARRAY_2_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_test_Pipeline_VITIS_LOOP_36_1_fu_282  |test_Pipeline_VITIS_LOOP_36_1  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_test_Pipeline_VITIS_LOOP_56_5_fu_311  |test_Pipeline_VITIS_LOOP_56_5  |       30|       30|   0.300 us|   0.300 us|   30|   30|       no|
        |grp_test_Pipeline_ARRAY_WRITE_fu_320      |test_Pipeline_ARRAY_WRITE      |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    7512|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|   832|    5190|    9821|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     350|    -|
|Register         |        -|     -|    5280|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|   832|   10470|   17683|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    33|       1|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|    0|   246|   424|    0|
    |mem_m_axi_U                               |mem_m_axi                      |        8|    0|   884|   880|    0|
    |mul_64ns_64ns_128_1_1_U97                 |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U98                 |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U99                 |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U100                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U101                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U102                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U103                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U104                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U105                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U106                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U107                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U108                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U109                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U110                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U111                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U112                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U113                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U114                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U115                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U116                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U117                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U118                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U119                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U120                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U121                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U122                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U123                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U124                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U125                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U126                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U127                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U128                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U129                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U130                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U131                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U132                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_250     |test_Pipeline_ARRAY_1_READ     |        0|    0|   587|    73|    0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_266     |test_Pipeline_ARRAY_2_READ     |        0|    0|   589|    75|    0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_320      |test_Pipeline_ARRAY_WRITE      |        0|    0|    66|   122|    0|
    |grp_test_Pipeline_VITIS_LOOP_36_1_fu_282  |test_Pipeline_VITIS_LOOP_36_1  |        0|  240|  1404|  5338|    0|
    |grp_test_Pipeline_VITIS_LOOP_56_5_fu_311  |test_Pipeline_VITIS_LOOP_56_5  |        0|   16|  1414|  1253|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |Total                                     |                               |        8|  832|  5190|  9821|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln80_10_fu_802_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_11_fu_808_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_12_fu_814_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_13_fu_1243_p2            |         +|   0|  0|  128|         128|         128|
    |add_ln80_14_fu_820_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_15_fu_1000_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln80_16_fu_1004_p2            |         +|   0|  0|   65|          58|          58|
    |add_ln80_17_fu_1251_p2            |         +|   0|  0|   58|          58|          58|
    |add_ln80_18_fu_838_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_19_fu_1255_p2            |         +|   0|  0|  128|         128|         128|
    |add_ln80_1_fu_768_p2              |         +|   0|  0|  135|         128|         128|
    |add_ln80_20_fu_844_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_21_fu_850_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_22_fu_856_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_23_fu_1263_p2            |         +|   0|  0|   58|          58|          58|
    |add_ln80_24_fu_1008_p2            |         +|   0|  0|  128|         128|         128|
    |add_ln80_25_fu_870_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_26_fu_876_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_27_fu_882_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_28_fu_1020_p2            |         +|   0|  0|  128|         128|         128|
    |add_ln80_29_fu_1016_p2            |         +|   0|  0|   58|          58|          58|
    |add_ln80_2_fu_984_p2              |         +|   0|  0|  135|         128|         128|
    |add_ln80_30_fu_896_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_31_fu_922_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_32_fu_902_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_33_fu_932_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln80_34_fu_1028_p2            |         +|   0|  0|   58|          58|          58|
    |add_ln80_35_fu_916_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_3_fu_782_p2              |         +|   0|  0|  135|         128|         128|
    |add_ln80_4_fu_788_p2              |         +|   0|  0|  135|         128|         128|
    |add_ln80_5_fu_988_p2              |         +|   0|  0|  135|         128|         128|
    |add_ln80_6_fu_1396_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln80_7_fu_992_p2              |         +|   0|  0|   65|          58|          58|
    |add_ln80_8_fu_996_p2              |         +|   0|  0|   65|          58|          58|
    |add_ln80_9_fu_1239_p2             |         +|   0|  0|   58|          58|          58|
    |add_ln80_fu_762_p2                |         +|   0|  0|  135|         128|         128|
    |add_ln87_10_fu_1093_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln87_11_fu_1119_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln87_12_fu_1270_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln87_13_fu_1296_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln87_14_fu_1322_p2            |         +|   0|  0|  135|         128|         128|
    |add_ln87_1_fu_1074_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_2_fu_1099_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_3_fu_1125_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_4_fu_1276_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_5_fu_1302_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_6_fu_1400_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_7_fu_1419_p2             |         +|   0|  0|  135|         128|         128|
    |add_ln87_8_fu_1043_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_9_fu_1068_p2             |         +|   0|  0|  128|         128|         128|
    |add_ln87_fu_1049_p2               |         +|   0|  0|  128|         128|         128|
    |add_ln88_1_fu_1141_p2             |         +|   0|  0|   58|          58|          58|
    |add_ln88_2_fu_1146_p2             |         +|   0|  0|   58|          58|          58|
    |add_ln88_fu_1458_p2               |         +|   0|  0|   79|          72|          72|
    |add_ln89_1_fu_1161_p2             |         +|   0|  0|   58|          58|          58|
    |add_ln89_2_fu_1167_p2             |         +|   0|  0|   58|          58|          58|
    |add_ln89_fu_1491_p2               |         +|   0|  0|   67|          60|          60|
    |add_ln90_fu_1182_p2               |         +|   0|  0|   65|          58|          58|
    |add_ln91_fu_1204_p2               |         +|   0|  0|   65|          58|          58|
    |add_ln92_fu_1328_p2               |         +|   0|  0|   65|          58|          58|
    |add_ln93_fu_1349_p2               |         +|   0|  0|   65|          58|          58|
    |add_ln94_fu_1371_p2               |         +|   0|  0|   65|          58|          58|
    |arr_fu_942_p2                     |         +|   0|  0|  135|         128|         128|
    |out1_w_1_fu_1482_p2               |         +|   0|  0|   65|          58|          58|
    |out1_w_2_fu_1518_p2               |         +|   0|  0|   66|          59|          59|
    |out1_w_3_fu_1188_p2               |         +|   0|  0|   58|          58|          58|
    |out1_w_4_fu_1210_p2               |         +|   0|  0|   58|          58|          58|
    |out1_w_5_fu_1333_p2               |         +|   0|  0|   58|          58|          58|
    |out1_w_6_fu_1355_p2               |         +|   0|  0|   58|          58|          58|
    |out1_w_7_fu_1377_p2               |         +|   0|  0|   58|          58|          58|
    |out1_w_8_fu_1539_p2               |         +|   0|  0|   64|          57|          57|
    |out1_w_fu_1435_p2                 |         +|   0|  0|   65|          58|          58|
    |ap_block_state23_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 7512|        7273|        7273|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  155|         34|    1|         34|
    |mem_ARADDR    |   31|          6|   64|        384|
    |mem_ARLEN     |   26|          5|   32|        160|
    |mem_ARVALID   |   26|          5|    1|          5|
    |mem_AWADDR    |   14|          3|   64|        192|
    |mem_AWLEN     |   14|          3|   32|         96|
    |mem_AWVALID   |   14|          3|    1|          3|
    |mem_BREADY    |   14|          3|    1|          3|
    |mem_RREADY    |   20|          4|    1|          4|
    |mem_WVALID    |    9|          2|    1|          2|
    |mem_blk_n_AR  |    9|          2|    1|          2|
    |mem_blk_n_AW  |    9|          2|    1|          2|
    |mem_blk_n_B   |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  350|         74|  201|        889|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln80_11_reg_1870                                   |  128|   0|  128|          0|
    |add_ln80_12_reg_1875                                   |  128|   0|  128|          0|
    |add_ln80_14_reg_1880                                   |  128|   0|  128|          0|
    |add_ln80_15_reg_2016                                   |  128|   0|  128|          0|
    |add_ln80_16_reg_2021                                   |   58|   0|   58|          0|
    |add_ln80_1_reg_1835                                    |  128|   0|  128|          0|
    |add_ln80_20_reg_1900                                   |  128|   0|  128|          0|
    |add_ln80_22_reg_1905                                   |  128|   0|  128|          0|
    |add_ln80_25_reg_1920                                   |  128|   0|  128|          0|
    |add_ln80_27_reg_1925                                   |  128|   0|  128|          0|
    |add_ln80_2_reg_1996                                    |  128|   0|  128|          0|
    |add_ln80_30_reg_1940                                   |  128|   0|  128|          0|
    |add_ln80_31_reg_1960                                   |  128|   0|  128|          0|
    |add_ln80_32_reg_1945                                   |  128|   0|  128|          0|
    |add_ln80_33_reg_1970                                   |  128|   0|  128|          0|
    |add_ln80_3_reg_1850                                    |  128|   0|  128|          0|
    |add_ln80_4_reg_1855                                    |  128|   0|  128|          0|
    |add_ln80_5_reg_2001                                    |  128|   0|  128|          0|
    |add_ln80_7_reg_2006                                    |   58|   0|   58|          0|
    |add_ln80_8_reg_2011                                    |   58|   0|   58|          0|
    |add_ln80_reg_1830                                      |  128|   0|  128|          0|
    |add_ln87_14_reg_2057                                   |  128|   0|  128|          0|
    |add_ln88_2_reg_2031                                    |   58|   0|   58|          0|
    |add_ln89_2_reg_2037                                    |   58|   0|   58|          0|
    |ap_CS_fsm                                              |   33|   0|   33|          0|
    |arg1_read_reg_1546                                     |   64|   0|   64|          0|
    |arg2_r_8_loc_fu_170                                    |   63|   0|   63|          0|
    |empty_31_reg_1790                                      |   63|   0|   63|          0|
    |empty_32_reg_1795                                      |   63|   0|   63|          0|
    |empty_33_reg_1800                                      |   63|   0|   63|          0|
    |empty_34_reg_1805                                      |   63|   0|   63|          0|
    |empty_35_reg_1810                                      |   63|   0|   63|          0|
    |empty_36_reg_1815                                      |   63|   0|   63|          0|
    |empty_37_reg_1820                                      |   63|   0|   63|          0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_266_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_320_ap_start_reg      |    1|   0|    1|          0|
    |grp_test_Pipeline_VITIS_LOOP_36_1_fu_282_ap_start_reg  |    1|   0|    1|          0|
    |grp_test_Pipeline_VITIS_LOOP_56_5_fu_311_ap_start_reg  |    1|   0|    1|          0|
    |mul_reg_1825                                           |   63|   0|   64|          1|
    |out1_w_1_reg_2087                                      |   58|   0|   58|          0|
    |out1_w_2_reg_2092                                      |   59|   0|   59|          0|
    |out1_w_3_reg_2042                                      |   58|   0|   58|          0|
    |out1_w_4_reg_2047                                      |   58|   0|   58|          0|
    |out1_w_5_reg_2062                                      |   58|   0|   58|          0|
    |out1_w_6_reg_2067                                      |   58|   0|   58|          0|
    |out1_w_7_reg_2072                                      |   58|   0|   58|          0|
    |out1_w_8_reg_2097                                      |   57|   0|   57|          0|
    |out1_w_reg_2082                                        |   58|   0|   58|          0|
    |trunc_ln22_1_reg_1713                                  |   61|   0|   61|          0|
    |trunc_ln29_1_reg_1719                                  |   61|   0|   61|          0|
    |trunc_ln7_reg_2052                                     |   58|   0|   58|          0|
    |trunc_ln80_10_reg_1915                                 |   58|   0|   58|          0|
    |trunc_ln80_12_reg_1930                                 |   58|   0|   58|          0|
    |trunc_ln80_13_reg_1935                                 |   58|   0|   58|          0|
    |trunc_ln80_15_reg_1950                                 |   58|   0|   58|          0|
    |trunc_ln80_16_reg_1955                                 |   58|   0|   58|          0|
    |trunc_ln80_19_reg_1965                                 |   58|   0|   58|          0|
    |trunc_ln80_1_reg_1845                                  |   58|   0|   58|          0|
    |trunc_ln80_21_reg_1975                                 |   58|   0|   58|          0|
    |trunc_ln80_2_reg_1860                                  |   58|   0|   58|          0|
    |trunc_ln80_3_reg_1865                                  |   58|   0|   58|          0|
    |trunc_ln80_5_reg_1885                                  |   58|   0|   58|          0|
    |trunc_ln80_6_reg_1890                                  |   58|   0|   58|          0|
    |trunc_ln80_7_reg_1895                                  |   58|   0|   58|          0|
    |trunc_ln80_9_reg_1910                                  |   58|   0|   58|          0|
    |trunc_ln80_reg_1840                                    |   58|   0|   58|          0|
    |trunc_ln87_2_reg_1986                                  |   70|   0|   70|          0|
    |trunc_ln87_6_reg_2026                                  |   70|   0|   70|          0|
    |trunc_ln87_reg_1980                                    |   58|   0|   58|          0|
    |trunc_ln88_2_reg_1991                                  |   58|   0|   58|          0|
    |trunc_ln99_1_reg_1726                                  |   61|   0|   61|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 5280|   0| 5281|          1|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          test|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   64|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

