#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 28 12:09:10 2023
# Process ID: 4904
# Current directory: U:/EECE387/Lab_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12620 U:\EECE387\Lab_8\Lab_2.xpr
# Log file: U:/EECE387/Lab_8/vivado.log
# Journal file: U:/EECE387/Lab_8\vivado.jou
# Running On: DESKTOP-1LGJVNF, OS: Windows, CPU Frequency: 1608 MHz, CPU Physical cores: 6, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project U:/EECE387/Lab_8/Lab_2.xpr
open_bd_design {U:/EECE387/Lab_8/Lab_2.srcs/sources_1/bd/design_1/design_1.bd}
create_peripheral xilinx.com user Lab_8_IP 1.0 -dir U:/EECE387/Lab_8/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Lab_8_IP:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Lab_8_IP:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Lab_8_IP:1.0]
set_property  ip_repo_paths  {U:/EECE387/Lab_8/../ip_repo/Lab_8_IP_1_0 {U:/EECE387/IP Repo/Lab6_1_0} {U:/EECE387/IP Repo/AlarmTimer_1_0} {U:/EECE387/IP Repo/AlarmTimer_1_0} {U:/EECE387/IP Repo/AlarmTimer_1_0} {U:/EECE387/IP Repo/AlarmTimer_1_0}} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_Lab_8_IP_v1_0 -directory U:/EECE387/Lab_8/../ip_repo u:/EECE387/ip_repo/Lab_8_IP_1_0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path u:/EECE387/ip_repo/Lab_8_IP_1_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Lab_8_IP:1.0 Lab_8_IP_0
endgroup
set_property location {1 -32 -722} [get_bd_cells Lab_8_IP_0]
ipx::edit_ip_in_project -upgrade true -name Lab_8_IP_v1_0_project -directory U:/EECE387/Lab_8/Lab_2.tmp/Lab_8_IP_v1_0_project u:/EECE387/ip_repo/Lab_8_IP_1_0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path u:/EECE387/ip_repo/Lab_8_IP_1_0
report_ip_status -name ip_status 
upgrade_ip [get_ips  design_1_Lab_8_IP_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Lab_8_IP_0_0] -no_script -sync -force -quiet
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/Lab_8_IP_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Lab_8_IP_0/S00_AXI]
