{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"0.11732",
   "Default View_TopLeft":"-2446,-324",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 2 AND gates that are currently masked with VCC to apply backpressure to DMA and ADC",
   "comment_1":"For TX, we apply back-pressure by telling the Unpacker that the data from the DMA is not ready.
Since the Unpacker copies the valid signal into the ready signal, there is no need to signal the DMA that the Unpacker is not ready.",
   "comment_2":"For RX, we apply back-pressure by masking the wr_en from the ADC. This way, the ADC keeps spitting out samples that get ignored by the Packer.",
   "commentid":"comment_0|comment_1|comment_2|",
   "fillcolor_comment_0":"",
   "fillcolor_comment_1":"",
   "fillcolor_comment_2":"",
   "font_comment_0":"33",
   "font_comment_1":"33",
   "font_comment_2":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x 0 -y 2970 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 14 -x 5430 -y 2550 -defaultsOSRD
preplace port AUDIO_I2C -pg 1 -lvl 14 -x 5430 -y 1590 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 14 -x 5430 -y 1800 -defaultsOSRD
preplace port CODEC_I2S -pg 1 -lvl 14 -x 5430 -y 2430 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 14 -x 5430 -y 2740 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x 0 -y 2240 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 14 -x 5430 -y 3390 -defaultsOSRD
preplace port SYS_I2C -pg 1 -lvl 14 -x 5430 -y 2970 -defaultsOSRD
preplace port SYNTH_SPI -pg 1 -lvl 14 -x 5430 -y 3210 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 14 -x 5430 -y 70 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 14 -x 5430 -y 90 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 14 -x 5430 -y 130 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 14 -x 5430 -y 150 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x 0 -y 3200 -defaultsOSRD
preplace port port-id_FPGA_CLK1 -pg 1 -lvl 0 -x 0 -y 2680 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_FPGA_CLK0 -pg 1 -lvl 0 -x 0 -y 3490 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 14 -x 5430 -y 110 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x 0 -y 3220 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 14 -x 5430 -y 3530 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 14 -x 5430 -y 3630 -defaultsOSRD
preplace portBus CODEC_RSTn -pg 1 -lvl 14 -x 5430 -y 1610 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 14 -x 5430 -y 2570 -defaultsOSRD
preplace portBus PM_I2C_EN -pg 1 -lvl 14 -x 5430 -y 3010 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 14 -x 5430 -y 3310 -defaultsOSRD
preplace portBus TRX_SYNC_IN -pg 1 -lvl 14 -x 5430 -y 3730 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 10 -x 3600 -y 2860 -defaultsOSRD
preplace inst axi_i2s_adi_0 -pg 1 -lvl 13 -x 5180 -y 2420 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 3 -x 760 -y 2900 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 13 -x 5180 -y 2780 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 7 -x 2440 -y 3060 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 12 -x 4710 -y 3050 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 4 -x 1130 -y 990 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 6 -x 1990 -y 1060 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 5 -x 1520 -y 910 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 2 -x 360 -y 2780 -swap {1 0 2} -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 11 -x 4180 -y 2250 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 23} -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 3 -x 760 -y 2470 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 13 -x 5180 -y 2630 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 11 -x 4180 -y 400 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 9 -x 3240 -y 2860 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 5 -x 1520 -y 1100 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 5 -x 1520 -y 1380 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 5 -x 1520 -y 2530 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 11 -x 4180 -y 2560 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 13 -x 5180 -y 1610 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 6 -x 1990 -y 2520 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 8 -x 2880 -y 2720 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 10 -x 3600 -y 1640 -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 7 -x 2440 -y 2660 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 9 -x 3240 -y 2580 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 13 -x 5180 -y 1810 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 13 -x 5180 -y 3400 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 6 -x 1990 -y 2910 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 5 -x 1520 -y 2100 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 2 -x 360 -y 2910 -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 5 -x 1520 -y 2990 -defaultsOSRD
preplace inst SOFT_RESET -pg 1 -lvl 5 -x 1520 -y 3140 -defaultsOSRD
preplace inst int_reset_combiner -pg 1 -lvl 6 -x 1990 -y 3090 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 5 -x 1520 -y 2720 -defaultsOSRD
preplace inst irq_concat_1 -pg 1 -lvl 4 -x 1130 -y 2710 -defaultsOSRD
preplace inst GND_2 -pg 1 -lvl 3 -x 760 -y 2750 -defaultsOSRD
preplace inst axi_iic_1 -pg 1 -lvl 13 -x 5180 -y 2990 -defaultsOSRD
preplace inst axi_quad_spi_2 -pg 1 -lvl 13 -x 5180 -y 3220 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 10 -x 3600 -y 3480 -defaultsOSRD
preplace inst gpio_slice_trx_ctrl_out -pg 1 -lvl 13 -x 5180 -y 3530 -defaultsOSRD
preplace inst gpio_slice_trx_sync_in -pg 1 -lvl 13 -x 5180 -y 3730 -defaultsOSRD
preplace inst gpio_slice_trx_en_agc -pg 1 -lvl 13 -x 5180 -y 3630 -defaultsOSRD
preplace inst gpio_concat_0 -pg 1 -lvl 2 -x 360 -y 3270 -defaultsOSRD
preplace inst GND_3 -pg 1 -lvl 1 -x 110 -y 3280 -defaultsOSRD
preplace inst gpio_slice_trx_up_txnrx -pg 1 -lvl 10 -x 3600 -y 2060 -defaultsOSRD
preplace inst gpio_slice_trx_up_enable -pg 1 -lvl 10 -x 3600 -y 2160 -defaultsOSRD
preplace netloc CORTEXM3_AXI_0_SYSRESETREQ 1 5 7 1810 2980 2200J 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 4430
preplace netloc FPGA_CLK0_1 1 0 10 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ
preplace netloc GND_0_dout 1 2 12 610 2690 970 2260 NJ 2260 1770J 2250 2170 2310 NJ 2310 NJ 2310 NJ 2310 3910J 2060 NJ 2060 NJ 2060 5410
preplace netloc GND_2_dout 1 3 1 NJ 2750
preplace netloc GND_3_dout 1 1 1 NJ 3280
preplace netloc RXCLK_1 1 0 11 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ
preplace netloc RXDATA_1 1 0 11 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ
preplace netloc RXFRAME_1 1 0 11 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ
preplace netloc TRX_CTRL_OUT_1 1 0 2 NJ 3220 200J
preplace netloc VCC_0_dout 1 2 3 510 2980 NJ 2980 NJ
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 4 7 1290 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 6 5 2200J 770 NJ 770 NJ 770 NJ 770 3810
preplace netloc axi_ad9361_0_adc_data_i0 1 3 9 960 780 NJ 780 1700J 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 4410
preplace netloc axi_ad9361_0_adc_data_i1 1 3 9 950 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 4500
preplace netloc axi_ad9361_0_adc_data_q0 1 3 9 920 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 4470
preplace netloc axi_ad9361_0_adc_data_q1 1 3 9 910 740 NJ 740 1790J 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 4380
preplace netloc axi_ad9361_0_adc_enable_i0 1 3 9 950 750 NJ 750 1780J 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 4490
preplace netloc axi_ad9361_0_adc_enable_i1 1 3 9 940 810 NJ 810 1760J 850 NJ 850 NJ 850 NJ 850 NJ 850 NJ 850 4470
preplace netloc axi_ad9361_0_adc_enable_q0 1 3 9 970 830 NJ 830 1710J 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 4480
preplace netloc axi_ad9361_0_adc_enable_q1 1 3 9 930 760 NJ 760 NJ 760 2220J 780 NJ 780 NJ 780 NJ 780 3950J 870 4450
preplace netloc axi_ad9361_0_adc_valid_i0 1 1 11 210 790 NJ 790 NJ 790 NJ 790 NJ 790 2170J 810 NJ 810 NJ 810 NJ 810 NJ 810 4460
preplace netloc axi_ad9361_0_adc_valid_i1 1 1 11 200 770 NJ 770 NJ 770 NJ 770 NJ 770 2190J 790 NJ 790 NJ 790 NJ 790 NJ 790 4370
preplace netloc axi_ad9361_0_dac_enable_i0 1 5 7 1820 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 4440
preplace netloc axi_ad9361_0_dac_enable_i1 1 5 7 1790 870 NJ 870 NJ 870 NJ 870 NJ 870 3910J 880 4390
preplace netloc axi_ad9361_0_dac_enable_q0 1 5 7 1830 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 4430
preplace netloc axi_ad9361_0_dac_enable_q1 1 5 7 1800 910 NJ 910 NJ 910 NJ 910 NJ 910 NJ 910 4400
preplace netloc axi_ad9361_0_dac_valid_i0 1 4 8 1300 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 4360
preplace netloc axi_ad9361_0_dac_valid_i1 1 4 8 1310 840 1700J 880 2260J 920 NJ 920 NJ 920 NJ 920 NJ 920 4420
preplace netloc axi_ad9361_0_enable 1 11 3 NJ 130 NJ 130 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 2 10 510 800 NJ 800 NJ 800 1710J 780 2150J 930 NJ 930 NJ 930 NJ 930 NJ 930 4530
preplace netloc axi_ad9361_0_l_clk 1 3 9 970 1150 1310 980 1690 920 2250J 940 NJ 940 NJ 940 NJ 940 3890 940 4520
preplace netloc axi_ad9361_0_rst 1 3 9 960 1250 NJ 1250 1710 1200 2190J 1190 NJ 1190 NJ 1190 NJ 1190 NJ 1190 4510
preplace netloc axi_ad9361_0_tx_clk_out 1 11 3 NJ 70 NJ 70 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 11 3 NJ 110 NJ 110 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 11 3 NJ 90 NJ 90 NJ
preplace netloc axi_ad9361_0_txnrx 1 11 3 NJ 150 NJ 150 NJ
preplace netloc axi_dmac_i2s_rx_irq 1 2 4 540 1970 NJ 1970 NJ 1970 1680
preplace netloc axi_dmac_i2s_tx_irq 1 2 4 590 2250 NJ 2250 1290J 2280 1680
preplace netloc axi_dmac_rf_rx_irq 1 2 4 600 1510 NJ 1510 NJ 1510 1690
preplace netloc axi_dmac_rf_tx_irq 1 2 4 610 1520 NJ 1520 NJ 1520 1680
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 4 2 1330 1530 1700
preplace netloc axi_gpio_0_gpio_io_o 1 9 4 3450 2280 3930J 2130 4400 2530 4900
preplace netloc axi_gpio_0_ip2intc_irpt 1 2 10 560 2810 NJ 2810 NJ 2810 NJ 2810 NJ 2810 2680J 2510 3070J 2690 NJ 2690 NJ 2690 4360
preplace netloc axi_iic_0_iic2intc_irpt 1 2 12 520 1220 NJ 1220 NJ 1220 NJ 1220 2250J 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 5410
preplace netloc axi_iic_1_iic2intc_irpt 1 2 12 570 2260 950J 2270 NJ 2270 1750J 2180 NJ 2180 NJ 2180 NJ 2180 3440J 2270 3900J 2080 NJ 2080 NJ 2080 5400
preplace netloc axi_pcie_0_axi_aclk_out 1 4 9 1320 2820 1810 2820 NJ 2820 2710 2490 3080 2170 3390 1220 3920 2950 4530 2950 4990
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 7 3 2630J 2160 NJ 2160 3420
preplace netloc axi_pcie_0_interrupt_out 1 2 6 580 1980 NJ 1980 NJ 1980 NJ 1980 NJ 1980 2620
preplace netloc axi_pcie_0_mmcm_lock 1 7 5 2650 2380 NJ 2380 NJ 2380 NJ 2380 4500J
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 2 12 530 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 5350
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 2 12 590 2820 NJ 2820 1300J 2830 NJ 2830 2200J 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 4430J 2410 4950J 2560 5380
preplace netloc axi_quad_spi_2_ip2intc_irpt 1 2 12 600 2830 NJ 2830 1290J 2840 NJ 2840 2220J 2410 NJ 2410 NJ 2410 NJ 2410 NJ 2410 4410J 2420 4920J 2570 5370
preplace netloc clk_wiz_0_clk_out1 1 10 3 4000J 2940 NJ 2940 4980
preplace netloc clk_wiz_0_delay_ref_clk 1 10 3 3880 2790 NJ 2790 NJ
preplace netloc data_clk_i_0_1 1 0 13 NJ 2680 NJ 2680 NJ 2680 950J 2610 1290J 2640 1780J 2220 2180J 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 4470J 2390 NJ
preplace netloc gpio_concat_0_dout 1 2 10 NJ 3270 NJ 3270 NJ 3270 NJ 3270 NJ 3270 NJ 3270 NJ 3270 NJ 3270 NJ 3270 4370
preplace netloc gpio_slice_trx_up_enable_Dout 1 10 1 3820J 540n
preplace netloc gpio_slice_trx_up_txnrx_Dout 1 10 1 3830J 560n
preplace netloc int_reset_combiner_Res 1 6 1 2210 3060n
preplace netloc irq_concat_0_dout 1 3 1 910 2470n
preplace netloc irq_concat_1_dout 1 4 1 1290 2710n
preplace netloc logic_and_0_Res 1 3 1 930 1070n
preplace netloc logic_and_2_Res 1 5 1 1760 1000n
preplace netloc logic_or_0_Res 1 2 1 530 2780n
preplace netloc mig_7series_0_mmcm_locked 1 6 8 2250 2330 NJ 2330 NJ 2330 NJ 2330 3980J 2090 NJ 2090 NJ 2090 5390
preplace netloc mig_7series_0_ui_clk 1 6 8 2260 2840 2690 2340 NJ 2340 NJ 2340 4000J 2110 NJ 2110 NJ 2110 5350
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 9 1830 2210 NJ 2210 NJ 2210 NJ 2210 3390J 2290 3950J 2100 NJ 2100 NJ 2100 5360
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 4 9 1360 2800 1820 2800 2240 2830 2720 2480 3090 2320 3430 2320 3940J 2070 NJ 2070 4890
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 4 10 1340 2420 1720J 2790 2210J 2500 NJ 2500 3040 2500 NJ 2500 3970 2040 NJ 2040 5000 3310 NJ
preplace netloc rst_mig_7series_0_166M_interconnect_aresetn 1 7 1 2730 2830n
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 7 6 2700 2430 NJ 2430 NJ 2430 NJ 2430 NJ 2430 4910J
preplace netloc util_ds_buf_0_IBUF_OUT 1 6 1 2230J 2710n
preplace netloc util_upack2_1_fifo_rd_data_0 1 6 5 2160J 730 NJ 730 NJ 730 NJ 730 3750
preplace netloc util_upack2_1_fifo_rd_data_1 1 6 5 2180J 740 NJ 740 NJ 740 NJ 740 3780
preplace netloc util_upack2_1_fifo_rd_data_2 1 6 5 2210J 750 NJ 750 NJ 750 NJ 750 3790
preplace netloc util_upack2_1_fifo_rd_data_3 1 6 5 2240J 760 NJ 760 NJ 760 NJ 760 3800
preplace netloc util_vector_logic_0_Res 1 5 1 1780 910n
preplace netloc util_vector_logic_2_Res 1 0 13 NJ 3200 NJ 3200 560J 3080 NJ 3080 NJ 3080 1710J 3160 2170 3160 NJ 3160 NJ 3160 3420 3090 NJ 3090 4520 2770 N
preplace netloc xadc_wiz_0_ip2intc_irpt 1 2 10 550 2230 NJ 2230 1300J 2250 1740J 2190 NJ 2190 NJ 2190 NJ 2190 3400J 2300 3990J 2120 4360
preplace netloc xadc_wiz_0_temp_out 1 11 2 NJ 2190 4960
preplace netloc xlslice_0_Dout 1 13 1 NJ 3530
preplace netloc gpio_slice_trx_en_agc_Dout 1 13 1 NJ 3630
preplace netloc axi_iic_0_gpo 1 13 1 NJ 1610
preplace netloc axi_iic_1_gpo 1 13 1 NJ 3010
preplace netloc gpio_slice_trx_sync_in_Dout 1 13 1 NJ 3730
preplace netloc PCIe_REFCLK_1 1 0 6 NJ 2970 NJ 2970 NJ 2970 940J 2910 NJ 2910 NJ
preplace netloc S00_AXI_1 1 5 1 1710 1340n
preplace netloc S01_AXI_1 1 5 1 1730 1090n
preplace netloc S04_AXI_1 1 5 1 1800 2400n
preplace netloc Vp_Vn_0_1 1 0 11 NJ 2240 NJ 2240 NJ 2240 NJ 2240 1310J 2230 1680J 2200 NJ 2200 NJ 2200 NJ 2200 3420J 2250 3960J
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 9 1 NJ 2860
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 5 1 1690 2080n
preplace netloc axi_dmac_i2s_tx_m_axis 1 5 8 1690J 2780 2190J 2370 NJ 2370 NJ 2370 NJ 2370 NJ 2370 NJ 2370 N
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 5 1 1790 2360n
preplace netloc axi_dmac_rf_tx_m_axis 1 5 1 1700 980n
preplace netloc axi_i2s_adi_0_i2s 1 13 1 NJ 2430
preplace netloc axi_i2s_adi_0_m_axis 1 4 10 1360 2240 NJ 2240 2240J 2230 NJ 2230 NJ 2230 NJ 2230 3890J 2050 NJ 2050 NJ 2050 5370
preplace netloc axi_iic_0_IIC 1 13 1 NJ 1590
preplace netloc axi_iic_1_IIC 1 13 1 NJ 2970
preplace netloc axi_interconnect_0_M01_AXI 1 6 1 2150 2530n
preplace netloc axi_interconnect_1_M00_AXI 1 4 7 1360 1230 NJ 1230 NJ 1230 NJ 1230 NJ 1230 NJ 1230 3760
preplace netloc axi_interconnect_1_M01_AXI 1 4 7 1360 1270 1720J 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 3750
preplace netloc axi_interconnect_1_M02_AXI 1 10 1 3770 200n
preplace netloc axi_interconnect_1_M03_AXI 1 10 1 3870 1570n
preplace netloc axi_interconnect_1_M04_AXI 1 10 3 N 1590 NJ 1590 NJ
preplace netloc axi_interconnect_1_M05_AXI 1 10 3 3910 1750 NJ 1750 NJ
preplace netloc axi_interconnect_1_M06_AXI 1 6 5 2260 2220 NJ 2220 NJ 2220 NJ 2220 3770
preplace netloc axi_mem_interconnect_M00_AXI 1 8 1 3060 2560n
preplace netloc axi_mem_interconnect_M01_AXI 1 8 5 3050J 1210 NJ 1210 NJ 1210 NJ 1210 5010
preplace netloc axi_pcie_0_M_AXI 1 7 1 2660 2570n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 7 7 2640J 2390 NJ 2390 NJ 2390 NJ 2390 4450J 2400 5010J 2550 NJ
preplace netloc axi_pcie_interconnect_M00_AXI 1 6 2 N 2510 2670J
preplace netloc axi_pcie_interconnect_M02_AXI 1 8 5 N 2730 NJ 2730 NJ 2730 NJ 2730 NJ
preplace netloc axi_pcie_interconnect_M03_AXI 1 8 1 3030 2750n
preplace netloc axi_peripheral_interconnect_M07_AXI 1 4 7 1350 2220 1700J 2230 2160J 2240 NJ 2240 NJ 2240 NJ 2240 3760
preplace netloc axi_peripheral_interconnect_M08_AXI 1 4 7 1360 2290 1820J 2260 NJ 2260 NJ 2260 NJ 2260 NJ 2260 3750
preplace netloc axi_peripheral_interconnect_M09_AXI 1 10 3 3890 2000 NJ 2000 5010J
preplace netloc axi_peripheral_interconnect_M10_AXI 1 10 1 3850 1710n
preplace netloc axi_peripheral_interconnect_M11_AXI 1 10 3 3860 2010 NJ 2010 4940J
preplace netloc axi_peripheral_interconnect_M12_AXI 1 10 3 3840 2020 NJ 2020 4970J
preplace netloc axi_peripheral_interconnect_M13_AXI 1 10 3 3780 2030 NJ 2030 4930J
preplace netloc axi_protocol_convert_1_M_AXI 1 9 1 3410 1320n
preplace netloc axi_quad_spi_0_SPI_0 1 13 1 NJ 1800
preplace netloc axi_quad_spi_1_SPI_0 1 13 1 NJ 3390
preplace netloc axi_quad_spi_2_SPI_0 1 13 1 NJ 3210
preplace netloc mig_7series_0_DDR3 1 13 1 NJ 2740
preplace netloc util_cpack2_0_packed_fifo_wr 1 4 1 1300 980n
preplace cgraphic comment_2 place top 809 -128 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place top 814 -247 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top 815 -321 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 110 360 760 1130 1520 1990 2440 2880 3240 3600 4180 4710 5180 5430
pagesize -pg 1 -db -bbox -sgen -220 0 5650 3800
",
   "linecolor_comment_0":"",
   "linecolor_comment_1":"",
   "linecolor_comment_2":"",
   "textcolor_comment_0":"",
   "textcolor_comment_1":"",
   "textcolor_comment_2":""
}
{
   """"""""""""""""""""""""""""""""da_axi4_cnt"""""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""""da_board_cnt"""""""""""""""""""""""""""""""":"6",
   """"""""""""""""""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""":"23",
   """"""""""da_clkrst_cnt"""""""""":"5"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_2":"comment_2"
}