// Seed: 3857335199
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output wand id_8,
    output tri id_9,
    input uwire id_10,
    output uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input uwire id_15,
    output uwire id_16,
    input supply0 id_17,
    input tri id_18,
    input wor id_19,
    input tri1 id_20,
    input tri id_21,
    output wand id_22,
    output supply1 id_23,
    input wand id_24
);
  wire id_26 = 1;
  wire id_27, id_28;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1
    , id_20,
    input tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    input wand id_8,
    output tri0 id_9,
    input wire id_10,
    input wor id_11,
    input wor id_12,
    input supply0 id_13,
    output wor id_14,
    input wor id_15,
    input supply0 id_16,
    input tri1 id_17,
    input wor id_18
);
  assign id_14 = 1;
  wire id_21;
  module_0(
      id_14,
      id_15,
      id_14,
      id_8,
      id_2,
      id_18,
      id_6,
      id_18,
      id_14,
      id_14,
      id_12,
      id_14,
      id_13,
      id_4,
      id_0,
      id_7,
      id_9,
      id_7,
      id_1,
      id_8,
      id_8,
      id_6,
      id_9,
      id_3,
      id_4
  );
endmodule
