/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [7:0] _07_;
  wire [6:0] _08_;
  wire [8:0] _09_;
  wire [6:0] _10_;
  wire [3:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [30:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [6:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [24:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_0z[3] ? celloutsig_0_1z[2] : in_data[60]);
  assign celloutsig_0_31z = !(celloutsig_0_0z[3] ? celloutsig_0_7z[3] : celloutsig_0_6z);
  assign celloutsig_0_36z = !(celloutsig_0_31z ? celloutsig_0_14z : _01_);
  assign celloutsig_0_4z = !(celloutsig_0_1z[0] ? celloutsig_0_1z[6] : celloutsig_0_3z);
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_4z);
  assign celloutsig_0_51z = !(celloutsig_0_29z[1] ? celloutsig_0_15z : celloutsig_0_17z);
  assign celloutsig_1_2z = !(celloutsig_1_1z[0] ? in_data[181] : celloutsig_1_0z[18]);
  assign celloutsig_1_4z = !(celloutsig_1_3z[13] ? celloutsig_1_1z[7] : in_data[120]);
  assign celloutsig_0_6z = !(celloutsig_0_4z ? celloutsig_0_4z : in_data[1]);
  assign celloutsig_1_13z = !(celloutsig_1_0z[7] ? in_data[159] : celloutsig_1_4z);
  assign celloutsig_1_17z = !(celloutsig_1_15z[6] ? celloutsig_1_15z[6] : _06_);
  assign celloutsig_1_18z = !(celloutsig_1_10z[2] ? in_data[106] : celloutsig_1_8z[1]);
  assign celloutsig_0_9z = !(celloutsig_0_3z ? celloutsig_0_4z : celloutsig_0_5z);
  assign celloutsig_0_14z = !(celloutsig_0_6z ? in_data[46] : celloutsig_0_0z[0]);
  assign celloutsig_0_15z = !(celloutsig_0_7z[1] ? celloutsig_0_6z : celloutsig_0_12z[5]);
  assign celloutsig_0_17z = !(celloutsig_0_9z ? celloutsig_0_11z[3] : celloutsig_0_14z);
  assign celloutsig_0_21z = !(celloutsig_0_14z ? celloutsig_0_6z : celloutsig_0_4z);
  assign celloutsig_0_24z = !(_02_ ? celloutsig_0_4z : celloutsig_0_15z);
  assign celloutsig_0_25z = !(_03_ ? celloutsig_0_23z[5] : celloutsig_0_17z);
  reg [6:0] _30_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _30_ <= 7'h00;
    else _30_ <= { celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_36z };
  assign { _08_[6:4], _05_, _08_[2:0] } = _30_;
  reg [8:0] _31_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 9'h000;
    else _31_ <= celloutsig_1_3z[13:5];
  assign { _09_[8:1], _06_ } = _31_;
  reg [4:0] _32_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _32_ <= 5'h00;
    else _32_ <= { celloutsig_0_4z, celloutsig_0_0z };
  assign { _02_, _07_[4:3], _03_, _07_[1] } = _32_;
  reg [6:0] _33_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _33_ <= 7'h00;
    else _33_ <= { in_data[94], celloutsig_0_12z };
  assign { _00_, _10_[5:4], _01_, _10_[2], _04_, _10_[0] } = _33_;
  assign celloutsig_0_0z = in_data[40:37] - in_data[58:55];
  assign celloutsig_0_29z = { _02_, _07_[4:3] } - { celloutsig_0_11z[3:2], celloutsig_0_25z };
  assign celloutsig_0_52z = { _08_[6:4], _05_, _08_[2:0] } - celloutsig_0_27z[22:16];
  assign celloutsig_1_0z = in_data[173:149] - in_data[181:157];
  assign celloutsig_1_1z = celloutsig_1_0z[10:2] - celloutsig_1_0z[21:13];
  assign celloutsig_1_3z = { celloutsig_1_1z[5:1], celloutsig_1_1z } - in_data[181:168];
  assign celloutsig_1_6z = { celloutsig_1_3z[10:5], celloutsig_1_2z } - celloutsig_1_1z[7:1];
  assign celloutsig_1_7z = celloutsig_1_3z[8:2] - celloutsig_1_6z;
  assign celloutsig_1_8z = celloutsig_1_6z[5:0] - celloutsig_1_3z[10:5];
  assign celloutsig_1_9z = celloutsig_1_6z[5:2] - celloutsig_1_1z[5:2];
  assign celloutsig_1_10z = celloutsig_1_3z[10:7] - celloutsig_1_6z[4:1];
  assign celloutsig_1_14z = { celloutsig_1_1z[7:5], celloutsig_1_9z } - celloutsig_1_0z[9:3];
  assign celloutsig_1_15z = in_data[170:164] - celloutsig_1_6z;
  assign celloutsig_0_7z = { celloutsig_0_1z[8:4], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z } - { in_data[14:12], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_14z[1:0], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_15z } - { celloutsig_1_10z[3:1], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_1z[5:1], celloutsig_0_6z } - { celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_10z = celloutsig_0_8z[2:0] - { celloutsig_0_7z[6:5], celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_8z - { celloutsig_0_1z[6:2], celloutsig_0_6z };
  assign celloutsig_0_1z = { in_data[90:86], celloutsig_0_0z, celloutsig_0_0z } - in_data[95:83];
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } - in_data[73:68];
  assign celloutsig_0_16z = { celloutsig_0_11z[4], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_11z } - { celloutsig_0_1z[12:4], celloutsig_0_9z, _02_, _07_[4:3], _03_, _07_[1], celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_2z = { celloutsig_0_0z[3], celloutsig_0_0z } - in_data[44:40];
  assign celloutsig_0_23z = in_data[31:20] - in_data[80:69];
  assign celloutsig_0_27z = { celloutsig_0_23z[10:8], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, _02_, _07_[4:3], _03_, _07_[1] } - { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_10z };
  assign { _07_[7:5], _07_[2], _07_[0] } = { celloutsig_0_7z[6], celloutsig_0_4z, _02_, _03_, celloutsig_0_31z };
  assign _08_[3] = _05_;
  assign _09_[0] = _06_;
  assign { _10_[6], _10_[3], _10_[1] } = { _00_, _01_, _04_ };
  assign { out_data[128], out_data[121:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
