AArch64 MP.RF+cachesyncisb+addr-rfi-ctrlisb
"CacheSyncIsbdWW Rfe DpAddrdW Rfi DpCtrlIsbdR Fife"
Cycle=Rfi DpCtrlIsbdR Fife CacheSyncIsbdWW Rfe DpAddrdW
Relax=Fife
Safe=Rfi Rfe CacheSyncIsbdWW DpAddrd* DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Rf Fif
Orig=CacheSyncIsbdWW Rfe DpAddrdW Rfi DpCtrlIsbdR Fife
{
0:X0=0x14000001; 0:X1=P1:Lself04; 0:X2=0x1; 0:X3=x;
1:X1=x; 1:X3=0x1; 1:X4=y;
}
 P0          | P1                  ;
 STR W0,[X1] | LDR W0,[X1]         ;
 DC CVAU,X1  | EOR W2,W0,W0        ;
 DSB ISH     | STR W3,[X4,W2,SXTW] ;
 IC IVAU,X1  | LDR W5,[X4]         ;
 DSB ISH     | CBNZ W5,LC00        ;
 ISB         | LC00:               ;
 STR W2,[X3] | ISB                 ;
             | Lself04:            ;
             | B L01               ;
             | MOV W6,#2           ;
             | B L02               ;
             | L01:                ;
             | MOV W6,#1           ;
             | L02:                ;
exists
(1:X0=0x1 /\ 1:X5=0x1 /\ 1:X6=0x1)
