read -sv run_verilog_mid/adder_32b_9_96_6878a496f7bee565b25918f160011e7c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_96_6878a496f7bee565b25918f160011e7c_yosys.v
