<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>8.000</TargetClockPeriod>
    <AchievedClockPeriod>3.794</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>3.794</CP_FINAL>
    <CP_ROUTE>3.794</CP_ROUTE>
    <CP_SYNTH>2.519</CP_SYNTH>
    <CP_TARGET>8.000</CP_TARGET>
    <SLACK_FINAL>4.206</SLACK_FINAL>
    <SLACK_ROUTE>4.206</SLACK_ROUTE>
    <SLACK_SYNTH>5.481</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>4.206</WNS_FINAL>
    <WNS_ROUTE>4.206</WNS_ROUTE>
    <WNS_SYNTH>5.481</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>16</BRAM>
      <CLB>495</CLB>
      <DSP>0</DSP>
      <FF>2683</FF>
      <LATCH>0</LATCH>
      <LUT>2897</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>2688</BRAM>
      <CLB>108960</CLB>
      <DSP>5952</DSP>
      <FF>1743360</FF>
      <LUT>871680</LUT>
      <URAM>640</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="sha_stream" DISPNAME="inst" RTLNAME="sha_stream">
      <SubModules count="8">grp_local_memset_fu_183 grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_158 grp_sha_stream_Pipeline_sha_stream_label2_fu_201 grp_sha_transform_fu_193 grp_sha_update_fu_166 local_indata_U sha_info_data_U sha_info_digest_U</SubModules>
      <Resources BRAM="16" FF="2683" LUT="2897"/>
      <LocalResources FF="162" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_local_memset_fu_183" DEPTH="1" TYPE="function" MODULENAME="local_memset" DISPNAME="grp_local_memset_fu_183" RTLNAME="sha_stream_local_memset">
      <SubModules count="1">grp_local_memset_Pipeline_local_memset_label1_fu_36</SubModules>
      <Resources FF="42" LUT="87"/>
      <LocalResources FF="10" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_local_memset_fu_183/grp_local_memset_Pipeline_local_memset_label1_fu_36" DEPTH="2" TYPE="function" MODULENAME="local_memset_Pipeline_local_memset_label1" DISPNAME="grp_local_memset_Pipeline_local_memset_label1_fu_36" RTLNAME="sha_stream_local_memset_Pipeline_local_memset_label1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="32" LUT="74"/>
      <LocalResources FF="30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_local_memset_fu_183/grp_local_memset_Pipeline_local_memset_label1_fu_36/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha_stream_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="74"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_158" DEPTH="1" TYPE="function" MODULENAME="sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1" DISPNAME="grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_158" RTLNAME="sha_stream_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="47" LUT="56"/>
      <LocalResources FF="45" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_158/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha_stream_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="49"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_201" DEPTH="1" TYPE="function" MODULENAME="sha_stream_Pipeline_sha_stream_label2" DISPNAME="grp_sha_stream_Pipeline_sha_stream_label2_fu_201" RTLNAME="sha_stream_sha_stream_Pipeline_sha_stream_label2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="9" LUT="12"/>
      <LocalResources FF="7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_201/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha_stream_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_transform_fu_193" DEPTH="1" TYPE="function" MODULENAME="sha_transform" DISPNAME="grp_sha_transform_fu_193" RTLNAME="sha_stream_sha_transform">
      <SubModules count="1">W_U</SubModules>
      <Resources BRAM="2" FF="1123" LUT="1192"/>
      <LocalResources FF="1123" LUT="901"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_transform_fu_193/W_U" BINDMODULE="sha_stream_sha_transform_W_RAM_AUTO_1R1W" DEPTH="2" TYPE="resource" MODULENAME="sha_transform_W_RAM_AUTO_1R1W" DISPNAME="W_U" RTLNAME="sha_stream_sha_transform_W_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="291"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:94" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:94" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_166" DEPTH="1" TYPE="function" MODULENAME="sha_update" DISPNAME="grp_sha_update_fu_166" RTLNAME="sha_stream_sha_update">
      <SubModules count="2">grp_local_memcpy_fu_84 grp_sha_transform_fu_96</SubModules>
      <Resources BRAM="2" FF="1300" LUT="1514"/>
      <LocalResources FF="92" LUT="135"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_166/grp_local_memcpy_fu_84" DEPTH="2" TYPE="function" MODULENAME="local_memcpy" DISPNAME="grp_local_memcpy_fu_84" RTLNAME="sha_stream_local_memcpy">
      <Resources FF="85" LUT="167"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_166/grp_sha_transform_fu_96" DEPTH="2" TYPE="function" MODULENAME="sha_transform" DISPNAME="grp_sha_transform_fu_96" RTLNAME="sha_stream_sha_transform">
      <SubModules count="1">W_U</SubModules>
      <Resources BRAM="2" FF="1123" LUT="1212"/>
      <LocalResources FF="1123" LUT="921"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U" BINDMODULE="sha_stream_sha_transform_W_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="sha_transform_W_RAM_AUTO_1R1W" DISPNAME="W_U" RTLNAME="sha_stream_sha_transform_W_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="291"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:94" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:94" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
    </RtlModule>
    <RtlModule CELL="inst/local_indata_U" BINDMODULE="sha_stream_local_indata_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="local_indata_RAM_AUTO_1R1W" DISPNAME="local_indata_U" RTLNAME="sha_stream_local_indata_RAM_AUTO_1R1W">
      <Resources BRAM="8" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="local_indata_U" SOURCE="" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="local_indata"/>
    </RtlModule>
    <RtlModule CELL="inst/sha_info_data_U" BINDMODULE="sha_stream_sha_info_data_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="sha_info_data_RAM_AUTO_1R1W" DISPNAME="sha_info_data_U" RTLNAME="sha_stream_sha_info_data_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="5"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sha_info_data_U" SOURCE="" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="sha_info_data"/>
    </RtlModule>
    <RtlModule CELL="inst/sha_info_digest_U" BINDMODULE="sha_stream_sha_info_digest_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="sha_info_digest_RAM_AUTO_1R1W" DISPNAME="sha_info_digest_U" RTLNAME="sha_stream_sha_info_digest_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="4"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sha_info_digest_U" SOURCE="" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="sha_info_digest"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="3.728" DATAPATH_LOGIC_DELAY="1.455" DATAPATH_NET_DELAY="2.273" ENDPOINT_PIN="grp_sha_update_fu_166/grp_sha_transform_fu_96/B_7_fu_178_reg[26]/D" LOGIC_LEVELS="5" MAX_FANOUT="6" SLACK="4.206" STARTPOINT_PIN="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[23]_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="953"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[23]_i_13" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="953"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178_reg[31]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[26]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="370"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/B_7_fu_178_reg[26]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="371"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.679" DATAPATH_LOGIC_DELAY="1.366" DATAPATH_NET_DELAY="2.313" ENDPOINT_PIN="grp_sha_update_fu_166/grp_sha_transform_fu_96/B_7_fu_178_reg[25]/D" LOGIC_LEVELS="5" MAX_FANOUT="6" SLACK="4.255" STARTPOINT_PIN="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[23]_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="953"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[23]_i_13" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="953"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178_reg[31]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[25]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="370"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/B_7_fu_178_reg[25]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="371"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.657" DATAPATH_LOGIC_DELAY="1.406" DATAPATH_NET_DELAY="2.251" ENDPOINT_PIN="grp_sha_update_fu_166/grp_sha_transform_fu_96/B_7_fu_178_reg[29]/D" LOGIC_LEVELS="5" MAX_FANOUT="6" SLACK="4.277" STARTPOINT_PIN="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[23]_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="953"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[23]_i_13" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="953"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178_reg[31]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[29]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="370"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/B_7_fu_178_reg[29]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="371"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.656" DATAPATH_LOGIC_DELAY="1.394" DATAPATH_NET_DELAY="2.262" ENDPOINT_PIN="grp_sha_update_fu_166/grp_sha_transform_fu_96/B_7_fu_178_reg[24]/D" LOGIC_LEVELS="5" MAX_FANOUT="6" SLACK="4.278" STARTPOINT_PIN="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[23]_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="953"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[23]_i_13" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="953"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178_reg[31]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[24]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="370"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/B_7_fu_178_reg[24]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="371"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.638" DATAPATH_LOGIC_DELAY="1.452" DATAPATH_NET_DELAY="2.186" ENDPOINT_PIN="grp_sha_update_fu_166/grp_sha_transform_fu_96/B_7_fu_178_reg[31]/D" LOGIC_LEVELS="5" MAX_FANOUT="6" SLACK="4.296" STARTPOINT_PIN="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[23]_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="953"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[23]_i_13" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="953"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178_reg[23]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178_reg[31]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/W_U/B_7_fu_178[31]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="370"/>
      <CELL NAME="grp_sha_update_fu_166/grp_sha_transform_fu_96/B_7_fu_178_reg[31]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="371"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/sha_stream_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/sha_stream_failfast_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/sha_stream_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/sha_stream_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/sha_stream_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/sha_stream_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/sha_stream_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri May 30 23:30:32 -03 2025"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="SHA"/>
    <item NAME="Solution" VALUE="solution0 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="virtexuplusHBM"/>
    <item NAME="Target device" VALUE="xcu50-fsvh2104-2-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="8 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="8 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="none"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

