// Seed: 3152215747
module module_0 (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2#(
        .id_7(1),
        .id_8(id_2++),
        .id_9(1)
    ),
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5
);
  logic [1 'b0 : -1 'b0] id_10;
  ;
  wire id_11;
  assign id_2 = -1'h0;
endmodule
module module_1 #(
    parameter id_4 = 32'd4
) (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    output wand id_3,
    input wor _id_4,
    output supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri1 id_9
);
  wire id_11 = id_9;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_9,
      id_9,
      id_6
  );
  logic [id_4 : -1] id_12;
  ;
  assign id_11 = id_4;
endmodule
