#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x102a82c30 .scope module, "tb_fir_16tap" "tb_fir_16tap" 2 3;
 .timescale -9 -12;
P_0x102a90c30 .param/l "DUT_LATENCY" 0 2 6, +C4<00000000000000000000000000001001>;
P_0x102a90c70 .param/l "N" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x102a90cb0 .param/l "REF_DELAY" 0 2 7, +C4<00000000000000000000000000000111>;
L_0x7a7844058 .functor BUFT 1, C4<000000000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
v0x7a6c61a40_0 .net/2s *"_ivl_0", 35 0, L_0x7a7844058;  1 drivers
v0x7a6c61ae0_0 .net/s *"_ivl_2", 35 0, L_0x7a7056080;  1 drivers
v0x7a6c61b80_0 .net *"_ivl_4", 35 0, L_0x7a70681e0;  1 drivers
v0x7a6c61c20_0 .net *"_ivl_6", 20 0, L_0x7a6c88140;  1 drivers
v0x7a6c61cc0_0 .var/s "acc_ref", 35 0;
v0x7a6c61d60_0 .var "check_delay", 7 0;
v0x7a6c61e00_0 .var "clk", 0 0;
v0x7a6c61ea0 .array/s "coeff", 15 0, 15 0;
v0x7a6c61f40_0 .var "enable", 0 0;
v0x7a6c61fe0_0 .var/i "i", 31 0;
v0x7a6c62080_0 .var "mismatch_count", 31 0;
v0x7a6c62120_0 .var "rst", 0 0;
v0x7a6c621c0_0 .var "sample_count", 31 0;
v0x7a6c62260_0 .var "saturation_count", 31 0;
v0x7a6c62300_0 .net/s "scaled_monitor", 20 0, L_0x7a6c881e0;  1 drivers
v0x7a6c623a0_0 .var "test_count", 31 0;
v0x7a6c60b40 .array/s "x_hist", 15 0, 15 0;
v0x7a6c60be0_0 .var/s "x_in", 15 0;
v0x7a6c60c80_0 .var/s "x_reg_ref", 15 0;
v0x7a6c60d20_0 .net/s "y_out", 15 0, v0x7a6c619a0_0;  1 drivers
v0x7a6c60dc0_0 .var/s "y_ref", 15 0;
v0x7a6c60460 .array/s "y_ref_pipe", 6 0, 15 0;
E_0x7a7c10100 .event anyedge, v0x7a6c61cc0_0;
v0x7a6c60b40_0 .array/port v0x7a6c60b40, 0;
v0x7a6c60b40_1 .array/port v0x7a6c60b40, 1;
v0x7a6c60b40_2 .array/port v0x7a6c60b40, 2;
E_0x7a7c10140/0 .event anyedge, v0x7a6c61cc0_0, v0x7a6c60b40_0, v0x7a6c60b40_1, v0x7a6c60b40_2;
v0x7a6c60b40_3 .array/port v0x7a6c60b40, 3;
v0x7a6c60b40_4 .array/port v0x7a6c60b40, 4;
v0x7a6c60b40_5 .array/port v0x7a6c60b40, 5;
v0x7a6c60b40_6 .array/port v0x7a6c60b40, 6;
E_0x7a7c10140/1 .event anyedge, v0x7a6c60b40_3, v0x7a6c60b40_4, v0x7a6c60b40_5, v0x7a6c60b40_6;
v0x7a6c60b40_7 .array/port v0x7a6c60b40, 7;
v0x7a6c60b40_8 .array/port v0x7a6c60b40, 8;
v0x7a6c60b40_9 .array/port v0x7a6c60b40, 9;
v0x7a6c60b40_10 .array/port v0x7a6c60b40, 10;
E_0x7a7c10140/2 .event anyedge, v0x7a6c60b40_7, v0x7a6c60b40_8, v0x7a6c60b40_9, v0x7a6c60b40_10;
v0x7a6c60b40_11 .array/port v0x7a6c60b40, 11;
v0x7a6c60b40_12 .array/port v0x7a6c60b40, 12;
v0x7a6c60b40_13 .array/port v0x7a6c60b40, 13;
v0x7a6c60b40_14 .array/port v0x7a6c60b40, 14;
E_0x7a7c10140/3 .event anyedge, v0x7a6c60b40_11, v0x7a6c60b40_12, v0x7a6c60b40_13, v0x7a6c60b40_14;
v0x7a6c60b40_15 .array/port v0x7a6c60b40, 15;
v0x7a6c61ea0_0 .array/port v0x7a6c61ea0, 0;
v0x7a6c61ea0_1 .array/port v0x7a6c61ea0, 1;
v0x7a6c61ea0_2 .array/port v0x7a6c61ea0, 2;
E_0x7a7c10140/4 .event anyedge, v0x7a6c60b40_15, v0x7a6c61ea0_0, v0x7a6c61ea0_1, v0x7a6c61ea0_2;
v0x7a6c61ea0_3 .array/port v0x7a6c61ea0, 3;
v0x7a6c61ea0_4 .array/port v0x7a6c61ea0, 4;
v0x7a6c61ea0_5 .array/port v0x7a6c61ea0, 5;
v0x7a6c61ea0_6 .array/port v0x7a6c61ea0, 6;
E_0x7a7c10140/5 .event anyedge, v0x7a6c61ea0_3, v0x7a6c61ea0_4, v0x7a6c61ea0_5, v0x7a6c61ea0_6;
v0x7a6c61ea0_7 .array/port v0x7a6c61ea0, 7;
v0x7a6c61ea0_8 .array/port v0x7a6c61ea0, 8;
v0x7a6c61ea0_9 .array/port v0x7a6c61ea0, 9;
v0x7a6c61ea0_10 .array/port v0x7a6c61ea0, 10;
E_0x7a7c10140/6 .event anyedge, v0x7a6c61ea0_7, v0x7a6c61ea0_8, v0x7a6c61ea0_9, v0x7a6c61ea0_10;
v0x7a6c61ea0_11 .array/port v0x7a6c61ea0, 11;
v0x7a6c61ea0_12 .array/port v0x7a6c61ea0, 12;
v0x7a6c61ea0_13 .array/port v0x7a6c61ea0, 13;
v0x7a6c61ea0_14 .array/port v0x7a6c61ea0, 14;
E_0x7a7c10140/7 .event anyedge, v0x7a6c61ea0_11, v0x7a6c61ea0_12, v0x7a6c61ea0_13, v0x7a6c61ea0_14;
v0x7a6c61ea0_15 .array/port v0x7a6c61ea0, 15;
E_0x7a7c10140/8 .event anyedge, v0x7a6c61ea0_15;
E_0x7a7c10140 .event/or E_0x7a7c10140/0, E_0x7a7c10140/1, E_0x7a7c10140/2, E_0x7a7c10140/3, E_0x7a7c10140/4, E_0x7a7c10140/5, E_0x7a7c10140/6, E_0x7a7c10140/7, E_0x7a7c10140/8;
L_0x7a7056080 .arith/sum 36, v0x7a6c61cc0_0, L_0x7a7844058;
L_0x7a6c88140 .part L_0x7a7056080, 15, 21;
L_0x7a70681e0 .extend/s 36, L_0x7a6c88140;
L_0x7a6c881e0 .part L_0x7a70681e0, 0, 21;
S_0x102a8c010 .scope module, "dut" "fir_16tap" 2 22, 3 1 0, S_0x102a82c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "x_in";
    .port_info 4 /OUTPUT 16 "y_out";
P_0x102a95ff0 .param/l "ACC_WIDTH" 1 3 17, +C4<0000000000000000000000000000100100>;
P_0x102a96030 .param/l "BASE_SHIFT" 1 3 58, +C4<00000000000000000000000000000110>;
P_0x102a96070 .param/l "COEFF_WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x102a960b0 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x102a960f0 .param/l "HALF_N" 1 3 16, +C4<00000000000000000000000000001000>;
P_0x102a96130 .param/l "MAX_NEG" 1 3 114, +C4<11111111111111111111111111111111000000000000000>;
P_0x102a96170 .param/l "MAX_POS" 1 3 113, +C4<000000000000000000000000000000000111111111111111>;
P_0x102a961b0 .param/l "N" 0 3 3, +C4<00000000000000000000000000010000>;
P_0x102a961f0 .param/l "NUM_STAGES" 1 3 73, +C4<00000000000000000000000000000011>;
P_0x102a96230 .param/l "SCALED_WIDTH" 1 3 109, +C4<000000000000000000000000000000010110>;
P_0x102a96270 .param/l "SCALE_SHIFT" 1 3 108, +C4<000000000000000000000000000001111>;
L_0x7a7844010 .functor BUFT 1, C4<000000000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
v0x7a6c60fa0_0 .net/2s *"_ivl_3", 35 0, L_0x7a7844010;  1 drivers
v0x7a6c61040_0 .net/s *"_ivl_5", 35 0, L_0x7a7055fe0;  1 drivers
v0x7a6c610e0_0 .net *"_ivl_7", 35 0, L_0x7a7068140;  1 drivers
v0x7a6c61180_0 .net *"_ivl_9", 20 0, L_0x7a6c88000;  1 drivers
v0x7a6c612c0_24 .array/port v0x7a6c612c0, 24;
v0x7a6c61220_0 .net/s "acc", 35 0, v0x7a6c612c0_24;  1 drivers
v0x7a6c612c0 .array/s "adder_tree", 31 0, 35 0;
v0x7a6c61360_0 .net "clk", 0 0, v0x7a6c61e00_0;  1 drivers
v0x7a6c61400_0 .net "enable", 0 0, v0x7a6c61f40_0;  1 drivers
v0x7a6c614a0_0 .var/i "i", 31 0;
v0x7a6c61540 .array/s "pre_add", 7 0, 16 0;
v0x7a6c615e0_0 .net "rst", 0 0, v0x7a6c62120_0;  1 drivers
v0x7a6c61680_0 .net/s "scaled", 21 0, L_0x7a6c880a0;  1 drivers
v0x7a6c61720 .array/s "shift_out", 7 0, 35 0;
v0x7a6c617c0_0 .net/s "x_in", 15 0, v0x7a6c60be0_0;  1 drivers
v0x7a6c61860_0 .var/s "x_reg", 15 0;
v0x7a6c61900 .array/s "x_shift", 15 0, 15 0;
v0x7a6c619a0_0 .var/s "y_out", 15 0;
L_0x7a7055fe0 .arith/sum 36, v0x7a6c612c0_24, L_0x7a7844010;
L_0x7a6c88000 .part L_0x7a7055fe0, 15, 21;
L_0x7a7068140 .extend/s 36, L_0x7a6c88000;
L_0x7a6c880a0 .part L_0x7a7068140, 0, 22;
S_0x102a8c190 .scope generate, "adder_stages[1]" "adder_stages[1]" 3 90, 3 90 0, S_0x102a8c010;
 .timescale -9 -12;
P_0x7a6c58100 .param/l "STAGE_SIZE" 1 3 91, +C4<00000000000000000000000000000100>;
P_0x7a6c58140 .param/l "stage" 1 3 90, +C4<01>;
S_0x102a951f0 .scope generate, "adder_level[0]" "adder_level[0]" 3 92, 3 92 0, S_0x102a8c190;
 .timescale -9 -12;
P_0x7a6c57e40 .param/l "idx" 1 3 92, +C4<00>;
E_0x7a7c10500 .event posedge, v0x7a6c61360_0;
S_0x102a93370 .scope generate, "adder_level[1]" "adder_level[1]" 3 92, 3 92 0, S_0x102a8c190;
 .timescale -9 -12;
P_0x7a6c57e80 .param/l "idx" 1 3 92, +C4<01>;
S_0x102a946f0 .scope generate, "adder_level[2]" "adder_level[2]" 3 92, 3 92 0, S_0x102a8c190;
 .timescale -9 -12;
P_0x7a6c57ec0 .param/l "idx" 1 3 92, +C4<010>;
S_0x102a92470 .scope generate, "adder_level[3]" "adder_level[3]" 3 92, 3 92 0, S_0x102a8c190;
 .timescale -9 -12;
P_0x7a6c57f00 .param/l "idx" 1 3 92, +C4<011>;
S_0x102a962f0 .scope generate, "adder_stages[2]" "adder_stages[2]" 3 90, 3 90 0, S_0x102a8c010;
 .timescale -9 -12;
P_0x7a6c58180 .param/l "STAGE_SIZE" 1 3 91, +C4<00000000000000000000000000000010>;
P_0x7a6c581c0 .param/l "stage" 1 3 90, +C4<010>;
S_0x102a96470 .scope generate, "adder_level[0]" "adder_level[0]" 3 92, 3 92 0, S_0x102a962f0;
 .timescale -9 -12;
P_0x7a6c57f40 .param/l "idx" 1 3 92, +C4<00>;
S_0x102a965f0 .scope generate, "adder_level[1]" "adder_level[1]" 3 92, 3 92 0, S_0x102a962f0;
 .timescale -9 -12;
P_0x7a6c57f80 .param/l "idx" 1 3 92, +C4<01>;
S_0x102a96770 .scope generate, "adder_stages[3]" "adder_stages[3]" 3 90, 3 90 0, S_0x102a8c010;
 .timescale -9 -12;
P_0x7a6c58200 .param/l "STAGE_SIZE" 1 3 91, +C4<00000000000000000000000000000001>;
P_0x7a6c58240 .param/l "stage" 1 3 90, +C4<011>;
S_0x7a6c70000 .scope generate, "adder_level[0]" "adder_level[0]" 3 92, 3 92 0, S_0x102a96770;
 .timescale -9 -12;
P_0x7a6c57fc0 .param/l "idx" 1 3 92, +C4<00>;
S_0x7a6c70180 .scope generate, "first_stage_assign[0]" "first_stage_assign[0]" 3 80, 3 80 0, S_0x102a8c010;
 .timescale -9 -12;
P_0x7a6c74000 .param/l "idx" 1 3 80, +C4<00>;
S_0x7a6c70300 .scope generate, "first_stage_assign[1]" "first_stage_assign[1]" 3 80, 3 80 0, S_0x102a8c010;
 .timescale -9 -12;
P_0x7a6c74080 .param/l "idx" 1 3 80, +C4<01>;
S_0x7a6c70480 .scope generate, "first_stage_assign[2]" "first_stage_assign[2]" 3 80, 3 80 0, S_0x102a8c010;
 .timescale -9 -12;
P_0x7a6c740c0 .param/l "idx" 1 3 80, +C4<010>;
S_0x7a6c70600 .scope generate, "first_stage_assign[3]" "first_stage_assign[3]" 3 80, 3 80 0, S_0x102a8c010;
 .timescale -9 -12;
P_0x7a6c74100 .param/l "idx" 1 3 80, +C4<011>;
S_0x7a6c70780 .scope generate, "first_stage_assign[4]" "first_stage_assign[4]" 3 80, 3 80 0, S_0x102a8c010;
 .timescale -9 -12;
P_0x7a6c74140 .param/l "idx" 1 3 80, +C4<0100>;
S_0x7a6c70900 .scope generate, "first_stage_assign[5]" "first_stage_assign[5]" 3 80, 3 80 0, S_0x102a8c010;
 .timescale -9 -12;
P_0x7a6c74040 .param/l "idx" 1 3 80, +C4<0101>;
S_0x7a6c70a80 .scope generate, "first_stage_assign[6]" "first_stage_assign[6]" 3 80, 3 80 0, S_0x102a8c010;
 .timescale -9 -12;
P_0x7a6c74180 .param/l "idx" 1 3 80, +C4<0110>;
S_0x7a6c70c00 .scope generate, "first_stage_assign[7]" "first_stage_assign[7]" 3 80, 3 80 0, S_0x102a8c010;
 .timescale -9 -12;
P_0x7a6c741c0 .param/l "idx" 1 3 80, +C4<0111>;
    .scope S_0x7a6c70180;
T_0 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c61720, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7a6c70300;
T_1 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c61720, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7a6c70480;
T_2 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c61720, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7a6c70600;
T_3 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c61720, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7a6c70780;
T_4 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c61720, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7a6c70900;
T_5 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c61720, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7a6c70a80;
T_6 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c61720, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7a6c70c00;
T_7 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c61720, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x102a951f0;
T_8 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x102a93370;
T_9 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x102a946f0;
T_10 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x102a92470;
T_11 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x102a96470;
T_12 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %add;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x102a965f0;
T_13 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %add;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7a6c70000;
T_14 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 36;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c612c0, 4;
    %add;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c612c0, 0, 4;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x102a8c010;
T_15 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7a6c61860_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7a6c617c0_0;
    %assign/vec4 v0x7a6c61860_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x102a8c010;
T_16 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7a6c614a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7a6c614a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c61900, 0, 4;
    %load/vec4 v0x7a6c614a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x7a6c61860_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c61900, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
T_16.6 ;
    %load/vec4 v0x7a6c614a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.7, 5;
    %load/vec4 v0x7a6c614a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x7a6c61900, 4;
    %ix/getv/s 3, v0x7a6c614a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c61900, 0, 4;
    %load/vec4 v0x7a6c614a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
    %jmp T_16.6;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x102a8c010;
T_17 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7a6c614a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 17;
    %ix/getv/s 3, v0x7a6c614a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c61540, 0, 4;
    %load/vec4 v0x7a6c614a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x7a6c614a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.7, 5;
    %ix/getv/s 4, v0x7a6c614a0_0;
    %load/vec4a v0x7a6c61900, 4;
    %pad/s 17;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x7a6c614a0_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0x7a6c61900, 4;
    %pad/s 17;
    %add;
    %ix/getv/s 3, v0x7a6c614a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c61540, 0, 4;
    %load/vec4 v0x7a6c614a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x102a8c010;
T_18 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x7a6c614a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 36;
    %ix/getv/s 3, v0x7a6c614a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c61720, 0, 4;
    %load/vec4 v0x7a6c614a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
T_18.6 ;
    %load/vec4 v0x7a6c614a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.7, 5;
    %ix/getv/s 4, v0x7a6c614a0_0;
    %load/vec4a v0x7a6c61540, 4;
    %pad/s 36;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x7a6c614a0_0;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %ix/getv/s 3, v0x7a6c614a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c61720, 0, 4;
    %load/vec4 v0x7a6c614a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c614a0_0, 0, 32;
    %jmp T_18.6;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x102a8c010;
T_19 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c615e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7a6c619a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7a6c61400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7a6c61680_0;
    %pad/s 48;
    %cmpi/s 32767, 0, 48;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.4, 5;
    %pushi/vec4 32767, 0, 16;
    %assign/vec4 v0x7a6c619a0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x7a6c61680_0;
    %pad/s 47;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 0, 0, 15;
    %cmp/s;
    %jmp/0xz  T_19.6, 5;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0x7a6c619a0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x7a6c61680_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7a6c619a0_0, 0;
T_19.7 ;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x102a82c30;
T_20 ;
    %vpi_call 2 17 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x102a82c30 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x102a82c30;
T_21 ;
    %delay 5000, 0;
    %load/vec4 v0x7a6c61e00_0;
    %inv;
    %store/vec4 v0x7a6c61e00_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x102a82c30;
T_22 ;
    %pushi/vec4 64, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 128, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 256, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 512, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 1024, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 2048, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 2048, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 1024, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 512, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 256, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 128, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %pushi/vec4 64, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7a6c61ea0, 4, 0;
    %end;
    .thread T_22;
    .scope S_0x102a82c30;
T_23 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c62120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7a6c60c80_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7a6c61f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x7a6c60be0_0;
    %assign/vec4 v0x7a6c60c80_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x102a82c30;
T_24 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c62120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c61fe0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x7a6c61fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7a6c61fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c60b40, 0, 4;
    %load/vec4 v0x7a6c61fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c61fe0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7a6c61f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x7a6c60c80_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c60b40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7a6c61fe0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x7a6c61fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x7a6c61fe0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x7a6c60b40, 4;
    %ix/getv/s 3, v0x7a6c61fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c60b40, 0, 4;
    %load/vec4 v0x7a6c61fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c61fe0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x102a82c30;
T_25 ;
    %wait E_0x7a7c10140;
    %pushi/vec4 0, 0, 36;
    %store/vec4 v0x7a6c61cc0_0, 0, 36;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c61fe0_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x7a6c61fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.1, 5;
    %load/vec4 v0x7a6c61cc0_0;
    %ix/getv/s 4, v0x7a6c61fe0_0;
    %load/vec4a v0x7a6c60b40, 4;
    %pad/s 36;
    %ix/getv/s 4, v0x7a6c61fe0_0;
    %load/vec4a v0x7a6c61ea0, 4;
    %pad/s 36;
    %mul;
    %add;
    %store/vec4 v0x7a6c61cc0_0, 0, 36;
    %load/vec4 v0x7a6c61fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c61fe0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x102a82c30;
T_26 ;
    %wait E_0x7a7c10100;
    %load/vec4 v0x7a6c61cc0_0;
    %addi 16384, 0, 36;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %cmpi/s 32767, 0, 36;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_26.0, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x7a6c60dc0_0, 0, 16;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7a6c61cc0_0;
    %addi 16384, 0, 36;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pushi/vec4 4294965248, 0, 32;
    %concati/vec4 0, 0, 4;
    %cmp/s;
    %jmp/0xz  T_26.2, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x7a6c60dc0_0, 0, 16;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x7a6c61cc0_0;
    %addi 16384, 0, 36;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %store/vec4 v0x7a6c60dc0_0, 0, 16;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x102a82c30;
T_27 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c62120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c61fe0_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x7a6c61fe0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7a6c61fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c60460, 0, 4;
    %load/vec4 v0x7a6c61fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c61fe0_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7a6c61f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x7a6c60dc0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c60460, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7a6c61fe0_0, 0, 32;
T_27.6 ;
    %load/vec4 v0x7a6c61fe0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_27.7, 5;
    %load/vec4 v0x7a6c61fe0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x7a6c60460, 4;
    %ix/getv/s 3, v0x7a6c61fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7a6c60460, 0, 4;
    %load/vec4 v0x7a6c61fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c61fe0_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x102a82c30;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c621c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c62080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c62260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7a6c623a0_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x102a82c30;
T_29 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c62120_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0x7a6c61f40_0;
    %and;
T_29.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x7a6c621c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7a6c621c0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x102a82c30;
T_30 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c62120_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x7a6c62300_0;
    %pad/s 32;
    %cmpi/s 32767, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_30.3, 5;
    %load/vec4 v0x7a6c62300_0;
    %pad/s 32;
    %cmpi/s 4294934528, 0, 32;
    %flag_get/vec4 5;
    %or;
T_30.3;
    %and;
T_30.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x7a6c62260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7a6c62260_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x102a82c30;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a6c61e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7a6c62120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7a6c61f40_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a6c62120_0, 0, 1;
    %vpi_call 2 136 "$display", "\012========== FIR FILTER VERIFICATION ==========" {0 0 0};
    %vpi_call 2 139 "$display", "\012[TEST 1] Impulse Response Test" {0 0 0};
    %load/vec4 v0x7a6c623a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c623a0_0, 0, 32;
    %wait E_0x7a7c10500;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %wait E_0x7a7c10500;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_31.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.1, 5;
    %jmp/1 T_31.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %jmp T_31.0;
T_31.1 ;
    %pop/vec4 1;
    %vpi_call 2 148 "$display", "\012[TEST 2] Step Response Test" {0 0 0};
    %load/vec4 v0x7a6c623a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c623a0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_31.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.3, 5;
    %jmp/1 T_31.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %jmp T_31.2;
T_31.3 ;
    %pop/vec4 1;
    %wait E_0x7a7c10500;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_31.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.5, 5;
    %jmp/1 T_31.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %jmp T_31.4;
T_31.5 ;
    %pop/vec4 1;
    %vpi_call 2 159 "$display", "\012[TEST 3] Edge Case - Maximum Positive Input" {0 0 0};
    %load/vec4 v0x7a6c623a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c623a0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_31.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.7, 5;
    %jmp/1 T_31.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %jmp T_31.6;
T_31.7 ;
    %pop/vec4 1;
    %wait E_0x7a7c10500;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_31.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.9, 5;
    %jmp/1 T_31.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %jmp T_31.8;
T_31.9 ;
    %pop/vec4 1;
    %vpi_call 2 170 "$display", "\012[TEST 4] Edge Case - Maximum Negative Input" {0 0 0};
    %load/vec4 v0x7a6c623a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c623a0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_31.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.11, 5;
    %jmp/1 T_31.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %jmp T_31.10;
T_31.11 ;
    %pop/vec4 1;
    %wait E_0x7a7c10500;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_31.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.13, 5;
    %jmp/1 T_31.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %jmp T_31.12;
T_31.13 ;
    %pop/vec4 1;
    %vpi_call 2 181 "$display", "\012[TEST 5] Alternating Pattern Test" {0 0 0};
    %load/vec4 v0x7a6c623a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c623a0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_31.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.15, 5;
    %jmp/1 T_31.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %wait E_0x7a7c10500;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %jmp T_31.14;
T_31.15 ;
    %pop/vec4 1;
    %wait E_0x7a7c10500;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_31.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.17, 5;
    %jmp/1 T_31.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %jmp T_31.16;
T_31.17 ;
    %pop/vec4 1;
    %vpi_call 2 194 "$display", "\012[TEST 6] Random Input Test" {0 0 0};
    %load/vec4 v0x7a6c623a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c623a0_0, 0, 32;
    %pushi/vec4 50, 0, 32;
T_31.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.19, 5;
    %jmp/1 T_31.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %vpi_func 2 198 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %jmp T_31.18;
T_31.19 ;
    %pop/vec4 1;
    %wait E_0x7a7c10500;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_31.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.21, 5;
    %jmp/1 T_31.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %jmp T_31.20;
T_31.21 ;
    %pop/vec4 1;
    %vpi_call 2 205 "$display", "\012[TEST 7] Clock Gating Test" {0 0 0};
    %load/vec4 v0x7a6c623a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c623a0_0, 0, 32;
    %wait E_0x7a7c10500;
    %pushi/vec4 10000, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %wait E_0x7a7c10500;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a6c61f40_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_31.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.23, 5;
    %jmp/1 T_31.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %vpi_func 2 213 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %jmp T_31.22;
T_31.23 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7a6c61f40_0, 0, 1;
    %wait E_0x7a7c10500;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_31.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.25, 5;
    %jmp/1 T_31.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %jmp T_31.24;
T_31.25 ;
    %pop/vec4 1;
    %vpi_call 2 221 "$display", "\012[TEST 8] Zero Input Stability Test" {0 0 0};
    %load/vec4 v0x7a6c623a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7a6c623a0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_31.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.27, 5;
    %jmp/1 T_31.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7a7c10500;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7a6c60be0_0, 0, 16;
    %jmp T_31.26;
T_31.27 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %vpi_call 2 230 "$display", "\012========== TEST STATISTICS ==========" {0 0 0};
    %vpi_call 2 231 "$display", "Total Tests Run:       %0d", v0x7a6c623a0_0 {0 0 0};
    %vpi_call 2 232 "$display", "Total Samples:         %0d", v0x7a6c621c0_0 {0 0 0};
    %vpi_call 2 233 "$display", "Mismatches:            %0d", v0x7a6c62080_0 {0 0 0};
    %vpi_call 2 234 "$display", "Saturation Events:     %0d", v0x7a6c62260_0 {0 0 0};
    %load/vec4 v0x7a6c62080_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.28, 4;
    %vpi_call 2 236 "$display", "\012\342\234\205 ALL TESTS PASSED!" {0 0 0};
    %jmp T_31.29;
T_31.28 ;
    %vpi_call 2 238 "$display", "\012\342\235\214 TESTS FAILED - %0d mismatches detected", v0x7a6c62080_0 {0 0 0};
T_31.29 ;
    %vpi_call 2 239 "$display", "=========================================\012" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 241 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x102a82c30;
T_32 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c62120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7a6c61d60_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7a6c61d60_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %jmp/0xz  T_32.2, 5;
    %load/vec4 v0x7a6c61d60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7a6c61d60_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x102a82c30;
T_33 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c62120_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.2, 9;
    %pushi/vec4 11, 0, 32;
    %load/vec4 v0x7a6c61d60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_33.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x7a6c60d20_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7a6c60460, 4;
    %cmp/ne;
    %jmp/0xz  T_33.3, 6;
    %load/vec4 v0x7a6c62080_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7a6c62080_0, 0;
    %vpi_call 2 259 "$display", "\342\235\214 MISMATCH @ %0t | DUT=%d REF=%d", $time, v0x7a6c60d20_0, &A<v0x7a6c60460, 6> {0 0 0};
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0x7a6c61f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %vpi_call 2 262 "$display", "\342\234\205 OK @ %0t | y=%d", $time, v0x7a6c60d20_0 {0 0 0};
T_33.5 ;
T_33.4 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x102a82c30;
T_34 ;
    %wait E_0x7a7c10500;
    %load/vec4 v0x7a6c62120_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v0x7a6c61f40_0;
    %and;
T_34.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x7a6c60d20_0;
    %cmpi/s 32767, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_34.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x7a6c60d20_0;
    %cmpi/s 32768, 0, 16;
    %flag_or 5, 8;
T_34.5;
    %jmp/0xz  T_34.3, 5;
    %vpi_call 2 272 "$display", "\342\232\240\357\270\217  WARNING @ %0t: Output out of range: %d", $time, v0x7a6c60d20_0 {0 0 0};
T_34.3 ;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "module.v";
