<stg><name>keccak_absorb.1_Pipeline_VITIS_LOOP_400_2</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="29" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %trunc_ln57_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln57

]]></Node>
<StgValue><ssdm name="trunc_ln57_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:4 %m_addr_1_idx_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %m_addr_1_idx

]]></Node>
<StgValue><ssdm name="m_addr_1_idx_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:5 %m_offset_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %m_offset_cast

]]></Node>
<StgValue><ssdm name="m_offset_cast_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:6 %trunc_ln400_1_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %trunc_ln400_1

]]></Node>
<StgValue><ssdm name="trunc_ln400_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="12">
<![CDATA[
newFuncRoot:7 %m_offset_cast_cast = zext i12 %m_offset_cast_read

]]></Node>
<StgValue><ssdm name="m_offset_cast_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i29 0, i29 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
for.inc:0 %i_67 = load i29 %i

]]></Node>
<StgValue><ssdm name="i_67"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc:2 %icmp_ln400 = icmp_eq  i29 %i_67, i29 %trunc_ln400_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln400"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc:3 %add_ln400 = add i29 %i_67, i29 1

]]></Node>
<StgValue><ssdm name="add_ln400"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln400 = br i1 %icmp_ln400, void %for.inc.split, void %for.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="29">
<![CDATA[
for.inc.split:0 %empty = trunc i29 %i_67

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="29">
<![CDATA[
for.inc.split:2 %trunc_ln401 = trunc i29 %i_67

]]></Node>
<StgValue><ssdm name="trunc_ln401"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.inc.split:3 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln401, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:4 %add_ln31 = add i13 %shl_ln, i13 %m_offset_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:5 %add_ln31_22 = add i13 %add_ln31, i13 %m_addr_1_idx_read

]]></Node>
<StgValue><ssdm name="add_ln31_22"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:6 %zext_ln31_53 = zext i13 %add_ln31_22

]]></Node>
<StgValue><ssdm name="zext_ln31_53"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %sm_addr_21 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_53

]]></Node>
<StgValue><ssdm name="sm_addr_21"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:8 %sm_load_1 = load i13 %sm_addr_21

]]></Node>
<StgValue><ssdm name="sm_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:9 %add_ln31_23 = add i13 %add_ln31_22, i13 1

]]></Node>
<StgValue><ssdm name="add_ln31_23"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:10 %zext_ln31_54 = zext i13 %add_ln31_23

]]></Node>
<StgValue><ssdm name="zext_ln31_54"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %sm_addr_22 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_54

]]></Node>
<StgValue><ssdm name="sm_addr_22"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:12 %sm_load_2 = load i13 %sm_addr_22

]]></Node>
<StgValue><ssdm name="sm_load_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:38 %add_ln401 = add i5 %empty, i5 %trunc_ln57_read

]]></Node>
<StgValue><ssdm name="add_ln401"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:39 %zext_ln401 = zext i5 %add_ln401

]]></Node>
<StgValue><ssdm name="zext_ln401"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:40 %s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln401

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:42 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:43 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:44 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln401

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:49 %store_ln401 = store i64 %zext_ln401, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:50 %store_ln400 = store i29 %add_ln400, i29 %i

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:8 %sm_load_1 = load i13 %sm_addr_21

]]></Node>
<StgValue><ssdm name="sm_load_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:12 %sm_load_2 = load i13 %sm_addr_22

]]></Node>
<StgValue><ssdm name="sm_load_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:13 %add_ln31_24 = add i13 %add_ln31_22, i13 2

]]></Node>
<StgValue><ssdm name="add_ln31_24"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:14 %zext_ln31 = zext i13 %add_ln31_24

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %sm_addr_23 = getelementptr i8 %sm, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="sm_addr_23"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:16 %sm_load_3 = load i13 %sm_addr_23

]]></Node>
<StgValue><ssdm name="sm_load_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:17 %add_ln31_25 = add i13 %add_ln31_22, i13 3

]]></Node>
<StgValue><ssdm name="add_ln31_25"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:18 %zext_ln31_55 = zext i13 %add_ln31_25

]]></Node>
<StgValue><ssdm name="zext_ln31_55"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %sm_addr_25 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_55

]]></Node>
<StgValue><ssdm name="sm_addr_25"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:20 %sm_load_5 = load i13 %sm_addr_25

]]></Node>
<StgValue><ssdm name="sm_load_5"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:43 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:16 %sm_load_3 = load i13 %sm_addr_23

]]></Node>
<StgValue><ssdm name="sm_load_3"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:20 %sm_load_5 = load i13 %sm_addr_25

]]></Node>
<StgValue><ssdm name="sm_load_5"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:21 %add_ln31_26 = add i13 %add_ln31_22, i13 4

]]></Node>
<StgValue><ssdm name="add_ln31_26"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:22 %zext_ln31_56 = zext i13 %add_ln31_26

]]></Node>
<StgValue><ssdm name="zext_ln31_56"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %sm_addr_26 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_56

]]></Node>
<StgValue><ssdm name="sm_addr_26"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:24 %sm_load_6 = load i13 %sm_addr_26

]]></Node>
<StgValue><ssdm name="sm_load_6"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:25 %add_ln31_27 = add i13 %add_ln31_22, i13 5

]]></Node>
<StgValue><ssdm name="add_ln31_27"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:26 %zext_ln31_57 = zext i13 %add_ln31_27

]]></Node>
<StgValue><ssdm name="zext_ln31_57"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:27 %sm_addr_27 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_57

]]></Node>
<StgValue><ssdm name="sm_addr_27"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:28 %sm_load_7 = load i13 %sm_addr_27

]]></Node>
<StgValue><ssdm name="sm_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:24 %sm_load_6 = load i13 %sm_addr_26

]]></Node>
<StgValue><ssdm name="sm_load_6"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:28 %sm_load_7 = load i13 %sm_addr_27

]]></Node>
<StgValue><ssdm name="sm_load_7"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:29 %add_ln31_28 = add i13 %add_ln31_22, i13 6

]]></Node>
<StgValue><ssdm name="add_ln31_28"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:30 %zext_ln31_58 = zext i13 %add_ln31_28

]]></Node>
<StgValue><ssdm name="zext_ln31_58"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:31 %sm_addr_28 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_58

]]></Node>
<StgValue><ssdm name="sm_addr_28"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:32 %sm_load_8 = load i13 %sm_addr_28

]]></Node>
<StgValue><ssdm name="sm_load_8"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:33 %add_ln31_29 = add i13 %add_ln31_22, i13 7

]]></Node>
<StgValue><ssdm name="add_ln31_29"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:34 %zext_ln31_59 = zext i13 %add_ln31_29

]]></Node>
<StgValue><ssdm name="zext_ln31_59"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:35 %sm_addr_29 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_59

]]></Node>
<StgValue><ssdm name="sm_addr_29"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:36 %sm_load_9 = load i13 %sm_addr_29

]]></Node>
<StgValue><ssdm name="sm_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln386"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:32 %sm_load_8 = load i13 %sm_addr_28

]]></Node>
<StgValue><ssdm name="sm_load_8"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="13">
<![CDATA[
for.inc.split:36 %sm_load_9 = load i13 %sm_addr_29

]]></Node>
<StgValue><ssdm name="sm_load_9"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc.split:37 %r_3_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %sm_load_9, i8 %sm_load_8, i8 %sm_load_7, i8 %sm_load_6, i8 %sm_load_5, i8 %sm_load_3, i8 %sm_load_2, i8 %sm_load_1

]]></Node>
<StgValue><ssdm name="r_3_7"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:41 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:45 %reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %s_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:46 %xor_ln401 = xor i64 %reuse_select, i64 %r_3_7

]]></Node>
<StgValue><ssdm name="xor_ln401"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split:47 %store_ln401 = store i64 %xor_ln401, i5 %s_addr

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:48 %store_ln401 = store i64 %xor_ln401, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:51 %br_ln400 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
