// Seed: 457587295
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  assign id_3 = id_2;
  wire id_5;
  id_6(
      .id_0(id_1), .id_1(id_2), .id_2(1), .id_3(1'd0)
  );
  uwire id_7 = 1;
  wire  id_8;
  wire  id_9;
endmodule
module module_1 (
    output tri1 id_0
    , id_10,
    input tri id_1,
    output wor id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5
    , id_11,
    input supply1 id_6,
    input wand id_7,
    output supply1 id_8
);
  wand id_12 = {1, 1, id_11 - id_5, 1, id_10};
  module_0(
      id_10, id_10, id_12, id_11
  );
endmodule
