{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681929151059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681929151059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 11:32:30 2023 " "Processing started: Wed Apr 19 11:32:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681929151059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1681929151059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1681929151059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1681929152063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1681929152064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Lab1/reg_file.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/reg_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165790 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_tb " "Found entity 2: reg_file_tb" {  } { { "../Lab1/reg_file.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/reg_file.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681929165790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../Lab1/fullAdder.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165790 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testBench " "Found entity 2: fullAdder_testBench" {  } { { "../Lab1/fullAdder.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681929165790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/ttlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/ttlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ttLogic " "Found entity 1: ttLogic" {  } { { "../Lab1/ttLogic.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ttLogic.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165790 ""} { "Info" "ISGN_ENTITY_NAME" "2 ttLogic_TB " "Found entity 2: ttLogic_TB" {  } { { "../Lab1/ttLogic.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ttLogic.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681929165790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Lab1/ALU.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ALU.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165798 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_testbench " "Found entity 2: ALU_testbench" {  } { { "../Lab1/ALU.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ALU.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681929165798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 2 2 " "Found 2 design units, including 2 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/top.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165806 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench2 " "Found entity 2: testbench2" {  } { { "top.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/top.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681929165806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681929165814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/imem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681929165814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/dmem.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681929165824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/arm.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681929165833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681929165839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681929165839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1681929165903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:processor " "Elaborating entity \"arm\" for hierarchy \"arm:processor\"" {  } { { "top.sv" "processor" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681929165912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWrite arm.sv(31) " "Verilog HDL or VHDL warning at arm.sv(31): object \"RegWrite\" assigned a value but never read" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/arm.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1681929165912 "|top|arm:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file arm:processor\|reg_file:u_reg_file " "Elaborating entity \"reg_file\" for hierarchy \"arm:processor\|reg_file:u_reg_file\"" {  } { { "arm.sv" "u_reg_file" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/arm.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681929165912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU arm:processor\|ALU:u_alu " "Elaborating entity \"ALU\" for hierarchy \"arm:processor\|ALU:u_alu\"" {  } { { "arm.sv" "u_alu" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/arm.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681929165920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ttLogic arm:processor\|ALU:u_alu\|ttLogic:addsub " "Elaborating entity \"ttLogic\" for hierarchy \"arm:processor\|ALU:u_alu\|ttLogic:addsub\"" {  } { { "../Lab1/ALU.sv" "addsub" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681929165928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder arm:processor\|ALU:u_alu\|ttLogic:addsub\|fullAdder:logi\[0\].adder " "Elaborating entity \"fullAdder\" for hierarchy \"arm:processor\|ALU:u_alu\|ttLogic:addsub\|fullAdder:logi\[0\].adder\"" {  } { { "../Lab1/ttLogic.sv" "logi\[0\].adder" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ttLogic.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681929165928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imemory " "Elaborating entity \"imem\" for hierarchy \"imem:imemory\"" {  } { { "top.sv" "imemory" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681929165969 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 63 imem.sv(22) " "Verilog HDL warning at imem.sv(22): number of words (14) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/imem.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1681929165969 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 imem.sv(19) " "Net \"memory.data_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1681929165969 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 imem.sv(19) " "Net \"memory.waddr_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1681929165969 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 imem.sv(19) " "Net \"memory.we_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1681929165969 "|top|imem:imemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmemory " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmemory\"" {  } { { "top.sv" "dmemory" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab2/top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681929165969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681929166214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 11:32:46 2023 " "Processing ended: Wed Apr 19 11:32:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681929166214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681929166214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681929166214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1681929166214 ""}
