{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711166145037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711166145038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 21:55:44 2024 " "Processing started: Fri Mar 22 21:55:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711166145038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166145038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Modulo_Descompresor -c Modulo_Descompresor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Modulo_Descompresor -c Modulo_Descompresor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166145038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711166145333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711166145333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_descompresor.sv 1 1 " "Found 1 design units, including 1 entities, in source file m_descompresor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 m_descompresor " "Found entity 1: m_descompresor" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711166156751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_m_descompresor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_m_descompresor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_m_descompresor " "Found entity 1: tb_m_descompresor" {  } { { "tb_m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/tb_m_descompresor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711166156751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "m_descompresor " "Elaborating entity \"m_descompresor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711166156801 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 400 m_descompresor.sv(11) " "Verilog HDL warning at m_descompresor.sv(11): number of words (24) in memory file does not match the number of elements in the address range \[0:400\]" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1711166156805 "|m_descompresor"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 9 m_descompresor.sv(12) " "Verilog HDL warning at m_descompresor.sv(12): number of words (3) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1711166156805 "|m_descompresor"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "translator_table m_descompresor.sv(10) " "Verilog HDL warning at m_descompresor.sv(10): initial value for variable translator_table should be constant" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1711166156809 "|m_descompresor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_tmp m_descompresor.sv(19) " "Verilog HDL Always Construct warning at m_descompresor.sv(19): variable \"counter_tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711166156809 "|m_descompresor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buffer m_descompresor.sv(20) " "Verilog HDL Always Construct warning at m_descompresor.sv(20): variable \"buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711166156810 "|m_descompresor"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "m_descompresor.sv(26) " "Verilog HDL Case Statement warning at m_descompresor.sv(26): can't check case statement for completeness because the case expression has too many possible states" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 26 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1711166156810 "|m_descompresor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "less_pc m_descompresor.sv(16) " "Verilog HDL Always Construct warning at m_descompresor.sv(16): inferring latch(es) for variable \"less_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711166156812 "|m_descompresor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_tmp m_descompresor.sv(16) " "Verilog HDL Always Construct warning at m_descompresor.sv(16): inferring latch(es) for variable \"counter_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711166156813 "|m_descompresor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer m_descompresor.sv(16) " "Verilog HDL Always Construct warning at m_descompresor.sv(16): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711166156813 "|m_descompresor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "final_code.data_a 0 m_descompresor.sv(4) " "Net \"final_code.data_a\" at m_descompresor.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711166156824 "|m_descompresor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "final_code.waddr_a 0 m_descompresor.sv(4) " "Net \"final_code.waddr_a\" at m_descompresor.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711166156824 "|m_descompresor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "translator_table\[0\]\[31..0\] 0 m_descompresor.sv(5) " "Net \"translator_table\[0\]\[31..0\]\" at m_descompresor.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711166156824 "|m_descompresor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "translator_table\[1\]\[31..0\] 0 m_descompresor.sv(5) " "Net \"translator_table\[1\]\[31..0\]\" at m_descompresor.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711166156824 "|m_descompresor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "translator_table\[2\]\[31..0\] 0 m_descompresor.sv(5) " "Net \"translator_table\[2\]\[31..0\]\" at m_descompresor.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711166156824 "|m_descompresor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "final_code.we_a 0 m_descompresor.sv(4) " "Net \"final_code.we_a\" at m_descompresor.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711166156824 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[0\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[0\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156826 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[1\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[1\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156826 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[2\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[2\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156826 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[3\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[3\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156826 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[4\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[4\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156826 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[5\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[5\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156826 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[6\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[6\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156826 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[7\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[7\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156826 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[8\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[8\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156826 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[9\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[9\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156826 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[10\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[10\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156827 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[11\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[11\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156827 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[12\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[12\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156827 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[13\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[13\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156827 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[14\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[14\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156827 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[15\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[15\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156827 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[16\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[16\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156827 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[17\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[17\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156827 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[18\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[18\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156827 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[19\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[19\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156827 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[20\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[20\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156827 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[21\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[21\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[22\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[22\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[23\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[23\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[24\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[24\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[25\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[25\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[26\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[26\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[27\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[27\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[28\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[28\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[29\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[29\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[30\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[30\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[31\] m_descompresor.sv(24) " "Inferred latch for \"less_pc\[31\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[0\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156828 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[1\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[2\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[3\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[4\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[5\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[6\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[7\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[8\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[8\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[9\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[9\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[10\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[10\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[11\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[11\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[12\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[12\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156829 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[13\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[13\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[14\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[14\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[15\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[15\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[16\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[16\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[17\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[17\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[18\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[18\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[19\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[19\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[20\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[20\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[21\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[21\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[22\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[22\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[23\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[23\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[24\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[24\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156830 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[25\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[25\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156831 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[26\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[26\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156831 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[27\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[27\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156831 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[28\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[28\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156831 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[29\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[29\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156831 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[30\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[30\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156831 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[31\] m_descompresor.sv(24) " "Inferred latch for \"buffer\[31\]\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156831 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_tmp.0001 m_descompresor.sv(24) " "Inferred latch for \"counter_tmp.0001\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156831 "|m_descompresor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_tmp.0000 m_descompresor.sv(24) " "Inferred latch for \"counter_tmp.0000\" at m_descompresor.sv(24)" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166156831 "|m_descompresor"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_code " "RAM logic \"final_code\" is uninferred due to asynchronous read logic" {  } { { "m_descompresor.sv" "final_code" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1711166157186 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1711166157186 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 401 /home/guillen/intelFPGA_lite/22.1std/db/Modulo_Descompresor.ram0_m_descompresor_e43d43ef.hdl.mif " "Memory depth (512) in the design file differs from memory depth (401) in the Memory Initialization File \"/home/guillen/intelFPGA_lite/22.1std/db/Modulo_Descompresor.ram0_m_descompresor_e43d43ef.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1711166157237 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/guillen/intelFPGA_lite/22.1std/db/Modulo_Descompresor.ram0_m_descompresor_e43d43ef.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/guillen/intelFPGA_lite/22.1std/db/Modulo_Descompresor.ram0_m_descompresor_e43d43ef.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1711166157247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "less_pc\[5\] " "Latch less_pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_tmp.0001_1133 " "Ports D and ENA on the latch are fed by the same signal counter_tmp.0001_1133" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711166159284 ""}  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711166159284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "less_pc\[0\] " "Latch less_pc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_tmp.0001_1133 " "Ports D and ENA on the latch are fed by the same signal counter_tmp.0001_1133" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711166159284 ""}  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711166159284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "less_pc\[1\] " "Latch less_pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_tmp.0001_1133 " "Ports D and ENA on the latch are fed by the same signal counter_tmp.0001_1133" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711166159284 ""}  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711166159284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "less_pc\[2\] " "Latch less_pc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_tmp.0001_1133 " "Ports D and ENA on the latch are fed by the same signal counter_tmp.0001_1133" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711166159284 ""}  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711166159284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "less_pc\[3\] " "Latch less_pc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_tmp.0001_1133 " "Ports D and ENA on the latch are fed by the same signal counter_tmp.0001_1133" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711166159284 ""}  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711166159284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "less_pc\[4\] " "Latch less_pc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_tmp.0001_1133 " "Ports D and ENA on the latch are fed by the same signal counter_tmp.0001_1133" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711166159284 ""}  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711166159284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "less_pc\[6\] " "Latch less_pc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_tmp.0001_1133 " "Ports D and ENA on the latch are fed by the same signal counter_tmp.0001_1133" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711166159284 ""}  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711166159284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "less_pc\[7\] " "Latch less_pc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_tmp.0001_1133 " "Ports D and ENA on the latch are fed by the same signal counter_tmp.0001_1133" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711166159284 ""}  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711166159284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "less_pc\[8\] " "Latch less_pc\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_tmp.0001_1133 " "Ports D and ENA on the latch are fed by the same signal counter_tmp.0001_1133" {  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711166159284 ""}  } { { "m_descompresor.sv" "" { Text "/home/guillen/intelFPGA_lite/22.1std/m_descompresor.sv" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711166159284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711166159583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711166160252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711166160252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711166160499 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711166160499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711166160499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711166160499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711166160524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 21:56:00 2024 " "Processing ended: Fri Mar 22 21:56:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711166160524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711166160524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711166160524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711166160524 ""}
