v 20121203 2
C 40000 40000 0 0 0 title-B.sym
C 43100 45400 1 0 0 lm555-1.sym
{
T 45400 47800 5 10 0 0 0 0 1
device=LM555
T 44900 45400 5 10 1 1 0 0 1
refdes=U?
}
C 48000 47500 1 0 0 resistor-1.sym
{
T 48300 47900 5 10 0 0 0 0 1
device=RESISTOR
T 48200 47800 5 10 1 1 0 0 1
refdes=R?
}
C 42400 44900 1 90 0 capacitor-1.sym
{
T 41700 45100 5 10 0 0 90 0 1
device=CAPACITOR
T 41900 45100 5 10 1 1 90 0 1
refdes=C?
T 41500 45100 5 10 0 0 90 0 1
symversion=0.1
}
C 46800 46300 1 0 0 opamp-1.sym
{
T 47500 47100 5 10 0 0 0 0 1
device=OPAMP
T 47500 46900 5 10 1 1 0 0 1
refdes=U?
T 47500 47700 5 10 0 0 0 0 1
symversion=0.1
}
C 48100 46600 1 0 0 out-1.sym
{
T 48100 46900 5 10 0 0 0 0 1
device=OUTPUT
T 48100 46900 5 10 1 1 0 0 1
refdes=SHIELD
}
C 44500 48200 1 0 0 3.3V-plus-1.sym
C 43000 45500 1 0 0 gnd-1.sym
C 50200 47500 1 0 1 in-1.sym
{
T 50200 47800 5 10 0 0 0 6 1
device=INPUT
T 50200 47800 5 10 1 1 0 6 1
refdes=PROBE_2
}
C 42000 45800 1 0 0 3.3V-plus-1.sym
C 42100 44600 1 0 0 gnd-1.sym
C 46300 46700 1 180 0 capacitor-1.sym
{
T 46100 46000 5 10 0 0 180 0 1
device=CAPACITOR
T 46100 46200 5 10 1 1 180 0 1
refdes=C?
T 46100 45800 5 10 0 0 180 0 1
symversion=0.1
}
C 42600 47100 1 180 0 capacitor-1.sym
{
T 42400 46400 5 10 0 0 180 0 1
device=CAPACITOR
T 42400 46600 5 10 1 1 180 0 1
refdes=C?
T 42400 46200 5 10 0 0 180 0 1
symversion=0.1
}
C 41600 46600 1 0 0 gnd-1.sym
N 43100 46900 42600 46900 4
N 48900 47600 49600 47600 4
C 50200 48100 1 0 1 in-1.sym
{
T 50200 48400 5 10 0 0 0 6 1
device=INPUT
T 50200 48400 5 10 1 1 0 6 1
refdes=PROBE_1
}
C 46200 46200 1 0 0 gnd-1.sym
N 45400 45800 50300 45800 4
N 49200 45800 49200 47600 4
N 45400 46900 46800 46900 4
N 46600 46500 46600 46100 4
N 46600 46100 48100 46100 4
N 48100 46100 48100 46700 4
N 47800 46700 48100 46700 4
C 43800 48800 1 270 0 in-1.sym
{
T 44100 48800 5 10 0 0 270 0 1
device=INPUT
T 44100 48800 5 10 1 1 270 0 1
refdes=ENABLE
}
N 42800 46900 42800 49200 4
N 42800 49200 46600 49200 4
N 46600 49200 46600 46900 4
N 46600 47900 48000 47900 4
N 48000 47600 48000 48200 4
N 48000 48200 49600 48200 4
N 46600 46500 46800 46500 4
C 50300 45200 1 0 0 opamp-1.sym
{
T 51000 46000 5 10 0 0 0 0 1
device=OPAMP
T 51000 45800 5 10 1 1 0 0 1
refdes=U?
T 51000 46600 5 10 0 0 0 0 1
symversion=0.1
}
C 47100 47100 1 0 0 3.3V-plus-1.sym
C 47200 46000 1 0 0 gnd-1.sym
C 50600 46000 1 0 0 3.3V-plus-1.sym
C 50700 44900 1 0 0 gnd-1.sym
C 49200 44300 1 270 1 pot-1.sym
{
T 50100 45100 5 10 0 0 90 2 1
device=VARIABLE_RESISTOR
T 49600 44900 5 10 1 1 90 2 1
refdes=R?
T 50700 45100 5 10 0 0 90 2 1
footprint=none
}
C 49100 45200 1 0 0 3.3V-plus-1.sym
C 49200 44000 1 0 0 gnd-1.sym
N 49800 44800 50300 44800 4
N 50300 44800 50300 45400 4
C 51900 45500 1 0 0 out-1.sym
{
T 51900 45800 5 10 0 0 0 0 1
device=OUTPUT
T 51900 45800 5 10 1 1 0 0 1
refdes=OUT
}
N 51900 45600 51300 45600 4
T 44800 48000 9 12 1 0 0 0 1
Oscillator
T 47700 47200 9 12 1 0 0 0 1
Bias
C 40700 49200 1 0 0 lm7805-1.sym
{
T 42300 50500 5 10 0 0 0 0 1
device=LD33
T 42100 50200 5 10 1 1 0 6 1
refdes=U?
}
C 42300 50000 1 270 0 3.3V-plus-1.sym
C 40100 49900 1 180 1 in-1.sym
{
T 40100 49600 5 10 0 0 180 6 1
device=INPUT
T 40100 49600 5 10 1 1 180 6 1
refdes=VRAW
}
C 41400 48900 1 0 0 gnd-1.sym
