INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Release 14.5 - Xilinx CORE Generator IP GUI Launcher P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
Configuring files for vio root...
Gathering HDL files for vio root...
Creating XST project for vio...
Creating XST script file for vio...
Creating XST instantiation file for vio...
Running XST for vio...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for vio...
Creating ISE instantiation template for vio...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'vio'...
Generating metadata file...
Generating ISE project...
XCO file found: vio.xco
XMDF file found: vio_xmdf.tcl
Adding E:/cern/xilinx/dtcTester/bramMyTry/ipcore_dir/tmp/_cg/vio.asy -view all
-origin_type imported
Adding E:/cern/xilinx/dtcTester/bramMyTry/ipcore_dir/tmp/_cg/vio.ngc -view all
-origin_type created
Checking file "E:/cern/xilinx/dtcTester/bramMyTry/ipcore_dir/tmp/_cg/vio.ngc"
for project device match ...
File "E:/cern/xilinx/dtcTester/bramMyTry/ipcore_dir/tmp/_cg/vio.ngc" device
information matches project device.
Adding E:/cern/xilinx/dtcTester/bramMyTry/ipcore_dir/tmp/_cg/vio.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/cern/xilinx/dtcTester/bramMyTry/ipcore_dir/tmp/_cg/vio.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/cern/xilinx/dtcTester/bramMyTry/ipcore_dir/tmp/_cg/vio.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/vio"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'vio'.
