

================================================================
== Vitis HLS Report for 'Axi2AxiStream_Pipeline_MMIterInLoop1'
================================================================
* Date:           Fri Sep  6 14:01:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        4|   115203|  13.332 ns|  0.384 ms|    4|  115203|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- MMIterInLoop1  |        2|   115201|         3|          1|          1|  1 ~ 115200|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      44|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     152|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     152|      98|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln840_fu_104_p2               |         +|   0|  0|  25|          18|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_98_p2              |      icmp|   0|  0|  13|          18|          18|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  44|          39|          23|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_2   |   9|          2|   18|         36|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |i_V_fu_58                |   9|          2|   18|         36|
    |ldata1_blk_n             |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem1_addr_read_reg_137           |  128|   0|  128|          0|
    |i_V_fu_58                         |   18|   0|   18|          0|
    |icmp_ln1027_reg_133               |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  152|   0|  152|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|   32|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  128|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   16|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|   32|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  128|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RFIFONUM   |   in|    9|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                                 gmem1|       pointer|
|ldata1_din             |  out|  128|     ap_fifo|                                ldata1|       pointer|
|ldata1_num_data_valid  |   in|    2|     ap_fifo|                                ldata1|       pointer|
|ldata1_fifo_cap        |   in|    2|     ap_fifo|                                ldata1|       pointer|
|ldata1_full_n          |   in|    1|     ap_fifo|                                ldata1|       pointer|
|ldata1_write           |  out|    1|     ap_fifo|                                ldata1|       pointer|
|sext_ln964             |   in|   60|     ap_none|                            sext_ln964|        scalar|
|p_read                 |   in|   18|     ap_none|                                p_read|        scalar|
+-----------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 6 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_5 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read"   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln964_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln964"   --->   Operation 8 'read' 'sext_ln964_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln964_cast = sext i60 %sext_ln964_read"   --->   Operation 9 'sext' 'sext_ln964_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_16, i32 0, i32 0, void @empty_17, i32 64, i32 115200, void @empty_14, void @empty_18, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ldata1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %i_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_V_2 = load i18 %i_V"   --->   Operation 14 'load' 'i_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.08ns)   --->   "%icmp_ln1027 = icmp_eq  i18 %i_V_2, i18 %p_read_5"   --->   Operation 15 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "%add_ln840 = add i18 %i_V_2, i18 1"   --->   Operation 16 'add' 'add_ln840' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln964 = br i1 %icmp_ln1027, void %for.inc.split, void %for.end.loopexit.exitStub" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:964]   --->   Operation 17 'br' 'br_ln964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln964 = store i18 %add_ln840, i18 %i_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:964]   --->   Operation 18 'store' 'store_ln964' <Predicate = (!icmp_ln1027)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i128 %gmem1, i64 %sext_ln964_cast" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:964]   --->   Operation 19 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.43ns)   --->   "%gmem1_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i64 %gmem1_addr" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:969]   --->   Operation 20 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln1027)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln967 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:967]   --->   Operation 21 'specpipeline' 'specpipeline_ln967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln966 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 115200, i64 57600" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:966]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln962 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:962]   --->   Operation 23 'specloopname' 'specloopname_ln962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.21ns)   --->   "%write_ln969 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %ldata1, i128 %gmem1_addr_read" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:969]   --->   Operation 24 'write' 'write_ln969' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln964 = br void %for.inc" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:964]   --->   Operation 25 'br' 'br_ln964' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln964]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                     (alloca           ) [ 0100]
p_read_5                (read             ) [ 0000]
sext_ln964_read         (read             ) [ 0000]
sext_ln964_cast         (sext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_V_2                   (load             ) [ 0000]
icmp_ln1027             (icmp             ) [ 0110]
add_ln840               (add              ) [ 0000]
br_ln964                (br               ) [ 0000]
store_ln964             (store            ) [ 0000]
gmem1_addr              (getelementptr    ) [ 0000]
gmem1_addr_read         (read             ) [ 0101]
specpipeline_ln967      (specpipeline     ) [ 0000]
speclooptripcount_ln966 (speclooptripcount) [ 0000]
specloopname_ln962      (specloopname     ) [ 0000]
write_ln969             (write            ) [ 0000]
br_ln964                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln964">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln964"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ldata1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_5_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="18" slack="0"/>
<pin id="64" dir="0" index="1" bw="18" slack="0"/>
<pin id="65" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln964_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="60" slack="0"/>
<pin id="70" dir="0" index="1" bw="60" slack="0"/>
<pin id="71" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln964_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="gmem1_addr_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="128" slack="0"/>
<pin id="76" dir="0" index="1" bw="128" slack="0"/>
<pin id="77" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln969_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="128" slack="0"/>
<pin id="82" dir="0" index="2" bw="128" slack="1"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln969/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln964_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="60" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln964_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="18" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_V_2_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="18" slack="0"/>
<pin id="97" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln1027_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="18" slack="0"/>
<pin id="100" dir="0" index="1" bw="18" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln840_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="18" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln964_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="18" slack="0"/>
<pin id="112" dir="0" index="1" bw="18" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln964/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="gmem1_addr_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="1"/>
<pin id="118" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_V_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="18" slack="0"/>
<pin id="123" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="128" class="1005" name="sext_ln964_cast_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln964_cast "/>
</bind>
</comp>

<comp id="133" class="1005" name="icmp_ln1027_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="137" class="1005" name="gmem1_addr_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="128" slack="1"/>
<pin id="139" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="56" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="68" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="62" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="115" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="124"><net_src comp="58" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="131"><net_src comp="86" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="136"><net_src comp="98" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="74" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="79" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: ldata1 | {3 }
 - Input state : 
	Port: Axi2AxiStream_Pipeline_MMIterInLoop1 : gmem1 | {2 }
	Port: Axi2AxiStream_Pipeline_MMIterInLoop1 : sext_ln964 | {1 }
	Port: Axi2AxiStream_Pipeline_MMIterInLoop1 : p_read | {1 }
	Port: Axi2AxiStream_Pipeline_MMIterInLoop1 : ldata1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_2 : 1
		icmp_ln1027 : 2
		add_ln840 : 2
		br_ln964 : 3
		store_ln964 : 3
	State 2
		gmem1_addr_read : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln840_fu_104      |    0    |    25   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln1027_fu_98     |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |     p_read_5_read_fu_62    |    0    |    0    |
|   read   | sext_ln964_read_read_fu_68 |    0    |    0    |
|          | gmem1_addr_read_read_fu_74 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln969_write_fu_79  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln964_cast_fu_86   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    38   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem1_addr_read_reg_137|   128  |
|      i_V_reg_121      |   18   |
|  icmp_ln1027_reg_133  |    1   |
|sext_ln964_cast_reg_128|   64   |
+-----------------------+--------+
|         Total         |   211  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   38   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   211  |    -   |
+-----------+--------+--------+
|   Total   |   211  |   38   |
+-----------+--------+--------+
