\hypertarget{struct_v_r_e_f___mem_map}{}\section{V\+R\+E\+F\+\_\+\+Mem\+Map Struct Reference}
\label{struct_v_r_e_f___mem_map}\index{V\+R\+E\+F\+\_\+\+Mem\+Map@{V\+R\+E\+F\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_v_r_e_f___mem_map_a987ecd280eb0b25ff58841b304de2e1f}{T\+R\+M}
\item 
uint8\+\_\+t \hyperlink{struct_v_r_e_f___mem_map_a5d8e7e9026a69a14ff0d0b3caee5cf24}{S\+C}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
V\+R\+E\+F -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_v_r_e_f___mem_map_a5d8e7e9026a69a14ff0d0b3caee5cf24}{}\index{V\+R\+E\+F\+\_\+\+Mem\+Map@{V\+R\+E\+F\+\_\+\+Mem\+Map}!S\+C@{S\+C}}
\index{S\+C@{S\+C}!V\+R\+E\+F\+\_\+\+Mem\+Map@{V\+R\+E\+F\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t V\+R\+E\+F\+\_\+\+Mem\+Map\+::\+S\+C}\label{struct_v_r_e_f___mem_map_a5d8e7e9026a69a14ff0d0b3caee5cf24}
V\+R\+E\+F Status and Control Register, offset\+: 0x1 \hypertarget{struct_v_r_e_f___mem_map_a987ecd280eb0b25ff58841b304de2e1f}{}\index{V\+R\+E\+F\+\_\+\+Mem\+Map@{V\+R\+E\+F\+\_\+\+Mem\+Map}!T\+R\+M@{T\+R\+M}}
\index{T\+R\+M@{T\+R\+M}!V\+R\+E\+F\+\_\+\+Mem\+Map@{V\+R\+E\+F\+\_\+\+Mem\+Map}}
\subsubsection[{T\+R\+M}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t V\+R\+E\+F\+\_\+\+Mem\+Map\+::\+T\+R\+M}\label{struct_v_r_e_f___mem_map_a987ecd280eb0b25ff58841b304de2e1f}
V\+R\+E\+F Trim Register, offset\+: 0x0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
