// Copyright (C) 2023 Intel Corporation
// SPDX-License-Identifier: Apache-2.0
//

#include "jit_emitter.hpp"

#include <xbyak_aarch64/xbyak_aarch64/xbyak_aarch64_adr.h>
#include <xbyak_aarch64/xbyak_aarch64/xbyak_aarch64_reg.h>

#include <algorithm>
#include <cassert>
#include <cstddef>
#include <cstdint>
#include <memory>
#include <set>
#include <unordered_set>
#include <vector>

#include "emitters/utils.hpp"
#include "openvino/core/node.hpp"
#include "openvino/core/type/element_type.hpp"
#include "utils/general_utils.h"

using namespace dnnl::impl::cpu;
using namespace dnnl::impl;

namespace ov::intel_cpu::aarch64 {

const std::vector<size_t> jit_emitter::store_gpr_regs = {
    // Parameter/result registers
    0,
    1,
    2,
    3,
    4,
    5,
    6,
    7,
    // r8: Indirect result location register
    8,
    // r9...r15: Temporary registers
    9,
    10,
    11,
    12,
    13,
    14,
    15,
    16,
    17,
    18,
    // r19...r28: Callee-saved registers
    29,
    30};

static const std::vector<size_t> vec_regs = {0,  1,  2,  3,  4,  5,  6,  7,  8,  9,  10, 11, 12, 13, 14, 15,
                                             16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31};

void jit_emitter::emit_code_impl(const std::vector<size_t>& in_idxs,
                                 const std::vector<size_t>& out_idxs,
                                 const std::vector<size_t>& pool_vec_idxs,
                                 const std::vector<size_t>& pool_gpr_idxs) const {
    emitter_preamble(in_idxs, out_idxs, pool_vec_idxs, pool_gpr_idxs);

    emit_impl(in_idxs, out_idxs);

    emitter_postamble();
}

void jit_emitter::emit_data() const {
    h->align(64);
    h->L(*l_table);

    // Assumption: entries can be inserted with dd, so they should be 4 bytes.
    static_assert(sizeof(table_entry_val_t) == 4);

    // Run through the map and insert values stored there
    for (const auto& it : entry_map_) {
        const auto& te = it.second;  // get map entry for a given key
        const auto len = te.bcast ? get_vec_length() : sizeof(table_entry_val_t);
        for (size_t d = 0; d < len; d += sizeof(table_entry_val_t)) {
            h->dd(te.val);
        }
    }
}

emitter_in_out_map jit_emitter::get_in_out_type() const {
    return in_out_type_;
}

std::set<std::vector<element::Type>> jit_emitter::get_supported_precisions(
    [[maybe_unused]] const std::shared_ptr<ov::Node>& node) {
    return {};
}

size_t jit_emitter::get_aux_gprs_count() const {
    return 0;
}

size_t jit_emitter::get_max_vecs_count() {
    return 32;
}

int32_t jit_emitter::get_vec_length() {
    return 16;
}

size_t jit_emitter::get_aux_vecs_count() const {
    return 0;
}

void jit_emitter::prepare_table() {
    register_table_entries();

    // Now that we registered the entries, we set the offsets.  No
    // entries should be registered after this point.  This allows to
    // expect the same order when injecting the table entries in
    // prepare_table.
    size_t off = 0;
    for (auto& it : entry_map_) {
        auto& te = it.second;
        te.off = off;
        off += te.bcast ? get_vec_length() : sizeof(table_entry_val_t);
    }
}

void jit_emitter::emitter_preamble(const std::vector<size_t>& in_idxs,
                                   const std::vector<size_t>& out_idxs,
                                   const std::vector<size_t>& pool_aux_vec_idxs,
                                   const std::vector<size_t>& pool_aux_gpr_idxs) const {
    using namespace Xbyak_aarch64::util;
    const bool is_vec_input =
        (in_out_type_ == emitter_in_out_map::vec_to_vec) || (in_out_type_ == emitter_in_out_map::vec_to_gpr);
    const bool is_vec_output =
        (in_out_type_ == emitter_in_out_map::vec_to_vec) || (in_out_type_ == emitter_in_out_map::gpr_to_vec);

    // vector registers
    for (auto idx : pool_aux_vec_idxs) {
        aux_vec_idxs.push_back(static_cast<uint32_t>(idx));
    }

    for (size_t idx = 0; idx < get_max_vecs_count(); idx++) {
        if (aux_vec_idxs.size() >= get_aux_vecs_count()) {
            break;
        }

        if (is_vec_input) {
            if (std::find(in_idxs.begin(), in_idxs.end(), idx) != in_idxs.end()) {
                continue;
            }
        }
        if (is_vec_output) {
            if (std::find(out_idxs.begin(), out_idxs.end(), idx) != out_idxs.end()) {
                continue;
            }
        }

        if (std::find(in_idxs.begin(), in_idxs.end(), idx) != in_idxs.end()) {
            continue;
        }
        if (std::find(out_idxs.begin(), out_idxs.end(), idx) != out_idxs.end()) {
            continue;
        }

        if (std::find(aux_vec_idxs.begin(), aux_vec_idxs.end(), idx) != aux_vec_idxs.end()) {
            continue;
        }
        if (std::find(preserved_vec_idxs.begin(), preserved_vec_idxs.end(), idx) != preserved_vec_idxs.end()) {
            continue;
        }

        aux_vec_idxs.push_back(idx);
        preserved_vec_idxs.push_back(idx);
    }
    if (aux_vec_idxs.size() < get_aux_vecs_count()) {
        OV_CPU_JIT_EMITTER_THROW("Failed to allocate required number of vector registers");
    }

    // gpr registers
    for (auto idx : pool_aux_gpr_idxs) {
        aux_gpr_idxs.push_back(idx);
    }

    const uint32_t end_gpr_idx = Xbyak_aarch64::Operand::X30;
    for (size_t gpr_idx = 0; gpr_idx <= end_gpr_idx; ++gpr_idx) {
        size_t _idx = end_gpr_idx - gpr_idx;  // we allocate from the end

        if (aux_gpr_idxs.size() >= get_aux_gprs_count()) {
            break;
        }
        if ((_idx == Xbyak_aarch64::Operand::X18) || (_idx == Xbyak_aarch64::Operand::X23) ||
            (_idx == Xbyak_aarch64::Operand::X24) || (_idx == Xbyak_aarch64::Operand::X28)) {
            continue;
        }

        if (!is_vec_input) {
            if (std::find(in_idxs.begin(), in_idxs.end(), _idx) != in_idxs.end()) {
                continue;
            }
        }
        if (!is_vec_output) {
            if (std::find(out_idxs.begin(), out_idxs.end(), _idx) != out_idxs.end()) {
                continue;
            }
        }

        if (std::find(aux_gpr_idxs.begin(), aux_gpr_idxs.end(), _idx) != aux_gpr_idxs.end()) {
            continue;
        }
        if (std::find(preserved_gpr_idxs.begin(), preserved_gpr_idxs.end(), _idx) != preserved_gpr_idxs.end()) {
            continue;
        }

        aux_gpr_idxs.push_back(_idx);
        preserved_gpr_idxs.push_back(_idx);
    }
    if (aux_gpr_idxs.size() < get_aux_gprs_count()) {
        OV_CPU_JIT_EMITTER_THROW("Failed to allocate required number of general-purpose registers");
    }

    if (!entry_map_.empty()) {
        // last aux_gpr_idx is for p_table, we can use aux_gpr_idxs from idx 0 for other purpose
        p_table = Xbyak_aarch64::XReg(aux_gpr_idxs[aux_gpr_idxs.size() - 1]);
        aux_gpr_idxs.erase(aux_gpr_idxs.end() - 1);
    }

    store_context(preserved_gpr_idxs, preserved_vec_idxs);

    if (!entry_map_.empty()) {
        load_table_addr();
    }
}

void jit_emitter::emitter_postamble() const {
    restore_context(preserved_gpr_idxs, preserved_vec_idxs);

    preserved_vec_idxs.clear();
    preserved_gpr_idxs.clear();

    aux_vec_idxs.clear();
    aux_gpr_idxs.clear();
}

void jit_emitter::store_context(const std::unordered_set<size_t>& ignore_registers) const {
    store_context(store_gpr_regs, vec_regs, ignore_registers);
}

void jit_emitter::store_context(const std::vector<size_t>& gpr_regs,
                                const std::vector<size_t>& vec_regs,
                                const std::unordered_set<size_t>& ignore_vec_regs) const {
    const auto store_gpr_regs_size = gpr_regs.size();
    const auto store_vec_regs_size = vec_regs.size() - ignore_vec_regs.size();

    // Calculate total stack space needed for both GPR and vector registers
    const auto total_gpr_shift =
        store_gpr_regs_size > 0 ? ov::intel_cpu::rnd_up(get_gpr_length() * store_gpr_regs_size, sp_alignment) : 0;
    const auto total_vec_shift =
        store_vec_regs_size > 0 ? ov::intel_cpu::rnd_up(get_vec_length() * store_vec_regs_size, sp_alignment) : 0;
    const auto total_shift = total_gpr_shift + total_vec_shift;

    if (total_shift > 0) {
        // Single stack allocation for both GPR and vector registers
        h->sub(h->sp, h->sp, total_shift);
    }

    // 1. Store General-purpose Registers
    if (store_gpr_regs_size > 0) {
        // Store GPR registers using stack offset (preserving original order)
        const auto last = store_gpr_regs_size % 2;
        int32_t current_offset = 0;
        for (size_t i = 0; i < (store_gpr_regs_size - last); i += 2) {
            h->stp(Xbyak_aarch64::XReg(gpr_regs[i]),
                   Xbyak_aarch64::XReg(gpr_regs[i + 1]),
                   Xbyak_aarch64::ptr(h->sp, current_offset));
            current_offset += static_cast<int32_t>(get_gpr_length() * 2);
        }
        if (last != 0) {
            h->str(Xbyak_aarch64::XReg(gpr_regs[store_gpr_regs_size - 1]), Xbyak_aarch64::ptr(h->sp, current_offset));
        }
    }

    // 2. Store SIMD and Floating-Point registers
    if (store_vec_regs_size > 0) {
        // Store vector registers using stack offset after GPR registers (preserving original order)
        const auto last = store_vec_regs_size % 2;
        auto current_offset = static_cast<int32_t>(total_gpr_shift);

        // Collect non-ignored registers
        std::vector<size_t> active_regs;
        for (const auto reg_idx : vec_regs) {
            if (ignore_vec_regs.find(reg_idx) == ignore_vec_regs.end()) {
                active_regs.push_back(reg_idx);
            }
        }

        // Store pairs
        for (size_t i = 0; i < (active_regs.size() - last); i += 2) {
            h->stp(Xbyak_aarch64::QReg(active_regs[i]),
                   Xbyak_aarch64::QReg(active_regs[i + 1]),
                   Xbyak_aarch64::ptr(h->sp, current_offset));
            current_offset += static_cast<int32_t>(get_vec_length() * 2);
        }

        // Store the remaining register
        if (last != 0) {
            h->str(Xbyak_aarch64::QReg(active_regs[active_regs.size() - 1]), Xbyak_aarch64::ptr(h->sp, current_offset));
        }
    }
}

void jit_emitter::restore_context(const std::unordered_set<size_t>& ignore_vec_regs) const {
    restore_context(store_gpr_regs, vec_regs, ignore_vec_regs);
}

void jit_emitter::restore_context(const std::vector<size_t>& gpr_regs,
                                  const std::vector<size_t>& vec_regs,
                                  const std::unordered_set<size_t>& ignore_vec_regs) const {
    const auto save_gpr_regs_size = gpr_regs.size();
    const auto save_vec_regs_size = vec_regs.size() - ignore_vec_regs.size();

    // Calculate total stack space (matching store_context)
    const auto total_gpr_shift =
        save_gpr_regs_size > 0 ? ov::intel_cpu::rnd_up(get_gpr_length() * save_gpr_regs_size, sp_alignment) : 0;
    const auto total_vec_shift =
        save_vec_regs_size > 0 ? ov::intel_cpu::rnd_up(get_vec_length() * save_vec_regs_size, sp_alignment) : 0;
    const auto total_shift = total_gpr_shift + total_vec_shift;

    // 1. Restore SIMD and Floating-Point registers - load from stack in same order as stored (v0 to v31)
    if (save_vec_regs_size > 0) {
        // Collect non-ignored registers
        std::vector<size_t> active_regs;
        for (const auto reg_idx : vec_regs) {
            if (ignore_vec_regs.find(reg_idx) == ignore_vec_regs.end()) {
                active_regs.push_back(reg_idx);
            }
        }

        // Restore vector registers using same order as stored, offset after GPR registers
        const auto last = active_regs.size() % 2;
        auto current_offset = static_cast<int32_t>(total_gpr_shift);

        // Restore pairs in same order as stored
        for (size_t i = 0; i < (active_regs.size() - last); i += 2) {
            h->ldp(Xbyak_aarch64::QReg(active_regs[i]),
                   Xbyak_aarch64::QReg(active_regs[i + 1]),
                   Xbyak_aarch64::ptr(h->sp, current_offset));
            current_offset += static_cast<int32_t>(get_vec_length() * 2);
        }

        // Restore the remaining register
        if (last != 0) {
            h->ldr(Xbyak_aarch64::QReg(active_regs[active_regs.size() - 1]), Xbyak_aarch64::ptr(h->sp, current_offset));
        }
    }

    // 2. Restore General-purpose Registers - load from stack in same order as stored (x0 to x31)
    if (save_gpr_regs_size > 0) {
        // Restore GPR registers using same order as stored
        const auto last = save_gpr_regs_size % 2;
        int32_t current_offset = 0;

        // Restore pairs in same order as stored
        for (size_t i = 0; i < (save_gpr_regs_size - last); i += 2) {
            h->ldp(Xbyak_aarch64::XReg(gpr_regs[i]),
                   Xbyak_aarch64::XReg(gpr_regs[i + 1]),
                   Xbyak_aarch64::ptr(h->sp, current_offset));
            current_offset += static_cast<int32_t>(get_gpr_length() * 2);
        }

        // Restore the remaining register
        if (last != 0) {
            h->ldr(Xbyak_aarch64::XReg(gpr_regs[save_gpr_regs_size - 1]), Xbyak_aarch64::ptr(h->sp, current_offset));
        }
    }

    if (total_shift > 0) {
        // Single stack deallocation for both GPR and vector registers
        h->add(h->sp, h->sp, total_shift);
    }
}

}  // namespace ov::intel_cpu::aarch64
