// Seed: 3280280075
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout tri0 id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_15;
  assign module_1.id_4 = 0;
  assign id_3 = -1'b0 - +"";
  always_latch begin : LABEL_0
    $unsigned(93);
    ;
  end
  assign id_3 = id_16;
endmodule
module module_1 #(
    parameter id_1 = 32'd46
) (
    input supply0 id_0,
    input tri1 _id_1,
    input tri0 id_2,
    output wire id_3,
    output wire id_4,
    input wire id_5
);
  wire [id_1  +  -1 : -1] id_7;
  or primCall (id_3, id_8, id_2);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_8,
      id_7,
      id_8,
      id_7,
      id_7
  );
endmodule
