
MainEngine_TIM1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .shared       00000040  20000000  20000000  00050000  2**2
                  ALLOC
  1 .isr_vector   000001fc  08008000  08008000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00019788  08008200  08008200  00008200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00013ac8  08021988  08021988  00021988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000008  08035450  08035450  00035450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08035458  08035458  00035458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0803545c  0803545c  0003545c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000084  20000040  08035460  00040040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0001fe90  200000c4  080354e4  000400c4  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2001ff54  080354e4  0004ff54  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000400c4  2**0
                  CONTENTS, READONLY
 11 .debug_info   00055c47  00000000  00000000  000400f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00009535  00000000  00000000  00095d39  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00002a20  00000000  00000000  0009f270  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00002778  00000000  00000000  000a1c90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0003b1dd  00000000  00000000  000a4408  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000367a6  00000000  00000000  000df5e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00127e5f  00000000  00000000  00115d8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0023dbea  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000b384  00000000  00000000  0023dc68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008200 <__do_global_dtors_aux>:
 8008200:	b510      	push	{r4, lr}
 8008202:	4c05      	ldr	r4, [pc, #20]	; (8008218 <__do_global_dtors_aux+0x18>)
 8008204:	7823      	ldrb	r3, [r4, #0]
 8008206:	b933      	cbnz	r3, 8008216 <__do_global_dtors_aux+0x16>
 8008208:	4b04      	ldr	r3, [pc, #16]	; (800821c <__do_global_dtors_aux+0x1c>)
 800820a:	b113      	cbz	r3, 8008212 <__do_global_dtors_aux+0x12>
 800820c:	4804      	ldr	r0, [pc, #16]	; (8008220 <__do_global_dtors_aux+0x20>)
 800820e:	f3af 8000 	nop.w
 8008212:	2301      	movs	r3, #1
 8008214:	7023      	strb	r3, [r4, #0]
 8008216:	bd10      	pop	{r4, pc}
 8008218:	200000c4 	.word	0x200000c4
 800821c:	00000000 	.word	0x00000000
 8008220:	08021970 	.word	0x08021970

08008224 <frame_dummy>:
 8008224:	b508      	push	{r3, lr}
 8008226:	4b03      	ldr	r3, [pc, #12]	; (8008234 <frame_dummy+0x10>)
 8008228:	b11b      	cbz	r3, 8008232 <frame_dummy+0xe>
 800822a:	4903      	ldr	r1, [pc, #12]	; (8008238 <frame_dummy+0x14>)
 800822c:	4803      	ldr	r0, [pc, #12]	; (800823c <frame_dummy+0x18>)
 800822e:	f3af 8000 	nop.w
 8008232:	bd08      	pop	{r3, pc}
 8008234:	00000000 	.word	0x00000000
 8008238:	200000c8 	.word	0x200000c8
 800823c:	08021970 	.word	0x08021970

08008240 <strcmp>:
 8008240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008248:	2a01      	cmp	r2, #1
 800824a:	bf28      	it	cs
 800824c:	429a      	cmpcs	r2, r3
 800824e:	d0f7      	beq.n	8008240 <strcmp>
 8008250:	1ad0      	subs	r0, r2, r3
 8008252:	4770      	bx	lr

08008254 <strlen>:
 8008254:	4603      	mov	r3, r0
 8008256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800825a:	2a00      	cmp	r2, #0
 800825c:	d1fb      	bne.n	8008256 <strlen+0x2>
 800825e:	1a18      	subs	r0, r3, r0
 8008260:	3801      	subs	r0, #1
 8008262:	4770      	bx	lr
	...

08008270 <memchr>:
 8008270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008274:	2a10      	cmp	r2, #16
 8008276:	db2b      	blt.n	80082d0 <memchr+0x60>
 8008278:	f010 0f07 	tst.w	r0, #7
 800827c:	d008      	beq.n	8008290 <memchr+0x20>
 800827e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008282:	3a01      	subs	r2, #1
 8008284:	428b      	cmp	r3, r1
 8008286:	d02d      	beq.n	80082e4 <memchr+0x74>
 8008288:	f010 0f07 	tst.w	r0, #7
 800828c:	b342      	cbz	r2, 80082e0 <memchr+0x70>
 800828e:	d1f6      	bne.n	800827e <memchr+0xe>
 8008290:	b4f0      	push	{r4, r5, r6, r7}
 8008292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800829a:	f022 0407 	bic.w	r4, r2, #7
 800829e:	f07f 0700 	mvns.w	r7, #0
 80082a2:	2300      	movs	r3, #0
 80082a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80082a8:	3c08      	subs	r4, #8
 80082aa:	ea85 0501 	eor.w	r5, r5, r1
 80082ae:	ea86 0601 	eor.w	r6, r6, r1
 80082b2:	fa85 f547 	uadd8	r5, r5, r7
 80082b6:	faa3 f587 	sel	r5, r3, r7
 80082ba:	fa86 f647 	uadd8	r6, r6, r7
 80082be:	faa5 f687 	sel	r6, r5, r7
 80082c2:	b98e      	cbnz	r6, 80082e8 <memchr+0x78>
 80082c4:	d1ee      	bne.n	80082a4 <memchr+0x34>
 80082c6:	bcf0      	pop	{r4, r5, r6, r7}
 80082c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80082cc:	f002 0207 	and.w	r2, r2, #7
 80082d0:	b132      	cbz	r2, 80082e0 <memchr+0x70>
 80082d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80082d6:	3a01      	subs	r2, #1
 80082d8:	ea83 0301 	eor.w	r3, r3, r1
 80082dc:	b113      	cbz	r3, 80082e4 <memchr+0x74>
 80082de:	d1f8      	bne.n	80082d2 <memchr+0x62>
 80082e0:	2000      	movs	r0, #0
 80082e2:	4770      	bx	lr
 80082e4:	3801      	subs	r0, #1
 80082e6:	4770      	bx	lr
 80082e8:	2d00      	cmp	r5, #0
 80082ea:	bf06      	itte	eq
 80082ec:	4635      	moveq	r5, r6
 80082ee:	3803      	subeq	r0, #3
 80082f0:	3807      	subne	r0, #7
 80082f2:	f015 0f01 	tst.w	r5, #1
 80082f6:	d107      	bne.n	8008308 <memchr+0x98>
 80082f8:	3001      	adds	r0, #1
 80082fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80082fe:	bf02      	ittt	eq
 8008300:	3001      	addeq	r0, #1
 8008302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8008306:	3001      	addeq	r0, #1
 8008308:	bcf0      	pop	{r4, r5, r6, r7}
 800830a:	3801      	subs	r0, #1
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop

08008310 <__aeabi_uldivmod>:
 8008310:	b953      	cbnz	r3, 8008328 <__aeabi_uldivmod+0x18>
 8008312:	b94a      	cbnz	r2, 8008328 <__aeabi_uldivmod+0x18>
 8008314:	2900      	cmp	r1, #0
 8008316:	bf08      	it	eq
 8008318:	2800      	cmpeq	r0, #0
 800831a:	bf1c      	itt	ne
 800831c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8008320:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8008324:	f000 b972 	b.w	800860c <__aeabi_idiv0>
 8008328:	f1ad 0c08 	sub.w	ip, sp, #8
 800832c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008330:	f000 f806 	bl	8008340 <__udivmoddi4>
 8008334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800833c:	b004      	add	sp, #16
 800833e:	4770      	bx	lr

08008340 <__udivmoddi4>:
 8008340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008344:	9e08      	ldr	r6, [sp, #32]
 8008346:	4604      	mov	r4, r0
 8008348:	4688      	mov	r8, r1
 800834a:	2b00      	cmp	r3, #0
 800834c:	d14b      	bne.n	80083e6 <__udivmoddi4+0xa6>
 800834e:	428a      	cmp	r2, r1
 8008350:	4615      	mov	r5, r2
 8008352:	d967      	bls.n	8008424 <__udivmoddi4+0xe4>
 8008354:	fab2 f282 	clz	r2, r2
 8008358:	b14a      	cbz	r2, 800836e <__udivmoddi4+0x2e>
 800835a:	f1c2 0720 	rsb	r7, r2, #32
 800835e:	fa01 f302 	lsl.w	r3, r1, r2
 8008362:	fa20 f707 	lsr.w	r7, r0, r7
 8008366:	4095      	lsls	r5, r2
 8008368:	ea47 0803 	orr.w	r8, r7, r3
 800836c:	4094      	lsls	r4, r2
 800836e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008372:	0c23      	lsrs	r3, r4, #16
 8008374:	fbb8 f7fe 	udiv	r7, r8, lr
 8008378:	fa1f fc85 	uxth.w	ip, r5
 800837c:	fb0e 8817 	mls	r8, lr, r7, r8
 8008380:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008384:	fb07 f10c 	mul.w	r1, r7, ip
 8008388:	4299      	cmp	r1, r3
 800838a:	d909      	bls.n	80083a0 <__udivmoddi4+0x60>
 800838c:	18eb      	adds	r3, r5, r3
 800838e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8008392:	f080 811b 	bcs.w	80085cc <__udivmoddi4+0x28c>
 8008396:	4299      	cmp	r1, r3
 8008398:	f240 8118 	bls.w	80085cc <__udivmoddi4+0x28c>
 800839c:	3f02      	subs	r7, #2
 800839e:	442b      	add	r3, r5
 80083a0:	1a5b      	subs	r3, r3, r1
 80083a2:	b2a4      	uxth	r4, r4
 80083a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80083a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80083ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80083b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80083b4:	45a4      	cmp	ip, r4
 80083b6:	d909      	bls.n	80083cc <__udivmoddi4+0x8c>
 80083b8:	192c      	adds	r4, r5, r4
 80083ba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80083be:	f080 8107 	bcs.w	80085d0 <__udivmoddi4+0x290>
 80083c2:	45a4      	cmp	ip, r4
 80083c4:	f240 8104 	bls.w	80085d0 <__udivmoddi4+0x290>
 80083c8:	3802      	subs	r0, #2
 80083ca:	442c      	add	r4, r5
 80083cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80083d0:	eba4 040c 	sub.w	r4, r4, ip
 80083d4:	2700      	movs	r7, #0
 80083d6:	b11e      	cbz	r6, 80083e0 <__udivmoddi4+0xa0>
 80083d8:	40d4      	lsrs	r4, r2
 80083da:	2300      	movs	r3, #0
 80083dc:	e9c6 4300 	strd	r4, r3, [r6]
 80083e0:	4639      	mov	r1, r7
 80083e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083e6:	428b      	cmp	r3, r1
 80083e8:	d909      	bls.n	80083fe <__udivmoddi4+0xbe>
 80083ea:	2e00      	cmp	r6, #0
 80083ec:	f000 80eb 	beq.w	80085c6 <__udivmoddi4+0x286>
 80083f0:	2700      	movs	r7, #0
 80083f2:	e9c6 0100 	strd	r0, r1, [r6]
 80083f6:	4638      	mov	r0, r7
 80083f8:	4639      	mov	r1, r7
 80083fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083fe:	fab3 f783 	clz	r7, r3
 8008402:	2f00      	cmp	r7, #0
 8008404:	d147      	bne.n	8008496 <__udivmoddi4+0x156>
 8008406:	428b      	cmp	r3, r1
 8008408:	d302      	bcc.n	8008410 <__udivmoddi4+0xd0>
 800840a:	4282      	cmp	r2, r0
 800840c:	f200 80fa 	bhi.w	8008604 <__udivmoddi4+0x2c4>
 8008410:	1a84      	subs	r4, r0, r2
 8008412:	eb61 0303 	sbc.w	r3, r1, r3
 8008416:	2001      	movs	r0, #1
 8008418:	4698      	mov	r8, r3
 800841a:	2e00      	cmp	r6, #0
 800841c:	d0e0      	beq.n	80083e0 <__udivmoddi4+0xa0>
 800841e:	e9c6 4800 	strd	r4, r8, [r6]
 8008422:	e7dd      	b.n	80083e0 <__udivmoddi4+0xa0>
 8008424:	b902      	cbnz	r2, 8008428 <__udivmoddi4+0xe8>
 8008426:	deff      	udf	#255	; 0xff
 8008428:	fab2 f282 	clz	r2, r2
 800842c:	2a00      	cmp	r2, #0
 800842e:	f040 808f 	bne.w	8008550 <__udivmoddi4+0x210>
 8008432:	1b49      	subs	r1, r1, r5
 8008434:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008438:	fa1f f885 	uxth.w	r8, r5
 800843c:	2701      	movs	r7, #1
 800843e:	fbb1 fcfe 	udiv	ip, r1, lr
 8008442:	0c23      	lsrs	r3, r4, #16
 8008444:	fb0e 111c 	mls	r1, lr, ip, r1
 8008448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800844c:	fb08 f10c 	mul.w	r1, r8, ip
 8008450:	4299      	cmp	r1, r3
 8008452:	d907      	bls.n	8008464 <__udivmoddi4+0x124>
 8008454:	18eb      	adds	r3, r5, r3
 8008456:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800845a:	d202      	bcs.n	8008462 <__udivmoddi4+0x122>
 800845c:	4299      	cmp	r1, r3
 800845e:	f200 80cd 	bhi.w	80085fc <__udivmoddi4+0x2bc>
 8008462:	4684      	mov	ip, r0
 8008464:	1a59      	subs	r1, r3, r1
 8008466:	b2a3      	uxth	r3, r4
 8008468:	fbb1 f0fe 	udiv	r0, r1, lr
 800846c:	fb0e 1410 	mls	r4, lr, r0, r1
 8008470:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008474:	fb08 f800 	mul.w	r8, r8, r0
 8008478:	45a0      	cmp	r8, r4
 800847a:	d907      	bls.n	800848c <__udivmoddi4+0x14c>
 800847c:	192c      	adds	r4, r5, r4
 800847e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008482:	d202      	bcs.n	800848a <__udivmoddi4+0x14a>
 8008484:	45a0      	cmp	r8, r4
 8008486:	f200 80b6 	bhi.w	80085f6 <__udivmoddi4+0x2b6>
 800848a:	4618      	mov	r0, r3
 800848c:	eba4 0408 	sub.w	r4, r4, r8
 8008490:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008494:	e79f      	b.n	80083d6 <__udivmoddi4+0x96>
 8008496:	f1c7 0c20 	rsb	ip, r7, #32
 800849a:	40bb      	lsls	r3, r7
 800849c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80084a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80084a4:	fa01 f407 	lsl.w	r4, r1, r7
 80084a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80084ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80084b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80084b4:	4325      	orrs	r5, r4
 80084b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80084ba:	0c2c      	lsrs	r4, r5, #16
 80084bc:	fb08 3319 	mls	r3, r8, r9, r3
 80084c0:	fa1f fa8e 	uxth.w	sl, lr
 80084c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80084c8:	fb09 f40a 	mul.w	r4, r9, sl
 80084cc:	429c      	cmp	r4, r3
 80084ce:	fa02 f207 	lsl.w	r2, r2, r7
 80084d2:	fa00 f107 	lsl.w	r1, r0, r7
 80084d6:	d90b      	bls.n	80084f0 <__udivmoddi4+0x1b0>
 80084d8:	eb1e 0303 	adds.w	r3, lr, r3
 80084dc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80084e0:	f080 8087 	bcs.w	80085f2 <__udivmoddi4+0x2b2>
 80084e4:	429c      	cmp	r4, r3
 80084e6:	f240 8084 	bls.w	80085f2 <__udivmoddi4+0x2b2>
 80084ea:	f1a9 0902 	sub.w	r9, r9, #2
 80084ee:	4473      	add	r3, lr
 80084f0:	1b1b      	subs	r3, r3, r4
 80084f2:	b2ad      	uxth	r5, r5
 80084f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80084f8:	fb08 3310 	mls	r3, r8, r0, r3
 80084fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008500:	fb00 fa0a 	mul.w	sl, r0, sl
 8008504:	45a2      	cmp	sl, r4
 8008506:	d908      	bls.n	800851a <__udivmoddi4+0x1da>
 8008508:	eb1e 0404 	adds.w	r4, lr, r4
 800850c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008510:	d26b      	bcs.n	80085ea <__udivmoddi4+0x2aa>
 8008512:	45a2      	cmp	sl, r4
 8008514:	d969      	bls.n	80085ea <__udivmoddi4+0x2aa>
 8008516:	3802      	subs	r0, #2
 8008518:	4474      	add	r4, lr
 800851a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800851e:	fba0 8902 	umull	r8, r9, r0, r2
 8008522:	eba4 040a 	sub.w	r4, r4, sl
 8008526:	454c      	cmp	r4, r9
 8008528:	46c2      	mov	sl, r8
 800852a:	464b      	mov	r3, r9
 800852c:	d354      	bcc.n	80085d8 <__udivmoddi4+0x298>
 800852e:	d051      	beq.n	80085d4 <__udivmoddi4+0x294>
 8008530:	2e00      	cmp	r6, #0
 8008532:	d069      	beq.n	8008608 <__udivmoddi4+0x2c8>
 8008534:	ebb1 050a 	subs.w	r5, r1, sl
 8008538:	eb64 0403 	sbc.w	r4, r4, r3
 800853c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008540:	40fd      	lsrs	r5, r7
 8008542:	40fc      	lsrs	r4, r7
 8008544:	ea4c 0505 	orr.w	r5, ip, r5
 8008548:	e9c6 5400 	strd	r5, r4, [r6]
 800854c:	2700      	movs	r7, #0
 800854e:	e747      	b.n	80083e0 <__udivmoddi4+0xa0>
 8008550:	f1c2 0320 	rsb	r3, r2, #32
 8008554:	fa20 f703 	lsr.w	r7, r0, r3
 8008558:	4095      	lsls	r5, r2
 800855a:	fa01 f002 	lsl.w	r0, r1, r2
 800855e:	fa21 f303 	lsr.w	r3, r1, r3
 8008562:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008566:	4338      	orrs	r0, r7
 8008568:	0c01      	lsrs	r1, r0, #16
 800856a:	fbb3 f7fe 	udiv	r7, r3, lr
 800856e:	fa1f f885 	uxth.w	r8, r5
 8008572:	fb0e 3317 	mls	r3, lr, r7, r3
 8008576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800857a:	fb07 f308 	mul.w	r3, r7, r8
 800857e:	428b      	cmp	r3, r1
 8008580:	fa04 f402 	lsl.w	r4, r4, r2
 8008584:	d907      	bls.n	8008596 <__udivmoddi4+0x256>
 8008586:	1869      	adds	r1, r5, r1
 8008588:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800858c:	d22f      	bcs.n	80085ee <__udivmoddi4+0x2ae>
 800858e:	428b      	cmp	r3, r1
 8008590:	d92d      	bls.n	80085ee <__udivmoddi4+0x2ae>
 8008592:	3f02      	subs	r7, #2
 8008594:	4429      	add	r1, r5
 8008596:	1acb      	subs	r3, r1, r3
 8008598:	b281      	uxth	r1, r0
 800859a:	fbb3 f0fe 	udiv	r0, r3, lr
 800859e:	fb0e 3310 	mls	r3, lr, r0, r3
 80085a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80085a6:	fb00 f308 	mul.w	r3, r0, r8
 80085aa:	428b      	cmp	r3, r1
 80085ac:	d907      	bls.n	80085be <__udivmoddi4+0x27e>
 80085ae:	1869      	adds	r1, r5, r1
 80085b0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80085b4:	d217      	bcs.n	80085e6 <__udivmoddi4+0x2a6>
 80085b6:	428b      	cmp	r3, r1
 80085b8:	d915      	bls.n	80085e6 <__udivmoddi4+0x2a6>
 80085ba:	3802      	subs	r0, #2
 80085bc:	4429      	add	r1, r5
 80085be:	1ac9      	subs	r1, r1, r3
 80085c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80085c4:	e73b      	b.n	800843e <__udivmoddi4+0xfe>
 80085c6:	4637      	mov	r7, r6
 80085c8:	4630      	mov	r0, r6
 80085ca:	e709      	b.n	80083e0 <__udivmoddi4+0xa0>
 80085cc:	4607      	mov	r7, r0
 80085ce:	e6e7      	b.n	80083a0 <__udivmoddi4+0x60>
 80085d0:	4618      	mov	r0, r3
 80085d2:	e6fb      	b.n	80083cc <__udivmoddi4+0x8c>
 80085d4:	4541      	cmp	r1, r8
 80085d6:	d2ab      	bcs.n	8008530 <__udivmoddi4+0x1f0>
 80085d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80085dc:	eb69 020e 	sbc.w	r2, r9, lr
 80085e0:	3801      	subs	r0, #1
 80085e2:	4613      	mov	r3, r2
 80085e4:	e7a4      	b.n	8008530 <__udivmoddi4+0x1f0>
 80085e6:	4660      	mov	r0, ip
 80085e8:	e7e9      	b.n	80085be <__udivmoddi4+0x27e>
 80085ea:	4618      	mov	r0, r3
 80085ec:	e795      	b.n	800851a <__udivmoddi4+0x1da>
 80085ee:	4667      	mov	r7, ip
 80085f0:	e7d1      	b.n	8008596 <__udivmoddi4+0x256>
 80085f2:	4681      	mov	r9, r0
 80085f4:	e77c      	b.n	80084f0 <__udivmoddi4+0x1b0>
 80085f6:	3802      	subs	r0, #2
 80085f8:	442c      	add	r4, r5
 80085fa:	e747      	b.n	800848c <__udivmoddi4+0x14c>
 80085fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8008600:	442b      	add	r3, r5
 8008602:	e72f      	b.n	8008464 <__udivmoddi4+0x124>
 8008604:	4638      	mov	r0, r7
 8008606:	e708      	b.n	800841a <__udivmoddi4+0xda>
 8008608:	4637      	mov	r7, r6
 800860a:	e6e9      	b.n	80083e0 <__udivmoddi4+0xa0>

0800860c <__aeabi_idiv0>:
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop

08008610 <BypassLeft>:
Relais4_GPIO_Port GPIOG
Relais5_GPIO_Port GPIOG
Relais6_GPIO_Port GPIOG
*/

void BypassLeft(Byp State){
 8008610:	b580      	push	{r7, lr}
 8008612:	b082      	sub	sp, #8
 8008614:	af00      	add	r7, sp, #0
 8008616:	4603      	mov	r3, r0
 8008618:	71fb      	strb	r3, [r7, #7]
	switch(State)
 800861a:	79fb      	ldrb	r3, [r7, #7]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d008      	beq.n	8008632 <BypassLeft+0x22>
 8008620:	2b01      	cmp	r3, #1
 8008622:	d000      	beq.n	8008626 <BypassLeft+0x16>
			{
				HAL_GPIO_WritePin(GPIOG, Relais1_Pin,GPIO_PIN_RESET);
			}
			break;
	}
}
 8008624:	e00b      	b.n	800863e <BypassLeft+0x2e>
				HAL_GPIO_WritePin(GPIOG, Relais1_Pin,GPIO_PIN_SET);
 8008626:	2201      	movs	r2, #1
 8008628:	2102      	movs	r1, #2
 800862a:	4807      	ldr	r0, [pc, #28]	; (8008648 <BypassLeft+0x38>)
 800862c:	f005 f8a8 	bl	800d780 <HAL_GPIO_WritePin>
			break;
 8008630:	e005      	b.n	800863e <BypassLeft+0x2e>
				HAL_GPIO_WritePin(GPIOG, Relais1_Pin,GPIO_PIN_RESET);
 8008632:	2200      	movs	r2, #0
 8008634:	2102      	movs	r1, #2
 8008636:	4804      	ldr	r0, [pc, #16]	; (8008648 <BypassLeft+0x38>)
 8008638:	f005 f8a2 	bl	800d780 <HAL_GPIO_WritePin>
			break;
 800863c:	bf00      	nop
}
 800863e:	bf00      	nop
 8008640:	3708      	adds	r7, #8
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	40021800 	.word	0x40021800

0800864c <BypassRight>:

void BypassRight(Byp State){
 800864c:	b580      	push	{r7, lr}
 800864e:	b082      	sub	sp, #8
 8008650:	af00      	add	r7, sp, #0
 8008652:	4603      	mov	r3, r0
 8008654:	71fb      	strb	r3, [r7, #7]
	switch(State)
 8008656:	79fb      	ldrb	r3, [r7, #7]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d008      	beq.n	800866e <BypassRight+0x22>
 800865c:	2b01      	cmp	r3, #1
 800865e:	d000      	beq.n	8008662 <BypassRight+0x16>
			{
				HAL_GPIO_WritePin(GPIOG, Relais2_Pin,GPIO_PIN_RESET);
			}
			break;
	}
}
 8008660:	e00b      	b.n	800867a <BypassRight+0x2e>
				HAL_GPIO_WritePin(GPIOG, Relais2_Pin,GPIO_PIN_SET);
 8008662:	2201      	movs	r2, #1
 8008664:	2101      	movs	r1, #1
 8008666:	4807      	ldr	r0, [pc, #28]	; (8008684 <BypassRight+0x38>)
 8008668:	f005 f88a 	bl	800d780 <HAL_GPIO_WritePin>
			break;
 800866c:	e005      	b.n	800867a <BypassRight+0x2e>
				HAL_GPIO_WritePin(GPIOG, Relais2_Pin,GPIO_PIN_RESET);
 800866e:	2200      	movs	r2, #0
 8008670:	2101      	movs	r1, #1
 8008672:	4804      	ldr	r0, [pc, #16]	; (8008684 <BypassRight+0x38>)
 8008674:	f005 f884 	bl	800d780 <HAL_GPIO_WritePin>
			break;
 8008678:	bf00      	nop
}
 800867a:	bf00      	nop
 800867c:	3708      	adds	r7, #8
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}
 8008682:	bf00      	nop
 8008684:	40021800 	.word	0x40021800

08008688 <VCASource>:





void VCASource(Source State){
 8008688:	b580      	push	{r7, lr}
 800868a:	b082      	sub	sp, #8
 800868c:	af00      	add	r7, sp, #0
 800868e:	4603      	mov	r3, r0
 8008690:	71fb      	strb	r3, [r7, #7]
	switch(State)
 8008692:	79fb      	ldrb	r3, [r7, #7]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d002      	beq.n	800869e <VCASource+0x16>
 8008698:	2b01      	cmp	r3, #1
 800869a:	d007      	beq.n	80086ac <VCASource+0x24>
			{
				HAL_GPIO_WritePin(GPIOG, Relais3_Pin,GPIO_PIN_RESET);
			}
			break;
	}
}
 800869c:	e00d      	b.n	80086ba <VCASource+0x32>
				HAL_GPIO_WritePin(GPIOG, Relais3_Pin,GPIO_PIN_SET);
 800869e:	2201      	movs	r2, #1
 80086a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80086a4:	4807      	ldr	r0, [pc, #28]	; (80086c4 <VCASource+0x3c>)
 80086a6:	f005 f86b 	bl	800d780 <HAL_GPIO_WritePin>
			break;
 80086aa:	e006      	b.n	80086ba <VCASource+0x32>
				HAL_GPIO_WritePin(GPIOG, Relais3_Pin,GPIO_PIN_RESET);
 80086ac:	2200      	movs	r2, #0
 80086ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80086b2:	4804      	ldr	r0, [pc, #16]	; (80086c4 <VCASource+0x3c>)
 80086b4:	f005 f864 	bl	800d780 <HAL_GPIO_WritePin>
			break;
 80086b8:	bf00      	nop
}
 80086ba:	bf00      	nop
 80086bc:	3708      	adds	r7, #8
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	40021800 	.word	0x40021800

080086c8 <VCAOutput>:

void VCAOutput(Output Out, Convert Conv ){
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	4603      	mov	r3, r0
 80086d0:	460a      	mov	r2, r1
 80086d2:	71fb      	strb	r3, [r7, #7]
 80086d4:	4613      	mov	r3, r2
 80086d6:	71bb      	strb	r3, [r7, #6]
	switch(Out)
 80086d8:	79fb      	ldrb	r3, [r7, #7]
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d010      	beq.n	8008700 <VCAOutput+0x38>
 80086de:	2b02      	cmp	r3, #2
 80086e0:	d01b      	beq.n	800871a <VCAOutput+0x52>
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d126      	bne.n	8008734 <VCAOutput+0x6c>
	{
		case NormalOutput:
			{
				HAL_GPIO_WritePin(GPIOG, Relais5_Pin,GPIO_PIN_RESET);
 80086e6:	2200      	movs	r2, #0
 80086e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80086ec:	481d      	ldr	r0, [pc, #116]	; (8008764 <VCAOutput+0x9c>)
 80086ee:	f005 f847 	bl	800d780 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOG, Relais6_Pin,GPIO_PIN_RESET);
 80086f2:	2200      	movs	r2, #0
 80086f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80086f8:	481a      	ldr	r0, [pc, #104]	; (8008764 <VCAOutput+0x9c>)
 80086fa:	f005 f841 	bl	800d780 <HAL_GPIO_WritePin>
			}
			break;
 80086fe:	e019      	b.n	8008734 <VCAOutput+0x6c>
		case MonoS:
			{
				HAL_GPIO_WritePin(GPIOG, Relais5_Pin,GPIO_PIN_SET);
 8008700:	2201      	movs	r2, #1
 8008702:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008706:	4817      	ldr	r0, [pc, #92]	; (8008764 <VCAOutput+0x9c>)
 8008708:	f005 f83a 	bl	800d780 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOG, Relais6_Pin,GPIO_PIN_RESET);
 800870c:	2200      	movs	r2, #0
 800870e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008712:	4814      	ldr	r0, [pc, #80]	; (8008764 <VCAOutput+0x9c>)
 8008714:	f005 f834 	bl	800d780 <HAL_GPIO_WritePin>
			}
			break;
 8008718:	e00c      	b.n	8008734 <VCAOutput+0x6c>
		case MonoM:
			{
				HAL_GPIO_WritePin(GPIOG, Relais5_Pin,GPIO_PIN_RESET);
 800871a:	2200      	movs	r2, #0
 800871c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008720:	4810      	ldr	r0, [pc, #64]	; (8008764 <VCAOutput+0x9c>)
 8008722:	f005 f82d 	bl	800d780 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOG, Relais6_Pin,GPIO_PIN_SET);
 8008726:	2201      	movs	r2, #1
 8008728:	f44f 7100 	mov.w	r1, #512	; 0x200
 800872c:	480d      	ldr	r0, [pc, #52]	; (8008764 <VCAOutput+0x9c>)
 800872e:	f005 f827 	bl	800d780 <HAL_GPIO_WritePin>
			}
			break;
 8008732:	bf00      	nop
	}
	switch(Conv){
 8008734:	79bb      	ldrb	r3, [r7, #6]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d002      	beq.n	8008740 <VCAOutput+0x78>
 800873a:	2b01      	cmp	r3, #1
 800873c:	d007      	beq.n	800874e <VCAOutput+0x86>
			{
				HAL_GPIO_WritePin(GPIOG, Relais4_Pin,GPIO_PIN_RESET);
			}
			break;
	}
}
 800873e:	e00d      	b.n	800875c <VCAOutput+0x94>
				HAL_GPIO_WritePin(GPIOG, Relais4_Pin,GPIO_PIN_SET);
 8008740:	2201      	movs	r2, #1
 8008742:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008746:	4807      	ldr	r0, [pc, #28]	; (8008764 <VCAOutput+0x9c>)
 8008748:	f005 f81a 	bl	800d780 <HAL_GPIO_WritePin>
			break;
 800874c:	e006      	b.n	800875c <VCAOutput+0x94>
				HAL_GPIO_WritePin(GPIOG, Relais4_Pin,GPIO_PIN_RESET);
 800874e:	2200      	movs	r2, #0
 8008750:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008754:	4803      	ldr	r0, [pc, #12]	; (8008764 <VCAOutput+0x9c>)
 8008756:	f005 f813 	bl	800d780 <HAL_GPIO_WritePin>
			break;
 800875a:	bf00      	nop
}
 800875c:	bf00      	nop
 800875e:	3708      	adds	r7, #8
 8008760:	46bd      	mov	sp, r7
 8008762:	bd80      	pop	{r7, pc}
 8008764:	40021800 	.word	0x40021800

08008768 <UartBridge_init>:

extern UART_HandleTypeDef huart1;
extern TIM_HandleTypeDef htim7;
void
UartBridge_init(void)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b082      	sub	sp, #8
 800876c:	af00      	add	r7, sp, #0
  echo_pcb = tcp_new();
 800876e:	f010 fb53 	bl	8018e18 <tcp_new>
 8008772:	4602      	mov	r2, r0
 8008774:	4b12      	ldr	r3, [pc, #72]	; (80087c0 <UartBridge_init+0x58>)
 8008776:	601a      	str	r2, [r3, #0]
  if (echo_pcb != NULL)
 8008778:	4b11      	ldr	r3, [pc, #68]	; (80087c0 <UartBridge_init+0x58>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d01b      	beq.n	80087b8 <UartBridge_init+0x50>
  {
    err_t err;

    err = tcp_bind(echo_pcb, IP_ADDR_ANY, 7);
 8008780:	4b0f      	ldr	r3, [pc, #60]	; (80087c0 <UartBridge_init+0x58>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2207      	movs	r2, #7
 8008786:	490f      	ldr	r1, [pc, #60]	; (80087c4 <UartBridge_init+0x5c>)
 8008788:	4618      	mov	r0, r3
 800878a:	f00f faa5 	bl	8017cd8 <tcp_bind>
 800878e:	4603      	mov	r3, r0
 8008790:	71fb      	strb	r3, [r7, #7]
    if (err == ERR_OK)
 8008792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d10e      	bne.n	80087b8 <UartBridge_init+0x50>
    {
      echo_pcb = tcp_listen(echo_pcb);
 800879a:	4b09      	ldr	r3, [pc, #36]	; (80087c0 <UartBridge_init+0x58>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	21ff      	movs	r1, #255	; 0xff
 80087a0:	4618      	mov	r0, r3
 80087a2:	f00f fb51 	bl	8017e48 <tcp_listen_with_backlog>
 80087a6:	4602      	mov	r2, r0
 80087a8:	4b05      	ldr	r3, [pc, #20]	; (80087c0 <UartBridge_init+0x58>)
 80087aa:	601a      	str	r2, [r3, #0]
      tcp_accept(echo_pcb, echo_accept);
 80087ac:	4b04      	ldr	r3, [pc, #16]	; (80087c0 <UartBridge_init+0x58>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4905      	ldr	r1, [pc, #20]	; (80087c8 <UartBridge_init+0x60>)
 80087b2:	4618      	mov	r0, r3
 80087b4:	f010 fbbe 	bl	8018f34 <tcp_accept>
  }
  else
  {
    /* abort? output diagnostic? */
  }
}
 80087b8:	bf00      	nop
 80087ba:	3708      	adds	r7, #8
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}
 80087c0:	200000e0 	.word	0x200000e0
 80087c4:	08035390 	.word	0x08035390
 80087c8:	080087cd 	.word	0x080087cd

080087cc <echo_accept>:
uint32_t count = 0;

err_t
echo_accept(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b086      	sub	sp, #24
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	4613      	mov	r3, r2
 80087d8:	71fb      	strb	r3, [r7, #7]

  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  /* commonly observed practive to call tcp_setprio(), why? */
  tcp_setprio(newpcb, TCP_PRIO_MIN);
 80087da:	2101      	movs	r1, #1
 80087dc:	68b8      	ldr	r0, [r7, #8]
 80087de:	f010 f929 	bl	8018a34 <tcp_setprio>

  es = (struct echo_state *)mem_malloc(sizeof(struct echo_state));
 80087e2:	200c      	movs	r0, #12
 80087e4:	f00d fc6c 	bl	80160c0 <mem_malloc>
 80087e8:	6138      	str	r0, [r7, #16]
  if (es != NULL)
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d01c      	beq.n	800882a <echo_accept+0x5e>
  {
    es->state = ES_ACCEPTED;
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	2201      	movs	r2, #1
 80087f4:	701a      	strb	r2, [r3, #0]
    es->pcb = newpcb;
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	68ba      	ldr	r2, [r7, #8]
 80087fa:	605a      	str	r2, [r3, #4]
    es->retries = 0;
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	2200      	movs	r2, #0
 8008800:	705a      	strb	r2, [r3, #1]
    es->p = NULL;
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	2200      	movs	r2, #0
 8008806:	609a      	str	r2, [r3, #8]
    /* pass newly allocated es to our callbacks */
    tcp_arg(newpcb, es);
 8008808:	6939      	ldr	r1, [r7, #16]
 800880a:	68b8      	ldr	r0, [r7, #8]
 800880c:	f010 fb1a 	bl	8018e44 <tcp_arg>
    tcp_recv(newpcb, echo_recv);
 8008810:	490a      	ldr	r1, [pc, #40]	; (800883c <echo_accept+0x70>)
 8008812:	68b8      	ldr	r0, [r7, #8]
 8008814:	f010 fb28 	bl	8018e68 <tcp_recv>
    count = 0;
 8008818:	4b09      	ldr	r3, [pc, #36]	; (8008840 <echo_accept+0x74>)
 800881a:	2200      	movs	r2, #0
 800881c:	601a      	str	r2, [r3, #0]
    ret_err = ERR_OK;
 800881e:	2300      	movs	r3, #0
 8008820:	75fb      	strb	r3, [r7, #23]

    HAL_TIM_Base_Stop_IT(&htim7);
 8008822:	4808      	ldr	r0, [pc, #32]	; (8008844 <echo_accept+0x78>)
 8008824:	f006 fb98 	bl	800ef58 <HAL_TIM_Base_Stop_IT>
 8008828:	e001      	b.n	800882e <echo_accept+0x62>

  }
  else
  {
    ret_err = ERR_MEM;
 800882a:	23ff      	movs	r3, #255	; 0xff
 800882c:	75fb      	strb	r3, [r7, #23]
  }
  return ret_err;
 800882e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008832:	4618      	mov	r0, r3
 8008834:	3718      	adds	r7, #24
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}
 800883a:	bf00      	nop
 800883c:	08008849 	.word	0x08008849
 8008840:	200000e4 	.word	0x200000e4
 8008844:	20019658 	.word	0x20019658

08008848 <echo_recv>:

err_t
echo_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err)
{
 8008848:	b5b0      	push	{r4, r5, r7, lr}
 800884a:	b088      	sub	sp, #32
 800884c:	af00      	add	r7, sp, #0
 800884e:	60f8      	str	r0, [r7, #12]
 8008850:	60b9      	str	r1, [r7, #8]
 8008852:	607a      	str	r2, [r7, #4]
 8008854:	70fb      	strb	r3, [r7, #3]


	if (!p) {
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d108      	bne.n	800886e <echo_recv+0x26>
        tcp_close(tpcb);
 800885c:	68b8      	ldr	r0, [r7, #8]
 800885e:	f00f f945 	bl	8017aec <tcp_close>
        tcp_recv(tpcb, NULL);
 8008862:	2100      	movs	r1, #0
 8008864:	68b8      	ldr	r0, [r7, #8]
 8008866:	f010 faff 	bl	8018e68 <tcp_recv>
        //HAL_TIM_Base_Start_IT(&htim7);
        return ERR_OK;
 800886a:	2300      	movs	r3, #0
 800886c:	e086      	b.n	800897c <echo_recv+0x134>
    }

    /* indicate that the packet has been received */
    tcp_recved(tpcb, p->len);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	895b      	ldrh	r3, [r3, #10]
 8008872:	4619      	mov	r1, r3
 8008874:	68b8      	ldr	r0, [r7, #8]
 8008876:	f00f fbfd 	bl	8018074 <tcp_recved>

    pbuf_free(p);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f00e fc94 	bl	80171a8 <pbuf_free>

    count = count + p->len;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	895b      	ldrh	r3, [r3, #10]
 8008884:	461a      	mov	r2, r3
 8008886:	4b3f      	ldr	r3, [pc, #252]	; (8008984 <echo_recv+0x13c>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4413      	add	r3, r2
 800888c:	4a3d      	ldr	r2, [pc, #244]	; (8008984 <echo_recv+0x13c>)
 800888e:	6013      	str	r3, [r2, #0]

    for(int i=0;i<100;i++){
 8008890:	2300      	movs	r3, #0
 8008892:	61fb      	str	r3, [r7, #28]
 8008894:	e007      	b.n	80088a6 <echo_recv+0x5e>
    	pData[i]=0x00;
 8008896:	4a3c      	ldr	r2, [pc, #240]	; (8008988 <echo_recv+0x140>)
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	4413      	add	r3, r2
 800889c:	2200      	movs	r2, #0
 800889e:	701a      	strb	r2, [r3, #0]
    for(int i=0;i<100;i++){
 80088a0:	69fb      	ldr	r3, [r7, #28]
 80088a2:	3301      	adds	r3, #1
 80088a4:	61fb      	str	r3, [r7, #28]
 80088a6:	69fb      	ldr	r3, [r7, #28]
 80088a8:	2b63      	cmp	r3, #99	; 0x63
 80088aa:	ddf4      	ble.n	8008896 <echo_recv+0x4e>
    }

    HAL_UART_DMAStop(&huart1); //Stop the HUART
 80088ac:	4837      	ldr	r0, [pc, #220]	; (800898c <echo_recv+0x144>)
 80088ae:	f007 fac5 	bl	800fe3c <HAL_UART_DMAStop>
    huart1.hdmarx->Instance->NDTR = 100; //Set DMA counter back to Strat posotion
 80088b2:	4b36      	ldr	r3, [pc, #216]	; (800898c <echo_recv+0x144>)
 80088b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	2264      	movs	r2, #100	; 0x64
 80088ba:	605a      	str	r2, [r3, #4]
    HAL_UART_Receive_DMA(&huart1, pData, 100); //Init the DMA to Recive data
 80088bc:	2264      	movs	r2, #100	; 0x64
 80088be:	4932      	ldr	r1, [pc, #200]	; (8008988 <echo_recv+0x140>)
 80088c0:	4832      	ldr	r0, [pc, #200]	; (800898c <echo_recv+0x144>)
 80088c2:	f007 fa37 	bl	800fd34 <HAL_UART_Receive_DMA>

    HAL_UART_Transmit(&huart1, p->payload, p->len, 10); //Send data to Display recived via Ethernet
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6859      	ldr	r1, [r3, #4]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	895a      	ldrh	r2, [r3, #10]
 80088ce:	230a      	movs	r3, #10
 80088d0:	482e      	ldr	r0, [pc, #184]	; (800898c <echo_recv+0x144>)
 80088d2:	f007 f99d 	bl	800fc10 <HAL_UART_Transmit>

    char cmd[p->len]; //Identify the CMD
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	8958      	ldrh	r0, [r3, #10]
 80088da:	466b      	mov	r3, sp
 80088dc:	461d      	mov	r5, r3
 80088de:	4603      	mov	r3, r0
 80088e0:	3b01      	subs	r3, #1
 80088e2:	61bb      	str	r3, [r7, #24]
 80088e4:	b281      	uxth	r1, r0
 80088e6:	f04f 0200 	mov.w	r2, #0
 80088ea:	f04f 0300 	mov.w	r3, #0
 80088ee:	f04f 0400 	mov.w	r4, #0
 80088f2:	00d4      	lsls	r4, r2, #3
 80088f4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80088f8:	00cb      	lsls	r3, r1, #3
 80088fa:	b281      	uxth	r1, r0
 80088fc:	f04f 0200 	mov.w	r2, #0
 8008900:	f04f 0300 	mov.w	r3, #0
 8008904:	f04f 0400 	mov.w	r4, #0
 8008908:	00d4      	lsls	r4, r2, #3
 800890a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800890e:	00cb      	lsls	r3, r1, #3
 8008910:	4603      	mov	r3, r0
 8008912:	3307      	adds	r3, #7
 8008914:	08db      	lsrs	r3, r3, #3
 8008916:	00db      	lsls	r3, r3, #3
 8008918:	ebad 0d03 	sub.w	sp, sp, r3
 800891c:	466b      	mov	r3, sp
 800891e:	3300      	adds	r3, #0
 8008920:	617b      	str	r3, [r7, #20]

    memcpy(cmd, p->payload,p->len); //Save the CMD to variable
 8008922:	6978      	ldr	r0, [r7, #20]
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6859      	ldr	r1, [r3, #4]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	895b      	ldrh	r3, [r3, #10]
 800892c:	461a      	mov	r2, r3
 800892e:	f017 fe6e 	bl	802060e <memcpy>

    if((cmd[1] == 0xD1)||(cmd[1] == 0xD0)||(cmd[1] == 0xF6)||(cmd[1] == 0x0F)){
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	785b      	ldrb	r3, [r3, #1]
 8008936:	2bd1      	cmp	r3, #209	; 0xd1
 8008938:	d00b      	beq.n	8008952 <echo_recv+0x10a>
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	785b      	ldrb	r3, [r3, #1]
 800893e:	2bd0      	cmp	r3, #208	; 0xd0
 8008940:	d007      	beq.n	8008952 <echo_recv+0x10a>
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	785b      	ldrb	r3, [r3, #1]
 8008946:	2bf6      	cmp	r3, #246	; 0xf6
 8008948:	d003      	beq.n	8008952 <echo_recv+0x10a>
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	785b      	ldrb	r3, [r3, #1]
 800894e:	2b0f      	cmp	r3, #15
 8008950:	d105      	bne.n	800895e <echo_recv+0x116>
        while(pData[1] == 0x00){
 8008952:	bf00      	nop
 8008954:	4b0c      	ldr	r3, [pc, #48]	; (8008988 <echo_recv+0x140>)
 8008956:	785b      	ldrb	r3, [r3, #1]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d0fb      	beq.n	8008954 <echo_recv+0x10c>
    if((cmd[1] == 0xD1)||(cmd[1] == 0xD0)||(cmd[1] == 0xF6)||(cmd[1] == 0x0F)){
 800895c:	e002      	b.n	8008964 <echo_recv+0x11c>

        }
    }
    else
    {
        	HAL_Delay(10);
 800895e:	200a      	movs	r0, #10
 8008960:	f002 fd6e 	bl	800b440 <HAL_Delay>
    }

   tcp_write(tpcb, pData, pData[0]+1, 1); //Write back answer to HOST Software
 8008964:	4b08      	ldr	r3, [pc, #32]	; (8008988 <echo_recv+0x140>)
 8008966:	781b      	ldrb	r3, [r3, #0]
 8008968:	b29b      	uxth	r3, r3
 800896a:	3301      	adds	r3, #1
 800896c:	b29a      	uxth	r2, r3
 800896e:	2301      	movs	r3, #1
 8008970:	4905      	ldr	r1, [pc, #20]	; (8008988 <echo_recv+0x140>)
 8008972:	68b8      	ldr	r0, [r7, #8]
 8008974:	f013 f9a2 	bl	801bcbc <tcp_write>

    return ERR_OK;
 8008978:	2300      	movs	r3, #0
 800897a:	46ad      	mov	sp, r5
}
 800897c:	4618      	mov	r0, r3
 800897e:	3720      	adds	r7, #32
 8008980:	46bd      	mov	sp, r7
 8008982:	bdb0      	pop	{r4, r5, r7, pc}
 8008984:	200000e4 	.word	0x200000e4
 8008988:	2000b28c 	.word	0x2000b28c
 800898c:	20019580 	.word	0x20019580

08008990 <calculateDB>:
 *      Author: christiansager
 */
#include "main.h"
#include "ValueTableMotherEngine.h"

calculateDB(){
 8008990:	b580      	push	{r7, lr}
 8008992:	b088      	sub	sp, #32
 8008994:	af00      	add	r7, sp, #0

	  voltageCH1[indexing]=(int16_t)analogIN[0]*(10.0/32767);
 8008996:	4bc0      	ldr	r3, [pc, #768]	; (8008c98 <calculateDB+0x308>)
 8008998:	881b      	ldrh	r3, [r3, #0]
 800899a:	b21b      	sxth	r3, r3
 800899c:	ee07 3a90 	vmov	s15, r3
 80089a0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80089a4:	ed9f 6bba 	vldr	d6, [pc, #744]	; 8008c90 <calculateDB+0x300>
 80089a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80089ac:	4bbb      	ldr	r3, [pc, #748]	; (8008c9c <calculateDB+0x30c>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80089b4:	4aba      	ldr	r2, [pc, #744]	; (8008ca0 <calculateDB+0x310>)
 80089b6:	009b      	lsls	r3, r3, #2
 80089b8:	4413      	add	r3, r2
 80089ba:	edc3 7a00 	vstr	s15, [r3]
	  if (voltageCH1[indexing]<0){voltageCH1[indexing] = voltageCH1[indexing]*(-1.0);}
 80089be:	4bb7      	ldr	r3, [pc, #732]	; (8008c9c <calculateDB+0x30c>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4ab7      	ldr	r2, [pc, #732]	; (8008ca0 <calculateDB+0x310>)
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	4413      	add	r3, r2
 80089c8:	edd3 7a00 	vldr	s15, [r3]
 80089cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80089d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089d4:	d513      	bpl.n	80089fe <calculateDB+0x6e>
 80089d6:	4bb1      	ldr	r3, [pc, #708]	; (8008c9c <calculateDB+0x30c>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4ab1      	ldr	r2, [pc, #708]	; (8008ca0 <calculateDB+0x310>)
 80089dc:	009b      	lsls	r3, r3, #2
 80089de:	4413      	add	r3, r2
 80089e0:	edd3 7a00 	vldr	s15, [r3]
 80089e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80089e8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80089ec:	4bab      	ldr	r3, [pc, #684]	; (8008c9c <calculateDB+0x30c>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	eef1 7a67 	vneg.f32	s15, s15
 80089f4:	4aaa      	ldr	r2, [pc, #680]	; (8008ca0 <calculateDB+0x310>)
 80089f6:	009b      	lsls	r3, r3, #2
 80089f8:	4413      	add	r3, r2
 80089fa:	edc3 7a00 	vstr	s15, [r3]
	  sum_CH1 = sum_CH1 + (voltageCH1[indexing]*voltageCH1[indexing]);
 80089fe:	4ba7      	ldr	r3, [pc, #668]	; (8008c9c <calculateDB+0x30c>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4aa7      	ldr	r2, [pc, #668]	; (8008ca0 <calculateDB+0x310>)
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	4413      	add	r3, r2
 8008a08:	ed93 7a00 	vldr	s14, [r3]
 8008a0c:	4ba3      	ldr	r3, [pc, #652]	; (8008c9c <calculateDB+0x30c>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4aa3      	ldr	r2, [pc, #652]	; (8008ca0 <calculateDB+0x310>)
 8008a12:	009b      	lsls	r3, r3, #2
 8008a14:	4413      	add	r3, r2
 8008a16:	edd3 7a00 	vldr	s15, [r3]
 8008a1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008a1e:	4ba1      	ldr	r3, [pc, #644]	; (8008ca4 <calculateDB+0x314>)
 8008a20:	edd3 7a00 	vldr	s15, [r3]
 8008a24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008a28:	4b9e      	ldr	r3, [pc, #632]	; (8008ca4 <calculateDB+0x314>)
 8008a2a:	edc3 7a00 	vstr	s15, [r3]

	  voltageCH2[indexing]=(int16_t)analogIN[1]*(10.0/32767);
 8008a2e:	4b9a      	ldr	r3, [pc, #616]	; (8008c98 <calculateDB+0x308>)
 8008a30:	885b      	ldrh	r3, [r3, #2]
 8008a32:	b21b      	sxth	r3, r3
 8008a34:	ee07 3a90 	vmov	s15, r3
 8008a38:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008a3c:	ed9f 6b94 	vldr	d6, [pc, #592]	; 8008c90 <calculateDB+0x300>
 8008a40:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008a44:	4b95      	ldr	r3, [pc, #596]	; (8008c9c <calculateDB+0x30c>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8008a4c:	4a96      	ldr	r2, [pc, #600]	; (8008ca8 <calculateDB+0x318>)
 8008a4e:	009b      	lsls	r3, r3, #2
 8008a50:	4413      	add	r3, r2
 8008a52:	edc3 7a00 	vstr	s15, [r3]
	  if (voltageCH2[indexing]<0){voltageCH2[indexing] = voltageCH2[indexing]*(-1.0);}
 8008a56:	4b91      	ldr	r3, [pc, #580]	; (8008c9c <calculateDB+0x30c>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4a93      	ldr	r2, [pc, #588]	; (8008ca8 <calculateDB+0x318>)
 8008a5c:	009b      	lsls	r3, r3, #2
 8008a5e:	4413      	add	r3, r2
 8008a60:	edd3 7a00 	vldr	s15, [r3]
 8008a64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a6c:	d513      	bpl.n	8008a96 <calculateDB+0x106>
 8008a6e:	4b8b      	ldr	r3, [pc, #556]	; (8008c9c <calculateDB+0x30c>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a8d      	ldr	r2, [pc, #564]	; (8008ca8 <calculateDB+0x318>)
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	4413      	add	r3, r2
 8008a78:	edd3 7a00 	vldr	s15, [r3]
 8008a7c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8008a80:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8008a84:	4b85      	ldr	r3, [pc, #532]	; (8008c9c <calculateDB+0x30c>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	eef1 7a67 	vneg.f32	s15, s15
 8008a8c:	4a86      	ldr	r2, [pc, #536]	; (8008ca8 <calculateDB+0x318>)
 8008a8e:	009b      	lsls	r3, r3, #2
 8008a90:	4413      	add	r3, r2
 8008a92:	edc3 7a00 	vstr	s15, [r3]
	  sum_CH2 = sum_CH2 + (voltageCH2[indexing]*voltageCH2[indexing]);
 8008a96:	4b81      	ldr	r3, [pc, #516]	; (8008c9c <calculateDB+0x30c>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a83      	ldr	r2, [pc, #524]	; (8008ca8 <calculateDB+0x318>)
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	4413      	add	r3, r2
 8008aa0:	ed93 7a00 	vldr	s14, [r3]
 8008aa4:	4b7d      	ldr	r3, [pc, #500]	; (8008c9c <calculateDB+0x30c>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a7f      	ldr	r2, [pc, #508]	; (8008ca8 <calculateDB+0x318>)
 8008aaa:	009b      	lsls	r3, r3, #2
 8008aac:	4413      	add	r3, r2
 8008aae:	edd3 7a00 	vldr	s15, [r3]
 8008ab2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008ab6:	4b7d      	ldr	r3, [pc, #500]	; (8008cac <calculateDB+0x31c>)
 8008ab8:	edd3 7a00 	vldr	s15, [r3]
 8008abc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ac0:	4b7a      	ldr	r3, [pc, #488]	; (8008cac <calculateDB+0x31c>)
 8008ac2:	edc3 7a00 	vstr	s15, [r3]

	  voltageCH3[indexing]=(int16_t)analogIN[2]*(10.0/32767);
 8008ac6:	4b74      	ldr	r3, [pc, #464]	; (8008c98 <calculateDB+0x308>)
 8008ac8:	889b      	ldrh	r3, [r3, #4]
 8008aca:	b21b      	sxth	r3, r3
 8008acc:	ee07 3a90 	vmov	s15, r3
 8008ad0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008ad4:	ed9f 6b6e 	vldr	d6, [pc, #440]	; 8008c90 <calculateDB+0x300>
 8008ad8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008adc:	4b6f      	ldr	r3, [pc, #444]	; (8008c9c <calculateDB+0x30c>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8008ae4:	4a72      	ldr	r2, [pc, #456]	; (8008cb0 <calculateDB+0x320>)
 8008ae6:	009b      	lsls	r3, r3, #2
 8008ae8:	4413      	add	r3, r2
 8008aea:	edc3 7a00 	vstr	s15, [r3]
	  if (voltageCH3[indexing]<0){voltageCH3[indexing] = voltageCH3[indexing]*(-1.0);}
 8008aee:	4b6b      	ldr	r3, [pc, #428]	; (8008c9c <calculateDB+0x30c>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4a6f      	ldr	r2, [pc, #444]	; (8008cb0 <calculateDB+0x320>)
 8008af4:	009b      	lsls	r3, r3, #2
 8008af6:	4413      	add	r3, r2
 8008af8:	edd3 7a00 	vldr	s15, [r3]
 8008afc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b04:	d513      	bpl.n	8008b2e <calculateDB+0x19e>
 8008b06:	4b65      	ldr	r3, [pc, #404]	; (8008c9c <calculateDB+0x30c>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a69      	ldr	r2, [pc, #420]	; (8008cb0 <calculateDB+0x320>)
 8008b0c:	009b      	lsls	r3, r3, #2
 8008b0e:	4413      	add	r3, r2
 8008b10:	edd3 7a00 	vldr	s15, [r3]
 8008b14:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8008b18:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8008b1c:	4b5f      	ldr	r3, [pc, #380]	; (8008c9c <calculateDB+0x30c>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	eef1 7a67 	vneg.f32	s15, s15
 8008b24:	4a62      	ldr	r2, [pc, #392]	; (8008cb0 <calculateDB+0x320>)
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	4413      	add	r3, r2
 8008b2a:	edc3 7a00 	vstr	s15, [r3]
	  sum_CH3 = sum_CH3 + (voltageCH3[indexing]*voltageCH3[indexing]);
 8008b2e:	4b5b      	ldr	r3, [pc, #364]	; (8008c9c <calculateDB+0x30c>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a5f      	ldr	r2, [pc, #380]	; (8008cb0 <calculateDB+0x320>)
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	4413      	add	r3, r2
 8008b38:	ed93 7a00 	vldr	s14, [r3]
 8008b3c:	4b57      	ldr	r3, [pc, #348]	; (8008c9c <calculateDB+0x30c>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a5b      	ldr	r2, [pc, #364]	; (8008cb0 <calculateDB+0x320>)
 8008b42:	009b      	lsls	r3, r3, #2
 8008b44:	4413      	add	r3, r2
 8008b46:	edd3 7a00 	vldr	s15, [r3]
 8008b4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008b4e:	4b59      	ldr	r3, [pc, #356]	; (8008cb4 <calculateDB+0x324>)
 8008b50:	edd3 7a00 	vldr	s15, [r3]
 8008b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b58:	4b56      	ldr	r3, [pc, #344]	; (8008cb4 <calculateDB+0x324>)
 8008b5a:	edc3 7a00 	vstr	s15, [r3]

	  voltageCH4[indexing]=(int16_t)analogIN[3]*(10.0/32767);
 8008b5e:	4b4e      	ldr	r3, [pc, #312]	; (8008c98 <calculateDB+0x308>)
 8008b60:	88db      	ldrh	r3, [r3, #6]
 8008b62:	b21b      	sxth	r3, r3
 8008b64:	ee07 3a90 	vmov	s15, r3
 8008b68:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008b6c:	ed9f 6b48 	vldr	d6, [pc, #288]	; 8008c90 <calculateDB+0x300>
 8008b70:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008b74:	4b49      	ldr	r3, [pc, #292]	; (8008c9c <calculateDB+0x30c>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8008b7c:	4a4e      	ldr	r2, [pc, #312]	; (8008cb8 <calculateDB+0x328>)
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	4413      	add	r3, r2
 8008b82:	edc3 7a00 	vstr	s15, [r3]
	  if (voltageCH4[indexing]<0){voltageCH4[indexing] = voltageCH4[indexing]*(-1.0);}
 8008b86:	4b45      	ldr	r3, [pc, #276]	; (8008c9c <calculateDB+0x30c>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a4b      	ldr	r2, [pc, #300]	; (8008cb8 <calculateDB+0x328>)
 8008b8c:	009b      	lsls	r3, r3, #2
 8008b8e:	4413      	add	r3, r2
 8008b90:	edd3 7a00 	vldr	s15, [r3]
 8008b94:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b9c:	d513      	bpl.n	8008bc6 <calculateDB+0x236>
 8008b9e:	4b3f      	ldr	r3, [pc, #252]	; (8008c9c <calculateDB+0x30c>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4a45      	ldr	r2, [pc, #276]	; (8008cb8 <calculateDB+0x328>)
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	4413      	add	r3, r2
 8008ba8:	edd3 7a00 	vldr	s15, [r3]
 8008bac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8008bb0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8008bb4:	4b39      	ldr	r3, [pc, #228]	; (8008c9c <calculateDB+0x30c>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	eef1 7a67 	vneg.f32	s15, s15
 8008bbc:	4a3e      	ldr	r2, [pc, #248]	; (8008cb8 <calculateDB+0x328>)
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	4413      	add	r3, r2
 8008bc2:	edc3 7a00 	vstr	s15, [r3]
	  sum_CH4 = sum_CH4 + (voltageCH4[indexing]*voltageCH4[indexing]);
 8008bc6:	4b35      	ldr	r3, [pc, #212]	; (8008c9c <calculateDB+0x30c>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a3b      	ldr	r2, [pc, #236]	; (8008cb8 <calculateDB+0x328>)
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	4413      	add	r3, r2
 8008bd0:	ed93 7a00 	vldr	s14, [r3]
 8008bd4:	4b31      	ldr	r3, [pc, #196]	; (8008c9c <calculateDB+0x30c>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a37      	ldr	r2, [pc, #220]	; (8008cb8 <calculateDB+0x328>)
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	4413      	add	r3, r2
 8008bde:	edd3 7a00 	vldr	s15, [r3]
 8008be2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008be6:	4b35      	ldr	r3, [pc, #212]	; (8008cbc <calculateDB+0x32c>)
 8008be8:	edd3 7a00 	vldr	s15, [r3]
 8008bec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bf0:	4b32      	ldr	r3, [pc, #200]	; (8008cbc <calculateDB+0x32c>)
 8008bf2:	edc3 7a00 	vstr	s15, [r3]

	  voltageCH5[indexing]=(int16_t)analogIN[4]*(10.0/32767);
 8008bf6:	4b28      	ldr	r3, [pc, #160]	; (8008c98 <calculateDB+0x308>)
 8008bf8:	891b      	ldrh	r3, [r3, #8]
 8008bfa:	b21b      	sxth	r3, r3
 8008bfc:	ee07 3a90 	vmov	s15, r3
 8008c00:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008c04:	ed9f 6b22 	vldr	d6, [pc, #136]	; 8008c90 <calculateDB+0x300>
 8008c08:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008c0c:	4b23      	ldr	r3, [pc, #140]	; (8008c9c <calculateDB+0x30c>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8008c14:	4a2a      	ldr	r2, [pc, #168]	; (8008cc0 <calculateDB+0x330>)
 8008c16:	009b      	lsls	r3, r3, #2
 8008c18:	4413      	add	r3, r2
 8008c1a:	edc3 7a00 	vstr	s15, [r3]
	  if (voltageCH5[indexing]<0){voltageCH5[indexing] = voltageCH5[indexing]*(-1.0);}
 8008c1e:	4b1f      	ldr	r3, [pc, #124]	; (8008c9c <calculateDB+0x30c>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	4a27      	ldr	r2, [pc, #156]	; (8008cc0 <calculateDB+0x330>)
 8008c24:	009b      	lsls	r3, r3, #2
 8008c26:	4413      	add	r3, r2
 8008c28:	edd3 7a00 	vldr	s15, [r3]
 8008c2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c34:	d513      	bpl.n	8008c5e <calculateDB+0x2ce>
 8008c36:	4b19      	ldr	r3, [pc, #100]	; (8008c9c <calculateDB+0x30c>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a21      	ldr	r2, [pc, #132]	; (8008cc0 <calculateDB+0x330>)
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	4413      	add	r3, r2
 8008c40:	edd3 7a00 	vldr	s15, [r3]
 8008c44:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8008c48:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8008c4c:	4b13      	ldr	r3, [pc, #76]	; (8008c9c <calculateDB+0x30c>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	eef1 7a67 	vneg.f32	s15, s15
 8008c54:	4a1a      	ldr	r2, [pc, #104]	; (8008cc0 <calculateDB+0x330>)
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	4413      	add	r3, r2
 8008c5a:	edc3 7a00 	vstr	s15, [r3]
	  sum_CH5 = sum_CH5 + (voltageCH5[indexing]*voltageCH5[indexing]);
 8008c5e:	4b0f      	ldr	r3, [pc, #60]	; (8008c9c <calculateDB+0x30c>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a17      	ldr	r2, [pc, #92]	; (8008cc0 <calculateDB+0x330>)
 8008c64:	009b      	lsls	r3, r3, #2
 8008c66:	4413      	add	r3, r2
 8008c68:	ed93 7a00 	vldr	s14, [r3]
 8008c6c:	4b0b      	ldr	r3, [pc, #44]	; (8008c9c <calculateDB+0x30c>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a13      	ldr	r2, [pc, #76]	; (8008cc0 <calculateDB+0x330>)
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	4413      	add	r3, r2
 8008c76:	edd3 7a00 	vldr	s15, [r3]
 8008c7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008c7e:	4b11      	ldr	r3, [pc, #68]	; (8008cc4 <calculateDB+0x334>)
 8008c80:	edd3 7a00 	vldr	s15, [r3]
 8008c84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c88:	4b0e      	ldr	r3, [pc, #56]	; (8008cc4 <calculateDB+0x334>)
 8008c8a:	edc3 7a00 	vstr	s15, [r3]
 8008c8e:	e01b      	b.n	8008cc8 <calculateDB+0x338>
 8008c90:	005000a0 	.word	0x005000a0
 8008c94:	3f340028 	.word	0x3f340028
 8008c98:	20010a84 	.word	0x20010a84
 8008c9c:	20011d14 	.word	0x20011d14
 8008ca0:	20011d2c 	.word	0x20011d2c
 8008ca4:	20012fec 	.word	0x20012fec
 8008ca8:	200156c8 	.word	0x200156c8
 8008cac:	20015628 	.word	0x20015628
 8008cb0:	20014328 	.word	0x20014328
 8008cb4:	20015624 	.word	0x20015624
 8008cb8:	20017c50 	.word	0x20017c50
 8008cbc:	200142e4 	.word	0x200142e4
 8008cc0:	20012ffc 	.word	0x20012ffc
 8008cc4:	20018f10 	.word	0x20018f10

	  voltageCH6[indexing]=(int16_t)analogIN[5]*(10.0/32767);
 8008cc8:	4bb5      	ldr	r3, [pc, #724]	; (8008fa0 <calculateDB+0x610>)
 8008cca:	895b      	ldrh	r3, [r3, #10]
 8008ccc:	b21b      	sxth	r3, r3
 8008cce:	ee07 3a90 	vmov	s15, r3
 8008cd2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008cd6:	ed9f 6bae 	vldr	d6, [pc, #696]	; 8008f90 <calculateDB+0x600>
 8008cda:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008cde:	4bb1      	ldr	r3, [pc, #708]	; (8008fa4 <calculateDB+0x614>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8008ce6:	4ab0      	ldr	r2, [pc, #704]	; (8008fa8 <calculateDB+0x618>)
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	4413      	add	r3, r2
 8008cec:	edc3 7a00 	vstr	s15, [r3]
	  if (voltageCH6[indexing]<0){voltageCH6[indexing] = voltageCH6[indexing]*(-1.0);}
 8008cf0:	4bac      	ldr	r3, [pc, #688]	; (8008fa4 <calculateDB+0x614>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4aac      	ldr	r2, [pc, #688]	; (8008fa8 <calculateDB+0x618>)
 8008cf6:	009b      	lsls	r3, r3, #2
 8008cf8:	4413      	add	r3, r2
 8008cfa:	edd3 7a00 	vldr	s15, [r3]
 8008cfe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d06:	d513      	bpl.n	8008d30 <calculateDB+0x3a0>
 8008d08:	4ba6      	ldr	r3, [pc, #664]	; (8008fa4 <calculateDB+0x614>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4aa6      	ldr	r2, [pc, #664]	; (8008fa8 <calculateDB+0x618>)
 8008d0e:	009b      	lsls	r3, r3, #2
 8008d10:	4413      	add	r3, r2
 8008d12:	edd3 7a00 	vldr	s15, [r3]
 8008d16:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8008d1a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8008d1e:	4ba1      	ldr	r3, [pc, #644]	; (8008fa4 <calculateDB+0x614>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	eef1 7a67 	vneg.f32	s15, s15
 8008d26:	4aa0      	ldr	r2, [pc, #640]	; (8008fa8 <calculateDB+0x618>)
 8008d28:	009b      	lsls	r3, r3, #2
 8008d2a:	4413      	add	r3, r2
 8008d2c:	edc3 7a00 	vstr	s15, [r3]
	  sum_CH6 = sum_CH6 + (voltageCH6[indexing]*voltageCH6[indexing]);
 8008d30:	4b9c      	ldr	r3, [pc, #624]	; (8008fa4 <calculateDB+0x614>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4a9c      	ldr	r2, [pc, #624]	; (8008fa8 <calculateDB+0x618>)
 8008d36:	009b      	lsls	r3, r3, #2
 8008d38:	4413      	add	r3, r2
 8008d3a:	ed93 7a00 	vldr	s14, [r3]
 8008d3e:	4b99      	ldr	r3, [pc, #612]	; (8008fa4 <calculateDB+0x614>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4a99      	ldr	r2, [pc, #612]	; (8008fa8 <calculateDB+0x618>)
 8008d44:	009b      	lsls	r3, r3, #2
 8008d46:	4413      	add	r3, r2
 8008d48:	edd3 7a00 	vldr	s15, [r3]
 8008d4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008d50:	4b96      	ldr	r3, [pc, #600]	; (8008fac <calculateDB+0x61c>)
 8008d52:	edd3 7a00 	vldr	s15, [r3]
 8008d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d5a:	4b94      	ldr	r3, [pc, #592]	; (8008fac <calculateDB+0x61c>)
 8008d5c:	edc3 7a00 	vstr	s15, [r3]
	////////////////////////////////////////////////////////////////////////////////////////
	////////////////////////////////////////////////////////////////////////////////////////



	  	  switch (channel){
 8008d60:	4b93      	ldr	r3, [pc, #588]	; (8008fb0 <calculateDB+0x620>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	3b01      	subs	r3, #1
 8008d66:	2b05      	cmp	r3, #5
 8008d68:	f200 83f1 	bhi.w	800954e <calculateDB+0xbbe>
 8008d6c:	a201      	add	r2, pc, #4	; (adr r2, 8008d74 <calculateDB+0x3e4>)
 8008d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d72:	bf00      	nop
 8008d74:	08008d8d 	.word	0x08008d8d
 8008d78:	08008f81 	.word	0x08008f81
 8008d7c:	080090f1 	.word	0x080090f1
 8008d80:	080091ef 	.word	0x080091ef
 8008d84:	08009323 	.word	0x08009323
 8008d88:	08009421 	.word	0x08009421
	  case 1:

		  MaxCH1=0.0;
 8008d8c:	4b89      	ldr	r3, [pc, #548]	; (8008fb4 <calculateDB+0x624>)
 8008d8e:	f04f 0200 	mov.w	r2, #0
 8008d92:	601a      	str	r2, [r3, #0]

		  for (int i=0; i<6;i++){
 8008d94:	2300      	movs	r3, #0
 8008d96:	61fb      	str	r3, [r7, #28]
 8008d98:	e01f      	b.n	8008dda <calculateDB+0x44a>
	//Exception on overflow when indexing is exact 0 for Channel1//////////////////////////


				  if(MaxCH1 < voltageCH1[indexing-5+i]){MaxCH1 = voltageCH1[indexing-5+i];}
 8008d9a:	4b82      	ldr	r3, [pc, #520]	; (8008fa4 <calculateDB+0x614>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	1f5a      	subs	r2, r3, #5
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	4413      	add	r3, r2
 8008da4:	4a84      	ldr	r2, [pc, #528]	; (8008fb8 <calculateDB+0x628>)
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	4413      	add	r3, r2
 8008daa:	ed93 7a00 	vldr	s14, [r3]
 8008dae:	4b81      	ldr	r3, [pc, #516]	; (8008fb4 <calculateDB+0x624>)
 8008db0:	edd3 7a00 	vldr	s15, [r3]
 8008db4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dbc:	dd0a      	ble.n	8008dd4 <calculateDB+0x444>
 8008dbe:	4b79      	ldr	r3, [pc, #484]	; (8008fa4 <calculateDB+0x614>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	1f5a      	subs	r2, r3, #5
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	4a7b      	ldr	r2, [pc, #492]	; (8008fb8 <calculateDB+0x628>)
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	4413      	add	r3, r2
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a78      	ldr	r2, [pc, #480]	; (8008fb4 <calculateDB+0x624>)
 8008dd2:	6013      	str	r3, [r2, #0]
		  for (int i=0; i<6;i++){
 8008dd4:	69fb      	ldr	r3, [r7, #28]
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	61fb      	str	r3, [r7, #28]
 8008dda:	69fb      	ldr	r3, [r7, #28]
 8008ddc:	2b05      	cmp	r3, #5
 8008dde:	dddc      	ble.n	8008d9a <calculateDB+0x40a>


		  }

		  tmp_decibelMaxCH1  = 20*log10(MaxCH1/1.095); //1.5 µsec!!!
 8008de0:	4b74      	ldr	r3, [pc, #464]	; (8008fb4 <calculateDB+0x624>)
 8008de2:	edd3 7a00 	vldr	s15, [r3]
 8008de6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8008dea:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 8008f98 <calculateDB+0x608>
 8008dee:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008df2:	eeb0 0b45 	vmov.f64	d0, d5
 8008df6:	f018 fb5d 	bl	80214b4 <log10>
 8008dfa:	eeb0 6b40 	vmov.f64	d6, d0
 8008dfe:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 8008e02:	ee26 7b07 	vmul.f64	d7, d6, d7
 8008e06:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8008e0a:	4b6c      	ldr	r3, [pc, #432]	; (8008fbc <calculateDB+0x62c>)
 8008e0c:	edc3 7a00 	vstr	s15, [r3]

		  if (voltageIn1MAX < MaxCH1){voltageIn1MAX=MaxCH1;}
 8008e10:	4b6b      	ldr	r3, [pc, #428]	; (8008fc0 <calculateDB+0x630>)
 8008e12:	ed93 7a00 	vldr	s14, [r3]
 8008e16:	4b67      	ldr	r3, [pc, #412]	; (8008fb4 <calculateDB+0x624>)
 8008e18:	edd3 7a00 	vldr	s15, [r3]
 8008e1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e24:	d503      	bpl.n	8008e2e <calculateDB+0x49e>
 8008e26:	4b63      	ldr	r3, [pc, #396]	; (8008fb4 <calculateDB+0x624>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4a65      	ldr	r2, [pc, #404]	; (8008fc0 <calculateDB+0x630>)
 8008e2c:	6013      	str	r3, [r2, #0]
		  if (voltageIn2MAX < MaxCH2){voltageIn2MAX=MaxCH2;}
 8008e2e:	4b65      	ldr	r3, [pc, #404]	; (8008fc4 <calculateDB+0x634>)
 8008e30:	ed93 7a00 	vldr	s14, [r3]
 8008e34:	4b64      	ldr	r3, [pc, #400]	; (8008fc8 <calculateDB+0x638>)
 8008e36:	edd3 7a00 	vldr	s15, [r3]
 8008e3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e42:	d503      	bpl.n	8008e4c <calculateDB+0x4bc>
 8008e44:	4b60      	ldr	r3, [pc, #384]	; (8008fc8 <calculateDB+0x638>)
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a5e      	ldr	r2, [pc, #376]	; (8008fc4 <calculateDB+0x634>)
 8008e4a:	6013      	str	r3, [r2, #0]
		  if (voltageIn3MAX < MaxCH3){voltageIn3MAX=MaxCH3;}
 8008e4c:	4b5f      	ldr	r3, [pc, #380]	; (8008fcc <calculateDB+0x63c>)
 8008e4e:	ed93 7a00 	vldr	s14, [r3]
 8008e52:	4b5f      	ldr	r3, [pc, #380]	; (8008fd0 <calculateDB+0x640>)
 8008e54:	edd3 7a00 	vldr	s15, [r3]
 8008e58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e60:	d503      	bpl.n	8008e6a <calculateDB+0x4da>
 8008e62:	4b5b      	ldr	r3, [pc, #364]	; (8008fd0 <calculateDB+0x640>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a59      	ldr	r2, [pc, #356]	; (8008fcc <calculateDB+0x63c>)
 8008e68:	6013      	str	r3, [r2, #0]
		  if (voltageIn4MAX < MaxCH4){voltageIn4MAX=MaxCH4;}
 8008e6a:	4b5a      	ldr	r3, [pc, #360]	; (8008fd4 <calculateDB+0x644>)
 8008e6c:	ed93 7a00 	vldr	s14, [r3]
 8008e70:	4b59      	ldr	r3, [pc, #356]	; (8008fd8 <calculateDB+0x648>)
 8008e72:	edd3 7a00 	vldr	s15, [r3]
 8008e76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e7e:	d503      	bpl.n	8008e88 <calculateDB+0x4f8>
 8008e80:	4b55      	ldr	r3, [pc, #340]	; (8008fd8 <calculateDB+0x648>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a53      	ldr	r2, [pc, #332]	; (8008fd4 <calculateDB+0x644>)
 8008e86:	6013      	str	r3, [r2, #0]
		  if (voltageIn5MAX < MaxCH5){voltageIn5MAX=MaxCH5;}
 8008e88:	4b54      	ldr	r3, [pc, #336]	; (8008fdc <calculateDB+0x64c>)
 8008e8a:	ed93 7a00 	vldr	s14, [r3]
 8008e8e:	4b54      	ldr	r3, [pc, #336]	; (8008fe0 <calculateDB+0x650>)
 8008e90:	edd3 7a00 	vldr	s15, [r3]
 8008e94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e9c:	d503      	bpl.n	8008ea6 <calculateDB+0x516>
 8008e9e:	4b50      	ldr	r3, [pc, #320]	; (8008fe0 <calculateDB+0x650>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4a4e      	ldr	r2, [pc, #312]	; (8008fdc <calculateDB+0x64c>)
 8008ea4:	6013      	str	r3, [r2, #0]
		  if (voltageIn6MAX < MaxCH6){voltageIn6MAX=MaxCH6;}
 8008ea6:	4b4f      	ldr	r3, [pc, #316]	; (8008fe4 <calculateDB+0x654>)
 8008ea8:	ed93 7a00 	vldr	s14, [r3]
 8008eac:	4b4e      	ldr	r3, [pc, #312]	; (8008fe8 <calculateDB+0x658>)
 8008eae:	edd3 7a00 	vldr	s15, [r3]
 8008eb2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eba:	d503      	bpl.n	8008ec4 <calculateDB+0x534>
 8008ebc:	4b4a      	ldr	r3, [pc, #296]	; (8008fe8 <calculateDB+0x658>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a48      	ldr	r2, [pc, #288]	; (8008fe4 <calculateDB+0x654>)
 8008ec2:	6013      	str	r3, [r2, #0]

		  if (dbuMAX[0]<tmp_decibelMaxCH1){dbuMAX[0]=tmp_decibelMaxCH1;}
 8008ec4:	4b49      	ldr	r3, [pc, #292]	; (8008fec <calculateDB+0x65c>)
 8008ec6:	ed93 7a00 	vldr	s14, [r3]
 8008eca:	4b3c      	ldr	r3, [pc, #240]	; (8008fbc <calculateDB+0x62c>)
 8008ecc:	edd3 7a00 	vldr	s15, [r3]
 8008ed0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ed8:	d503      	bpl.n	8008ee2 <calculateDB+0x552>
 8008eda:	4b38      	ldr	r3, [pc, #224]	; (8008fbc <calculateDB+0x62c>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4a43      	ldr	r2, [pc, #268]	; (8008fec <calculateDB+0x65c>)
 8008ee0:	6013      	str	r3, [r2, #0]
		  if (dbuMAX[1]<tmp_decibelMaxCH2){dbuMAX[1]=tmp_decibelMaxCH2;}
 8008ee2:	4b42      	ldr	r3, [pc, #264]	; (8008fec <calculateDB+0x65c>)
 8008ee4:	ed93 7a01 	vldr	s14, [r3, #4]
 8008ee8:	4b41      	ldr	r3, [pc, #260]	; (8008ff0 <calculateDB+0x660>)
 8008eea:	edd3 7a00 	vldr	s15, [r3]
 8008eee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ef6:	d503      	bpl.n	8008f00 <calculateDB+0x570>
 8008ef8:	4b3d      	ldr	r3, [pc, #244]	; (8008ff0 <calculateDB+0x660>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a3b      	ldr	r2, [pc, #236]	; (8008fec <calculateDB+0x65c>)
 8008efe:	6053      	str	r3, [r2, #4]
		  if (dbuMAX[2]<tmp_decibelMaxCH3){dbuMAX[2]=tmp_decibelMaxCH3;}
 8008f00:	4b3a      	ldr	r3, [pc, #232]	; (8008fec <calculateDB+0x65c>)
 8008f02:	ed93 7a02 	vldr	s14, [r3, #8]
 8008f06:	4b3b      	ldr	r3, [pc, #236]	; (8008ff4 <calculateDB+0x664>)
 8008f08:	edd3 7a00 	vldr	s15, [r3]
 8008f0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f14:	d503      	bpl.n	8008f1e <calculateDB+0x58e>
 8008f16:	4b37      	ldr	r3, [pc, #220]	; (8008ff4 <calculateDB+0x664>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4a34      	ldr	r2, [pc, #208]	; (8008fec <calculateDB+0x65c>)
 8008f1c:	6093      	str	r3, [r2, #8]
		  if (dbuMAX[3]<tmp_decibelMaxCH4){dbuMAX[3]=tmp_decibelMaxCH4;}
 8008f1e:	4b33      	ldr	r3, [pc, #204]	; (8008fec <calculateDB+0x65c>)
 8008f20:	ed93 7a03 	vldr	s14, [r3, #12]
 8008f24:	4b34      	ldr	r3, [pc, #208]	; (8008ff8 <calculateDB+0x668>)
 8008f26:	edd3 7a00 	vldr	s15, [r3]
 8008f2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f32:	d503      	bpl.n	8008f3c <calculateDB+0x5ac>
 8008f34:	4b30      	ldr	r3, [pc, #192]	; (8008ff8 <calculateDB+0x668>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a2c      	ldr	r2, [pc, #176]	; (8008fec <calculateDB+0x65c>)
 8008f3a:	60d3      	str	r3, [r2, #12]
		  if (dbuMAX[4]<tmp_decibelMaxCH5){dbuMAX[4]=tmp_decibelMaxCH5;}
 8008f3c:	4b2b      	ldr	r3, [pc, #172]	; (8008fec <calculateDB+0x65c>)
 8008f3e:	ed93 7a04 	vldr	s14, [r3, #16]
 8008f42:	4b2e      	ldr	r3, [pc, #184]	; (8008ffc <calculateDB+0x66c>)
 8008f44:	edd3 7a00 	vldr	s15, [r3]
 8008f48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f50:	d503      	bpl.n	8008f5a <calculateDB+0x5ca>
 8008f52:	4b2a      	ldr	r3, [pc, #168]	; (8008ffc <calculateDB+0x66c>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a25      	ldr	r2, [pc, #148]	; (8008fec <calculateDB+0x65c>)
 8008f58:	6113      	str	r3, [r2, #16]
		  if (dbuMAX[5]<tmp_decibelMaxCH6){dbuMAX[5]=tmp_decibelMaxCH6;}
 8008f5a:	4b24      	ldr	r3, [pc, #144]	; (8008fec <calculateDB+0x65c>)
 8008f5c:	ed93 7a05 	vldr	s14, [r3, #20]
 8008f60:	4b27      	ldr	r3, [pc, #156]	; (8009000 <calculateDB+0x670>)
 8008f62:	edd3 7a00 	vldr	s15, [r3]
 8008f66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f6e:	d503      	bpl.n	8008f78 <calculateDB+0x5e8>
 8008f70:	4b23      	ldr	r3, [pc, #140]	; (8009000 <calculateDB+0x670>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a1d      	ldr	r2, [pc, #116]	; (8008fec <calculateDB+0x65c>)
 8008f76:	6153      	str	r3, [r2, #20]
		  channel=2;
 8008f78:	4b0d      	ldr	r3, [pc, #52]	; (8008fb0 <calculateDB+0x620>)
 8008f7a:	2202      	movs	r2, #2
 8008f7c:	601a      	str	r2, [r3, #0]

		  break;
 8008f7e:	e2e6      	b.n	800954e <calculateDB+0xbbe>
	  case 2:
		  MaxCH2=0.0;
 8008f80:	4b11      	ldr	r3, [pc, #68]	; (8008fc8 <calculateDB+0x638>)
 8008f82:	f04f 0200 	mov.w	r2, #0
 8008f86:	601a      	str	r2, [r3, #0]
		  for (int i=0; i<6;i++){
 8008f88:	2300      	movs	r3, #0
 8008f8a:	61bb      	str	r3, [r7, #24]
 8008f8c:	e091      	b.n	80090b2 <calculateDB+0x722>
 8008f8e:	bf00      	nop
 8008f90:	005000a0 	.word	0x005000a0
 8008f94:	3f340028 	.word	0x3f340028
 8008f98:	b851eb85 	.word	0xb851eb85
 8008f9c:	3ff1851e 	.word	0x3ff1851e
 8008fa0:	20010a84 	.word	0x20010a84
 8008fa4:	20011d14 	.word	0x20011d14
 8008fa8:	2001698c 	.word	0x2001698c
 8008fac:	20012ff8 	.word	0x20012ff8
 8008fb0:	20014324 	.word	0x20014324
 8008fb4:	20011d1c 	.word	0x20011d1c
 8008fb8:	20011d2c 	.word	0x20011d2c
 8008fbc:	20015658 	.word	0x20015658
 8008fc0:	2000dcb0 	.word	0x2000dcb0
 8008fc4:	2000b714 	.word	0x2000b714
 8008fc8:	200142f0 	.word	0x200142f0
 8008fcc:	2000f18c 	.word	0x2000f18c
 8008fd0:	20011d24 	.word	0x20011d24
 8008fd4:	2000e57c 	.word	0x2000e57c
 8008fd8:	200156c0 	.word	0x200156c0
 8008fdc:	2000ed80 	.word	0x2000ed80
 8008fe0:	20011cd4 	.word	0x20011cd4
 8008fe4:	20010a9c 	.word	0x20010a9c
 8008fe8:	200142d8 	.word	0x200142d8
 8008fec:	20011aa4 	.word	0x20011aa4
 8008ff0:	20012ff0 	.word	0x20012ff0
 8008ff4:	200156c4 	.word	0x200156c4
 8008ff8:	20011d08 	.word	0x20011d08
 8008ffc:	200142ec 	.word	0x200142ec
 8009000:	20012ff4 	.word	0x20012ff4
	//Exception on overflow when indexing is exact 0 for Channel2//////////////////////////
			if(indexing == 0){
 8009004:	4b9c      	ldr	r3, [pc, #624]	; (8009278 <calculateDB+0x8e8>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d132      	bne.n	8009072 <calculateDB+0x6e2>
					if(i<1){
 800900c:	69bb      	ldr	r3, [r7, #24]
 800900e:	2b00      	cmp	r3, #0
 8009010:	dc15      	bgt.n	800903e <calculateDB+0x6ae>
						if(MaxCH2 < voltageCH2[i]){MaxCH1 = voltageCH2[i];}
 8009012:	4a9a      	ldr	r2, [pc, #616]	; (800927c <calculateDB+0x8ec>)
 8009014:	69bb      	ldr	r3, [r7, #24]
 8009016:	009b      	lsls	r3, r3, #2
 8009018:	4413      	add	r3, r2
 800901a:	ed93 7a00 	vldr	s14, [r3]
 800901e:	4b98      	ldr	r3, [pc, #608]	; (8009280 <calculateDB+0x8f0>)
 8009020:	edd3 7a00 	vldr	s15, [r3]
 8009024:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800902c:	dd3e      	ble.n	80090ac <calculateDB+0x71c>
 800902e:	4a93      	ldr	r2, [pc, #588]	; (800927c <calculateDB+0x8ec>)
 8009030:	69bb      	ldr	r3, [r7, #24]
 8009032:	009b      	lsls	r3, r3, #2
 8009034:	4413      	add	r3, r2
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a92      	ldr	r2, [pc, #584]	; (8009284 <calculateDB+0x8f4>)
 800903a:	6013      	str	r3, [r2, #0]
 800903c:	e036      	b.n	80090ac <calculateDB+0x71c>
					}else{
						if(MaxCH2 < voltageCH2[1200-i]){MaxCH2 = voltageCH2[1200-i];}
 800903e:	69bb      	ldr	r3, [r7, #24]
 8009040:	f5c3 6396 	rsb	r3, r3, #1200	; 0x4b0
 8009044:	4a8d      	ldr	r2, [pc, #564]	; (800927c <calculateDB+0x8ec>)
 8009046:	009b      	lsls	r3, r3, #2
 8009048:	4413      	add	r3, r2
 800904a:	ed93 7a00 	vldr	s14, [r3]
 800904e:	4b8c      	ldr	r3, [pc, #560]	; (8009280 <calculateDB+0x8f0>)
 8009050:	edd3 7a00 	vldr	s15, [r3]
 8009054:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800905c:	dd26      	ble.n	80090ac <calculateDB+0x71c>
 800905e:	69bb      	ldr	r3, [r7, #24]
 8009060:	f5c3 6396 	rsb	r3, r3, #1200	; 0x4b0
 8009064:	4a85      	ldr	r2, [pc, #532]	; (800927c <calculateDB+0x8ec>)
 8009066:	009b      	lsls	r3, r3, #2
 8009068:	4413      	add	r3, r2
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a84      	ldr	r2, [pc, #528]	; (8009280 <calculateDB+0x8f0>)
 800906e:	6013      	str	r3, [r2, #0]
 8009070:	e01c      	b.n	80090ac <calculateDB+0x71c>
					}
				}
	///////////////////////////////////////////////////////////////////////////////////////
				else {
					if(MaxCH2 < voltageCH2[indexing-6+i]){MaxCH2 = voltageCH2[indexing-6+i];}
 8009072:	4b81      	ldr	r3, [pc, #516]	; (8009278 <calculateDB+0x8e8>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	1f9a      	subs	r2, r3, #6
 8009078:	69bb      	ldr	r3, [r7, #24]
 800907a:	4413      	add	r3, r2
 800907c:	4a7f      	ldr	r2, [pc, #508]	; (800927c <calculateDB+0x8ec>)
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	4413      	add	r3, r2
 8009082:	ed93 7a00 	vldr	s14, [r3]
 8009086:	4b7e      	ldr	r3, [pc, #504]	; (8009280 <calculateDB+0x8f0>)
 8009088:	edd3 7a00 	vldr	s15, [r3]
 800908c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009094:	dd0a      	ble.n	80090ac <calculateDB+0x71c>
 8009096:	4b78      	ldr	r3, [pc, #480]	; (8009278 <calculateDB+0x8e8>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	1f9a      	subs	r2, r3, #6
 800909c:	69bb      	ldr	r3, [r7, #24]
 800909e:	4413      	add	r3, r2
 80090a0:	4a76      	ldr	r2, [pc, #472]	; (800927c <calculateDB+0x8ec>)
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	4413      	add	r3, r2
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a75      	ldr	r2, [pc, #468]	; (8009280 <calculateDB+0x8f0>)
 80090aa:	6013      	str	r3, [r2, #0]
		  for (int i=0; i<6;i++){
 80090ac:	69bb      	ldr	r3, [r7, #24]
 80090ae:	3301      	adds	r3, #1
 80090b0:	61bb      	str	r3, [r7, #24]
 80090b2:	69bb      	ldr	r3, [r7, #24]
 80090b4:	2b05      	cmp	r3, #5
 80090b6:	dda5      	ble.n	8009004 <calculateDB+0x674>
				}
			}

		  tmp_decibelMaxCH2  = 20*log10(MaxCH2/1.095); //1.5 µsec!!!
 80090b8:	4b71      	ldr	r3, [pc, #452]	; (8009280 <calculateDB+0x8f0>)
 80090ba:	edd3 7a00 	vldr	s15, [r3]
 80090be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80090c2:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 8009270 <calculateDB+0x8e0>
 80090c6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80090ca:	eeb0 0b45 	vmov.f64	d0, d5
 80090ce:	f018 f9f1 	bl	80214b4 <log10>
 80090d2:	eeb0 6b40 	vmov.f64	d6, d0
 80090d6:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 80090da:	ee26 7b07 	vmul.f64	d7, d6, d7
 80090de:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80090e2:	4b69      	ldr	r3, [pc, #420]	; (8009288 <calculateDB+0x8f8>)
 80090e4:	edc3 7a00 	vstr	s15, [r3]


		  channel=3;
 80090e8:	4b68      	ldr	r3, [pc, #416]	; (800928c <calculateDB+0x8fc>)
 80090ea:	2203      	movs	r2, #3
 80090ec:	601a      	str	r2, [r3, #0]

		  break;
 80090ee:	e22e      	b.n	800954e <calculateDB+0xbbe>
	  case 3:
		  MaxCH3=0.0;
 80090f0:	4b67      	ldr	r3, [pc, #412]	; (8009290 <calculateDB+0x900>)
 80090f2:	f04f 0200 	mov.w	r2, #0
 80090f6:	601a      	str	r2, [r3, #0]
		  for (int i=0; i<6;i++){
 80090f8:	2300      	movs	r3, #0
 80090fa:	617b      	str	r3, [r7, #20]
 80090fc:	e058      	b.n	80091b0 <calculateDB+0x820>
	//Exception on overflow when indexing is exact 1 for Channel3//////////////////////////
			if(indexing == 1){
 80090fe:	4b5e      	ldr	r3, [pc, #376]	; (8009278 <calculateDB+0x8e8>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	2b01      	cmp	r3, #1
 8009104:	d134      	bne.n	8009170 <calculateDB+0x7e0>
					if(i<2){
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	2b01      	cmp	r3, #1
 800910a:	dc15      	bgt.n	8009138 <calculateDB+0x7a8>
						if(MaxCH3 < voltageCH3[i]){MaxCH3 = voltageCH3[i];}
 800910c:	4a61      	ldr	r2, [pc, #388]	; (8009294 <calculateDB+0x904>)
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	4413      	add	r3, r2
 8009114:	ed93 7a00 	vldr	s14, [r3]
 8009118:	4b5d      	ldr	r3, [pc, #372]	; (8009290 <calculateDB+0x900>)
 800911a:	edd3 7a00 	vldr	s15, [r3]
 800911e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009126:	dd40      	ble.n	80091aa <calculateDB+0x81a>
 8009128:	4a5a      	ldr	r2, [pc, #360]	; (8009294 <calculateDB+0x904>)
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	4413      	add	r3, r2
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	4a57      	ldr	r2, [pc, #348]	; (8009290 <calculateDB+0x900>)
 8009134:	6013      	str	r3, [r2, #0]
 8009136:	e038      	b.n	80091aa <calculateDB+0x81a>
					}else{
						if(MaxCH3 < voltageCH3[1201-i]){MaxCH3 = voltageCH3[1201-i];}
 8009138:	697a      	ldr	r2, [r7, #20]
 800913a:	f240 43b1 	movw	r3, #1201	; 0x4b1
 800913e:	1a9b      	subs	r3, r3, r2
 8009140:	4a54      	ldr	r2, [pc, #336]	; (8009294 <calculateDB+0x904>)
 8009142:	009b      	lsls	r3, r3, #2
 8009144:	4413      	add	r3, r2
 8009146:	ed93 7a00 	vldr	s14, [r3]
 800914a:	4b51      	ldr	r3, [pc, #324]	; (8009290 <calculateDB+0x900>)
 800914c:	edd3 7a00 	vldr	s15, [r3]
 8009150:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009158:	dd27      	ble.n	80091aa <calculateDB+0x81a>
 800915a:	697a      	ldr	r2, [r7, #20]
 800915c:	f240 43b1 	movw	r3, #1201	; 0x4b1
 8009160:	1a9b      	subs	r3, r3, r2
 8009162:	4a4c      	ldr	r2, [pc, #304]	; (8009294 <calculateDB+0x904>)
 8009164:	009b      	lsls	r3, r3, #2
 8009166:	4413      	add	r3, r2
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a49      	ldr	r2, [pc, #292]	; (8009290 <calculateDB+0x900>)
 800916c:	6013      	str	r3, [r2, #0]
 800916e:	e01c      	b.n	80091aa <calculateDB+0x81a>
					}
				}
	///////////////////////////////////////////////////////////////////////////////////////
				else {
					if(MaxCH3 < voltageCH3[indexing-6+i]){MaxCH3 = voltageCH3[indexing-6+i];}
 8009170:	4b41      	ldr	r3, [pc, #260]	; (8009278 <calculateDB+0x8e8>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	1f9a      	subs	r2, r3, #6
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	4413      	add	r3, r2
 800917a:	4a46      	ldr	r2, [pc, #280]	; (8009294 <calculateDB+0x904>)
 800917c:	009b      	lsls	r3, r3, #2
 800917e:	4413      	add	r3, r2
 8009180:	ed93 7a00 	vldr	s14, [r3]
 8009184:	4b42      	ldr	r3, [pc, #264]	; (8009290 <calculateDB+0x900>)
 8009186:	edd3 7a00 	vldr	s15, [r3]
 800918a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800918e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009192:	dd0a      	ble.n	80091aa <calculateDB+0x81a>
 8009194:	4b38      	ldr	r3, [pc, #224]	; (8009278 <calculateDB+0x8e8>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	1f9a      	subs	r2, r3, #6
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	4413      	add	r3, r2
 800919e:	4a3d      	ldr	r2, [pc, #244]	; (8009294 <calculateDB+0x904>)
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	4413      	add	r3, r2
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a3a      	ldr	r2, [pc, #232]	; (8009290 <calculateDB+0x900>)
 80091a8:	6013      	str	r3, [r2, #0]
		  for (int i=0; i<6;i++){
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	3301      	adds	r3, #1
 80091ae:	617b      	str	r3, [r7, #20]
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	2b05      	cmp	r3, #5
 80091b4:	dda3      	ble.n	80090fe <calculateDB+0x76e>
				}
			}

		  tmp_decibelMaxCH3  = 20*log10(MaxCH3/1.095); //1.5 µsec!!!
 80091b6:	4b36      	ldr	r3, [pc, #216]	; (8009290 <calculateDB+0x900>)
 80091b8:	edd3 7a00 	vldr	s15, [r3]
 80091bc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80091c0:	ed9f 6b2b 	vldr	d6, [pc, #172]	; 8009270 <calculateDB+0x8e0>
 80091c4:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80091c8:	eeb0 0b45 	vmov.f64	d0, d5
 80091cc:	f018 f972 	bl	80214b4 <log10>
 80091d0:	eeb0 6b40 	vmov.f64	d6, d0
 80091d4:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 80091d8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80091dc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80091e0:	4b2d      	ldr	r3, [pc, #180]	; (8009298 <calculateDB+0x908>)
 80091e2:	edc3 7a00 	vstr	s15, [r3]


		  channel=4;
 80091e6:	4b29      	ldr	r3, [pc, #164]	; (800928c <calculateDB+0x8fc>)
 80091e8:	2204      	movs	r2, #4
 80091ea:	601a      	str	r2, [r3, #0]

		  break;
 80091ec:	e1af      	b.n	800954e <calculateDB+0xbbe>
	  case 4:
		  MaxCH4=0.0;
 80091ee:	4b2b      	ldr	r3, [pc, #172]	; (800929c <calculateDB+0x90c>)
 80091f0:	f04f 0200 	mov.w	r2, #0
 80091f4:	601a      	str	r2, [r3, #0]
		  for (int i=0; i<6;i++){
 80091f6:	2300      	movs	r3, #0
 80091f8:	613b      	str	r3, [r7, #16]
 80091fa:	e073      	b.n	80092e4 <calculateDB+0x954>
	//Exception on overflow when indexing is exact 2 for Channel4//////////////////////////
			if(indexing == 2){
 80091fc:	4b1e      	ldr	r3, [pc, #120]	; (8009278 <calculateDB+0x8e8>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	2b02      	cmp	r3, #2
 8009202:	d14f      	bne.n	80092a4 <calculateDB+0x914>
					if(i<3){
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	2b02      	cmp	r3, #2
 8009208:	dc15      	bgt.n	8009236 <calculateDB+0x8a6>
						if(MaxCH4 < voltageCH4[i]){MaxCH4 = voltageCH4[i];}
 800920a:	4a25      	ldr	r2, [pc, #148]	; (80092a0 <calculateDB+0x910>)
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	009b      	lsls	r3, r3, #2
 8009210:	4413      	add	r3, r2
 8009212:	ed93 7a00 	vldr	s14, [r3]
 8009216:	4b21      	ldr	r3, [pc, #132]	; (800929c <calculateDB+0x90c>)
 8009218:	edd3 7a00 	vldr	s15, [r3]
 800921c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009224:	dd5b      	ble.n	80092de <calculateDB+0x94e>
 8009226:	4a1e      	ldr	r2, [pc, #120]	; (80092a0 <calculateDB+0x910>)
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	009b      	lsls	r3, r3, #2
 800922c:	4413      	add	r3, r2
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a1a      	ldr	r2, [pc, #104]	; (800929c <calculateDB+0x90c>)
 8009232:	6013      	str	r3, [r2, #0]
 8009234:	e053      	b.n	80092de <calculateDB+0x94e>
					}else{
						if(MaxCH4 < voltageCH4[1202-i]){MaxCH4 = voltageCH4[1202-i];}
 8009236:	693a      	ldr	r2, [r7, #16]
 8009238:	f240 43b2 	movw	r3, #1202	; 0x4b2
 800923c:	1a9b      	subs	r3, r3, r2
 800923e:	4a18      	ldr	r2, [pc, #96]	; (80092a0 <calculateDB+0x910>)
 8009240:	009b      	lsls	r3, r3, #2
 8009242:	4413      	add	r3, r2
 8009244:	ed93 7a00 	vldr	s14, [r3]
 8009248:	4b14      	ldr	r3, [pc, #80]	; (800929c <calculateDB+0x90c>)
 800924a:	edd3 7a00 	vldr	s15, [r3]
 800924e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009256:	dd42      	ble.n	80092de <calculateDB+0x94e>
 8009258:	693a      	ldr	r2, [r7, #16]
 800925a:	f240 43b2 	movw	r3, #1202	; 0x4b2
 800925e:	1a9b      	subs	r3, r3, r2
 8009260:	4a0f      	ldr	r2, [pc, #60]	; (80092a0 <calculateDB+0x910>)
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	4413      	add	r3, r2
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4a0c      	ldr	r2, [pc, #48]	; (800929c <calculateDB+0x90c>)
 800926a:	6013      	str	r3, [r2, #0]
 800926c:	e037      	b.n	80092de <calculateDB+0x94e>
 800926e:	bf00      	nop
 8009270:	b851eb85 	.word	0xb851eb85
 8009274:	3ff1851e 	.word	0x3ff1851e
 8009278:	20011d14 	.word	0x20011d14
 800927c:	200156c8 	.word	0x200156c8
 8009280:	200142f0 	.word	0x200142f0
 8009284:	20011d1c 	.word	0x20011d1c
 8009288:	20012ff0 	.word	0x20012ff0
 800928c:	20014324 	.word	0x20014324
 8009290:	20011d24 	.word	0x20011d24
 8009294:	20014328 	.word	0x20014328
 8009298:	200156c4 	.word	0x200156c4
 800929c:	200156c0 	.word	0x200156c0
 80092a0:	20017c50 	.word	0x20017c50
					}
				}
	///////////////////////////////////////////////////////////////////////////////////////
				else {
					if(MaxCH4 < voltageCH4[indexing-6+i]){MaxCH4 = voltageCH4[indexing-6+i];}
 80092a4:	4b80      	ldr	r3, [pc, #512]	; (80094a8 <calculateDB+0xb18>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	1f9a      	subs	r2, r3, #6
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	4413      	add	r3, r2
 80092ae:	4a7f      	ldr	r2, [pc, #508]	; (80094ac <calculateDB+0xb1c>)
 80092b0:	009b      	lsls	r3, r3, #2
 80092b2:	4413      	add	r3, r2
 80092b4:	ed93 7a00 	vldr	s14, [r3]
 80092b8:	4b7d      	ldr	r3, [pc, #500]	; (80094b0 <calculateDB+0xb20>)
 80092ba:	edd3 7a00 	vldr	s15, [r3]
 80092be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80092c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092c6:	dd0a      	ble.n	80092de <calculateDB+0x94e>
 80092c8:	4b77      	ldr	r3, [pc, #476]	; (80094a8 <calculateDB+0xb18>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	1f9a      	subs	r2, r3, #6
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	4413      	add	r3, r2
 80092d2:	4a76      	ldr	r2, [pc, #472]	; (80094ac <calculateDB+0xb1c>)
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	4413      	add	r3, r2
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a75      	ldr	r2, [pc, #468]	; (80094b0 <calculateDB+0xb20>)
 80092dc:	6013      	str	r3, [r2, #0]
		  for (int i=0; i<6;i++){
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	3301      	adds	r3, #1
 80092e2:	613b      	str	r3, [r7, #16]
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	2b05      	cmp	r3, #5
 80092e8:	dd88      	ble.n	80091fc <calculateDB+0x86c>
				}
			}


		  tmp_decibelMaxCH4  = 20*log10(MaxCH4/1.095); //1.5 µsec!!!
 80092ea:	4b71      	ldr	r3, [pc, #452]	; (80094b0 <calculateDB+0xb20>)
 80092ec:	edd3 7a00 	vldr	s15, [r3]
 80092f0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80092f4:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80094a0 <calculateDB+0xb10>
 80092f8:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80092fc:	eeb0 0b45 	vmov.f64	d0, d5
 8009300:	f018 f8d8 	bl	80214b4 <log10>
 8009304:	eeb0 6b40 	vmov.f64	d6, d0
 8009308:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 800930c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009310:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8009314:	4b67      	ldr	r3, [pc, #412]	; (80094b4 <calculateDB+0xb24>)
 8009316:	edc3 7a00 	vstr	s15, [r3]


		  channel=5;
 800931a:	4b67      	ldr	r3, [pc, #412]	; (80094b8 <calculateDB+0xb28>)
 800931c:	2205      	movs	r2, #5
 800931e:	601a      	str	r2, [r3, #0]

		  break;
 8009320:	e115      	b.n	800954e <calculateDB+0xbbe>
	  case 5:
		  MaxCH5=0.0;
 8009322:	4b66      	ldr	r3, [pc, #408]	; (80094bc <calculateDB+0xb2c>)
 8009324:	f04f 0200 	mov.w	r2, #0
 8009328:	601a      	str	r2, [r3, #0]
		  for (int i=0; i<6;i++){
 800932a:	2300      	movs	r3, #0
 800932c:	60fb      	str	r3, [r7, #12]
 800932e:	e058      	b.n	80093e2 <calculateDB+0xa52>
	//Exception on overflow when indexing is exact 3 for Channel5//////////////////////////
			if(indexing == 3){
 8009330:	4b5d      	ldr	r3, [pc, #372]	; (80094a8 <calculateDB+0xb18>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	2b03      	cmp	r3, #3
 8009336:	d134      	bne.n	80093a2 <calculateDB+0xa12>
					if(i<4){
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2b03      	cmp	r3, #3
 800933c:	dc15      	bgt.n	800936a <calculateDB+0x9da>
						if(MaxCH5 < voltageCH5[i]){MaxCH5 = voltageCH5[i];}
 800933e:	4a60      	ldr	r2, [pc, #384]	; (80094c0 <calculateDB+0xb30>)
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	4413      	add	r3, r2
 8009346:	ed93 7a00 	vldr	s14, [r3]
 800934a:	4b5c      	ldr	r3, [pc, #368]	; (80094bc <calculateDB+0xb2c>)
 800934c:	edd3 7a00 	vldr	s15, [r3]
 8009350:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009358:	dd40      	ble.n	80093dc <calculateDB+0xa4c>
 800935a:	4a59      	ldr	r2, [pc, #356]	; (80094c0 <calculateDB+0xb30>)
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	4413      	add	r3, r2
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a55      	ldr	r2, [pc, #340]	; (80094bc <calculateDB+0xb2c>)
 8009366:	6013      	str	r3, [r2, #0]
 8009368:	e038      	b.n	80093dc <calculateDB+0xa4c>
					}else{
						if(MaxCH5 < voltageCH5[1203-i]){MaxCH5 = voltageCH5[1203-i];}
 800936a:	68fa      	ldr	r2, [r7, #12]
 800936c:	f240 43b3 	movw	r3, #1203	; 0x4b3
 8009370:	1a9b      	subs	r3, r3, r2
 8009372:	4a53      	ldr	r2, [pc, #332]	; (80094c0 <calculateDB+0xb30>)
 8009374:	009b      	lsls	r3, r3, #2
 8009376:	4413      	add	r3, r2
 8009378:	ed93 7a00 	vldr	s14, [r3]
 800937c:	4b4f      	ldr	r3, [pc, #316]	; (80094bc <calculateDB+0xb2c>)
 800937e:	edd3 7a00 	vldr	s15, [r3]
 8009382:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800938a:	dd27      	ble.n	80093dc <calculateDB+0xa4c>
 800938c:	68fa      	ldr	r2, [r7, #12]
 800938e:	f240 43b3 	movw	r3, #1203	; 0x4b3
 8009392:	1a9b      	subs	r3, r3, r2
 8009394:	4a4a      	ldr	r2, [pc, #296]	; (80094c0 <calculateDB+0xb30>)
 8009396:	009b      	lsls	r3, r3, #2
 8009398:	4413      	add	r3, r2
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	4a47      	ldr	r2, [pc, #284]	; (80094bc <calculateDB+0xb2c>)
 800939e:	6013      	str	r3, [r2, #0]
 80093a0:	e01c      	b.n	80093dc <calculateDB+0xa4c>
					}
				}
	///////////////////////////////////////////////////////////////////////////////////////
				else {
					if(MaxCH5 < voltageCH5[indexing-6+i]){MaxCH5 = voltageCH5[indexing-6+i];}
 80093a2:	4b41      	ldr	r3, [pc, #260]	; (80094a8 <calculateDB+0xb18>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	1f9a      	subs	r2, r3, #6
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	4413      	add	r3, r2
 80093ac:	4a44      	ldr	r2, [pc, #272]	; (80094c0 <calculateDB+0xb30>)
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	4413      	add	r3, r2
 80093b2:	ed93 7a00 	vldr	s14, [r3]
 80093b6:	4b41      	ldr	r3, [pc, #260]	; (80094bc <calculateDB+0xb2c>)
 80093b8:	edd3 7a00 	vldr	s15, [r3]
 80093bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80093c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093c4:	dd0a      	ble.n	80093dc <calculateDB+0xa4c>
 80093c6:	4b38      	ldr	r3, [pc, #224]	; (80094a8 <calculateDB+0xb18>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	1f9a      	subs	r2, r3, #6
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	4413      	add	r3, r2
 80093d0:	4a3b      	ldr	r2, [pc, #236]	; (80094c0 <calculateDB+0xb30>)
 80093d2:	009b      	lsls	r3, r3, #2
 80093d4:	4413      	add	r3, r2
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a38      	ldr	r2, [pc, #224]	; (80094bc <calculateDB+0xb2c>)
 80093da:	6013      	str	r3, [r2, #0]
		  for (int i=0; i<6;i++){
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	3301      	adds	r3, #1
 80093e0:	60fb      	str	r3, [r7, #12]
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	2b05      	cmp	r3, #5
 80093e6:	dda3      	ble.n	8009330 <calculateDB+0x9a0>
				}
			}

		  tmp_decibelMaxCH5  = 20*log10(MaxCH5/1.095); //1.5 µsec!!!
 80093e8:	4b34      	ldr	r3, [pc, #208]	; (80094bc <calculateDB+0xb2c>)
 80093ea:	edd3 7a00 	vldr	s15, [r3]
 80093ee:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80093f2:	ed9f 6b2b 	vldr	d6, [pc, #172]	; 80094a0 <calculateDB+0xb10>
 80093f6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80093fa:	eeb0 0b45 	vmov.f64	d0, d5
 80093fe:	f018 f859 	bl	80214b4 <log10>
 8009402:	eeb0 6b40 	vmov.f64	d6, d0
 8009406:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 800940a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800940e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8009412:	4b2c      	ldr	r3, [pc, #176]	; (80094c4 <calculateDB+0xb34>)
 8009414:	edc3 7a00 	vstr	s15, [r3]


		  channel=6;
 8009418:	4b27      	ldr	r3, [pc, #156]	; (80094b8 <calculateDB+0xb28>)
 800941a:	2206      	movs	r2, #6
 800941c:	601a      	str	r2, [r3, #0]
		  break;
 800941e:	e096      	b.n	800954e <calculateDB+0xbbe>
	  case 6:
		  MaxCH6=0.0;
 8009420:	4b29      	ldr	r3, [pc, #164]	; (80094c8 <calculateDB+0xb38>)
 8009422:	f04f 0200 	mov.w	r2, #0
 8009426:	601a      	str	r2, [r3, #0]
		  for (int i=0; i<6;i++){
 8009428:	2300      	movs	r3, #0
 800942a:	60bb      	str	r3, [r7, #8]
 800942c:	e070      	b.n	8009510 <calculateDB+0xb80>
	//Exception on overflow when indexing is exact 4 for Channel6//////////////////////////
			if(indexing == 4){
 800942e:	4b1e      	ldr	r3, [pc, #120]	; (80094a8 <calculateDB+0xb18>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	2b04      	cmp	r3, #4
 8009434:	d14c      	bne.n	80094d0 <calculateDB+0xb40>
					if(i<5){
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	2b04      	cmp	r3, #4
 800943a:	dc15      	bgt.n	8009468 <calculateDB+0xad8>
						if(MaxCH6 < voltageCH6[i]){MaxCH6 = voltageCH6[i];}
 800943c:	4a23      	ldr	r2, [pc, #140]	; (80094cc <calculateDB+0xb3c>)
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	4413      	add	r3, r2
 8009444:	ed93 7a00 	vldr	s14, [r3]
 8009448:	4b1f      	ldr	r3, [pc, #124]	; (80094c8 <calculateDB+0xb38>)
 800944a:	edd3 7a00 	vldr	s15, [r3]
 800944e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009456:	dd58      	ble.n	800950a <calculateDB+0xb7a>
 8009458:	4a1c      	ldr	r2, [pc, #112]	; (80094cc <calculateDB+0xb3c>)
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	4413      	add	r3, r2
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a19      	ldr	r2, [pc, #100]	; (80094c8 <calculateDB+0xb38>)
 8009464:	6013      	str	r3, [r2, #0]
 8009466:	e050      	b.n	800950a <calculateDB+0xb7a>
					}else{
						if(MaxCH6 < voltageCH6[1204-i]){MaxCH6 = voltageCH6[1204-i];}
 8009468:	68ba      	ldr	r2, [r7, #8]
 800946a:	f240 43b4 	movw	r3, #1204	; 0x4b4
 800946e:	1a9b      	subs	r3, r3, r2
 8009470:	4a16      	ldr	r2, [pc, #88]	; (80094cc <calculateDB+0xb3c>)
 8009472:	009b      	lsls	r3, r3, #2
 8009474:	4413      	add	r3, r2
 8009476:	ed93 7a00 	vldr	s14, [r3]
 800947a:	4b13      	ldr	r3, [pc, #76]	; (80094c8 <calculateDB+0xb38>)
 800947c:	edd3 7a00 	vldr	s15, [r3]
 8009480:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009488:	dd3f      	ble.n	800950a <calculateDB+0xb7a>
 800948a:	68ba      	ldr	r2, [r7, #8]
 800948c:	f240 43b4 	movw	r3, #1204	; 0x4b4
 8009490:	1a9b      	subs	r3, r3, r2
 8009492:	4a0e      	ldr	r2, [pc, #56]	; (80094cc <calculateDB+0xb3c>)
 8009494:	009b      	lsls	r3, r3, #2
 8009496:	4413      	add	r3, r2
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a0b      	ldr	r2, [pc, #44]	; (80094c8 <calculateDB+0xb38>)
 800949c:	6013      	str	r3, [r2, #0]
 800949e:	e034      	b.n	800950a <calculateDB+0xb7a>
 80094a0:	b851eb85 	.word	0xb851eb85
 80094a4:	3ff1851e 	.word	0x3ff1851e
 80094a8:	20011d14 	.word	0x20011d14
 80094ac:	20017c50 	.word	0x20017c50
 80094b0:	200156c0 	.word	0x200156c0
 80094b4:	20011d08 	.word	0x20011d08
 80094b8:	20014324 	.word	0x20014324
 80094bc:	20011cd4 	.word	0x20011cd4
 80094c0:	20012ffc 	.word	0x20012ffc
 80094c4:	200142ec 	.word	0x200142ec
 80094c8:	200142d8 	.word	0x200142d8
 80094cc:	2001698c 	.word	0x2001698c
					}
				}
	///////////////////////////////////////////////////////////////////////////////////////
				else {
					if(MaxCH6 < voltageCH6[indexing-6+i]){MaxCH6 = voltageCH6[indexing-6+i];}
 80094d0:	4ba7      	ldr	r3, [pc, #668]	; (8009770 <calculateDB+0xde0>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	1f9a      	subs	r2, r3, #6
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	4413      	add	r3, r2
 80094da:	4aa6      	ldr	r2, [pc, #664]	; (8009774 <calculateDB+0xde4>)
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	4413      	add	r3, r2
 80094e0:	ed93 7a00 	vldr	s14, [r3]
 80094e4:	4ba4      	ldr	r3, [pc, #656]	; (8009778 <calculateDB+0xde8>)
 80094e6:	edd3 7a00 	vldr	s15, [r3]
 80094ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80094ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094f2:	dd0a      	ble.n	800950a <calculateDB+0xb7a>
 80094f4:	4b9e      	ldr	r3, [pc, #632]	; (8009770 <calculateDB+0xde0>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	1f9a      	subs	r2, r3, #6
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	4413      	add	r3, r2
 80094fe:	4a9d      	ldr	r2, [pc, #628]	; (8009774 <calculateDB+0xde4>)
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	4413      	add	r3, r2
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	4a9c      	ldr	r2, [pc, #624]	; (8009778 <calculateDB+0xde8>)
 8009508:	6013      	str	r3, [r2, #0]
		  for (int i=0; i<6;i++){
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	3301      	adds	r3, #1
 800950e:	60bb      	str	r3, [r7, #8]
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	2b05      	cmp	r3, #5
 8009514:	dd8b      	ble.n	800942e <calculateDB+0xa9e>
				}
			}

		  tmp_decibelMaxCH6  = 20*log10(MaxCH6/1.095); //1.5 µsec!!!
 8009516:	4b98      	ldr	r3, [pc, #608]	; (8009778 <calculateDB+0xde8>)
 8009518:	edd3 7a00 	vldr	s15, [r3]
 800951c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8009520:	ed9f 6b91 	vldr	d6, [pc, #580]	; 8009768 <calculateDB+0xdd8>
 8009524:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8009528:	eeb0 0b45 	vmov.f64	d0, d5
 800952c:	f017 ffc2 	bl	80214b4 <log10>
 8009530:	eeb0 6b40 	vmov.f64	d6, d0
 8009534:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 8009538:	ee26 7b07 	vmul.f64	d7, d6, d7
 800953c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8009540:	4b8e      	ldr	r3, [pc, #568]	; (800977c <calculateDB+0xdec>)
 8009542:	edc3 7a00 	vstr	s15, [r3]




		  channel=1;
 8009546:	4b8e      	ldr	r3, [pc, #568]	; (8009780 <calculateDB+0xdf0>)
 8009548:	2201      	movs	r2, #1
 800954a:	601a      	str	r2, [r3, #0]
		  break;
 800954c:	bf00      	nop
	  }

	  indexing++;
 800954e:	4b88      	ldr	r3, [pc, #544]	; (8009770 <calculateDB+0xde0>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	3301      	adds	r3, #1
 8009554:	4a86      	ldr	r2, [pc, #536]	; (8009770 <calculateDB+0xde0>)
 8009556:	6013      	str	r3, [r2, #0]

	  if (indexing > 1199) {
 8009558:	4b85      	ldr	r3, [pc, #532]	; (8009770 <calculateDB+0xde0>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8009560:	f2c0 823f 	blt.w	80099e2 <calculateDB+0x1052>
		  indexing = 0;
 8009564:	4b82      	ldr	r3, [pc, #520]	; (8009770 <calculateDB+0xde0>)
 8009566:	2200      	movs	r2, #0
 8009568:	601a      	str	r2, [r3, #0]
		 RMS_CH1 = (20*log10((sqrt (sum_CH1/1200))/1.095))+3;
 800956a:	4b86      	ldr	r3, [pc, #536]	; (8009784 <calculateDB+0xdf4>)
 800956c:	ed93 7a00 	vldr	s14, [r3]
 8009570:	eddf 6a85 	vldr	s13, [pc, #532]	; 8009788 <calculateDB+0xdf8>
 8009574:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009578:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800957c:	eeb0 0b47 	vmov.f64	d0, d7
 8009580:	f018 f806 	bl	8021590 <sqrt>
 8009584:	eeb0 5b40 	vmov.f64	d5, d0
 8009588:	ed9f 7b77 	vldr	d7, [pc, #476]	; 8009768 <calculateDB+0xdd8>
 800958c:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8009590:	eeb0 0b46 	vmov.f64	d0, d6
 8009594:	f017 ff8e 	bl	80214b4 <log10>
 8009598:	eeb0 6b40 	vmov.f64	d6, d0
 800959c:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 80095a0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80095a4:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 80095a8:	ee37 7b06 	vadd.f64	d7, d7, d6
 80095ac:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80095b0:	4b76      	ldr	r3, [pc, #472]	; (800978c <calculateDB+0xdfc>)
 80095b2:	edc3 7a00 	vstr	s15, [r3]
		 RMS_CH2 = (20*log10((sqrt (sum_CH2/1200))/1.095))+3;
 80095b6:	4b76      	ldr	r3, [pc, #472]	; (8009790 <calculateDB+0xe00>)
 80095b8:	ed93 7a00 	vldr	s14, [r3]
 80095bc:	eddf 6a72 	vldr	s13, [pc, #456]	; 8009788 <calculateDB+0xdf8>
 80095c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80095c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80095c8:	eeb0 0b47 	vmov.f64	d0, d7
 80095cc:	f017 ffe0 	bl	8021590 <sqrt>
 80095d0:	eeb0 5b40 	vmov.f64	d5, d0
 80095d4:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8009768 <calculateDB+0xdd8>
 80095d8:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80095dc:	eeb0 0b46 	vmov.f64	d0, d6
 80095e0:	f017 ff68 	bl	80214b4 <log10>
 80095e4:	eeb0 6b40 	vmov.f64	d6, d0
 80095e8:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 80095ec:	ee26 7b07 	vmul.f64	d7, d6, d7
 80095f0:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 80095f4:	ee37 7b06 	vadd.f64	d7, d7, d6
 80095f8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80095fc:	4b65      	ldr	r3, [pc, #404]	; (8009794 <calculateDB+0xe04>)
 80095fe:	edc3 7a00 	vstr	s15, [r3]
		 RMS_CH3 = (20*log10((sqrt (sum_CH3/1200))/1.095))+3;
 8009602:	4b65      	ldr	r3, [pc, #404]	; (8009798 <calculateDB+0xe08>)
 8009604:	ed93 7a00 	vldr	s14, [r3]
 8009608:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009788 <calculateDB+0xdf8>
 800960c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009610:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8009614:	eeb0 0b47 	vmov.f64	d0, d7
 8009618:	f017 ffba 	bl	8021590 <sqrt>
 800961c:	eeb0 5b40 	vmov.f64	d5, d0
 8009620:	ed9f 7b51 	vldr	d7, [pc, #324]	; 8009768 <calculateDB+0xdd8>
 8009624:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8009628:	eeb0 0b46 	vmov.f64	d0, d6
 800962c:	f017 ff42 	bl	80214b4 <log10>
 8009630:	eeb0 6b40 	vmov.f64	d6, d0
 8009634:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 8009638:	ee26 7b07 	vmul.f64	d7, d6, d7
 800963c:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 8009640:	ee37 7b06 	vadd.f64	d7, d7, d6
 8009644:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8009648:	4b54      	ldr	r3, [pc, #336]	; (800979c <calculateDB+0xe0c>)
 800964a:	edc3 7a00 	vstr	s15, [r3]
		 RMS_CH4 = (20*log10((sqrt (sum_CH4/1200))/1.095))+3;
 800964e:	4b54      	ldr	r3, [pc, #336]	; (80097a0 <calculateDB+0xe10>)
 8009650:	ed93 7a00 	vldr	s14, [r3]
 8009654:	eddf 6a4c 	vldr	s13, [pc, #304]	; 8009788 <calculateDB+0xdf8>
 8009658:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800965c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8009660:	eeb0 0b47 	vmov.f64	d0, d7
 8009664:	f017 ff94 	bl	8021590 <sqrt>
 8009668:	eeb0 5b40 	vmov.f64	d5, d0
 800966c:	ed9f 7b3e 	vldr	d7, [pc, #248]	; 8009768 <calculateDB+0xdd8>
 8009670:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8009674:	eeb0 0b46 	vmov.f64	d0, d6
 8009678:	f017 ff1c 	bl	80214b4 <log10>
 800967c:	eeb0 6b40 	vmov.f64	d6, d0
 8009680:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 8009684:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009688:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 800968c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8009690:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8009694:	4b43      	ldr	r3, [pc, #268]	; (80097a4 <calculateDB+0xe14>)
 8009696:	edc3 7a00 	vstr	s15, [r3]
		 RMS_CH5 = (20*log10((sqrt (sum_CH5/1200))/1.095))+3;
 800969a:	4b43      	ldr	r3, [pc, #268]	; (80097a8 <calculateDB+0xe18>)
 800969c:	ed93 7a00 	vldr	s14, [r3]
 80096a0:	eddf 6a39 	vldr	s13, [pc, #228]	; 8009788 <calculateDB+0xdf8>
 80096a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096a8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80096ac:	eeb0 0b47 	vmov.f64	d0, d7
 80096b0:	f017 ff6e 	bl	8021590 <sqrt>
 80096b4:	eeb0 5b40 	vmov.f64	d5, d0
 80096b8:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 8009768 <calculateDB+0xdd8>
 80096bc:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80096c0:	eeb0 0b46 	vmov.f64	d0, d6
 80096c4:	f017 fef6 	bl	80214b4 <log10>
 80096c8:	eeb0 6b40 	vmov.f64	d6, d0
 80096cc:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 80096d0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80096d4:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 80096d8:	ee37 7b06 	vadd.f64	d7, d7, d6
 80096dc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80096e0:	4b32      	ldr	r3, [pc, #200]	; (80097ac <calculateDB+0xe1c>)
 80096e2:	edc3 7a00 	vstr	s15, [r3]
		 RMS_CH6 = (20*log10((sqrt (sum_CH6/1200))/1.095))+3;
 80096e6:	4b32      	ldr	r3, [pc, #200]	; (80097b0 <calculateDB+0xe20>)
 80096e8:	ed93 7a00 	vldr	s14, [r3]
 80096ec:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009788 <calculateDB+0xdf8>
 80096f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80096f8:	eeb0 0b47 	vmov.f64	d0, d7
 80096fc:	f017 ff48 	bl	8021590 <sqrt>
 8009700:	eeb0 5b40 	vmov.f64	d5, d0
 8009704:	ed9f 7b18 	vldr	d7, [pc, #96]	; 8009768 <calculateDB+0xdd8>
 8009708:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800970c:	eeb0 0b46 	vmov.f64	d0, d6
 8009710:	f017 fed0 	bl	80214b4 <log10>
 8009714:	eeb0 6b40 	vmov.f64	d6, d0
 8009718:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
 800971c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009720:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 8009724:	ee37 7b06 	vadd.f64	d7, d7, d6
 8009728:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800972c:	4b21      	ldr	r3, [pc, #132]	; (80097b4 <calculateDB+0xe24>)
 800972e:	edc3 7a00 	vstr	s15, [r3]

		  sum_CH1_RMS_long[3]=RMS_CH1;
 8009732:	4b16      	ldr	r3, [pc, #88]	; (800978c <calculateDB+0xdfc>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a20      	ldr	r2, [pc, #128]	; (80097b8 <calculateDB+0xe28>)
 8009738:	60d3      	str	r3, [r2, #12]
		  sum_CH2_RMS_long[3]=RMS_CH2;
 800973a:	4b16      	ldr	r3, [pc, #88]	; (8009794 <calculateDB+0xe04>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a1f      	ldr	r2, [pc, #124]	; (80097bc <calculateDB+0xe2c>)
 8009740:	60d3      	str	r3, [r2, #12]
		  sum_CH3_RMS_long[3]=RMS_CH3;
 8009742:	4b16      	ldr	r3, [pc, #88]	; (800979c <calculateDB+0xe0c>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a1e      	ldr	r2, [pc, #120]	; (80097c0 <calculateDB+0xe30>)
 8009748:	60d3      	str	r3, [r2, #12]
		  sum_CH4_RMS_long[3]=RMS_CH4;
 800974a:	4b16      	ldr	r3, [pc, #88]	; (80097a4 <calculateDB+0xe14>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a1d      	ldr	r2, [pc, #116]	; (80097c4 <calculateDB+0xe34>)
 8009750:	60d3      	str	r3, [r2, #12]
		  sum_CH5_RMS_long[3]=RMS_CH5;
 8009752:	4b16      	ldr	r3, [pc, #88]	; (80097ac <calculateDB+0xe1c>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	4a1c      	ldr	r2, [pc, #112]	; (80097c8 <calculateDB+0xe38>)
 8009758:	60d3      	str	r3, [r2, #12]
		  sum_CH6_RMS_long[3]=RMS_CH6;
 800975a:	4b16      	ldr	r3, [pc, #88]	; (80097b4 <calculateDB+0xe24>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	4a1b      	ldr	r2, [pc, #108]	; (80097cc <calculateDB+0xe3c>)
 8009760:	60d3      	str	r3, [r2, #12]

		  for(int i=0;i<3;i++){
 8009762:	2300      	movs	r3, #0
 8009764:	607b      	str	r3, [r7, #4]
 8009766:	e0cc      	b.n	8009902 <calculateDB+0xf72>
 8009768:	b851eb85 	.word	0xb851eb85
 800976c:	3ff1851e 	.word	0x3ff1851e
 8009770:	20011d14 	.word	0x20011d14
 8009774:	2001698c 	.word	0x2001698c
 8009778:	200142d8 	.word	0x200142d8
 800977c:	20012ff4 	.word	0x20012ff4
 8009780:	20014324 	.word	0x20014324
 8009784:	20012fec 	.word	0x20012fec
 8009788:	44960000 	.word	0x44960000
 800978c:	2001565c 	.word	0x2001565c
 8009790:	20015628 	.word	0x20015628
 8009794:	200155e8 	.word	0x200155e8
 8009798:	20015624 	.word	0x20015624
 800979c:	20011d04 	.word	0x20011d04
 80097a0:	200142e4 	.word	0x200142e4
 80097a4:	20017c4c 	.word	0x20017c4c
 80097a8:	20018f10 	.word	0x20018f10
 80097ac:	200142d4 	.word	0x200142d4
 80097b0:	20012ff8 	.word	0x20012ff8
 80097b4:	20015690 	.word	0x20015690
 80097b8:	200155f8 	.word	0x200155f8
 80097bc:	2001562c 	.word	0x2001562c
 80097c0:	200142f4 	.word	0x200142f4
 80097c4:	20011cd8 	.word	0x20011cd8
 80097c8:	20015694 	.word	0x20015694
 80097cc:	20015664 	.word	0x20015664
			  sum_CH1_RMS_long[i] = sum_CH1_RMS_long[i+1];
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	3301      	adds	r3, #1
 80097d4:	4a9c      	ldr	r2, [pc, #624]	; (8009a48 <calculateDB+0x10b8>)
 80097d6:	009b      	lsls	r3, r3, #2
 80097d8:	4413      	add	r3, r2
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	499a      	ldr	r1, [pc, #616]	; (8009a48 <calculateDB+0x10b8>)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	440b      	add	r3, r1
 80097e4:	601a      	str	r2, [r3, #0]
			  sum_CH1_RMS = sum_CH1_RMS + sum_CH1_RMS_long[i];
 80097e6:	4a98      	ldr	r2, [pc, #608]	; (8009a48 <calculateDB+0x10b8>)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	009b      	lsls	r3, r3, #2
 80097ec:	4413      	add	r3, r2
 80097ee:	ed93 7a00 	vldr	s14, [r3]
 80097f2:	4b96      	ldr	r3, [pc, #600]	; (8009a4c <calculateDB+0x10bc>)
 80097f4:	edd3 7a00 	vldr	s15, [r3]
 80097f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80097fc:	4b93      	ldr	r3, [pc, #588]	; (8009a4c <calculateDB+0x10bc>)
 80097fe:	edc3 7a00 	vstr	s15, [r3]

			  sum_CH2_RMS_long[i] = sum_CH2_RMS_long[i+1];
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	3301      	adds	r3, #1
 8009806:	4a92      	ldr	r2, [pc, #584]	; (8009a50 <calculateDB+0x10c0>)
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	4413      	add	r3, r2
 800980c:	681a      	ldr	r2, [r3, #0]
 800980e:	4990      	ldr	r1, [pc, #576]	; (8009a50 <calculateDB+0x10c0>)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	440b      	add	r3, r1
 8009816:	601a      	str	r2, [r3, #0]
			  sum_CH2_RMS = sum_CH2_RMS + sum_CH2_RMS_long[i];
 8009818:	4a8d      	ldr	r2, [pc, #564]	; (8009a50 <calculateDB+0x10c0>)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	009b      	lsls	r3, r3, #2
 800981e:	4413      	add	r3, r2
 8009820:	ed93 7a00 	vldr	s14, [r3]
 8009824:	4b8b      	ldr	r3, [pc, #556]	; (8009a54 <calculateDB+0x10c4>)
 8009826:	edd3 7a00 	vldr	s15, [r3]
 800982a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800982e:	4b89      	ldr	r3, [pc, #548]	; (8009a54 <calculateDB+0x10c4>)
 8009830:	edc3 7a00 	vstr	s15, [r3]

			  sum_CH3_RMS_long[i] = sum_CH3_RMS_long[i+1];
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	3301      	adds	r3, #1
 8009838:	4a87      	ldr	r2, [pc, #540]	; (8009a58 <calculateDB+0x10c8>)
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	4413      	add	r3, r2
 800983e:	681a      	ldr	r2, [r3, #0]
 8009840:	4985      	ldr	r1, [pc, #532]	; (8009a58 <calculateDB+0x10c8>)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	009b      	lsls	r3, r3, #2
 8009846:	440b      	add	r3, r1
 8009848:	601a      	str	r2, [r3, #0]
			  sum_CH3_RMS = sum_CH3_RMS + sum_CH3_RMS_long[i];
 800984a:	4a83      	ldr	r2, [pc, #524]	; (8009a58 <calculateDB+0x10c8>)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	4413      	add	r3, r2
 8009852:	ed93 7a00 	vldr	s14, [r3]
 8009856:	4b81      	ldr	r3, [pc, #516]	; (8009a5c <calculateDB+0x10cc>)
 8009858:	edd3 7a00 	vldr	s15, [r3]
 800985c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009860:	4b7e      	ldr	r3, [pc, #504]	; (8009a5c <calculateDB+0x10cc>)
 8009862:	edc3 7a00 	vstr	s15, [r3]

			  sum_CH4_RMS_long[i] = sum_CH4_RMS_long[i+1];
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	3301      	adds	r3, #1
 800986a:	4a7d      	ldr	r2, [pc, #500]	; (8009a60 <calculateDB+0x10d0>)
 800986c:	009b      	lsls	r3, r3, #2
 800986e:	4413      	add	r3, r2
 8009870:	681a      	ldr	r2, [r3, #0]
 8009872:	497b      	ldr	r1, [pc, #492]	; (8009a60 <calculateDB+0x10d0>)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	009b      	lsls	r3, r3, #2
 8009878:	440b      	add	r3, r1
 800987a:	601a      	str	r2, [r3, #0]
			  sum_CH4_RMS = sum_CH4_RMS + sum_CH4_RMS_long[i];
 800987c:	4a78      	ldr	r2, [pc, #480]	; (8009a60 <calculateDB+0x10d0>)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	009b      	lsls	r3, r3, #2
 8009882:	4413      	add	r3, r2
 8009884:	ed93 7a00 	vldr	s14, [r3]
 8009888:	4b76      	ldr	r3, [pc, #472]	; (8009a64 <calculateDB+0x10d4>)
 800988a:	edd3 7a00 	vldr	s15, [r3]
 800988e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009892:	4b74      	ldr	r3, [pc, #464]	; (8009a64 <calculateDB+0x10d4>)
 8009894:	edc3 7a00 	vstr	s15, [r3]

			  sum_CH5_RMS_long[i] = sum_CH5_RMS_long[i+1];
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	3301      	adds	r3, #1
 800989c:	4a72      	ldr	r2, [pc, #456]	; (8009a68 <calculateDB+0x10d8>)
 800989e:	009b      	lsls	r3, r3, #2
 80098a0:	4413      	add	r3, r2
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	4970      	ldr	r1, [pc, #448]	; (8009a68 <calculateDB+0x10d8>)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	440b      	add	r3, r1
 80098ac:	601a      	str	r2, [r3, #0]
			  sum_CH5_RMS = sum_CH5_RMS + sum_CH5_RMS_long[i];
 80098ae:	4a6e      	ldr	r2, [pc, #440]	; (8009a68 <calculateDB+0x10d8>)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	009b      	lsls	r3, r3, #2
 80098b4:	4413      	add	r3, r2
 80098b6:	ed93 7a00 	vldr	s14, [r3]
 80098ba:	4b6c      	ldr	r3, [pc, #432]	; (8009a6c <calculateDB+0x10dc>)
 80098bc:	edd3 7a00 	vldr	s15, [r3]
 80098c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80098c4:	4b69      	ldr	r3, [pc, #420]	; (8009a6c <calculateDB+0x10dc>)
 80098c6:	edc3 7a00 	vstr	s15, [r3]

			  sum_CH6_RMS_long[i] = sum_CH6_RMS_long[i+1];
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	3301      	adds	r3, #1
 80098ce:	4a68      	ldr	r2, [pc, #416]	; (8009a70 <calculateDB+0x10e0>)
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	4413      	add	r3, r2
 80098d4:	681a      	ldr	r2, [r3, #0]
 80098d6:	4966      	ldr	r1, [pc, #408]	; (8009a70 <calculateDB+0x10e0>)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	440b      	add	r3, r1
 80098de:	601a      	str	r2, [r3, #0]
			  sum_CH6_RMS = sum_CH6_RMS + sum_CH6_RMS_long[i];
 80098e0:	4a63      	ldr	r2, [pc, #396]	; (8009a70 <calculateDB+0x10e0>)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	009b      	lsls	r3, r3, #2
 80098e6:	4413      	add	r3, r2
 80098e8:	ed93 7a00 	vldr	s14, [r3]
 80098ec:	4b61      	ldr	r3, [pc, #388]	; (8009a74 <calculateDB+0x10e4>)
 80098ee:	edd3 7a00 	vldr	s15, [r3]
 80098f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80098f6:	4b5f      	ldr	r3, [pc, #380]	; (8009a74 <calculateDB+0x10e4>)
 80098f8:	edc3 7a00 	vstr	s15, [r3]
		  for(int i=0;i<3;i++){
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	3301      	adds	r3, #1
 8009900:	607b      	str	r3, [r7, #4]
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2b02      	cmp	r3, #2
 8009906:	f77f af63 	ble.w	80097d0 <calculateDB+0xe40>

		  }
		  RMS_CH1_long=sum_CH1_RMS/3;
 800990a:	4b50      	ldr	r3, [pc, #320]	; (8009a4c <calculateDB+0x10bc>)
 800990c:	ed93 7a00 	vldr	s14, [r3]
 8009910:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8009914:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009918:	4b57      	ldr	r3, [pc, #348]	; (8009a78 <calculateDB+0x10e8>)
 800991a:	edc3 7a00 	vstr	s15, [r3]
		  RMS_CH2_long=sum_CH2_RMS/3;
 800991e:	4b4d      	ldr	r3, [pc, #308]	; (8009a54 <calculateDB+0x10c4>)
 8009920:	ed93 7a00 	vldr	s14, [r3]
 8009924:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8009928:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800992c:	4b53      	ldr	r3, [pc, #332]	; (8009a7c <calculateDB+0x10ec>)
 800992e:	edc3 7a00 	vstr	s15, [r3]
		  RMS_CH3_long=sum_CH3_RMS/3;
 8009932:	4b4a      	ldr	r3, [pc, #296]	; (8009a5c <calculateDB+0x10cc>)
 8009934:	ed93 7a00 	vldr	s14, [r3]
 8009938:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800993c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009940:	4b4f      	ldr	r3, [pc, #316]	; (8009a80 <calculateDB+0x10f0>)
 8009942:	edc3 7a00 	vstr	s15, [r3]
		  RMS_CH4_long=sum_CH4_RMS/3;
 8009946:	4b47      	ldr	r3, [pc, #284]	; (8009a64 <calculateDB+0x10d4>)
 8009948:	ed93 7a00 	vldr	s14, [r3]
 800994c:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8009950:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009954:	4b4b      	ldr	r3, [pc, #300]	; (8009a84 <calculateDB+0x10f4>)
 8009956:	edc3 7a00 	vstr	s15, [r3]
		  RMS_CH5_long=sum_CH5_RMS/3;
 800995a:	4b44      	ldr	r3, [pc, #272]	; (8009a6c <calculateDB+0x10dc>)
 800995c:	ed93 7a00 	vldr	s14, [r3]
 8009960:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8009964:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009968:	4b47      	ldr	r3, [pc, #284]	; (8009a88 <calculateDB+0x10f8>)
 800996a:	edc3 7a00 	vstr	s15, [r3]
		  RMS_CH6_long=sum_CH6_RMS/3;
 800996e:	4b41      	ldr	r3, [pc, #260]	; (8009a74 <calculateDB+0x10e4>)
 8009970:	ed93 7a00 	vldr	s14, [r3]
 8009974:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8009978:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800997c:	4b43      	ldr	r3, [pc, #268]	; (8009a8c <calculateDB+0x10fc>)
 800997e:	edc3 7a00 	vstr	s15, [r3]

		  sum_CH1=0.0;
 8009982:	4b43      	ldr	r3, [pc, #268]	; (8009a90 <calculateDB+0x1100>)
 8009984:	f04f 0200 	mov.w	r2, #0
 8009988:	601a      	str	r2, [r3, #0]
		  sum_CH2=0.0;
 800998a:	4b42      	ldr	r3, [pc, #264]	; (8009a94 <calculateDB+0x1104>)
 800998c:	f04f 0200 	mov.w	r2, #0
 8009990:	601a      	str	r2, [r3, #0]
		  sum_CH3=0.0;
 8009992:	4b41      	ldr	r3, [pc, #260]	; (8009a98 <calculateDB+0x1108>)
 8009994:	f04f 0200 	mov.w	r2, #0
 8009998:	601a      	str	r2, [r3, #0]
		  sum_CH4=0.0;
 800999a:	4b40      	ldr	r3, [pc, #256]	; (8009a9c <calculateDB+0x110c>)
 800999c:	f04f 0200 	mov.w	r2, #0
 80099a0:	601a      	str	r2, [r3, #0]
		  sum_CH5=0.0;
 80099a2:	4b3f      	ldr	r3, [pc, #252]	; (8009aa0 <calculateDB+0x1110>)
 80099a4:	f04f 0200 	mov.w	r2, #0
 80099a8:	601a      	str	r2, [r3, #0]
		  sum_CH6=0.0;
 80099aa:	4b3e      	ldr	r3, [pc, #248]	; (8009aa4 <calculateDB+0x1114>)
 80099ac:	f04f 0200 	mov.w	r2, #0
 80099b0:	601a      	str	r2, [r3, #0]

		  sum_CH1_RMS=0.0;
 80099b2:	4b26      	ldr	r3, [pc, #152]	; (8009a4c <calculateDB+0x10bc>)
 80099b4:	f04f 0200 	mov.w	r2, #0
 80099b8:	601a      	str	r2, [r3, #0]
		  sum_CH2_RMS=0.0;
 80099ba:	4b26      	ldr	r3, [pc, #152]	; (8009a54 <calculateDB+0x10c4>)
 80099bc:	f04f 0200 	mov.w	r2, #0
 80099c0:	601a      	str	r2, [r3, #0]
		  sum_CH3_RMS=0.0;
 80099c2:	4b26      	ldr	r3, [pc, #152]	; (8009a5c <calculateDB+0x10cc>)
 80099c4:	f04f 0200 	mov.w	r2, #0
 80099c8:	601a      	str	r2, [r3, #0]
		  sum_CH4_RMS=0.0;
 80099ca:	4b26      	ldr	r3, [pc, #152]	; (8009a64 <calculateDB+0x10d4>)
 80099cc:	f04f 0200 	mov.w	r2, #0
 80099d0:	601a      	str	r2, [r3, #0]
		  sum_CH5_RMS=0.0;
 80099d2:	4b26      	ldr	r3, [pc, #152]	; (8009a6c <calculateDB+0x10dc>)
 80099d4:	f04f 0200 	mov.w	r2, #0
 80099d8:	601a      	str	r2, [r3, #0]
		  sum_CH6_RMS=0.0;
 80099da:	4b26      	ldr	r3, [pc, #152]	; (8009a74 <calculateDB+0x10e4>)
 80099dc:	f04f 0200 	mov.w	r2, #0
 80099e0:	601a      	str	r2, [r3, #0]





	  if (resetMax==1){
 80099e2:	4b31      	ldr	r3, [pc, #196]	; (8009aa8 <calculateDB+0x1118>)
 80099e4:	781b      	ldrb	r3, [r3, #0]
 80099e6:	2b01      	cmp	r3, #1
 80099e8:	d129      	bne.n	8009a3e <calculateDB+0x10ae>
	  	resetMax=0;
 80099ea:	4b2f      	ldr	r3, [pc, #188]	; (8009aa8 <calculateDB+0x1118>)
 80099ec:	2200      	movs	r2, #0
 80099ee:	701a      	strb	r2, [r3, #0]
	  	voltageIn1MAX=0;
 80099f0:	4b2e      	ldr	r3, [pc, #184]	; (8009aac <calculateDB+0x111c>)
 80099f2:	f04f 0200 	mov.w	r2, #0
 80099f6:	601a      	str	r2, [r3, #0]
	  	voltageIn2MAX=0;
 80099f8:	4b2d      	ldr	r3, [pc, #180]	; (8009ab0 <calculateDB+0x1120>)
 80099fa:	f04f 0200 	mov.w	r2, #0
 80099fe:	601a      	str	r2, [r3, #0]
	  	voltageIn3MAX=0;
 8009a00:	4b2c      	ldr	r3, [pc, #176]	; (8009ab4 <calculateDB+0x1124>)
 8009a02:	f04f 0200 	mov.w	r2, #0
 8009a06:	601a      	str	r2, [r3, #0]
	  	voltageIn4MAX=0;
 8009a08:	4b2b      	ldr	r3, [pc, #172]	; (8009ab8 <calculateDB+0x1128>)
 8009a0a:	f04f 0200 	mov.w	r2, #0
 8009a0e:	601a      	str	r2, [r3, #0]
	  	voltageIn5MAX=0;
 8009a10:	4b2a      	ldr	r3, [pc, #168]	; (8009abc <calculateDB+0x112c>)
 8009a12:	f04f 0200 	mov.w	r2, #0
 8009a16:	601a      	str	r2, [r3, #0]
	  	voltageIn6MAX=0;
 8009a18:	4b29      	ldr	r3, [pc, #164]	; (8009ac0 <calculateDB+0x1130>)
 8009a1a:	f04f 0200 	mov.w	r2, #0
 8009a1e:	601a      	str	r2, [r3, #0]
	  	for (int i=0; i<8;i++){
 8009a20:	2300      	movs	r3, #0
 8009a22:	603b      	str	r3, [r7, #0]
 8009a24:	e008      	b.n	8009a38 <calculateDB+0x10a8>
	  		dbuMAX[i] = -130.0;
 8009a26:	4a27      	ldr	r2, [pc, #156]	; (8009ac4 <calculateDB+0x1134>)
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	009b      	lsls	r3, r3, #2
 8009a2c:	4413      	add	r3, r2
 8009a2e:	4a26      	ldr	r2, [pc, #152]	; (8009ac8 <calculateDB+0x1138>)
 8009a30:	601a      	str	r2, [r3, #0]
	  	for (int i=0; i<8;i++){
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	3301      	adds	r3, #1
 8009a36:	603b      	str	r3, [r7, #0]
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	2b07      	cmp	r3, #7
 8009a3c:	ddf3      	ble.n	8009a26 <calculateDB+0x1096>
	  	}


	}
}
 8009a3e:	bf00      	nop
 8009a40:	3720      	adds	r7, #32
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}
 8009a46:	bf00      	nop
 8009a48:	200155f8 	.word	0x200155f8
 8009a4c:	20015660 	.word	0x20015660
 8009a50:	2001562c 	.word	0x2001562c
 8009a54:	20011d10 	.word	0x20011d10
 8009a58:	200142f4 	.word	0x200142f4
 8009a5c:	20016988 	.word	0x20016988
 8009a60:	20011cd8 	.word	0x20011cd8
 8009a64:	200142e8 	.word	0x200142e8
 8009a68:	20015694 	.word	0x20015694
 8009a6c:	200142dc 	.word	0x200142dc
 8009a70:	20015664 	.word	0x20015664
 8009a74:	200155f0 	.word	0x200155f0
 8009a78:	200142c8 	.word	0x200142c8
 8009a7c:	200142e0 	.word	0x200142e0
 8009a80:	200155f4 	.word	0x200155f4
 8009a84:	200142d0 	.word	0x200142d0
 8009a88:	20011d0c 	.word	0x20011d0c
 8009a8c:	200142c0 	.word	0x200142c0
 8009a90:	20012fec 	.word	0x20012fec
 8009a94:	20015628 	.word	0x20015628
 8009a98:	20015624 	.word	0x20015624
 8009a9c:	200142e4 	.word	0x200142e4
 8009aa0:	20018f10 	.word	0x20018f10
 8009aa4:	20012ff8 	.word	0x20012ff8
 8009aa8:	20010aa0 	.word	0x20010aa0
 8009aac:	2000dcb0 	.word	0x2000dcb0
 8009ab0:	2000b714 	.word	0x2000b714
 8009ab4:	2000f18c 	.word	0x2000f18c
 8009ab8:	2000e57c 	.word	0x2000e57c
 8009abc:	2000ed80 	.word	0x2000ed80
 8009ac0:	20010a9c 	.word	0x20010a9c
 8009ac4:	20011aa4 	.word	0x20011aa4
 8009ac8:	c3020000 	.word	0xc3020000

08009acc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8009acc:	b480      	push	{r7}
 8009ace:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8009ad0:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009ad4:	4b05      	ldr	r3, [pc, #20]	; (8009aec <__NVIC_SystemReset+0x20>)
 8009ad6:	68db      	ldr	r3, [r3, #12]
 8009ad8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009adc:	4903      	ldr	r1, [pc, #12]	; (8009aec <__NVIC_SystemReset+0x20>)
 8009ade:	4b04      	ldr	r3, [pc, #16]	; (8009af0 <__NVIC_SystemReset+0x24>)
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	60cb      	str	r3, [r1, #12]
 8009ae4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8009ae8:	bf00      	nop
 8009aea:	e7fd      	b.n	8009ae8 <__NVIC_SystemReset+0x1c>
 8009aec:	e000ed00 	.word	0xe000ed00
 8009af0:	05fa0004 	.word	0x05fa0004

08009af4 <BootActivate>:
** \brief     Bootloader activation function.
** \return    none.
**
****************************************************************************************/
void BootActivate(void)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	af00      	add	r7, sp, #0
  /* perform software reset to activate the bootoader again */
  NVIC_SystemReset();
 8009af8:	f7ff ffe8 	bl	8009acc <__NVIC_SystemReset>

08009afc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8009afc:	b480      	push	{r7}
 8009afe:	b085      	sub	sp, #20
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	60f8      	str	r0, [r7, #12]
 8009b04:	60b9      	str	r1, [r7, #8]
 8009b06:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	4a07      	ldr	r2, [pc, #28]	; (8009b28 <vApplicationGetIdleTaskMemory+0x2c>)
 8009b0c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	4a06      	ldr	r2, [pc, #24]	; (8009b2c <vApplicationGetIdleTaskMemory+0x30>)
 8009b12:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2280      	movs	r2, #128	; 0x80
 8009b18:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8009b1a:	bf00      	nop
 8009b1c:	3714      	adds	r7, #20
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b24:	4770      	bx	lr
 8009b26:	bf00      	nop
 8009b28:	200000e8 	.word	0x200000e8
 8009b2c:	2000013c 	.word	0x2000013c

08009b30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009b30:	b5b0      	push	{r4, r5, r7, lr}
 8009b32:	b090      	sub	sp, #64	; 0x40
 8009b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	VectorBase_Config();
 8009b36:	f000 fce7 	bl	800a508 <VectorBase_Config>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009b3a:	f001 fc53 	bl	800b3e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009b3e:	f000 f883 	bl	8009c48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009b42:	f000 fbc7 	bl	800a2d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8009b46:	f000 fb97 	bl	800a278 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8009b4a:	f000 fb07 	bl	800a15c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8009b4e:	f000 fb65 	bl	800a21c <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8009b52:	f000 f985 	bl	8009e60 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8009b56:	f000 fad1 	bl	800a0fc <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8009b5a:	f000 f943 	bl	8009de4 <MX_SPI2_Init>
  MX_USART6_UART_Init();
 8009b5e:	f000 fb2d 	bl	800a1bc <MX_USART6_UART_Init>
  MX_DAC_Init();
 8009b62:	f000 f90b 	bl	8009d7c <MX_DAC_Init>
  MX_TIM5_Init();
 8009b66:	f000 f9c9 	bl	8009efc <MX_TIM5_Init>
  MX_TIM6_Init();
 8009b6a:	f000 fa15 	bl	8009f98 <MX_TIM6_Init>
  MX_TIM7_Init();
 8009b6e:	f000 fa49 	bl	800a004 <MX_TIM7_Init>
  MX_TIM10_Init();
 8009b72:	f000 fa7d 	bl	800a070 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  SharedParamsWriteByIndex(0, 0);
 8009b76:	2100      	movs	r1, #0
 8009b78:	2000      	movs	r0, #0
 8009b7a:	f000 fd81 	bl	800a680 <SharedParamsWriteByIndex>
  /* USER CODE END 2 */
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8009b7e:	2100      	movs	r1, #0
 8009b80:	482b      	ldr	r0, [pc, #172]	; (8009c30 <main+0x100>)
 8009b82:	f001 fd83 	bl	800b68c <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8009b86:	2110      	movs	r1, #16
 8009b88:	4829      	ldr	r0, [pc, #164]	; (8009c30 <main+0x100>)
 8009b8a:	f001 fd7f 	bl	800b68c <HAL_DAC_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8009b8e:	4b29      	ldr	r3, [pc, #164]	; (8009c34 <main+0x104>)
 8009b90:	f107 041c 	add.w	r4, r7, #28
 8009b94:	461d      	mov	r5, r3
 8009b96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009b98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009b9a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009b9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8009ba2:	f107 031c 	add.w	r3, r7, #28
 8009ba6:	2100      	movs	r1, #0
 8009ba8:	4618      	mov	r0, r3
 8009baa:	f008 f880 	bl	8011cae <osThreadCreate>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	4b21      	ldr	r3, [pc, #132]	; (8009c38 <main+0x108>)
 8009bb2:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  osThreadDef(dspTask, dspTask, osPriorityNormal , 0, 2000);
 8009bb4:	4b21      	ldr	r3, [pc, #132]	; (8009c3c <main+0x10c>)
 8009bb6:	463c      	mov	r4, r7
 8009bb8:	461d      	mov	r5, r3
 8009bba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009bbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009bbe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009bc2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  dspTaskHandle = osThreadCreate(osThread(dspTask), NULL);
 8009bc6:	463b      	mov	r3, r7
 8009bc8:	2100      	movs	r1, #0
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f008 f86f 	bl	8011cae <osThreadCreate>
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	4b1b      	ldr	r3, [pc, #108]	; (8009c40 <main+0x110>)
 8009bd4:	601a      	str	r2, [r3, #0]

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8009bd6:	f008 f853 	bl	8011c80 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  for(int i= 0; i <10 ; i++){
 8009bda:	2300      	movs	r3, #0
 8009bdc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009bde:	e00b      	b.n	8009bf8 <main+0xc8>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 8009be0:	f244 0181 	movw	r1, #16513	; 0x4081
 8009be4:	4817      	ldr	r0, [pc, #92]	; (8009c44 <main+0x114>)
 8009be6:	f003 fde4 	bl	800d7b2 <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 8009bea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009bee:	f001 fc27 	bl	800b440 <HAL_Delay>
	  for(int i= 0; i <10 ; i++){
 8009bf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009bf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bfa:	2b09      	cmp	r3, #9
 8009bfc:	ddf0      	ble.n	8009be0 <main+0xb0>
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(int i= 0; i <10 ; i++){
 8009bfe:	2300      	movs	r3, #0
 8009c00:	63bb      	str	r3, [r7, #56]	; 0x38
 8009c02:	e00a      	b.n	8009c1a <main+0xea>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 8009c04:	f244 0181 	movw	r1, #16513	; 0x4081
 8009c08:	480e      	ldr	r0, [pc, #56]	; (8009c44 <main+0x114>)
 8009c0a:	f003 fdd2 	bl	800d7b2 <HAL_GPIO_TogglePin>
		  HAL_Delay(50);
 8009c0e:	2032      	movs	r0, #50	; 0x32
 8009c10:	f001 fc16 	bl	800b440 <HAL_Delay>
	  for(int i= 0; i <10 ; i++){
 8009c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c16:	3301      	adds	r3, #1
 8009c18:	63bb      	str	r3, [r7, #56]	; 0x38
 8009c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c1c:	2b09      	cmp	r3, #9
 8009c1e:	ddf1      	ble.n	8009c04 <main+0xd4>
	  }
      SharedParamsWriteByIndex(0, 1);
 8009c20:	2101      	movs	r1, #1
 8009c22:	2000      	movs	r0, #0
 8009c24:	f000 fd2c 	bl	800a680 <SharedParamsWriteByIndex>
      /* connection request received so start the bootloader */
      BootActivate();
 8009c28:	f7ff ff64 	bl	8009af4 <BootActivate>
	  for(int i= 0; i <10 ; i++){
 8009c2c:	e7d5      	b.n	8009bda <main+0xaa>
 8009c2e:	bf00      	nop
 8009c30:	20019600 	.word	0x20019600
 8009c34:	08021994 	.word	0x08021994
 8009c38:	20018f18 	.word	0x20018f18
 8009c3c:	080219b8 	.word	0x080219b8
 8009c40:	20018f14 	.word	0x20018f14
 8009c44:	40020400 	.word	0x40020400

08009c48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b0b8      	sub	sp, #224	; 0xe0
 8009c4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009c4e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8009c52:	2234      	movs	r2, #52	; 0x34
 8009c54:	2100      	movs	r1, #0
 8009c56:	4618      	mov	r0, r3
 8009c58:	f016 fce4 	bl	8020624 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009c5c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8009c60:	2200      	movs	r2, #0
 8009c62:	601a      	str	r2, [r3, #0]
 8009c64:	605a      	str	r2, [r3, #4]
 8009c66:	609a      	str	r2, [r3, #8]
 8009c68:	60da      	str	r2, [r3, #12]
 8009c6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009c6c:	f107 0308 	add.w	r3, r7, #8
 8009c70:	2290      	movs	r2, #144	; 0x90
 8009c72:	2100      	movs	r1, #0
 8009c74:	4618      	mov	r0, r3
 8009c76:	f016 fcd5 	bl	8020624 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8009c7a:	f003 fefd 	bl	800da78 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8009c7e:	4b3c      	ldr	r3, [pc, #240]	; (8009d70 <SystemClock_Config+0x128>)
 8009c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c82:	4a3b      	ldr	r2, [pc, #236]	; (8009d70 <SystemClock_Config+0x128>)
 8009c84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c88:	6413      	str	r3, [r2, #64]	; 0x40
 8009c8a:	4b39      	ldr	r3, [pc, #228]	; (8009d70 <SystemClock_Config+0x128>)
 8009c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c92:	607b      	str	r3, [r7, #4]
 8009c94:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009c96:	4b37      	ldr	r3, [pc, #220]	; (8009d74 <SystemClock_Config+0x12c>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4a36      	ldr	r2, [pc, #216]	; (8009d74 <SystemClock_Config+0x12c>)
 8009c9c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009ca0:	6013      	str	r3, [r2, #0]
 8009ca2:	4b34      	ldr	r3, [pc, #208]	; (8009d74 <SystemClock_Config+0x12c>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009caa:	603b      	str	r3, [r7, #0]
 8009cac:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009cae:	2301      	movs	r3, #1
 8009cb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8009cb4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8009cb8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009cbc:	2302      	movs	r3, #2
 8009cbe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009cc2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009cc6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8009cca:	2304      	movs	r3, #4
 8009ccc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8009cd0:	23d8      	movs	r3, #216	; 0xd8
 8009cd2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009cd6:	2302      	movs	r3, #2
 8009cd8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8009cdc:	2309      	movs	r3, #9
 8009cde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009ce2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f003 ff26 	bl	800db38 <HAL_RCC_OscConfig>
 8009cec:	4603      	mov	r3, r0
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d001      	beq.n	8009cf6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8009cf2:	f000 fcbd 	bl	800a670 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8009cf6:	f003 fecf 	bl	800da98 <HAL_PWREx_EnableOverDrive>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d001      	beq.n	8009d04 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8009d00:	f000 fcb6 	bl	800a670 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009d04:	230f      	movs	r3, #15
 8009d06:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009d0a:	2302      	movs	r3, #2
 8009d0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009d10:	2300      	movs	r3, #0
 8009d12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8009d16:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8009d1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8009d1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009d22:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8009d26:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8009d2a:	2107      	movs	r1, #7
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f004 f9b1 	bl	800e094 <HAL_RCC_ClockConfig>
 8009d32:	4603      	mov	r3, r0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d001      	beq.n	8009d3c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8009d38:	f000 fc9a 	bl	800a670 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8009d3c:	4b0e      	ldr	r3, [pc, #56]	; (8009d78 <SystemClock_Config+0x130>)
 8009d3e:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8009d40:	2300      	movs	r3, #0
 8009d42:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8009d44:	2300      	movs	r3, #0
 8009d46:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8009d48:	2300      	movs	r3, #0
 8009d4a:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009d52:	f107 0308 	add.w	r3, r7, #8
 8009d56:	4618      	mov	r0, r3
 8009d58:	f004 fbc6 	bl	800e4e8 <HAL_RCCEx_PeriphCLKConfig>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d001      	beq.n	8009d66 <SystemClock_Config+0x11e>
  {
    Error_Handler();
 8009d62:	f000 fc85 	bl	800a670 <Error_Handler>
  }
}
 8009d66:	bf00      	nop
 8009d68:	37e0      	adds	r7, #224	; 0xe0
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
 8009d6e:	bf00      	nop
 8009d70:	40023800 	.word	0x40023800
 8009d74:	40007000 	.word	0x40007000
 8009d78:	00200940 	.word	0x00200940

08009d7c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8009d82:	463b      	mov	r3, r7
 8009d84:	2200      	movs	r2, #0
 8009d86:	601a      	str	r2, [r3, #0]
 8009d88:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8009d8a:	4b14      	ldr	r3, [pc, #80]	; (8009ddc <MX_DAC_Init+0x60>)
 8009d8c:	4a14      	ldr	r2, [pc, #80]	; (8009de0 <MX_DAC_Init+0x64>)
 8009d8e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8009d90:	4812      	ldr	r0, [pc, #72]	; (8009ddc <MX_DAC_Init+0x60>)
 8009d92:	f001 fc59 	bl	800b648 <HAL_DAC_Init>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d001      	beq.n	8009da0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8009d9c:	f000 fc68 	bl	800a670 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8009da0:	2300      	movs	r3, #0
 8009da2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8009da4:	2300      	movs	r3, #0
 8009da6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8009da8:	463b      	mov	r3, r7
 8009daa:	2200      	movs	r2, #0
 8009dac:	4619      	mov	r1, r3
 8009dae:	480b      	ldr	r0, [pc, #44]	; (8009ddc <MX_DAC_Init+0x60>)
 8009db0:	f001 fd26 	bl	800b800 <HAL_DAC_ConfigChannel>
 8009db4:	4603      	mov	r3, r0
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d001      	beq.n	8009dbe <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8009dba:	f000 fc59 	bl	800a670 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8009dbe:	463b      	mov	r3, r7
 8009dc0:	2210      	movs	r2, #16
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	4805      	ldr	r0, [pc, #20]	; (8009ddc <MX_DAC_Init+0x60>)
 8009dc6:	f001 fd1b 	bl	800b800 <HAL_DAC_ConfigChannel>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d001      	beq.n	8009dd4 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8009dd0:	f000 fc4e 	bl	800a670 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8009dd4:	bf00      	nop
 8009dd6:	3708      	adds	r7, #8
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}
 8009ddc:	20019600 	.word	0x20019600
 8009de0:	40007400 	.word	0x40007400

08009de4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8009de8:	4b1b      	ldr	r3, [pc, #108]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009dea:	4a1c      	ldr	r2, [pc, #112]	; (8009e5c <MX_SPI2_Init+0x78>)
 8009dec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8009dee:	4b1a      	ldr	r3, [pc, #104]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009df0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009df4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8009df6:	4b18      	ldr	r3, [pc, #96]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009df8:	2200      	movs	r2, #0
 8009dfa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8009dfc:	4b16      	ldr	r3, [pc, #88]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009dfe:	f44f 7240 	mov.w	r2, #768	; 0x300
 8009e02:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009e04:	4b14      	ldr	r3, [pc, #80]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009e06:	2200      	movs	r2, #0
 8009e08:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009e0a:	4b13      	ldr	r3, [pc, #76]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8009e10:	4b11      	ldr	r3, [pc, #68]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009e12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e16:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009e18:	4b0f      	ldr	r3, [pc, #60]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009e1e:	4b0e      	ldr	r3, [pc, #56]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009e20:	2200      	movs	r2, #0
 8009e22:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8009e24:	4b0c      	ldr	r3, [pc, #48]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009e26:	2200      	movs	r2, #0
 8009e28:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009e2a:	4b0b      	ldr	r3, [pc, #44]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8009e30:	4b09      	ldr	r3, [pc, #36]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009e32:	2207      	movs	r2, #7
 8009e34:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009e36:	4b08      	ldr	r3, [pc, #32]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009e38:	2200      	movs	r2, #0
 8009e3a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009e3c:	4b06      	ldr	r3, [pc, #24]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009e3e:	2208      	movs	r2, #8
 8009e40:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8009e42:	4805      	ldr	r0, [pc, #20]	; (8009e58 <MX_SPI2_Init+0x74>)
 8009e44:	f004 ff76 	bl	800ed34 <HAL_SPI_Init>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d001      	beq.n	8009e52 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8009e4e:	f000 fc0f 	bl	800a670 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8009e52:	bf00      	nop
 8009e54:	bd80      	pop	{r7, pc}
 8009e56:	bf00      	nop
 8009e58:	2000a890 	.word	0x2000a890
 8009e5c:	40003800 	.word	0x40003800

08009e60 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b088      	sub	sp, #32
 8009e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009e66:	f107 0310 	add.w	r3, r7, #16
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	601a      	str	r2, [r3, #0]
 8009e6e:	605a      	str	r2, [r3, #4]
 8009e70:	609a      	str	r2, [r3, #8]
 8009e72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009e74:	1d3b      	adds	r3, r7, #4
 8009e76:	2200      	movs	r2, #0
 8009e78:	601a      	str	r2, [r3, #0]
 8009e7a:	605a      	str	r2, [r3, #4]
 8009e7c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8009e7e:	4b1d      	ldr	r3, [pc, #116]	; (8009ef4 <MX_TIM3_Init+0x94>)
 8009e80:	4a1d      	ldr	r2, [pc, #116]	; (8009ef8 <MX_TIM3_Init+0x98>)
 8009e82:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 216;
 8009e84:	4b1b      	ldr	r3, [pc, #108]	; (8009ef4 <MX_TIM3_Init+0x94>)
 8009e86:	22d8      	movs	r2, #216	; 0xd8
 8009e88:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009e8a:	4b1a      	ldr	r3, [pc, #104]	; (8009ef4 <MX_TIM3_Init+0x94>)
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8009e90:	4b18      	ldr	r3, [pc, #96]	; (8009ef4 <MX_TIM3_Init+0x94>)
 8009e92:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009e96:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009e98:	4b16      	ldr	r3, [pc, #88]	; (8009ef4 <MX_TIM3_Init+0x94>)
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009e9e:	4b15      	ldr	r3, [pc, #84]	; (8009ef4 <MX_TIM3_Init+0x94>)
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8009ea4:	4813      	ldr	r0, [pc, #76]	; (8009ef4 <MX_TIM3_Init+0x94>)
 8009ea6:	f004 ffd7 	bl	800ee58 <HAL_TIM_Base_Init>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d001      	beq.n	8009eb4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8009eb0:	f000 fbde 	bl	800a670 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009eb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009eb8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8009eba:	f107 0310 	add.w	r3, r7, #16
 8009ebe:	4619      	mov	r1, r3
 8009ec0:	480c      	ldr	r0, [pc, #48]	; (8009ef4 <MX_TIM3_Init+0x94>)
 8009ec2:	f005 fa65 	bl	800f390 <HAL_TIM_ConfigClockSource>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d001      	beq.n	8009ed0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8009ecc:	f000 fbd0 	bl	800a670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009ed8:	1d3b      	adds	r3, r7, #4
 8009eda:	4619      	mov	r1, r3
 8009edc:	4805      	ldr	r0, [pc, #20]	; (8009ef4 <MX_TIM3_Init+0x94>)
 8009ede:	f005 fd9d 	bl	800fa1c <HAL_TIMEx_MasterConfigSynchronization>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d001      	beq.n	8009eec <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8009ee8:	f000 fbc2 	bl	800a670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8009eec:	bf00      	nop
 8009eee:	3720      	adds	r7, #32
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}
 8009ef4:	20019480 	.word	0x20019480
 8009ef8:	40000400 	.word	0x40000400

08009efc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b088      	sub	sp, #32
 8009f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009f02:	f107 0310 	add.w	r3, r7, #16
 8009f06:	2200      	movs	r2, #0
 8009f08:	601a      	str	r2, [r3, #0]
 8009f0a:	605a      	str	r2, [r3, #4]
 8009f0c:	609a      	str	r2, [r3, #8]
 8009f0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009f10:	1d3b      	adds	r3, r7, #4
 8009f12:	2200      	movs	r2, #0
 8009f14:	601a      	str	r2, [r3, #0]
 8009f16:	605a      	str	r2, [r3, #4]
 8009f18:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8009f1a:	4b1d      	ldr	r3, [pc, #116]	; (8009f90 <MX_TIM5_Init+0x94>)
 8009f1c:	4a1d      	ldr	r2, [pc, #116]	; (8009f94 <MX_TIM5_Init+0x98>)
 8009f1e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 216;
 8009f20:	4b1b      	ldr	r3, [pc, #108]	; (8009f90 <MX_TIM5_Init+0x94>)
 8009f22:	22d8      	movs	r2, #216	; 0xd8
 8009f24:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009f26:	4b1a      	ldr	r3, [pc, #104]	; (8009f90 <MX_TIM5_Init+0x94>)
 8009f28:	2200      	movs	r2, #0
 8009f2a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000;
 8009f2c:	4b18      	ldr	r3, [pc, #96]	; (8009f90 <MX_TIM5_Init+0x94>)
 8009f2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009f32:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009f34:	4b16      	ldr	r3, [pc, #88]	; (8009f90 <MX_TIM5_Init+0x94>)
 8009f36:	2200      	movs	r2, #0
 8009f38:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009f3a:	4b15      	ldr	r3, [pc, #84]	; (8009f90 <MX_TIM5_Init+0x94>)
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8009f40:	4813      	ldr	r0, [pc, #76]	; (8009f90 <MX_TIM5_Init+0x94>)
 8009f42:	f004 ff89 	bl	800ee58 <HAL_TIM_Base_Init>
 8009f46:	4603      	mov	r3, r0
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d001      	beq.n	8009f50 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8009f4c:	f000 fb90 	bl	800a670 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009f50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009f54:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8009f56:	f107 0310 	add.w	r3, r7, #16
 8009f5a:	4619      	mov	r1, r3
 8009f5c:	480c      	ldr	r0, [pc, #48]	; (8009f90 <MX_TIM5_Init+0x94>)
 8009f5e:	f005 fa17 	bl	800f390 <HAL_TIM_ConfigClockSource>
 8009f62:	4603      	mov	r3, r0
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d001      	beq.n	8009f6c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8009f68:	f000 fb82 	bl	800a670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8009f6c:	2320      	movs	r3, #32
 8009f6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009f70:	2300      	movs	r3, #0
 8009f72:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8009f74:	1d3b      	adds	r3, r7, #4
 8009f76:	4619      	mov	r1, r3
 8009f78:	4805      	ldr	r0, [pc, #20]	; (8009f90 <MX_TIM5_Init+0x94>)
 8009f7a:	f005 fd4f 	bl	800fa1c <HAL_TIMEx_MasterConfigSynchronization>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d001      	beq.n	8009f88 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8009f84:	f000 fb74 	bl	800a670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8009f88:	bf00      	nop
 8009f8a:	3720      	adds	r7, #32
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}
 8009f90:	20019440 	.word	0x20019440
 8009f94:	40000c00 	.word	0x40000c00

08009f98 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b084      	sub	sp, #16
 8009f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009f9e:	1d3b      	adds	r3, r7, #4
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	601a      	str	r2, [r3, #0]
 8009fa4:	605a      	str	r2, [r3, #4]
 8009fa6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8009fa8:	4b14      	ldr	r3, [pc, #80]	; (8009ffc <MX_TIM6_Init+0x64>)
 8009faa:	4a15      	ldr	r2, [pc, #84]	; (800a000 <MX_TIM6_Init+0x68>)
 8009fac:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 107;
 8009fae:	4b13      	ldr	r3, [pc, #76]	; (8009ffc <MX_TIM6_Init+0x64>)
 8009fb0:	226b      	movs	r2, #107	; 0x6b
 8009fb2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009fb4:	4b11      	ldr	r3, [pc, #68]	; (8009ffc <MX_TIM6_Init+0x64>)
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8009fba:	4b10      	ldr	r3, [pc, #64]	; (8009ffc <MX_TIM6_Init+0x64>)
 8009fbc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009fc0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009fc2:	4b0e      	ldr	r3, [pc, #56]	; (8009ffc <MX_TIM6_Init+0x64>)
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8009fc8:	480c      	ldr	r0, [pc, #48]	; (8009ffc <MX_TIM6_Init+0x64>)
 8009fca:	f004 ff45 	bl	800ee58 <HAL_TIM_Base_Init>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d001      	beq.n	8009fd8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8009fd4:	f000 fb4c 	bl	800a670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009fd8:	2300      	movs	r3, #0
 8009fda:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8009fe0:	1d3b      	adds	r3, r7, #4
 8009fe2:	4619      	mov	r1, r3
 8009fe4:	4805      	ldr	r0, [pc, #20]	; (8009ffc <MX_TIM6_Init+0x64>)
 8009fe6:	f005 fd19 	bl	800fa1c <HAL_TIMEx_MasterConfigSynchronization>
 8009fea:	4603      	mov	r3, r0
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d001      	beq.n	8009ff4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8009ff0:	f000 fb3e 	bl	800a670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8009ff4:	bf00      	nop
 8009ff6:	3710      	adds	r7, #16
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}
 8009ffc:	20019618 	.word	0x20019618
 800a000:	40001000 	.word	0x40001000

0800a004 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a00a:	1d3b      	adds	r3, r7, #4
 800a00c:	2200      	movs	r2, #0
 800a00e:	601a      	str	r2, [r3, #0]
 800a010:	605a      	str	r2, [r3, #4]
 800a012:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800a014:	4b14      	ldr	r3, [pc, #80]	; (800a068 <MX_TIM7_Init+0x64>)
 800a016:	4a15      	ldr	r2, [pc, #84]	; (800a06c <MX_TIM7_Init+0x68>)
 800a018:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 107;
 800a01a:	4b13      	ldr	r3, [pc, #76]	; (800a068 <MX_TIM7_Init+0x64>)
 800a01c:	226b      	movs	r2, #107	; 0x6b
 800a01e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a020:	4b11      	ldr	r3, [pc, #68]	; (800a068 <MX_TIM7_Init+0x64>)
 800a022:	2200      	movs	r2, #0
 800a024:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 800a026:	4b10      	ldr	r3, [pc, #64]	; (800a068 <MX_TIM7_Init+0x64>)
 800a028:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a02c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a02e:	4b0e      	ldr	r3, [pc, #56]	; (800a068 <MX_TIM7_Init+0x64>)
 800a030:	2200      	movs	r2, #0
 800a032:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800a034:	480c      	ldr	r0, [pc, #48]	; (800a068 <MX_TIM7_Init+0x64>)
 800a036:	f004 ff0f 	bl	800ee58 <HAL_TIM_Base_Init>
 800a03a:	4603      	mov	r3, r0
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d001      	beq.n	800a044 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800a040:	f000 fb16 	bl	800a670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a044:	2300      	movs	r3, #0
 800a046:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a048:	2300      	movs	r3, #0
 800a04a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800a04c:	1d3b      	adds	r3, r7, #4
 800a04e:	4619      	mov	r1, r3
 800a050:	4805      	ldr	r0, [pc, #20]	; (800a068 <MX_TIM7_Init+0x64>)
 800a052:	f005 fce3 	bl	800fa1c <HAL_TIMEx_MasterConfigSynchronization>
 800a056:	4603      	mov	r3, r0
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d001      	beq.n	800a060 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800a05c:	f000 fb08 	bl	800a670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800a060:	bf00      	nop
 800a062:	3710      	adds	r7, #16
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}
 800a068:	20019658 	.word	0x20019658
 800a06c:	40001400 	.word	0x40001400

0800a070 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b084      	sub	sp, #16
 800a074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 800a076:	463b      	mov	r3, r7
 800a078:	2200      	movs	r2, #0
 800a07a:	601a      	str	r2, [r3, #0]
 800a07c:	605a      	str	r2, [r3, #4]
 800a07e:	609a      	str	r2, [r3, #8]
 800a080:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800a082:	4b1c      	ldr	r3, [pc, #112]	; (800a0f4 <MX_TIM10_Init+0x84>)
 800a084:	4a1c      	ldr	r2, [pc, #112]	; (800a0f8 <MX_TIM10_Init+0x88>)
 800a086:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 107;
 800a088:	4b1a      	ldr	r3, [pc, #104]	; (800a0f4 <MX_TIM10_Init+0x84>)
 800a08a:	226b      	movs	r2, #107	; 0x6b
 800a08c:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a08e:	4b19      	ldr	r3, [pc, #100]	; (800a0f4 <MX_TIM10_Init+0x84>)
 800a090:	2200      	movs	r2, #0
 800a092:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 0;
 800a094:	4b17      	ldr	r3, [pc, #92]	; (800a0f4 <MX_TIM10_Init+0x84>)
 800a096:	2200      	movs	r2, #0
 800a098:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a09a:	4b16      	ldr	r3, [pc, #88]	; (800a0f4 <MX_TIM10_Init+0x84>)
 800a09c:	2200      	movs	r2, #0
 800a09e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a0a0:	4b14      	ldr	r3, [pc, #80]	; (800a0f4 <MX_TIM10_Init+0x84>)
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800a0a6:	4813      	ldr	r0, [pc, #76]	; (800a0f4 <MX_TIM10_Init+0x84>)
 800a0a8:	f004 fed6 	bl	800ee58 <HAL_TIM_Base_Init>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d001      	beq.n	800a0b6 <MX_TIM10_Init+0x46>
  {
    Error_Handler();
 800a0b2:	f000 fadd 	bl	800a670 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim10) != HAL_OK)
 800a0b6:	480f      	ldr	r0, [pc, #60]	; (800a0f4 <MX_TIM10_Init+0x84>)
 800a0b8:	f004 ff79 	bl	800efae <HAL_TIM_IC_Init>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d001      	beq.n	800a0c6 <MX_TIM10_Init+0x56>
  {
    Error_Handler();
 800a0c2:	f000 fad5 	bl	800a670 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800a0c6:	2302      	movs	r3, #2
 800a0c8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim10, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800a0d6:	463b      	mov	r3, r7
 800a0d8:	2200      	movs	r2, #0
 800a0da:	4619      	mov	r1, r3
 800a0dc:	4805      	ldr	r0, [pc, #20]	; (800a0f4 <MX_TIM10_Init+0x84>)
 800a0de:	f005 f8ba 	bl	800f256 <HAL_TIM_IC_ConfigChannel>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d001      	beq.n	800a0ec <MX_TIM10_Init+0x7c>
  {
    Error_Handler();
 800a0e8:	f000 fac2 	bl	800a670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800a0ec:	bf00      	nop
 800a0ee:	3710      	adds	r7, #16
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd80      	pop	{r7, pc}
 800a0f4:	20018ffc 	.word	0x20018ffc
 800a0f8:	40014400 	.word	0x40014400

0800a0fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a100:	4b14      	ldr	r3, [pc, #80]	; (800a154 <MX_USART1_UART_Init+0x58>)
 800a102:	4a15      	ldr	r2, [pc, #84]	; (800a158 <MX_USART1_UART_Init+0x5c>)
 800a104:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 800a106:	4b13      	ldr	r3, [pc, #76]	; (800a154 <MX_USART1_UART_Init+0x58>)
 800a108:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800a10c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a10e:	4b11      	ldr	r3, [pc, #68]	; (800a154 <MX_USART1_UART_Init+0x58>)
 800a110:	2200      	movs	r2, #0
 800a112:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a114:	4b0f      	ldr	r3, [pc, #60]	; (800a154 <MX_USART1_UART_Init+0x58>)
 800a116:	2200      	movs	r2, #0
 800a118:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a11a:	4b0e      	ldr	r3, [pc, #56]	; (800a154 <MX_USART1_UART_Init+0x58>)
 800a11c:	2200      	movs	r2, #0
 800a11e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a120:	4b0c      	ldr	r3, [pc, #48]	; (800a154 <MX_USART1_UART_Init+0x58>)
 800a122:	220c      	movs	r2, #12
 800a124:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a126:	4b0b      	ldr	r3, [pc, #44]	; (800a154 <MX_USART1_UART_Init+0x58>)
 800a128:	2200      	movs	r2, #0
 800a12a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a12c:	4b09      	ldr	r3, [pc, #36]	; (800a154 <MX_USART1_UART_Init+0x58>)
 800a12e:	2200      	movs	r2, #0
 800a130:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a132:	4b08      	ldr	r3, [pc, #32]	; (800a154 <MX_USART1_UART_Init+0x58>)
 800a134:	2200      	movs	r2, #0
 800a136:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a138:	4b06      	ldr	r3, [pc, #24]	; (800a154 <MX_USART1_UART_Init+0x58>)
 800a13a:	2200      	movs	r2, #0
 800a13c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a13e:	4805      	ldr	r0, [pc, #20]	; (800a154 <MX_USART1_UART_Init+0x58>)
 800a140:	f005 fd18 	bl	800fb74 <HAL_UART_Init>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	d001      	beq.n	800a14e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800a14a:	f000 fa91 	bl	800a670 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a14e:	bf00      	nop
 800a150:	bd80      	pop	{r7, pc}
 800a152:	bf00      	nop
 800a154:	20019580 	.word	0x20019580
 800a158:	40011000 	.word	0x40011000

0800a15c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800a160:	4b14      	ldr	r3, [pc, #80]	; (800a1b4 <MX_USART3_UART_Init+0x58>)
 800a162:	4a15      	ldr	r2, [pc, #84]	; (800a1b8 <MX_USART3_UART_Init+0x5c>)
 800a164:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800a166:	4b13      	ldr	r3, [pc, #76]	; (800a1b4 <MX_USART3_UART_Init+0x58>)
 800a168:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a16c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800a16e:	4b11      	ldr	r3, [pc, #68]	; (800a1b4 <MX_USART3_UART_Init+0x58>)
 800a170:	2200      	movs	r2, #0
 800a172:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800a174:	4b0f      	ldr	r3, [pc, #60]	; (800a1b4 <MX_USART3_UART_Init+0x58>)
 800a176:	2200      	movs	r2, #0
 800a178:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800a17a:	4b0e      	ldr	r3, [pc, #56]	; (800a1b4 <MX_USART3_UART_Init+0x58>)
 800a17c:	2200      	movs	r2, #0
 800a17e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800a180:	4b0c      	ldr	r3, [pc, #48]	; (800a1b4 <MX_USART3_UART_Init+0x58>)
 800a182:	220c      	movs	r2, #12
 800a184:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a186:	4b0b      	ldr	r3, [pc, #44]	; (800a1b4 <MX_USART3_UART_Init+0x58>)
 800a188:	2200      	movs	r2, #0
 800a18a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800a18c:	4b09      	ldr	r3, [pc, #36]	; (800a1b4 <MX_USART3_UART_Init+0x58>)
 800a18e:	2200      	movs	r2, #0
 800a190:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a192:	4b08      	ldr	r3, [pc, #32]	; (800a1b4 <MX_USART3_UART_Init+0x58>)
 800a194:	2200      	movs	r2, #0
 800a196:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a198:	4b06      	ldr	r3, [pc, #24]	; (800a1b4 <MX_USART3_UART_Init+0x58>)
 800a19a:	2200      	movs	r2, #0
 800a19c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800a19e:	4805      	ldr	r0, [pc, #20]	; (800a1b4 <MX_USART3_UART_Init+0x58>)
 800a1a0:	f005 fce8 	bl	800fb74 <HAL_UART_Init>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d001      	beq.n	800a1ae <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800a1aa:	f000 fa61 	bl	800a670 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800a1ae:	bf00      	nop
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	20018f7c 	.word	0x20018f7c
 800a1b8:	40004800 	.word	0x40004800

0800a1bc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800a1c0:	4b14      	ldr	r3, [pc, #80]	; (800a214 <MX_USART6_UART_Init+0x58>)
 800a1c2:	4a15      	ldr	r2, [pc, #84]	; (800a218 <MX_USART6_UART_Init+0x5c>)
 800a1c4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800a1c6:	4b13      	ldr	r3, [pc, #76]	; (800a214 <MX_USART6_UART_Init+0x58>)
 800a1c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a1cc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800a1ce:	4b11      	ldr	r3, [pc, #68]	; (800a214 <MX_USART6_UART_Init+0x58>)
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800a1d4:	4b0f      	ldr	r3, [pc, #60]	; (800a214 <MX_USART6_UART_Init+0x58>)
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800a1da:	4b0e      	ldr	r3, [pc, #56]	; (800a214 <MX_USART6_UART_Init+0x58>)
 800a1dc:	2200      	movs	r2, #0
 800a1de:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800a1e0:	4b0c      	ldr	r3, [pc, #48]	; (800a214 <MX_USART6_UART_Init+0x58>)
 800a1e2:	220c      	movs	r2, #12
 800a1e4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a1e6:	4b0b      	ldr	r3, [pc, #44]	; (800a214 <MX_USART6_UART_Init+0x58>)
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800a1ec:	4b09      	ldr	r3, [pc, #36]	; (800a214 <MX_USART6_UART_Init+0x58>)
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a1f2:	4b08      	ldr	r3, [pc, #32]	; (800a214 <MX_USART6_UART_Init+0x58>)
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a1f8:	4b06      	ldr	r3, [pc, #24]	; (800a214 <MX_USART6_UART_Init+0x58>)
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800a1fe:	4805      	ldr	r0, [pc, #20]	; (800a214 <MX_USART6_UART_Init+0x58>)
 800a200:	f005 fcb8 	bl	800fb74 <HAL_UART_Init>
 800a204:	4603      	mov	r3, r0
 800a206:	2b00      	cmp	r3, #0
 800a208:	d001      	beq.n	800a20e <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800a20a:	f000 fa31 	bl	800a670 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800a20e:	bf00      	nop
 800a210:	bd80      	pop	{r7, pc}
 800a212:	bf00      	nop
 800a214:	20011b8c 	.word	0x20011b8c
 800a218:	40011400 	.word	0x40011400

0800a21c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a220:	4b14      	ldr	r3, [pc, #80]	; (800a274 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800a222:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a226:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800a228:	4b12      	ldr	r3, [pc, #72]	; (800a274 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800a22a:	2206      	movs	r2, #6
 800a22c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a22e:	4b11      	ldr	r3, [pc, #68]	; (800a274 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800a230:	2202      	movs	r2, #2
 800a232:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a234:	4b0f      	ldr	r3, [pc, #60]	; (800a274 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800a236:	2200      	movs	r2, #0
 800a238:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a23a:	4b0e      	ldr	r3, [pc, #56]	; (800a274 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800a23c:	2202      	movs	r2, #2
 800a23e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800a240:	4b0c      	ldr	r3, [pc, #48]	; (800a274 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800a242:	2201      	movs	r2, #1
 800a244:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a246:	4b0b      	ldr	r3, [pc, #44]	; (800a274 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800a248:	2200      	movs	r2, #0
 800a24a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a24c:	4b09      	ldr	r3, [pc, #36]	; (800a274 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800a24e:	2200      	movs	r2, #0
 800a250:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800a252:	4b08      	ldr	r3, [pc, #32]	; (800a274 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800a254:	2201      	movs	r2, #1
 800a256:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a258:	4b06      	ldr	r3, [pc, #24]	; (800a274 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800a25a:	2200      	movs	r2, #0
 800a25c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a25e:	4805      	ldr	r0, [pc, #20]	; (800a274 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800a260:	f003 fac1 	bl	800d7e6 <HAL_PCD_Init>
 800a264:	4603      	mov	r3, r0
 800a266:	2b00      	cmp	r3, #0
 800a268:	d001      	beq.n	800a26e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800a26a:	f000 fa01 	bl	800a670 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800a26e:	bf00      	nop
 800a270:	bd80      	pop	{r7, pc}
 800a272:	bf00      	nop
 800a274:	2001903c 	.word	0x2001903c

0800a278 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b082      	sub	sp, #8
 800a27c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800a27e:	4b14      	ldr	r3, [pc, #80]	; (800a2d0 <MX_DMA_Init+0x58>)
 800a280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a282:	4a13      	ldr	r2, [pc, #76]	; (800a2d0 <MX_DMA_Init+0x58>)
 800a284:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a288:	6313      	str	r3, [r2, #48]	; 0x30
 800a28a:	4b11      	ldr	r3, [pc, #68]	; (800a2d0 <MX_DMA_Init+0x58>)
 800a28c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a28e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a292:	607b      	str	r3, [r7, #4]
 800a294:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 0);
 800a296:	2200      	movs	r2, #0
 800a298:	2101      	movs	r1, #1
 800a29a:	2039      	movs	r0, #57	; 0x39
 800a29c:	f001 f9aa 	bl	800b5f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800a2a0:	2039      	movs	r0, #57	; 0x39
 800a2a2:	f001 f9c3 	bl	800b62c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	2101      	movs	r1, #1
 800a2aa:	203a      	movs	r0, #58	; 0x3a
 800a2ac:	f001 f9a2 	bl	800b5f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800a2b0:	203a      	movs	r0, #58	; 0x3a
 800a2b2:	f001 f9bb 	bl	800b62c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	2101      	movs	r1, #1
 800a2ba:	2045      	movs	r0, #69	; 0x45
 800a2bc:	f001 f99a 	bl	800b5f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800a2c0:	2045      	movs	r0, #69	; 0x45
 800a2c2:	f001 f9b3 	bl	800b62c <HAL_NVIC_EnableIRQ>

}
 800a2c6:	bf00      	nop
 800a2c8:	3708      	adds	r7, #8
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}
 800a2ce:	bf00      	nop
 800a2d0:	40023800 	.word	0x40023800

0800a2d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b08e      	sub	sp, #56	; 0x38
 800a2d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a2da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a2de:	2200      	movs	r2, #0
 800a2e0:	601a      	str	r2, [r3, #0]
 800a2e2:	605a      	str	r2, [r3, #4]
 800a2e4:	609a      	str	r2, [r3, #8]
 800a2e6:	60da      	str	r2, [r3, #12]
 800a2e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800a2ea:	4b7f      	ldr	r3, [pc, #508]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a2ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2ee:	4a7e      	ldr	r2, [pc, #504]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a2f0:	f043 0310 	orr.w	r3, r3, #16
 800a2f4:	6313      	str	r3, [r2, #48]	; 0x30
 800a2f6:	4b7c      	ldr	r3, [pc, #496]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a2f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2fa:	f003 0310 	and.w	r3, r3, #16
 800a2fe:	623b      	str	r3, [r7, #32]
 800a300:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a302:	4b79      	ldr	r3, [pc, #484]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a306:	4a78      	ldr	r2, [pc, #480]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a308:	f043 0304 	orr.w	r3, r3, #4
 800a30c:	6313      	str	r3, [r2, #48]	; 0x30
 800a30e:	4b76      	ldr	r3, [pc, #472]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a312:	f003 0304 	and.w	r3, r3, #4
 800a316:	61fb      	str	r3, [r7, #28]
 800a318:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800a31a:	4b73      	ldr	r3, [pc, #460]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a31c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a31e:	4a72      	ldr	r2, [pc, #456]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a320:	f043 0320 	orr.w	r3, r3, #32
 800a324:	6313      	str	r3, [r2, #48]	; 0x30
 800a326:	4b70      	ldr	r3, [pc, #448]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a32a:	f003 0320 	and.w	r3, r3, #32
 800a32e:	61bb      	str	r3, [r7, #24]
 800a330:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800a332:	4b6d      	ldr	r3, [pc, #436]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a336:	4a6c      	ldr	r2, [pc, #432]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a33c:	6313      	str	r3, [r2, #48]	; 0x30
 800a33e:	4b6a      	ldr	r3, [pc, #424]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a346:	617b      	str	r3, [r7, #20]
 800a348:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a34a:	4b67      	ldr	r3, [pc, #412]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a34c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a34e:	4a66      	ldr	r2, [pc, #408]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a350:	f043 0301 	orr.w	r3, r3, #1
 800a354:	6313      	str	r3, [r2, #48]	; 0x30
 800a356:	4b64      	ldr	r3, [pc, #400]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a35a:	f003 0301 	and.w	r3, r3, #1
 800a35e:	613b      	str	r3, [r7, #16]
 800a360:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a362:	4b61      	ldr	r3, [pc, #388]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a366:	4a60      	ldr	r2, [pc, #384]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a368:	f043 0302 	orr.w	r3, r3, #2
 800a36c:	6313      	str	r3, [r2, #48]	; 0x30
 800a36e:	4b5e      	ldr	r3, [pc, #376]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a372:	f003 0302 	and.w	r3, r3, #2
 800a376:	60fb      	str	r3, [r7, #12]
 800a378:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800a37a:	4b5b      	ldr	r3, [pc, #364]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a37c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a37e:	4a5a      	ldr	r2, [pc, #360]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a380:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a384:	6313      	str	r3, [r2, #48]	; 0x30
 800a386:	4b58      	ldr	r3, [pc, #352]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a38a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a38e:	60bb      	str	r3, [r7, #8]
 800a390:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a392:	4b55      	ldr	r3, [pc, #340]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a396:	4a54      	ldr	r2, [pc, #336]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a398:	f043 0308 	orr.w	r3, r3, #8
 800a39c:	6313      	str	r3, [r2, #48]	; 0x30
 800a39e:	4b52      	ldr	r3, [pc, #328]	; (800a4e8 <MX_GPIO_Init+0x214>)
 800a3a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3a2:	f003 0308 	and.w	r3, r3, #8
 800a3a6:	607b      	str	r3, [r7, #4]
 800a3a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG1_GPIO_Port, DEBUG1_Pin, GPIO_PIN_RESET);
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a3b0:	484e      	ldr	r0, [pc, #312]	; (800a4ec <MX_GPIO_Init+0x218>)
 800a3b2:	f003 f9e5 	bl	800d780 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|PB12_Pin|LD3_Pin|CS_DAC1_Pin
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	f245 01b1 	movw	r1, #20657	; 0x50b1
 800a3bc:	484c      	ldr	r0, [pc, #304]	; (800a4f0 <MX_GPIO_Init+0x21c>)
 800a3be:	f003 f9df 	bl	800d780 <HAL_GPIO_WritePin>
                          |CS_DIGPOT_Pin|LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MUTE_POTI_Pin|ZCEN_Pin|DEBUG2_Pin|RD_Pin
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	f640 4186 	movw	r1, #3206	; 0xc86
 800a3c8:	484a      	ldr	r0, [pc, #296]	; (800a4f4 <MX_GPIO_Init+0x220>)
 800a3ca:	f003 f9d9 	bl	800d780 <HAL_GPIO_WritePin>
                          |CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, RESET_Pin|USB_PowerSwitchOn_Pin|Relais6_Pin|Relais4_Pin
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	f249 6144 	movw	r1, #38468	; 0x9644
 800a3d4:	4848      	ldr	r0, [pc, #288]	; (800a4f8 <MX_GPIO_Init+0x224>)
 800a3d6:	f003 f9d3 	bl	800d780 <HAL_GPIO_WritePin>
                          |Relais5_Pin|Relais3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OS0_Pin|OS1_Pin|OS2_Pin|RANGE_Pin
 800a3da:	2200      	movs	r2, #0
 800a3dc:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 800a3e0:	4846      	ldr	r0, [pc, #280]	; (800a4fc <MX_GPIO_Init+0x228>)
 800a3e2:	f003 f9cd 	bl	800d780 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DB2_Pin DB3_Pin DB4_Pin DB5_Pin
                           DB6_Pin DB7_Pin DB8_Pin DB9_Pin
                           DB10_Pin DB11_Pin DB12_Pin DB13_Pin
                           DB14_Pin DB15_Pin DB0_Pin DB1_Pin */
  GPIO_InitStruct.Pin = DB2_Pin|DB3_Pin|DB4_Pin|DB5_Pin
 800a3e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a3ea:	627b      	str	r3, [r7, #36]	; 0x24
                          |DB6_Pin|DB7_Pin|DB8_Pin|DB9_Pin
                          |DB10_Pin|DB11_Pin|DB12_Pin|DB13_Pin
                          |DB14_Pin|DB15_Pin|DB0_Pin|DB1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a3f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a3f8:	4619      	mov	r1, r3
 800a3fa:	4841      	ldr	r0, [pc, #260]	; (800a500 <MX_GPIO_Init+0x22c>)
 800a3fc:	f003 f816 	bl	800d42c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800a400:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a404:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a406:	4b3f      	ldr	r3, [pc, #252]	; (800a504 <MX_GPIO_Init+0x230>)
 800a408:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a40a:	2300      	movs	r3, #0
 800a40c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800a40e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a412:	4619      	mov	r1, r3
 800a414:	4839      	ldr	r0, [pc, #228]	; (800a4fc <MX_GPIO_Init+0x228>)
 800a416:	f003 f809 	bl	800d42c <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUG1_Pin */
  GPIO_InitStruct.Pin = DEBUG1_Pin;
 800a41a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a41e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a420:	2301      	movs	r3, #1
 800a422:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a424:	2300      	movs	r3, #0
 800a426:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a428:	2300      	movs	r3, #0
 800a42a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DEBUG1_GPIO_Port, &GPIO_InitStruct);
 800a42c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a430:	4619      	mov	r1, r3
 800a432:	482e      	ldr	r0, [pc, #184]	; (800a4ec <MX_GPIO_Init+0x218>)
 800a434:	f002 fffa 	bl	800d42c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB12_Pin LD3_Pin CS_DAC1_Pin
                           CS_DIGPOT_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|PB12_Pin|LD3_Pin|CS_DAC1_Pin
 800a438:	f245 03b1 	movw	r3, #20657	; 0x50b1
 800a43c:	627b      	str	r3, [r7, #36]	; 0x24
                          |CS_DIGPOT_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a43e:	2301      	movs	r3, #1
 800a440:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a442:	2300      	movs	r3, #0
 800a444:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a446:	2300      	movs	r3, #0
 800a448:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a44a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a44e:	4619      	mov	r1, r3
 800a450:	4827      	ldr	r0, [pc, #156]	; (800a4f0 <MX_GPIO_Init+0x21c>)
 800a452:	f002 ffeb 	bl	800d42c <HAL_GPIO_Init>

  /*Configure GPIO pins : Relais2_Pin Relais1_Pin BUSY_Pin USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = Relais2_Pin|Relais1_Pin|BUSY_Pin|USB_OverCurrent_Pin;
 800a456:	238b      	movs	r3, #139	; 0x8b
 800a458:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a45a:	2300      	movs	r3, #0
 800a45c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a45e:	2300      	movs	r3, #0
 800a460:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a462:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a466:	4619      	mov	r1, r3
 800a468:	4823      	ldr	r0, [pc, #140]	; (800a4f8 <MX_GPIO_Init+0x224>)
 800a46a:	f002 ffdf 	bl	800d42c <HAL_GPIO_Init>

  /*Configure GPIO pins : MUTE_POTI_Pin ZCEN_Pin DEBUG2_Pin RD_Pin
                           CS_Pin */
  GPIO_InitStruct.Pin = MUTE_POTI_Pin|ZCEN_Pin|DEBUG2_Pin|RD_Pin
 800a46e:	f640 4386 	movw	r3, #3206	; 0xc86
 800a472:	627b      	str	r3, [r7, #36]	; 0x24
                          |CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a474:	2301      	movs	r3, #1
 800a476:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a478:	2300      	movs	r3, #0
 800a47a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a47c:	2300      	movs	r3, #0
 800a47e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a480:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a484:	4619      	mov	r1, r3
 800a486:	481b      	ldr	r0, [pc, #108]	; (800a4f4 <MX_GPIO_Init+0x220>)
 800a488:	f002 ffd0 	bl	800d42c <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin USB_PowerSwitchOn_Pin Relais6_Pin Relais4_Pin
                           Relais5_Pin Relais3_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|USB_PowerSwitchOn_Pin|Relais6_Pin|Relais4_Pin
 800a48c:	f249 6344 	movw	r3, #38468	; 0x9644
 800a490:	627b      	str	r3, [r7, #36]	; 0x24
                          |Relais5_Pin|Relais3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a492:	2301      	movs	r3, #1
 800a494:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a496:	2300      	movs	r3, #0
 800a498:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a49a:	2300      	movs	r3, #0
 800a49c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a49e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a4a2:	4619      	mov	r1, r3
 800a4a4:	4814      	ldr	r0, [pc, #80]	; (800a4f8 <MX_GPIO_Init+0x224>)
 800a4a6:	f002 ffc1 	bl	800d42c <HAL_GPIO_Init>

  /*Configure GPIO pins : OS0_Pin OS1_Pin OS2_Pin RANGE_Pin
                           CV_A_B_Pin */
  GPIO_InitStruct.Pin = OS0_Pin|OS1_Pin|OS2_Pin|RANGE_Pin
 800a4aa:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800a4ae:	627b      	str	r3, [r7, #36]	; 0x24
                          |CV_A_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a4bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a4c0:	4619      	mov	r1, r3
 800a4c2:	480e      	ldr	r0, [pc, #56]	; (800a4fc <MX_GPIO_Init+0x228>)
 800a4c4:	f002 ffb2 	bl	800d42c <HAL_GPIO_Init>

  /*Configure GPIO pin : FRST_Pin */
  GPIO_InitStruct.Pin = FRST_Pin;
 800a4c8:	2340      	movs	r3, #64	; 0x40
 800a4ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(FRST_GPIO_Port, &GPIO_InitStruct);
 800a4d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a4d8:	4619      	mov	r1, r3
 800a4da:	4806      	ldr	r0, [pc, #24]	; (800a4f4 <MX_GPIO_Init+0x220>)
 800a4dc:	f002 ffa6 	bl	800d42c <HAL_GPIO_Init>

}
 800a4e0:	bf00      	nop
 800a4e2:	3738      	adds	r7, #56	; 0x38
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}
 800a4e8:	40023800 	.word	0x40023800
 800a4ec:	40021400 	.word	0x40021400
 800a4f0:	40020400 	.word	0x40020400
 800a4f4:	40020c00 	.word	0x40020c00
 800a4f8:	40021800 	.word	0x40021800
 800a4fc:	40020800 	.word	0x40020800
 800a500:	40021000 	.word	0x40021000
 800a504:	10110000 	.word	0x10110000

0800a508 <VectorBase_Config>:

/* USER CODE BEGIN 4 */
static void VectorBase_Config(void)
{
 800a508:	b480      	push	{r7}
 800a50a:	af00      	add	r7, sp, #0
   * c-startup code.
   */
  extern const unsigned long g_pfnVectors[];

  /* Remap the vector table to where the vector table is located for this program. */
  SCB->VTOR = (unsigned long)&g_pfnVectors[0];
 800a50c:	4b03      	ldr	r3, [pc, #12]	; (800a51c <VectorBase_Config+0x14>)
 800a50e:	4a04      	ldr	r2, [pc, #16]	; (800a520 <VectorBase_Config+0x18>)
 800a510:	609a      	str	r2, [r3, #8]
}
 800a512:	bf00      	nop
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr
 800a51c:	e000ed00 	.word	0xe000ed00
 800a520:	08008000 	.word	0x08008000

0800a524 <recv_callback>:
//When we recive something we come here to accept the connection wish or not

err_t err;

err_t
recv_callback(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err){
 800a524:	b580      	push	{r7, lr}
 800a526:	b092      	sub	sp, #72	; 0x48
 800a528:	af00      	add	r7, sp, #0
 800a52a:	60f8      	str	r0, [r7, #12]
 800a52c:	60b9      	str	r1, [r7, #8]
 800a52e:	607a      	str	r2, [r7, #4]
 800a530:	70fb      	strb	r3, [r7, #3]

	char recived[50];
	tcp_recved(tpcb, p->len);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	895b      	ldrh	r3, [r3, #10]
 800a536:	4619      	mov	r1, r3
 800a538:	68b8      	ldr	r0, [r7, #8]
 800a53a:	f00d fd9b 	bl	8018074 <tcp_recved>
	memcpy(recived, p -> payload, p -> len); //put the incoming udp data to UDP_RECIVE
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6859      	ldr	r1, [r3, #4]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	895b      	ldrh	r3, [r3, #10]
 800a546:	461a      	mov	r2, r3
 800a548:	f107 0314 	add.w	r3, r7, #20
 800a54c:	4618      	mov	r0, r3
 800a54e:	f016 f85e 	bl	802060e <memcpy>
	pbuf_free(p);
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f00c fe28 	bl	80171a8 <pbuf_free>
}
 800a558:	bf00      	nop
 800a55a:	4618      	mov	r0, r3
 800a55c:	3748      	adds	r7, #72	; 0x48
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}
	...

0800a564 <accept_callback>:

err_t
accept_callback(void *arg, struct tcp_pcb *newpcb, err_t err){
 800a564:	b580      	push	{r7, lr}
 800a566:	b084      	sub	sp, #16
 800a568:	af00      	add	r7, sp, #0
 800a56a:	60f8      	str	r0, [r7, #12]
 800a56c:	60b9      	str	r1, [r7, #8]
 800a56e:	4613      	mov	r3, r2
 800a570:	71fb      	strb	r3, [r7, #7]
	tcp_arg(newpcb,NULL);
 800a572:	2100      	movs	r1, #0
 800a574:	68b8      	ldr	r0, [r7, #8]
 800a576:	f00e fc65 	bl	8018e44 <tcp_arg>
	tcp_recv(newpcb, recv_callback);
 800a57a:	4907      	ldr	r1, [pc, #28]	; (800a598 <accept_callback+0x34>)
 800a57c:	68b8      	ldr	r0, [r7, #8]
 800a57e:	f00e fc73 	bl	8018e68 <tcp_recv>

	//Fire the Bootloader
	SharedParamsWriteByIndex(0, 1);
 800a582:	2101      	movs	r1, #1
 800a584:	2000      	movs	r0, #0
 800a586:	f000 f87b 	bl	800a680 <SharedParamsWriteByIndex>
	BootActivate();
 800a58a:	f7ff fab3 	bl	8009af4 <BootActivate>
}
 800a58e:	bf00      	nop
 800a590:	4618      	mov	r0, r3
 800a592:	3710      	adds	r7, #16
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}
 800a598:	0800a525 	.word	0x0800a525

0800a59c <StartDefaultTask>:
//##################################################################################//


/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b086      	sub	sp, #24
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 800a5a4:	f006 fdca 	bl	801113c <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  httpd_init();
 800a5a8:	f00b fa00 	bl	80159ac <httpd_init>


  //HAL_TIM_Base_Start_IT(&htim3);

  UartBridge_init();
 800a5ac:	f7fe f8dc 	bl	8008768 <UartBridge_init>

  //########create pcb for firmware  upgrade on port 1000#########//
  static struct tcp_pcb *pcb;
  err_t err;
  pcb = tcp_new();
 800a5b0:	f00e fc32 	bl	8018e18 <tcp_new>
 800a5b4:	4602      	mov	r2, r0
 800a5b6:	4b21      	ldr	r3, [pc, #132]	; (800a63c <StartDefaultTask+0xa0>)
 800a5b8:	601a      	str	r2, [r3, #0]
  err = tcp_bind(pcb, IP_ADDR_ANY, 1000);
 800a5ba:	4b20      	ldr	r3, [pc, #128]	; (800a63c <StartDefaultTask+0xa0>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a5c2:	491f      	ldr	r1, [pc, #124]	; (800a640 <StartDefaultTask+0xa4>)
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	f00d fb87 	bl	8017cd8 <tcp_bind>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	73fb      	strb	r3, [r7, #15]
  tcp_arg(pcb,NULL);
 800a5ce:	4b1b      	ldr	r3, [pc, #108]	; (800a63c <StartDefaultTask+0xa0>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	2100      	movs	r1, #0
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	f00e fc35 	bl	8018e44 <tcp_arg>
  pcb = tcp_listen(pcb);
 800a5da:	4b18      	ldr	r3, [pc, #96]	; (800a63c <StartDefaultTask+0xa0>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	21ff      	movs	r1, #255	; 0xff
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	f00d fc31 	bl	8017e48 <tcp_listen_with_backlog>
 800a5e6:	4602      	mov	r2, r0
 800a5e8:	4b14      	ldr	r3, [pc, #80]	; (800a63c <StartDefaultTask+0xa0>)
 800a5ea:	601a      	str	r2, [r3, #0]
  tcp_accept(pcb, accept_callback);
 800a5ec:	4b13      	ldr	r3, [pc, #76]	; (800a63c <StartDefaultTask+0xa0>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4914      	ldr	r1, [pc, #80]	; (800a644 <StartDefaultTask+0xa8>)
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	f00e fc9e 	bl	8018f34 <tcp_accept>
  //###############################################################//

  /* Infinite loop */
  for(;;)
  {
	  for(int i= 0; i <30; i++){
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	617b      	str	r3, [r7, #20]
 800a5fc:	e009      	b.n	800a612 <StartDefaultTask+0x76>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 800a5fe:	2101      	movs	r1, #1
 800a600:	4811      	ldr	r0, [pc, #68]	; (800a648 <StartDefaultTask+0xac>)
 800a602:	f003 f8d6 	bl	800d7b2 <HAL_GPIO_TogglePin>
		  HAL_Delay(250);
 800a606:	20fa      	movs	r0, #250	; 0xfa
 800a608:	f000 ff1a 	bl	800b440 <HAL_Delay>
	  for(int i= 0; i <30; i++){
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	3301      	adds	r3, #1
 800a610:	617b      	str	r3, [r7, #20]
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	2b1d      	cmp	r3, #29
 800a616:	ddf2      	ble.n	800a5fe <StartDefaultTask+0x62>
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(int i= 0; i <10 ; i++){
 800a618:	2300      	movs	r3, #0
 800a61a:	613b      	str	r3, [r7, #16]
 800a61c:	e009      	b.n	800a632 <StartDefaultTask+0x96>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 800a61e:	2101      	movs	r1, #1
 800a620:	4809      	ldr	r0, [pc, #36]	; (800a648 <StartDefaultTask+0xac>)
 800a622:	f003 f8c6 	bl	800d7b2 <HAL_GPIO_TogglePin>
		  HAL_Delay(50);
 800a626:	2032      	movs	r0, #50	; 0x32
 800a628:	f000 ff0a 	bl	800b440 <HAL_Delay>
	  for(int i= 0; i <10 ; i++){
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	3301      	adds	r3, #1
 800a630:	613b      	str	r3, [r7, #16]
 800a632:	693b      	ldr	r3, [r7, #16]
 800a634:	2b09      	cmp	r3, #9
 800a636:	ddf2      	ble.n	800a61e <StartDefaultTask+0x82>
	  for(int i= 0; i <30; i++){
 800a638:	e7de      	b.n	800a5f8 <StartDefaultTask+0x5c>
 800a63a:	bf00      	nop
 800a63c:	2000033c 	.word	0x2000033c
 800a640:	08035390 	.word	0x08035390
 800a644:	0800a565 	.word	0x0800a565
 800a648:	40020400 	.word	0x40020400

0800a64c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b082      	sub	sp, #8
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	4a04      	ldr	r2, [pc, #16]	; (800a66c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d101      	bne.n	800a662 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800a65e:	f000 fecf 	bl	800b400 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800a662:	bf00      	nop
 800a664:	3708      	adds	r7, #8
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}
 800a66a:	bf00      	nop
 800a66c:	40010000 	.word	0x40010000

0800a670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a670:	b480      	push	{r7}
 800a672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800a674:	bf00      	nop
 800a676:	46bd      	mov	sp, r7
 800a678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67c:	4770      	bx	lr
	...

0800a680 <SharedParamsWriteByIndex>:
** \param     value Value to write.
** \return    True if successful, false otherwise.
**
****************************************************************************************/
bool SharedParamsWriteByIndex(uint32_t idx, uint8_t value)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b084      	sub	sp, #16
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
 800a688:	460b      	mov	r3, r1
 800a68a:	70fb      	strb	r3, [r7, #3]
  bool result = false;
 800a68c:	2300      	movs	r3, #0
 800a68e:	73fb      	strb	r3, [r7, #15]

  /* Only continue if the buffer and the specified parameters are valid. */
  if ( (SharedParamsValidateBuffer()) &&
 800a690:	f000 f818 	bl	800a6c4 <SharedParamsValidateBuffer>
 800a694:	4603      	mov	r3, r0
 800a696:	2b00      	cmp	r3, #0
 800a698:	d00c      	beq.n	800a6b4 <SharedParamsWriteByIndex+0x34>
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2b37      	cmp	r3, #55	; 0x37
 800a69e:	d809      	bhi.n	800a6b4 <SharedParamsWriteByIndex+0x34>
       (idx < SHARED_PARAMS_CFG_BUFFER_DATA_LEN) )
  {
    /* Write the value. */
    sharedParamsBuffer.data[idx] = value;
 800a6a0:	4a07      	ldr	r2, [pc, #28]	; (800a6c0 <SharedParamsWriteByIndex+0x40>)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	4413      	add	r3, r2
 800a6a6:	3304      	adds	r3, #4
 800a6a8:	78fa      	ldrb	r2, [r7, #3]
 800a6aa:	701a      	strb	r2, [r3, #0]
    /* Update the checksum since the contents were just changed. */
    SharedParamsWriteChecksum();
 800a6ac:	f000 f824 	bl	800a6f8 <SharedParamsWriteChecksum>
    /* Update the result. */
    result = true;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	73fb      	strb	r3, [r7, #15]
  }
  /* Give the result back to the caller. */
  return result;
 800a6b4:	7bfb      	ldrb	r3, [r7, #15]
} /*** end of SharedParamsWriteByIndex ***/
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3710      	adds	r7, #16
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}
 800a6be:	bf00      	nop
 800a6c0:	20000000 	.word	0x20000000

0800a6c4 <SharedParamsValidateBuffer>:
**            identifier and verifying its checksum.
** \return    True if successful, false otherwise.
**
****************************************************************************************/
static bool SharedParamsValidateBuffer(void)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b082      	sub	sp, #8
 800a6c8:	af00      	add	r7, sp, #0
  bool result = false;
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	71fb      	strb	r3, [r7, #7]

  /* Perform validation. */
  if ( (sharedParamsBuffer.identifier == SHARED_PARAMS_BUFFER_ID) &&
 800a6ce:	4b08      	ldr	r3, [pc, #32]	; (800a6f0 <SharedParamsValidateBuffer+0x2c>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	4a08      	ldr	r2, [pc, #32]	; (800a6f4 <SharedParamsValidateBuffer+0x30>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d106      	bne.n	800a6e6 <SharedParamsValidateBuffer+0x22>
       (SharedParamsVerifyChecksum()) )
 800a6d8:	f000 f81a 	bl	800a710 <SharedParamsVerifyChecksum>
 800a6dc:	4603      	mov	r3, r0
  if ( (sharedParamsBuffer.identifier == SHARED_PARAMS_BUFFER_ID) &&
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d001      	beq.n	800a6e6 <SharedParamsValidateBuffer+0x22>
  {
    /* The shared parameter buffer is valid, so update the result value. */
    result = true;
 800a6e2:	2301      	movs	r3, #1
 800a6e4:	71fb      	strb	r3, [r7, #7]
  }
  /* Give the result back to the caller. */
  return result;
 800a6e6:	79fb      	ldrb	r3, [r7, #7]
} /*** end of SharedParamsValitabeTable ***/
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3708      	adds	r7, #8
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}
 800a6f0:	20000000 	.word	0x20000000
 800a6f4:	ce42e7a2 	.word	0xce42e7a2

0800a6f8 <SharedParamsWriteChecksum>:
** \brief     Calculates and writes the checksum into the buffer.
** \return    none.
**
****************************************************************************************/
static void SharedParamsWriteChecksum(void)
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	af00      	add	r7, sp, #0
  /* Calculate and write the checksum. */
  sharedParamsBuffer.checksum = SharedParamsCalculateChecksum();
 800a6fc:	f000 f81e 	bl	800a73c <SharedParamsCalculateChecksum>
 800a700:	4603      	mov	r3, r0
 800a702:	461a      	mov	r2, r3
 800a704:	4b01      	ldr	r3, [pc, #4]	; (800a70c <SharedParamsWriteChecksum+0x14>)
 800a706:	879a      	strh	r2, [r3, #60]	; 0x3c
} /*** end of SharedParamsWriteChecksum ***/
 800a708:	bf00      	nop
 800a70a:	bd80      	pop	{r7, pc}
 800a70c:	20000000 	.word	0x20000000

0800a710 <SharedParamsVerifyChecksum>:
**            buffer.
** \return    True is the checksum is correct, false otherwise.
**
****************************************************************************************/
static bool SharedParamsVerifyChecksum(void)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b082      	sub	sp, #8
 800a714:	af00      	add	r7, sp, #0
  bool result = false;
 800a716:	2300      	movs	r3, #0
 800a718:	71fb      	strb	r3, [r7, #7]

  /* Calculate and verify the checksum. */
  if (SharedParamsCalculateChecksum() == sharedParamsBuffer.checksum)
 800a71a:	f000 f80f 	bl	800a73c <SharedParamsCalculateChecksum>
 800a71e:	4603      	mov	r3, r0
 800a720:	461a      	mov	r2, r3
 800a722:	4b05      	ldr	r3, [pc, #20]	; (800a738 <SharedParamsVerifyChecksum+0x28>)
 800a724:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800a726:	429a      	cmp	r2, r3
 800a728:	d101      	bne.n	800a72e <SharedParamsVerifyChecksum+0x1e>
  {
    /* Checksum is correct, so update the result value. */
    result = true;
 800a72a:	2301      	movs	r3, #1
 800a72c:	71fb      	strb	r3, [r7, #7]
  }
  /* Give the result back to the caller. */
  return result;
 800a72e:	79fb      	ldrb	r3, [r7, #7]
} /*** end of SharedParamsVerifyChecksum ***/
 800a730:	4618      	mov	r0, r3
 800a732:	3708      	adds	r7, #8
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}
 800a738:	20000000 	.word	0x20000000

0800a73c <SharedParamsCalculateChecksum>:
**            two's complement value of it.
** \return    The calculated checksum value.
**
****************************************************************************************/
static uint16_t SharedParamsCalculateChecksum(void)
{
 800a73c:	b480      	push	{r7}
 800a73e:	b083      	sub	sp, #12
 800a740:	af00      	add	r7, sp, #0
  uint16_t result = 0;
 800a742:	2300      	movs	r3, #0
 800a744:	80fb      	strh	r3, [r7, #6]
  uint32_t byteIdx;

  /* Add the identifier bytes to the checksum. */
  result += (uint8_t)sharedParamsBuffer.identifier;
 800a746:	4b1f      	ldr	r3, [pc, #124]	; (800a7c4 <SharedParamsCalculateChecksum+0x88>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	b29a      	uxth	r2, r3
 800a74e:	88fb      	ldrh	r3, [r7, #6]
 800a750:	4413      	add	r3, r2
 800a752:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 8u);
 800a754:	4b1b      	ldr	r3, [pc, #108]	; (800a7c4 <SharedParamsCalculateChecksum+0x88>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	0a1b      	lsrs	r3, r3, #8
 800a75a:	b2db      	uxtb	r3, r3
 800a75c:	b29a      	uxth	r2, r3
 800a75e:	88fb      	ldrh	r3, [r7, #6]
 800a760:	4413      	add	r3, r2
 800a762:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 16u);
 800a764:	4b17      	ldr	r3, [pc, #92]	; (800a7c4 <SharedParamsCalculateChecksum+0x88>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	0c1b      	lsrs	r3, r3, #16
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	b29a      	uxth	r2, r3
 800a76e:	88fb      	ldrh	r3, [r7, #6]
 800a770:	4413      	add	r3, r2
 800a772:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 24u);
 800a774:	4b13      	ldr	r3, [pc, #76]	; (800a7c4 <SharedParamsCalculateChecksum+0x88>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	0e1b      	lsrs	r3, r3, #24
 800a77a:	b2db      	uxtb	r3, r3
 800a77c:	b29a      	uxth	r2, r3
 800a77e:	88fb      	ldrh	r3, [r7, #6]
 800a780:	4413      	add	r3, r2
 800a782:	80fb      	strh	r3, [r7, #6]
  /* Loop through the parameter data array. */
  for (byteIdx=0; byteIdx<SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 800a784:	2300      	movs	r3, #0
 800a786:	603b      	str	r3, [r7, #0]
 800a788:	e00b      	b.n	800a7a2 <SharedParamsCalculateChecksum+0x66>
  {
    /* Add parameter data byte to the checksum. */
    result += (uint8_t)sharedParamsBuffer.data[byteIdx];
 800a78a:	4a0e      	ldr	r2, [pc, #56]	; (800a7c4 <SharedParamsCalculateChecksum+0x88>)
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	4413      	add	r3, r2
 800a790:	3304      	adds	r3, #4
 800a792:	781b      	ldrb	r3, [r3, #0]
 800a794:	b29a      	uxth	r2, r3
 800a796:	88fb      	ldrh	r3, [r7, #6]
 800a798:	4413      	add	r3, r2
 800a79a:	80fb      	strh	r3, [r7, #6]
  for (byteIdx=0; byteIdx<SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	3301      	adds	r3, #1
 800a7a0:	603b      	str	r3, [r7, #0]
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	2b37      	cmp	r3, #55	; 0x37
 800a7a6:	d9f0      	bls.n	800a78a <SharedParamsCalculateChecksum+0x4e>
  }
  /* Determine one's complement. */
  result = ~result;
 800a7a8:	88fb      	ldrh	r3, [r7, #6]
 800a7aa:	43db      	mvns	r3, r3
 800a7ac:	80fb      	strh	r3, [r7, #6]
  /* Determine two's complement. */
  result += 1;
 800a7ae:	88fb      	ldrh	r3, [r7, #6]
 800a7b0:	3301      	adds	r3, #1
 800a7b2:	80fb      	strh	r3, [r7, #6]
  /* Give the result back to the caller. */
  return result;
 800a7b4:	88fb      	ldrh	r3, [r7, #6]
} /*** end of SharedParamsCalculateChecksum ***/
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	370c      	adds	r7, #12
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c0:	4770      	bx	lr
 800a7c2:	bf00      	nop
 800a7c4:	20000000 	.word	0x20000000

0800a7c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b082      	sub	sp, #8
 800a7cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800a7ce:	4b1d      	ldr	r3, [pc, #116]	; (800a844 <HAL_MspInit+0x7c>)
 800a7d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7d2:	4a1c      	ldr	r2, [pc, #112]	; (800a844 <HAL_MspInit+0x7c>)
 800a7d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a7d8:	6413      	str	r3, [r2, #64]	; 0x40
 800a7da:	4b1a      	ldr	r3, [pc, #104]	; (800a844 <HAL_MspInit+0x7c>)
 800a7dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7e2:	607b      	str	r3, [r7, #4]
 800a7e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a7e6:	4b17      	ldr	r3, [pc, #92]	; (800a844 <HAL_MspInit+0x7c>)
 800a7e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7ea:	4a16      	ldr	r2, [pc, #88]	; (800a844 <HAL_MspInit+0x7c>)
 800a7ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a7f0:	6453      	str	r3, [r2, #68]	; 0x44
 800a7f2:	4b14      	ldr	r3, [pc, #80]	; (800a844 <HAL_MspInit+0x7c>)
 800a7f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a7fa:	603b      	str	r3, [r7, #0]
 800a7fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 10, 0);
 800a7fe:	2200      	movs	r2, #0
 800a800:	210a      	movs	r1, #10
 800a802:	f06f 000b 	mvn.w	r0, #11
 800a806:	f000 fef5 	bl	800b5f4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 10, 0);
 800a80a:	2200      	movs	r2, #0
 800a80c:	210a      	movs	r1, #10
 800a80e:	f06f 000a 	mvn.w	r0, #10
 800a812:	f000 feef 	bl	800b5f4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 10, 0);
 800a816:	2200      	movs	r2, #0
 800a818:	210a      	movs	r1, #10
 800a81a:	f06f 0009 	mvn.w	r0, #9
 800a81e:	f000 fee9 	bl	800b5f4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 10, 0);
 800a822:	2200      	movs	r2, #0
 800a824:	210a      	movs	r1, #10
 800a826:	f06f 0003 	mvn.w	r0, #3
 800a82a:	f000 fee3 	bl	800b5f4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800a82e:	2200      	movs	r2, #0
 800a830:	210f      	movs	r1, #15
 800a832:	f06f 0001 	mvn.w	r0, #1
 800a836:	f000 fedd 	bl	800b5f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a83a:	bf00      	nop
 800a83c:	3708      	adds	r7, #8
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}
 800a842:	bf00      	nop
 800a844:	40023800 	.word	0x40023800

0800a848 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b08a      	sub	sp, #40	; 0x28
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a850:	f107 0314 	add.w	r3, r7, #20
 800a854:	2200      	movs	r2, #0
 800a856:	601a      	str	r2, [r3, #0]
 800a858:	605a      	str	r2, [r3, #4]
 800a85a:	609a      	str	r2, [r3, #8]
 800a85c:	60da      	str	r2, [r3, #12]
 800a85e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	4a19      	ldr	r2, [pc, #100]	; (800a8cc <HAL_DAC_MspInit+0x84>)
 800a866:	4293      	cmp	r3, r2
 800a868:	d12b      	bne.n	800a8c2 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800a86a:	4b19      	ldr	r3, [pc, #100]	; (800a8d0 <HAL_DAC_MspInit+0x88>)
 800a86c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a86e:	4a18      	ldr	r2, [pc, #96]	; (800a8d0 <HAL_DAC_MspInit+0x88>)
 800a870:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a874:	6413      	str	r3, [r2, #64]	; 0x40
 800a876:	4b16      	ldr	r3, [pc, #88]	; (800a8d0 <HAL_DAC_MspInit+0x88>)
 800a878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a87a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a87e:	613b      	str	r3, [r7, #16]
 800a880:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a882:	4b13      	ldr	r3, [pc, #76]	; (800a8d0 <HAL_DAC_MspInit+0x88>)
 800a884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a886:	4a12      	ldr	r2, [pc, #72]	; (800a8d0 <HAL_DAC_MspInit+0x88>)
 800a888:	f043 0301 	orr.w	r3, r3, #1
 800a88c:	6313      	str	r3, [r2, #48]	; 0x30
 800a88e:	4b10      	ldr	r3, [pc, #64]	; (800a8d0 <HAL_DAC_MspInit+0x88>)
 800a890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a892:	f003 0301 	and.w	r3, r3, #1
 800a896:	60fb      	str	r3, [r7, #12]
 800a898:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800a89a:	2330      	movs	r3, #48	; 0x30
 800a89c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a89e:	2303      	movs	r3, #3
 800a8a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a8a6:	f107 0314 	add.w	r3, r7, #20
 800a8aa:	4619      	mov	r1, r3
 800a8ac:	4809      	ldr	r0, [pc, #36]	; (800a8d4 <HAL_DAC_MspInit+0x8c>)
 800a8ae:	f002 fdbd 	bl	800d42c <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	2101      	movs	r1, #1
 800a8b6:	2036      	movs	r0, #54	; 0x36
 800a8b8:	f000 fe9c 	bl	800b5f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800a8bc:	2036      	movs	r0, #54	; 0x36
 800a8be:	f000 feb5 	bl	800b62c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800a8c2:	bf00      	nop
 800a8c4:	3728      	adds	r7, #40	; 0x28
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}
 800a8ca:	bf00      	nop
 800a8cc:	40007400 	.word	0x40007400
 800a8d0:	40023800 	.word	0x40023800
 800a8d4:	40020000 	.word	0x40020000

0800a8d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b08a      	sub	sp, #40	; 0x28
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8e0:	f107 0314 	add.w	r3, r7, #20
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	601a      	str	r2, [r3, #0]
 800a8e8:	605a      	str	r2, [r3, #4]
 800a8ea:	609a      	str	r2, [r3, #8]
 800a8ec:	60da      	str	r2, [r3, #12]
 800a8ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	4a25      	ldr	r2, [pc, #148]	; (800a98c <HAL_SPI_MspInit+0xb4>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d144      	bne.n	800a984 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800a8fa:	4b25      	ldr	r3, [pc, #148]	; (800a990 <HAL_SPI_MspInit+0xb8>)
 800a8fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8fe:	4a24      	ldr	r2, [pc, #144]	; (800a990 <HAL_SPI_MspInit+0xb8>)
 800a900:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a904:	6413      	str	r3, [r2, #64]	; 0x40
 800a906:	4b22      	ldr	r3, [pc, #136]	; (800a990 <HAL_SPI_MspInit+0xb8>)
 800a908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a90a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a90e:	613b      	str	r3, [r7, #16]
 800a910:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a912:	4b1f      	ldr	r3, [pc, #124]	; (800a990 <HAL_SPI_MspInit+0xb8>)
 800a914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a916:	4a1e      	ldr	r2, [pc, #120]	; (800a990 <HAL_SPI_MspInit+0xb8>)
 800a918:	f043 0304 	orr.w	r3, r3, #4
 800a91c:	6313      	str	r3, [r2, #48]	; 0x30
 800a91e:	4b1c      	ldr	r3, [pc, #112]	; (800a990 <HAL_SPI_MspInit+0xb8>)
 800a920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a922:	f003 0304 	and.w	r3, r3, #4
 800a926:	60fb      	str	r3, [r7, #12]
 800a928:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a92a:	4b19      	ldr	r3, [pc, #100]	; (800a990 <HAL_SPI_MspInit+0xb8>)
 800a92c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a92e:	4a18      	ldr	r2, [pc, #96]	; (800a990 <HAL_SPI_MspInit+0xb8>)
 800a930:	f043 0302 	orr.w	r3, r3, #2
 800a934:	6313      	str	r3, [r2, #48]	; 0x30
 800a936:	4b16      	ldr	r3, [pc, #88]	; (800a990 <HAL_SPI_MspInit+0xb8>)
 800a938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a93a:	f003 0302 	and.w	r3, r3, #2
 800a93e:	60bb      	str	r3, [r7, #8]
 800a940:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800a942:	2308      	movs	r3, #8
 800a944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a946:	2302      	movs	r3, #2
 800a948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a94a:	2300      	movs	r3, #0
 800a94c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a94e:	2303      	movs	r3, #3
 800a950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800a952:	2305      	movs	r3, #5
 800a954:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a956:	f107 0314 	add.w	r3, r7, #20
 800a95a:	4619      	mov	r1, r3
 800a95c:	480d      	ldr	r0, [pc, #52]	; (800a994 <HAL_SPI_MspInit+0xbc>)
 800a95e:	f002 fd65 	bl	800d42c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800a962:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a966:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a968:	2302      	movs	r3, #2
 800a96a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a96c:	2300      	movs	r3, #0
 800a96e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a970:	2303      	movs	r3, #3
 800a972:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800a974:	2305      	movs	r3, #5
 800a976:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a978:	f107 0314 	add.w	r3, r7, #20
 800a97c:	4619      	mov	r1, r3
 800a97e:	4806      	ldr	r0, [pc, #24]	; (800a998 <HAL_SPI_MspInit+0xc0>)
 800a980:	f002 fd54 	bl	800d42c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800a984:	bf00      	nop
 800a986:	3728      	adds	r7, #40	; 0x28
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}
 800a98c:	40003800 	.word	0x40003800
 800a990:	40023800 	.word	0x40023800
 800a994:	40020800 	.word	0x40020800
 800a998:	40020400 	.word	0x40020400

0800a99c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b08e      	sub	sp, #56	; 0x38
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a9a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	601a      	str	r2, [r3, #0]
 800a9ac:	605a      	str	r2, [r3, #4]
 800a9ae:	609a      	str	r2, [r3, #8]
 800a9b0:	60da      	str	r2, [r3, #12]
 800a9b2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	4a4f      	ldr	r2, [pc, #316]	; (800aaf8 <HAL_TIM_Base_MspInit+0x15c>)
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d114      	bne.n	800a9e8 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a9be:	4b4f      	ldr	r3, [pc, #316]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800a9c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9c2:	4a4e      	ldr	r2, [pc, #312]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800a9c4:	f043 0302 	orr.w	r3, r3, #2
 800a9c8:	6413      	str	r3, [r2, #64]	; 0x40
 800a9ca:	4b4c      	ldr	r3, [pc, #304]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800a9cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9ce:	f003 0302 	and.w	r3, r3, #2
 800a9d2:	623b      	str	r3, [r7, #32]
 800a9d4:	6a3b      	ldr	r3, [r7, #32]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	2103      	movs	r1, #3
 800a9da:	201d      	movs	r0, #29
 800a9dc:	f000 fe0a 	bl	800b5f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800a9e0:	201d      	movs	r0, #29
 800a9e2:	f000 fe23 	bl	800b62c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 800a9e6:	e082      	b.n	800aaee <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM5)
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	4a44      	ldr	r2, [pc, #272]	; (800ab00 <HAL_TIM_Base_MspInit+0x164>)
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	d114      	bne.n	800aa1c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800a9f2:	4b42      	ldr	r3, [pc, #264]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800a9f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9f6:	4a41      	ldr	r2, [pc, #260]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800a9f8:	f043 0308 	orr.w	r3, r3, #8
 800a9fc:	6413      	str	r3, [r2, #64]	; 0x40
 800a9fe:	4b3f      	ldr	r3, [pc, #252]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aa00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa02:	f003 0308 	and.w	r3, r3, #8
 800aa06:	61fb      	str	r3, [r7, #28]
 800aa08:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 1, 0);
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	2101      	movs	r1, #1
 800aa0e:	2032      	movs	r0, #50	; 0x32
 800aa10:	f000 fdf0 	bl	800b5f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800aa14:	2032      	movs	r0, #50	; 0x32
 800aa16:	f000 fe09 	bl	800b62c <HAL_NVIC_EnableIRQ>
}
 800aa1a:	e068      	b.n	800aaee <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM6)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	4a38      	ldr	r2, [pc, #224]	; (800ab04 <HAL_TIM_Base_MspInit+0x168>)
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d114      	bne.n	800aa50 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800aa26:	4b35      	ldr	r3, [pc, #212]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aa28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa2a:	4a34      	ldr	r2, [pc, #208]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aa2c:	f043 0310 	orr.w	r3, r3, #16
 800aa30:	6413      	str	r3, [r2, #64]	; 0x40
 800aa32:	4b32      	ldr	r3, [pc, #200]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aa34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa36:	f003 0310 	and.w	r3, r3, #16
 800aa3a:	61bb      	str	r3, [r7, #24]
 800aa3c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800aa3e:	2200      	movs	r2, #0
 800aa40:	2101      	movs	r1, #1
 800aa42:	2036      	movs	r0, #54	; 0x36
 800aa44:	f000 fdd6 	bl	800b5f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800aa48:	2036      	movs	r0, #54	; 0x36
 800aa4a:	f000 fdef 	bl	800b62c <HAL_NVIC_EnableIRQ>
}
 800aa4e:	e04e      	b.n	800aaee <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM7)
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	4a2c      	ldr	r2, [pc, #176]	; (800ab08 <HAL_TIM_Base_MspInit+0x16c>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d114      	bne.n	800aa84 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800aa5a:	4b28      	ldr	r3, [pc, #160]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aa5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa5e:	4a27      	ldr	r2, [pc, #156]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aa60:	f043 0320 	orr.w	r3, r3, #32
 800aa64:	6413      	str	r3, [r2, #64]	; 0x40
 800aa66:	4b25      	ldr	r3, [pc, #148]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aa68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa6a:	f003 0320 	and.w	r3, r3, #32
 800aa6e:	617b      	str	r3, [r7, #20]
 800aa70:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 800aa72:	2200      	movs	r2, #0
 800aa74:	2101      	movs	r1, #1
 800aa76:	2037      	movs	r0, #55	; 0x37
 800aa78:	f000 fdbc 	bl	800b5f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800aa7c:	2037      	movs	r0, #55	; 0x37
 800aa7e:	f000 fdd5 	bl	800b62c <HAL_NVIC_EnableIRQ>
}
 800aa82:	e034      	b.n	800aaee <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM10)
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	4a20      	ldr	r2, [pc, #128]	; (800ab0c <HAL_TIM_Base_MspInit+0x170>)
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	d12f      	bne.n	800aaee <HAL_TIM_Base_MspInit+0x152>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800aa8e:	4b1b      	ldr	r3, [pc, #108]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aa90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa92:	4a1a      	ldr	r2, [pc, #104]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aa94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aa98:	6453      	str	r3, [r2, #68]	; 0x44
 800aa9a:	4b18      	ldr	r3, [pc, #96]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aa9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aaa2:	613b      	str	r3, [r7, #16]
 800aaa4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800aaa6:	4b15      	ldr	r3, [pc, #84]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aaa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaaa:	4a14      	ldr	r2, [pc, #80]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aaac:	f043 0320 	orr.w	r3, r3, #32
 800aab0:	6313      	str	r3, [r2, #48]	; 0x30
 800aab2:	4b12      	ldr	r3, [pc, #72]	; (800aafc <HAL_TIM_Base_MspInit+0x160>)
 800aab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aab6:	f003 0320 	and.w	r3, r3, #32
 800aaba:	60fb      	str	r3, [r7, #12]
 800aabc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800aabe:	2340      	movs	r3, #64	; 0x40
 800aac0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aac2:	2302      	movs	r3, #2
 800aac4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aac6:	2300      	movs	r3, #0
 800aac8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aaca:	2300      	movs	r3, #0
 800aacc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800aace:	2303      	movs	r3, #3
 800aad0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800aad2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aad6:	4619      	mov	r1, r3
 800aad8:	480d      	ldr	r0, [pc, #52]	; (800ab10 <HAL_TIM_Base_MspInit+0x174>)
 800aada:	f002 fca7 	bl	800d42c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800aade:	2200      	movs	r2, #0
 800aae0:	2100      	movs	r1, #0
 800aae2:	2019      	movs	r0, #25
 800aae4:	f000 fd86 	bl	800b5f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800aae8:	2019      	movs	r0, #25
 800aaea:	f000 fd9f 	bl	800b62c <HAL_NVIC_EnableIRQ>
}
 800aaee:	bf00      	nop
 800aaf0:	3738      	adds	r7, #56	; 0x38
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd80      	pop	{r7, pc}
 800aaf6:	bf00      	nop
 800aaf8:	40000400 	.word	0x40000400
 800aafc:	40023800 	.word	0x40023800
 800ab00:	40000c00 	.word	0x40000c00
 800ab04:	40001000 	.word	0x40001000
 800ab08:	40001400 	.word	0x40001400
 800ab0c:	40014400 	.word	0x40014400
 800ab10:	40021400 	.word	0x40021400

0800ab14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b08e      	sub	sp, #56	; 0x38
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ab20:	2200      	movs	r2, #0
 800ab22:	601a      	str	r2, [r3, #0]
 800ab24:	605a      	str	r2, [r3, #4]
 800ab26:	609a      	str	r2, [r3, #8]
 800ab28:	60da      	str	r2, [r3, #12]
 800ab2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4a99      	ldr	r2, [pc, #612]	; (800ad98 <HAL_UART_MspInit+0x284>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d170      	bne.n	800ac18 <HAL_UART_MspInit+0x104>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800ab36:	4b99      	ldr	r3, [pc, #612]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ab38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab3a:	4a98      	ldr	r2, [pc, #608]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ab3c:	f043 0310 	orr.w	r3, r3, #16
 800ab40:	6453      	str	r3, [r2, #68]	; 0x44
 800ab42:	4b96      	ldr	r3, [pc, #600]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ab44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab46:	f003 0310 	and.w	r3, r3, #16
 800ab4a:	623b      	str	r3, [r7, #32]
 800ab4c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ab4e:	4b93      	ldr	r3, [pc, #588]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ab50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab52:	4a92      	ldr	r2, [pc, #584]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ab54:	f043 0302 	orr.w	r3, r3, #2
 800ab58:	6313      	str	r3, [r2, #48]	; 0x30
 800ab5a:	4b90      	ldr	r3, [pc, #576]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ab5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab5e:	f003 0302 	and.w	r3, r3, #2
 800ab62:	61fb      	str	r3, [r7, #28]
 800ab64:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800ab66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ab6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab6c:	2302      	movs	r3, #2
 800ab6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab70:	2300      	movs	r3, #0
 800ab72:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab74:	2303      	movs	r3, #3
 800ab76:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800ab78:	2304      	movs	r3, #4
 800ab7a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ab7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ab80:	4619      	mov	r1, r3
 800ab82:	4887      	ldr	r0, [pc, #540]	; (800ada0 <HAL_UART_MspInit+0x28c>)
 800ab84:	f002 fc52 	bl	800d42c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800ab88:	2340      	movs	r3, #64	; 0x40
 800ab8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab8c:	2302      	movs	r3, #2
 800ab8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab90:	2300      	movs	r3, #0
 800ab92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab94:	2303      	movs	r3, #3
 800ab96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800ab98:	2307      	movs	r3, #7
 800ab9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ab9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aba0:	4619      	mov	r1, r3
 800aba2:	487f      	ldr	r0, [pc, #508]	; (800ada0 <HAL_UART_MspInit+0x28c>)
 800aba4:	f002 fc42 	bl	800d42c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800aba8:	4b7e      	ldr	r3, [pc, #504]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abaa:	4a7f      	ldr	r2, [pc, #508]	; (800ada8 <HAL_UART_MspInit+0x294>)
 800abac:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800abae:	4b7d      	ldr	r3, [pc, #500]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abb0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800abb4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800abb6:	4b7b      	ldr	r3, [pc, #492]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abb8:	2200      	movs	r2, #0
 800abba:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800abbc:	4b79      	ldr	r3, [pc, #484]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abbe:	2200      	movs	r2, #0
 800abc0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800abc2:	4b78      	ldr	r3, [pc, #480]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800abc8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800abca:	4b76      	ldr	r3, [pc, #472]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abcc:	2200      	movs	r2, #0
 800abce:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800abd0:	4b74      	ldr	r3, [pc, #464]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abd2:	2200      	movs	r2, #0
 800abd4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800abd6:	4b73      	ldr	r3, [pc, #460]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800abdc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800abde:	4b71      	ldr	r3, [pc, #452]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abe0:	2200      	movs	r2, #0
 800abe2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800abe4:	4b6f      	ldr	r3, [pc, #444]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abe6:	2200      	movs	r2, #0
 800abe8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800abea:	486e      	ldr	r0, [pc, #440]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abec:	f000 fe84 	bl	800b8f8 <HAL_DMA_Init>
 800abf0:	4603      	mov	r3, r0
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d001      	beq.n	800abfa <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800abf6:	f7ff fd3b 	bl	800a670 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	4a69      	ldr	r2, [pc, #420]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800abfe:	66da      	str	r2, [r3, #108]	; 0x6c
 800ac00:	4a68      	ldr	r2, [pc, #416]	; (800ada4 <HAL_UART_MspInit+0x290>)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800ac06:	2200      	movs	r2, #0
 800ac08:	2101      	movs	r1, #1
 800ac0a:	2025      	movs	r0, #37	; 0x25
 800ac0c:	f000 fcf2 	bl	800b5f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800ac10:	2025      	movs	r0, #37	; 0x25
 800ac12:	f000 fd0b 	bl	800b62c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800ac16:	e0ba      	b.n	800ad8e <HAL_UART_MspInit+0x27a>
  else if(huart->Instance==USART3)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4a63      	ldr	r2, [pc, #396]	; (800adac <HAL_UART_MspInit+0x298>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d129      	bne.n	800ac76 <HAL_UART_MspInit+0x162>
    __HAL_RCC_USART3_CLK_ENABLE();
 800ac22:	4b5e      	ldr	r3, [pc, #376]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ac24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac26:	4a5d      	ldr	r2, [pc, #372]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ac28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ac2c:	6413      	str	r3, [r2, #64]	; 0x40
 800ac2e:	4b5b      	ldr	r3, [pc, #364]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ac30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ac36:	61bb      	str	r3, [r7, #24]
 800ac38:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800ac3a:	4b58      	ldr	r3, [pc, #352]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ac3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac3e:	4a57      	ldr	r2, [pc, #348]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ac40:	f043 0308 	orr.w	r3, r3, #8
 800ac44:	6313      	str	r3, [r2, #48]	; 0x30
 800ac46:	4b55      	ldr	r3, [pc, #340]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ac48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac4a:	f003 0308 	and.w	r3, r3, #8
 800ac4e:	617b      	str	r3, [r7, #20]
 800ac50:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800ac52:	f44f 7340 	mov.w	r3, #768	; 0x300
 800ac56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac58:	2302      	movs	r3, #2
 800ac5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac60:	2303      	movs	r3, #3
 800ac62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800ac64:	2307      	movs	r3, #7
 800ac66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ac68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	4850      	ldr	r0, [pc, #320]	; (800adb0 <HAL_UART_MspInit+0x29c>)
 800ac70:	f002 fbdc 	bl	800d42c <HAL_GPIO_Init>
}
 800ac74:	e08b      	b.n	800ad8e <HAL_UART_MspInit+0x27a>
  else if(huart->Instance==USART6)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	4a4e      	ldr	r2, [pc, #312]	; (800adb4 <HAL_UART_MspInit+0x2a0>)
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	f040 8086 	bne.w	800ad8e <HAL_UART_MspInit+0x27a>
    __HAL_RCC_USART6_CLK_ENABLE();
 800ac82:	4b46      	ldr	r3, [pc, #280]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ac84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac86:	4a45      	ldr	r2, [pc, #276]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ac88:	f043 0320 	orr.w	r3, r3, #32
 800ac8c:	6453      	str	r3, [r2, #68]	; 0x44
 800ac8e:	4b43      	ldr	r3, [pc, #268]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ac90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac92:	f003 0320 	and.w	r3, r3, #32
 800ac96:	613b      	str	r3, [r7, #16]
 800ac98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ac9a:	4b40      	ldr	r3, [pc, #256]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800ac9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac9e:	4a3f      	ldr	r2, [pc, #252]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800aca0:	f043 0304 	orr.w	r3, r3, #4
 800aca4:	6313      	str	r3, [r2, #48]	; 0x30
 800aca6:	4b3d      	ldr	r3, [pc, #244]	; (800ad9c <HAL_UART_MspInit+0x288>)
 800aca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acaa:	f003 0304 	and.w	r3, r3, #4
 800acae:	60fb      	str	r3, [r7, #12]
 800acb0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800acb2:	23c0      	movs	r3, #192	; 0xc0
 800acb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800acb6:	2302      	movs	r3, #2
 800acb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acba:	2300      	movs	r3, #0
 800acbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800acbe:	2303      	movs	r3, #3
 800acc0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800acc2:	2308      	movs	r3, #8
 800acc4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800acc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800acca:	4619      	mov	r1, r3
 800accc:	483a      	ldr	r0, [pc, #232]	; (800adb8 <HAL_UART_MspInit+0x2a4>)
 800acce:	f002 fbad 	bl	800d42c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800acd2:	4b3a      	ldr	r3, [pc, #232]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800acd4:	4a3a      	ldr	r2, [pc, #232]	; (800adc0 <HAL_UART_MspInit+0x2ac>)
 800acd6:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800acd8:	4b38      	ldr	r3, [pc, #224]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800acda:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800acde:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ace0:	4b36      	ldr	r3, [pc, #216]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800ace2:	2200      	movs	r2, #0
 800ace4:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ace6:	4b35      	ldr	r3, [pc, #212]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800ace8:	2200      	movs	r2, #0
 800acea:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800acec:	4b33      	ldr	r3, [pc, #204]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800acee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800acf2:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800acf4:	4b31      	ldr	r3, [pc, #196]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800acf6:	2200      	movs	r2, #0
 800acf8:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800acfa:	4b30      	ldr	r3, [pc, #192]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800acfc:	2200      	movs	r2, #0
 800acfe:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 800ad00:	4b2e      	ldr	r3, [pc, #184]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800ad02:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ad06:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800ad08:	4b2c      	ldr	r3, [pc, #176]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ad0e:	4b2b      	ldr	r3, [pc, #172]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800ad10:	2200      	movs	r2, #0
 800ad12:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800ad14:	4829      	ldr	r0, [pc, #164]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800ad16:	f000 fdef 	bl	800b8f8 <HAL_DMA_Init>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d001      	beq.n	800ad24 <HAL_UART_MspInit+0x210>
      Error_Handler();
 800ad20:	f7ff fca6 	bl	800a670 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	4a25      	ldr	r2, [pc, #148]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800ad28:	66da      	str	r2, [r3, #108]	; 0x6c
 800ad2a:	4a24      	ldr	r2, [pc, #144]	; (800adbc <HAL_UART_MspInit+0x2a8>)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800ad30:	4b24      	ldr	r3, [pc, #144]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad32:	4a25      	ldr	r2, [pc, #148]	; (800adc8 <HAL_UART_MspInit+0x2b4>)
 800ad34:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800ad36:	4b23      	ldr	r3, [pc, #140]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad38:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800ad3c:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ad3e:	4b21      	ldr	r3, [pc, #132]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad40:	2240      	movs	r2, #64	; 0x40
 800ad42:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ad44:	4b1f      	ldr	r3, [pc, #124]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad46:	2200      	movs	r2, #0
 800ad48:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ad4a:	4b1e      	ldr	r3, [pc, #120]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ad50:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ad52:	4b1c      	ldr	r3, [pc, #112]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad54:	2200      	movs	r2, #0
 800ad56:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ad58:	4b1a      	ldr	r3, [pc, #104]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 800ad5e:	4b19      	ldr	r3, [pc, #100]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad60:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ad64:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800ad66:	4b17      	ldr	r3, [pc, #92]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad68:	2200      	movs	r2, #0
 800ad6a:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ad6c:	4b15      	ldr	r3, [pc, #84]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad6e:	2200      	movs	r2, #0
 800ad70:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800ad72:	4814      	ldr	r0, [pc, #80]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad74:	f000 fdc0 	bl	800b8f8 <HAL_DMA_Init>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d001      	beq.n	800ad82 <HAL_UART_MspInit+0x26e>
      Error_Handler();
 800ad7e:	f7ff fc77 	bl	800a670 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	4a0f      	ldr	r2, [pc, #60]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad86:	669a      	str	r2, [r3, #104]	; 0x68
 800ad88:	4a0e      	ldr	r2, [pc, #56]	; (800adc4 <HAL_UART_MspInit+0x2b0>)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800ad8e:	bf00      	nop
 800ad90:	3738      	adds	r7, #56	; 0x38
 800ad92:	46bd      	mov	sp, r7
 800ad94:	bd80      	pop	{r7, pc}
 800ad96:	bf00      	nop
 800ad98:	40011000 	.word	0x40011000
 800ad9c:	40023800 	.word	0x40023800
 800ada0:	40020400 	.word	0x40020400
 800ada4:	20019520 	.word	0x20019520
 800ada8:	40026440 	.word	0x40026440
 800adac:	40004800 	.word	0x40004800
 800adb0:	40020c00 	.word	0x40020c00
 800adb4:	40011400 	.word	0x40011400
 800adb8:	40020800 	.word	0x40020800
 800adbc:	20018f1c 	.word	0x20018f1c
 800adc0:	40026428 	.word	0x40026428
 800adc4:	200194c0 	.word	0x200194c0
 800adc8:	400264a0 	.word	0x400264a0

0800adcc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b08a      	sub	sp, #40	; 0x28
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800add4:	f107 0314 	add.w	r3, r7, #20
 800add8:	2200      	movs	r2, #0
 800adda:	601a      	str	r2, [r3, #0]
 800addc:	605a      	str	r2, [r3, #4]
 800adde:	609a      	str	r2, [r3, #8]
 800ade0:	60da      	str	r2, [r3, #12]
 800ade2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800adec:	d141      	bne.n	800ae72 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800adee:	4b23      	ldr	r3, [pc, #140]	; (800ae7c <HAL_PCD_MspInit+0xb0>)
 800adf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adf2:	4a22      	ldr	r2, [pc, #136]	; (800ae7c <HAL_PCD_MspInit+0xb0>)
 800adf4:	f043 0301 	orr.w	r3, r3, #1
 800adf8:	6313      	str	r3, [r2, #48]	; 0x30
 800adfa:	4b20      	ldr	r3, [pc, #128]	; (800ae7c <HAL_PCD_MspInit+0xb0>)
 800adfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adfe:	f003 0301 	and.w	r3, r3, #1
 800ae02:	613b      	str	r3, [r7, #16]
 800ae04:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800ae06:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800ae0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae0c:	2302      	movs	r3, #2
 800ae0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae10:	2300      	movs	r3, #0
 800ae12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ae14:	2303      	movs	r3, #3
 800ae16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ae18:	230a      	movs	r3, #10
 800ae1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ae1c:	f107 0314 	add.w	r3, r7, #20
 800ae20:	4619      	mov	r1, r3
 800ae22:	4817      	ldr	r0, [pc, #92]	; (800ae80 <HAL_PCD_MspInit+0xb4>)
 800ae24:	f002 fb02 	bl	800d42c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800ae28:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ae2e:	2300      	movs	r3, #0
 800ae30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae32:	2300      	movs	r3, #0
 800ae34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800ae36:	f107 0314 	add.w	r3, r7, #20
 800ae3a:	4619      	mov	r1, r3
 800ae3c:	4810      	ldr	r0, [pc, #64]	; (800ae80 <HAL_PCD_MspInit+0xb4>)
 800ae3e:	f002 faf5 	bl	800d42c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ae42:	4b0e      	ldr	r3, [pc, #56]	; (800ae7c <HAL_PCD_MspInit+0xb0>)
 800ae44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae46:	4a0d      	ldr	r2, [pc, #52]	; (800ae7c <HAL_PCD_MspInit+0xb0>)
 800ae48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae4c:	6353      	str	r3, [r2, #52]	; 0x34
 800ae4e:	4b0b      	ldr	r3, [pc, #44]	; (800ae7c <HAL_PCD_MspInit+0xb0>)
 800ae50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae56:	60fb      	str	r3, [r7, #12]
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	4b08      	ldr	r3, [pc, #32]	; (800ae7c <HAL_PCD_MspInit+0xb0>)
 800ae5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae5e:	4a07      	ldr	r2, [pc, #28]	; (800ae7c <HAL_PCD_MspInit+0xb0>)
 800ae60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ae64:	6453      	str	r3, [r2, #68]	; 0x44
 800ae66:	4b05      	ldr	r3, [pc, #20]	; (800ae7c <HAL_PCD_MspInit+0xb0>)
 800ae68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ae6e:	60bb      	str	r3, [r7, #8]
 800ae70:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800ae72:	bf00      	nop
 800ae74:	3728      	adds	r7, #40	; 0x28
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd80      	pop	{r7, pc}
 800ae7a:	bf00      	nop
 800ae7c:	40023800 	.word	0x40023800
 800ae80:	40020000 	.word	0x40020000

0800ae84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b08c      	sub	sp, #48	; 0x30
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800ae90:	2300      	movs	r3, #0
 800ae92:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 800ae94:	2200      	movs	r2, #0
 800ae96:	6879      	ldr	r1, [r7, #4]
 800ae98:	2019      	movs	r0, #25
 800ae9a:	f000 fbab 	bl	800b5f4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800ae9e:	2019      	movs	r0, #25
 800aea0:	f000 fbc4 	bl	800b62c <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800aea4:	4b1f      	ldr	r3, [pc, #124]	; (800af24 <HAL_InitTick+0xa0>)
 800aea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aea8:	4a1e      	ldr	r2, [pc, #120]	; (800af24 <HAL_InitTick+0xa0>)
 800aeaa:	f043 0301 	orr.w	r3, r3, #1
 800aeae:	6453      	str	r3, [r2, #68]	; 0x44
 800aeb0:	4b1c      	ldr	r3, [pc, #112]	; (800af24 <HAL_InitTick+0xa0>)
 800aeb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aeb4:	f003 0301 	and.w	r3, r3, #1
 800aeb8:	60fb      	str	r3, [r7, #12]
 800aeba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800aebc:	f107 0210 	add.w	r2, r7, #16
 800aec0:	f107 0314 	add.w	r3, r7, #20
 800aec4:	4611      	mov	r1, r2
 800aec6:	4618      	mov	r0, r3
 800aec8:	f003 fadc 	bl	800e484 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800aecc:	f003 fac6 	bl	800e45c <HAL_RCC_GetPCLK2Freq>
 800aed0:	4603      	mov	r3, r0
 800aed2:	005b      	lsls	r3, r3, #1
 800aed4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800aed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aed8:	4a13      	ldr	r2, [pc, #76]	; (800af28 <HAL_InitTick+0xa4>)
 800aeda:	fba2 2303 	umull	r2, r3, r2, r3
 800aede:	0c9b      	lsrs	r3, r3, #18
 800aee0:	3b01      	subs	r3, #1
 800aee2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800aee4:	4b11      	ldr	r3, [pc, #68]	; (800af2c <HAL_InitTick+0xa8>)
 800aee6:	4a12      	ldr	r2, [pc, #72]	; (800af30 <HAL_InitTick+0xac>)
 800aee8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800aeea:	4b10      	ldr	r3, [pc, #64]	; (800af2c <HAL_InitTick+0xa8>)
 800aeec:	f240 32e7 	movw	r2, #999	; 0x3e7
 800aef0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800aef2:	4a0e      	ldr	r2, [pc, #56]	; (800af2c <HAL_InitTick+0xa8>)
 800aef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aef6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800aef8:	4b0c      	ldr	r3, [pc, #48]	; (800af2c <HAL_InitTick+0xa8>)
 800aefa:	2200      	movs	r2, #0
 800aefc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800aefe:	4b0b      	ldr	r3, [pc, #44]	; (800af2c <HAL_InitTick+0xa8>)
 800af00:	2200      	movs	r2, #0
 800af02:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800af04:	4809      	ldr	r0, [pc, #36]	; (800af2c <HAL_InitTick+0xa8>)
 800af06:	f003 ffa7 	bl	800ee58 <HAL_TIM_Base_Init>
 800af0a:	4603      	mov	r3, r0
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d104      	bne.n	800af1a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800af10:	4806      	ldr	r0, [pc, #24]	; (800af2c <HAL_InitTick+0xa8>)
 800af12:	f003 fff7 	bl	800ef04 <HAL_TIM_Base_Start_IT>
 800af16:	4603      	mov	r3, r0
 800af18:	e000      	b.n	800af1c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800af1a:	2301      	movs	r3, #1
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3730      	adds	r7, #48	; 0x30
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}
 800af24:	40023800 	.word	0x40023800
 800af28:	431bde83 	.word	0x431bde83
 800af2c:	20019698 	.word	0x20019698
 800af30:	40010000 	.word	0x40010000

0800af34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800af34:	b480      	push	{r7}
 800af36:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800af38:	bf00      	nop
 800af3a:	46bd      	mov	sp, r7
 800af3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af40:	4770      	bx	lr

0800af42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800af42:	b480      	push	{r7}
 800af44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800af46:	e7fe      	b.n	800af46 <HardFault_Handler+0x4>

0800af48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800af48:	b480      	push	{r7}
 800af4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800af4c:	e7fe      	b.n	800af4c <MemManage_Handler+0x4>

0800af4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800af4e:	b480      	push	{r7}
 800af50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800af52:	e7fe      	b.n	800af52 <BusFault_Handler+0x4>

0800af54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800af54:	b480      	push	{r7}
 800af56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800af58:	e7fe      	b.n	800af58 <UsageFault_Handler+0x4>

0800af5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800af5a:	b480      	push	{r7}
 800af5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800af5e:	bf00      	nop
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800af6c:	4803      	ldr	r0, [pc, #12]	; (800af7c <TIM1_UP_TIM10_IRQHandler+0x14>)
 800af6e:	f004 f853 	bl	800f018 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 800af72:	4803      	ldr	r0, [pc, #12]	; (800af80 <TIM1_UP_TIM10_IRQHandler+0x18>)
 800af74:	f004 f850 	bl	800f018 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800af78:	bf00      	nop
 800af7a:	bd80      	pop	{r7, pc}
 800af7c:	20019698 	.word	0x20019698
 800af80:	20018ffc 	.word	0x20018ffc

0800af84 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800af84:	b580      	push	{r7, lr}
 800af86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800af88:	4804      	ldr	r0, [pc, #16]	; (800af9c <TIM3_IRQHandler+0x18>)
 800af8a:	f004 f845 	bl	800f018 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 800af8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800af92:	4803      	ldr	r0, [pc, #12]	; (800afa0 <TIM3_IRQHandler+0x1c>)
 800af94:	f002 fc0d 	bl	800d7b2 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM3_IRQn 1 */
}
 800af98:	bf00      	nop
 800af9a:	bd80      	pop	{r7, pc}
 800af9c:	20019480 	.word	0x20019480
 800afa0:	40020400 	.word	0x40020400

0800afa4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800afa8:	4802      	ldr	r0, [pc, #8]	; (800afb4 <USART1_IRQHandler+0x10>)
 800afaa:	f004 ffb3 	bl	800ff14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800afae:	bf00      	nop
 800afb0:	bd80      	pop	{r7, pc}
 800afb2:	bf00      	nop
 800afb4:	20019580 	.word	0x20019580

0800afb8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800afbc:	4802      	ldr	r0, [pc, #8]	; (800afc8 <TIM5_IRQHandler+0x10>)
 800afbe:	f004 f82b 	bl	800f018 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800afc2:	bf00      	nop
 800afc4:	bd80      	pop	{r7, pc}
 800afc6:	bf00      	nop
 800afc8:	20019440 	.word	0x20019440

0800afcc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 800afd0:	4803      	ldr	r0, [pc, #12]	; (800afe0 <TIM6_DAC_IRQHandler+0x14>)
 800afd2:	f000 fbc1 	bl	800b758 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 800afd6:	4803      	ldr	r0, [pc, #12]	; (800afe4 <TIM6_DAC_IRQHandler+0x18>)
 800afd8:	f004 f81e 	bl	800f018 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800afdc:	bf00      	nop
 800afde:	bd80      	pop	{r7, pc}
 800afe0:	20019600 	.word	0x20019600
 800afe4:	20019618 	.word	0x20019618

0800afe8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b082      	sub	sp, #8
 800afec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800afee:	482c      	ldr	r0, [pc, #176]	; (800b0a0 <TIM7_IRQHandler+0xb8>)
 800aff0:	f004 f812 	bl	800f018 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

	//__HAL_TIM_SET_COUNTER(&htim7 , 0);

  HAL_GPIO_WritePin(GPIOF, DEBUG1_Pin, GPIO_PIN_SET);
 800aff4:	2201      	movs	r2, #1
 800aff6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800affa:	482a      	ldr	r0, [pc, #168]	; (800b0a4 <TIM7_IRQHandler+0xbc>)
 800affc:	f002 fbc0 	bl	800d780 <HAL_GPIO_WritePin>
//***********************Start Measurement*********************//
HAL_GPIO_WritePin(GPIOC, CV_A_B_Pin,GPIO_PIN_RESET);
 800b000:	2200      	movs	r2, #0
 800b002:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b006:	4828      	ldr	r0, [pc, #160]	; (800b0a8 <TIM7_IRQHandler+0xc0>)
 800b008:	f002 fbba 	bl	800d780 <HAL_GPIO_WritePin>
microDelay(0);
 800b00c:	2000      	movs	r0, #0
 800b00e:	f000 f87f 	bl	800b110 <microDelay>
HAL_GPIO_WritePin(GPIOC, CV_A_B_Pin,GPIO_PIN_SET);
 800b012:	2201      	movs	r2, #1
 800b014:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b018:	4823      	ldr	r0, [pc, #140]	; (800b0a8 <TIM7_IRQHandler+0xc0>)
 800b01a:	f002 fbb1 	bl	800d780 <HAL_GPIO_WritePin>
//If just 6 Channels are selected for READ then it is possible to read while Aquiering


//*******************Get new samples from ADC******************//
	//*******************this takes around 5µSec*******************//
for (int i = 0; i<6; i++){
 800b01e:	2300      	movs	r3, #0
 800b020:	607b      	str	r3, [r7, #4]
 800b022:	e01b      	b.n	800b05c <TIM7_IRQHandler+0x74>
	HAL_GPIO_WritePin(GPIOD, RD_Pin,GPIO_PIN_SET);
 800b024:	2201      	movs	r2, #1
 800b026:	2104      	movs	r1, #4
 800b028:	4820      	ldr	r0, [pc, #128]	; (800b0ac <TIM7_IRQHandler+0xc4>)
 800b02a:	f002 fba9 	bl	800d780 <HAL_GPIO_WritePin>


    HAL_GPIO_WritePin(GPIOD, RD_Pin,GPIO_PIN_RESET);
 800b02e:	2200      	movs	r2, #0
 800b030:	2104      	movs	r1, #4
 800b032:	481e      	ldr	r0, [pc, #120]	; (800b0ac <TIM7_IRQHandler+0xc4>)
 800b034:	f002 fba4 	bl	800d780 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, CS_Pin,GPIO_PIN_RESET);
 800b038:	2200      	movs	r2, #0
 800b03a:	2180      	movs	r1, #128	; 0x80
 800b03c:	481b      	ldr	r0, [pc, #108]	; (800b0ac <TIM7_IRQHandler+0xc4>)
 800b03e:	f002 fb9f 	bl	800d780 <HAL_GPIO_WritePin>


    microDelay(0);
 800b042:	2000      	movs	r0, #0
 800b044:	f000 f864 	bl	800b110 <microDelay>
     //At least something... to get Ports updated

    analogIN[i] = GPIOE->IDR;
 800b048:	4b19      	ldr	r3, [pc, #100]	; (800b0b0 <TIM7_IRQHandler+0xc8>)
 800b04a:	691b      	ldr	r3, [r3, #16]
 800b04c:	b299      	uxth	r1, r3
 800b04e:	4a19      	ldr	r2, [pc, #100]	; (800b0b4 <TIM7_IRQHandler+0xcc>)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
for (int i = 0; i<6; i++){
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	3301      	adds	r3, #1
 800b05a:	607b      	str	r3, [r7, #4]
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2b05      	cmp	r3, #5
 800b060:	dde0      	ble.n	800b024 <TIM7_IRQHandler+0x3c>

}

HAL_GPIO_WritePin(GPIOD, CS_Pin,GPIO_PIN_SET);
 800b062:	2201      	movs	r2, #1
 800b064:	2180      	movs	r1, #128	; 0x80
 800b066:	4811      	ldr	r0, [pc, #68]	; (800b0ac <TIM7_IRQHandler+0xc4>)
 800b068:	f002 fb8a 	bl	800d780 <HAL_GPIO_WritePin>

HAL_GPIO_WritePin(GPIOF, DEBUG1_Pin, GPIO_PIN_RESET);
 800b06c:	2200      	movs	r2, #0
 800b06e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b072:	480c      	ldr	r0, [pc, #48]	; (800b0a4 <TIM7_IRQHandler+0xbc>)
 800b074:	f002 fb84 	bl	800d780 <HAL_GPIO_WritePin>

//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,UART_reciveCorrected[7]+150); //Update ADC1
//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R,UART_reciveCorrected[9]+171); //Update ADC2 +171

HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,UART_IN[7]+109); //Update ADC1
 800b078:	4b0f      	ldr	r3, [pc, #60]	; (800b0b8 <TIM7_IRQHandler+0xd0>)
 800b07a:	79db      	ldrb	r3, [r3, #7]
 800b07c:	336d      	adds	r3, #109	; 0x6d
 800b07e:	2200      	movs	r2, #0
 800b080:	2100      	movs	r1, #0
 800b082:	480e      	ldr	r0, [pc, #56]	; (800b0bc <TIM7_IRQHandler+0xd4>)
 800b084:	f000 fc09 	bl	800b89a <HAL_DAC_SetValue>
HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R,UART_IN[9]+99); //Update ADC2 +171
 800b088:	4b0b      	ldr	r3, [pc, #44]	; (800b0b8 <TIM7_IRQHandler+0xd0>)
 800b08a:	7a5b      	ldrb	r3, [r3, #9]
 800b08c:	3363      	adds	r3, #99	; 0x63
 800b08e:	2200      	movs	r2, #0
 800b090:	2110      	movs	r1, #16
 800b092:	480a      	ldr	r0, [pc, #40]	; (800b0bc <TIM7_IRQHandler+0xd4>)
 800b094:	f000 fc01 	bl	800b89a <HAL_DAC_SetValue>




  /* USER CODE END TIM7_IRQn 1 */
}
 800b098:	bf00      	nop
 800b09a:	3708      	adds	r7, #8
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bd80      	pop	{r7, pc}
 800b0a0:	20019658 	.word	0x20019658
 800b0a4:	40021400 	.word	0x40021400
 800b0a8:	40020800 	.word	0x40020800
 800b0ac:	40020c00 	.word	0x40020c00
 800b0b0:	40021000 	.word	0x40021000
 800b0b4:	20010a84 	.word	0x20010a84
 800b0b8:	2000f9fc 	.word	0x2000f9fc
 800b0bc:	20019600 	.word	0x20019600

0800b0c0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800b0c4:	4802      	ldr	r0, [pc, #8]	; (800b0d0 <DMA2_Stream1_IRQHandler+0x10>)
 800b0c6:	f000 fdb7 	bl	800bc38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800b0ca:	bf00      	nop
 800b0cc:	bd80      	pop	{r7, pc}
 800b0ce:	bf00      	nop
 800b0d0:	20018f1c 	.word	0x20018f1c

0800b0d4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800b0d8:	4802      	ldr	r0, [pc, #8]	; (800b0e4 <DMA2_Stream2_IRQHandler+0x10>)
 800b0da:	f000 fdad 	bl	800bc38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800b0de:	bf00      	nop
 800b0e0:	bd80      	pop	{r7, pc}
 800b0e2:	bf00      	nop
 800b0e4:	20019520 	.word	0x20019520

0800b0e8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800b0ec:	4802      	ldr	r0, [pc, #8]	; (800b0f8 <ETH_IRQHandler+0x10>)
 800b0ee:	f001 fbfb 	bl	800c8e8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800b0f2:	bf00      	nop
 800b0f4:	bd80      	pop	{r7, pc}
 800b0f6:	bf00      	nop
 800b0f8:	2001b000 	.word	0x2001b000

0800b0fc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800b100:	4802      	ldr	r0, [pc, #8]	; (800b10c <DMA2_Stream6_IRQHandler+0x10>)
 800b102:	f000 fd99 	bl	800bc38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800b106:	bf00      	nop
 800b108:	bd80      	pop	{r7, pc}
 800b10a:	bf00      	nop
 800b10c:	200194c0 	.word	0x200194c0

0800b110 <microDelay>:

/* USER CODE BEGIN 1 */
void microDelay (int time){
 800b110:	b480      	push	{r7}
 800b112:	b083      	sub	sp, #12
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]

	 while (__HAL_TIM_GET_COUNTER(&htim6) < time){
 800b118:	bf00      	nop
 800b11a:	4b08      	ldr	r3, [pc, #32]	; (800b13c <microDelay+0x2c>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	429a      	cmp	r2, r3
 800b124:	d3f9      	bcc.n	800b11a <microDelay+0xa>

	  }
	__HAL_TIM_SET_COUNTER(&htim6 , 0);
 800b126:	4b05      	ldr	r3, [pc, #20]	; (800b13c <microDelay+0x2c>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	2200      	movs	r2, #0
 800b12c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800b12e:	bf00      	nop
 800b130:	370c      	adds	r7, #12
 800b132:	46bd      	mov	sp, r7
 800b134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b138:	4770      	bx	lr
 800b13a:	bf00      	nop
 800b13c:	20019618 	.word	0x20019618

0800b140 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b086      	sub	sp, #24
 800b144:	af00      	add	r7, sp, #0
 800b146:	60f8      	str	r0, [r7, #12]
 800b148:	60b9      	str	r1, [r7, #8]
 800b14a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b14c:	2300      	movs	r3, #0
 800b14e:	617b      	str	r3, [r7, #20]
 800b150:	e00a      	b.n	800b168 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800b152:	f3af 8000 	nop.w
 800b156:	4601      	mov	r1, r0
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	1c5a      	adds	r2, r3, #1
 800b15c:	60ba      	str	r2, [r7, #8]
 800b15e:	b2ca      	uxtb	r2, r1
 800b160:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b162:	697b      	ldr	r3, [r7, #20]
 800b164:	3301      	adds	r3, #1
 800b166:	617b      	str	r3, [r7, #20]
 800b168:	697a      	ldr	r2, [r7, #20]
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	429a      	cmp	r2, r3
 800b16e:	dbf0      	blt.n	800b152 <_read+0x12>
	}

return len;
 800b170:	687b      	ldr	r3, [r7, #4]
}
 800b172:	4618      	mov	r0, r3
 800b174:	3718      	adds	r7, #24
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}

0800b17a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800b17a:	b580      	push	{r7, lr}
 800b17c:	b086      	sub	sp, #24
 800b17e:	af00      	add	r7, sp, #0
 800b180:	60f8      	str	r0, [r7, #12]
 800b182:	60b9      	str	r1, [r7, #8]
 800b184:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b186:	2300      	movs	r3, #0
 800b188:	617b      	str	r3, [r7, #20]
 800b18a:	e009      	b.n	800b1a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800b18c:	68bb      	ldr	r3, [r7, #8]
 800b18e:	1c5a      	adds	r2, r3, #1
 800b190:	60ba      	str	r2, [r7, #8]
 800b192:	781b      	ldrb	r3, [r3, #0]
 800b194:	4618      	mov	r0, r3
 800b196:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b19a:	697b      	ldr	r3, [r7, #20]
 800b19c:	3301      	adds	r3, #1
 800b19e:	617b      	str	r3, [r7, #20]
 800b1a0:	697a      	ldr	r2, [r7, #20]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	429a      	cmp	r2, r3
 800b1a6:	dbf1      	blt.n	800b18c <_write+0x12>
	}
	return len;
 800b1a8:	687b      	ldr	r3, [r7, #4]
}
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	3718      	adds	r7, #24
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	bd80      	pop	{r7, pc}

0800b1b2 <_close>:

int _close(int file)
{
 800b1b2:	b480      	push	{r7}
 800b1b4:	b083      	sub	sp, #12
 800b1b6:	af00      	add	r7, sp, #0
 800b1b8:	6078      	str	r0, [r7, #4]
	return -1;
 800b1ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	370c      	adds	r7, #12
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c8:	4770      	bx	lr

0800b1ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 800b1ca:	b480      	push	{r7}
 800b1cc:	b083      	sub	sp, #12
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	6078      	str	r0, [r7, #4]
 800b1d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b1da:	605a      	str	r2, [r3, #4]
	return 0;
 800b1dc:	2300      	movs	r3, #0
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	370c      	adds	r7, #12
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e8:	4770      	bx	lr

0800b1ea <_isatty>:

int _isatty(int file)
{
 800b1ea:	b480      	push	{r7}
 800b1ec:	b083      	sub	sp, #12
 800b1ee:	af00      	add	r7, sp, #0
 800b1f0:	6078      	str	r0, [r7, #4]
	return 1;
 800b1f2:	2301      	movs	r3, #1
}
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	370c      	adds	r7, #12
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr

0800b200 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800b200:	b480      	push	{r7}
 800b202:	b085      	sub	sp, #20
 800b204:	af00      	add	r7, sp, #0
 800b206:	60f8      	str	r0, [r7, #12]
 800b208:	60b9      	str	r1, [r7, #8]
 800b20a:	607a      	str	r2, [r7, #4]
	return 0;
 800b20c:	2300      	movs	r3, #0
}
 800b20e:	4618      	mov	r0, r3
 800b210:	3714      	adds	r7, #20
 800b212:	46bd      	mov	sp, r7
 800b214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b218:	4770      	bx	lr
	...

0800b21c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800b21c:	b480      	push	{r7}
 800b21e:	b085      	sub	sp, #20
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800b224:	4b11      	ldr	r3, [pc, #68]	; (800b26c <_sbrk+0x50>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d102      	bne.n	800b232 <_sbrk+0x16>
		heap_end = &end;
 800b22c:	4b0f      	ldr	r3, [pc, #60]	; (800b26c <_sbrk+0x50>)
 800b22e:	4a10      	ldr	r2, [pc, #64]	; (800b270 <_sbrk+0x54>)
 800b230:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800b232:	4b0e      	ldr	r3, [pc, #56]	; (800b26c <_sbrk+0x50>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800b238:	4b0c      	ldr	r3, [pc, #48]	; (800b26c <_sbrk+0x50>)
 800b23a:	681a      	ldr	r2, [r3, #0]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	4413      	add	r3, r2
 800b240:	466a      	mov	r2, sp
 800b242:	4293      	cmp	r3, r2
 800b244:	d905      	bls.n	800b252 <_sbrk+0x36>
	{
		errno = ENOMEM;
 800b246:	4b0b      	ldr	r3, [pc, #44]	; (800b274 <_sbrk+0x58>)
 800b248:	220c      	movs	r2, #12
 800b24a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800b24c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b250:	e006      	b.n	800b260 <_sbrk+0x44>
	}

	heap_end += incr;
 800b252:	4b06      	ldr	r3, [pc, #24]	; (800b26c <_sbrk+0x50>)
 800b254:	681a      	ldr	r2, [r3, #0]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	4413      	add	r3, r2
 800b25a:	4a04      	ldr	r2, [pc, #16]	; (800b26c <_sbrk+0x50>)
 800b25c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800b25e:	68fb      	ldr	r3, [r7, #12]
}
 800b260:	4618      	mov	r0, r3
 800b262:	3714      	adds	r7, #20
 800b264:	46bd      	mov	sp, r7
 800b266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26a:	4770      	bx	lr
 800b26c:	20000340 	.word	0x20000340
 800b270:	2001ff54 	.word	0x2001ff54
 800b274:	2001ff4c 	.word	0x2001ff4c

0800b278 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b278:	b480      	push	{r7}
 800b27a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b27c:	4b06      	ldr	r3, [pc, #24]	; (800b298 <SystemInit+0x20>)
 800b27e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b282:	4a05      	ldr	r2, [pc, #20]	; (800b298 <SystemInit+0x20>)
 800b284:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b288:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  //SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif
}
 800b28c:	bf00      	nop
 800b28e:	46bd      	mov	sp, r7
 800b290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b294:	4770      	bx	lr
 800b296:	bf00      	nop
 800b298:	e000ed00 	.word	0xe000ed00

0800b29c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800b29c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b2d4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b2a0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b2a2:	e003      	b.n	800b2ac <LoopCopyDataInit>

0800b2a4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b2a4:	4b0c      	ldr	r3, [pc, #48]	; (800b2d8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b2a6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b2a8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b2aa:	3104      	adds	r1, #4

0800b2ac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b2ac:	480b      	ldr	r0, [pc, #44]	; (800b2dc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b2ae:	4b0c      	ldr	r3, [pc, #48]	; (800b2e0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b2b0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b2b2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b2b4:	d3f6      	bcc.n	800b2a4 <CopyDataInit>
  ldr  r2, =_sbss
 800b2b6:	4a0b      	ldr	r2, [pc, #44]	; (800b2e4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b2b8:	e002      	b.n	800b2c0 <LoopFillZerobss>

0800b2ba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b2ba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b2bc:	f842 3b04 	str.w	r3, [r2], #4

0800b2c0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b2c0:	4b09      	ldr	r3, [pc, #36]	; (800b2e8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b2c2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b2c4:	d3f9      	bcc.n	800b2ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800b2c6:	f7ff ffd7 	bl	800b278 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b2ca:	f015 f96d 	bl	80205a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b2ce:	f7fe fc2f 	bl	8009b30 <main>
  bx  lr    
 800b2d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800b2d4:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800b2d8:	08035460 	.word	0x08035460
  ldr  r0, =_sdata
 800b2dc:	20000040 	.word	0x20000040
  ldr  r3, =_edata
 800b2e0:	200000c4 	.word	0x200000c4
  ldr  r2, =_sbss
 800b2e4:	200000c4 	.word	0x200000c4
  ldr  r3, = _ebss
 800b2e8:	2001ff54 	.word	0x2001ff54

0800b2ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b2ec:	e7fe      	b.n	800b2ec <ADC_IRQHandler>
	...

0800b2f0 <dspTask>:
DAC_HandleTypeDef hdac;
SPI_HandleTypeDef hspi2;

int errorcount;

void dspTask(void const * argument){
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b084      	sub	sp, #16
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]



/******************Setting all Relais to default settings**************/
	BypassLeft(activate);
 800b2f8:	2001      	movs	r0, #1
 800b2fa:	f7fd f989 	bl	8008610 <BypassLeft>
	BypassRight(activate);
 800b2fe:	2001      	movs	r0, #1
 800b300:	f7fd f9a4 	bl	800864c <BypassRight>
	VCASource(RL);
 800b304:	2001      	movs	r0, #1
 800b306:	f7fd f9bf 	bl	8008688 <VCASource>
	VCAOutput(NormalOutput, MS_Deconvert_Inactive);
 800b30a:	2101      	movs	r1, #1
 800b30c:	2000      	movs	r0, #0
 800b30e:	f7fd f9db 	bl	80086c8 <VCAOutput>
/**********************************************************************/

	  //******Define Oversampling ADC7606*****************//
	  HAL_GPIO_WritePin(GPIOC, OS0_Pin,GPIO_PIN_RESET);
 800b312:	2200      	movs	r2, #0
 800b314:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b318:	482b      	ldr	r0, [pc, #172]	; (800b3c8 <dspTask+0xd8>)
 800b31a:	f002 fa31 	bl	800d780 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, OS1_Pin,GPIO_PIN_RESET);
 800b31e:	2200      	movs	r2, #0
 800b320:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b324:	4828      	ldr	r0, [pc, #160]	; (800b3c8 <dspTask+0xd8>)
 800b326:	f002 fa2b 	bl	800d780 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, OS2_Pin,GPIO_PIN_RESET);
 800b32a:	2200      	movs	r2, #0
 800b32c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b330:	4825      	ldr	r0, [pc, #148]	; (800b3c8 <dspTask+0xd8>)
 800b332:	f002 fa25 	bl	800d780 <HAL_GPIO_WritePin>
	  //**************************************************//

	  //**********Define Range ADC7606********************//
	  HAL_GPIO_WritePin(GPIOC, RANGE_Pin,GPIO_PIN_SET); // +/- 10V Range select
 800b336:	2201      	movs	r2, #1
 800b338:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b33c:	4822      	ldr	r0, [pc, #136]	; (800b3c8 <dspTask+0xd8>)
 800b33e:	f002 fa1f 	bl	800d780 <HAL_GPIO_WritePin>
	  //**************************************************//

	  //**********Default State ControlPins***************//
	  HAL_GPIO_WritePin(GPIOC, CV_A_B_Pin,GPIO_PIN_SET);
 800b342:	2201      	movs	r2, #1
 800b344:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b348:	481f      	ldr	r0, [pc, #124]	; (800b3c8 <dspTask+0xd8>)
 800b34a:	f002 fa19 	bl	800d780 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, CS_Pin,GPIO_PIN_SET);
 800b34e:	2201      	movs	r2, #1
 800b350:	2180      	movs	r1, #128	; 0x80
 800b352:	481e      	ldr	r0, [pc, #120]	; (800b3cc <dspTask+0xdc>)
 800b354:	f002 fa14 	bl	800d780 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, RD_Pin,GPIO_PIN_SET);
 800b358:	2201      	movs	r2, #1
 800b35a:	2104      	movs	r1, #4
 800b35c:	481b      	ldr	r0, [pc, #108]	; (800b3cc <dspTask+0xdc>)
 800b35e:	f002 fa0f 	bl	800d780 <HAL_GPIO_WritePin>
	  //**************************************************//
	  HAL_Delay(10);
 800b362:	200a      	movs	r0, #10
 800b364:	f000 f86c 	bl	800b440 <HAL_Delay>
	  //**************RESET the ADC7606*******************//
	  HAL_GPIO_WritePin(GPIOG, RESET_Pin,GPIO_PIN_SET);
 800b368:	2201      	movs	r2, #1
 800b36a:	2104      	movs	r1, #4
 800b36c:	4818      	ldr	r0, [pc, #96]	; (800b3d0 <dspTask+0xe0>)
 800b36e:	f002 fa07 	bl	800d780 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 800b372:	200a      	movs	r0, #10
 800b374:	f000 f864 	bl	800b440 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOG, RESET_Pin,GPIO_PIN_RESET);
 800b378:	2200      	movs	r2, #0
 800b37a:	2104      	movs	r1, #4
 800b37c:	4814      	ldr	r0, [pc, #80]	; (800b3d0 <dspTask+0xe0>)
 800b37e:	f002 f9ff 	bl	800d780 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 800b382:	200a      	movs	r0, #10
 800b384:	f000 f85c 	bl	800b440 <HAL_Delay>

	  //**************************************************//
	  	HAL_TIM_Base_Start(&htim5);
 800b388:	4812      	ldr	r0, [pc, #72]	; (800b3d4 <dspTask+0xe4>)
 800b38a:	f003 fd91 	bl	800eeb0 <HAL_TIM_Base_Start>
		HAL_TIM_Base_Start(&htim6);
 800b38e:	4812      	ldr	r0, [pc, #72]	; (800b3d8 <dspTask+0xe8>)
 800b390:	f003 fd8e 	bl	800eeb0 <HAL_TIM_Base_Start>
		HAL_TIM_Base_Start_IT(&htim7);
 800b394:	4811      	ldr	r0, [pc, #68]	; (800b3dc <dspTask+0xec>)
 800b396:	f003 fdb5 	bl	800ef04 <HAL_TIM_Base_Start_IT>

		int toggle = 0;
 800b39a:	2300      	movs	r3, #0
 800b39c:	60fb      	str	r3, [r7, #12]

	for(;;){

			//vTaskSuspend(NULL);

			HAL_Delay(1000);
 800b39e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b3a2:	f000 f84d 	bl	800b440 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOD, DEBUG2_Pin,GPIO_PIN_SET);
 800b3a6:	2201      	movs	r2, #1
 800b3a8:	2102      	movs	r1, #2
 800b3aa:	4808      	ldr	r0, [pc, #32]	; (800b3cc <dspTask+0xdc>)
 800b3ac:	f002 f9e8 	bl	800d780 <HAL_GPIO_WritePin>

			calculateDB();
 800b3b0:	f7fd faee 	bl	8008990 <calculateDB>


			HAL_GPIO_TogglePin(GPIOB, LD2_Pin); //blaue LED an
 800b3b4:	2180      	movs	r1, #128	; 0x80
 800b3b6:	480a      	ldr	r0, [pc, #40]	; (800b3e0 <dspTask+0xf0>)
 800b3b8:	f002 f9fb 	bl	800d7b2 <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(GPIOD, DEBUG2_Pin,GPIO_PIN_RESET);
 800b3bc:	2200      	movs	r2, #0
 800b3be:	2102      	movs	r1, #2
 800b3c0:	4802      	ldr	r0, [pc, #8]	; (800b3cc <dspTask+0xdc>)
 800b3c2:	f002 f9dd 	bl	800d780 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 800b3c6:	e7ea      	b.n	800b39e <dspTask+0xae>
 800b3c8:	40020800 	.word	0x40020800
 800b3cc:	40020c00 	.word	0x40020c00
 800b3d0:	40021800 	.word	0x40021800
 800b3d4:	20019440 	.word	0x20019440
 800b3d8:	20019618 	.word	0x20019618
 800b3dc:	20019658 	.word	0x20019658
 800b3e0:	40020400 	.word	0x40020400

0800b3e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b3e8:	2003      	movs	r0, #3
 800b3ea:	f000 f8f8 	bl	800b5de <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b3ee:	2000      	movs	r0, #0
 800b3f0:	f7ff fd48 	bl	800ae84 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800b3f4:	f7ff f9e8 	bl	800a7c8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800b3f8:	2300      	movs	r3, #0
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	bd80      	pop	{r7, pc}
	...

0800b400 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b400:	b480      	push	{r7}
 800b402:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800b404:	4b06      	ldr	r3, [pc, #24]	; (800b420 <HAL_IncTick+0x20>)
 800b406:	781b      	ldrb	r3, [r3, #0]
 800b408:	461a      	mov	r2, r3
 800b40a:	4b06      	ldr	r3, [pc, #24]	; (800b424 <HAL_IncTick+0x24>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	4413      	add	r3, r2
 800b410:	4a04      	ldr	r2, [pc, #16]	; (800b424 <HAL_IncTick+0x24>)
 800b412:	6013      	str	r3, [r2, #0]
}
 800b414:	bf00      	nop
 800b416:	46bd      	mov	sp, r7
 800b418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41c:	4770      	bx	lr
 800b41e:	bf00      	nop
 800b420:	20000048 	.word	0x20000048
 800b424:	200196d8 	.word	0x200196d8

0800b428 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b428:	b480      	push	{r7}
 800b42a:	af00      	add	r7, sp, #0
  return uwTick;
 800b42c:	4b03      	ldr	r3, [pc, #12]	; (800b43c <HAL_GetTick+0x14>)
 800b42e:	681b      	ldr	r3, [r3, #0]
}
 800b430:	4618      	mov	r0, r3
 800b432:	46bd      	mov	sp, r7
 800b434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b438:	4770      	bx	lr
 800b43a:	bf00      	nop
 800b43c:	200196d8 	.word	0x200196d8

0800b440 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b084      	sub	sp, #16
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b448:	f7ff ffee 	bl	800b428 <HAL_GetTick>
 800b44c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b458:	d005      	beq.n	800b466 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b45a:	4b09      	ldr	r3, [pc, #36]	; (800b480 <HAL_Delay+0x40>)
 800b45c:	781b      	ldrb	r3, [r3, #0]
 800b45e:	461a      	mov	r2, r3
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	4413      	add	r3, r2
 800b464:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800b466:	bf00      	nop
 800b468:	f7ff ffde 	bl	800b428 <HAL_GetTick>
 800b46c:	4602      	mov	r2, r0
 800b46e:	68bb      	ldr	r3, [r7, #8]
 800b470:	1ad3      	subs	r3, r2, r3
 800b472:	68fa      	ldr	r2, [r7, #12]
 800b474:	429a      	cmp	r2, r3
 800b476:	d8f7      	bhi.n	800b468 <HAL_Delay+0x28>
  {
  }
}
 800b478:	bf00      	nop
 800b47a:	3710      	adds	r7, #16
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}
 800b480:	20000048 	.word	0x20000048

0800b484 <__NVIC_SetPriorityGrouping>:
{
 800b484:	b480      	push	{r7}
 800b486:	b085      	sub	sp, #20
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f003 0307 	and.w	r3, r3, #7
 800b492:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b494:	4b0b      	ldr	r3, [pc, #44]	; (800b4c4 <__NVIC_SetPriorityGrouping+0x40>)
 800b496:	68db      	ldr	r3, [r3, #12]
 800b498:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b49a:	68ba      	ldr	r2, [r7, #8]
 800b49c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b4a0:	4013      	ands	r3, r2
 800b4a2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800b4ac:	4b06      	ldr	r3, [pc, #24]	; (800b4c8 <__NVIC_SetPriorityGrouping+0x44>)
 800b4ae:	4313      	orrs	r3, r2
 800b4b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b4b2:	4a04      	ldr	r2, [pc, #16]	; (800b4c4 <__NVIC_SetPriorityGrouping+0x40>)
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	60d3      	str	r3, [r2, #12]
}
 800b4b8:	bf00      	nop
 800b4ba:	3714      	adds	r7, #20
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c2:	4770      	bx	lr
 800b4c4:	e000ed00 	.word	0xe000ed00
 800b4c8:	05fa0000 	.word	0x05fa0000

0800b4cc <__NVIC_GetPriorityGrouping>:
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b4d0:	4b04      	ldr	r3, [pc, #16]	; (800b4e4 <__NVIC_GetPriorityGrouping+0x18>)
 800b4d2:	68db      	ldr	r3, [r3, #12]
 800b4d4:	0a1b      	lsrs	r3, r3, #8
 800b4d6:	f003 0307 	and.w	r3, r3, #7
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr
 800b4e4:	e000ed00 	.word	0xe000ed00

0800b4e8 <__NVIC_EnableIRQ>:
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b083      	sub	sp, #12
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b4f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	db0b      	blt.n	800b512 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b4fa:	79fb      	ldrb	r3, [r7, #7]
 800b4fc:	f003 021f 	and.w	r2, r3, #31
 800b500:	4907      	ldr	r1, [pc, #28]	; (800b520 <__NVIC_EnableIRQ+0x38>)
 800b502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b506:	095b      	lsrs	r3, r3, #5
 800b508:	2001      	movs	r0, #1
 800b50a:	fa00 f202 	lsl.w	r2, r0, r2
 800b50e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b512:	bf00      	nop
 800b514:	370c      	adds	r7, #12
 800b516:	46bd      	mov	sp, r7
 800b518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51c:	4770      	bx	lr
 800b51e:	bf00      	nop
 800b520:	e000e100 	.word	0xe000e100

0800b524 <__NVIC_SetPriority>:
{
 800b524:	b480      	push	{r7}
 800b526:	b083      	sub	sp, #12
 800b528:	af00      	add	r7, sp, #0
 800b52a:	4603      	mov	r3, r0
 800b52c:	6039      	str	r1, [r7, #0]
 800b52e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b534:	2b00      	cmp	r3, #0
 800b536:	db0a      	blt.n	800b54e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	b2da      	uxtb	r2, r3
 800b53c:	490c      	ldr	r1, [pc, #48]	; (800b570 <__NVIC_SetPriority+0x4c>)
 800b53e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b542:	0112      	lsls	r2, r2, #4
 800b544:	b2d2      	uxtb	r2, r2
 800b546:	440b      	add	r3, r1
 800b548:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b54c:	e00a      	b.n	800b564 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	b2da      	uxtb	r2, r3
 800b552:	4908      	ldr	r1, [pc, #32]	; (800b574 <__NVIC_SetPriority+0x50>)
 800b554:	79fb      	ldrb	r3, [r7, #7]
 800b556:	f003 030f 	and.w	r3, r3, #15
 800b55a:	3b04      	subs	r3, #4
 800b55c:	0112      	lsls	r2, r2, #4
 800b55e:	b2d2      	uxtb	r2, r2
 800b560:	440b      	add	r3, r1
 800b562:	761a      	strb	r2, [r3, #24]
}
 800b564:	bf00      	nop
 800b566:	370c      	adds	r7, #12
 800b568:	46bd      	mov	sp, r7
 800b56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56e:	4770      	bx	lr
 800b570:	e000e100 	.word	0xe000e100
 800b574:	e000ed00 	.word	0xe000ed00

0800b578 <NVIC_EncodePriority>:
{
 800b578:	b480      	push	{r7}
 800b57a:	b089      	sub	sp, #36	; 0x24
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	60f8      	str	r0, [r7, #12]
 800b580:	60b9      	str	r1, [r7, #8]
 800b582:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	f003 0307 	and.w	r3, r3, #7
 800b58a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b58c:	69fb      	ldr	r3, [r7, #28]
 800b58e:	f1c3 0307 	rsb	r3, r3, #7
 800b592:	2b04      	cmp	r3, #4
 800b594:	bf28      	it	cs
 800b596:	2304      	movcs	r3, #4
 800b598:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b59a:	69fb      	ldr	r3, [r7, #28]
 800b59c:	3304      	adds	r3, #4
 800b59e:	2b06      	cmp	r3, #6
 800b5a0:	d902      	bls.n	800b5a8 <NVIC_EncodePriority+0x30>
 800b5a2:	69fb      	ldr	r3, [r7, #28]
 800b5a4:	3b03      	subs	r3, #3
 800b5a6:	e000      	b.n	800b5aa <NVIC_EncodePriority+0x32>
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b5ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b5b0:	69bb      	ldr	r3, [r7, #24]
 800b5b2:	fa02 f303 	lsl.w	r3, r2, r3
 800b5b6:	43da      	mvns	r2, r3
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	401a      	ands	r2, r3
 800b5bc:	697b      	ldr	r3, [r7, #20]
 800b5be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b5c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800b5c4:	697b      	ldr	r3, [r7, #20]
 800b5c6:	fa01 f303 	lsl.w	r3, r1, r3
 800b5ca:	43d9      	mvns	r1, r3
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b5d0:	4313      	orrs	r3, r2
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	3724      	adds	r7, #36	; 0x24
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5dc:	4770      	bx	lr

0800b5de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b5de:	b580      	push	{r7, lr}
 800b5e0:	b082      	sub	sp, #8
 800b5e2:	af00      	add	r7, sp, #0
 800b5e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f7ff ff4c 	bl	800b484 <__NVIC_SetPriorityGrouping>
}
 800b5ec:	bf00      	nop
 800b5ee:	3708      	adds	r7, #8
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b086      	sub	sp, #24
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	60b9      	str	r1, [r7, #8]
 800b5fe:	607a      	str	r2, [r7, #4]
 800b600:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800b602:	2300      	movs	r3, #0
 800b604:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b606:	f7ff ff61 	bl	800b4cc <__NVIC_GetPriorityGrouping>
 800b60a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b60c:	687a      	ldr	r2, [r7, #4]
 800b60e:	68b9      	ldr	r1, [r7, #8]
 800b610:	6978      	ldr	r0, [r7, #20]
 800b612:	f7ff ffb1 	bl	800b578 <NVIC_EncodePriority>
 800b616:	4602      	mov	r2, r0
 800b618:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b61c:	4611      	mov	r1, r2
 800b61e:	4618      	mov	r0, r3
 800b620:	f7ff ff80 	bl	800b524 <__NVIC_SetPriority>
}
 800b624:	bf00      	nop
 800b626:	3718      	adds	r7, #24
 800b628:	46bd      	mov	sp, r7
 800b62a:	bd80      	pop	{r7, pc}

0800b62c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b082      	sub	sp, #8
 800b630:	af00      	add	r7, sp, #0
 800b632:	4603      	mov	r3, r0
 800b634:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b63a:	4618      	mov	r0, r3
 800b63c:	f7ff ff54 	bl	800b4e8 <__NVIC_EnableIRQ>
}
 800b640:	bf00      	nop
 800b642:	3708      	adds	r7, #8
 800b644:	46bd      	mov	sp, r7
 800b646:	bd80      	pop	{r7, pc}

0800b648 <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800b648:	b580      	push	{r7, lr}
 800b64a:	b082      	sub	sp, #8
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d101      	bne.n	800b65a <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800b656:	2301      	movs	r3, #1
 800b658:	e014      	b.n	800b684 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	791b      	ldrb	r3, [r3, #4]
 800b65e:	b2db      	uxtb	r3, r3
 800b660:	2b00      	cmp	r3, #0
 800b662:	d105      	bne.n	800b670 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED; 
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2200      	movs	r2, #0
 800b668:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	f7ff f8ec 	bl	800a848 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2202      	movs	r2, #2
 800b674:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2200      	movs	r2, #0
 800b67a:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2201      	movs	r2, #1
 800b680:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800b682:	2300      	movs	r3, #0
}
 800b684:	4618      	mov	r0, r3
 800b686:	3708      	adds	r7, #8
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}

0800b68c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 800b68c:	b480      	push	{r7}
 800b68e:	b085      	sub	sp, #20
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
 800b694:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0, tmp2 = 0;
 800b696:	2300      	movs	r3, #0
 800b698:	60fb      	str	r3, [r7, #12]
 800b69a:	2300      	movs	r3, #0
 800b69c:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	795b      	ldrb	r3, [r3, #5]
 800b6a2:	2b01      	cmp	r3, #1
 800b6a4:	d101      	bne.n	800b6aa <HAL_DAC_Start+0x1e>
 800b6a6:	2302      	movs	r3, #2
 800b6a8:	e050      	b.n	800b74c <HAL_DAC_Start+0xc0>
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	2201      	movs	r2, #1
 800b6ae:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2202      	movs	r2, #2
 800b6b4:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	6819      	ldr	r1, [r3, #0]
 800b6bc:	2201      	movs	r2, #1
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	409a      	lsls	r2, r3
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	430a      	orrs	r2, r1
 800b6c8:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d11a      	bne.n	800b706 <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f003 0304 	and.w	r3, r3, #4
 800b6da:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b6e6:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	2b04      	cmp	r3, #4
 800b6ec:	d127      	bne.n	800b73e <HAL_DAC_Start+0xb2>
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	2b38      	cmp	r3, #56	; 0x38
 800b6f2:	d124      	bne.n	800b73e <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	685a      	ldr	r2, [r3, #4]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f042 0201 	orr.w	r2, r2, #1
 800b702:	605a      	str	r2, [r3, #4]
 800b704:	e01b      	b.n	800b73e <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b710:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 800b71c:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b724:	d10b      	bne.n	800b73e <HAL_DAC_Start+0xb2>
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 800b72c:	d107      	bne.n	800b73e <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	685a      	ldr	r2, [r3, #4]
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	f042 0202 	orr.w	r2, r2, #2
 800b73c:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2201      	movs	r2, #1
 800b742:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2200      	movs	r2, #0
 800b748:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 800b74a:	2300      	movs	r3, #0
}
 800b74c:	4618      	mov	r0, r3
 800b74e:	3714      	adds	r7, #20
 800b750:	46bd      	mov	sp, r7
 800b752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b756:	4770      	bx	lr

0800b758 <HAL_DAC_IRQHandler>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b082      	sub	sp, #8
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b766:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b76a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b76e:	d118      	bne.n	800b7a2 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2204      	movs	r2, #4
 800b774:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	691b      	ldr	r3, [r3, #16]
 800b77a:	f043 0201 	orr.w	r2, r3, #1
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b78a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	681a      	ldr	r2, [r3, #0]
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b79a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f000 f825 	bl	800b7ec <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b7ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b7b0:	d118      	bne.n	800b7e4 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2204      	movs	r2, #4
 800b7b6:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	691b      	ldr	r3, [r3, #16]
 800b7bc:	f043 0202 	orr.w	r2, r3, #2
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800b7cc:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	681a      	ldr	r2, [r3, #0]
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800b7dc:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	f000 f880 	bl	800b8e4 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 800b7e4:	bf00      	nop
 800b7e6:	3708      	adds	r7, #8
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}

0800b7ec <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b083      	sub	sp, #12
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800b7f4:	bf00      	nop
 800b7f6:	370c      	adds	r7, #12
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fe:	4770      	bx	lr

0800b800 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800b800:	b480      	push	{r7}
 800b802:	b087      	sub	sp, #28
 800b804:	af00      	add	r7, sp, #0
 800b806:	60f8      	str	r0, [r7, #12]
 800b808:	60b9      	str	r1, [r7, #8]
 800b80a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800b80c:	2300      	movs	r3, #0
 800b80e:	617b      	str	r3, [r7, #20]
 800b810:	2300      	movs	r3, #0
 800b812:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	795b      	ldrb	r3, [r3, #5]
 800b818:	2b01      	cmp	r3, #1
 800b81a:	d101      	bne.n	800b820 <HAL_DAC_ConfigChannel+0x20>
 800b81c:	2302      	movs	r3, #2
 800b81e:	e036      	b.n	800b88e <HAL_DAC_ConfigChannel+0x8e>
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	2201      	movs	r2, #1
 800b824:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	2202      	movs	r2, #2
 800b82a:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800b834:	f640 72fe 	movw	r2, #4094	; 0xffe
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	fa02 f303 	lsl.w	r3, r2, r3
 800b83e:	43db      	mvns	r3, r3
 800b840:	697a      	ldr	r2, [r7, #20]
 800b842:	4013      	ands	r3, r2
 800b844:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	681a      	ldr	r2, [r3, #0]
 800b84a:	68bb      	ldr	r3, [r7, #8]
 800b84c:	685b      	ldr	r3, [r3, #4]
 800b84e:	4313      	orrs	r3, r2
 800b850:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800b852:	693a      	ldr	r2, [r7, #16]
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	fa02 f303 	lsl.w	r3, r2, r3
 800b85a:	697a      	ldr	r2, [r7, #20]
 800b85c:	4313      	orrs	r3, r2
 800b85e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	697a      	ldr	r2, [r7, #20]
 800b866:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	6819      	ldr	r1, [r3, #0]
 800b86e:	22c0      	movs	r2, #192	; 0xc0
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	fa02 f303 	lsl.w	r3, r2, r3
 800b876:	43da      	mvns	r2, r3
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	400a      	ands	r2, r1
 800b87e:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	2201      	movs	r2, #1
 800b884:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	2200      	movs	r2, #0
 800b88a:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800b88c:	2300      	movs	r3, #0
}
 800b88e:	4618      	mov	r0, r3
 800b890:	371c      	adds	r7, #28
 800b892:	46bd      	mov	sp, r7
 800b894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b898:	4770      	bx	lr

0800b89a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 800b89a:	b480      	push	{r7}
 800b89c:	b087      	sub	sp, #28
 800b89e:	af00      	add	r7, sp, #0
 800b8a0:	60f8      	str	r0, [r7, #12]
 800b8a2:	60b9      	str	r1, [r7, #8]
 800b8a4:	607a      	str	r2, [r7, #4]
 800b8a6:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 800b8b2:	68bb      	ldr	r3, [r7, #8]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d105      	bne.n	800b8c4 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800b8b8:	697a      	ldr	r2, [r7, #20]
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	4413      	add	r3, r2
 800b8be:	3308      	adds	r3, #8
 800b8c0:	617b      	str	r3, [r7, #20]
 800b8c2:	e004      	b.n	800b8ce <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800b8c4:	697a      	ldr	r2, [r7, #20]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	4413      	add	r3, r2
 800b8ca:	3314      	adds	r3, #20
 800b8cc:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800b8ce:	697b      	ldr	r3, [r7, #20]
 800b8d0:	461a      	mov	r2, r3
 800b8d2:	683b      	ldr	r3, [r7, #0]
 800b8d4:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 800b8d6:	2300      	movs	r3, #0
}
 800b8d8:	4618      	mov	r0, r3
 800b8da:	371c      	adds	r7, #28
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e2:	4770      	bx	lr

0800b8e4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b083      	sub	sp, #12
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800b8ec:	bf00      	nop
 800b8ee:	370c      	adds	r7, #12
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f6:	4770      	bx	lr

0800b8f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b086      	sub	sp, #24
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800b900:	2300      	movs	r3, #0
 800b902:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800b904:	f7ff fd90 	bl	800b428 <HAL_GetTick>
 800b908:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d101      	bne.n	800b914 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800b910:	2301      	movs	r3, #1
 800b912:	e099      	b.n	800ba48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2200      	movs	r2, #0
 800b918:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2202      	movs	r2, #2
 800b920:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	681a      	ldr	r2, [r3, #0]
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	f022 0201 	bic.w	r2, r2, #1
 800b932:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b934:	e00f      	b.n	800b956 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b936:	f7ff fd77 	bl	800b428 <HAL_GetTick>
 800b93a:	4602      	mov	r2, r0
 800b93c:	693b      	ldr	r3, [r7, #16]
 800b93e:	1ad3      	subs	r3, r2, r3
 800b940:	2b05      	cmp	r3, #5
 800b942:	d908      	bls.n	800b956 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2220      	movs	r2, #32
 800b948:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	2203      	movs	r2, #3
 800b94e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800b952:	2303      	movs	r3, #3
 800b954:	e078      	b.n	800ba48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f003 0301 	and.w	r3, r3, #1
 800b960:	2b00      	cmp	r3, #0
 800b962:	d1e8      	bne.n	800b936 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800b96c:	697a      	ldr	r2, [r7, #20]
 800b96e:	4b38      	ldr	r3, [pc, #224]	; (800ba50 <HAL_DMA_Init+0x158>)
 800b970:	4013      	ands	r3, r2
 800b972:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	685a      	ldr	r2, [r3, #4]
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	689b      	ldr	r3, [r3, #8]
 800b97c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b982:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	691b      	ldr	r3, [r3, #16]
 800b988:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b98e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	699b      	ldr	r3, [r3, #24]
 800b994:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b99a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	6a1b      	ldr	r3, [r3, #32]
 800b9a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b9a2:	697a      	ldr	r2, [r7, #20]
 800b9a4:	4313      	orrs	r3, r2
 800b9a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9ac:	2b04      	cmp	r3, #4
 800b9ae:	d107      	bne.n	800b9c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9b8:	4313      	orrs	r3, r2
 800b9ba:	697a      	ldr	r2, [r7, #20]
 800b9bc:	4313      	orrs	r3, r2
 800b9be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	697a      	ldr	r2, [r7, #20]
 800b9c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	695b      	ldr	r3, [r3, #20]
 800b9ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800b9d0:	697b      	ldr	r3, [r7, #20]
 800b9d2:	f023 0307 	bic.w	r3, r3, #7
 800b9d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9dc:	697a      	ldr	r2, [r7, #20]
 800b9de:	4313      	orrs	r3, r2
 800b9e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9e6:	2b04      	cmp	r3, #4
 800b9e8:	d117      	bne.n	800ba1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9ee:	697a      	ldr	r2, [r7, #20]
 800b9f0:	4313      	orrs	r3, r2
 800b9f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d00e      	beq.n	800ba1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f000 fb15 	bl	800c02c <DMA_CheckFifoParam>
 800ba02:	4603      	mov	r3, r0
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d008      	beq.n	800ba1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2240      	movs	r2, #64	; 0x40
 800ba0c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2201      	movs	r2, #1
 800ba12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800ba16:	2301      	movs	r3, #1
 800ba18:	e016      	b.n	800ba48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	697a      	ldr	r2, [r7, #20]
 800ba20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800ba22:	6878      	ldr	r0, [r7, #4]
 800ba24:	f000 facc 	bl	800bfc0 <DMA_CalcBaseAndBitshift>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba30:	223f      	movs	r2, #63	; 0x3f
 800ba32:	409a      	lsls	r2, r3
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2201      	movs	r2, #1
 800ba42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800ba46:	2300      	movs	r3, #0
}
 800ba48:	4618      	mov	r0, r3
 800ba4a:	3718      	adds	r7, #24
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}
 800ba50:	e010803f 	.word	0xe010803f

0800ba54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b086      	sub	sp, #24
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	60f8      	str	r0, [r7, #12]
 800ba5c:	60b9      	str	r1, [r7, #8]
 800ba5e:	607a      	str	r2, [r7, #4]
 800ba60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ba62:	2300      	movs	r3, #0
 800ba64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ba72:	2b01      	cmp	r3, #1
 800ba74:	d101      	bne.n	800ba7a <HAL_DMA_Start_IT+0x26>
 800ba76:	2302      	movs	r3, #2
 800ba78:	e048      	b.n	800bb0c <HAL_DMA_Start_IT+0xb8>
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ba88:	b2db      	uxtb	r3, r3
 800ba8a:	2b01      	cmp	r3, #1
 800ba8c:	d137      	bne.n	800bafe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	2202      	movs	r2, #2
 800ba92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	2200      	movs	r2, #0
 800ba9a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	687a      	ldr	r2, [r7, #4]
 800baa0:	68b9      	ldr	r1, [r7, #8]
 800baa2:	68f8      	ldr	r0, [r7, #12]
 800baa4:	f000 fa5e 	bl	800bf64 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800baac:	223f      	movs	r2, #63	; 0x3f
 800baae:	409a      	lsls	r2, r3
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	681a      	ldr	r2, [r3, #0]
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	f042 0216 	orr.w	r2, r2, #22
 800bac2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	695a      	ldr	r2, [r3, #20]
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bad2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d007      	beq.n	800baec <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	681a      	ldr	r2, [r3, #0]
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f042 0208 	orr.w	r2, r2, #8
 800baea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	681a      	ldr	r2, [r3, #0]
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f042 0201 	orr.w	r2, r2, #1
 800bafa:	601a      	str	r2, [r3, #0]
 800bafc:	e005      	b.n	800bb0a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	2200      	movs	r2, #0
 800bb02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800bb06:	2302      	movs	r3, #2
 800bb08:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800bb0a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	3718      	adds	r7, #24
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bd80      	pop	{r7, pc}

0800bb14 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b084      	sub	sp, #16
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb20:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800bb22:	f7ff fc81 	bl	800b428 <HAL_GetTick>
 800bb26:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bb2e:	b2db      	uxtb	r3, r3
 800bb30:	2b02      	cmp	r3, #2
 800bb32:	d008      	beq.n	800bb46 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2280      	movs	r2, #128	; 0x80
 800bb38:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800bb42:	2301      	movs	r3, #1
 800bb44:	e052      	b.n	800bbec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	681a      	ldr	r2, [r3, #0]
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f022 0216 	bic.w	r2, r2, #22
 800bb54:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	695a      	ldr	r2, [r3, #20]
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bb64:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d103      	bne.n	800bb76 <HAL_DMA_Abort+0x62>
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d007      	beq.n	800bb86 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	681a      	ldr	r2, [r3, #0]
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f022 0208 	bic.w	r2, r2, #8
 800bb84:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	681a      	ldr	r2, [r3, #0]
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f022 0201 	bic.w	r2, r2, #1
 800bb94:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800bb96:	e013      	b.n	800bbc0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800bb98:	f7ff fc46 	bl	800b428 <HAL_GetTick>
 800bb9c:	4602      	mov	r2, r0
 800bb9e:	68bb      	ldr	r3, [r7, #8]
 800bba0:	1ad3      	subs	r3, r2, r3
 800bba2:	2b05      	cmp	r3, #5
 800bba4:	d90c      	bls.n	800bbc0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	2220      	movs	r2, #32
 800bbaa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2200      	movs	r2, #0
 800bbb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	2203      	movs	r2, #3
 800bbb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800bbbc:	2303      	movs	r3, #3
 800bbbe:	e015      	b.n	800bbec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	f003 0301 	and.w	r3, r3, #1
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d1e4      	bne.n	800bb98 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bbd2:	223f      	movs	r2, #63	; 0x3f
 800bbd4:	409a      	lsls	r2, r3
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	2200      	movs	r2, #0
 800bbde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2201      	movs	r2, #1
 800bbe6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800bbea:	2300      	movs	r3, #0
}
 800bbec:	4618      	mov	r0, r3
 800bbee:	3710      	adds	r7, #16
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bd80      	pop	{r7, pc}

0800bbf4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800bbf4:	b480      	push	{r7}
 800bbf6:	b083      	sub	sp, #12
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bc02:	b2db      	uxtb	r3, r3
 800bc04:	2b02      	cmp	r3, #2
 800bc06:	d004      	beq.n	800bc12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2280      	movs	r2, #128	; 0x80
 800bc0c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800bc0e:	2301      	movs	r3, #1
 800bc10:	e00c      	b.n	800bc2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2205      	movs	r2, #5
 800bc16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	681a      	ldr	r2, [r3, #0]
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	f022 0201 	bic.w	r2, r2, #1
 800bc28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800bc2a:	2300      	movs	r3, #0
}
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	370c      	adds	r7, #12
 800bc30:	46bd      	mov	sp, r7
 800bc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc36:	4770      	bx	lr

0800bc38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b086      	sub	sp, #24
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800bc40:	2300      	movs	r3, #0
 800bc42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800bc44:	4b92      	ldr	r3, [pc, #584]	; (800be90 <HAL_DMA_IRQHandler+0x258>)
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	4a92      	ldr	r2, [pc, #584]	; (800be94 <HAL_DMA_IRQHandler+0x25c>)
 800bc4a:	fba2 2303 	umull	r2, r3, r2, r3
 800bc4e:	0a9b      	lsrs	r3, r3, #10
 800bc50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc62:	2208      	movs	r2, #8
 800bc64:	409a      	lsls	r2, r3
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	4013      	ands	r3, r2
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d01a      	beq.n	800bca4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f003 0304 	and.w	r3, r3, #4
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d013      	beq.n	800bca4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	681a      	ldr	r2, [r3, #0]
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	f022 0204 	bic.w	r2, r2, #4
 800bc8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc90:	2208      	movs	r2, #8
 800bc92:	409a      	lsls	r2, r3
 800bc94:	693b      	ldr	r3, [r7, #16]
 800bc96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc9c:	f043 0201 	orr.w	r2, r3, #1
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bca8:	2201      	movs	r2, #1
 800bcaa:	409a      	lsls	r2, r3
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	4013      	ands	r3, r2
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d012      	beq.n	800bcda <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	695b      	ldr	r3, [r3, #20]
 800bcba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d00b      	beq.n	800bcda <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bcc6:	2201      	movs	r2, #1
 800bcc8:	409a      	lsls	r2, r3
 800bcca:	693b      	ldr	r3, [r7, #16]
 800bccc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bcd2:	f043 0202 	orr.w	r2, r3, #2
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bcde:	2204      	movs	r2, #4
 800bce0:	409a      	lsls	r2, r3
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	4013      	ands	r3, r2
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d012      	beq.n	800bd10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f003 0302 	and.w	r3, r3, #2
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d00b      	beq.n	800bd10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bcfc:	2204      	movs	r2, #4
 800bcfe:	409a      	lsls	r2, r3
 800bd00:	693b      	ldr	r3, [r7, #16]
 800bd02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd08:	f043 0204 	orr.w	r2, r3, #4
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd14:	2210      	movs	r2, #16
 800bd16:	409a      	lsls	r2, r3
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	4013      	ands	r3, r2
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d043      	beq.n	800bda8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	f003 0308 	and.w	r3, r3, #8
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d03c      	beq.n	800bda8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd32:	2210      	movs	r2, #16
 800bd34:	409a      	lsls	r2, r3
 800bd36:	693b      	ldr	r3, [r7, #16]
 800bd38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d018      	beq.n	800bd7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d108      	bne.n	800bd68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d024      	beq.n	800bda8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd62:	6878      	ldr	r0, [r7, #4]
 800bd64:	4798      	blx	r3
 800bd66:	e01f      	b.n	800bda8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d01b      	beq.n	800bda8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	4798      	blx	r3
 800bd78:	e016      	b.n	800bda8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d107      	bne.n	800bd98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	681a      	ldr	r2, [r3, #0]
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	f022 0208 	bic.w	r2, r2, #8
 800bd96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d003      	beq.n	800bda8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bda4:	6878      	ldr	r0, [r7, #4]
 800bda6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdac:	2220      	movs	r2, #32
 800bdae:	409a      	lsls	r2, r3
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	4013      	ands	r3, r2
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	f000 808e 	beq.w	800bed6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	f003 0310 	and.w	r3, r3, #16
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	f000 8086 	beq.w	800bed6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdce:	2220      	movs	r2, #32
 800bdd0:	409a      	lsls	r2, r3
 800bdd2:	693b      	ldr	r3, [r7, #16]
 800bdd4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bddc:	b2db      	uxtb	r3, r3
 800bdde:	2b05      	cmp	r3, #5
 800bde0:	d136      	bne.n	800be50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	681a      	ldr	r2, [r3, #0]
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	f022 0216 	bic.w	r2, r2, #22
 800bdf0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	695a      	ldr	r2, [r3, #20]
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800be00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be06:	2b00      	cmp	r3, #0
 800be08:	d103      	bne.n	800be12 <HAL_DMA_IRQHandler+0x1da>
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d007      	beq.n	800be22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	681a      	ldr	r2, [r3, #0]
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	f022 0208 	bic.w	r2, r2, #8
 800be20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be26:	223f      	movs	r2, #63	; 0x3f
 800be28:	409a      	lsls	r2, r3
 800be2a:	693b      	ldr	r3, [r7, #16]
 800be2c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	2200      	movs	r2, #0
 800be32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2201      	movs	r2, #1
 800be3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be42:	2b00      	cmp	r3, #0
 800be44:	d07d      	beq.n	800bf42 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be4a:	6878      	ldr	r0, [r7, #4]
 800be4c:	4798      	blx	r3
        }
        return;
 800be4e:	e078      	b.n	800bf42 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d01c      	beq.n	800be98 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d108      	bne.n	800be7e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be70:	2b00      	cmp	r3, #0
 800be72:	d030      	beq.n	800bed6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be78:	6878      	ldr	r0, [r7, #4]
 800be7a:	4798      	blx	r3
 800be7c:	e02b      	b.n	800bed6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be82:	2b00      	cmp	r3, #0
 800be84:	d027      	beq.n	800bed6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	4798      	blx	r3
 800be8e:	e022      	b.n	800bed6 <HAL_DMA_IRQHandler+0x29e>
 800be90:	20000040 	.word	0x20000040
 800be94:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d10f      	bne.n	800bec6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	681a      	ldr	r2, [r3, #0]
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	f022 0210 	bic.w	r2, r2, #16
 800beb4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2200      	movs	r2, #0
 800beba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	2201      	movs	r2, #1
 800bec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800beca:	2b00      	cmp	r3, #0
 800becc:	d003      	beq.n	800bed6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bed2:	6878      	ldr	r0, [r7, #4]
 800bed4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d032      	beq.n	800bf44 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bee2:	f003 0301 	and.w	r3, r3, #1
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d022      	beq.n	800bf30 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2205      	movs	r2, #5
 800beee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	681a      	ldr	r2, [r3, #0]
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f022 0201 	bic.w	r2, r2, #1
 800bf00:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800bf02:	68bb      	ldr	r3, [r7, #8]
 800bf04:	3301      	adds	r3, #1
 800bf06:	60bb      	str	r3, [r7, #8]
 800bf08:	697a      	ldr	r2, [r7, #20]
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d307      	bcc.n	800bf1e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	f003 0301 	and.w	r3, r3, #1
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d1f2      	bne.n	800bf02 <HAL_DMA_IRQHandler+0x2ca>
 800bf1c:	e000      	b.n	800bf20 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800bf1e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	2200      	movs	r2, #0
 800bf24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2201      	movs	r2, #1
 800bf2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d005      	beq.n	800bf44 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf3c:	6878      	ldr	r0, [r7, #4]
 800bf3e:	4798      	blx	r3
 800bf40:	e000      	b.n	800bf44 <HAL_DMA_IRQHandler+0x30c>
        return;
 800bf42:	bf00      	nop
    }
  }
}
 800bf44:	3718      	adds	r7, #24
 800bf46:	46bd      	mov	sp, r7
 800bf48:	bd80      	pop	{r7, pc}
 800bf4a:	bf00      	nop

0800bf4c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800bf4c:	b480      	push	{r7}
 800bf4e:	b083      	sub	sp, #12
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	370c      	adds	r7, #12
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf62:	4770      	bx	lr

0800bf64 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800bf64:	b480      	push	{r7}
 800bf66:	b085      	sub	sp, #20
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	60f8      	str	r0, [r7, #12]
 800bf6c:	60b9      	str	r1, [r7, #8]
 800bf6e:	607a      	str	r2, [r7, #4]
 800bf70:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	681a      	ldr	r2, [r3, #0]
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bf80:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	683a      	ldr	r2, [r7, #0]
 800bf88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	689b      	ldr	r3, [r3, #8]
 800bf8e:	2b40      	cmp	r3, #64	; 0x40
 800bf90:	d108      	bne.n	800bfa4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	687a      	ldr	r2, [r7, #4]
 800bf98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	68ba      	ldr	r2, [r7, #8]
 800bfa0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800bfa2:	e007      	b.n	800bfb4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	68ba      	ldr	r2, [r7, #8]
 800bfaa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	687a      	ldr	r2, [r7, #4]
 800bfb2:	60da      	str	r2, [r3, #12]
}
 800bfb4:	bf00      	nop
 800bfb6:	3714      	adds	r7, #20
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfbe:	4770      	bx	lr

0800bfc0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800bfc0:	b480      	push	{r7}
 800bfc2:	b085      	sub	sp, #20
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	b2db      	uxtb	r3, r3
 800bfce:	3b10      	subs	r3, #16
 800bfd0:	4a13      	ldr	r2, [pc, #76]	; (800c020 <DMA_CalcBaseAndBitshift+0x60>)
 800bfd2:	fba2 2303 	umull	r2, r3, r2, r3
 800bfd6:	091b      	lsrs	r3, r3, #4
 800bfd8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800bfda:	4a12      	ldr	r2, [pc, #72]	; (800c024 <DMA_CalcBaseAndBitshift+0x64>)
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	4413      	add	r3, r2
 800bfe0:	781b      	ldrb	r3, [r3, #0]
 800bfe2:	461a      	mov	r2, r3
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2b03      	cmp	r3, #3
 800bfec:	d908      	bls.n	800c000 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	461a      	mov	r2, r3
 800bff4:	4b0c      	ldr	r3, [pc, #48]	; (800c028 <DMA_CalcBaseAndBitshift+0x68>)
 800bff6:	4013      	ands	r3, r2
 800bff8:	1d1a      	adds	r2, r3, #4
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	659a      	str	r2, [r3, #88]	; 0x58
 800bffe:	e006      	b.n	800c00e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	461a      	mov	r2, r3
 800c006:	4b08      	ldr	r3, [pc, #32]	; (800c028 <DMA_CalcBaseAndBitshift+0x68>)
 800c008:	4013      	ands	r3, r2
 800c00a:	687a      	ldr	r2, [r7, #4]
 800c00c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800c012:	4618      	mov	r0, r3
 800c014:	3714      	adds	r7, #20
 800c016:	46bd      	mov	sp, r7
 800c018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01c:	4770      	bx	lr
 800c01e:	bf00      	nop
 800c020:	aaaaaaab 	.word	0xaaaaaaab
 800c024:	08024738 	.word	0x08024738
 800c028:	fffffc00 	.word	0xfffffc00

0800c02c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800c02c:	b480      	push	{r7}
 800c02e:	b085      	sub	sp, #20
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c034:	2300      	movs	r3, #0
 800c036:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c03c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	699b      	ldr	r3, [r3, #24]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d11f      	bne.n	800c086 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800c046:	68bb      	ldr	r3, [r7, #8]
 800c048:	2b03      	cmp	r3, #3
 800c04a:	d855      	bhi.n	800c0f8 <DMA_CheckFifoParam+0xcc>
 800c04c:	a201      	add	r2, pc, #4	; (adr r2, 800c054 <DMA_CheckFifoParam+0x28>)
 800c04e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c052:	bf00      	nop
 800c054:	0800c065 	.word	0x0800c065
 800c058:	0800c077 	.word	0x0800c077
 800c05c:	0800c065 	.word	0x0800c065
 800c060:	0800c0f9 	.word	0x0800c0f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c068:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d045      	beq.n	800c0fc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800c070:	2301      	movs	r3, #1
 800c072:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c074:	e042      	b.n	800c0fc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c07a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800c07e:	d13f      	bne.n	800c100 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800c080:	2301      	movs	r3, #1
 800c082:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c084:	e03c      	b.n	800c100 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	699b      	ldr	r3, [r3, #24]
 800c08a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c08e:	d121      	bne.n	800c0d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	2b03      	cmp	r3, #3
 800c094:	d836      	bhi.n	800c104 <DMA_CheckFifoParam+0xd8>
 800c096:	a201      	add	r2, pc, #4	; (adr r2, 800c09c <DMA_CheckFifoParam+0x70>)
 800c098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c09c:	0800c0ad 	.word	0x0800c0ad
 800c0a0:	0800c0b3 	.word	0x0800c0b3
 800c0a4:	0800c0ad 	.word	0x0800c0ad
 800c0a8:	0800c0c5 	.word	0x0800c0c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	73fb      	strb	r3, [r7, #15]
      break;
 800c0b0:	e02f      	b.n	800c112 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d024      	beq.n	800c108 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800c0be:	2301      	movs	r3, #1
 800c0c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c0c2:	e021      	b.n	800c108 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0c8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800c0cc:	d11e      	bne.n	800c10c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800c0d2:	e01b      	b.n	800c10c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800c0d4:	68bb      	ldr	r3, [r7, #8]
 800c0d6:	2b02      	cmp	r3, #2
 800c0d8:	d902      	bls.n	800c0e0 <DMA_CheckFifoParam+0xb4>
 800c0da:	2b03      	cmp	r3, #3
 800c0dc:	d003      	beq.n	800c0e6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800c0de:	e018      	b.n	800c112 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800c0e0:	2301      	movs	r3, #1
 800c0e2:	73fb      	strb	r3, [r7, #15]
      break;
 800c0e4:	e015      	b.n	800c112 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d00e      	beq.n	800c110 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800c0f2:	2301      	movs	r3, #1
 800c0f4:	73fb      	strb	r3, [r7, #15]
      break;
 800c0f6:	e00b      	b.n	800c110 <DMA_CheckFifoParam+0xe4>
      break;
 800c0f8:	bf00      	nop
 800c0fa:	e00a      	b.n	800c112 <DMA_CheckFifoParam+0xe6>
      break;
 800c0fc:	bf00      	nop
 800c0fe:	e008      	b.n	800c112 <DMA_CheckFifoParam+0xe6>
      break;
 800c100:	bf00      	nop
 800c102:	e006      	b.n	800c112 <DMA_CheckFifoParam+0xe6>
      break;
 800c104:	bf00      	nop
 800c106:	e004      	b.n	800c112 <DMA_CheckFifoParam+0xe6>
      break;
 800c108:	bf00      	nop
 800c10a:	e002      	b.n	800c112 <DMA_CheckFifoParam+0xe6>
      break;   
 800c10c:	bf00      	nop
 800c10e:	e000      	b.n	800c112 <DMA_CheckFifoParam+0xe6>
      break;
 800c110:	bf00      	nop
    }
  } 
  
  return status; 
 800c112:	7bfb      	ldrb	r3, [r7, #15]
}
 800c114:	4618      	mov	r0, r3
 800c116:	3714      	adds	r7, #20
 800c118:	46bd      	mov	sp, r7
 800c11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11e:	4770      	bx	lr

0800c120 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b088      	sub	sp, #32
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 800c128:	2300      	movs	r3, #0
 800c12a:	61fb      	str	r3, [r7, #28]
 800c12c:	2300      	movs	r3, #0
 800c12e:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 800c130:	4ba9      	ldr	r3, [pc, #676]	; (800c3d8 <HAL_ETH_Init+0x2b8>)
 800c132:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 800c134:	2300      	movs	r3, #0
 800c136:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 800c138:	2300      	movs	r3, #0
 800c13a:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d101      	bne.n	800c146 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800c142:	2301      	movs	r3, #1
 800c144:	e183      	b.n	800c44e <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c14c:	b2db      	uxtb	r3, r3
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d106      	bne.n	800c160 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2200      	movs	r2, #0
 800c156:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f005 f94c 	bl	80113f8 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c160:	4b9e      	ldr	r3, [pc, #632]	; (800c3dc <HAL_ETH_Init+0x2bc>)
 800c162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c164:	4a9d      	ldr	r2, [pc, #628]	; (800c3dc <HAL_ETH_Init+0x2bc>)
 800c166:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c16a:	6453      	str	r3, [r2, #68]	; 0x44
 800c16c:	4b9b      	ldr	r3, [pc, #620]	; (800c3dc <HAL_ETH_Init+0x2bc>)
 800c16e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c170:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c174:	60bb      	str	r3, [r7, #8]
 800c176:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800c178:	4b99      	ldr	r3, [pc, #612]	; (800c3e0 <HAL_ETH_Init+0x2c0>)
 800c17a:	685b      	ldr	r3, [r3, #4]
 800c17c:	4a98      	ldr	r2, [pc, #608]	; (800c3e0 <HAL_ETH_Init+0x2c0>)
 800c17e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800c182:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800c184:	4b96      	ldr	r3, [pc, #600]	; (800c3e0 <HAL_ETH_Init+0x2c0>)
 800c186:	685a      	ldr	r2, [r3, #4]
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6a1b      	ldr	r3, [r3, #32]
 800c18c:	4994      	ldr	r1, [pc, #592]	; (800c3e0 <HAL_ETH_Init+0x2c0>)
 800c18e:	4313      	orrs	r3, r2
 800c190:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c19a:	681a      	ldr	r2, [r3, #0]
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	f042 0201 	orr.w	r2, r2, #1
 800c1a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c1a8:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800c1aa:	f7ff f93d 	bl	800b428 <HAL_GetTick>
 800c1ae:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800c1b0:	e011      	b.n	800c1d6 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800c1b2:	f7ff f939 	bl	800b428 <HAL_GetTick>
 800c1b6:	4602      	mov	r2, r0
 800c1b8:	697b      	ldr	r3, [r7, #20]
 800c1ba:	1ad3      	subs	r3, r2, r3
 800c1bc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800c1c0:	d909      	bls.n	800c1d6 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2203      	movs	r2, #3
 800c1c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2200      	movs	r2, #0
 800c1ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 800c1d2:	2303      	movs	r3, #3
 800c1d4:	e13b      	b.n	800c44e <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	f003 0301 	and.w	r3, r3, #1
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d1e4      	bne.n	800c1b2 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	691b      	ldr	r3, [r3, #16]
 800c1ee:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 800c1f0:	69fb      	ldr	r3, [r7, #28]
 800c1f2:	f023 031c 	bic.w	r3, r3, #28
 800c1f6:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800c1f8:	f002 f910 	bl	800e41c <HAL_RCC_GetHCLKFreq>
 800c1fc:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 800c1fe:	69bb      	ldr	r3, [r7, #24]
 800c200:	4a78      	ldr	r2, [pc, #480]	; (800c3e4 <HAL_ETH_Init+0x2c4>)
 800c202:	4293      	cmp	r3, r2
 800c204:	d908      	bls.n	800c218 <HAL_ETH_Init+0xf8>
 800c206:	69bb      	ldr	r3, [r7, #24]
 800c208:	4a77      	ldr	r2, [pc, #476]	; (800c3e8 <HAL_ETH_Init+0x2c8>)
 800c20a:	4293      	cmp	r3, r2
 800c20c:	d804      	bhi.n	800c218 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800c20e:	69fb      	ldr	r3, [r7, #28]
 800c210:	f043 0308 	orr.w	r3, r3, #8
 800c214:	61fb      	str	r3, [r7, #28]
 800c216:	e027      	b.n	800c268 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 800c218:	69bb      	ldr	r3, [r7, #24]
 800c21a:	4a73      	ldr	r2, [pc, #460]	; (800c3e8 <HAL_ETH_Init+0x2c8>)
 800c21c:	4293      	cmp	r3, r2
 800c21e:	d908      	bls.n	800c232 <HAL_ETH_Init+0x112>
 800c220:	69bb      	ldr	r3, [r7, #24]
 800c222:	4a72      	ldr	r2, [pc, #456]	; (800c3ec <HAL_ETH_Init+0x2cc>)
 800c224:	4293      	cmp	r3, r2
 800c226:	d804      	bhi.n	800c232 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800c228:	69fb      	ldr	r3, [r7, #28]
 800c22a:	f043 030c 	orr.w	r3, r3, #12
 800c22e:	61fb      	str	r3, [r7, #28]
 800c230:	e01a      	b.n	800c268 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 800c232:	69bb      	ldr	r3, [r7, #24]
 800c234:	4a6d      	ldr	r2, [pc, #436]	; (800c3ec <HAL_ETH_Init+0x2cc>)
 800c236:	4293      	cmp	r3, r2
 800c238:	d903      	bls.n	800c242 <HAL_ETH_Init+0x122>
 800c23a:	69bb      	ldr	r3, [r7, #24]
 800c23c:	4a6c      	ldr	r2, [pc, #432]	; (800c3f0 <HAL_ETH_Init+0x2d0>)
 800c23e:	4293      	cmp	r3, r2
 800c240:	d911      	bls.n	800c266 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 800c242:	69bb      	ldr	r3, [r7, #24]
 800c244:	4a6a      	ldr	r2, [pc, #424]	; (800c3f0 <HAL_ETH_Init+0x2d0>)
 800c246:	4293      	cmp	r3, r2
 800c248:	d908      	bls.n	800c25c <HAL_ETH_Init+0x13c>
 800c24a:	69bb      	ldr	r3, [r7, #24]
 800c24c:	4a69      	ldr	r2, [pc, #420]	; (800c3f4 <HAL_ETH_Init+0x2d4>)
 800c24e:	4293      	cmp	r3, r2
 800c250:	d804      	bhi.n	800c25c <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800c252:	69fb      	ldr	r3, [r7, #28]
 800c254:	f043 0304 	orr.w	r3, r3, #4
 800c258:	61fb      	str	r3, [r7, #28]
 800c25a:	e005      	b.n	800c268 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800c25c:	69fb      	ldr	r3, [r7, #28]
 800c25e:	f043 0310 	orr.w	r3, r3, #16
 800c262:	61fb      	str	r3, [r7, #28]
 800c264:	e000      	b.n	800c268 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 800c266:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	69fa      	ldr	r2, [r7, #28]
 800c26e:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800c270:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800c274:	2100      	movs	r1, #0
 800c276:	6878      	ldr	r0, [r7, #4]
 800c278:	f000 fc19 	bl	800caae <HAL_ETH_WritePHYRegister>
 800c27c:	4603      	mov	r3, r0
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d00b      	beq.n	800c29a <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800c282:	2301      	movs	r3, #1
 800c284:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 800c286:	6939      	ldr	r1, [r7, #16]
 800c288:	6878      	ldr	r0, [r7, #4]
 800c28a:	f000 fdcf 	bl	800ce2c <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	2201      	movs	r2, #1
 800c292:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 800c296:	2301      	movs	r3, #1
 800c298:	e0d9      	b.n	800c44e <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800c29a:	20ff      	movs	r0, #255	; 0xff
 800c29c:	f7ff f8d0 	bl	800b440 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	685b      	ldr	r3, [r3, #4]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	f000 80a7 	beq.w	800c3f8 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800c2aa:	f7ff f8bd 	bl	800b428 <HAL_GetTick>
 800c2ae:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800c2b0:	f107 030c 	add.w	r3, r7, #12
 800c2b4:	461a      	mov	r2, r3
 800c2b6:	2101      	movs	r1, #1
 800c2b8:	6878      	ldr	r0, [r7, #4]
 800c2ba:	f000 fb90 	bl	800c9de <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800c2be:	f7ff f8b3 	bl	800b428 <HAL_GetTick>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	697b      	ldr	r3, [r7, #20]
 800c2c6:	1ad3      	subs	r3, r2, r3
 800c2c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800c2cc:	4293      	cmp	r3, r2
 800c2ce:	d90f      	bls.n	800c2f0 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800c2d4:	6939      	ldr	r1, [r7, #16]
 800c2d6:	6878      	ldr	r0, [r7, #4]
 800c2d8:	f000 fda8 	bl	800ce2c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2201      	movs	r2, #1
 800c2e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800c2ec:	2303      	movs	r3, #3
 800c2ee:	e0ae      	b.n	800c44e <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	f003 0304 	and.w	r3, r3, #4
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d0da      	beq.n	800c2b0 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800c2fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c2fe:	2100      	movs	r1, #0
 800c300:	6878      	ldr	r0, [r7, #4]
 800c302:	f000 fbd4 	bl	800caae <HAL_ETH_WritePHYRegister>
 800c306:	4603      	mov	r3, r0
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d00b      	beq.n	800c324 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800c30c:	2301      	movs	r3, #1
 800c30e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800c310:	6939      	ldr	r1, [r7, #16]
 800c312:	6878      	ldr	r0, [r7, #4]
 800c314:	f000 fd8a 	bl	800ce2c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2201      	movs	r2, #1
 800c31c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800c320:	2301      	movs	r3, #1
 800c322:	e094      	b.n	800c44e <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 800c324:	f7ff f880 	bl	800b428 <HAL_GetTick>
 800c328:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800c32a:	f107 030c 	add.w	r3, r7, #12
 800c32e:	461a      	mov	r2, r3
 800c330:	2101      	movs	r1, #1
 800c332:	6878      	ldr	r0, [r7, #4]
 800c334:	f000 fb53 	bl	800c9de <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800c338:	f7ff f876 	bl	800b428 <HAL_GetTick>
 800c33c:	4602      	mov	r2, r0
 800c33e:	697b      	ldr	r3, [r7, #20]
 800c340:	1ad3      	subs	r3, r2, r3
 800c342:	f241 3288 	movw	r2, #5000	; 0x1388
 800c346:	4293      	cmp	r3, r2
 800c348:	d90f      	bls.n	800c36a <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800c34a:	2301      	movs	r3, #1
 800c34c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800c34e:	6939      	ldr	r1, [r7, #16]
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f000 fd6b 	bl	800ce2c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2201      	movs	r2, #1
 800c35a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2200      	movs	r2, #0
 800c362:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800c366:	2303      	movs	r3, #3
 800c368:	e071      	b.n	800c44e <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	f003 0320 	and.w	r3, r3, #32
 800c370:	2b00      	cmp	r3, #0
 800c372:	d0da      	beq.n	800c32a <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 800c374:	f107 030c 	add.w	r3, r7, #12
 800c378:	461a      	mov	r2, r3
 800c37a:	211f      	movs	r1, #31
 800c37c:	6878      	ldr	r0, [r7, #4]
 800c37e:	f000 fb2e 	bl	800c9de <HAL_ETH_ReadPHYRegister>
 800c382:	4603      	mov	r3, r0
 800c384:	2b00      	cmp	r3, #0
 800c386:	d00b      	beq.n	800c3a0 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800c388:	2301      	movs	r3, #1
 800c38a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800c38c:	6939      	ldr	r1, [r7, #16]
 800c38e:	6878      	ldr	r0, [r7, #4]
 800c390:	f000 fd4c 	bl	800ce2c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	2201      	movs	r2, #1
 800c398:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800c39c:	2301      	movs	r3, #1
 800c39e:	e056      	b.n	800c44e <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	f003 0310 	and.w	r3, r3, #16
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d004      	beq.n	800c3b4 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c3b0:	60da      	str	r2, [r3, #12]
 800c3b2:	e002      	b.n	800c3ba <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	f003 0304 	and.w	r3, r3, #4
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d003      	beq.n	800c3cc <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	609a      	str	r2, [r3, #8]
 800c3ca:	e037      	b.n	800c43c <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c3d2:	609a      	str	r2, [r3, #8]
 800c3d4:	e032      	b.n	800c43c <HAL_ETH_Init+0x31c>
 800c3d6:	bf00      	nop
 800c3d8:	03938700 	.word	0x03938700
 800c3dc:	40023800 	.word	0x40023800
 800c3e0:	40013800 	.word	0x40013800
 800c3e4:	01312cff 	.word	0x01312cff
 800c3e8:	02160ebf 	.word	0x02160ebf
 800c3ec:	039386ff 	.word	0x039386ff
 800c3f0:	05f5e0ff 	.word	0x05f5e0ff
 800c3f4:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	68db      	ldr	r3, [r3, #12]
 800c3fc:	08db      	lsrs	r3, r3, #3
 800c3fe:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	689b      	ldr	r3, [r3, #8]
 800c404:	085b      	lsrs	r3, r3, #1
 800c406:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800c408:	4313      	orrs	r3, r2
 800c40a:	b29b      	uxth	r3, r3
 800c40c:	461a      	mov	r2, r3
 800c40e:	2100      	movs	r1, #0
 800c410:	6878      	ldr	r0, [r7, #4]
 800c412:	f000 fb4c 	bl	800caae <HAL_ETH_WritePHYRegister>
 800c416:	4603      	mov	r3, r0
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d00b      	beq.n	800c434 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800c41c:	2301      	movs	r3, #1
 800c41e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800c420:	6939      	ldr	r1, [r7, #16]
 800c422:	6878      	ldr	r0, [r7, #4]
 800c424:	f000 fd02 	bl	800ce2c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2201      	movs	r2, #1
 800c42c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 800c430:	2301      	movs	r3, #1
 800c432:	e00c      	b.n	800c44e <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800c434:	f640 70ff 	movw	r0, #4095	; 0xfff
 800c438:	f7ff f802 	bl	800b440 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800c43c:	6939      	ldr	r1, [r7, #16]
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f000 fcf4 	bl	800ce2c <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2201      	movs	r2, #1
 800c448:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800c44c:	2300      	movs	r3, #0
}
 800c44e:	4618      	mov	r0, r3
 800c450:	3720      	adds	r7, #32
 800c452:	46bd      	mov	sp, r7
 800c454:	bd80      	pop	{r7, pc}
 800c456:	bf00      	nop

0800c458 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 800c458:	b480      	push	{r7}
 800c45a:	b087      	sub	sp, #28
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	60f8      	str	r0, [r7, #12]
 800c460:	60b9      	str	r1, [r7, #8]
 800c462:	607a      	str	r2, [r7, #4]
 800c464:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 800c466:	2300      	movs	r3, #0
 800c468:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c470:	2b01      	cmp	r3, #1
 800c472:	d101      	bne.n	800c478 <HAL_ETH_DMATxDescListInit+0x20>
 800c474:	2302      	movs	r3, #2
 800c476:	e052      	b.n	800c51e <HAL_ETH_DMATxDescListInit+0xc6>
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	2201      	movs	r2, #1
 800c47c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	2202      	movs	r2, #2
 800c484:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	68ba      	ldr	r2, [r7, #8]
 800c48c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 800c48e:	2300      	movs	r3, #0
 800c490:	617b      	str	r3, [r7, #20]
 800c492:	e030      	b.n	800c4f6 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	015b      	lsls	r3, r3, #5
 800c498:	68ba      	ldr	r2, [r7, #8]
 800c49a:	4413      	add	r3, r2
 800c49c:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800c49e:	693b      	ldr	r3, [r7, #16]
 800c4a0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c4a4:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800c4ac:	fb02 f303 	mul.w	r3, r2, r3
 800c4b0:	687a      	ldr	r2, [r7, #4]
 800c4b2:	4413      	add	r3, r2
 800c4b4:	461a      	mov	r2, r3
 800c4b6:	693b      	ldr	r3, [r7, #16]
 800c4b8:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	69db      	ldr	r3, [r3, #28]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d105      	bne.n	800c4ce <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800c4ca:	693b      	ldr	r3, [r7, #16]
 800c4cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 800c4ce:	683b      	ldr	r3, [r7, #0]
 800c4d0:	3b01      	subs	r3, #1
 800c4d2:	697a      	ldr	r2, [r7, #20]
 800c4d4:	429a      	cmp	r2, r3
 800c4d6:	d208      	bcs.n	800c4ea <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 800c4d8:	697b      	ldr	r3, [r7, #20]
 800c4da:	3301      	adds	r3, #1
 800c4dc:	015b      	lsls	r3, r3, #5
 800c4de:	68ba      	ldr	r2, [r7, #8]
 800c4e0:	4413      	add	r3, r2
 800c4e2:	461a      	mov	r2, r3
 800c4e4:	693b      	ldr	r3, [r7, #16]
 800c4e6:	60da      	str	r2, [r3, #12]
 800c4e8:	e002      	b.n	800c4f0 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800c4ea:	68ba      	ldr	r2, [r7, #8]
 800c4ec:	693b      	ldr	r3, [r7, #16]
 800c4ee:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 800c4f0:	697b      	ldr	r3, [r7, #20]
 800c4f2:	3301      	adds	r3, #1
 800c4f4:	617b      	str	r3, [r7, #20]
 800c4f6:	697a      	ldr	r2, [r7, #20]
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	429a      	cmp	r2, r3
 800c4fc:	d3ca      	bcc.n	800c494 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	6819      	ldr	r1, [r3, #0]
 800c502:	68ba      	ldr	r2, [r7, #8]
 800c504:	f241 0310 	movw	r3, #4112	; 0x1010
 800c508:	440b      	add	r3, r1
 800c50a:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	2201      	movs	r2, #1
 800c510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	2200      	movs	r2, #0
 800c518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800c51c:	2300      	movs	r3, #0
}
 800c51e:	4618      	mov	r0, r3
 800c520:	371c      	adds	r7, #28
 800c522:	46bd      	mov	sp, r7
 800c524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c528:	4770      	bx	lr

0800c52a <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 800c52a:	b480      	push	{r7}
 800c52c:	b087      	sub	sp, #28
 800c52e:	af00      	add	r7, sp, #0
 800c530:	60f8      	str	r0, [r7, #12]
 800c532:	60b9      	str	r1, [r7, #8]
 800c534:	607a      	str	r2, [r7, #4]
 800c536:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 800c538:	2300      	movs	r3, #0
 800c53a:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c542:	2b01      	cmp	r3, #1
 800c544:	d101      	bne.n	800c54a <HAL_ETH_DMARxDescListInit+0x20>
 800c546:	2302      	movs	r3, #2
 800c548:	e056      	b.n	800c5f8 <HAL_ETH_DMARxDescListInit+0xce>
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	2201      	movs	r2, #1
 800c54e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	2202      	movs	r2, #2
 800c556:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	68ba      	ldr	r2, [r7, #8]
 800c55e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 800c560:	2300      	movs	r3, #0
 800c562:	617b      	str	r3, [r7, #20]
 800c564:	e034      	b.n	800c5d0 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	015b      	lsls	r3, r3, #5
 800c56a:	68ba      	ldr	r2, [r7, #8]
 800c56c:	4413      	add	r3, r2
 800c56e:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800c570:	693b      	ldr	r3, [r7, #16]
 800c572:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c576:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800c578:	693b      	ldr	r3, [r7, #16]
 800c57a:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800c57e:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 800c580:	697b      	ldr	r3, [r7, #20]
 800c582:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800c586:	fb02 f303 	mul.w	r3, r2, r3
 800c58a:	687a      	ldr	r2, [r7, #4]
 800c58c:	4413      	add	r3, r2
 800c58e:	461a      	mov	r2, r3
 800c590:	693b      	ldr	r3, [r7, #16]
 800c592:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	699b      	ldr	r3, [r3, #24]
 800c598:	2b01      	cmp	r3, #1
 800c59a:	d105      	bne.n	800c5a8 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 800c59c:	693b      	ldr	r3, [r7, #16]
 800c59e:	685b      	ldr	r3, [r3, #4]
 800c5a0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800c5a4:	693b      	ldr	r3, [r7, #16]
 800c5a6:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 800c5a8:	683b      	ldr	r3, [r7, #0]
 800c5aa:	3b01      	subs	r3, #1
 800c5ac:	697a      	ldr	r2, [r7, #20]
 800c5ae:	429a      	cmp	r2, r3
 800c5b0:	d208      	bcs.n	800c5c4 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 800c5b2:	697b      	ldr	r3, [r7, #20]
 800c5b4:	3301      	adds	r3, #1
 800c5b6:	015b      	lsls	r3, r3, #5
 800c5b8:	68ba      	ldr	r2, [r7, #8]
 800c5ba:	4413      	add	r3, r2
 800c5bc:	461a      	mov	r2, r3
 800c5be:	693b      	ldr	r3, [r7, #16]
 800c5c0:	60da      	str	r2, [r3, #12]
 800c5c2:	e002      	b.n	800c5ca <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 800c5c4:	68ba      	ldr	r2, [r7, #8]
 800c5c6:	693b      	ldr	r3, [r7, #16]
 800c5c8:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 800c5ca:	697b      	ldr	r3, [r7, #20]
 800c5cc:	3301      	adds	r3, #1
 800c5ce:	617b      	str	r3, [r7, #20]
 800c5d0:	697a      	ldr	r2, [r7, #20]
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	429a      	cmp	r2, r3
 800c5d6:	d3c6      	bcc.n	800c566 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	6819      	ldr	r1, [r3, #0]
 800c5dc:	68ba      	ldr	r2, [r7, #8]
 800c5de:	f241 030c 	movw	r3, #4108	; 0x100c
 800c5e2:	440b      	add	r3, r1
 800c5e4:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	2201      	movs	r2, #1
 800c5ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800c5f6:	2300      	movs	r3, #0
}
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	371c      	adds	r7, #28
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c602:	4770      	bx	lr

0800c604 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 800c604:	b480      	push	{r7}
 800c606:	b087      	sub	sp, #28
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
 800c60c:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 800c60e:	2300      	movs	r3, #0
 800c610:	617b      	str	r3, [r7, #20]
 800c612:	2300      	movs	r3, #0
 800c614:	60fb      	str	r3, [r7, #12]
 800c616:	2300      	movs	r3, #0
 800c618:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c620:	2b01      	cmp	r3, #1
 800c622:	d101      	bne.n	800c628 <HAL_ETH_TransmitFrame+0x24>
 800c624:	2302      	movs	r3, #2
 800c626:	e0cd      	b.n	800c7c4 <HAL_ETH_TransmitFrame+0x1c0>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2201      	movs	r2, #1
 800c62c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	2202      	movs	r2, #2
 800c634:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d109      	bne.n	800c652 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	2201      	movs	r2, #1
 800c642:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2200      	movs	r2, #0
 800c64a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 800c64e:	2301      	movs	r3, #1
 800c650:	e0b8      	b.n	800c7c4 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	da09      	bge.n	800c670 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2212      	movs	r2, #18
 800c660:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2200      	movs	r2, #0
 800c668:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 800c66c:	2301      	movs	r3, #1
 800c66e:	e0a9      	b.n	800c7c4 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 800c670:	683b      	ldr	r3, [r7, #0]
 800c672:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800c676:	4293      	cmp	r3, r2
 800c678:	d915      	bls.n	800c6a6 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	4a54      	ldr	r2, [pc, #336]	; (800c7d0 <HAL_ETH_TransmitFrame+0x1cc>)
 800c67e:	fba2 2303 	umull	r2, r3, r2, r3
 800c682:	0a9b      	lsrs	r3, r3, #10
 800c684:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800c686:	683a      	ldr	r2, [r7, #0]
 800c688:	4b51      	ldr	r3, [pc, #324]	; (800c7d0 <HAL_ETH_TransmitFrame+0x1cc>)
 800c68a:	fba3 1302 	umull	r1, r3, r3, r2
 800c68e:	0a9b      	lsrs	r3, r3, #10
 800c690:	f240 51f4 	movw	r1, #1524	; 0x5f4
 800c694:	fb01 f303 	mul.w	r3, r1, r3
 800c698:	1ad3      	subs	r3, r2, r3
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d005      	beq.n	800c6aa <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 800c69e:	697b      	ldr	r3, [r7, #20]
 800c6a0:	3301      	adds	r3, #1
 800c6a2:	617b      	str	r3, [r7, #20]
 800c6a4:	e001      	b.n	800c6aa <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 800c6aa:	697b      	ldr	r3, [r7, #20]
 800c6ac:	2b01      	cmp	r3, #1
 800c6ae:	d11c      	bne.n	800c6ea <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6b4:	681a      	ldr	r2, [r3, #0]
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6ba:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 800c6be:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6c4:	683a      	ldr	r2, [r7, #0]
 800c6c6:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800c6ca:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6d0:	681a      	ldr	r2, [r3, #0]
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6d6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800c6da:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6e0:	68db      	ldr	r3, [r3, #12]
 800c6e2:	461a      	mov	r2, r3
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	62da      	str	r2, [r3, #44]	; 0x2c
 800c6e8:	e04b      	b.n	800c782 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	613b      	str	r3, [r7, #16]
 800c6ee:	e044      	b.n	800c77a <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6f4:	681a      	ldr	r2, [r3, #0]
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6fa:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800c6fe:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 800c700:	693b      	ldr	r3, [r7, #16]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d107      	bne.n	800c716 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c70a:	681a      	ldr	r2, [r3, #0]
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c710:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800c714:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c71a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800c71e:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 800c720:	697b      	ldr	r3, [r7, #20]
 800c722:	3b01      	subs	r3, #1
 800c724:	693a      	ldr	r2, [r7, #16]
 800c726:	429a      	cmp	r2, r3
 800c728:	d116      	bne.n	800c758 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c72e:	681a      	ldr	r2, [r3, #0]
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c734:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800c738:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 800c73a:	697b      	ldr	r3, [r7, #20]
 800c73c:	4a25      	ldr	r2, [pc, #148]	; (800c7d4 <HAL_ETH_TransmitFrame+0x1d0>)
 800c73e:	fb02 f203 	mul.w	r2, r2, r3
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	4413      	add	r3, r2
 800c746:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800c74a:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c750:	68fa      	ldr	r2, [r7, #12]
 800c752:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800c756:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c75c:	681a      	ldr	r2, [r3, #0]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c762:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800c766:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c76c:	68db      	ldr	r3, [r3, #12]
 800c76e:	461a      	mov	r2, r3
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 800c774:	693b      	ldr	r3, [r7, #16]
 800c776:	3301      	adds	r3, #1
 800c778:	613b      	str	r3, [r7, #16]
 800c77a:	693a      	ldr	r2, [r7, #16]
 800c77c:	697b      	ldr	r3, [r7, #20]
 800c77e:	429a      	cmp	r2, r3
 800c780:	d3b6      	bcc.n	800c6f0 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681a      	ldr	r2, [r3, #0]
 800c786:	f241 0314 	movw	r3, #4116	; 0x1014
 800c78a:	4413      	add	r3, r2
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	f003 0304 	and.w	r3, r3, #4
 800c792:	2b00      	cmp	r3, #0
 800c794:	d00d      	beq.n	800c7b2 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681a      	ldr	r2, [r3, #0]
 800c79a:	f241 0314 	movw	r3, #4116	; 0x1014
 800c79e:	4413      	add	r3, r2
 800c7a0:	2204      	movs	r2, #4
 800c7a2:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681a      	ldr	r2, [r3, #0]
 800c7a8:	f241 0304 	movw	r3, #4100	; 0x1004
 800c7ac:	4413      	add	r3, r2
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	2201      	movs	r2, #1
 800c7b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	2200      	movs	r2, #0
 800c7be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800c7c2:	2300      	movs	r3, #0
}
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	371c      	adds	r7, #28
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ce:	4770      	bx	lr
 800c7d0:	ac02b00b 	.word	0xac02b00b
 800c7d4:	fffffa0c 	.word	0xfffffa0c

0800c7d8 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 800c7d8:	b480      	push	{r7}
 800c7da:	b085      	sub	sp, #20
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c7ea:	2b01      	cmp	r3, #1
 800c7ec:	d101      	bne.n	800c7f2 <HAL_ETH_GetReceivedFrame_IT+0x1a>
 800c7ee:	2302      	movs	r3, #2
 800c7f0:	e074      	b.n	800c8dc <HAL_ETH_GetReceivedFrame_IT+0x104>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	2201      	movs	r2, #1
 800c7f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	2202      	movs	r2, #2
 800c7fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800c802:	e05a      	b.n	800c8ba <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	3301      	adds	r3, #1
 800c808:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c814:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c818:	d10d      	bne.n	800c836 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	2201      	movs	r2, #1
 800c826:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c82c:	68db      	ldr	r3, [r3, #12]
 800c82e:	461a      	mov	r2, r3
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	629a      	str	r2, [r3, #40]	; 0x28
 800c834:	e041      	b.n	800c8ba <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c840:	2b00      	cmp	r3, #0
 800c842:	d10b      	bne.n	800c85c <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c848:	1c5a      	adds	r2, r3, #1
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c852:	68db      	ldr	r3, [r3, #12]
 800c854:	461a      	mov	r2, r3
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	629a      	str	r2, [r3, #40]	; 0x28
 800c85a:	e02e      	b.n	800c8ba <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c868:	1c5a      	adds	r2, r3, #1
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c872:	2b01      	cmp	r3, #1
 800c874:	d103      	bne.n	800c87e <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	0c1b      	lsrs	r3, r3, #16
 800c886:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800c88a:	1f1a      	subs	r2, r3, #4
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c894:	689a      	ldr	r2, [r3, #8]
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c89e:	68db      	ldr	r3, [r3, #12]
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2201      	movs	r2, #1
 800c8aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	2200      	movs	r2, #0
 800c8b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	e010      	b.n	800c8dc <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	db02      	blt.n	800c8ca <HAL_ETH_GetReceivedFrame_IT+0xf2>
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	2b03      	cmp	r3, #3
 800c8c8:	d99c      	bls.n	800c804 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	2201      	movs	r2, #1
 800c8ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 800c8da:	2301      	movs	r3, #1
}
 800c8dc:	4618      	mov	r0, r3
 800c8de:	3714      	adds	r7, #20
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e6:	4770      	bx	lr

0800c8e8 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b082      	sub	sp, #8
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681a      	ldr	r2, [r3, #0]
 800c8f4:	f241 0314 	movw	r3, #4116	; 0x1014
 800c8f8:	4413      	add	r3, r2
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c900:	2b40      	cmp	r3, #64	; 0x40
 800c902:	d112      	bne.n	800c92a <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f004 fe37 	bl	8011578 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681a      	ldr	r2, [r3, #0]
 800c90e:	f241 0314 	movw	r3, #4116	; 0x1014
 800c912:	4413      	add	r3, r2
 800c914:	2240      	movs	r2, #64	; 0x40
 800c916:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	2201      	movs	r2, #1
 800c91c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	2200      	movs	r2, #0
 800c924:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c928:	e01b      	b.n	800c962 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681a      	ldr	r2, [r3, #0]
 800c92e:	f241 0314 	movw	r3, #4116	; 0x1014
 800c932:	4413      	add	r3, r2
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	f003 0301 	and.w	r3, r3, #1
 800c93a:	2b01      	cmp	r3, #1
 800c93c:	d111      	bne.n	800c962 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800c93e:	6878      	ldr	r0, [r7, #4]
 800c940:	f000 f839 	bl	800c9b6 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681a      	ldr	r2, [r3, #0]
 800c948:	f241 0314 	movw	r3, #4116	; 0x1014
 800c94c:	4413      	add	r3, r2
 800c94e:	2201      	movs	r2, #1
 800c950:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2201      	movs	r2, #1
 800c956:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	2200      	movs	r2, #0
 800c95e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681a      	ldr	r2, [r3, #0]
 800c966:	f241 0314 	movw	r3, #4116	; 0x1014
 800c96a:	4413      	add	r3, r2
 800c96c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c970:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681a      	ldr	r2, [r3, #0]
 800c976:	f241 0314 	movw	r3, #4116	; 0x1014
 800c97a:	4413      	add	r3, r2
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c982:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c986:	d112      	bne.n	800c9ae <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 800c988:	6878      	ldr	r0, [r7, #4]
 800c98a:	f000 f81e 	bl	800c9ca <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681a      	ldr	r2, [r3, #0]
 800c992:	f241 0314 	movw	r3, #4116	; 0x1014
 800c996:	4413      	add	r3, r2
 800c998:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800c99c:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2201      	movs	r2, #1
 800c9a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 800c9ae:	bf00      	nop
 800c9b0:	3708      	adds	r7, #8
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}

0800c9b6 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800c9b6:	b480      	push	{r7}
 800c9b8:	b083      	sub	sp, #12
 800c9ba:	af00      	add	r7, sp, #0
 800c9bc:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800c9be:	bf00      	nop
 800c9c0:	370c      	adds	r7, #12
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c8:	4770      	bx	lr

0800c9ca <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 800c9ca:	b480      	push	{r7}
 800c9cc:	b083      	sub	sp, #12
 800c9ce:	af00      	add	r7, sp, #0
 800c9d0:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 800c9d2:	bf00      	nop
 800c9d4:	370c      	adds	r7, #12
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9dc:	4770      	bx	lr

0800c9de <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 800c9de:	b580      	push	{r7, lr}
 800c9e0:	b086      	sub	sp, #24
 800c9e2:	af00      	add	r7, sp, #0
 800c9e4:	60f8      	str	r0, [r7, #12]
 800c9e6:	460b      	mov	r3, r1
 800c9e8:	607a      	str	r2, [r7, #4]
 800c9ea:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c9fa:	b2db      	uxtb	r3, r3
 800c9fc:	2b82      	cmp	r3, #130	; 0x82
 800c9fe:	d101      	bne.n	800ca04 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 800ca00:	2302      	movs	r3, #2
 800ca02:	e050      	b.n	800caa6 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	2282      	movs	r2, #130	; 0x82
 800ca08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	691b      	ldr	r3, [r3, #16]
 800ca12:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800ca14:	697b      	ldr	r3, [r7, #20]
 800ca16:	f003 031c 	and.w	r3, r3, #28
 800ca1a:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	8a1b      	ldrh	r3, [r3, #16]
 800ca20:	02db      	lsls	r3, r3, #11
 800ca22:	b29b      	uxth	r3, r3
 800ca24:	697a      	ldr	r2, [r7, #20]
 800ca26:	4313      	orrs	r3, r2
 800ca28:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800ca2a:	897b      	ldrh	r3, [r7, #10]
 800ca2c:	019b      	lsls	r3, r3, #6
 800ca2e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800ca32:	697a      	ldr	r2, [r7, #20]
 800ca34:	4313      	orrs	r3, r2
 800ca36:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	f023 0302 	bic.w	r3, r3, #2
 800ca3e:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 800ca40:	697b      	ldr	r3, [r7, #20]
 800ca42:	f043 0301 	orr.w	r3, r3, #1
 800ca46:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	697a      	ldr	r2, [r7, #20]
 800ca4e:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800ca50:	f7fe fcea 	bl	800b428 <HAL_GetTick>
 800ca54:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800ca56:	e015      	b.n	800ca84 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800ca58:	f7fe fce6 	bl	800b428 <HAL_GetTick>
 800ca5c:	4602      	mov	r2, r0
 800ca5e:	693b      	ldr	r3, [r7, #16]
 800ca60:	1ad3      	subs	r3, r2, r3
 800ca62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca66:	d309      	bcc.n	800ca7c <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	2200      	movs	r2, #0
 800ca74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800ca78:	2303      	movs	r3, #3
 800ca7a:	e014      	b.n	800caa6 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	691b      	ldr	r3, [r3, #16]
 800ca82:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800ca84:	697b      	ldr	r3, [r7, #20]
 800ca86:	f003 0301 	and.w	r3, r3, #1
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d1e4      	bne.n	800ca58 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	695b      	ldr	r3, [r3, #20]
 800ca94:	b29b      	uxth	r3, r3
 800ca96:	461a      	mov	r2, r3
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	2201      	movs	r2, #1
 800caa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800caa4:	2300      	movs	r3, #0
}
 800caa6:	4618      	mov	r0, r3
 800caa8:	3718      	adds	r7, #24
 800caaa:	46bd      	mov	sp, r7
 800caac:	bd80      	pop	{r7, pc}

0800caae <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 800caae:	b580      	push	{r7, lr}
 800cab0:	b086      	sub	sp, #24
 800cab2:	af00      	add	r7, sp, #0
 800cab4:	60f8      	str	r0, [r7, #12]
 800cab6:	460b      	mov	r3, r1
 800cab8:	607a      	str	r2, [r7, #4]
 800caba:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 800cabc:	2300      	movs	r3, #0
 800cabe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 800cac0:	2300      	movs	r3, #0
 800cac2:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800caca:	b2db      	uxtb	r3, r3
 800cacc:	2b42      	cmp	r3, #66	; 0x42
 800cace:	d101      	bne.n	800cad4 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 800cad0:	2302      	movs	r3, #2
 800cad2:	e04e      	b.n	800cb72 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	2242      	movs	r2, #66	; 0x42
 800cad8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	691b      	ldr	r3, [r3, #16]
 800cae2:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800cae4:	697b      	ldr	r3, [r7, #20]
 800cae6:	f003 031c 	and.w	r3, r3, #28
 800caea:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	8a1b      	ldrh	r3, [r3, #16]
 800caf0:	02db      	lsls	r3, r3, #11
 800caf2:	b29b      	uxth	r3, r3
 800caf4:	697a      	ldr	r2, [r7, #20]
 800caf6:	4313      	orrs	r3, r2
 800caf8:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800cafa:	897b      	ldrh	r3, [r7, #10]
 800cafc:	019b      	lsls	r3, r3, #6
 800cafe:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800cb02:	697a      	ldr	r2, [r7, #20]
 800cb04:	4313      	orrs	r3, r2
 800cb06:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 800cb08:	697b      	ldr	r3, [r7, #20]
 800cb0a:	f043 0302 	orr.w	r3, r3, #2
 800cb0e:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 800cb10:	697b      	ldr	r3, [r7, #20]
 800cb12:	f043 0301 	orr.w	r3, r3, #1
 800cb16:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	b29a      	uxth	r2, r3
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	697a      	ldr	r2, [r7, #20]
 800cb28:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800cb2a:	f7fe fc7d 	bl	800b428 <HAL_GetTick>
 800cb2e:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800cb30:	e015      	b.n	800cb5e <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800cb32:	f7fe fc79 	bl	800b428 <HAL_GetTick>
 800cb36:	4602      	mov	r2, r0
 800cb38:	693b      	ldr	r3, [r7, #16]
 800cb3a:	1ad3      	subs	r3, r2, r3
 800cb3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cb40:	d309      	bcc.n	800cb56 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	2201      	movs	r2, #1
 800cb46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800cb52:	2303      	movs	r3, #3
 800cb54:	e00d      	b.n	800cb72 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	691b      	ldr	r3, [r3, #16]
 800cb5c:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800cb5e:	697b      	ldr	r3, [r7, #20]
 800cb60:	f003 0301 	and.w	r3, r3, #1
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d1e4      	bne.n	800cb32 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	2201      	movs	r2, #1
 800cb6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 800cb70:	2300      	movs	r3, #0
}
 800cb72:	4618      	mov	r0, r3
 800cb74:	3718      	adds	r7, #24
 800cb76:	46bd      	mov	sp, r7
 800cb78:	bd80      	pop	{r7, pc}

0800cb7a <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 800cb7a:	b580      	push	{r7, lr}
 800cb7c:	b082      	sub	sp, #8
 800cb7e:	af00      	add	r7, sp, #0
 800cb80:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cb88:	2b01      	cmp	r3, #1
 800cb8a:	d101      	bne.n	800cb90 <HAL_ETH_Start+0x16>
 800cb8c:	2302      	movs	r3, #2
 800cb8e:	e01f      	b.n	800cbd0 <HAL_ETH_Start+0x56>
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	2201      	movs	r2, #1
 800cb94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	2202      	movs	r2, #2
 800cb9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800cba0:	6878      	ldr	r0, [r7, #4]
 800cba2:	f000 fb45 	bl	800d230 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 800cba6:	6878      	ldr	r0, [r7, #4]
 800cba8:	f000 fb7c 	bl	800d2a4 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	f000 fc13 	bl	800d3d8 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 800cbb2:	6878      	ldr	r0, [r7, #4]
 800cbb4:	f000 fbb0 	bl	800d318 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f000 fbdd 	bl	800d378 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	2201      	movs	r2, #1
 800cbc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	2200      	movs	r2, #0
 800cbca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800cbce:	2300      	movs	r3, #0
}
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	3708      	adds	r7, #8
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	bd80      	pop	{r7, pc}

0800cbd8 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b082      	sub	sp, #8
 800cbdc:	af00      	add	r7, sp, #0
 800cbde:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cbe6:	2b01      	cmp	r3, #1
 800cbe8:	d101      	bne.n	800cbee <HAL_ETH_Stop+0x16>
 800cbea:	2302      	movs	r3, #2
 800cbec:	e01f      	b.n	800cc2e <HAL_ETH_Stop+0x56>
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2201      	movs	r2, #1
 800cbf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	2202      	movs	r2, #2
 800cbfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 800cbfe:	6878      	ldr	r0, [r7, #4]
 800cc00:	f000 fba2 	bl	800d348 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 800cc04:	6878      	ldr	r0, [r7, #4]
 800cc06:	f000 fbcf 	bl	800d3a8 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 800cc0a:	6878      	ldr	r0, [r7, #4]
 800cc0c:	f000 fb67 	bl	800d2de <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800cc10:	6878      	ldr	r0, [r7, #4]
 800cc12:	f000 fbe1 	bl	800d3d8 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 800cc16:	6878      	ldr	r0, [r7, #4]
 800cc18:	f000 fb27 	bl	800d26a <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2201      	movs	r2, #1
 800cc20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2200      	movs	r2, #0
 800cc28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800cc2c:	2300      	movs	r3, #0
}
 800cc2e:	4618      	mov	r0, r3
 800cc30:	3708      	adds	r7, #8
 800cc32:	46bd      	mov	sp, r7
 800cc34:	bd80      	pop	{r7, pc}
	...

0800cc38 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b084      	sub	sp, #16
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
 800cc40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800cc42:	2300      	movs	r3, #0
 800cc44:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cc4c:	2b01      	cmp	r3, #1
 800cc4e:	d101      	bne.n	800cc54 <HAL_ETH_ConfigMAC+0x1c>
 800cc50:	2302      	movs	r3, #2
 800cc52:	e0e4      	b.n	800ce1e <HAL_ETH_ConfigMAC+0x1e6>
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2201      	movs	r2, #1
 800cc58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2202      	movs	r2, #2
 800cc60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	f000 80b1 	beq.w	800cdce <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800cc74:	68fa      	ldr	r2, [r7, #12]
 800cc76:	4b6c      	ldr	r3, [pc, #432]	; (800ce28 <HAL_ETH_ConfigMAC+0x1f0>)
 800cc78:	4013      	ands	r3, r2
 800cc7a:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800cc7c:	683b      	ldr	r3, [r7, #0]
 800cc7e:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 800cc80:	683b      	ldr	r3, [r7, #0]
 800cc82:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800cc84:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 800cc86:	683b      	ldr	r3, [r7, #0]
 800cc88:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 800cc8a:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 800cc90:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 800cc96:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 800cc98:	683b      	ldr	r3, [r7, #0]
 800cc9a:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 800cc9c:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 800cca2:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 800cca8:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 800ccaa:	683b      	ldr	r3, [r7, #0]
 800ccac:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 800ccae:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 800ccb0:	683b      	ldr	r3, [r7, #0]
 800ccb2:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 800ccb4:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 800ccb6:	683b      	ldr	r3, [r7, #0]
 800ccb8:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 800ccba:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 800ccbc:	683b      	ldr	r3, [r7, #0]
 800ccbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 800ccc0:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 800ccc6:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800ccc8:	68fa      	ldr	r2, [r7, #12]
 800ccca:	4313      	orrs	r3, r2
 800cccc:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	68fa      	ldr	r2, [r7, #12]
 800ccd4:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800ccde:	2001      	movs	r0, #1
 800cce0:	f7fe fbae 	bl	800b440 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	68fa      	ldr	r2, [r7, #12]
 800ccea:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800ccf4:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800ccf6:	683b      	ldr	r3, [r7, #0]
 800ccf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 800ccfa:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 800cd00:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 800cd06:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 800cd0c:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 800cd0e:	683b      	ldr	r3, [r7, #0]
 800cd10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800cd12:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 800cd1e:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800cd20:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	685b      	ldr	r3, [r3, #4]
 800cd28:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800cd2a:	2001      	movs	r0, #1
 800cd2c:	f7fe fb88 	bl	800b440 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	68fa      	ldr	r2, [r7, #12]
 800cd36:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	683a      	ldr	r2, [r7, #0]
 800cd3e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800cd40:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	683a      	ldr	r2, [r7, #0]
 800cd48:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800cd4a:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	699b      	ldr	r3, [r3, #24]
 800cd52:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800cd54:	68fa      	ldr	r2, [r7, #12]
 800cd56:	f64f 7341 	movw	r3, #65345	; 0xff41
 800cd5a:	4013      	ands	r3, r2
 800cd5c:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd62:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800cd64:	683b      	ldr	r3, [r7, #0]
 800cd66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800cd68:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800cd6a:	683b      	ldr	r3, [r7, #0]
 800cd6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800cd6e:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 800cd74:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800cd76:	683b      	ldr	r3, [r7, #0]
 800cd78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 800cd7a:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 800cd7c:	683b      	ldr	r3, [r7, #0]
 800cd7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 800cd80:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800cd82:	68fa      	ldr	r2, [r7, #12]
 800cd84:	4313      	orrs	r3, r2
 800cd86:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	68fa      	ldr	r2, [r7, #12]
 800cd8e:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	699b      	ldr	r3, [r3, #24]
 800cd96:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800cd98:	2001      	movs	r0, #1
 800cd9a:	f7fe fb51 	bl	800b440 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	68fa      	ldr	r2, [r7, #12]
 800cda4:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	430a      	orrs	r2, r1
 800cdb4:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	69db      	ldr	r3, [r3, #28]
 800cdbc:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800cdbe:	2001      	movs	r0, #1
 800cdc0:	f7fe fb3e 	bl	800b440 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	68fa      	ldr	r2, [r7, #12]
 800cdca:	61da      	str	r2, [r3, #28]
 800cdcc:	e01e      	b.n	800ce0c <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800cddc:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	689a      	ldr	r2, [r3, #8]
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	68db      	ldr	r3, [r3, #12]
 800cde6:	4313      	orrs	r3, r2
 800cde8:	68fa      	ldr	r2, [r7, #12]
 800cdea:	4313      	orrs	r3, r2
 800cdec:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	68fa      	ldr	r2, [r7, #12]
 800cdf4:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800cdfe:	2001      	movs	r0, #1
 800ce00:	f7fe fb1e 	bl	800b440 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	68fa      	ldr	r2, [r7, #12]
 800ce0a:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	2201      	movs	r2, #1
 800ce10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	2200      	movs	r2, #0
 800ce18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 800ce1c:	2300      	movs	r3, #0
}
 800ce1e:	4618      	mov	r0, r3
 800ce20:	3710      	adds	r7, #16
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bd80      	pop	{r7, pc}
 800ce26:	bf00      	nop
 800ce28:	ff20810f 	.word	0xff20810f

0800ce2c <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b0b0      	sub	sp, #192	; 0xc0
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
 800ce34:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 800ce36:	2300      	movs	r3, #0
 800ce38:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d007      	beq.n	800ce52 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ce48:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ce50:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800ce52:	2300      	movs	r3, #0
 800ce54:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800ce56:	2300      	movs	r3, #0
 800ce58:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800ce62:	2300      	movs	r3, #0
 800ce64:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800ce66:	2300      	movs	r3, #0
 800ce68:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	69db      	ldr	r3, [r3, #28]
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d103      	bne.n	800ce7a <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800ce72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ce76:	663b      	str	r3, [r7, #96]	; 0x60
 800ce78:	e001      	b.n	800ce7e <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800ce7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ce82:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800ce84:	2300      	movs	r3, #0
 800ce86:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800ce88:	2300      	movs	r3, #0
 800ce8a:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 800ce90:	2300      	movs	r3, #0
 800ce92:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 800ce94:	2300      	movs	r3, #0
 800ce96:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 800ce98:	2340      	movs	r3, #64	; 0x40
 800ce9a:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800cea2:	2300      	movs	r3, #0
 800cea4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800ceae:	2300      	movs	r3, #0
 800ceb0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 800ceba:	2300      	movs	r3, #0
 800cebc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 800cec0:	2300      	movs	r3, #0
 800cec2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 800cec6:	2300      	movs	r3, #0
 800cec8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 800cecc:	2380      	movs	r3, #128	; 0x80
 800cece:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800ced2:	2300      	movs	r3, #0
 800ced4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 800ced8:	2300      	movs	r3, #0
 800ceda:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800cede:	2300      	movs	r3, #0
 800cee0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800cee4:	2300      	movs	r3, #0
 800cee6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800ceea:	2300      	movs	r3, #0
 800ceec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 800cef0:	2300      	movs	r3, #0
 800cef2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 800cf00:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800cf04:	4bab      	ldr	r3, [pc, #684]	; (800d1b4 <ETH_MACDMAConfig+0x388>)
 800cf06:	4013      	ands	r3, r2
 800cf08:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800cf0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 800cf0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800cf10:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800cf12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800cf14:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800cf16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 800cf18:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 800cf1e:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 800cf20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800cf22:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800cf24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800cf26:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 800cf2c:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 800cf2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 800cf30:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800cf32:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800cf34:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800cf36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 800cf38:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 800cf3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 800cf3c:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 800cf3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 800cf40:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800cf42:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800cf46:	4313      	orrs	r3, r2
 800cf48:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800cf54:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800cf60:	2001      	movs	r0, #1
 800cf62:	f7fe fa6d 	bl	800b440 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800cf6e:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800cf70:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800cf72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800cf74:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800cf76:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 800cf78:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800cf7a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 800cf7e:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 800cf80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 800cf84:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800cf86:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 800cf8a:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 800cf8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 800cf90:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 800cf94:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 800cf9c:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800cf9e:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	685b      	ldr	r3, [r3, #4]
 800cfa6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800cfaa:	2001      	movs	r0, #1
 800cfac:	f7fe fa48 	bl	800b440 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800cfb8:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800cfc2:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800cfcc:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	699b      	ldr	r3, [r3, #24]
 800cfd4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800cfd8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800cfdc:	f64f 7341 	movw	r3, #65345	; 0xff41
 800cfe0:	4013      	ands	r3, r2
 800cfe2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800cfe6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800cfea:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 800cfec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800cff0:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800cff2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800cff6:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 800cff8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 800cffc:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800cffe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800d002:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800d004:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 800d008:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800d00a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800d00e:	4313      	orrs	r3, r2
 800d010:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800d01c:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	699b      	ldr	r3, [r3, #24]
 800d024:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800d028:	2001      	movs	r0, #1
 800d02a:	f7fe fa09 	bl	800b440 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800d036:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800d038:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 800d03c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	430a      	orrs	r2, r1
 800d046:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	69db      	ldr	r3, [r3, #28]
 800d04e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800d052:	2001      	movs	r0, #1
 800d054:	f7fe f9f4 	bl	800b440 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800d060:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800d062:	2300      	movs	r3, #0
 800d064:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800d066:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d06a:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800d06c:	2300      	movs	r3, #0
 800d06e:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 800d070:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800d074:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800d076:	2300      	movs	r3, #0
 800d078:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800d07a:	2300      	movs	r3, #0
 800d07c:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 800d07e:	2300      	movs	r3, #0
 800d080:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800d082:	2300      	movs	r3, #0
 800d084:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800d086:	2304      	movs	r3, #4
 800d088:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800d08a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d08e:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 800d090:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d094:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800d096:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d09a:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800d09c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d0a0:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800d0a2:	2380      	movs	r3, #128	; 0x80
 800d0a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681a      	ldr	r2, [r3, #0]
 800d0b2:	f241 0318 	movw	r3, #4120	; 0x1018
 800d0b6:	4413      	add	r3, r2
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800d0be:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800d0c2:	4b3d      	ldr	r3, [pc, #244]	; (800d1b8 <ETH_MACDMAConfig+0x38c>)
 800d0c4:	4013      	ands	r3, r2
 800d0c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800d0ca:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 800d0cc:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800d0ce:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 800d0d0:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800d0d2:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800d0d4:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800d0d6:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 800d0d8:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800d0da:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 800d0dc:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 800d0de:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 800d0e0:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800d0e2:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800d0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800d0e6:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 800d0e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800d0ea:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800d0ec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800d0f0:	4313      	orrs	r3, r2
 800d0f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681a      	ldr	r2, [r3, #0]
 800d0fa:	f241 0318 	movw	r3, #4120	; 0x1018
 800d0fe:	4413      	add	r3, r2
 800d100:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800d104:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681a      	ldr	r2, [r3, #0]
 800d10a:	f241 0318 	movw	r3, #4120	; 0x1018
 800d10e:	4413      	add	r3, r2
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800d116:	2001      	movs	r0, #1
 800d118:	f7fe f992 	bl	800b440 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681a      	ldr	r2, [r3, #0]
 800d120:	f241 0318 	movw	r3, #4120	; 0x1018
 800d124:	4413      	add	r3, r2
 800d126:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800d12a:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800d12c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 800d12e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800d130:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800d132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800d134:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800d136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800d138:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800d13a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 800d13c:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 800d13e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d140:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800d142:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800d144:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 800d146:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800d150:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d154:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800d164:	2001      	movs	r0, #1
 800d166:	f7fe f96b 	bl	800b440 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d172:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800d176:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	699b      	ldr	r3, [r3, #24]
 800d17c:	2b01      	cmp	r3, #1
 800d17e:	d10d      	bne.n	800d19c <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681a      	ldr	r2, [r3, #0]
 800d184:	f241 031c 	movw	r3, #4124	; 0x101c
 800d188:	4413      	add	r3, r2
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	687a      	ldr	r2, [r7, #4]
 800d18e:	6811      	ldr	r1, [r2, #0]
 800d190:	4a0a      	ldr	r2, [pc, #40]	; (800d1bc <ETH_MACDMAConfig+0x390>)
 800d192:	431a      	orrs	r2, r3
 800d194:	f241 031c 	movw	r3, #4124	; 0x101c
 800d198:	440b      	add	r3, r1
 800d19a:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	695b      	ldr	r3, [r3, #20]
 800d1a0:	461a      	mov	r2, r3
 800d1a2:	2100      	movs	r1, #0
 800d1a4:	6878      	ldr	r0, [r7, #4]
 800d1a6:	f000 f80b 	bl	800d1c0 <ETH_MACAddressConfig>
}
 800d1aa:	bf00      	nop
 800d1ac:	37c0      	adds	r7, #192	; 0xc0
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	bd80      	pop	{r7, pc}
 800d1b2:	bf00      	nop
 800d1b4:	ff20810f 	.word	0xff20810f
 800d1b8:	f8de3f23 	.word	0xf8de3f23
 800d1bc:	00010040 	.word	0x00010040

0800d1c0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b087      	sub	sp, #28
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	60f8      	str	r0, [r7, #12]
 800d1c8:	60b9      	str	r1, [r7, #8]
 800d1ca:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	3305      	adds	r3, #5
 800d1d0:	781b      	ldrb	r3, [r3, #0]
 800d1d2:	021b      	lsls	r3, r3, #8
 800d1d4:	687a      	ldr	r2, [r7, #4]
 800d1d6:	3204      	adds	r2, #4
 800d1d8:	7812      	ldrb	r2, [r2, #0]
 800d1da:	4313      	orrs	r3, r2
 800d1dc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800d1de:	68ba      	ldr	r2, [r7, #8]
 800d1e0:	4b11      	ldr	r3, [pc, #68]	; (800d228 <ETH_MACAddressConfig+0x68>)
 800d1e2:	4413      	add	r3, r2
 800d1e4:	461a      	mov	r2, r3
 800d1e6:	697b      	ldr	r3, [r7, #20]
 800d1e8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	3303      	adds	r3, #3
 800d1ee:	781b      	ldrb	r3, [r3, #0]
 800d1f0:	061a      	lsls	r2, r3, #24
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	3302      	adds	r3, #2
 800d1f6:	781b      	ldrb	r3, [r3, #0]
 800d1f8:	041b      	lsls	r3, r3, #16
 800d1fa:	431a      	orrs	r2, r3
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	3301      	adds	r3, #1
 800d200:	781b      	ldrb	r3, [r3, #0]
 800d202:	021b      	lsls	r3, r3, #8
 800d204:	4313      	orrs	r3, r2
 800d206:	687a      	ldr	r2, [r7, #4]
 800d208:	7812      	ldrb	r2, [r2, #0]
 800d20a:	4313      	orrs	r3, r2
 800d20c:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 800d20e:	68ba      	ldr	r2, [r7, #8]
 800d210:	4b06      	ldr	r3, [pc, #24]	; (800d22c <ETH_MACAddressConfig+0x6c>)
 800d212:	4413      	add	r3, r2
 800d214:	461a      	mov	r2, r3
 800d216:	697b      	ldr	r3, [r7, #20]
 800d218:	6013      	str	r3, [r2, #0]
}
 800d21a:	bf00      	nop
 800d21c:	371c      	adds	r7, #28
 800d21e:	46bd      	mov	sp, r7
 800d220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d224:	4770      	bx	lr
 800d226:	bf00      	nop
 800d228:	40028040 	.word	0x40028040
 800d22c:	40028044 	.word	0x40028044

0800d230 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 800d230:	b580      	push	{r7, lr}
 800d232:	b084      	sub	sp, #16
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800d238:	2300      	movs	r3, #0
 800d23a:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	681a      	ldr	r2, [r3, #0]
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f042 0208 	orr.w	r2, r2, #8
 800d24a:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800d254:	2001      	movs	r0, #1
 800d256:	f7fe f8f3 	bl	800b440 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	68fa      	ldr	r2, [r7, #12]
 800d260:	601a      	str	r2, [r3, #0]
}
 800d262:	bf00      	nop
 800d264:	3710      	adds	r7, #16
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}

0800d26a <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800d26a:	b580      	push	{r7, lr}
 800d26c:	b084      	sub	sp, #16
 800d26e:	af00      	add	r7, sp, #0
 800d270:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800d272:	2300      	movs	r3, #0
 800d274:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	681a      	ldr	r2, [r3, #0]
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	f022 0208 	bic.w	r2, r2, #8
 800d284:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800d28e:	2001      	movs	r0, #1
 800d290:	f7fe f8d6 	bl	800b440 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	68fa      	ldr	r2, [r7, #12]
 800d29a:	601a      	str	r2, [r3, #0]
}
 800d29c:	bf00      	nop
 800d29e:	3710      	adds	r7, #16
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	bd80      	pop	{r7, pc}

0800d2a4 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b084      	sub	sp, #16
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	681a      	ldr	r2, [r3, #0]
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	f042 0204 	orr.w	r2, r2, #4
 800d2be:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800d2c8:	2001      	movs	r0, #1
 800d2ca:	f7fe f8b9 	bl	800b440 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	68fa      	ldr	r2, [r7, #12]
 800d2d4:	601a      	str	r2, [r3, #0]
}
 800d2d6:	bf00      	nop
 800d2d8:	3710      	adds	r7, #16
 800d2da:	46bd      	mov	sp, r7
 800d2dc:	bd80      	pop	{r7, pc}

0800d2de <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800d2de:	b580      	push	{r7, lr}
 800d2e0:	b084      	sub	sp, #16
 800d2e2:	af00      	add	r7, sp, #0
 800d2e4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	681a      	ldr	r2, [r3, #0]
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	f022 0204 	bic.w	r2, r2, #4
 800d2f8:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800d302:	2001      	movs	r0, #1
 800d304:	f7fe f89c 	bl	800b440 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	68fa      	ldr	r2, [r7, #12]
 800d30e:	601a      	str	r2, [r3, #0]
}
 800d310:	bf00      	nop
 800d312:	3710      	adds	r7, #16
 800d314:	46bd      	mov	sp, r7
 800d316:	bd80      	pop	{r7, pc}

0800d318 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 800d318:	b480      	push	{r7}
 800d31a:	b083      	sub	sp, #12
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	681a      	ldr	r2, [r3, #0]
 800d324:	f241 0318 	movw	r3, #4120	; 0x1018
 800d328:	4413      	add	r3, r2
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	687a      	ldr	r2, [r7, #4]
 800d32e:	6811      	ldr	r1, [r2, #0]
 800d330:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800d334:	f241 0318 	movw	r3, #4120	; 0x1018
 800d338:	440b      	add	r3, r1
 800d33a:	601a      	str	r2, [r3, #0]
}
 800d33c:	bf00      	nop
 800d33e:	370c      	adds	r7, #12
 800d340:	46bd      	mov	sp, r7
 800d342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d346:	4770      	bx	lr

0800d348 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800d348:	b480      	push	{r7}
 800d34a:	b083      	sub	sp, #12
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681a      	ldr	r2, [r3, #0]
 800d354:	f241 0318 	movw	r3, #4120	; 0x1018
 800d358:	4413      	add	r3, r2
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	687a      	ldr	r2, [r7, #4]
 800d35e:	6811      	ldr	r1, [r2, #0]
 800d360:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d364:	f241 0318 	movw	r3, #4120	; 0x1018
 800d368:	440b      	add	r3, r1
 800d36a:	601a      	str	r2, [r3, #0]
}
 800d36c:	bf00      	nop
 800d36e:	370c      	adds	r7, #12
 800d370:	46bd      	mov	sp, r7
 800d372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d376:	4770      	bx	lr

0800d378 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 800d378:	b480      	push	{r7}
 800d37a:	b083      	sub	sp, #12
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	681a      	ldr	r2, [r3, #0]
 800d384:	f241 0318 	movw	r3, #4120	; 0x1018
 800d388:	4413      	add	r3, r2
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	687a      	ldr	r2, [r7, #4]
 800d38e:	6811      	ldr	r1, [r2, #0]
 800d390:	f043 0202 	orr.w	r2, r3, #2
 800d394:	f241 0318 	movw	r3, #4120	; 0x1018
 800d398:	440b      	add	r3, r1
 800d39a:	601a      	str	r2, [r3, #0]
}
 800d39c:	bf00      	nop
 800d39e:	370c      	adds	r7, #12
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a6:	4770      	bx	lr

0800d3a8 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800d3a8:	b480      	push	{r7}
 800d3aa:	b083      	sub	sp, #12
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681a      	ldr	r2, [r3, #0]
 800d3b4:	f241 0318 	movw	r3, #4120	; 0x1018
 800d3b8:	4413      	add	r3, r2
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	687a      	ldr	r2, [r7, #4]
 800d3be:	6811      	ldr	r1, [r2, #0]
 800d3c0:	f023 0202 	bic.w	r2, r3, #2
 800d3c4:	f241 0318 	movw	r3, #4120	; 0x1018
 800d3c8:	440b      	add	r3, r1
 800d3ca:	601a      	str	r2, [r3, #0]
}
 800d3cc:	bf00      	nop
 800d3ce:	370c      	adds	r7, #12
 800d3d0:	46bd      	mov	sp, r7
 800d3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d6:	4770      	bx	lr

0800d3d8 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800d3d8:	b580      	push	{r7, lr}
 800d3da:	b084      	sub	sp, #16
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800d3e0:	2300      	movs	r3, #0
 800d3e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681a      	ldr	r2, [r3, #0]
 800d3e8:	f241 0318 	movw	r3, #4120	; 0x1018
 800d3ec:	4413      	add	r3, r2
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	687a      	ldr	r2, [r7, #4]
 800d3f2:	6811      	ldr	r1, [r2, #0]
 800d3f4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800d3f8:	f241 0318 	movw	r3, #4120	; 0x1018
 800d3fc:	440b      	add	r3, r1
 800d3fe:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681a      	ldr	r2, [r3, #0]
 800d404:	f241 0318 	movw	r3, #4120	; 0x1018
 800d408:	4413      	add	r3, r2
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800d40e:	2001      	movs	r0, #1
 800d410:	f7fe f816 	bl	800b440 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	6819      	ldr	r1, [r3, #0]
 800d418:	68fa      	ldr	r2, [r7, #12]
 800d41a:	f241 0318 	movw	r3, #4120	; 0x1018
 800d41e:	440b      	add	r3, r1
 800d420:	601a      	str	r2, [r3, #0]
}
 800d422:	bf00      	nop
 800d424:	3710      	adds	r7, #16
 800d426:	46bd      	mov	sp, r7
 800d428:	bd80      	pop	{r7, pc}
	...

0800d42c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d42c:	b480      	push	{r7}
 800d42e:	b089      	sub	sp, #36	; 0x24
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
 800d434:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800d436:	2300      	movs	r3, #0
 800d438:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800d43a:	2300      	movs	r3, #0
 800d43c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800d43e:	2300      	movs	r3, #0
 800d440:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800d442:	2300      	movs	r3, #0
 800d444:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800d446:	2300      	movs	r3, #0
 800d448:	61fb      	str	r3, [r7, #28]
 800d44a:	e175      	b.n	800d738 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800d44c:	2201      	movs	r2, #1
 800d44e:	69fb      	ldr	r3, [r7, #28]
 800d450:	fa02 f303 	lsl.w	r3, r2, r3
 800d454:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	697a      	ldr	r2, [r7, #20]
 800d45c:	4013      	ands	r3, r2
 800d45e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800d460:	693a      	ldr	r2, [r7, #16]
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	429a      	cmp	r2, r3
 800d466:	f040 8164 	bne.w	800d732 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800d46a:	683b      	ldr	r3, [r7, #0]
 800d46c:	685b      	ldr	r3, [r3, #4]
 800d46e:	2b01      	cmp	r3, #1
 800d470:	d00b      	beq.n	800d48a <HAL_GPIO_Init+0x5e>
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	685b      	ldr	r3, [r3, #4]
 800d476:	2b02      	cmp	r3, #2
 800d478:	d007      	beq.n	800d48a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800d47e:	2b11      	cmp	r3, #17
 800d480:	d003      	beq.n	800d48a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800d482:	683b      	ldr	r3, [r7, #0]
 800d484:	685b      	ldr	r3, [r3, #4]
 800d486:	2b12      	cmp	r3, #18
 800d488:	d130      	bne.n	800d4ec <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	689b      	ldr	r3, [r3, #8]
 800d48e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800d490:	69fb      	ldr	r3, [r7, #28]
 800d492:	005b      	lsls	r3, r3, #1
 800d494:	2203      	movs	r2, #3
 800d496:	fa02 f303 	lsl.w	r3, r2, r3
 800d49a:	43db      	mvns	r3, r3
 800d49c:	69ba      	ldr	r2, [r7, #24]
 800d49e:	4013      	ands	r3, r2
 800d4a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	68da      	ldr	r2, [r3, #12]
 800d4a6:	69fb      	ldr	r3, [r7, #28]
 800d4a8:	005b      	lsls	r3, r3, #1
 800d4aa:	fa02 f303 	lsl.w	r3, r2, r3
 800d4ae:	69ba      	ldr	r2, [r7, #24]
 800d4b0:	4313      	orrs	r3, r2
 800d4b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	69ba      	ldr	r2, [r7, #24]
 800d4b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	685b      	ldr	r3, [r3, #4]
 800d4be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800d4c0:	2201      	movs	r2, #1
 800d4c2:	69fb      	ldr	r3, [r7, #28]
 800d4c4:	fa02 f303 	lsl.w	r3, r2, r3
 800d4c8:	43db      	mvns	r3, r3
 800d4ca:	69ba      	ldr	r2, [r7, #24]
 800d4cc:	4013      	ands	r3, r2
 800d4ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	685b      	ldr	r3, [r3, #4]
 800d4d4:	091b      	lsrs	r3, r3, #4
 800d4d6:	f003 0201 	and.w	r2, r3, #1
 800d4da:	69fb      	ldr	r3, [r7, #28]
 800d4dc:	fa02 f303 	lsl.w	r3, r2, r3
 800d4e0:	69ba      	ldr	r2, [r7, #24]
 800d4e2:	4313      	orrs	r3, r2
 800d4e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	69ba      	ldr	r2, [r7, #24]
 800d4ea:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	68db      	ldr	r3, [r3, #12]
 800d4f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800d4f2:	69fb      	ldr	r3, [r7, #28]
 800d4f4:	005b      	lsls	r3, r3, #1
 800d4f6:	2203      	movs	r2, #3
 800d4f8:	fa02 f303 	lsl.w	r3, r2, r3
 800d4fc:	43db      	mvns	r3, r3
 800d4fe:	69ba      	ldr	r2, [r7, #24]
 800d500:	4013      	ands	r3, r2
 800d502:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	689a      	ldr	r2, [r3, #8]
 800d508:	69fb      	ldr	r3, [r7, #28]
 800d50a:	005b      	lsls	r3, r3, #1
 800d50c:	fa02 f303 	lsl.w	r3, r2, r3
 800d510:	69ba      	ldr	r2, [r7, #24]
 800d512:	4313      	orrs	r3, r2
 800d514:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	69ba      	ldr	r2, [r7, #24]
 800d51a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800d51c:	683b      	ldr	r3, [r7, #0]
 800d51e:	685b      	ldr	r3, [r3, #4]
 800d520:	2b02      	cmp	r3, #2
 800d522:	d003      	beq.n	800d52c <HAL_GPIO_Init+0x100>
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	685b      	ldr	r3, [r3, #4]
 800d528:	2b12      	cmp	r3, #18
 800d52a:	d123      	bne.n	800d574 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800d52c:	69fb      	ldr	r3, [r7, #28]
 800d52e:	08da      	lsrs	r2, r3, #3
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	3208      	adds	r2, #8
 800d534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d538:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800d53a:	69fb      	ldr	r3, [r7, #28]
 800d53c:	f003 0307 	and.w	r3, r3, #7
 800d540:	009b      	lsls	r3, r3, #2
 800d542:	220f      	movs	r2, #15
 800d544:	fa02 f303 	lsl.w	r3, r2, r3
 800d548:	43db      	mvns	r3, r3
 800d54a:	69ba      	ldr	r2, [r7, #24]
 800d54c:	4013      	ands	r3, r2
 800d54e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	691a      	ldr	r2, [r3, #16]
 800d554:	69fb      	ldr	r3, [r7, #28]
 800d556:	f003 0307 	and.w	r3, r3, #7
 800d55a:	009b      	lsls	r3, r3, #2
 800d55c:	fa02 f303 	lsl.w	r3, r2, r3
 800d560:	69ba      	ldr	r2, [r7, #24]
 800d562:	4313      	orrs	r3, r2
 800d564:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800d566:	69fb      	ldr	r3, [r7, #28]
 800d568:	08da      	lsrs	r2, r3, #3
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	3208      	adds	r2, #8
 800d56e:	69b9      	ldr	r1, [r7, #24]
 800d570:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800d57a:	69fb      	ldr	r3, [r7, #28]
 800d57c:	005b      	lsls	r3, r3, #1
 800d57e:	2203      	movs	r2, #3
 800d580:	fa02 f303 	lsl.w	r3, r2, r3
 800d584:	43db      	mvns	r3, r3
 800d586:	69ba      	ldr	r2, [r7, #24]
 800d588:	4013      	ands	r3, r2
 800d58a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	685b      	ldr	r3, [r3, #4]
 800d590:	f003 0203 	and.w	r2, r3, #3
 800d594:	69fb      	ldr	r3, [r7, #28]
 800d596:	005b      	lsls	r3, r3, #1
 800d598:	fa02 f303 	lsl.w	r3, r2, r3
 800d59c:	69ba      	ldr	r2, [r7, #24]
 800d59e:	4313      	orrs	r3, r2
 800d5a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	69ba      	ldr	r2, [r7, #24]
 800d5a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	685b      	ldr	r3, [r3, #4]
 800d5ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	f000 80be 	beq.w	800d732 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d5b6:	4b65      	ldr	r3, [pc, #404]	; (800d74c <HAL_GPIO_Init+0x320>)
 800d5b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5ba:	4a64      	ldr	r2, [pc, #400]	; (800d74c <HAL_GPIO_Init+0x320>)
 800d5bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d5c0:	6453      	str	r3, [r2, #68]	; 0x44
 800d5c2:	4b62      	ldr	r3, [pc, #392]	; (800d74c <HAL_GPIO_Init+0x320>)
 800d5c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d5ca:	60fb      	str	r3, [r7, #12]
 800d5cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800d5ce:	4a60      	ldr	r2, [pc, #384]	; (800d750 <HAL_GPIO_Init+0x324>)
 800d5d0:	69fb      	ldr	r3, [r7, #28]
 800d5d2:	089b      	lsrs	r3, r3, #2
 800d5d4:	3302      	adds	r3, #2
 800d5d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800d5dc:	69fb      	ldr	r3, [r7, #28]
 800d5de:	f003 0303 	and.w	r3, r3, #3
 800d5e2:	009b      	lsls	r3, r3, #2
 800d5e4:	220f      	movs	r2, #15
 800d5e6:	fa02 f303 	lsl.w	r3, r2, r3
 800d5ea:	43db      	mvns	r3, r3
 800d5ec:	69ba      	ldr	r2, [r7, #24]
 800d5ee:	4013      	ands	r3, r2
 800d5f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	4a57      	ldr	r2, [pc, #348]	; (800d754 <HAL_GPIO_Init+0x328>)
 800d5f6:	4293      	cmp	r3, r2
 800d5f8:	d037      	beq.n	800d66a <HAL_GPIO_Init+0x23e>
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	4a56      	ldr	r2, [pc, #344]	; (800d758 <HAL_GPIO_Init+0x32c>)
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d031      	beq.n	800d666 <HAL_GPIO_Init+0x23a>
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	4a55      	ldr	r2, [pc, #340]	; (800d75c <HAL_GPIO_Init+0x330>)
 800d606:	4293      	cmp	r3, r2
 800d608:	d02b      	beq.n	800d662 <HAL_GPIO_Init+0x236>
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	4a54      	ldr	r2, [pc, #336]	; (800d760 <HAL_GPIO_Init+0x334>)
 800d60e:	4293      	cmp	r3, r2
 800d610:	d025      	beq.n	800d65e <HAL_GPIO_Init+0x232>
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	4a53      	ldr	r2, [pc, #332]	; (800d764 <HAL_GPIO_Init+0x338>)
 800d616:	4293      	cmp	r3, r2
 800d618:	d01f      	beq.n	800d65a <HAL_GPIO_Init+0x22e>
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	4a52      	ldr	r2, [pc, #328]	; (800d768 <HAL_GPIO_Init+0x33c>)
 800d61e:	4293      	cmp	r3, r2
 800d620:	d019      	beq.n	800d656 <HAL_GPIO_Init+0x22a>
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	4a51      	ldr	r2, [pc, #324]	; (800d76c <HAL_GPIO_Init+0x340>)
 800d626:	4293      	cmp	r3, r2
 800d628:	d013      	beq.n	800d652 <HAL_GPIO_Init+0x226>
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	4a50      	ldr	r2, [pc, #320]	; (800d770 <HAL_GPIO_Init+0x344>)
 800d62e:	4293      	cmp	r3, r2
 800d630:	d00d      	beq.n	800d64e <HAL_GPIO_Init+0x222>
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	4a4f      	ldr	r2, [pc, #316]	; (800d774 <HAL_GPIO_Init+0x348>)
 800d636:	4293      	cmp	r3, r2
 800d638:	d007      	beq.n	800d64a <HAL_GPIO_Init+0x21e>
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	4a4e      	ldr	r2, [pc, #312]	; (800d778 <HAL_GPIO_Init+0x34c>)
 800d63e:	4293      	cmp	r3, r2
 800d640:	d101      	bne.n	800d646 <HAL_GPIO_Init+0x21a>
 800d642:	2309      	movs	r3, #9
 800d644:	e012      	b.n	800d66c <HAL_GPIO_Init+0x240>
 800d646:	230a      	movs	r3, #10
 800d648:	e010      	b.n	800d66c <HAL_GPIO_Init+0x240>
 800d64a:	2308      	movs	r3, #8
 800d64c:	e00e      	b.n	800d66c <HAL_GPIO_Init+0x240>
 800d64e:	2307      	movs	r3, #7
 800d650:	e00c      	b.n	800d66c <HAL_GPIO_Init+0x240>
 800d652:	2306      	movs	r3, #6
 800d654:	e00a      	b.n	800d66c <HAL_GPIO_Init+0x240>
 800d656:	2305      	movs	r3, #5
 800d658:	e008      	b.n	800d66c <HAL_GPIO_Init+0x240>
 800d65a:	2304      	movs	r3, #4
 800d65c:	e006      	b.n	800d66c <HAL_GPIO_Init+0x240>
 800d65e:	2303      	movs	r3, #3
 800d660:	e004      	b.n	800d66c <HAL_GPIO_Init+0x240>
 800d662:	2302      	movs	r3, #2
 800d664:	e002      	b.n	800d66c <HAL_GPIO_Init+0x240>
 800d666:	2301      	movs	r3, #1
 800d668:	e000      	b.n	800d66c <HAL_GPIO_Init+0x240>
 800d66a:	2300      	movs	r3, #0
 800d66c:	69fa      	ldr	r2, [r7, #28]
 800d66e:	f002 0203 	and.w	r2, r2, #3
 800d672:	0092      	lsls	r2, r2, #2
 800d674:	4093      	lsls	r3, r2
 800d676:	69ba      	ldr	r2, [r7, #24]
 800d678:	4313      	orrs	r3, r2
 800d67a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800d67c:	4934      	ldr	r1, [pc, #208]	; (800d750 <HAL_GPIO_Init+0x324>)
 800d67e:	69fb      	ldr	r3, [r7, #28]
 800d680:	089b      	lsrs	r3, r3, #2
 800d682:	3302      	adds	r3, #2
 800d684:	69ba      	ldr	r2, [r7, #24]
 800d686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800d68a:	4b3c      	ldr	r3, [pc, #240]	; (800d77c <HAL_GPIO_Init+0x350>)
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d690:	693b      	ldr	r3, [r7, #16]
 800d692:	43db      	mvns	r3, r3
 800d694:	69ba      	ldr	r2, [r7, #24]
 800d696:	4013      	ands	r3, r2
 800d698:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	685b      	ldr	r3, [r3, #4]
 800d69e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d003      	beq.n	800d6ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800d6a6:	69ba      	ldr	r2, [r7, #24]
 800d6a8:	693b      	ldr	r3, [r7, #16]
 800d6aa:	4313      	orrs	r3, r2
 800d6ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800d6ae:	4a33      	ldr	r2, [pc, #204]	; (800d77c <HAL_GPIO_Init+0x350>)
 800d6b0:	69bb      	ldr	r3, [r7, #24]
 800d6b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800d6b4:	4b31      	ldr	r3, [pc, #196]	; (800d77c <HAL_GPIO_Init+0x350>)
 800d6b6:	685b      	ldr	r3, [r3, #4]
 800d6b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d6ba:	693b      	ldr	r3, [r7, #16]
 800d6bc:	43db      	mvns	r3, r3
 800d6be:	69ba      	ldr	r2, [r7, #24]
 800d6c0:	4013      	ands	r3, r2
 800d6c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800d6c4:	683b      	ldr	r3, [r7, #0]
 800d6c6:	685b      	ldr	r3, [r3, #4]
 800d6c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d003      	beq.n	800d6d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800d6d0:	69ba      	ldr	r2, [r7, #24]
 800d6d2:	693b      	ldr	r3, [r7, #16]
 800d6d4:	4313      	orrs	r3, r2
 800d6d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800d6d8:	4a28      	ldr	r2, [pc, #160]	; (800d77c <HAL_GPIO_Init+0x350>)
 800d6da:	69bb      	ldr	r3, [r7, #24]
 800d6dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800d6de:	4b27      	ldr	r3, [pc, #156]	; (800d77c <HAL_GPIO_Init+0x350>)
 800d6e0:	689b      	ldr	r3, [r3, #8]
 800d6e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d6e4:	693b      	ldr	r3, [r7, #16]
 800d6e6:	43db      	mvns	r3, r3
 800d6e8:	69ba      	ldr	r2, [r7, #24]
 800d6ea:	4013      	ands	r3, r2
 800d6ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	685b      	ldr	r3, [r3, #4]
 800d6f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d003      	beq.n	800d702 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800d6fa:	69ba      	ldr	r2, [r7, #24]
 800d6fc:	693b      	ldr	r3, [r7, #16]
 800d6fe:	4313      	orrs	r3, r2
 800d700:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800d702:	4a1e      	ldr	r2, [pc, #120]	; (800d77c <HAL_GPIO_Init+0x350>)
 800d704:	69bb      	ldr	r3, [r7, #24]
 800d706:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800d708:	4b1c      	ldr	r3, [pc, #112]	; (800d77c <HAL_GPIO_Init+0x350>)
 800d70a:	68db      	ldr	r3, [r3, #12]
 800d70c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d70e:	693b      	ldr	r3, [r7, #16]
 800d710:	43db      	mvns	r3, r3
 800d712:	69ba      	ldr	r2, [r7, #24]
 800d714:	4013      	ands	r3, r2
 800d716:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	685b      	ldr	r3, [r3, #4]
 800d71c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d720:	2b00      	cmp	r3, #0
 800d722:	d003      	beq.n	800d72c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800d724:	69ba      	ldr	r2, [r7, #24]
 800d726:	693b      	ldr	r3, [r7, #16]
 800d728:	4313      	orrs	r3, r2
 800d72a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800d72c:	4a13      	ldr	r2, [pc, #76]	; (800d77c <HAL_GPIO_Init+0x350>)
 800d72e:	69bb      	ldr	r3, [r7, #24]
 800d730:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800d732:	69fb      	ldr	r3, [r7, #28]
 800d734:	3301      	adds	r3, #1
 800d736:	61fb      	str	r3, [r7, #28]
 800d738:	69fb      	ldr	r3, [r7, #28]
 800d73a:	2b0f      	cmp	r3, #15
 800d73c:	f67f ae86 	bls.w	800d44c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800d740:	bf00      	nop
 800d742:	3724      	adds	r7, #36	; 0x24
 800d744:	46bd      	mov	sp, r7
 800d746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74a:	4770      	bx	lr
 800d74c:	40023800 	.word	0x40023800
 800d750:	40013800 	.word	0x40013800
 800d754:	40020000 	.word	0x40020000
 800d758:	40020400 	.word	0x40020400
 800d75c:	40020800 	.word	0x40020800
 800d760:	40020c00 	.word	0x40020c00
 800d764:	40021000 	.word	0x40021000
 800d768:	40021400 	.word	0x40021400
 800d76c:	40021800 	.word	0x40021800
 800d770:	40021c00 	.word	0x40021c00
 800d774:	40022000 	.word	0x40022000
 800d778:	40022400 	.word	0x40022400
 800d77c:	40013c00 	.word	0x40013c00

0800d780 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d780:	b480      	push	{r7}
 800d782:	b083      	sub	sp, #12
 800d784:	af00      	add	r7, sp, #0
 800d786:	6078      	str	r0, [r7, #4]
 800d788:	460b      	mov	r3, r1
 800d78a:	807b      	strh	r3, [r7, #2]
 800d78c:	4613      	mov	r3, r2
 800d78e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800d790:	787b      	ldrb	r3, [r7, #1]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d003      	beq.n	800d79e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800d796:	887a      	ldrh	r2, [r7, #2]
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800d79c:	e003      	b.n	800d7a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800d79e:	887b      	ldrh	r3, [r7, #2]
 800d7a0:	041a      	lsls	r2, r3, #16
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	619a      	str	r2, [r3, #24]
}
 800d7a6:	bf00      	nop
 800d7a8:	370c      	adds	r7, #12
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b0:	4770      	bx	lr

0800d7b2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800d7b2:	b480      	push	{r7}
 800d7b4:	b083      	sub	sp, #12
 800d7b6:	af00      	add	r7, sp, #0
 800d7b8:	6078      	str	r0, [r7, #4]
 800d7ba:	460b      	mov	r3, r1
 800d7bc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	695a      	ldr	r2, [r3, #20]
 800d7c2:	887b      	ldrh	r3, [r7, #2]
 800d7c4:	4013      	ands	r3, r2
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d004      	beq.n	800d7d4 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800d7ca:	887b      	ldrh	r3, [r7, #2]
 800d7cc:	041a      	lsls	r2, r3, #16
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800d7d2:	e002      	b.n	800d7da <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800d7d4:	887a      	ldrh	r2, [r7, #2]
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	619a      	str	r2, [r3, #24]
}
 800d7da:	bf00      	nop
 800d7dc:	370c      	adds	r7, #12
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e4:	4770      	bx	lr

0800d7e6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800d7e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7e8:	b08f      	sub	sp, #60	; 0x3c
 800d7ea:	af0a      	add	r7, sp, #40	; 0x28
 800d7ec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d101      	bne.n	800d7f8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800d7f4:	2301      	movs	r3, #1
 800d7f6:	e116      	b.n	800da26 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800d804:	b2db      	uxtb	r3, r3
 800d806:	2b00      	cmp	r3, #0
 800d808:	d106      	bne.n	800d818 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	2200      	movs	r2, #0
 800d80e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800d812:	6878      	ldr	r0, [r7, #4]
 800d814:	f7fd fada 	bl	800adcc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	2203      	movs	r2, #3
 800d81c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800d820:	68bb      	ldr	r3, [r7, #8]
 800d822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d102      	bne.n	800d832 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	2200      	movs	r2, #0
 800d830:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	4618      	mov	r0, r3
 800d838:	f003 fa28 	bl	8010c8c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	603b      	str	r3, [r7, #0]
 800d842:	687e      	ldr	r6, [r7, #4]
 800d844:	466d      	mov	r5, sp
 800d846:	f106 0410 	add.w	r4, r6, #16
 800d84a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d84c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d84e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d850:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d852:	e894 0003 	ldmia.w	r4, {r0, r1}
 800d856:	e885 0003 	stmia.w	r5, {r0, r1}
 800d85a:	1d33      	adds	r3, r6, #4
 800d85c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d85e:	6838      	ldr	r0, [r7, #0]
 800d860:	f003 f9bc 	bl	8010bdc <USB_CoreInit>
 800d864:	4603      	mov	r3, r0
 800d866:	2b00      	cmp	r3, #0
 800d868:	d005      	beq.n	800d876 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2202      	movs	r2, #2
 800d86e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800d872:	2301      	movs	r3, #1
 800d874:	e0d7      	b.n	800da26 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	2100      	movs	r1, #0
 800d87c:	4618      	mov	r0, r3
 800d87e:	f003 fa16 	bl	8010cae <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d882:	2300      	movs	r3, #0
 800d884:	73fb      	strb	r3, [r7, #15]
 800d886:	e04a      	b.n	800d91e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800d888:	7bfa      	ldrb	r2, [r7, #15]
 800d88a:	6879      	ldr	r1, [r7, #4]
 800d88c:	4613      	mov	r3, r2
 800d88e:	00db      	lsls	r3, r3, #3
 800d890:	1a9b      	subs	r3, r3, r2
 800d892:	009b      	lsls	r3, r3, #2
 800d894:	440b      	add	r3, r1
 800d896:	333d      	adds	r3, #61	; 0x3d
 800d898:	2201      	movs	r2, #1
 800d89a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800d89c:	7bfa      	ldrb	r2, [r7, #15]
 800d89e:	6879      	ldr	r1, [r7, #4]
 800d8a0:	4613      	mov	r3, r2
 800d8a2:	00db      	lsls	r3, r3, #3
 800d8a4:	1a9b      	subs	r3, r3, r2
 800d8a6:	009b      	lsls	r3, r3, #2
 800d8a8:	440b      	add	r3, r1
 800d8aa:	333c      	adds	r3, #60	; 0x3c
 800d8ac:	7bfa      	ldrb	r2, [r7, #15]
 800d8ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800d8b0:	7bfa      	ldrb	r2, [r7, #15]
 800d8b2:	7bfb      	ldrb	r3, [r7, #15]
 800d8b4:	b298      	uxth	r0, r3
 800d8b6:	6879      	ldr	r1, [r7, #4]
 800d8b8:	4613      	mov	r3, r2
 800d8ba:	00db      	lsls	r3, r3, #3
 800d8bc:	1a9b      	subs	r3, r3, r2
 800d8be:	009b      	lsls	r3, r3, #2
 800d8c0:	440b      	add	r3, r1
 800d8c2:	3342      	adds	r3, #66	; 0x42
 800d8c4:	4602      	mov	r2, r0
 800d8c6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800d8c8:	7bfa      	ldrb	r2, [r7, #15]
 800d8ca:	6879      	ldr	r1, [r7, #4]
 800d8cc:	4613      	mov	r3, r2
 800d8ce:	00db      	lsls	r3, r3, #3
 800d8d0:	1a9b      	subs	r3, r3, r2
 800d8d2:	009b      	lsls	r3, r3, #2
 800d8d4:	440b      	add	r3, r1
 800d8d6:	333f      	adds	r3, #63	; 0x3f
 800d8d8:	2200      	movs	r2, #0
 800d8da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800d8dc:	7bfa      	ldrb	r2, [r7, #15]
 800d8de:	6879      	ldr	r1, [r7, #4]
 800d8e0:	4613      	mov	r3, r2
 800d8e2:	00db      	lsls	r3, r3, #3
 800d8e4:	1a9b      	subs	r3, r3, r2
 800d8e6:	009b      	lsls	r3, r3, #2
 800d8e8:	440b      	add	r3, r1
 800d8ea:	3344      	adds	r3, #68	; 0x44
 800d8ec:	2200      	movs	r2, #0
 800d8ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800d8f0:	7bfa      	ldrb	r2, [r7, #15]
 800d8f2:	6879      	ldr	r1, [r7, #4]
 800d8f4:	4613      	mov	r3, r2
 800d8f6:	00db      	lsls	r3, r3, #3
 800d8f8:	1a9b      	subs	r3, r3, r2
 800d8fa:	009b      	lsls	r3, r3, #2
 800d8fc:	440b      	add	r3, r1
 800d8fe:	3348      	adds	r3, #72	; 0x48
 800d900:	2200      	movs	r2, #0
 800d902:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800d904:	7bfa      	ldrb	r2, [r7, #15]
 800d906:	6879      	ldr	r1, [r7, #4]
 800d908:	4613      	mov	r3, r2
 800d90a:	00db      	lsls	r3, r3, #3
 800d90c:	1a9b      	subs	r3, r3, r2
 800d90e:	009b      	lsls	r3, r3, #2
 800d910:	440b      	add	r3, r1
 800d912:	3350      	adds	r3, #80	; 0x50
 800d914:	2200      	movs	r2, #0
 800d916:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d918:	7bfb      	ldrb	r3, [r7, #15]
 800d91a:	3301      	adds	r3, #1
 800d91c:	73fb      	strb	r3, [r7, #15]
 800d91e:	7bfa      	ldrb	r2, [r7, #15]
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	685b      	ldr	r3, [r3, #4]
 800d924:	429a      	cmp	r2, r3
 800d926:	d3af      	bcc.n	800d888 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d928:	2300      	movs	r3, #0
 800d92a:	73fb      	strb	r3, [r7, #15]
 800d92c:	e044      	b.n	800d9b8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800d92e:	7bfa      	ldrb	r2, [r7, #15]
 800d930:	6879      	ldr	r1, [r7, #4]
 800d932:	4613      	mov	r3, r2
 800d934:	00db      	lsls	r3, r3, #3
 800d936:	1a9b      	subs	r3, r3, r2
 800d938:	009b      	lsls	r3, r3, #2
 800d93a:	440b      	add	r3, r1
 800d93c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800d940:	2200      	movs	r2, #0
 800d942:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800d944:	7bfa      	ldrb	r2, [r7, #15]
 800d946:	6879      	ldr	r1, [r7, #4]
 800d948:	4613      	mov	r3, r2
 800d94a:	00db      	lsls	r3, r3, #3
 800d94c:	1a9b      	subs	r3, r3, r2
 800d94e:	009b      	lsls	r3, r3, #2
 800d950:	440b      	add	r3, r1
 800d952:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800d956:	7bfa      	ldrb	r2, [r7, #15]
 800d958:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800d95a:	7bfa      	ldrb	r2, [r7, #15]
 800d95c:	6879      	ldr	r1, [r7, #4]
 800d95e:	4613      	mov	r3, r2
 800d960:	00db      	lsls	r3, r3, #3
 800d962:	1a9b      	subs	r3, r3, r2
 800d964:	009b      	lsls	r3, r3, #2
 800d966:	440b      	add	r3, r1
 800d968:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800d96c:	2200      	movs	r2, #0
 800d96e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800d970:	7bfa      	ldrb	r2, [r7, #15]
 800d972:	6879      	ldr	r1, [r7, #4]
 800d974:	4613      	mov	r3, r2
 800d976:	00db      	lsls	r3, r3, #3
 800d978:	1a9b      	subs	r3, r3, r2
 800d97a:	009b      	lsls	r3, r3, #2
 800d97c:	440b      	add	r3, r1
 800d97e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800d982:	2200      	movs	r2, #0
 800d984:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800d986:	7bfa      	ldrb	r2, [r7, #15]
 800d988:	6879      	ldr	r1, [r7, #4]
 800d98a:	4613      	mov	r3, r2
 800d98c:	00db      	lsls	r3, r3, #3
 800d98e:	1a9b      	subs	r3, r3, r2
 800d990:	009b      	lsls	r3, r3, #2
 800d992:	440b      	add	r3, r1
 800d994:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d998:	2200      	movs	r2, #0
 800d99a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800d99c:	7bfa      	ldrb	r2, [r7, #15]
 800d99e:	6879      	ldr	r1, [r7, #4]
 800d9a0:	4613      	mov	r3, r2
 800d9a2:	00db      	lsls	r3, r3, #3
 800d9a4:	1a9b      	subs	r3, r3, r2
 800d9a6:	009b      	lsls	r3, r3, #2
 800d9a8:	440b      	add	r3, r1
 800d9aa:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800d9ae:	2200      	movs	r2, #0
 800d9b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d9b2:	7bfb      	ldrb	r3, [r7, #15]
 800d9b4:	3301      	adds	r3, #1
 800d9b6:	73fb      	strb	r3, [r7, #15]
 800d9b8:	7bfa      	ldrb	r2, [r7, #15]
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	685b      	ldr	r3, [r3, #4]
 800d9be:	429a      	cmp	r2, r3
 800d9c0:	d3b5      	bcc.n	800d92e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	603b      	str	r3, [r7, #0]
 800d9c8:	687e      	ldr	r6, [r7, #4]
 800d9ca:	466d      	mov	r5, sp
 800d9cc:	f106 0410 	add.w	r4, r6, #16
 800d9d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d9d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d9d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d9d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d9d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 800d9dc:	e885 0003 	stmia.w	r5, {r0, r1}
 800d9e0:	1d33      	adds	r3, r6, #4
 800d9e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d9e4:	6838      	ldr	r0, [r7, #0]
 800d9e6:	f003 f98d 	bl	8010d04 <USB_DevInit>
 800d9ea:	4603      	mov	r3, r0
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d005      	beq.n	800d9fc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2202      	movs	r2, #2
 800d9f4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800d9f8:	2301      	movs	r3, #1
 800d9fa:	e014      	b.n	800da26 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	2200      	movs	r2, #0
 800da00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	2201      	movs	r2, #1
 800da08:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da10:	2b01      	cmp	r3, #1
 800da12:	d102      	bne.n	800da1a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800da14:	6878      	ldr	r0, [r7, #4]
 800da16:	f000 f80b 	bl	800da30 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	4618      	mov	r0, r3
 800da20:	f003 fb3f 	bl	80110a2 <USB_DevDisconnect>

  return HAL_OK;
 800da24:	2300      	movs	r3, #0
}
 800da26:	4618      	mov	r0, r3
 800da28:	3714      	adds	r7, #20
 800da2a:	46bd      	mov	sp, r7
 800da2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800da30 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800da30:	b480      	push	{r7}
 800da32:	b085      	sub	sp, #20
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	2201      	movs	r2, #1
 800da42:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2200      	movs	r2, #0
 800da4a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	699b      	ldr	r3, [r3, #24]
 800da52:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800da5e:	4b05      	ldr	r3, [pc, #20]	; (800da74 <HAL_PCDEx_ActivateLPM+0x44>)
 800da60:	4313      	orrs	r3, r2
 800da62:	68fa      	ldr	r2, [r7, #12]
 800da64:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800da66:	2300      	movs	r3, #0
}
 800da68:	4618      	mov	r0, r3
 800da6a:	3714      	adds	r7, #20
 800da6c:	46bd      	mov	sp, r7
 800da6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da72:	4770      	bx	lr
 800da74:	10000003 	.word	0x10000003

0800da78 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800da78:	b480      	push	{r7}
 800da7a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800da7c:	4b05      	ldr	r3, [pc, #20]	; (800da94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	4a04      	ldr	r2, [pc, #16]	; (800da94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800da82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800da86:	6013      	str	r3, [r2, #0]
}
 800da88:	bf00      	nop
 800da8a:	46bd      	mov	sp, r7
 800da8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da90:	4770      	bx	lr
 800da92:	bf00      	nop
 800da94:	40007000 	.word	0x40007000

0800da98 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b082      	sub	sp, #8
 800da9c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800da9e:	2300      	movs	r3, #0
 800daa0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800daa2:	4b23      	ldr	r3, [pc, #140]	; (800db30 <HAL_PWREx_EnableOverDrive+0x98>)
 800daa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800daa6:	4a22      	ldr	r2, [pc, #136]	; (800db30 <HAL_PWREx_EnableOverDrive+0x98>)
 800daa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800daac:	6413      	str	r3, [r2, #64]	; 0x40
 800daae:	4b20      	ldr	r3, [pc, #128]	; (800db30 <HAL_PWREx_EnableOverDrive+0x98>)
 800dab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dab6:	603b      	str	r3, [r7, #0]
 800dab8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800daba:	4b1e      	ldr	r3, [pc, #120]	; (800db34 <HAL_PWREx_EnableOverDrive+0x9c>)
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	4a1d      	ldr	r2, [pc, #116]	; (800db34 <HAL_PWREx_EnableOverDrive+0x9c>)
 800dac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dac4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800dac6:	f7fd fcaf 	bl	800b428 <HAL_GetTick>
 800daca:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800dacc:	e009      	b.n	800dae2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800dace:	f7fd fcab 	bl	800b428 <HAL_GetTick>
 800dad2:	4602      	mov	r2, r0
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	1ad3      	subs	r3, r2, r3
 800dad8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800dadc:	d901      	bls.n	800dae2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800dade:	2303      	movs	r3, #3
 800dae0:	e022      	b.n	800db28 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800dae2:	4b14      	ldr	r3, [pc, #80]	; (800db34 <HAL_PWREx_EnableOverDrive+0x9c>)
 800dae4:	685b      	ldr	r3, [r3, #4]
 800dae6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800daea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800daee:	d1ee      	bne.n	800dace <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800daf0:	4b10      	ldr	r3, [pc, #64]	; (800db34 <HAL_PWREx_EnableOverDrive+0x9c>)
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	4a0f      	ldr	r2, [pc, #60]	; (800db34 <HAL_PWREx_EnableOverDrive+0x9c>)
 800daf6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800dafa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800dafc:	f7fd fc94 	bl	800b428 <HAL_GetTick>
 800db00:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800db02:	e009      	b.n	800db18 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800db04:	f7fd fc90 	bl	800b428 <HAL_GetTick>
 800db08:	4602      	mov	r2, r0
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	1ad3      	subs	r3, r2, r3
 800db0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800db12:	d901      	bls.n	800db18 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800db14:	2303      	movs	r3, #3
 800db16:	e007      	b.n	800db28 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800db18:	4b06      	ldr	r3, [pc, #24]	; (800db34 <HAL_PWREx_EnableOverDrive+0x9c>)
 800db1a:	685b      	ldr	r3, [r3, #4]
 800db1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800db20:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800db24:	d1ee      	bne.n	800db04 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800db26:	2300      	movs	r3, #0
}
 800db28:	4618      	mov	r0, r3
 800db2a:	3708      	adds	r7, #8
 800db2c:	46bd      	mov	sp, r7
 800db2e:	bd80      	pop	{r7, pc}
 800db30:	40023800 	.word	0x40023800
 800db34:	40007000 	.word	0x40007000

0800db38 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b086      	sub	sp, #24
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800db40:	2300      	movs	r3, #0
 800db42:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	2b00      	cmp	r3, #0
 800db48:	d101      	bne.n	800db4e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800db4a:	2301      	movs	r3, #1
 800db4c:	e29b      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	f003 0301 	and.w	r3, r3, #1
 800db56:	2b00      	cmp	r3, #0
 800db58:	f000 8087 	beq.w	800dc6a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800db5c:	4b96      	ldr	r3, [pc, #600]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800db5e:	689b      	ldr	r3, [r3, #8]
 800db60:	f003 030c 	and.w	r3, r3, #12
 800db64:	2b04      	cmp	r3, #4
 800db66:	d00c      	beq.n	800db82 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800db68:	4b93      	ldr	r3, [pc, #588]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800db6a:	689b      	ldr	r3, [r3, #8]
 800db6c:	f003 030c 	and.w	r3, r3, #12
 800db70:	2b08      	cmp	r3, #8
 800db72:	d112      	bne.n	800db9a <HAL_RCC_OscConfig+0x62>
 800db74:	4b90      	ldr	r3, [pc, #576]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800db76:	685b      	ldr	r3, [r3, #4]
 800db78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800db7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800db80:	d10b      	bne.n	800db9a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800db82:	4b8d      	ldr	r3, [pc, #564]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d06c      	beq.n	800dc68 <HAL_RCC_OscConfig+0x130>
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	685b      	ldr	r3, [r3, #4]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d168      	bne.n	800dc68 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800db96:	2301      	movs	r3, #1
 800db98:	e275      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	685b      	ldr	r3, [r3, #4]
 800db9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dba2:	d106      	bne.n	800dbb2 <HAL_RCC_OscConfig+0x7a>
 800dba4:	4b84      	ldr	r3, [pc, #528]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	4a83      	ldr	r2, [pc, #524]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dbaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dbae:	6013      	str	r3, [r2, #0]
 800dbb0:	e02e      	b.n	800dc10 <HAL_RCC_OscConfig+0xd8>
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	685b      	ldr	r3, [r3, #4]
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d10c      	bne.n	800dbd4 <HAL_RCC_OscConfig+0x9c>
 800dbba:	4b7f      	ldr	r3, [pc, #508]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	4a7e      	ldr	r2, [pc, #504]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dbc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dbc4:	6013      	str	r3, [r2, #0]
 800dbc6:	4b7c      	ldr	r3, [pc, #496]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	4a7b      	ldr	r2, [pc, #492]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dbcc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dbd0:	6013      	str	r3, [r2, #0]
 800dbd2:	e01d      	b.n	800dc10 <HAL_RCC_OscConfig+0xd8>
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	685b      	ldr	r3, [r3, #4]
 800dbd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800dbdc:	d10c      	bne.n	800dbf8 <HAL_RCC_OscConfig+0xc0>
 800dbde:	4b76      	ldr	r3, [pc, #472]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	4a75      	ldr	r2, [pc, #468]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dbe4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800dbe8:	6013      	str	r3, [r2, #0]
 800dbea:	4b73      	ldr	r3, [pc, #460]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	4a72      	ldr	r2, [pc, #456]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dbf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dbf4:	6013      	str	r3, [r2, #0]
 800dbf6:	e00b      	b.n	800dc10 <HAL_RCC_OscConfig+0xd8>
 800dbf8:	4b6f      	ldr	r3, [pc, #444]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	4a6e      	ldr	r2, [pc, #440]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dbfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dc02:	6013      	str	r3, [r2, #0]
 800dc04:	4b6c      	ldr	r3, [pc, #432]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	4a6b      	ldr	r2, [pc, #428]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dc0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dc0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	685b      	ldr	r3, [r3, #4]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d013      	beq.n	800dc40 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc18:	f7fd fc06 	bl	800b428 <HAL_GetTick>
 800dc1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dc1e:	e008      	b.n	800dc32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dc20:	f7fd fc02 	bl	800b428 <HAL_GetTick>
 800dc24:	4602      	mov	r2, r0
 800dc26:	693b      	ldr	r3, [r7, #16]
 800dc28:	1ad3      	subs	r3, r2, r3
 800dc2a:	2b64      	cmp	r3, #100	; 0x64
 800dc2c:	d901      	bls.n	800dc32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800dc2e:	2303      	movs	r3, #3
 800dc30:	e229      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dc32:	4b61      	ldr	r3, [pc, #388]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d0f0      	beq.n	800dc20 <HAL_RCC_OscConfig+0xe8>
 800dc3e:	e014      	b.n	800dc6a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc40:	f7fd fbf2 	bl	800b428 <HAL_GetTick>
 800dc44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800dc46:	e008      	b.n	800dc5a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dc48:	f7fd fbee 	bl	800b428 <HAL_GetTick>
 800dc4c:	4602      	mov	r2, r0
 800dc4e:	693b      	ldr	r3, [r7, #16]
 800dc50:	1ad3      	subs	r3, r2, r3
 800dc52:	2b64      	cmp	r3, #100	; 0x64
 800dc54:	d901      	bls.n	800dc5a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800dc56:	2303      	movs	r3, #3
 800dc58:	e215      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800dc5a:	4b57      	ldr	r3, [pc, #348]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d1f0      	bne.n	800dc48 <HAL_RCC_OscConfig+0x110>
 800dc66:	e000      	b.n	800dc6a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dc68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	f003 0302 	and.w	r3, r3, #2
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d069      	beq.n	800dd4a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800dc76:	4b50      	ldr	r3, [pc, #320]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dc78:	689b      	ldr	r3, [r3, #8]
 800dc7a:	f003 030c 	and.w	r3, r3, #12
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d00b      	beq.n	800dc9a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800dc82:	4b4d      	ldr	r3, [pc, #308]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dc84:	689b      	ldr	r3, [r3, #8]
 800dc86:	f003 030c 	and.w	r3, r3, #12
 800dc8a:	2b08      	cmp	r3, #8
 800dc8c:	d11c      	bne.n	800dcc8 <HAL_RCC_OscConfig+0x190>
 800dc8e:	4b4a      	ldr	r3, [pc, #296]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dc90:	685b      	ldr	r3, [r3, #4]
 800dc92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d116      	bne.n	800dcc8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800dc9a:	4b47      	ldr	r3, [pc, #284]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	f003 0302 	and.w	r3, r3, #2
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d005      	beq.n	800dcb2 <HAL_RCC_OscConfig+0x17a>
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	68db      	ldr	r3, [r3, #12]
 800dcaa:	2b01      	cmp	r3, #1
 800dcac:	d001      	beq.n	800dcb2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800dcae:	2301      	movs	r3, #1
 800dcb0:	e1e9      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dcb2:	4b41      	ldr	r3, [pc, #260]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	691b      	ldr	r3, [r3, #16]
 800dcbe:	00db      	lsls	r3, r3, #3
 800dcc0:	493d      	ldr	r1, [pc, #244]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dcc2:	4313      	orrs	r3, r2
 800dcc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800dcc6:	e040      	b.n	800dd4a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	68db      	ldr	r3, [r3, #12]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d023      	beq.n	800dd18 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800dcd0:	4b39      	ldr	r3, [pc, #228]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	4a38      	ldr	r2, [pc, #224]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dcd6:	f043 0301 	orr.w	r3, r3, #1
 800dcda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dcdc:	f7fd fba4 	bl	800b428 <HAL_GetTick>
 800dce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dce2:	e008      	b.n	800dcf6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dce4:	f7fd fba0 	bl	800b428 <HAL_GetTick>
 800dce8:	4602      	mov	r2, r0
 800dcea:	693b      	ldr	r3, [r7, #16]
 800dcec:	1ad3      	subs	r3, r2, r3
 800dcee:	2b02      	cmp	r3, #2
 800dcf0:	d901      	bls.n	800dcf6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800dcf2:	2303      	movs	r3, #3
 800dcf4:	e1c7      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dcf6:	4b30      	ldr	r3, [pc, #192]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	f003 0302 	and.w	r3, r3, #2
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d0f0      	beq.n	800dce4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dd02:	4b2d      	ldr	r3, [pc, #180]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	691b      	ldr	r3, [r3, #16]
 800dd0e:	00db      	lsls	r3, r3, #3
 800dd10:	4929      	ldr	r1, [pc, #164]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dd12:	4313      	orrs	r3, r2
 800dd14:	600b      	str	r3, [r1, #0]
 800dd16:	e018      	b.n	800dd4a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800dd18:	4b27      	ldr	r3, [pc, #156]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	4a26      	ldr	r2, [pc, #152]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dd1e:	f023 0301 	bic.w	r3, r3, #1
 800dd22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dd24:	f7fd fb80 	bl	800b428 <HAL_GetTick>
 800dd28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dd2a:	e008      	b.n	800dd3e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dd2c:	f7fd fb7c 	bl	800b428 <HAL_GetTick>
 800dd30:	4602      	mov	r2, r0
 800dd32:	693b      	ldr	r3, [r7, #16]
 800dd34:	1ad3      	subs	r3, r2, r3
 800dd36:	2b02      	cmp	r3, #2
 800dd38:	d901      	bls.n	800dd3e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800dd3a:	2303      	movs	r3, #3
 800dd3c:	e1a3      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dd3e:	4b1e      	ldr	r3, [pc, #120]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	f003 0302 	and.w	r3, r3, #2
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d1f0      	bne.n	800dd2c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	f003 0308 	and.w	r3, r3, #8
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d038      	beq.n	800ddc8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	695b      	ldr	r3, [r3, #20]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d019      	beq.n	800dd92 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800dd5e:	4b16      	ldr	r3, [pc, #88]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dd60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dd62:	4a15      	ldr	r2, [pc, #84]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dd64:	f043 0301 	orr.w	r3, r3, #1
 800dd68:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dd6a:	f7fd fb5d 	bl	800b428 <HAL_GetTick>
 800dd6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800dd70:	e008      	b.n	800dd84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dd72:	f7fd fb59 	bl	800b428 <HAL_GetTick>
 800dd76:	4602      	mov	r2, r0
 800dd78:	693b      	ldr	r3, [r7, #16]
 800dd7a:	1ad3      	subs	r3, r2, r3
 800dd7c:	2b02      	cmp	r3, #2
 800dd7e:	d901      	bls.n	800dd84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800dd80:	2303      	movs	r3, #3
 800dd82:	e180      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800dd84:	4b0c      	ldr	r3, [pc, #48]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dd86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dd88:	f003 0302 	and.w	r3, r3, #2
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d0f0      	beq.n	800dd72 <HAL_RCC_OscConfig+0x23a>
 800dd90:	e01a      	b.n	800ddc8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800dd92:	4b09      	ldr	r3, [pc, #36]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dd94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dd96:	4a08      	ldr	r2, [pc, #32]	; (800ddb8 <HAL_RCC_OscConfig+0x280>)
 800dd98:	f023 0301 	bic.w	r3, r3, #1
 800dd9c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dd9e:	f7fd fb43 	bl	800b428 <HAL_GetTick>
 800dda2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800dda4:	e00a      	b.n	800ddbc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dda6:	f7fd fb3f 	bl	800b428 <HAL_GetTick>
 800ddaa:	4602      	mov	r2, r0
 800ddac:	693b      	ldr	r3, [r7, #16]
 800ddae:	1ad3      	subs	r3, r2, r3
 800ddb0:	2b02      	cmp	r3, #2
 800ddb2:	d903      	bls.n	800ddbc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800ddb4:	2303      	movs	r3, #3
 800ddb6:	e166      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
 800ddb8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ddbc:	4b92      	ldr	r3, [pc, #584]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800ddbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ddc0:	f003 0302 	and.w	r3, r3, #2
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d1ee      	bne.n	800dda6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	f003 0304 	and.w	r3, r3, #4
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	f000 80a4 	beq.w	800df1e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ddd6:	4b8c      	ldr	r3, [pc, #560]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800ddd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d10d      	bne.n	800ddfe <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800dde2:	4b89      	ldr	r3, [pc, #548]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800dde4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dde6:	4a88      	ldr	r2, [pc, #544]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800dde8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ddec:	6413      	str	r3, [r2, #64]	; 0x40
 800ddee:	4b86      	ldr	r3, [pc, #536]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800ddf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ddf6:	60bb      	str	r3, [r7, #8]
 800ddf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ddfa:	2301      	movs	r3, #1
 800ddfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ddfe:	4b83      	ldr	r3, [pc, #524]	; (800e00c <HAL_RCC_OscConfig+0x4d4>)
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de06:	2b00      	cmp	r3, #0
 800de08:	d118      	bne.n	800de3c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800de0a:	4b80      	ldr	r3, [pc, #512]	; (800e00c <HAL_RCC_OscConfig+0x4d4>)
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	4a7f      	ldr	r2, [pc, #508]	; (800e00c <HAL_RCC_OscConfig+0x4d4>)
 800de10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800de14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800de16:	f7fd fb07 	bl	800b428 <HAL_GetTick>
 800de1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800de1c:	e008      	b.n	800de30 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800de1e:	f7fd fb03 	bl	800b428 <HAL_GetTick>
 800de22:	4602      	mov	r2, r0
 800de24:	693b      	ldr	r3, [r7, #16]
 800de26:	1ad3      	subs	r3, r2, r3
 800de28:	2b64      	cmp	r3, #100	; 0x64
 800de2a:	d901      	bls.n	800de30 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800de2c:	2303      	movs	r3, #3
 800de2e:	e12a      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800de30:	4b76      	ldr	r3, [pc, #472]	; (800e00c <HAL_RCC_OscConfig+0x4d4>)
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d0f0      	beq.n	800de1e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	689b      	ldr	r3, [r3, #8]
 800de40:	2b01      	cmp	r3, #1
 800de42:	d106      	bne.n	800de52 <HAL_RCC_OscConfig+0x31a>
 800de44:	4b70      	ldr	r3, [pc, #448]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de48:	4a6f      	ldr	r2, [pc, #444]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de4a:	f043 0301 	orr.w	r3, r3, #1
 800de4e:	6713      	str	r3, [r2, #112]	; 0x70
 800de50:	e02d      	b.n	800deae <HAL_RCC_OscConfig+0x376>
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	689b      	ldr	r3, [r3, #8]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d10c      	bne.n	800de74 <HAL_RCC_OscConfig+0x33c>
 800de5a:	4b6b      	ldr	r3, [pc, #428]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de5e:	4a6a      	ldr	r2, [pc, #424]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de60:	f023 0301 	bic.w	r3, r3, #1
 800de64:	6713      	str	r3, [r2, #112]	; 0x70
 800de66:	4b68      	ldr	r3, [pc, #416]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de6a:	4a67      	ldr	r2, [pc, #412]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de6c:	f023 0304 	bic.w	r3, r3, #4
 800de70:	6713      	str	r3, [r2, #112]	; 0x70
 800de72:	e01c      	b.n	800deae <HAL_RCC_OscConfig+0x376>
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	689b      	ldr	r3, [r3, #8]
 800de78:	2b05      	cmp	r3, #5
 800de7a:	d10c      	bne.n	800de96 <HAL_RCC_OscConfig+0x35e>
 800de7c:	4b62      	ldr	r3, [pc, #392]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de80:	4a61      	ldr	r2, [pc, #388]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de82:	f043 0304 	orr.w	r3, r3, #4
 800de86:	6713      	str	r3, [r2, #112]	; 0x70
 800de88:	4b5f      	ldr	r3, [pc, #380]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de8c:	4a5e      	ldr	r2, [pc, #376]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de8e:	f043 0301 	orr.w	r3, r3, #1
 800de92:	6713      	str	r3, [r2, #112]	; 0x70
 800de94:	e00b      	b.n	800deae <HAL_RCC_OscConfig+0x376>
 800de96:	4b5c      	ldr	r3, [pc, #368]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de9a:	4a5b      	ldr	r2, [pc, #364]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800de9c:	f023 0301 	bic.w	r3, r3, #1
 800dea0:	6713      	str	r3, [r2, #112]	; 0x70
 800dea2:	4b59      	ldr	r3, [pc, #356]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800dea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dea6:	4a58      	ldr	r2, [pc, #352]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800dea8:	f023 0304 	bic.w	r3, r3, #4
 800deac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	689b      	ldr	r3, [r3, #8]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d015      	beq.n	800dee2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800deb6:	f7fd fab7 	bl	800b428 <HAL_GetTick>
 800deba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800debc:	e00a      	b.n	800ded4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800debe:	f7fd fab3 	bl	800b428 <HAL_GetTick>
 800dec2:	4602      	mov	r2, r0
 800dec4:	693b      	ldr	r3, [r7, #16]
 800dec6:	1ad3      	subs	r3, r2, r3
 800dec8:	f241 3288 	movw	r2, #5000	; 0x1388
 800decc:	4293      	cmp	r3, r2
 800dece:	d901      	bls.n	800ded4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800ded0:	2303      	movs	r3, #3
 800ded2:	e0d8      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ded4:	4b4c      	ldr	r3, [pc, #304]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800ded6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ded8:	f003 0302 	and.w	r3, r3, #2
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d0ee      	beq.n	800debe <HAL_RCC_OscConfig+0x386>
 800dee0:	e014      	b.n	800df0c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dee2:	f7fd faa1 	bl	800b428 <HAL_GetTick>
 800dee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800dee8:	e00a      	b.n	800df00 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800deea:	f7fd fa9d 	bl	800b428 <HAL_GetTick>
 800deee:	4602      	mov	r2, r0
 800def0:	693b      	ldr	r3, [r7, #16]
 800def2:	1ad3      	subs	r3, r2, r3
 800def4:	f241 3288 	movw	r2, #5000	; 0x1388
 800def8:	4293      	cmp	r3, r2
 800defa:	d901      	bls.n	800df00 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800defc:	2303      	movs	r3, #3
 800defe:	e0c2      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800df00:	4b41      	ldr	r3, [pc, #260]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800df02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800df04:	f003 0302 	and.w	r3, r3, #2
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d1ee      	bne.n	800deea <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800df0c:	7dfb      	ldrb	r3, [r7, #23]
 800df0e:	2b01      	cmp	r3, #1
 800df10:	d105      	bne.n	800df1e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800df12:	4b3d      	ldr	r3, [pc, #244]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800df14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df16:	4a3c      	ldr	r2, [pc, #240]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800df18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800df1c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	699b      	ldr	r3, [r3, #24]
 800df22:	2b00      	cmp	r3, #0
 800df24:	f000 80ae 	beq.w	800e084 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800df28:	4b37      	ldr	r3, [pc, #220]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800df2a:	689b      	ldr	r3, [r3, #8]
 800df2c:	f003 030c 	and.w	r3, r3, #12
 800df30:	2b08      	cmp	r3, #8
 800df32:	d06d      	beq.n	800e010 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	699b      	ldr	r3, [r3, #24]
 800df38:	2b02      	cmp	r3, #2
 800df3a:	d14b      	bne.n	800dfd4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800df3c:	4b32      	ldr	r3, [pc, #200]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	4a31      	ldr	r2, [pc, #196]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800df42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800df46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800df48:	f7fd fa6e 	bl	800b428 <HAL_GetTick>
 800df4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800df4e:	e008      	b.n	800df62 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800df50:	f7fd fa6a 	bl	800b428 <HAL_GetTick>
 800df54:	4602      	mov	r2, r0
 800df56:	693b      	ldr	r3, [r7, #16]
 800df58:	1ad3      	subs	r3, r2, r3
 800df5a:	2b02      	cmp	r3, #2
 800df5c:	d901      	bls.n	800df62 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800df5e:	2303      	movs	r3, #3
 800df60:	e091      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800df62:	4b29      	ldr	r3, [pc, #164]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d1f0      	bne.n	800df50 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	69da      	ldr	r2, [r3, #28]
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	6a1b      	ldr	r3, [r3, #32]
 800df76:	431a      	orrs	r2, r3
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df7c:	019b      	lsls	r3, r3, #6
 800df7e:	431a      	orrs	r2, r3
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df84:	085b      	lsrs	r3, r3, #1
 800df86:	3b01      	subs	r3, #1
 800df88:	041b      	lsls	r3, r3, #16
 800df8a:	431a      	orrs	r2, r3
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df90:	061b      	lsls	r3, r3, #24
 800df92:	431a      	orrs	r2, r3
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df98:	071b      	lsls	r3, r3, #28
 800df9a:	491b      	ldr	r1, [pc, #108]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800df9c:	4313      	orrs	r3, r2
 800df9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dfa0:	4b19      	ldr	r3, [pc, #100]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	4a18      	ldr	r2, [pc, #96]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800dfa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800dfaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dfac:	f7fd fa3c 	bl	800b428 <HAL_GetTick>
 800dfb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dfb2:	e008      	b.n	800dfc6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dfb4:	f7fd fa38 	bl	800b428 <HAL_GetTick>
 800dfb8:	4602      	mov	r2, r0
 800dfba:	693b      	ldr	r3, [r7, #16]
 800dfbc:	1ad3      	subs	r3, r2, r3
 800dfbe:	2b02      	cmp	r3, #2
 800dfc0:	d901      	bls.n	800dfc6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800dfc2:	2303      	movs	r3, #3
 800dfc4:	e05f      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dfc6:	4b10      	ldr	r3, [pc, #64]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d0f0      	beq.n	800dfb4 <HAL_RCC_OscConfig+0x47c>
 800dfd2:	e057      	b.n	800e084 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dfd4:	4b0c      	ldr	r3, [pc, #48]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	4a0b      	ldr	r2, [pc, #44]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800dfda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800dfde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dfe0:	f7fd fa22 	bl	800b428 <HAL_GetTick>
 800dfe4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dfe6:	e008      	b.n	800dffa <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dfe8:	f7fd fa1e 	bl	800b428 <HAL_GetTick>
 800dfec:	4602      	mov	r2, r0
 800dfee:	693b      	ldr	r3, [r7, #16]
 800dff0:	1ad3      	subs	r3, r2, r3
 800dff2:	2b02      	cmp	r3, #2
 800dff4:	d901      	bls.n	800dffa <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800dff6:	2303      	movs	r3, #3
 800dff8:	e045      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dffa:	4b03      	ldr	r3, [pc, #12]	; (800e008 <HAL_RCC_OscConfig+0x4d0>)
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e002:	2b00      	cmp	r3, #0
 800e004:	d1f0      	bne.n	800dfe8 <HAL_RCC_OscConfig+0x4b0>
 800e006:	e03d      	b.n	800e084 <HAL_RCC_OscConfig+0x54c>
 800e008:	40023800 	.word	0x40023800
 800e00c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800e010:	4b1f      	ldr	r3, [pc, #124]	; (800e090 <HAL_RCC_OscConfig+0x558>)
 800e012:	685b      	ldr	r3, [r3, #4]
 800e014:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	699b      	ldr	r3, [r3, #24]
 800e01a:	2b01      	cmp	r3, #1
 800e01c:	d030      	beq.n	800e080 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e028:	429a      	cmp	r2, r3
 800e02a:	d129      	bne.n	800e080 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e036:	429a      	cmp	r2, r3
 800e038:	d122      	bne.n	800e080 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800e03a:	68fa      	ldr	r2, [r7, #12]
 800e03c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800e040:	4013      	ands	r3, r2
 800e042:	687a      	ldr	r2, [r7, #4]
 800e044:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800e046:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e048:	4293      	cmp	r3, r2
 800e04a:	d119      	bne.n	800e080 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e056:	085b      	lsrs	r3, r3, #1
 800e058:	3b01      	subs	r3, #1
 800e05a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800e05c:	429a      	cmp	r2, r3
 800e05e:	d10f      	bne.n	800e080 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e06a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800e06c:	429a      	cmp	r2, r3
 800e06e:	d107      	bne.n	800e080 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e07a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e07c:	429a      	cmp	r2, r3
 800e07e:	d001      	beq.n	800e084 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800e080:	2301      	movs	r3, #1
 800e082:	e000      	b.n	800e086 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800e084:	2300      	movs	r3, #0
}
 800e086:	4618      	mov	r0, r3
 800e088:	3718      	adds	r7, #24
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}
 800e08e:	bf00      	nop
 800e090:	40023800 	.word	0x40023800

0800e094 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b084      	sub	sp, #16
 800e098:	af00      	add	r7, sp, #0
 800e09a:	6078      	str	r0, [r7, #4]
 800e09c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800e09e:	2300      	movs	r3, #0
 800e0a0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d101      	bne.n	800e0ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800e0a8:	2301      	movs	r3, #1
 800e0aa:	e0d0      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e0ac:	4b6a      	ldr	r3, [pc, #424]	; (800e258 <HAL_RCC_ClockConfig+0x1c4>)
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	f003 030f 	and.w	r3, r3, #15
 800e0b4:	683a      	ldr	r2, [r7, #0]
 800e0b6:	429a      	cmp	r2, r3
 800e0b8:	d910      	bls.n	800e0dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e0ba:	4b67      	ldr	r3, [pc, #412]	; (800e258 <HAL_RCC_ClockConfig+0x1c4>)
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f023 020f 	bic.w	r2, r3, #15
 800e0c2:	4965      	ldr	r1, [pc, #404]	; (800e258 <HAL_RCC_ClockConfig+0x1c4>)
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	4313      	orrs	r3, r2
 800e0c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e0ca:	4b63      	ldr	r3, [pc, #396]	; (800e258 <HAL_RCC_ClockConfig+0x1c4>)
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	f003 030f 	and.w	r3, r3, #15
 800e0d2:	683a      	ldr	r2, [r7, #0]
 800e0d4:	429a      	cmp	r2, r3
 800e0d6:	d001      	beq.n	800e0dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800e0d8:	2301      	movs	r3, #1
 800e0da:	e0b8      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	f003 0302 	and.w	r3, r3, #2
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d020      	beq.n	800e12a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	f003 0304 	and.w	r3, r3, #4
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d005      	beq.n	800e100 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800e0f4:	4b59      	ldr	r3, [pc, #356]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e0f6:	689b      	ldr	r3, [r3, #8]
 800e0f8:	4a58      	ldr	r2, [pc, #352]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e0fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800e0fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	f003 0308 	and.w	r3, r3, #8
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d005      	beq.n	800e118 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800e10c:	4b53      	ldr	r3, [pc, #332]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e10e:	689b      	ldr	r3, [r3, #8]
 800e110:	4a52      	ldr	r2, [pc, #328]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e112:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800e116:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e118:	4b50      	ldr	r3, [pc, #320]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e11a:	689b      	ldr	r3, [r3, #8]
 800e11c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	689b      	ldr	r3, [r3, #8]
 800e124:	494d      	ldr	r1, [pc, #308]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e126:	4313      	orrs	r3, r2
 800e128:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	f003 0301 	and.w	r3, r3, #1
 800e132:	2b00      	cmp	r3, #0
 800e134:	d040      	beq.n	800e1b8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	685b      	ldr	r3, [r3, #4]
 800e13a:	2b01      	cmp	r3, #1
 800e13c:	d107      	bne.n	800e14e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e13e:	4b47      	ldr	r3, [pc, #284]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e146:	2b00      	cmp	r3, #0
 800e148:	d115      	bne.n	800e176 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800e14a:	2301      	movs	r3, #1
 800e14c:	e07f      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	685b      	ldr	r3, [r3, #4]
 800e152:	2b02      	cmp	r3, #2
 800e154:	d107      	bne.n	800e166 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e156:	4b41      	ldr	r3, [pc, #260]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d109      	bne.n	800e176 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800e162:	2301      	movs	r3, #1
 800e164:	e073      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e166:	4b3d      	ldr	r3, [pc, #244]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	f003 0302 	and.w	r3, r3, #2
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d101      	bne.n	800e176 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800e172:	2301      	movs	r3, #1
 800e174:	e06b      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800e176:	4b39      	ldr	r3, [pc, #228]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e178:	689b      	ldr	r3, [r3, #8]
 800e17a:	f023 0203 	bic.w	r2, r3, #3
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	685b      	ldr	r3, [r3, #4]
 800e182:	4936      	ldr	r1, [pc, #216]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e184:	4313      	orrs	r3, r2
 800e186:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e188:	f7fd f94e 	bl	800b428 <HAL_GetTick>
 800e18c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e18e:	e00a      	b.n	800e1a6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e190:	f7fd f94a 	bl	800b428 <HAL_GetTick>
 800e194:	4602      	mov	r2, r0
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	1ad3      	subs	r3, r2, r3
 800e19a:	f241 3288 	movw	r2, #5000	; 0x1388
 800e19e:	4293      	cmp	r3, r2
 800e1a0:	d901      	bls.n	800e1a6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800e1a2:	2303      	movs	r3, #3
 800e1a4:	e053      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e1a6:	4b2d      	ldr	r3, [pc, #180]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e1a8:	689b      	ldr	r3, [r3, #8]
 800e1aa:	f003 020c 	and.w	r2, r3, #12
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	685b      	ldr	r3, [r3, #4]
 800e1b2:	009b      	lsls	r3, r3, #2
 800e1b4:	429a      	cmp	r2, r3
 800e1b6:	d1eb      	bne.n	800e190 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e1b8:	4b27      	ldr	r3, [pc, #156]	; (800e258 <HAL_RCC_ClockConfig+0x1c4>)
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	f003 030f 	and.w	r3, r3, #15
 800e1c0:	683a      	ldr	r2, [r7, #0]
 800e1c2:	429a      	cmp	r2, r3
 800e1c4:	d210      	bcs.n	800e1e8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e1c6:	4b24      	ldr	r3, [pc, #144]	; (800e258 <HAL_RCC_ClockConfig+0x1c4>)
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	f023 020f 	bic.w	r2, r3, #15
 800e1ce:	4922      	ldr	r1, [pc, #136]	; (800e258 <HAL_RCC_ClockConfig+0x1c4>)
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	4313      	orrs	r3, r2
 800e1d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e1d6:	4b20      	ldr	r3, [pc, #128]	; (800e258 <HAL_RCC_ClockConfig+0x1c4>)
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	f003 030f 	and.w	r3, r3, #15
 800e1de:	683a      	ldr	r2, [r7, #0]
 800e1e0:	429a      	cmp	r2, r3
 800e1e2:	d001      	beq.n	800e1e8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800e1e4:	2301      	movs	r3, #1
 800e1e6:	e032      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	f003 0304 	and.w	r3, r3, #4
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d008      	beq.n	800e206 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e1f4:	4b19      	ldr	r3, [pc, #100]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e1f6:	689b      	ldr	r3, [r3, #8]
 800e1f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	68db      	ldr	r3, [r3, #12]
 800e200:	4916      	ldr	r1, [pc, #88]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e202:	4313      	orrs	r3, r2
 800e204:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	f003 0308 	and.w	r3, r3, #8
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d009      	beq.n	800e226 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800e212:	4b12      	ldr	r3, [pc, #72]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e214:	689b      	ldr	r3, [r3, #8]
 800e216:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	691b      	ldr	r3, [r3, #16]
 800e21e:	00db      	lsls	r3, r3, #3
 800e220:	490e      	ldr	r1, [pc, #56]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e222:	4313      	orrs	r3, r2
 800e224:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800e226:	f000 f821 	bl	800e26c <HAL_RCC_GetSysClockFreq>
 800e22a:	4601      	mov	r1, r0
 800e22c:	4b0b      	ldr	r3, [pc, #44]	; (800e25c <HAL_RCC_ClockConfig+0x1c8>)
 800e22e:	689b      	ldr	r3, [r3, #8]
 800e230:	091b      	lsrs	r3, r3, #4
 800e232:	f003 030f 	and.w	r3, r3, #15
 800e236:	4a0a      	ldr	r2, [pc, #40]	; (800e260 <HAL_RCC_ClockConfig+0x1cc>)
 800e238:	5cd3      	ldrb	r3, [r2, r3]
 800e23a:	fa21 f303 	lsr.w	r3, r1, r3
 800e23e:	4a09      	ldr	r2, [pc, #36]	; (800e264 <HAL_RCC_ClockConfig+0x1d0>)
 800e240:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800e242:	4b09      	ldr	r3, [pc, #36]	; (800e268 <HAL_RCC_ClockConfig+0x1d4>)
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	4618      	mov	r0, r3
 800e248:	f7fc fe1c 	bl	800ae84 <HAL_InitTick>

  return HAL_OK;
 800e24c:	2300      	movs	r3, #0
}
 800e24e:	4618      	mov	r0, r3
 800e250:	3710      	adds	r7, #16
 800e252:	46bd      	mov	sp, r7
 800e254:	bd80      	pop	{r7, pc}
 800e256:	bf00      	nop
 800e258:	40023c00 	.word	0x40023c00
 800e25c:	40023800 	.word	0x40023800
 800e260:	08024720 	.word	0x08024720
 800e264:	20000040 	.word	0x20000040
 800e268:	20000044 	.word	0x20000044

0800e26c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e26c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e26e:	b085      	sub	sp, #20
 800e270:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800e272:	2300      	movs	r3, #0
 800e274:	607b      	str	r3, [r7, #4]
 800e276:	2300      	movs	r3, #0
 800e278:	60fb      	str	r3, [r7, #12]
 800e27a:	2300      	movs	r3, #0
 800e27c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800e27e:	2300      	movs	r3, #0
 800e280:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800e282:	4b63      	ldr	r3, [pc, #396]	; (800e410 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e284:	689b      	ldr	r3, [r3, #8]
 800e286:	f003 030c 	and.w	r3, r3, #12
 800e28a:	2b04      	cmp	r3, #4
 800e28c:	d007      	beq.n	800e29e <HAL_RCC_GetSysClockFreq+0x32>
 800e28e:	2b08      	cmp	r3, #8
 800e290:	d008      	beq.n	800e2a4 <HAL_RCC_GetSysClockFreq+0x38>
 800e292:	2b00      	cmp	r3, #0
 800e294:	f040 80b4 	bne.w	800e400 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800e298:	4b5e      	ldr	r3, [pc, #376]	; (800e414 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800e29a:	60bb      	str	r3, [r7, #8]
      break;
 800e29c:	e0b3      	b.n	800e406 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800e29e:	4b5e      	ldr	r3, [pc, #376]	; (800e418 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800e2a0:	60bb      	str	r3, [r7, #8]
      break;
 800e2a2:	e0b0      	b.n	800e406 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800e2a4:	4b5a      	ldr	r3, [pc, #360]	; (800e410 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e2a6:	685b      	ldr	r3, [r3, #4]
 800e2a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e2ac:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800e2ae:	4b58      	ldr	r3, [pc, #352]	; (800e410 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e2b0:	685b      	ldr	r3, [r3, #4]
 800e2b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d04a      	beq.n	800e350 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e2ba:	4b55      	ldr	r3, [pc, #340]	; (800e410 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e2bc:	685b      	ldr	r3, [r3, #4]
 800e2be:	099b      	lsrs	r3, r3, #6
 800e2c0:	f04f 0400 	mov.w	r4, #0
 800e2c4:	f240 11ff 	movw	r1, #511	; 0x1ff
 800e2c8:	f04f 0200 	mov.w	r2, #0
 800e2cc:	ea03 0501 	and.w	r5, r3, r1
 800e2d0:	ea04 0602 	and.w	r6, r4, r2
 800e2d4:	4629      	mov	r1, r5
 800e2d6:	4632      	mov	r2, r6
 800e2d8:	f04f 0300 	mov.w	r3, #0
 800e2dc:	f04f 0400 	mov.w	r4, #0
 800e2e0:	0154      	lsls	r4, r2, #5
 800e2e2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800e2e6:	014b      	lsls	r3, r1, #5
 800e2e8:	4619      	mov	r1, r3
 800e2ea:	4622      	mov	r2, r4
 800e2ec:	1b49      	subs	r1, r1, r5
 800e2ee:	eb62 0206 	sbc.w	r2, r2, r6
 800e2f2:	f04f 0300 	mov.w	r3, #0
 800e2f6:	f04f 0400 	mov.w	r4, #0
 800e2fa:	0194      	lsls	r4, r2, #6
 800e2fc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800e300:	018b      	lsls	r3, r1, #6
 800e302:	1a5b      	subs	r3, r3, r1
 800e304:	eb64 0402 	sbc.w	r4, r4, r2
 800e308:	f04f 0100 	mov.w	r1, #0
 800e30c:	f04f 0200 	mov.w	r2, #0
 800e310:	00e2      	lsls	r2, r4, #3
 800e312:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800e316:	00d9      	lsls	r1, r3, #3
 800e318:	460b      	mov	r3, r1
 800e31a:	4614      	mov	r4, r2
 800e31c:	195b      	adds	r3, r3, r5
 800e31e:	eb44 0406 	adc.w	r4, r4, r6
 800e322:	f04f 0100 	mov.w	r1, #0
 800e326:	f04f 0200 	mov.w	r2, #0
 800e32a:	0262      	lsls	r2, r4, #9
 800e32c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800e330:	0259      	lsls	r1, r3, #9
 800e332:	460b      	mov	r3, r1
 800e334:	4614      	mov	r4, r2
 800e336:	4618      	mov	r0, r3
 800e338:	4621      	mov	r1, r4
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	f04f 0400 	mov.w	r4, #0
 800e340:	461a      	mov	r2, r3
 800e342:	4623      	mov	r3, r4
 800e344:	f7f9 ffe4 	bl	8008310 <__aeabi_uldivmod>
 800e348:	4603      	mov	r3, r0
 800e34a:	460c      	mov	r4, r1
 800e34c:	60fb      	str	r3, [r7, #12]
 800e34e:	e049      	b.n	800e3e4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e350:	4b2f      	ldr	r3, [pc, #188]	; (800e410 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e352:	685b      	ldr	r3, [r3, #4]
 800e354:	099b      	lsrs	r3, r3, #6
 800e356:	f04f 0400 	mov.w	r4, #0
 800e35a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800e35e:	f04f 0200 	mov.w	r2, #0
 800e362:	ea03 0501 	and.w	r5, r3, r1
 800e366:	ea04 0602 	and.w	r6, r4, r2
 800e36a:	4629      	mov	r1, r5
 800e36c:	4632      	mov	r2, r6
 800e36e:	f04f 0300 	mov.w	r3, #0
 800e372:	f04f 0400 	mov.w	r4, #0
 800e376:	0154      	lsls	r4, r2, #5
 800e378:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800e37c:	014b      	lsls	r3, r1, #5
 800e37e:	4619      	mov	r1, r3
 800e380:	4622      	mov	r2, r4
 800e382:	1b49      	subs	r1, r1, r5
 800e384:	eb62 0206 	sbc.w	r2, r2, r6
 800e388:	f04f 0300 	mov.w	r3, #0
 800e38c:	f04f 0400 	mov.w	r4, #0
 800e390:	0194      	lsls	r4, r2, #6
 800e392:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800e396:	018b      	lsls	r3, r1, #6
 800e398:	1a5b      	subs	r3, r3, r1
 800e39a:	eb64 0402 	sbc.w	r4, r4, r2
 800e39e:	f04f 0100 	mov.w	r1, #0
 800e3a2:	f04f 0200 	mov.w	r2, #0
 800e3a6:	00e2      	lsls	r2, r4, #3
 800e3a8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800e3ac:	00d9      	lsls	r1, r3, #3
 800e3ae:	460b      	mov	r3, r1
 800e3b0:	4614      	mov	r4, r2
 800e3b2:	195b      	adds	r3, r3, r5
 800e3b4:	eb44 0406 	adc.w	r4, r4, r6
 800e3b8:	f04f 0100 	mov.w	r1, #0
 800e3bc:	f04f 0200 	mov.w	r2, #0
 800e3c0:	02a2      	lsls	r2, r4, #10
 800e3c2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800e3c6:	0299      	lsls	r1, r3, #10
 800e3c8:	460b      	mov	r3, r1
 800e3ca:	4614      	mov	r4, r2
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	4621      	mov	r1, r4
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	f04f 0400 	mov.w	r4, #0
 800e3d6:	461a      	mov	r2, r3
 800e3d8:	4623      	mov	r3, r4
 800e3da:	f7f9 ff99 	bl	8008310 <__aeabi_uldivmod>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	460c      	mov	r4, r1
 800e3e2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800e3e4:	4b0a      	ldr	r3, [pc, #40]	; (800e410 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800e3e6:	685b      	ldr	r3, [r3, #4]
 800e3e8:	0c1b      	lsrs	r3, r3, #16
 800e3ea:	f003 0303 	and.w	r3, r3, #3
 800e3ee:	3301      	adds	r3, #1
 800e3f0:	005b      	lsls	r3, r3, #1
 800e3f2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800e3f4:	68fa      	ldr	r2, [r7, #12]
 800e3f6:	683b      	ldr	r3, [r7, #0]
 800e3f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e3fc:	60bb      	str	r3, [r7, #8]
      break;
 800e3fe:	e002      	b.n	800e406 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800e400:	4b04      	ldr	r3, [pc, #16]	; (800e414 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800e402:	60bb      	str	r3, [r7, #8]
      break;
 800e404:	bf00      	nop
    }
  }
  return sysclockfreq;
 800e406:	68bb      	ldr	r3, [r7, #8]
}
 800e408:	4618      	mov	r0, r3
 800e40a:	3714      	adds	r7, #20
 800e40c:	46bd      	mov	sp, r7
 800e40e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e410:	40023800 	.word	0x40023800
 800e414:	00f42400 	.word	0x00f42400
 800e418:	007a1200 	.word	0x007a1200

0800e41c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e41c:	b480      	push	{r7}
 800e41e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e420:	4b03      	ldr	r3, [pc, #12]	; (800e430 <HAL_RCC_GetHCLKFreq+0x14>)
 800e422:	681b      	ldr	r3, [r3, #0]
}
 800e424:	4618      	mov	r0, r3
 800e426:	46bd      	mov	sp, r7
 800e428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e42c:	4770      	bx	lr
 800e42e:	bf00      	nop
 800e430:	20000040 	.word	0x20000040

0800e434 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800e438:	f7ff fff0 	bl	800e41c <HAL_RCC_GetHCLKFreq>
 800e43c:	4601      	mov	r1, r0
 800e43e:	4b05      	ldr	r3, [pc, #20]	; (800e454 <HAL_RCC_GetPCLK1Freq+0x20>)
 800e440:	689b      	ldr	r3, [r3, #8]
 800e442:	0a9b      	lsrs	r3, r3, #10
 800e444:	f003 0307 	and.w	r3, r3, #7
 800e448:	4a03      	ldr	r2, [pc, #12]	; (800e458 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e44a:	5cd3      	ldrb	r3, [r2, r3]
 800e44c:	fa21 f303 	lsr.w	r3, r1, r3
}
 800e450:	4618      	mov	r0, r3
 800e452:	bd80      	pop	{r7, pc}
 800e454:	40023800 	.word	0x40023800
 800e458:	08024730 	.word	0x08024730

0800e45c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e45c:	b580      	push	{r7, lr}
 800e45e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800e460:	f7ff ffdc 	bl	800e41c <HAL_RCC_GetHCLKFreq>
 800e464:	4601      	mov	r1, r0
 800e466:	4b05      	ldr	r3, [pc, #20]	; (800e47c <HAL_RCC_GetPCLK2Freq+0x20>)
 800e468:	689b      	ldr	r3, [r3, #8]
 800e46a:	0b5b      	lsrs	r3, r3, #13
 800e46c:	f003 0307 	and.w	r3, r3, #7
 800e470:	4a03      	ldr	r2, [pc, #12]	; (800e480 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e472:	5cd3      	ldrb	r3, [r2, r3]
 800e474:	fa21 f303 	lsr.w	r3, r1, r3
}
 800e478:	4618      	mov	r0, r3
 800e47a:	bd80      	pop	{r7, pc}
 800e47c:	40023800 	.word	0x40023800
 800e480:	08024730 	.word	0x08024730

0800e484 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800e484:	b480      	push	{r7}
 800e486:	b083      	sub	sp, #12
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
 800e48c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	220f      	movs	r2, #15
 800e492:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800e494:	4b12      	ldr	r3, [pc, #72]	; (800e4e0 <HAL_RCC_GetClockConfig+0x5c>)
 800e496:	689b      	ldr	r3, [r3, #8]
 800e498:	f003 0203 	and.w	r2, r3, #3
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800e4a0:	4b0f      	ldr	r3, [pc, #60]	; (800e4e0 <HAL_RCC_GetClockConfig+0x5c>)
 800e4a2:	689b      	ldr	r3, [r3, #8]
 800e4a4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800e4ac:	4b0c      	ldr	r3, [pc, #48]	; (800e4e0 <HAL_RCC_GetClockConfig+0x5c>)
 800e4ae:	689b      	ldr	r3, [r3, #8]
 800e4b0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800e4b8:	4b09      	ldr	r3, [pc, #36]	; (800e4e0 <HAL_RCC_GetClockConfig+0x5c>)
 800e4ba:	689b      	ldr	r3, [r3, #8]
 800e4bc:	08db      	lsrs	r3, r3, #3
 800e4be:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800e4c6:	4b07      	ldr	r3, [pc, #28]	; (800e4e4 <HAL_RCC_GetClockConfig+0x60>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	f003 020f 	and.w	r2, r3, #15
 800e4ce:	683b      	ldr	r3, [r7, #0]
 800e4d0:	601a      	str	r2, [r3, #0]
}
 800e4d2:	bf00      	nop
 800e4d4:	370c      	adds	r7, #12
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4dc:	4770      	bx	lr
 800e4de:	bf00      	nop
 800e4e0:	40023800 	.word	0x40023800
 800e4e4:	40023c00 	.word	0x40023c00

0800e4e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b088      	sub	sp, #32
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800e4f0:	2300      	movs	r3, #0
 800e4f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800e4f8:	2300      	movs	r3, #0
 800e4fa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800e500:	2300      	movs	r3, #0
 800e502:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	f003 0301 	and.w	r3, r3, #1
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d012      	beq.n	800e536 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e510:	4b69      	ldr	r3, [pc, #420]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e512:	689b      	ldr	r3, [r3, #8]
 800e514:	4a68      	ldr	r2, [pc, #416]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e516:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800e51a:	6093      	str	r3, [r2, #8]
 800e51c:	4b66      	ldr	r3, [pc, #408]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e51e:	689a      	ldr	r2, [r3, #8]
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e524:	4964      	ldr	r1, [pc, #400]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e526:	4313      	orrs	r3, r2
 800e528:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d101      	bne.n	800e536 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800e532:	2301      	movs	r3, #1
 800e534:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d017      	beq.n	800e572 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e542:	4b5d      	ldr	r3, [pc, #372]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e544:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e548:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e550:	4959      	ldr	r1, [pc, #356]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e552:	4313      	orrs	r3, r2
 800e554:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e55c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e560:	d101      	bne.n	800e566 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800e562:	2301      	movs	r3, #1
 800e564:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d101      	bne.n	800e572 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800e56e:	2301      	movs	r3, #1
 800e570:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d017      	beq.n	800e5ae <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800e57e:	4b4e      	ldr	r3, [pc, #312]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e580:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e584:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e58c:	494a      	ldr	r1, [pc, #296]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e58e:	4313      	orrs	r3, r2
 800e590:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e598:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e59c:	d101      	bne.n	800e5a2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800e59e:	2301      	movs	r3, #1
 800e5a0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d101      	bne.n	800e5ae <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800e5aa:	2301      	movs	r3, #1
 800e5ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d001      	beq.n	800e5be <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	f003 0320 	and.w	r3, r3, #32
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	f000 808b 	beq.w	800e6e2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800e5cc:	4b3a      	ldr	r3, [pc, #232]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e5ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5d0:	4a39      	ldr	r2, [pc, #228]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e5d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e5d6:	6413      	str	r3, [r2, #64]	; 0x40
 800e5d8:	4b37      	ldr	r3, [pc, #220]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e5da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e5e0:	60bb      	str	r3, [r7, #8]
 800e5e2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800e5e4:	4b35      	ldr	r3, [pc, #212]	; (800e6bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	4a34      	ldr	r2, [pc, #208]	; (800e6bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800e5ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e5ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e5f0:	f7fc ff1a 	bl	800b428 <HAL_GetTick>
 800e5f4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800e5f6:	e008      	b.n	800e60a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e5f8:	f7fc ff16 	bl	800b428 <HAL_GetTick>
 800e5fc:	4602      	mov	r2, r0
 800e5fe:	697b      	ldr	r3, [r7, #20]
 800e600:	1ad3      	subs	r3, r2, r3
 800e602:	2b64      	cmp	r3, #100	; 0x64
 800e604:	d901      	bls.n	800e60a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800e606:	2303      	movs	r3, #3
 800e608:	e38d      	b.n	800ed26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800e60a:	4b2c      	ldr	r3, [pc, #176]	; (800e6bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e612:	2b00      	cmp	r3, #0
 800e614:	d0f0      	beq.n	800e5f8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800e616:	4b28      	ldr	r3, [pc, #160]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e61a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e61e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800e620:	693b      	ldr	r3, [r7, #16]
 800e622:	2b00      	cmp	r3, #0
 800e624:	d035      	beq.n	800e692 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e62a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e62e:	693a      	ldr	r2, [r7, #16]
 800e630:	429a      	cmp	r2, r3
 800e632:	d02e      	beq.n	800e692 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e634:	4b20      	ldr	r3, [pc, #128]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e636:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e638:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e63c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800e63e:	4b1e      	ldr	r3, [pc, #120]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e642:	4a1d      	ldr	r2, [pc, #116]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e644:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e648:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800e64a:	4b1b      	ldr	r3, [pc, #108]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e64c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e64e:	4a1a      	ldr	r2, [pc, #104]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e650:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e654:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800e656:	4a18      	ldr	r2, [pc, #96]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e658:	693b      	ldr	r3, [r7, #16]
 800e65a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800e65c:	4b16      	ldr	r3, [pc, #88]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e65e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e660:	f003 0301 	and.w	r3, r3, #1
 800e664:	2b01      	cmp	r3, #1
 800e666:	d114      	bne.n	800e692 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e668:	f7fc fede 	bl	800b428 <HAL_GetTick>
 800e66c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e66e:	e00a      	b.n	800e686 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800e670:	f7fc feda 	bl	800b428 <HAL_GetTick>
 800e674:	4602      	mov	r2, r0
 800e676:	697b      	ldr	r3, [r7, #20]
 800e678:	1ad3      	subs	r3, r2, r3
 800e67a:	f241 3288 	movw	r2, #5000	; 0x1388
 800e67e:	4293      	cmp	r3, r2
 800e680:	d901      	bls.n	800e686 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800e682:	2303      	movs	r3, #3
 800e684:	e34f      	b.n	800ed26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e686:	4b0c      	ldr	r3, [pc, #48]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e68a:	f003 0302 	and.w	r3, r3, #2
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d0ee      	beq.n	800e670 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e696:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e69a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e69e:	d111      	bne.n	800e6c4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800e6a0:	4b05      	ldr	r3, [pc, #20]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e6a2:	689b      	ldr	r3, [r3, #8]
 800e6a4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800e6ac:	4b04      	ldr	r3, [pc, #16]	; (800e6c0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800e6ae:	400b      	ands	r3, r1
 800e6b0:	4901      	ldr	r1, [pc, #4]	; (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e6b2:	4313      	orrs	r3, r2
 800e6b4:	608b      	str	r3, [r1, #8]
 800e6b6:	e00b      	b.n	800e6d0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800e6b8:	40023800 	.word	0x40023800
 800e6bc:	40007000 	.word	0x40007000
 800e6c0:	0ffffcff 	.word	0x0ffffcff
 800e6c4:	4bb3      	ldr	r3, [pc, #716]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e6c6:	689b      	ldr	r3, [r3, #8]
 800e6c8:	4ab2      	ldr	r2, [pc, #712]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e6ca:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800e6ce:	6093      	str	r3, [r2, #8]
 800e6d0:	4bb0      	ldr	r3, [pc, #704]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e6d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e6d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e6dc:	49ad      	ldr	r1, [pc, #692]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e6de:	4313      	orrs	r3, r2
 800e6e0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	f003 0310 	and.w	r3, r3, #16
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d010      	beq.n	800e710 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800e6ee:	4ba9      	ldr	r3, [pc, #676]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e6f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e6f4:	4aa7      	ldr	r2, [pc, #668]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e6f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e6fa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800e6fe:	4ba5      	ldr	r3, [pc, #660]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e700:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e708:	49a2      	ldr	r1, [pc, #648]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e70a:	4313      	orrs	r3, r2
 800e70c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d00a      	beq.n	800e732 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e71c:	4b9d      	ldr	r3, [pc, #628]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e71e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e722:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e72a:	499a      	ldr	r1, [pc, #616]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e72c:	4313      	orrs	r3, r2
 800e72e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d00a      	beq.n	800e754 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e73e:	4b95      	ldr	r3, [pc, #596]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e744:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e74c:	4991      	ldr	r1, [pc, #580]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e74e:	4313      	orrs	r3, r2
 800e750:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d00a      	beq.n	800e776 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e760:	4b8c      	ldr	r3, [pc, #560]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e766:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e76e:	4989      	ldr	r1, [pc, #548]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e770:	4313      	orrs	r3, r2
 800e772:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d00a      	beq.n	800e798 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e782:	4b84      	ldr	r3, [pc, #528]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e788:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e790:	4980      	ldr	r1, [pc, #512]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e792:	4313      	orrs	r3, r2
 800e794:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d00a      	beq.n	800e7ba <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e7a4:	4b7b      	ldr	r3, [pc, #492]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e7a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e7aa:	f023 0203 	bic.w	r2, r3, #3
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e7b2:	4978      	ldr	r1, [pc, #480]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e7b4:	4313      	orrs	r3, r2
 800e7b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d00a      	beq.n	800e7dc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e7c6:	4b73      	ldr	r3, [pc, #460]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e7c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e7cc:	f023 020c 	bic.w	r2, r3, #12
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e7d4:	496f      	ldr	r1, [pc, #444]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e7d6:	4313      	orrs	r3, r2
 800e7d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d00a      	beq.n	800e7fe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e7e8:	4b6a      	ldr	r3, [pc, #424]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e7ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e7ee:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e7f6:	4967      	ldr	r1, [pc, #412]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e7f8:	4313      	orrs	r3, r2
 800e7fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e806:	2b00      	cmp	r3, #0
 800e808:	d00a      	beq.n	800e820 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e80a:	4b62      	ldr	r3, [pc, #392]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e80c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e810:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e818:	495e      	ldr	r1, [pc, #376]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e81a:	4313      	orrs	r3, r2
 800e81c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d00a      	beq.n	800e842 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e82c:	4b59      	ldr	r3, [pc, #356]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e82e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e832:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e83a:	4956      	ldr	r1, [pc, #344]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e83c:	4313      	orrs	r3, r2
 800e83e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d00a      	beq.n	800e864 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800e84e:	4b51      	ldr	r3, [pc, #324]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e854:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e85c:	494d      	ldr	r1, [pc, #308]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e85e:	4313      	orrs	r3, r2
 800e860:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d00a      	beq.n	800e886 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800e870:	4b48      	ldr	r3, [pc, #288]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e876:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e87e:	4945      	ldr	r1, [pc, #276]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e880:	4313      	orrs	r3, r2
 800e882:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d00a      	beq.n	800e8a8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800e892:	4b40      	ldr	r3, [pc, #256]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e898:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e8a0:	493c      	ldr	r1, [pc, #240]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e8a2:	4313      	orrs	r3, r2
 800e8a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d00a      	beq.n	800e8ca <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800e8b4:	4b37      	ldr	r3, [pc, #220]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e8b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e8ba:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e8c2:	4934      	ldr	r1, [pc, #208]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e8c4:	4313      	orrs	r3, r2
 800e8c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d011      	beq.n	800e8fa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800e8d6:	4b2f      	ldr	r3, [pc, #188]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e8d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e8dc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e8e4:	492b      	ldr	r1, [pc, #172]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e8e6:	4313      	orrs	r3, r2
 800e8e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e8f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e8f4:	d101      	bne.n	800e8fa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800e8f6:	2301      	movs	r3, #1
 800e8f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	f003 0308 	and.w	r3, r3, #8
 800e902:	2b00      	cmp	r3, #0
 800e904:	d001      	beq.n	800e90a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800e906:	2301      	movs	r3, #1
 800e908:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e912:	2b00      	cmp	r3, #0
 800e914:	d00a      	beq.n	800e92c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e916:	4b1f      	ldr	r3, [pc, #124]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e91c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e924:	491b      	ldr	r1, [pc, #108]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e926:	4313      	orrs	r3, r2
 800e928:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e934:	2b00      	cmp	r3, #0
 800e936:	d00b      	beq.n	800e950 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800e938:	4b16      	ldr	r3, [pc, #88]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e93a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e93e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e948:	4912      	ldr	r1, [pc, #72]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e94a:	4313      	orrs	r3, r2
 800e94c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d00b      	beq.n	800e974 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800e95c:	4b0d      	ldr	r3, [pc, #52]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e95e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e962:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e96c:	4909      	ldr	r1, [pc, #36]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e96e:	4313      	orrs	r3, r2
 800e970:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d00f      	beq.n	800e9a0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800e980:	4b04      	ldr	r3, [pc, #16]	; (800e994 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800e982:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e986:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e990:	e002      	b.n	800e998 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800e992:	bf00      	nop
 800e994:	40023800 	.word	0x40023800
 800e998:	4985      	ldr	r1, [pc, #532]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800e99a:	4313      	orrs	r3, r2
 800e99c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d00b      	beq.n	800e9c4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800e9ac:	4b80      	ldr	r3, [pc, #512]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800e9ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e9b2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e9bc:	497c      	ldr	r1, [pc, #496]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800e9be:	4313      	orrs	r3, r2
 800e9c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800e9c4:	69fb      	ldr	r3, [r7, #28]
 800e9c6:	2b01      	cmp	r3, #1
 800e9c8:	d005      	beq.n	800e9d6 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e9d2:	f040 80d6 	bne.w	800eb82 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800e9d6:	4b76      	ldr	r3, [pc, #472]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	4a75      	ldr	r2, [pc, #468]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800e9dc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800e9e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e9e2:	f7fc fd21 	bl	800b428 <HAL_GetTick>
 800e9e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e9e8:	e008      	b.n	800e9fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800e9ea:	f7fc fd1d 	bl	800b428 <HAL_GetTick>
 800e9ee:	4602      	mov	r2, r0
 800e9f0:	697b      	ldr	r3, [r7, #20]
 800e9f2:	1ad3      	subs	r3, r2, r3
 800e9f4:	2b64      	cmp	r3, #100	; 0x64
 800e9f6:	d901      	bls.n	800e9fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e9f8:	2303      	movs	r3, #3
 800e9fa:	e194      	b.n	800ed26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e9fc:	4b6c      	ldr	r3, [pc, #432]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d1f0      	bne.n	800e9ea <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	f003 0301 	and.w	r3, r3, #1
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d021      	beq.n	800ea58 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d11d      	bne.n	800ea58 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800ea1c:	4b64      	ldr	r3, [pc, #400]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ea1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ea22:	0c1b      	lsrs	r3, r3, #16
 800ea24:	f003 0303 	and.w	r3, r3, #3
 800ea28:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800ea2a:	4b61      	ldr	r3, [pc, #388]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ea2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ea30:	0e1b      	lsrs	r3, r3, #24
 800ea32:	f003 030f 	and.w	r3, r3, #15
 800ea36:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	685b      	ldr	r3, [r3, #4]
 800ea3c:	019a      	lsls	r2, r3, #6
 800ea3e:	693b      	ldr	r3, [r7, #16]
 800ea40:	041b      	lsls	r3, r3, #16
 800ea42:	431a      	orrs	r2, r3
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	061b      	lsls	r3, r3, #24
 800ea48:	431a      	orrs	r2, r3
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	689b      	ldr	r3, [r3, #8]
 800ea4e:	071b      	lsls	r3, r3, #28
 800ea50:	4957      	ldr	r1, [pc, #348]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ea52:	4313      	orrs	r3, r2
 800ea54:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d004      	beq.n	800ea6e <HAL_RCCEx_PeriphCLKConfig+0x586>
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea6c:	d00a      	beq.n	800ea84 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d02e      	beq.n	800ead8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ea82:	d129      	bne.n	800ead8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800ea84:	4b4a      	ldr	r3, [pc, #296]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ea86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ea8a:	0c1b      	lsrs	r3, r3, #16
 800ea8c:	f003 0303 	and.w	r3, r3, #3
 800ea90:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800ea92:	4b47      	ldr	r3, [pc, #284]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ea94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ea98:	0f1b      	lsrs	r3, r3, #28
 800ea9a:	f003 0307 	and.w	r3, r3, #7
 800ea9e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	685b      	ldr	r3, [r3, #4]
 800eaa4:	019a      	lsls	r2, r3, #6
 800eaa6:	693b      	ldr	r3, [r7, #16]
 800eaa8:	041b      	lsls	r3, r3, #16
 800eaaa:	431a      	orrs	r2, r3
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	68db      	ldr	r3, [r3, #12]
 800eab0:	061b      	lsls	r3, r3, #24
 800eab2:	431a      	orrs	r2, r3
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	071b      	lsls	r3, r3, #28
 800eab8:	493d      	ldr	r1, [pc, #244]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800eaba:	4313      	orrs	r3, r2
 800eabc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800eac0:	4b3b      	ldr	r3, [pc, #236]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800eac2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eac6:	f023 021f 	bic.w	r2, r3, #31
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eace:	3b01      	subs	r3, #1
 800ead0:	4937      	ldr	r1, [pc, #220]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ead2:	4313      	orrs	r3, r2
 800ead4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d01d      	beq.n	800eb20 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800eae4:	4b32      	ldr	r3, [pc, #200]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800eae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eaea:	0e1b      	lsrs	r3, r3, #24
 800eaec:	f003 030f 	and.w	r3, r3, #15
 800eaf0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800eaf2:	4b2f      	ldr	r3, [pc, #188]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800eaf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eaf8:	0f1b      	lsrs	r3, r3, #28
 800eafa:	f003 0307 	and.w	r3, r3, #7
 800eafe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	685b      	ldr	r3, [r3, #4]
 800eb04:	019a      	lsls	r2, r3, #6
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	691b      	ldr	r3, [r3, #16]
 800eb0a:	041b      	lsls	r3, r3, #16
 800eb0c:	431a      	orrs	r2, r3
 800eb0e:	693b      	ldr	r3, [r7, #16]
 800eb10:	061b      	lsls	r3, r3, #24
 800eb12:	431a      	orrs	r2, r3
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	071b      	lsls	r3, r3, #28
 800eb18:	4925      	ldr	r1, [pc, #148]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800eb1a:	4313      	orrs	r3, r2
 800eb1c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d011      	beq.n	800eb50 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	685b      	ldr	r3, [r3, #4]
 800eb30:	019a      	lsls	r2, r3, #6
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	691b      	ldr	r3, [r3, #16]
 800eb36:	041b      	lsls	r3, r3, #16
 800eb38:	431a      	orrs	r2, r3
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	68db      	ldr	r3, [r3, #12]
 800eb3e:	061b      	lsls	r3, r3, #24
 800eb40:	431a      	orrs	r2, r3
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	689b      	ldr	r3, [r3, #8]
 800eb46:	071b      	lsls	r3, r3, #28
 800eb48:	4919      	ldr	r1, [pc, #100]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800eb4a:	4313      	orrs	r3, r2
 800eb4c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800eb50:	4b17      	ldr	r3, [pc, #92]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	4a16      	ldr	r2, [pc, #88]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800eb56:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800eb5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800eb5c:	f7fc fc64 	bl	800b428 <HAL_GetTick>
 800eb60:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800eb62:	e008      	b.n	800eb76 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800eb64:	f7fc fc60 	bl	800b428 <HAL_GetTick>
 800eb68:	4602      	mov	r2, r0
 800eb6a:	697b      	ldr	r3, [r7, #20]
 800eb6c:	1ad3      	subs	r3, r2, r3
 800eb6e:	2b64      	cmp	r3, #100	; 0x64
 800eb70:	d901      	bls.n	800eb76 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800eb72:	2303      	movs	r3, #3
 800eb74:	e0d7      	b.n	800ed26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800eb76:	4b0e      	ldr	r3, [pc, #56]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d0f0      	beq.n	800eb64 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800eb82:	69bb      	ldr	r3, [r7, #24]
 800eb84:	2b01      	cmp	r3, #1
 800eb86:	f040 80cd 	bne.w	800ed24 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800eb8a:	4b09      	ldr	r3, [pc, #36]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	4a08      	ldr	r2, [pc, #32]	; (800ebb0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800eb90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800eb94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800eb96:	f7fc fc47 	bl	800b428 <HAL_GetTick>
 800eb9a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800eb9c:	e00a      	b.n	800ebb4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800eb9e:	f7fc fc43 	bl	800b428 <HAL_GetTick>
 800eba2:	4602      	mov	r2, r0
 800eba4:	697b      	ldr	r3, [r7, #20]
 800eba6:	1ad3      	subs	r3, r2, r3
 800eba8:	2b64      	cmp	r3, #100	; 0x64
 800ebaa:	d903      	bls.n	800ebb4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ebac:	2303      	movs	r3, #3
 800ebae:	e0ba      	b.n	800ed26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 800ebb0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ebb4:	4b5e      	ldr	r3, [pc, #376]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ebbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ebc0:	d0ed      	beq.n	800eb9e <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	681b      	ldr	r3, [r3, #0]
 800ebc6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d003      	beq.n	800ebd6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d009      	beq.n	800ebea <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d02e      	beq.n	800ec40 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d12a      	bne.n	800ec40 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800ebea:	4b51      	ldr	r3, [pc, #324]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ebec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ebf0:	0c1b      	lsrs	r3, r3, #16
 800ebf2:	f003 0303 	and.w	r3, r3, #3
 800ebf6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ebf8:	4b4d      	ldr	r3, [pc, #308]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ebfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ebfe:	0f1b      	lsrs	r3, r3, #28
 800ec00:	f003 0307 	and.w	r3, r3, #7
 800ec04:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	695b      	ldr	r3, [r3, #20]
 800ec0a:	019a      	lsls	r2, r3, #6
 800ec0c:	693b      	ldr	r3, [r7, #16]
 800ec0e:	041b      	lsls	r3, r3, #16
 800ec10:	431a      	orrs	r2, r3
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	699b      	ldr	r3, [r3, #24]
 800ec16:	061b      	lsls	r3, r3, #24
 800ec18:	431a      	orrs	r2, r3
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	071b      	lsls	r3, r3, #28
 800ec1e:	4944      	ldr	r1, [pc, #272]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ec20:	4313      	orrs	r3, r2
 800ec22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800ec26:	4b42      	ldr	r3, [pc, #264]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ec28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ec2c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec34:	3b01      	subs	r3, #1
 800ec36:	021b      	lsls	r3, r3, #8
 800ec38:	493d      	ldr	r1, [pc, #244]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ec3a:	4313      	orrs	r3, r2
 800ec3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d022      	beq.n	800ec92 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ec50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ec54:	d11d      	bne.n	800ec92 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800ec56:	4b36      	ldr	r3, [pc, #216]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ec58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ec5c:	0e1b      	lsrs	r3, r3, #24
 800ec5e:	f003 030f 	and.w	r3, r3, #15
 800ec62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ec64:	4b32      	ldr	r3, [pc, #200]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ec66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ec6a:	0f1b      	lsrs	r3, r3, #28
 800ec6c:	f003 0307 	and.w	r3, r3, #7
 800ec70:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	695b      	ldr	r3, [r3, #20]
 800ec76:	019a      	lsls	r2, r3, #6
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	6a1b      	ldr	r3, [r3, #32]
 800ec7c:	041b      	lsls	r3, r3, #16
 800ec7e:	431a      	orrs	r2, r3
 800ec80:	693b      	ldr	r3, [r7, #16]
 800ec82:	061b      	lsls	r3, r3, #24
 800ec84:	431a      	orrs	r2, r3
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	071b      	lsls	r3, r3, #28
 800ec8a:	4929      	ldr	r1, [pc, #164]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ec8c:	4313      	orrs	r3, r2
 800ec8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	f003 0308 	and.w	r3, r3, #8
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d028      	beq.n	800ecf0 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800ec9e:	4b24      	ldr	r3, [pc, #144]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800eca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eca4:	0e1b      	lsrs	r3, r3, #24
 800eca6:	f003 030f 	and.w	r3, r3, #15
 800ecaa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800ecac:	4b20      	ldr	r3, [pc, #128]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ecae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ecb2:	0c1b      	lsrs	r3, r3, #16
 800ecb4:	f003 0303 	and.w	r3, r3, #3
 800ecb8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	695b      	ldr	r3, [r3, #20]
 800ecbe:	019a      	lsls	r2, r3, #6
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	041b      	lsls	r3, r3, #16
 800ecc4:	431a      	orrs	r2, r3
 800ecc6:	693b      	ldr	r3, [r7, #16]
 800ecc8:	061b      	lsls	r3, r3, #24
 800ecca:	431a      	orrs	r2, r3
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	69db      	ldr	r3, [r3, #28]
 800ecd0:	071b      	lsls	r3, r3, #28
 800ecd2:	4917      	ldr	r1, [pc, #92]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ecd4:	4313      	orrs	r3, r2
 800ecd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800ecda:	4b15      	ldr	r3, [pc, #84]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ecdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ece0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ece8:	4911      	ldr	r1, [pc, #68]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ecea:	4313      	orrs	r3, r2
 800ecec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800ecf0:	4b0f      	ldr	r3, [pc, #60]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	4a0e      	ldr	r2, [pc, #56]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ecf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ecfa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ecfc:	f7fc fb94 	bl	800b428 <HAL_GetTick>
 800ed00:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800ed02:	e008      	b.n	800ed16 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800ed04:	f7fc fb90 	bl	800b428 <HAL_GetTick>
 800ed08:	4602      	mov	r2, r0
 800ed0a:	697b      	ldr	r3, [r7, #20]
 800ed0c:	1ad3      	subs	r3, r2, r3
 800ed0e:	2b64      	cmp	r3, #100	; 0x64
 800ed10:	d901      	bls.n	800ed16 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ed12:	2303      	movs	r3, #3
 800ed14:	e007      	b.n	800ed26 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800ed16:	4b06      	ldr	r3, [pc, #24]	; (800ed30 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ed1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ed22:	d1ef      	bne.n	800ed04 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 800ed24:	2300      	movs	r3, #0
}
 800ed26:	4618      	mov	r0, r3
 800ed28:	3720      	adds	r7, #32
 800ed2a:	46bd      	mov	sp, r7
 800ed2c:	bd80      	pop	{r7, pc}
 800ed2e:	bf00      	nop
 800ed30:	40023800 	.word	0x40023800

0800ed34 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ed34:	b580      	push	{r7, lr}
 800ed36:	b084      	sub	sp, #16
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d101      	bne.n	800ed46 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ed42:	2301      	movs	r3, #1
 800ed44:	e084      	b.n	800ee50 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	2200      	movs	r2, #0
 800ed4a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ed52:	b2db      	uxtb	r3, r3
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d106      	bne.n	800ed66 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	2200      	movs	r2, #0
 800ed5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ed60:	6878      	ldr	r0, [r7, #4]
 800ed62:	f7fb fdb9 	bl	800a8d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	2202      	movs	r2, #2
 800ed6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	681a      	ldr	r2, [r3, #0]
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ed7c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	68db      	ldr	r3, [r3, #12]
 800ed82:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ed86:	d902      	bls.n	800ed8e <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ed88:	2300      	movs	r3, #0
 800ed8a:	60fb      	str	r3, [r7, #12]
 800ed8c:	e002      	b.n	800ed94 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ed8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ed92:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	68db      	ldr	r3, [r3, #12]
 800ed98:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800ed9c:	d007      	beq.n	800edae <HAL_SPI_Init+0x7a>
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	68db      	ldr	r3, [r3, #12]
 800eda2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800eda6:	d002      	beq.n	800edae <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	2200      	movs	r2, #0
 800edac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d10b      	bne.n	800edce <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	68db      	ldr	r3, [r3, #12]
 800edba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800edbe:	d903      	bls.n	800edc8 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	2202      	movs	r2, #2
 800edc4:	631a      	str	r2, [r3, #48]	; 0x30
 800edc6:	e002      	b.n	800edce <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	2201      	movs	r2, #1
 800edcc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	685a      	ldr	r2, [r3, #4]
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	689b      	ldr	r3, [r3, #8]
 800edd6:	431a      	orrs	r2, r3
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	691b      	ldr	r3, [r3, #16]
 800eddc:	431a      	orrs	r2, r3
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	695b      	ldr	r3, [r3, #20]
 800ede2:	431a      	orrs	r2, r3
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	699b      	ldr	r3, [r3, #24]
 800ede8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800edec:	431a      	orrs	r2, r3
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	69db      	ldr	r3, [r3, #28]
 800edf2:	431a      	orrs	r2, r3
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	6a1b      	ldr	r3, [r3, #32]
 800edf8:	ea42 0103 	orr.w	r1, r2, r3
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	430a      	orrs	r2, r1
 800ee06:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	699b      	ldr	r3, [r3, #24]
 800ee0c:	0c1b      	lsrs	r3, r3, #16
 800ee0e:	f003 0204 	and.w	r2, r3, #4
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee16:	431a      	orrs	r2, r3
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee1c:	431a      	orrs	r2, r3
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	68db      	ldr	r3, [r3, #12]
 800ee22:	ea42 0103 	orr.w	r1, r2, r3
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	68fa      	ldr	r2, [r7, #12]
 800ee2c:	430a      	orrs	r2, r1
 800ee2e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	69da      	ldr	r2, [r3, #28]
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ee3e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	2200      	movs	r2, #0
 800ee44:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	2201      	movs	r2, #1
 800ee4a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800ee4e:	2300      	movs	r3, #0
}
 800ee50:	4618      	mov	r0, r3
 800ee52:	3710      	adds	r7, #16
 800ee54:	46bd      	mov	sp, r7
 800ee56:	bd80      	pop	{r7, pc}

0800ee58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b082      	sub	sp, #8
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d101      	bne.n	800ee6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ee66:	2301      	movs	r3, #1
 800ee68:	e01d      	b.n	800eea6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ee70:	b2db      	uxtb	r3, r3
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d106      	bne.n	800ee84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	2200      	movs	r2, #0
 800ee7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ee7e:	6878      	ldr	r0, [r7, #4]
 800ee80:	f7fb fd8c 	bl	800a99c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	2202      	movs	r2, #2
 800ee88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	681a      	ldr	r2, [r3, #0]
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	3304      	adds	r3, #4
 800ee94:	4619      	mov	r1, r3
 800ee96:	4610      	mov	r0, r2
 800ee98:	f000 fb5c 	bl	800f554 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	2201      	movs	r2, #1
 800eea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800eea4:	2300      	movs	r3, #0
}
 800eea6:	4618      	mov	r0, r3
 800eea8:	3708      	adds	r7, #8
 800eeaa:	46bd      	mov	sp, r7
 800eeac:	bd80      	pop	{r7, pc}
	...

0800eeb0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800eeb0:	b480      	push	{r7}
 800eeb2:	b085      	sub	sp, #20
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	2202      	movs	r2, #2
 800eebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	689a      	ldr	r2, [r3, #8]
 800eec6:	4b0e      	ldr	r3, [pc, #56]	; (800ef00 <HAL_TIM_Base_Start+0x50>)
 800eec8:	4013      	ands	r3, r2
 800eeca:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	2b06      	cmp	r3, #6
 800eed0:	d00b      	beq.n	800eeea <HAL_TIM_Base_Start+0x3a>
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eed8:	d007      	beq.n	800eeea <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	681a      	ldr	r2, [r3, #0]
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	f042 0201 	orr.w	r2, r2, #1
 800eee8:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	2201      	movs	r2, #1
 800eeee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800eef2:	2300      	movs	r3, #0
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	3714      	adds	r7, #20
 800eef8:	46bd      	mov	sp, r7
 800eefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefe:	4770      	bx	lr
 800ef00:	00010007 	.word	0x00010007

0800ef04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ef04:	b480      	push	{r7}
 800ef06:	b085      	sub	sp, #20
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	68da      	ldr	r2, [r3, #12]
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	f042 0201 	orr.w	r2, r2, #1
 800ef1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	689a      	ldr	r2, [r3, #8]
 800ef22:	4b0c      	ldr	r3, [pc, #48]	; (800ef54 <HAL_TIM_Base_Start_IT+0x50>)
 800ef24:	4013      	ands	r3, r2
 800ef26:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	2b06      	cmp	r3, #6
 800ef2c:	d00b      	beq.n	800ef46 <HAL_TIM_Base_Start_IT+0x42>
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ef34:	d007      	beq.n	800ef46 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	681a      	ldr	r2, [r3, #0]
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	f042 0201 	orr.w	r2, r2, #1
 800ef44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ef46:	2300      	movs	r3, #0
}
 800ef48:	4618      	mov	r0, r3
 800ef4a:	3714      	adds	r7, #20
 800ef4c:	46bd      	mov	sp, r7
 800ef4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef52:	4770      	bx	lr
 800ef54:	00010007 	.word	0x00010007

0800ef58 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800ef58:	b480      	push	{r7}
 800ef5a:	b083      	sub	sp, #12
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	68da      	ldr	r2, [r3, #12]
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	f022 0201 	bic.w	r2, r2, #1
 800ef6e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	6a1a      	ldr	r2, [r3, #32]
 800ef76:	f241 1311 	movw	r3, #4369	; 0x1111
 800ef7a:	4013      	ands	r3, r2
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d10f      	bne.n	800efa0 <HAL_TIM_Base_Stop_IT+0x48>
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	6a1a      	ldr	r2, [r3, #32]
 800ef86:	f240 4344 	movw	r3, #1092	; 0x444
 800ef8a:	4013      	ands	r3, r2
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d107      	bne.n	800efa0 <HAL_TIM_Base_Stop_IT+0x48>
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	681a      	ldr	r2, [r3, #0]
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	f022 0201 	bic.w	r2, r2, #1
 800ef9e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800efa0:	2300      	movs	r3, #0
}
 800efa2:	4618      	mov	r0, r3
 800efa4:	370c      	adds	r7, #12
 800efa6:	46bd      	mov	sp, r7
 800efa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efac:	4770      	bx	lr

0800efae <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800efae:	b580      	push	{r7, lr}
 800efb0:	b082      	sub	sp, #8
 800efb2:	af00      	add	r7, sp, #0
 800efb4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d101      	bne.n	800efc0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800efbc:	2301      	movs	r3, #1
 800efbe:	e01d      	b.n	800effc <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800efc6:	b2db      	uxtb	r3, r3
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d106      	bne.n	800efda <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2200      	movs	r2, #0
 800efd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800efd4:	6878      	ldr	r0, [r7, #4]
 800efd6:	f000 f815 	bl	800f004 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	2202      	movs	r2, #2
 800efde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681a      	ldr	r2, [r3, #0]
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	3304      	adds	r3, #4
 800efea:	4619      	mov	r1, r3
 800efec:	4610      	mov	r0, r2
 800efee:	f000 fab1 	bl	800f554 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	2201      	movs	r2, #1
 800eff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800effa:	2300      	movs	r3, #0
}
 800effc:	4618      	mov	r0, r3
 800effe:	3708      	adds	r7, #8
 800f000:	46bd      	mov	sp, r7
 800f002:	bd80      	pop	{r7, pc}

0800f004 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800f004:	b480      	push	{r7}
 800f006:	b083      	sub	sp, #12
 800f008:	af00      	add	r7, sp, #0
 800f00a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800f00c:	bf00      	nop
 800f00e:	370c      	adds	r7, #12
 800f010:	46bd      	mov	sp, r7
 800f012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f016:	4770      	bx	lr

0800f018 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b082      	sub	sp, #8
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	691b      	ldr	r3, [r3, #16]
 800f026:	f003 0302 	and.w	r3, r3, #2
 800f02a:	2b02      	cmp	r3, #2
 800f02c:	d122      	bne.n	800f074 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	68db      	ldr	r3, [r3, #12]
 800f034:	f003 0302 	and.w	r3, r3, #2
 800f038:	2b02      	cmp	r3, #2
 800f03a:	d11b      	bne.n	800f074 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	f06f 0202 	mvn.w	r2, #2
 800f044:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	2201      	movs	r2, #1
 800f04a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	699b      	ldr	r3, [r3, #24]
 800f052:	f003 0303 	and.w	r3, r3, #3
 800f056:	2b00      	cmp	r3, #0
 800f058:	d003      	beq.n	800f062 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f05a:	6878      	ldr	r0, [r7, #4]
 800f05c:	f000 fa5c 	bl	800f518 <HAL_TIM_IC_CaptureCallback>
 800f060:	e005      	b.n	800f06e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f062:	6878      	ldr	r0, [r7, #4]
 800f064:	f000 fa4e 	bl	800f504 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f068:	6878      	ldr	r0, [r7, #4]
 800f06a:	f000 fa5f 	bl	800f52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	2200      	movs	r2, #0
 800f072:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	691b      	ldr	r3, [r3, #16]
 800f07a:	f003 0304 	and.w	r3, r3, #4
 800f07e:	2b04      	cmp	r3, #4
 800f080:	d122      	bne.n	800f0c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	68db      	ldr	r3, [r3, #12]
 800f088:	f003 0304 	and.w	r3, r3, #4
 800f08c:	2b04      	cmp	r3, #4
 800f08e:	d11b      	bne.n	800f0c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	f06f 0204 	mvn.w	r2, #4
 800f098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	2202      	movs	r2, #2
 800f09e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	699b      	ldr	r3, [r3, #24]
 800f0a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d003      	beq.n	800f0b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f0ae:	6878      	ldr	r0, [r7, #4]
 800f0b0:	f000 fa32 	bl	800f518 <HAL_TIM_IC_CaptureCallback>
 800f0b4:	e005      	b.n	800f0c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f0b6:	6878      	ldr	r0, [r7, #4]
 800f0b8:	f000 fa24 	bl	800f504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f0bc:	6878      	ldr	r0, [r7, #4]
 800f0be:	f000 fa35 	bl	800f52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	2200      	movs	r2, #0
 800f0c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	691b      	ldr	r3, [r3, #16]
 800f0ce:	f003 0308 	and.w	r3, r3, #8
 800f0d2:	2b08      	cmp	r3, #8
 800f0d4:	d122      	bne.n	800f11c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	68db      	ldr	r3, [r3, #12]
 800f0dc:	f003 0308 	and.w	r3, r3, #8
 800f0e0:	2b08      	cmp	r3, #8
 800f0e2:	d11b      	bne.n	800f11c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	f06f 0208 	mvn.w	r2, #8
 800f0ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	2204      	movs	r2, #4
 800f0f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	69db      	ldr	r3, [r3, #28]
 800f0fa:	f003 0303 	and.w	r3, r3, #3
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d003      	beq.n	800f10a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f102:	6878      	ldr	r0, [r7, #4]
 800f104:	f000 fa08 	bl	800f518 <HAL_TIM_IC_CaptureCallback>
 800f108:	e005      	b.n	800f116 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f10a:	6878      	ldr	r0, [r7, #4]
 800f10c:	f000 f9fa 	bl	800f504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f110:	6878      	ldr	r0, [r7, #4]
 800f112:	f000 fa0b 	bl	800f52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	2200      	movs	r2, #0
 800f11a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	691b      	ldr	r3, [r3, #16]
 800f122:	f003 0310 	and.w	r3, r3, #16
 800f126:	2b10      	cmp	r3, #16
 800f128:	d122      	bne.n	800f170 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	68db      	ldr	r3, [r3, #12]
 800f130:	f003 0310 	and.w	r3, r3, #16
 800f134:	2b10      	cmp	r3, #16
 800f136:	d11b      	bne.n	800f170 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	f06f 0210 	mvn.w	r2, #16
 800f140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	2208      	movs	r2, #8
 800f146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	69db      	ldr	r3, [r3, #28]
 800f14e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f152:	2b00      	cmp	r3, #0
 800f154:	d003      	beq.n	800f15e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f156:	6878      	ldr	r0, [r7, #4]
 800f158:	f000 f9de 	bl	800f518 <HAL_TIM_IC_CaptureCallback>
 800f15c:	e005      	b.n	800f16a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f15e:	6878      	ldr	r0, [r7, #4]
 800f160:	f000 f9d0 	bl	800f504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f164:	6878      	ldr	r0, [r7, #4]
 800f166:	f000 f9e1 	bl	800f52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	2200      	movs	r2, #0
 800f16e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	691b      	ldr	r3, [r3, #16]
 800f176:	f003 0301 	and.w	r3, r3, #1
 800f17a:	2b01      	cmp	r3, #1
 800f17c:	d10e      	bne.n	800f19c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	68db      	ldr	r3, [r3, #12]
 800f184:	f003 0301 	and.w	r3, r3, #1
 800f188:	2b01      	cmp	r3, #1
 800f18a:	d107      	bne.n	800f19c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	f06f 0201 	mvn.w	r2, #1
 800f194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f196:	6878      	ldr	r0, [r7, #4]
 800f198:	f7fb fa58 	bl	800a64c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	691b      	ldr	r3, [r3, #16]
 800f1a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f1a6:	2b80      	cmp	r3, #128	; 0x80
 800f1a8:	d10e      	bne.n	800f1c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	68db      	ldr	r3, [r3, #12]
 800f1b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f1b4:	2b80      	cmp	r3, #128	; 0x80
 800f1b6:	d107      	bne.n	800f1c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f1c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f1c2:	6878      	ldr	r0, [r7, #4]
 800f1c4:	f000 fcc2 	bl	800fb4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	691b      	ldr	r3, [r3, #16]
 800f1ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f1d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f1d6:	d10e      	bne.n	800f1f6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	68db      	ldr	r3, [r3, #12]
 800f1de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f1e2:	2b80      	cmp	r3, #128	; 0x80
 800f1e4:	d107      	bne.n	800f1f6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f1ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f1f0:	6878      	ldr	r0, [r7, #4]
 800f1f2:	f000 fcb5 	bl	800fb60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	691b      	ldr	r3, [r3, #16]
 800f1fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f200:	2b40      	cmp	r3, #64	; 0x40
 800f202:	d10e      	bne.n	800f222 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	68db      	ldr	r3, [r3, #12]
 800f20a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f20e:	2b40      	cmp	r3, #64	; 0x40
 800f210:	d107      	bne.n	800f222 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f21a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f21c:	6878      	ldr	r0, [r7, #4]
 800f21e:	f000 f98f 	bl	800f540 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	691b      	ldr	r3, [r3, #16]
 800f228:	f003 0320 	and.w	r3, r3, #32
 800f22c:	2b20      	cmp	r3, #32
 800f22e:	d10e      	bne.n	800f24e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	68db      	ldr	r3, [r3, #12]
 800f236:	f003 0320 	and.w	r3, r3, #32
 800f23a:	2b20      	cmp	r3, #32
 800f23c:	d107      	bne.n	800f24e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	f06f 0220 	mvn.w	r2, #32
 800f246:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f248:	6878      	ldr	r0, [r7, #4]
 800f24a:	f000 fc75 	bl	800fb38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f24e:	bf00      	nop
 800f250:	3708      	adds	r7, #8
 800f252:	46bd      	mov	sp, r7
 800f254:	bd80      	pop	{r7, pc}

0800f256 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800f256:	b580      	push	{r7, lr}
 800f258:	b084      	sub	sp, #16
 800f25a:	af00      	add	r7, sp, #0
 800f25c:	60f8      	str	r0, [r7, #12]
 800f25e:	60b9      	str	r1, [r7, #8]
 800f260:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f268:	2b01      	cmp	r3, #1
 800f26a:	d101      	bne.n	800f270 <HAL_TIM_IC_ConfigChannel+0x1a>
 800f26c:	2302      	movs	r3, #2
 800f26e:	e08a      	b.n	800f386 <HAL_TIM_IC_ConfigChannel+0x130>
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	2201      	movs	r2, #1
 800f274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	2202      	movs	r2, #2
 800f27c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	2b00      	cmp	r3, #0
 800f284:	d11b      	bne.n	800f2be <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	6818      	ldr	r0, [r3, #0]
 800f28a:	68bb      	ldr	r3, [r7, #8]
 800f28c:	6819      	ldr	r1, [r3, #0]
 800f28e:	68bb      	ldr	r3, [r7, #8]
 800f290:	685a      	ldr	r2, [r3, #4]
 800f292:	68bb      	ldr	r3, [r7, #8]
 800f294:	68db      	ldr	r3, [r3, #12]
 800f296:	f000 f9fd 	bl	800f694 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	699a      	ldr	r2, [r3, #24]
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	f022 020c 	bic.w	r2, r2, #12
 800f2a8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	6999      	ldr	r1, [r3, #24]
 800f2b0:	68bb      	ldr	r3, [r7, #8]
 800f2b2:	689a      	ldr	r2, [r3, #8]
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	430a      	orrs	r2, r1
 800f2ba:	619a      	str	r2, [r3, #24]
 800f2bc:	e05a      	b.n	800f374 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	2b04      	cmp	r3, #4
 800f2c2:	d11c      	bne.n	800f2fe <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	6818      	ldr	r0, [r3, #0]
 800f2c8:	68bb      	ldr	r3, [r7, #8]
 800f2ca:	6819      	ldr	r1, [r3, #0]
 800f2cc:	68bb      	ldr	r3, [r7, #8]
 800f2ce:	685a      	ldr	r2, [r3, #4]
 800f2d0:	68bb      	ldr	r3, [r7, #8]
 800f2d2:	68db      	ldr	r3, [r3, #12]
 800f2d4:	f000 fa81 	bl	800f7da <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	699a      	ldr	r2, [r3, #24]
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800f2e6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	6999      	ldr	r1, [r3, #24]
 800f2ee:	68bb      	ldr	r3, [r7, #8]
 800f2f0:	689b      	ldr	r3, [r3, #8]
 800f2f2:	021a      	lsls	r2, r3, #8
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	430a      	orrs	r2, r1
 800f2fa:	619a      	str	r2, [r3, #24]
 800f2fc:	e03a      	b.n	800f374 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	2b08      	cmp	r3, #8
 800f302:	d11b      	bne.n	800f33c <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	6818      	ldr	r0, [r3, #0]
 800f308:	68bb      	ldr	r3, [r7, #8]
 800f30a:	6819      	ldr	r1, [r3, #0]
 800f30c:	68bb      	ldr	r3, [r7, #8]
 800f30e:	685a      	ldr	r2, [r3, #4]
 800f310:	68bb      	ldr	r3, [r7, #8]
 800f312:	68db      	ldr	r3, [r3, #12]
 800f314:	f000 face 	bl	800f8b4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	69da      	ldr	r2, [r3, #28]
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	f022 020c 	bic.w	r2, r2, #12
 800f326:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	69d9      	ldr	r1, [r3, #28]
 800f32e:	68bb      	ldr	r3, [r7, #8]
 800f330:	689a      	ldr	r2, [r3, #8]
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	430a      	orrs	r2, r1
 800f338:	61da      	str	r2, [r3, #28]
 800f33a:	e01b      	b.n	800f374 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	6818      	ldr	r0, [r3, #0]
 800f340:	68bb      	ldr	r3, [r7, #8]
 800f342:	6819      	ldr	r1, [r3, #0]
 800f344:	68bb      	ldr	r3, [r7, #8]
 800f346:	685a      	ldr	r2, [r3, #4]
 800f348:	68bb      	ldr	r3, [r7, #8]
 800f34a:	68db      	ldr	r3, [r3, #12]
 800f34c:	f000 faee 	bl	800f92c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	69da      	ldr	r2, [r3, #28]
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800f35e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	69d9      	ldr	r1, [r3, #28]
 800f366:	68bb      	ldr	r3, [r7, #8]
 800f368:	689b      	ldr	r3, [r3, #8]
 800f36a:	021a      	lsls	r2, r3, #8
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	430a      	orrs	r2, r1
 800f372:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	2201      	movs	r2, #1
 800f378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	2200      	movs	r2, #0
 800f380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f384:	2300      	movs	r3, #0
}
 800f386:	4618      	mov	r0, r3
 800f388:	3710      	adds	r7, #16
 800f38a:	46bd      	mov	sp, r7
 800f38c:	bd80      	pop	{r7, pc}
	...

0800f390 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f390:	b580      	push	{r7, lr}
 800f392:	b084      	sub	sp, #16
 800f394:	af00      	add	r7, sp, #0
 800f396:	6078      	str	r0, [r7, #4]
 800f398:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f3a0:	2b01      	cmp	r3, #1
 800f3a2:	d101      	bne.n	800f3a8 <HAL_TIM_ConfigClockSource+0x18>
 800f3a4:	2302      	movs	r3, #2
 800f3a6:	e0a6      	b.n	800f4f6 <HAL_TIM_ConfigClockSource+0x166>
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	2201      	movs	r2, #1
 800f3ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	2202      	movs	r2, #2
 800f3b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	689b      	ldr	r3, [r3, #8]
 800f3be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f3c0:	68fa      	ldr	r2, [r7, #12]
 800f3c2:	4b4f      	ldr	r3, [pc, #316]	; (800f500 <HAL_TIM_ConfigClockSource+0x170>)
 800f3c4:	4013      	ands	r3, r2
 800f3c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f3ce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	68fa      	ldr	r2, [r7, #12]
 800f3d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f3d8:	683b      	ldr	r3, [r7, #0]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	2b40      	cmp	r3, #64	; 0x40
 800f3de:	d067      	beq.n	800f4b0 <HAL_TIM_ConfigClockSource+0x120>
 800f3e0:	2b40      	cmp	r3, #64	; 0x40
 800f3e2:	d80b      	bhi.n	800f3fc <HAL_TIM_ConfigClockSource+0x6c>
 800f3e4:	2b10      	cmp	r3, #16
 800f3e6:	d073      	beq.n	800f4d0 <HAL_TIM_ConfigClockSource+0x140>
 800f3e8:	2b10      	cmp	r3, #16
 800f3ea:	d802      	bhi.n	800f3f2 <HAL_TIM_ConfigClockSource+0x62>
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d06f      	beq.n	800f4d0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800f3f0:	e078      	b.n	800f4e4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800f3f2:	2b20      	cmp	r3, #32
 800f3f4:	d06c      	beq.n	800f4d0 <HAL_TIM_ConfigClockSource+0x140>
 800f3f6:	2b30      	cmp	r3, #48	; 0x30
 800f3f8:	d06a      	beq.n	800f4d0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800f3fa:	e073      	b.n	800f4e4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800f3fc:	2b70      	cmp	r3, #112	; 0x70
 800f3fe:	d00d      	beq.n	800f41c <HAL_TIM_ConfigClockSource+0x8c>
 800f400:	2b70      	cmp	r3, #112	; 0x70
 800f402:	d804      	bhi.n	800f40e <HAL_TIM_ConfigClockSource+0x7e>
 800f404:	2b50      	cmp	r3, #80	; 0x50
 800f406:	d033      	beq.n	800f470 <HAL_TIM_ConfigClockSource+0xe0>
 800f408:	2b60      	cmp	r3, #96	; 0x60
 800f40a:	d041      	beq.n	800f490 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800f40c:	e06a      	b.n	800f4e4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800f40e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f412:	d066      	beq.n	800f4e2 <HAL_TIM_ConfigClockSource+0x152>
 800f414:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f418:	d017      	beq.n	800f44a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800f41a:	e063      	b.n	800f4e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	6818      	ldr	r0, [r3, #0]
 800f420:	683b      	ldr	r3, [r7, #0]
 800f422:	6899      	ldr	r1, [r3, #8]
 800f424:	683b      	ldr	r3, [r7, #0]
 800f426:	685a      	ldr	r2, [r3, #4]
 800f428:	683b      	ldr	r3, [r7, #0]
 800f42a:	68db      	ldr	r3, [r3, #12]
 800f42c:	f000 fad6 	bl	800f9dc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	689b      	ldr	r3, [r3, #8]
 800f436:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f43e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	68fa      	ldr	r2, [r7, #12]
 800f446:	609a      	str	r2, [r3, #8]
      break;
 800f448:	e04c      	b.n	800f4e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	6818      	ldr	r0, [r3, #0]
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	6899      	ldr	r1, [r3, #8]
 800f452:	683b      	ldr	r3, [r7, #0]
 800f454:	685a      	ldr	r2, [r3, #4]
 800f456:	683b      	ldr	r3, [r7, #0]
 800f458:	68db      	ldr	r3, [r3, #12]
 800f45a:	f000 fabf 	bl	800f9dc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	689a      	ldr	r2, [r3, #8]
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f46c:	609a      	str	r2, [r3, #8]
      break;
 800f46e:	e039      	b.n	800f4e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	6818      	ldr	r0, [r3, #0]
 800f474:	683b      	ldr	r3, [r7, #0]
 800f476:	6859      	ldr	r1, [r3, #4]
 800f478:	683b      	ldr	r3, [r7, #0]
 800f47a:	68db      	ldr	r3, [r3, #12]
 800f47c:	461a      	mov	r2, r3
 800f47e:	f000 f97d 	bl	800f77c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	2150      	movs	r1, #80	; 0x50
 800f488:	4618      	mov	r0, r3
 800f48a:	f000 fa8c 	bl	800f9a6 <TIM_ITRx_SetConfig>
      break;
 800f48e:	e029      	b.n	800f4e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	6818      	ldr	r0, [r3, #0]
 800f494:	683b      	ldr	r3, [r7, #0]
 800f496:	6859      	ldr	r1, [r3, #4]
 800f498:	683b      	ldr	r3, [r7, #0]
 800f49a:	68db      	ldr	r3, [r3, #12]
 800f49c:	461a      	mov	r2, r3
 800f49e:	f000 f9d9 	bl	800f854 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	2160      	movs	r1, #96	; 0x60
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	f000 fa7c 	bl	800f9a6 <TIM_ITRx_SetConfig>
      break;
 800f4ae:	e019      	b.n	800f4e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	6818      	ldr	r0, [r3, #0]
 800f4b4:	683b      	ldr	r3, [r7, #0]
 800f4b6:	6859      	ldr	r1, [r3, #4]
 800f4b8:	683b      	ldr	r3, [r7, #0]
 800f4ba:	68db      	ldr	r3, [r3, #12]
 800f4bc:	461a      	mov	r2, r3
 800f4be:	f000 f95d 	bl	800f77c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	2140      	movs	r1, #64	; 0x40
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	f000 fa6c 	bl	800f9a6 <TIM_ITRx_SetConfig>
      break;
 800f4ce:	e009      	b.n	800f4e4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681a      	ldr	r2, [r3, #0]
 800f4d4:	683b      	ldr	r3, [r7, #0]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	4619      	mov	r1, r3
 800f4da:	4610      	mov	r0, r2
 800f4dc:	f000 fa63 	bl	800f9a6 <TIM_ITRx_SetConfig>
      break;
 800f4e0:	e000      	b.n	800f4e4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800f4e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	2201      	movs	r2, #1
 800f4e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f4f4:	2300      	movs	r3, #0
}
 800f4f6:	4618      	mov	r0, r3
 800f4f8:	3710      	adds	r7, #16
 800f4fa:	46bd      	mov	sp, r7
 800f4fc:	bd80      	pop	{r7, pc}
 800f4fe:	bf00      	nop
 800f500:	fffeff88 	.word	0xfffeff88

0800f504 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f504:	b480      	push	{r7}
 800f506:	b083      	sub	sp, #12
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f50c:	bf00      	nop
 800f50e:	370c      	adds	r7, #12
 800f510:	46bd      	mov	sp, r7
 800f512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f516:	4770      	bx	lr

0800f518 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f518:	b480      	push	{r7}
 800f51a:	b083      	sub	sp, #12
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f520:	bf00      	nop
 800f522:	370c      	adds	r7, #12
 800f524:	46bd      	mov	sp, r7
 800f526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f52a:	4770      	bx	lr

0800f52c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f52c:	b480      	push	{r7}
 800f52e:	b083      	sub	sp, #12
 800f530:	af00      	add	r7, sp, #0
 800f532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f534:	bf00      	nop
 800f536:	370c      	adds	r7, #12
 800f538:	46bd      	mov	sp, r7
 800f53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f53e:	4770      	bx	lr

0800f540 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f540:	b480      	push	{r7}
 800f542:	b083      	sub	sp, #12
 800f544:	af00      	add	r7, sp, #0
 800f546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f548:	bf00      	nop
 800f54a:	370c      	adds	r7, #12
 800f54c:	46bd      	mov	sp, r7
 800f54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f552:	4770      	bx	lr

0800f554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f554:	b480      	push	{r7}
 800f556:	b085      	sub	sp, #20
 800f558:	af00      	add	r7, sp, #0
 800f55a:	6078      	str	r0, [r7, #4]
 800f55c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	4a40      	ldr	r2, [pc, #256]	; (800f668 <TIM_Base_SetConfig+0x114>)
 800f568:	4293      	cmp	r3, r2
 800f56a:	d013      	beq.n	800f594 <TIM_Base_SetConfig+0x40>
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f572:	d00f      	beq.n	800f594 <TIM_Base_SetConfig+0x40>
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	4a3d      	ldr	r2, [pc, #244]	; (800f66c <TIM_Base_SetConfig+0x118>)
 800f578:	4293      	cmp	r3, r2
 800f57a:	d00b      	beq.n	800f594 <TIM_Base_SetConfig+0x40>
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	4a3c      	ldr	r2, [pc, #240]	; (800f670 <TIM_Base_SetConfig+0x11c>)
 800f580:	4293      	cmp	r3, r2
 800f582:	d007      	beq.n	800f594 <TIM_Base_SetConfig+0x40>
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	4a3b      	ldr	r2, [pc, #236]	; (800f674 <TIM_Base_SetConfig+0x120>)
 800f588:	4293      	cmp	r3, r2
 800f58a:	d003      	beq.n	800f594 <TIM_Base_SetConfig+0x40>
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	4a3a      	ldr	r2, [pc, #232]	; (800f678 <TIM_Base_SetConfig+0x124>)
 800f590:	4293      	cmp	r3, r2
 800f592:	d108      	bne.n	800f5a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f59a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f59c:	683b      	ldr	r3, [r7, #0]
 800f59e:	685b      	ldr	r3, [r3, #4]
 800f5a0:	68fa      	ldr	r2, [r7, #12]
 800f5a2:	4313      	orrs	r3, r2
 800f5a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	4a2f      	ldr	r2, [pc, #188]	; (800f668 <TIM_Base_SetConfig+0x114>)
 800f5aa:	4293      	cmp	r3, r2
 800f5ac:	d02b      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f5b4:	d027      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	4a2c      	ldr	r2, [pc, #176]	; (800f66c <TIM_Base_SetConfig+0x118>)
 800f5ba:	4293      	cmp	r3, r2
 800f5bc:	d023      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	4a2b      	ldr	r2, [pc, #172]	; (800f670 <TIM_Base_SetConfig+0x11c>)
 800f5c2:	4293      	cmp	r3, r2
 800f5c4:	d01f      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	4a2a      	ldr	r2, [pc, #168]	; (800f674 <TIM_Base_SetConfig+0x120>)
 800f5ca:	4293      	cmp	r3, r2
 800f5cc:	d01b      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	4a29      	ldr	r2, [pc, #164]	; (800f678 <TIM_Base_SetConfig+0x124>)
 800f5d2:	4293      	cmp	r3, r2
 800f5d4:	d017      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	4a28      	ldr	r2, [pc, #160]	; (800f67c <TIM_Base_SetConfig+0x128>)
 800f5da:	4293      	cmp	r3, r2
 800f5dc:	d013      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	4a27      	ldr	r2, [pc, #156]	; (800f680 <TIM_Base_SetConfig+0x12c>)
 800f5e2:	4293      	cmp	r3, r2
 800f5e4:	d00f      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	4a26      	ldr	r2, [pc, #152]	; (800f684 <TIM_Base_SetConfig+0x130>)
 800f5ea:	4293      	cmp	r3, r2
 800f5ec:	d00b      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	4a25      	ldr	r2, [pc, #148]	; (800f688 <TIM_Base_SetConfig+0x134>)
 800f5f2:	4293      	cmp	r3, r2
 800f5f4:	d007      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	4a24      	ldr	r2, [pc, #144]	; (800f68c <TIM_Base_SetConfig+0x138>)
 800f5fa:	4293      	cmp	r3, r2
 800f5fc:	d003      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	4a23      	ldr	r2, [pc, #140]	; (800f690 <TIM_Base_SetConfig+0x13c>)
 800f602:	4293      	cmp	r3, r2
 800f604:	d108      	bne.n	800f618 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f60c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f60e:	683b      	ldr	r3, [r7, #0]
 800f610:	68db      	ldr	r3, [r3, #12]
 800f612:	68fa      	ldr	r2, [r7, #12]
 800f614:	4313      	orrs	r3, r2
 800f616:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f618:	68fb      	ldr	r3, [r7, #12]
 800f61a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f61e:	683b      	ldr	r3, [r7, #0]
 800f620:	695b      	ldr	r3, [r3, #20]
 800f622:	4313      	orrs	r3, r2
 800f624:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	68fa      	ldr	r2, [r7, #12]
 800f62a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	689a      	ldr	r2, [r3, #8]
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f634:	683b      	ldr	r3, [r7, #0]
 800f636:	681a      	ldr	r2, [r3, #0]
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	4a0a      	ldr	r2, [pc, #40]	; (800f668 <TIM_Base_SetConfig+0x114>)
 800f640:	4293      	cmp	r3, r2
 800f642:	d003      	beq.n	800f64c <TIM_Base_SetConfig+0xf8>
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	4a0c      	ldr	r2, [pc, #48]	; (800f678 <TIM_Base_SetConfig+0x124>)
 800f648:	4293      	cmp	r3, r2
 800f64a:	d103      	bne.n	800f654 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f64c:	683b      	ldr	r3, [r7, #0]
 800f64e:	691a      	ldr	r2, [r3, #16]
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	2201      	movs	r2, #1
 800f658:	615a      	str	r2, [r3, #20]
}
 800f65a:	bf00      	nop
 800f65c:	3714      	adds	r7, #20
 800f65e:	46bd      	mov	sp, r7
 800f660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f664:	4770      	bx	lr
 800f666:	bf00      	nop
 800f668:	40010000 	.word	0x40010000
 800f66c:	40000400 	.word	0x40000400
 800f670:	40000800 	.word	0x40000800
 800f674:	40000c00 	.word	0x40000c00
 800f678:	40010400 	.word	0x40010400
 800f67c:	40014000 	.word	0x40014000
 800f680:	40014400 	.word	0x40014400
 800f684:	40014800 	.word	0x40014800
 800f688:	40001800 	.word	0x40001800
 800f68c:	40001c00 	.word	0x40001c00
 800f690:	40002000 	.word	0x40002000

0800f694 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800f694:	b480      	push	{r7}
 800f696:	b087      	sub	sp, #28
 800f698:	af00      	add	r7, sp, #0
 800f69a:	60f8      	str	r0, [r7, #12]
 800f69c:	60b9      	str	r1, [r7, #8]
 800f69e:	607a      	str	r2, [r7, #4]
 800f6a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	6a1b      	ldr	r3, [r3, #32]
 800f6a6:	f023 0201 	bic.w	r2, r3, #1
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	699b      	ldr	r3, [r3, #24]
 800f6b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	6a1b      	ldr	r3, [r3, #32]
 800f6b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	4a28      	ldr	r2, [pc, #160]	; (800f760 <TIM_TI1_SetConfig+0xcc>)
 800f6be:	4293      	cmp	r3, r2
 800f6c0:	d01b      	beq.n	800f6fa <TIM_TI1_SetConfig+0x66>
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f6c8:	d017      	beq.n	800f6fa <TIM_TI1_SetConfig+0x66>
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	4a25      	ldr	r2, [pc, #148]	; (800f764 <TIM_TI1_SetConfig+0xd0>)
 800f6ce:	4293      	cmp	r3, r2
 800f6d0:	d013      	beq.n	800f6fa <TIM_TI1_SetConfig+0x66>
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	4a24      	ldr	r2, [pc, #144]	; (800f768 <TIM_TI1_SetConfig+0xd4>)
 800f6d6:	4293      	cmp	r3, r2
 800f6d8:	d00f      	beq.n	800f6fa <TIM_TI1_SetConfig+0x66>
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	4a23      	ldr	r2, [pc, #140]	; (800f76c <TIM_TI1_SetConfig+0xd8>)
 800f6de:	4293      	cmp	r3, r2
 800f6e0:	d00b      	beq.n	800f6fa <TIM_TI1_SetConfig+0x66>
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	4a22      	ldr	r2, [pc, #136]	; (800f770 <TIM_TI1_SetConfig+0xdc>)
 800f6e6:	4293      	cmp	r3, r2
 800f6e8:	d007      	beq.n	800f6fa <TIM_TI1_SetConfig+0x66>
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	4a21      	ldr	r2, [pc, #132]	; (800f774 <TIM_TI1_SetConfig+0xe0>)
 800f6ee:	4293      	cmp	r3, r2
 800f6f0:	d003      	beq.n	800f6fa <TIM_TI1_SetConfig+0x66>
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	4a20      	ldr	r2, [pc, #128]	; (800f778 <TIM_TI1_SetConfig+0xe4>)
 800f6f6:	4293      	cmp	r3, r2
 800f6f8:	d101      	bne.n	800f6fe <TIM_TI1_SetConfig+0x6a>
 800f6fa:	2301      	movs	r3, #1
 800f6fc:	e000      	b.n	800f700 <TIM_TI1_SetConfig+0x6c>
 800f6fe:	2300      	movs	r3, #0
 800f700:	2b00      	cmp	r3, #0
 800f702:	d008      	beq.n	800f716 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800f704:	697b      	ldr	r3, [r7, #20]
 800f706:	f023 0303 	bic.w	r3, r3, #3
 800f70a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800f70c:	697a      	ldr	r2, [r7, #20]
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	4313      	orrs	r3, r2
 800f712:	617b      	str	r3, [r7, #20]
 800f714:	e003      	b.n	800f71e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800f716:	697b      	ldr	r3, [r7, #20]
 800f718:	f043 0301 	orr.w	r3, r3, #1
 800f71c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f71e:	697b      	ldr	r3, [r7, #20]
 800f720:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f724:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800f726:	683b      	ldr	r3, [r7, #0]
 800f728:	011b      	lsls	r3, r3, #4
 800f72a:	b2db      	uxtb	r3, r3
 800f72c:	697a      	ldr	r2, [r7, #20]
 800f72e:	4313      	orrs	r3, r2
 800f730:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f732:	693b      	ldr	r3, [r7, #16]
 800f734:	f023 030a 	bic.w	r3, r3, #10
 800f738:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800f73a:	68bb      	ldr	r3, [r7, #8]
 800f73c:	f003 030a 	and.w	r3, r3, #10
 800f740:	693a      	ldr	r2, [r7, #16]
 800f742:	4313      	orrs	r3, r2
 800f744:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	697a      	ldr	r2, [r7, #20]
 800f74a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	693a      	ldr	r2, [r7, #16]
 800f750:	621a      	str	r2, [r3, #32]
}
 800f752:	bf00      	nop
 800f754:	371c      	adds	r7, #28
 800f756:	46bd      	mov	sp, r7
 800f758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f75c:	4770      	bx	lr
 800f75e:	bf00      	nop
 800f760:	40010000 	.word	0x40010000
 800f764:	40000400 	.word	0x40000400
 800f768:	40000800 	.word	0x40000800
 800f76c:	40000c00 	.word	0x40000c00
 800f770:	40010400 	.word	0x40010400
 800f774:	40014000 	.word	0x40014000
 800f778:	40001800 	.word	0x40001800

0800f77c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f77c:	b480      	push	{r7}
 800f77e:	b087      	sub	sp, #28
 800f780:	af00      	add	r7, sp, #0
 800f782:	60f8      	str	r0, [r7, #12]
 800f784:	60b9      	str	r1, [r7, #8]
 800f786:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	6a1b      	ldr	r3, [r3, #32]
 800f78c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	6a1b      	ldr	r3, [r3, #32]
 800f792:	f023 0201 	bic.w	r2, r3, #1
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	699b      	ldr	r3, [r3, #24]
 800f79e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f7a0:	693b      	ldr	r3, [r7, #16]
 800f7a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f7a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	011b      	lsls	r3, r3, #4
 800f7ac:	693a      	ldr	r2, [r7, #16]
 800f7ae:	4313      	orrs	r3, r2
 800f7b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f7b2:	697b      	ldr	r3, [r7, #20]
 800f7b4:	f023 030a 	bic.w	r3, r3, #10
 800f7b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f7ba:	697a      	ldr	r2, [r7, #20]
 800f7bc:	68bb      	ldr	r3, [r7, #8]
 800f7be:	4313      	orrs	r3, r2
 800f7c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	693a      	ldr	r2, [r7, #16]
 800f7c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	697a      	ldr	r2, [r7, #20]
 800f7cc:	621a      	str	r2, [r3, #32]
}
 800f7ce:	bf00      	nop
 800f7d0:	371c      	adds	r7, #28
 800f7d2:	46bd      	mov	sp, r7
 800f7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d8:	4770      	bx	lr

0800f7da <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800f7da:	b480      	push	{r7}
 800f7dc:	b087      	sub	sp, #28
 800f7de:	af00      	add	r7, sp, #0
 800f7e0:	60f8      	str	r0, [r7, #12]
 800f7e2:	60b9      	str	r1, [r7, #8]
 800f7e4:	607a      	str	r2, [r7, #4]
 800f7e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	6a1b      	ldr	r3, [r3, #32]
 800f7ec:	f023 0210 	bic.w	r2, r3, #16
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	699b      	ldr	r3, [r3, #24]
 800f7f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f7fa:	68fb      	ldr	r3, [r7, #12]
 800f7fc:	6a1b      	ldr	r3, [r3, #32]
 800f7fe:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800f800:	697b      	ldr	r3, [r7, #20]
 800f802:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f806:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	021b      	lsls	r3, r3, #8
 800f80c:	697a      	ldr	r2, [r7, #20]
 800f80e:	4313      	orrs	r3, r2
 800f810:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f812:	697b      	ldr	r3, [r7, #20]
 800f814:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f818:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800f81a:	683b      	ldr	r3, [r7, #0]
 800f81c:	031b      	lsls	r3, r3, #12
 800f81e:	b29b      	uxth	r3, r3
 800f820:	697a      	ldr	r2, [r7, #20]
 800f822:	4313      	orrs	r3, r2
 800f824:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f826:	693b      	ldr	r3, [r7, #16]
 800f828:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f82c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800f82e:	68bb      	ldr	r3, [r7, #8]
 800f830:	011b      	lsls	r3, r3, #4
 800f832:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800f836:	693a      	ldr	r2, [r7, #16]
 800f838:	4313      	orrs	r3, r2
 800f83a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	697a      	ldr	r2, [r7, #20]
 800f840:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	693a      	ldr	r2, [r7, #16]
 800f846:	621a      	str	r2, [r3, #32]
}
 800f848:	bf00      	nop
 800f84a:	371c      	adds	r7, #28
 800f84c:	46bd      	mov	sp, r7
 800f84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f852:	4770      	bx	lr

0800f854 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f854:	b480      	push	{r7}
 800f856:	b087      	sub	sp, #28
 800f858:	af00      	add	r7, sp, #0
 800f85a:	60f8      	str	r0, [r7, #12]
 800f85c:	60b9      	str	r1, [r7, #8]
 800f85e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	6a1b      	ldr	r3, [r3, #32]
 800f864:	f023 0210 	bic.w	r2, r3, #16
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	699b      	ldr	r3, [r3, #24]
 800f870:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	6a1b      	ldr	r3, [r3, #32]
 800f876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f878:	697b      	ldr	r3, [r7, #20]
 800f87a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f87e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	031b      	lsls	r3, r3, #12
 800f884:	697a      	ldr	r2, [r7, #20]
 800f886:	4313      	orrs	r3, r2
 800f888:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f88a:	693b      	ldr	r3, [r7, #16]
 800f88c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f890:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f892:	68bb      	ldr	r3, [r7, #8]
 800f894:	011b      	lsls	r3, r3, #4
 800f896:	693a      	ldr	r2, [r7, #16]
 800f898:	4313      	orrs	r3, r2
 800f89a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	697a      	ldr	r2, [r7, #20]
 800f8a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	693a      	ldr	r2, [r7, #16]
 800f8a6:	621a      	str	r2, [r3, #32]
}
 800f8a8:	bf00      	nop
 800f8aa:	371c      	adds	r7, #28
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b2:	4770      	bx	lr

0800f8b4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800f8b4:	b480      	push	{r7}
 800f8b6:	b087      	sub	sp, #28
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	60f8      	str	r0, [r7, #12]
 800f8bc:	60b9      	str	r1, [r7, #8]
 800f8be:	607a      	str	r2, [r7, #4]
 800f8c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	6a1b      	ldr	r3, [r3, #32]
 800f8c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	69db      	ldr	r3, [r3, #28]
 800f8d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	6a1b      	ldr	r3, [r3, #32]
 800f8d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800f8da:	697b      	ldr	r3, [r7, #20]
 800f8dc:	f023 0303 	bic.w	r3, r3, #3
 800f8e0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800f8e2:	697a      	ldr	r2, [r7, #20]
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	4313      	orrs	r3, r2
 800f8e8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800f8ea:	697b      	ldr	r3, [r7, #20]
 800f8ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f8f0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800f8f2:	683b      	ldr	r3, [r7, #0]
 800f8f4:	011b      	lsls	r3, r3, #4
 800f8f6:	b2db      	uxtb	r3, r3
 800f8f8:	697a      	ldr	r2, [r7, #20]
 800f8fa:	4313      	orrs	r3, r2
 800f8fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800f8fe:	693b      	ldr	r3, [r7, #16]
 800f900:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800f904:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800f906:	68bb      	ldr	r3, [r7, #8]
 800f908:	021b      	lsls	r3, r3, #8
 800f90a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800f90e:	693a      	ldr	r2, [r7, #16]
 800f910:	4313      	orrs	r3, r2
 800f912:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	697a      	ldr	r2, [r7, #20]
 800f918:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	693a      	ldr	r2, [r7, #16]
 800f91e:	621a      	str	r2, [r3, #32]
}
 800f920:	bf00      	nop
 800f922:	371c      	adds	r7, #28
 800f924:	46bd      	mov	sp, r7
 800f926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f92a:	4770      	bx	lr

0800f92c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800f92c:	b480      	push	{r7}
 800f92e:	b087      	sub	sp, #28
 800f930:	af00      	add	r7, sp, #0
 800f932:	60f8      	str	r0, [r7, #12]
 800f934:	60b9      	str	r1, [r7, #8]
 800f936:	607a      	str	r2, [r7, #4]
 800f938:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	6a1b      	ldr	r3, [r3, #32]
 800f93e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	69db      	ldr	r3, [r3, #28]
 800f94a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	6a1b      	ldr	r3, [r3, #32]
 800f950:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800f952:	697b      	ldr	r3, [r7, #20]
 800f954:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f958:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	021b      	lsls	r3, r3, #8
 800f95e:	697a      	ldr	r2, [r7, #20]
 800f960:	4313      	orrs	r3, r2
 800f962:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800f964:	697b      	ldr	r3, [r7, #20]
 800f966:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f96a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800f96c:	683b      	ldr	r3, [r7, #0]
 800f96e:	031b      	lsls	r3, r3, #12
 800f970:	b29b      	uxth	r3, r3
 800f972:	697a      	ldr	r2, [r7, #20]
 800f974:	4313      	orrs	r3, r2
 800f976:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800f978:	693b      	ldr	r3, [r7, #16]
 800f97a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800f97e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800f980:	68bb      	ldr	r3, [r7, #8]
 800f982:	031b      	lsls	r3, r3, #12
 800f984:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800f988:	693a      	ldr	r2, [r7, #16]
 800f98a:	4313      	orrs	r3, r2
 800f98c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	697a      	ldr	r2, [r7, #20]
 800f992:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	693a      	ldr	r2, [r7, #16]
 800f998:	621a      	str	r2, [r3, #32]
}
 800f99a:	bf00      	nop
 800f99c:	371c      	adds	r7, #28
 800f99e:	46bd      	mov	sp, r7
 800f9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a4:	4770      	bx	lr

0800f9a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f9a6:	b480      	push	{r7}
 800f9a8:	b085      	sub	sp, #20
 800f9aa:	af00      	add	r7, sp, #0
 800f9ac:	6078      	str	r0, [r7, #4]
 800f9ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	689b      	ldr	r3, [r3, #8]
 800f9b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f9bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f9be:	683a      	ldr	r2, [r7, #0]
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	4313      	orrs	r3, r2
 800f9c4:	f043 0307 	orr.w	r3, r3, #7
 800f9c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	68fa      	ldr	r2, [r7, #12]
 800f9ce:	609a      	str	r2, [r3, #8]
}
 800f9d0:	bf00      	nop
 800f9d2:	3714      	adds	r7, #20
 800f9d4:	46bd      	mov	sp, r7
 800f9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9da:	4770      	bx	lr

0800f9dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f9dc:	b480      	push	{r7}
 800f9de:	b087      	sub	sp, #28
 800f9e0:	af00      	add	r7, sp, #0
 800f9e2:	60f8      	str	r0, [r7, #12]
 800f9e4:	60b9      	str	r1, [r7, #8]
 800f9e6:	607a      	str	r2, [r7, #4]
 800f9e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	689b      	ldr	r3, [r3, #8]
 800f9ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f9f0:	697b      	ldr	r3, [r7, #20]
 800f9f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f9f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f9f8:	683b      	ldr	r3, [r7, #0]
 800f9fa:	021a      	lsls	r2, r3, #8
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	431a      	orrs	r2, r3
 800fa00:	68bb      	ldr	r3, [r7, #8]
 800fa02:	4313      	orrs	r3, r2
 800fa04:	697a      	ldr	r2, [r7, #20]
 800fa06:	4313      	orrs	r3, r2
 800fa08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	697a      	ldr	r2, [r7, #20]
 800fa0e:	609a      	str	r2, [r3, #8]
}
 800fa10:	bf00      	nop
 800fa12:	371c      	adds	r7, #28
 800fa14:	46bd      	mov	sp, r7
 800fa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1a:	4770      	bx	lr

0800fa1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fa1c:	b480      	push	{r7}
 800fa1e:	b085      	sub	sp, #20
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
 800fa24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fa2c:	2b01      	cmp	r3, #1
 800fa2e:	d101      	bne.n	800fa34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fa30:	2302      	movs	r3, #2
 800fa32:	e06d      	b.n	800fb10 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	2201      	movs	r2, #1
 800fa38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	2202      	movs	r2, #2
 800fa40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	685b      	ldr	r3, [r3, #4]
 800fa4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	689b      	ldr	r3, [r3, #8]
 800fa52:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	4a30      	ldr	r2, [pc, #192]	; (800fb1c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fa5a:	4293      	cmp	r3, r2
 800fa5c:	d004      	beq.n	800fa68 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	4a2f      	ldr	r2, [pc, #188]	; (800fb20 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fa64:	4293      	cmp	r3, r2
 800fa66:	d108      	bne.n	800fa7a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800fa6e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fa70:	683b      	ldr	r3, [r7, #0]
 800fa72:	685b      	ldr	r3, [r3, #4]
 800fa74:	68fa      	ldr	r2, [r7, #12]
 800fa76:	4313      	orrs	r3, r2
 800fa78:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa80:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fa82:	683b      	ldr	r3, [r7, #0]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	68fa      	ldr	r2, [r7, #12]
 800fa88:	4313      	orrs	r3, r2
 800fa8a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	68fa      	ldr	r2, [r7, #12]
 800fa92:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	4a20      	ldr	r2, [pc, #128]	; (800fb1c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fa9a:	4293      	cmp	r3, r2
 800fa9c:	d022      	beq.n	800fae4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800faa6:	d01d      	beq.n	800fae4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	4a1d      	ldr	r2, [pc, #116]	; (800fb24 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800faae:	4293      	cmp	r3, r2
 800fab0:	d018      	beq.n	800fae4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	4a1c      	ldr	r2, [pc, #112]	; (800fb28 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fab8:	4293      	cmp	r3, r2
 800faba:	d013      	beq.n	800fae4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	4a1a      	ldr	r2, [pc, #104]	; (800fb2c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fac2:	4293      	cmp	r3, r2
 800fac4:	d00e      	beq.n	800fae4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	4a15      	ldr	r2, [pc, #84]	; (800fb20 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800facc:	4293      	cmp	r3, r2
 800face:	d009      	beq.n	800fae4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	4a16      	ldr	r2, [pc, #88]	; (800fb30 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fad6:	4293      	cmp	r3, r2
 800fad8:	d004      	beq.n	800fae4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	4a15      	ldr	r2, [pc, #84]	; (800fb34 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fae0:	4293      	cmp	r3, r2
 800fae2:	d10c      	bne.n	800fafe <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fae4:	68bb      	ldr	r3, [r7, #8]
 800fae6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800faea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800faec:	683b      	ldr	r3, [r7, #0]
 800faee:	689b      	ldr	r3, [r3, #8]
 800faf0:	68ba      	ldr	r2, [r7, #8]
 800faf2:	4313      	orrs	r3, r2
 800faf4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	68ba      	ldr	r2, [r7, #8]
 800fafc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	2201      	movs	r2, #1
 800fb02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	2200      	movs	r2, #0
 800fb0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fb0e:	2300      	movs	r3, #0
}
 800fb10:	4618      	mov	r0, r3
 800fb12:	3714      	adds	r7, #20
 800fb14:	46bd      	mov	sp, r7
 800fb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb1a:	4770      	bx	lr
 800fb1c:	40010000 	.word	0x40010000
 800fb20:	40010400 	.word	0x40010400
 800fb24:	40000400 	.word	0x40000400
 800fb28:	40000800 	.word	0x40000800
 800fb2c:	40000c00 	.word	0x40000c00
 800fb30:	40014000 	.word	0x40014000
 800fb34:	40001800 	.word	0x40001800

0800fb38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fb38:	b480      	push	{r7}
 800fb3a:	b083      	sub	sp, #12
 800fb3c:	af00      	add	r7, sp, #0
 800fb3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fb40:	bf00      	nop
 800fb42:	370c      	adds	r7, #12
 800fb44:	46bd      	mov	sp, r7
 800fb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb4a:	4770      	bx	lr

0800fb4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fb4c:	b480      	push	{r7}
 800fb4e:	b083      	sub	sp, #12
 800fb50:	af00      	add	r7, sp, #0
 800fb52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fb54:	bf00      	nop
 800fb56:	370c      	adds	r7, #12
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5e:	4770      	bx	lr

0800fb60 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fb60:	b480      	push	{r7}
 800fb62:	b083      	sub	sp, #12
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fb68:	bf00      	nop
 800fb6a:	370c      	adds	r7, #12
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb72:	4770      	bx	lr

0800fb74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fb74:	b580      	push	{r7, lr}
 800fb76:	b082      	sub	sp, #8
 800fb78:	af00      	add	r7, sp, #0
 800fb7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d101      	bne.n	800fb86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fb82:	2301      	movs	r3, #1
 800fb84:	e040      	b.n	800fc08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d106      	bne.n	800fb9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	2200      	movs	r2, #0
 800fb92:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fb96:	6878      	ldr	r0, [r7, #4]
 800fb98:	f7fa ffbc 	bl	800ab14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	2224      	movs	r2, #36	; 0x24
 800fba0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	681a      	ldr	r2, [r3, #0]
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	f022 0201 	bic.w	r2, r2, #1
 800fbb0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fbb2:	6878      	ldr	r0, [r7, #4]
 800fbb4:	f000 fb26 	bl	8010204 <UART_SetConfig>
 800fbb8:	4603      	mov	r3, r0
 800fbba:	2b01      	cmp	r3, #1
 800fbbc:	d101      	bne.n	800fbc2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800fbbe:	2301      	movs	r3, #1
 800fbc0:	e022      	b.n	800fc08 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d002      	beq.n	800fbd0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800fbca:	6878      	ldr	r0, [r7, #4]
 800fbcc:	f000 fdc4 	bl	8010758 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	685a      	ldr	r2, [r3, #4]
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fbde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	689a      	ldr	r2, [r3, #8]
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fbee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	681a      	ldr	r2, [r3, #0]
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	f042 0201 	orr.w	r2, r2, #1
 800fbfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fc00:	6878      	ldr	r0, [r7, #4]
 800fc02:	f000 fe4b 	bl	801089c <UART_CheckIdleState>
 800fc06:	4603      	mov	r3, r0
}
 800fc08:	4618      	mov	r0, r3
 800fc0a:	3708      	adds	r7, #8
 800fc0c:	46bd      	mov	sp, r7
 800fc0e:	bd80      	pop	{r7, pc}

0800fc10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fc10:	b580      	push	{r7, lr}
 800fc12:	b08a      	sub	sp, #40	; 0x28
 800fc14:	af02      	add	r7, sp, #8
 800fc16:	60f8      	str	r0, [r7, #12]
 800fc18:	60b9      	str	r1, [r7, #8]
 800fc1a:	603b      	str	r3, [r7, #0]
 800fc1c:	4613      	mov	r3, r2
 800fc1e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fc24:	2b20      	cmp	r3, #32
 800fc26:	d17f      	bne.n	800fd28 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 800fc28:	68bb      	ldr	r3, [r7, #8]
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d002      	beq.n	800fc34 <HAL_UART_Transmit+0x24>
 800fc2e:	88fb      	ldrh	r3, [r7, #6]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d101      	bne.n	800fc38 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800fc34:	2301      	movs	r3, #1
 800fc36:	e078      	b.n	800fd2a <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800fc3e:	2b01      	cmp	r3, #1
 800fc40:	d101      	bne.n	800fc46 <HAL_UART_Transmit+0x36>
 800fc42:	2302      	movs	r3, #2
 800fc44:	e071      	b.n	800fd2a <HAL_UART_Transmit+0x11a>
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	2201      	movs	r2, #1
 800fc4a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	2200      	movs	r2, #0
 800fc52:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	2221      	movs	r2, #33	; 0x21
 800fc58:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800fc5a:	f7fb fbe5 	bl	800b428 <HAL_GetTick>
 800fc5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	88fa      	ldrh	r2, [r7, #6]
 800fc64:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	88fa      	ldrh	r2, [r7, #6]
 800fc6c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	689b      	ldr	r3, [r3, #8]
 800fc74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fc78:	d108      	bne.n	800fc8c <HAL_UART_Transmit+0x7c>
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	691b      	ldr	r3, [r3, #16]
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d104      	bne.n	800fc8c <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800fc82:	2300      	movs	r3, #0
 800fc84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800fc86:	68bb      	ldr	r3, [r7, #8]
 800fc88:	61bb      	str	r3, [r7, #24]
 800fc8a:	e003      	b.n	800fc94 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 800fc8c:	68bb      	ldr	r3, [r7, #8]
 800fc8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fc90:	2300      	movs	r3, #0
 800fc92:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	2200      	movs	r2, #0
 800fc98:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800fc9c:	e02c      	b.n	800fcf8 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fc9e:	683b      	ldr	r3, [r7, #0]
 800fca0:	9300      	str	r3, [sp, #0]
 800fca2:	697b      	ldr	r3, [r7, #20]
 800fca4:	2200      	movs	r2, #0
 800fca6:	2180      	movs	r1, #128	; 0x80
 800fca8:	68f8      	ldr	r0, [r7, #12]
 800fcaa:	f000 fe3c 	bl	8010926 <UART_WaitOnFlagUntilTimeout>
 800fcae:	4603      	mov	r3, r0
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d001      	beq.n	800fcb8 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800fcb4:	2303      	movs	r3, #3
 800fcb6:	e038      	b.n	800fd2a <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 800fcb8:	69fb      	ldr	r3, [r7, #28]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d10b      	bne.n	800fcd6 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fcbe:	69bb      	ldr	r3, [r7, #24]
 800fcc0:	881b      	ldrh	r3, [r3, #0]
 800fcc2:	461a      	mov	r2, r3
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fccc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800fcce:	69bb      	ldr	r3, [r7, #24]
 800fcd0:	3302      	adds	r3, #2
 800fcd2:	61bb      	str	r3, [r7, #24]
 800fcd4:	e007      	b.n	800fce6 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fcd6:	69fb      	ldr	r3, [r7, #28]
 800fcd8:	781a      	ldrb	r2, [r3, #0]
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800fce0:	69fb      	ldr	r3, [r7, #28]
 800fce2:	3301      	adds	r3, #1
 800fce4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800fcec:	b29b      	uxth	r3, r3
 800fcee:	3b01      	subs	r3, #1
 800fcf0:	b29a      	uxth	r2, r3
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800fcfe:	b29b      	uxth	r3, r3
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d1cc      	bne.n	800fc9e <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800fd04:	683b      	ldr	r3, [r7, #0]
 800fd06:	9300      	str	r3, [sp, #0]
 800fd08:	697b      	ldr	r3, [r7, #20]
 800fd0a:	2200      	movs	r2, #0
 800fd0c:	2140      	movs	r1, #64	; 0x40
 800fd0e:	68f8      	ldr	r0, [r7, #12]
 800fd10:	f000 fe09 	bl	8010926 <UART_WaitOnFlagUntilTimeout>
 800fd14:	4603      	mov	r3, r0
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d001      	beq.n	800fd1e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800fd1a:	2303      	movs	r3, #3
 800fd1c:	e005      	b.n	800fd2a <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	2220      	movs	r2, #32
 800fd22:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800fd24:	2300      	movs	r3, #0
 800fd26:	e000      	b.n	800fd2a <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 800fd28:	2302      	movs	r3, #2
  }
}
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	3720      	adds	r7, #32
 800fd2e:	46bd      	mov	sp, r7
 800fd30:	bd80      	pop	{r7, pc}
	...

0800fd34 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fd34:	b580      	push	{r7, lr}
 800fd36:	b084      	sub	sp, #16
 800fd38:	af00      	add	r7, sp, #0
 800fd3a:	60f8      	str	r0, [r7, #12]
 800fd3c:	60b9      	str	r1, [r7, #8]
 800fd3e:	4613      	mov	r3, r2
 800fd40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fd46:	2b20      	cmp	r3, #32
 800fd48:	d16c      	bne.n	800fe24 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 800fd4a:	68bb      	ldr	r3, [r7, #8]
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d002      	beq.n	800fd56 <HAL_UART_Receive_DMA+0x22>
 800fd50:	88fb      	ldrh	r3, [r7, #6]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d101      	bne.n	800fd5a <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800fd56:	2301      	movs	r3, #1
 800fd58:	e065      	b.n	800fe26 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800fd60:	2b01      	cmp	r3, #1
 800fd62:	d101      	bne.n	800fd68 <HAL_UART_Receive_DMA+0x34>
 800fd64:	2302      	movs	r3, #2
 800fd66:	e05e      	b.n	800fe26 <HAL_UART_Receive_DMA+0xf2>
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	2201      	movs	r2, #1
 800fd6c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	68ba      	ldr	r2, [r7, #8]
 800fd74:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	88fa      	ldrh	r2, [r7, #6]
 800fd7a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	2200      	movs	r2, #0
 800fd82:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	2222      	movs	r2, #34	; 0x22
 800fd88:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d02a      	beq.n	800fde8 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fd96:	4a26      	ldr	r2, [pc, #152]	; (800fe30 <HAL_UART_Receive_DMA+0xfc>)
 800fd98:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fd9e:	4a25      	ldr	r2, [pc, #148]	; (800fe34 <HAL_UART_Receive_DMA+0x100>)
 800fda0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fda6:	4a24      	ldr	r2, [pc, #144]	; (800fe38 <HAL_UART_Receive_DMA+0x104>)
 800fda8:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fdae:	2200      	movs	r2, #0
 800fdb0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	3324      	adds	r3, #36	; 0x24
 800fdbc:	4619      	mov	r1, r3
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fdc2:	461a      	mov	r2, r3
 800fdc4:	88fb      	ldrh	r3, [r7, #6]
 800fdc6:	f7fb fe45 	bl	800ba54 <HAL_DMA_Start_IT>
 800fdca:	4603      	mov	r3, r0
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d00b      	beq.n	800fde8 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	2210      	movs	r2, #16
 800fdd4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	2200      	movs	r2, #0
 800fdda:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	2220      	movs	r2, #32
 800fde2:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 800fde4:	2301      	movs	r3, #1
 800fde6:	e01e      	b.n	800fe26 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	2200      	movs	r2, #0
 800fdec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	681a      	ldr	r2, [r3, #0]
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fdfe:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	689a      	ldr	r2, [r3, #8]
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	f042 0201 	orr.w	r2, r2, #1
 800fe0e:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fe10:	68fb      	ldr	r3, [r7, #12]
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	689a      	ldr	r2, [r3, #8]
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fe1e:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800fe20:	2300      	movs	r3, #0
 800fe22:	e000      	b.n	800fe26 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 800fe24:	2302      	movs	r3, #2
  }
}
 800fe26:	4618      	mov	r0, r3
 800fe28:	3710      	adds	r7, #16
 800fe2a:	46bd      	mov	sp, r7
 800fe2c:	bd80      	pop	{r7, pc}
 800fe2e:	bf00      	nop
 800fe30:	08010a87 	.word	0x08010a87
 800fe34:	08010aeb 	.word	0x08010aeb
 800fe38:	08010b07 	.word	0x08010b07

0800fe3c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b084      	sub	sp, #16
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fe48:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fe4e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	689b      	ldr	r3, [r3, #8]
 800fe56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fe5a:	2b80      	cmp	r3, #128	; 0x80
 800fe5c:	d126      	bne.n	800feac <HAL_UART_DMAStop+0x70>
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	2b21      	cmp	r3, #33	; 0x21
 800fe62:	d123      	bne.n	800feac <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	689a      	ldr	r2, [r3, #8]
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800fe72:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d014      	beq.n	800fea6 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fe80:	4618      	mov	r0, r3
 800fe82:	f7fb fe47 	bl	800bb14 <HAL_DMA_Abort>
 800fe86:	4603      	mov	r3, r0
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d00c      	beq.n	800fea6 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fe90:	4618      	mov	r0, r3
 800fe92:	f7fc f85b 	bl	800bf4c <HAL_DMA_GetError>
 800fe96:	4603      	mov	r3, r0
 800fe98:	2b20      	cmp	r3, #32
 800fe9a:	d104      	bne.n	800fea6 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	2210      	movs	r2, #16
 800fea0:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800fea2:	2303      	movs	r3, #3
 800fea4:	e031      	b.n	800ff0a <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800fea6:	6878      	ldr	r0, [r7, #4]
 800fea8:	f000 fdb8 	bl	8010a1c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	689b      	ldr	r3, [r3, #8]
 800feb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800feb6:	2b40      	cmp	r3, #64	; 0x40
 800feb8:	d126      	bne.n	800ff08 <HAL_UART_DMAStop+0xcc>
 800feba:	68bb      	ldr	r3, [r7, #8]
 800febc:	2b22      	cmp	r3, #34	; 0x22
 800febe:	d123      	bne.n	800ff08 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	689a      	ldr	r2, [r3, #8]
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fece:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d014      	beq.n	800ff02 <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fedc:	4618      	mov	r0, r3
 800fede:	f7fb fe19 	bl	800bb14 <HAL_DMA_Abort>
 800fee2:	4603      	mov	r3, r0
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d00c      	beq.n	800ff02 <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800feec:	4618      	mov	r0, r3
 800feee:	f7fc f82d 	bl	800bf4c <HAL_DMA_GetError>
 800fef2:	4603      	mov	r3, r0
 800fef4:	2b20      	cmp	r3, #32
 800fef6:	d104      	bne.n	800ff02 <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	2210      	movs	r2, #16
 800fefc:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800fefe:	2303      	movs	r3, #3
 800ff00:	e003      	b.n	800ff0a <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800ff02:	6878      	ldr	r0, [r7, #4]
 800ff04:	f000 fd9f 	bl	8010a46 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800ff08:	2300      	movs	r3, #0
}
 800ff0a:	4618      	mov	r0, r3
 800ff0c:	3710      	adds	r7, #16
 800ff0e:	46bd      	mov	sp, r7
 800ff10:	bd80      	pop	{r7, pc}
	...

0800ff14 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ff14:	b580      	push	{r7, lr}
 800ff16:	b088      	sub	sp, #32
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	69db      	ldr	r3, [r3, #28]
 800ff22:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	689b      	ldr	r3, [r3, #8]
 800ff32:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ff34:	69fa      	ldr	r2, [r7, #28]
 800ff36:	f640 030f 	movw	r3, #2063	; 0x80f
 800ff3a:	4013      	ands	r3, r2
 800ff3c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800ff3e:	693b      	ldr	r3, [r7, #16]
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d113      	bne.n	800ff6c <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800ff44:	69fb      	ldr	r3, [r7, #28]
 800ff46:	f003 0320 	and.w	r3, r3, #32
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d00e      	beq.n	800ff6c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ff4e:	69bb      	ldr	r3, [r7, #24]
 800ff50:	f003 0320 	and.w	r3, r3, #32
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d009      	beq.n	800ff6c <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	f000 8114 	beq.w	801018a <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ff66:	6878      	ldr	r0, [r7, #4]
 800ff68:	4798      	blx	r3
      }
      return;
 800ff6a:	e10e      	b.n	801018a <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ff6c:	693b      	ldr	r3, [r7, #16]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	f000 80d6 	beq.w	8010120 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800ff74:	697b      	ldr	r3, [r7, #20]
 800ff76:	f003 0301 	and.w	r3, r3, #1
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d105      	bne.n	800ff8a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800ff7e:	69bb      	ldr	r3, [r7, #24]
 800ff80:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	f000 80cb 	beq.w	8010120 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ff8a:	69fb      	ldr	r3, [r7, #28]
 800ff8c:	f003 0301 	and.w	r3, r3, #1
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d00e      	beq.n	800ffb2 <HAL_UART_IRQHandler+0x9e>
 800ff94:	69bb      	ldr	r3, [r7, #24]
 800ff96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d009      	beq.n	800ffb2 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	2201      	movs	r2, #1
 800ffa4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ffaa:	f043 0201 	orr.w	r2, r3, #1
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ffb2:	69fb      	ldr	r3, [r7, #28]
 800ffb4:	f003 0302 	and.w	r3, r3, #2
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d00e      	beq.n	800ffda <HAL_UART_IRQHandler+0xc6>
 800ffbc:	697b      	ldr	r3, [r7, #20]
 800ffbe:	f003 0301 	and.w	r3, r3, #1
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d009      	beq.n	800ffda <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	2202      	movs	r2, #2
 800ffcc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ffd2:	f043 0204 	orr.w	r2, r3, #4
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ffda:	69fb      	ldr	r3, [r7, #28]
 800ffdc:	f003 0304 	and.w	r3, r3, #4
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d00e      	beq.n	8010002 <HAL_UART_IRQHandler+0xee>
 800ffe4:	697b      	ldr	r3, [r7, #20]
 800ffe6:	f003 0301 	and.w	r3, r3, #1
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d009      	beq.n	8010002 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	2204      	movs	r2, #4
 800fff4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fffa:	f043 0202 	orr.w	r2, r3, #2
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010002:	69fb      	ldr	r3, [r7, #28]
 8010004:	f003 0308 	and.w	r3, r3, #8
 8010008:	2b00      	cmp	r3, #0
 801000a:	d013      	beq.n	8010034 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 801000c:	69bb      	ldr	r3, [r7, #24]
 801000e:	f003 0320 	and.w	r3, r3, #32
 8010012:	2b00      	cmp	r3, #0
 8010014:	d104      	bne.n	8010020 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8010016:	697b      	ldr	r3, [r7, #20]
 8010018:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 801001c:	2b00      	cmp	r3, #0
 801001e:	d009      	beq.n	8010034 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	2208      	movs	r2, #8
 8010026:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801002c:	f043 0208 	orr.w	r2, r3, #8
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010034:	69fb      	ldr	r3, [r7, #28]
 8010036:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801003a:	2b00      	cmp	r3, #0
 801003c:	d00f      	beq.n	801005e <HAL_UART_IRQHandler+0x14a>
 801003e:	69bb      	ldr	r3, [r7, #24]
 8010040:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010044:	2b00      	cmp	r3, #0
 8010046:	d00a      	beq.n	801005e <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010050:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010056:	f043 0220 	orr.w	r2, r3, #32
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010062:	2b00      	cmp	r3, #0
 8010064:	f000 8093 	beq.w	801018e <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8010068:	69fb      	ldr	r3, [r7, #28]
 801006a:	f003 0320 	and.w	r3, r3, #32
 801006e:	2b00      	cmp	r3, #0
 8010070:	d00c      	beq.n	801008c <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8010072:	69bb      	ldr	r3, [r7, #24]
 8010074:	f003 0320 	and.w	r3, r3, #32
 8010078:	2b00      	cmp	r3, #0
 801007a:	d007      	beq.n	801008c <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010080:	2b00      	cmp	r3, #0
 8010082:	d003      	beq.n	801008c <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010088:	6878      	ldr	r0, [r7, #4]
 801008a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010090:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	689b      	ldr	r3, [r3, #8]
 8010098:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801009c:	2b40      	cmp	r3, #64	; 0x40
 801009e:	d004      	beq.n	80100aa <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d031      	beq.n	801010e <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80100aa:	6878      	ldr	r0, [r7, #4]
 80100ac:	f000 fccb 	bl	8010a46 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	689b      	ldr	r3, [r3, #8]
 80100b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80100ba:	2b40      	cmp	r3, #64	; 0x40
 80100bc:	d123      	bne.n	8010106 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	689a      	ldr	r2, [r3, #8]
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80100cc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d013      	beq.n	80100fe <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80100da:	4a30      	ldr	r2, [pc, #192]	; (801019c <HAL_UART_IRQHandler+0x288>)
 80100dc:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80100e2:	4618      	mov	r0, r3
 80100e4:	f7fb fd86 	bl	800bbf4 <HAL_DMA_Abort_IT>
 80100e8:	4603      	mov	r3, r0
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d016      	beq.n	801011c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80100f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80100f4:	687a      	ldr	r2, [r7, #4]
 80100f6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80100f8:	4610      	mov	r0, r2
 80100fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80100fc:	e00e      	b.n	801011c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80100fe:	6878      	ldr	r0, [r7, #4]
 8010100:	f000 f86c 	bl	80101dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010104:	e00a      	b.n	801011c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010106:	6878      	ldr	r0, [r7, #4]
 8010108:	f000 f868 	bl	80101dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801010c:	e006      	b.n	801011c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801010e:	6878      	ldr	r0, [r7, #4]
 8010110:	f000 f864 	bl	80101dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	2200      	movs	r2, #0
 8010118:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 801011a:	e038      	b.n	801018e <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801011c:	bf00      	nop
    return;
 801011e:	e036      	b.n	801018e <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010120:	69fb      	ldr	r3, [r7, #28]
 8010122:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010126:	2b00      	cmp	r3, #0
 8010128:	d00d      	beq.n	8010146 <HAL_UART_IRQHandler+0x232>
 801012a:	697b      	ldr	r3, [r7, #20]
 801012c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010130:	2b00      	cmp	r3, #0
 8010132:	d008      	beq.n	8010146 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 801013c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801013e:	6878      	ldr	r0, [r7, #4]
 8010140:	f000 f856 	bl	80101f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010144:	e026      	b.n	8010194 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8010146:	69fb      	ldr	r3, [r7, #28]
 8010148:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801014c:	2b00      	cmp	r3, #0
 801014e:	d00d      	beq.n	801016c <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8010150:	69bb      	ldr	r3, [r7, #24]
 8010152:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010156:	2b00      	cmp	r3, #0
 8010158:	d008      	beq.n	801016c <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801015e:	2b00      	cmp	r3, #0
 8010160:	d017      	beq.n	8010192 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010166:	6878      	ldr	r0, [r7, #4]
 8010168:	4798      	blx	r3
    }
    return;
 801016a:	e012      	b.n	8010192 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801016c:	69fb      	ldr	r3, [r7, #28]
 801016e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010172:	2b00      	cmp	r3, #0
 8010174:	d00e      	beq.n	8010194 <HAL_UART_IRQHandler+0x280>
 8010176:	69bb      	ldr	r3, [r7, #24]
 8010178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801017c:	2b00      	cmp	r3, #0
 801017e:	d009      	beq.n	8010194 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8010180:	6878      	ldr	r0, [r7, #4]
 8010182:	f000 fd12 	bl	8010baa <UART_EndTransmit_IT>
    return;
 8010186:	bf00      	nop
 8010188:	e004      	b.n	8010194 <HAL_UART_IRQHandler+0x280>
      return;
 801018a:	bf00      	nop
 801018c:	e002      	b.n	8010194 <HAL_UART_IRQHandler+0x280>
    return;
 801018e:	bf00      	nop
 8010190:	e000      	b.n	8010194 <HAL_UART_IRQHandler+0x280>
    return;
 8010192:	bf00      	nop
  }

}
 8010194:	3720      	adds	r7, #32
 8010196:	46bd      	mov	sp, r7
 8010198:	bd80      	pop	{r7, pc}
 801019a:	bf00      	nop
 801019c:	08010b7f 	.word	0x08010b7f

080101a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80101a0:	b480      	push	{r7}
 80101a2:	b083      	sub	sp, #12
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80101a8:	bf00      	nop
 80101aa:	370c      	adds	r7, #12
 80101ac:	46bd      	mov	sp, r7
 80101ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b2:	4770      	bx	lr

080101b4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80101b4:	b480      	push	{r7}
 80101b6:	b083      	sub	sp, #12
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80101bc:	bf00      	nop
 80101be:	370c      	adds	r7, #12
 80101c0:	46bd      	mov	sp, r7
 80101c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c6:	4770      	bx	lr

080101c8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80101c8:	b480      	push	{r7}
 80101ca:	b083      	sub	sp, #12
 80101cc:	af00      	add	r7, sp, #0
 80101ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80101d0:	bf00      	nop
 80101d2:	370c      	adds	r7, #12
 80101d4:	46bd      	mov	sp, r7
 80101d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101da:	4770      	bx	lr

080101dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80101dc:	b480      	push	{r7}
 80101de:	b083      	sub	sp, #12
 80101e0:	af00      	add	r7, sp, #0
 80101e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80101e4:	bf00      	nop
 80101e6:	370c      	adds	r7, #12
 80101e8:	46bd      	mov	sp, r7
 80101ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ee:	4770      	bx	lr

080101f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80101f0:	b480      	push	{r7}
 80101f2:	b083      	sub	sp, #12
 80101f4:	af00      	add	r7, sp, #0
 80101f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80101f8:	bf00      	nop
 80101fa:	370c      	adds	r7, #12
 80101fc:	46bd      	mov	sp, r7
 80101fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010202:	4770      	bx	lr

08010204 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010204:	b580      	push	{r7, lr}
 8010206:	b088      	sub	sp, #32
 8010208:	af00      	add	r7, sp, #0
 801020a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 801020c:	2300      	movs	r3, #0
 801020e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8010210:	2300      	movs	r3, #0
 8010212:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	689a      	ldr	r2, [r3, #8]
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	691b      	ldr	r3, [r3, #16]
 801021c:	431a      	orrs	r2, r3
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	695b      	ldr	r3, [r3, #20]
 8010222:	431a      	orrs	r2, r3
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	69db      	ldr	r3, [r3, #28]
 8010228:	4313      	orrs	r3, r2
 801022a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	681a      	ldr	r2, [r3, #0]
 8010232:	4bb1      	ldr	r3, [pc, #708]	; (80104f8 <UART_SetConfig+0x2f4>)
 8010234:	4013      	ands	r3, r2
 8010236:	687a      	ldr	r2, [r7, #4]
 8010238:	6812      	ldr	r2, [r2, #0]
 801023a:	6939      	ldr	r1, [r7, #16]
 801023c:	430b      	orrs	r3, r1
 801023e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	685b      	ldr	r3, [r3, #4]
 8010246:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	68da      	ldr	r2, [r3, #12]
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	430a      	orrs	r2, r1
 8010254:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	699b      	ldr	r3, [r3, #24]
 801025a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	6a1b      	ldr	r3, [r3, #32]
 8010260:	693a      	ldr	r2, [r7, #16]
 8010262:	4313      	orrs	r3, r2
 8010264:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	689b      	ldr	r3, [r3, #8]
 801026c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	693a      	ldr	r2, [r7, #16]
 8010276:	430a      	orrs	r2, r1
 8010278:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	4a9f      	ldr	r2, [pc, #636]	; (80104fc <UART_SetConfig+0x2f8>)
 8010280:	4293      	cmp	r3, r2
 8010282:	d121      	bne.n	80102c8 <UART_SetConfig+0xc4>
 8010284:	4b9e      	ldr	r3, [pc, #632]	; (8010500 <UART_SetConfig+0x2fc>)
 8010286:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801028a:	f003 0303 	and.w	r3, r3, #3
 801028e:	2b03      	cmp	r3, #3
 8010290:	d816      	bhi.n	80102c0 <UART_SetConfig+0xbc>
 8010292:	a201      	add	r2, pc, #4	; (adr r2, 8010298 <UART_SetConfig+0x94>)
 8010294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010298:	080102a9 	.word	0x080102a9
 801029c:	080102b5 	.word	0x080102b5
 80102a0:	080102af 	.word	0x080102af
 80102a4:	080102bb 	.word	0x080102bb
 80102a8:	2301      	movs	r3, #1
 80102aa:	77fb      	strb	r3, [r7, #31]
 80102ac:	e151      	b.n	8010552 <UART_SetConfig+0x34e>
 80102ae:	2302      	movs	r3, #2
 80102b0:	77fb      	strb	r3, [r7, #31]
 80102b2:	e14e      	b.n	8010552 <UART_SetConfig+0x34e>
 80102b4:	2304      	movs	r3, #4
 80102b6:	77fb      	strb	r3, [r7, #31]
 80102b8:	e14b      	b.n	8010552 <UART_SetConfig+0x34e>
 80102ba:	2308      	movs	r3, #8
 80102bc:	77fb      	strb	r3, [r7, #31]
 80102be:	e148      	b.n	8010552 <UART_SetConfig+0x34e>
 80102c0:	2310      	movs	r3, #16
 80102c2:	77fb      	strb	r3, [r7, #31]
 80102c4:	bf00      	nop
 80102c6:	e144      	b.n	8010552 <UART_SetConfig+0x34e>
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	4a8d      	ldr	r2, [pc, #564]	; (8010504 <UART_SetConfig+0x300>)
 80102ce:	4293      	cmp	r3, r2
 80102d0:	d134      	bne.n	801033c <UART_SetConfig+0x138>
 80102d2:	4b8b      	ldr	r3, [pc, #556]	; (8010500 <UART_SetConfig+0x2fc>)
 80102d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80102d8:	f003 030c 	and.w	r3, r3, #12
 80102dc:	2b0c      	cmp	r3, #12
 80102de:	d829      	bhi.n	8010334 <UART_SetConfig+0x130>
 80102e0:	a201      	add	r2, pc, #4	; (adr r2, 80102e8 <UART_SetConfig+0xe4>)
 80102e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102e6:	bf00      	nop
 80102e8:	0801031d 	.word	0x0801031d
 80102ec:	08010335 	.word	0x08010335
 80102f0:	08010335 	.word	0x08010335
 80102f4:	08010335 	.word	0x08010335
 80102f8:	08010329 	.word	0x08010329
 80102fc:	08010335 	.word	0x08010335
 8010300:	08010335 	.word	0x08010335
 8010304:	08010335 	.word	0x08010335
 8010308:	08010323 	.word	0x08010323
 801030c:	08010335 	.word	0x08010335
 8010310:	08010335 	.word	0x08010335
 8010314:	08010335 	.word	0x08010335
 8010318:	0801032f 	.word	0x0801032f
 801031c:	2300      	movs	r3, #0
 801031e:	77fb      	strb	r3, [r7, #31]
 8010320:	e117      	b.n	8010552 <UART_SetConfig+0x34e>
 8010322:	2302      	movs	r3, #2
 8010324:	77fb      	strb	r3, [r7, #31]
 8010326:	e114      	b.n	8010552 <UART_SetConfig+0x34e>
 8010328:	2304      	movs	r3, #4
 801032a:	77fb      	strb	r3, [r7, #31]
 801032c:	e111      	b.n	8010552 <UART_SetConfig+0x34e>
 801032e:	2308      	movs	r3, #8
 8010330:	77fb      	strb	r3, [r7, #31]
 8010332:	e10e      	b.n	8010552 <UART_SetConfig+0x34e>
 8010334:	2310      	movs	r3, #16
 8010336:	77fb      	strb	r3, [r7, #31]
 8010338:	bf00      	nop
 801033a:	e10a      	b.n	8010552 <UART_SetConfig+0x34e>
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	4a71      	ldr	r2, [pc, #452]	; (8010508 <UART_SetConfig+0x304>)
 8010342:	4293      	cmp	r3, r2
 8010344:	d120      	bne.n	8010388 <UART_SetConfig+0x184>
 8010346:	4b6e      	ldr	r3, [pc, #440]	; (8010500 <UART_SetConfig+0x2fc>)
 8010348:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801034c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8010350:	2b10      	cmp	r3, #16
 8010352:	d00f      	beq.n	8010374 <UART_SetConfig+0x170>
 8010354:	2b10      	cmp	r3, #16
 8010356:	d802      	bhi.n	801035e <UART_SetConfig+0x15a>
 8010358:	2b00      	cmp	r3, #0
 801035a:	d005      	beq.n	8010368 <UART_SetConfig+0x164>
 801035c:	e010      	b.n	8010380 <UART_SetConfig+0x17c>
 801035e:	2b20      	cmp	r3, #32
 8010360:	d005      	beq.n	801036e <UART_SetConfig+0x16a>
 8010362:	2b30      	cmp	r3, #48	; 0x30
 8010364:	d009      	beq.n	801037a <UART_SetConfig+0x176>
 8010366:	e00b      	b.n	8010380 <UART_SetConfig+0x17c>
 8010368:	2300      	movs	r3, #0
 801036a:	77fb      	strb	r3, [r7, #31]
 801036c:	e0f1      	b.n	8010552 <UART_SetConfig+0x34e>
 801036e:	2302      	movs	r3, #2
 8010370:	77fb      	strb	r3, [r7, #31]
 8010372:	e0ee      	b.n	8010552 <UART_SetConfig+0x34e>
 8010374:	2304      	movs	r3, #4
 8010376:	77fb      	strb	r3, [r7, #31]
 8010378:	e0eb      	b.n	8010552 <UART_SetConfig+0x34e>
 801037a:	2308      	movs	r3, #8
 801037c:	77fb      	strb	r3, [r7, #31]
 801037e:	e0e8      	b.n	8010552 <UART_SetConfig+0x34e>
 8010380:	2310      	movs	r3, #16
 8010382:	77fb      	strb	r3, [r7, #31]
 8010384:	bf00      	nop
 8010386:	e0e4      	b.n	8010552 <UART_SetConfig+0x34e>
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	4a5f      	ldr	r2, [pc, #380]	; (801050c <UART_SetConfig+0x308>)
 801038e:	4293      	cmp	r3, r2
 8010390:	d120      	bne.n	80103d4 <UART_SetConfig+0x1d0>
 8010392:	4b5b      	ldr	r3, [pc, #364]	; (8010500 <UART_SetConfig+0x2fc>)
 8010394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010398:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801039c:	2b40      	cmp	r3, #64	; 0x40
 801039e:	d00f      	beq.n	80103c0 <UART_SetConfig+0x1bc>
 80103a0:	2b40      	cmp	r3, #64	; 0x40
 80103a2:	d802      	bhi.n	80103aa <UART_SetConfig+0x1a6>
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d005      	beq.n	80103b4 <UART_SetConfig+0x1b0>
 80103a8:	e010      	b.n	80103cc <UART_SetConfig+0x1c8>
 80103aa:	2b80      	cmp	r3, #128	; 0x80
 80103ac:	d005      	beq.n	80103ba <UART_SetConfig+0x1b6>
 80103ae:	2bc0      	cmp	r3, #192	; 0xc0
 80103b0:	d009      	beq.n	80103c6 <UART_SetConfig+0x1c2>
 80103b2:	e00b      	b.n	80103cc <UART_SetConfig+0x1c8>
 80103b4:	2300      	movs	r3, #0
 80103b6:	77fb      	strb	r3, [r7, #31]
 80103b8:	e0cb      	b.n	8010552 <UART_SetConfig+0x34e>
 80103ba:	2302      	movs	r3, #2
 80103bc:	77fb      	strb	r3, [r7, #31]
 80103be:	e0c8      	b.n	8010552 <UART_SetConfig+0x34e>
 80103c0:	2304      	movs	r3, #4
 80103c2:	77fb      	strb	r3, [r7, #31]
 80103c4:	e0c5      	b.n	8010552 <UART_SetConfig+0x34e>
 80103c6:	2308      	movs	r3, #8
 80103c8:	77fb      	strb	r3, [r7, #31]
 80103ca:	e0c2      	b.n	8010552 <UART_SetConfig+0x34e>
 80103cc:	2310      	movs	r3, #16
 80103ce:	77fb      	strb	r3, [r7, #31]
 80103d0:	bf00      	nop
 80103d2:	e0be      	b.n	8010552 <UART_SetConfig+0x34e>
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	4a4d      	ldr	r2, [pc, #308]	; (8010510 <UART_SetConfig+0x30c>)
 80103da:	4293      	cmp	r3, r2
 80103dc:	d124      	bne.n	8010428 <UART_SetConfig+0x224>
 80103de:	4b48      	ldr	r3, [pc, #288]	; (8010500 <UART_SetConfig+0x2fc>)
 80103e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80103e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80103e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80103ec:	d012      	beq.n	8010414 <UART_SetConfig+0x210>
 80103ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80103f2:	d802      	bhi.n	80103fa <UART_SetConfig+0x1f6>
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d007      	beq.n	8010408 <UART_SetConfig+0x204>
 80103f8:	e012      	b.n	8010420 <UART_SetConfig+0x21c>
 80103fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80103fe:	d006      	beq.n	801040e <UART_SetConfig+0x20a>
 8010400:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010404:	d009      	beq.n	801041a <UART_SetConfig+0x216>
 8010406:	e00b      	b.n	8010420 <UART_SetConfig+0x21c>
 8010408:	2300      	movs	r3, #0
 801040a:	77fb      	strb	r3, [r7, #31]
 801040c:	e0a1      	b.n	8010552 <UART_SetConfig+0x34e>
 801040e:	2302      	movs	r3, #2
 8010410:	77fb      	strb	r3, [r7, #31]
 8010412:	e09e      	b.n	8010552 <UART_SetConfig+0x34e>
 8010414:	2304      	movs	r3, #4
 8010416:	77fb      	strb	r3, [r7, #31]
 8010418:	e09b      	b.n	8010552 <UART_SetConfig+0x34e>
 801041a:	2308      	movs	r3, #8
 801041c:	77fb      	strb	r3, [r7, #31]
 801041e:	e098      	b.n	8010552 <UART_SetConfig+0x34e>
 8010420:	2310      	movs	r3, #16
 8010422:	77fb      	strb	r3, [r7, #31]
 8010424:	bf00      	nop
 8010426:	e094      	b.n	8010552 <UART_SetConfig+0x34e>
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	4a39      	ldr	r2, [pc, #228]	; (8010514 <UART_SetConfig+0x310>)
 801042e:	4293      	cmp	r3, r2
 8010430:	d124      	bne.n	801047c <UART_SetConfig+0x278>
 8010432:	4b33      	ldr	r3, [pc, #204]	; (8010500 <UART_SetConfig+0x2fc>)
 8010434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010438:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 801043c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010440:	d012      	beq.n	8010468 <UART_SetConfig+0x264>
 8010442:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010446:	d802      	bhi.n	801044e <UART_SetConfig+0x24a>
 8010448:	2b00      	cmp	r3, #0
 801044a:	d007      	beq.n	801045c <UART_SetConfig+0x258>
 801044c:	e012      	b.n	8010474 <UART_SetConfig+0x270>
 801044e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010452:	d006      	beq.n	8010462 <UART_SetConfig+0x25e>
 8010454:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8010458:	d009      	beq.n	801046e <UART_SetConfig+0x26a>
 801045a:	e00b      	b.n	8010474 <UART_SetConfig+0x270>
 801045c:	2301      	movs	r3, #1
 801045e:	77fb      	strb	r3, [r7, #31]
 8010460:	e077      	b.n	8010552 <UART_SetConfig+0x34e>
 8010462:	2302      	movs	r3, #2
 8010464:	77fb      	strb	r3, [r7, #31]
 8010466:	e074      	b.n	8010552 <UART_SetConfig+0x34e>
 8010468:	2304      	movs	r3, #4
 801046a:	77fb      	strb	r3, [r7, #31]
 801046c:	e071      	b.n	8010552 <UART_SetConfig+0x34e>
 801046e:	2308      	movs	r3, #8
 8010470:	77fb      	strb	r3, [r7, #31]
 8010472:	e06e      	b.n	8010552 <UART_SetConfig+0x34e>
 8010474:	2310      	movs	r3, #16
 8010476:	77fb      	strb	r3, [r7, #31]
 8010478:	bf00      	nop
 801047a:	e06a      	b.n	8010552 <UART_SetConfig+0x34e>
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	4a25      	ldr	r2, [pc, #148]	; (8010518 <UART_SetConfig+0x314>)
 8010482:	4293      	cmp	r3, r2
 8010484:	d124      	bne.n	80104d0 <UART_SetConfig+0x2cc>
 8010486:	4b1e      	ldr	r3, [pc, #120]	; (8010500 <UART_SetConfig+0x2fc>)
 8010488:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801048c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8010490:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010494:	d012      	beq.n	80104bc <UART_SetConfig+0x2b8>
 8010496:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801049a:	d802      	bhi.n	80104a2 <UART_SetConfig+0x29e>
 801049c:	2b00      	cmp	r3, #0
 801049e:	d007      	beq.n	80104b0 <UART_SetConfig+0x2ac>
 80104a0:	e012      	b.n	80104c8 <UART_SetConfig+0x2c4>
 80104a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80104a6:	d006      	beq.n	80104b6 <UART_SetConfig+0x2b2>
 80104a8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80104ac:	d009      	beq.n	80104c2 <UART_SetConfig+0x2be>
 80104ae:	e00b      	b.n	80104c8 <UART_SetConfig+0x2c4>
 80104b0:	2300      	movs	r3, #0
 80104b2:	77fb      	strb	r3, [r7, #31]
 80104b4:	e04d      	b.n	8010552 <UART_SetConfig+0x34e>
 80104b6:	2302      	movs	r3, #2
 80104b8:	77fb      	strb	r3, [r7, #31]
 80104ba:	e04a      	b.n	8010552 <UART_SetConfig+0x34e>
 80104bc:	2304      	movs	r3, #4
 80104be:	77fb      	strb	r3, [r7, #31]
 80104c0:	e047      	b.n	8010552 <UART_SetConfig+0x34e>
 80104c2:	2308      	movs	r3, #8
 80104c4:	77fb      	strb	r3, [r7, #31]
 80104c6:	e044      	b.n	8010552 <UART_SetConfig+0x34e>
 80104c8:	2310      	movs	r3, #16
 80104ca:	77fb      	strb	r3, [r7, #31]
 80104cc:	bf00      	nop
 80104ce:	e040      	b.n	8010552 <UART_SetConfig+0x34e>
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	4a11      	ldr	r2, [pc, #68]	; (801051c <UART_SetConfig+0x318>)
 80104d6:	4293      	cmp	r3, r2
 80104d8:	d139      	bne.n	801054e <UART_SetConfig+0x34a>
 80104da:	4b09      	ldr	r3, [pc, #36]	; (8010500 <UART_SetConfig+0x2fc>)
 80104dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80104e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80104e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80104e8:	d027      	beq.n	801053a <UART_SetConfig+0x336>
 80104ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80104ee:	d817      	bhi.n	8010520 <UART_SetConfig+0x31c>
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d01c      	beq.n	801052e <UART_SetConfig+0x32a>
 80104f4:	e027      	b.n	8010546 <UART_SetConfig+0x342>
 80104f6:	bf00      	nop
 80104f8:	efff69f3 	.word	0xefff69f3
 80104fc:	40011000 	.word	0x40011000
 8010500:	40023800 	.word	0x40023800
 8010504:	40004400 	.word	0x40004400
 8010508:	40004800 	.word	0x40004800
 801050c:	40004c00 	.word	0x40004c00
 8010510:	40005000 	.word	0x40005000
 8010514:	40011400 	.word	0x40011400
 8010518:	40007800 	.word	0x40007800
 801051c:	40007c00 	.word	0x40007c00
 8010520:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010524:	d006      	beq.n	8010534 <UART_SetConfig+0x330>
 8010526:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 801052a:	d009      	beq.n	8010540 <UART_SetConfig+0x33c>
 801052c:	e00b      	b.n	8010546 <UART_SetConfig+0x342>
 801052e:	2300      	movs	r3, #0
 8010530:	77fb      	strb	r3, [r7, #31]
 8010532:	e00e      	b.n	8010552 <UART_SetConfig+0x34e>
 8010534:	2302      	movs	r3, #2
 8010536:	77fb      	strb	r3, [r7, #31]
 8010538:	e00b      	b.n	8010552 <UART_SetConfig+0x34e>
 801053a:	2304      	movs	r3, #4
 801053c:	77fb      	strb	r3, [r7, #31]
 801053e:	e008      	b.n	8010552 <UART_SetConfig+0x34e>
 8010540:	2308      	movs	r3, #8
 8010542:	77fb      	strb	r3, [r7, #31]
 8010544:	e005      	b.n	8010552 <UART_SetConfig+0x34e>
 8010546:	2310      	movs	r3, #16
 8010548:	77fb      	strb	r3, [r7, #31]
 801054a:	bf00      	nop
 801054c:	e001      	b.n	8010552 <UART_SetConfig+0x34e>
 801054e:	2310      	movs	r3, #16
 8010550:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	69db      	ldr	r3, [r3, #28]
 8010556:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801055a:	d17f      	bne.n	801065c <UART_SetConfig+0x458>
  {
    switch (clocksource)
 801055c:	7ffb      	ldrb	r3, [r7, #31]
 801055e:	2b08      	cmp	r3, #8
 8010560:	d85c      	bhi.n	801061c <UART_SetConfig+0x418>
 8010562:	a201      	add	r2, pc, #4	; (adr r2, 8010568 <UART_SetConfig+0x364>)
 8010564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010568:	0801058d 	.word	0x0801058d
 801056c:	080105ad 	.word	0x080105ad
 8010570:	080105cd 	.word	0x080105cd
 8010574:	0801061d 	.word	0x0801061d
 8010578:	080105e5 	.word	0x080105e5
 801057c:	0801061d 	.word	0x0801061d
 8010580:	0801061d 	.word	0x0801061d
 8010584:	0801061d 	.word	0x0801061d
 8010588:	08010605 	.word	0x08010605
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801058c:	f7fd ff52 	bl	800e434 <HAL_RCC_GetPCLK1Freq>
 8010590:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	005a      	lsls	r2, r3, #1
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	685b      	ldr	r3, [r3, #4]
 801059a:	085b      	lsrs	r3, r3, #1
 801059c:	441a      	add	r2, r3
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	685b      	ldr	r3, [r3, #4]
 80105a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80105a6:	b29b      	uxth	r3, r3
 80105a8:	61bb      	str	r3, [r7, #24]
        break;
 80105aa:	e03a      	b.n	8010622 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80105ac:	f7fd ff56 	bl	800e45c <HAL_RCC_GetPCLK2Freq>
 80105b0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	005a      	lsls	r2, r3, #1
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	685b      	ldr	r3, [r3, #4]
 80105ba:	085b      	lsrs	r3, r3, #1
 80105bc:	441a      	add	r2, r3
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	685b      	ldr	r3, [r3, #4]
 80105c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80105c6:	b29b      	uxth	r3, r3
 80105c8:	61bb      	str	r3, [r7, #24]
        break;
 80105ca:	e02a      	b.n	8010622 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	685b      	ldr	r3, [r3, #4]
 80105d0:	085a      	lsrs	r2, r3, #1
 80105d2:	4b5f      	ldr	r3, [pc, #380]	; (8010750 <UART_SetConfig+0x54c>)
 80105d4:	4413      	add	r3, r2
 80105d6:	687a      	ldr	r2, [r7, #4]
 80105d8:	6852      	ldr	r2, [r2, #4]
 80105da:	fbb3 f3f2 	udiv	r3, r3, r2
 80105de:	b29b      	uxth	r3, r3
 80105e0:	61bb      	str	r3, [r7, #24]
        break;
 80105e2:	e01e      	b.n	8010622 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80105e4:	f7fd fe42 	bl	800e26c <HAL_RCC_GetSysClockFreq>
 80105e8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	005a      	lsls	r2, r3, #1
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	685b      	ldr	r3, [r3, #4]
 80105f2:	085b      	lsrs	r3, r3, #1
 80105f4:	441a      	add	r2, r3
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	685b      	ldr	r3, [r3, #4]
 80105fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80105fe:	b29b      	uxth	r3, r3
 8010600:	61bb      	str	r3, [r7, #24]
        break;
 8010602:	e00e      	b.n	8010622 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	685b      	ldr	r3, [r3, #4]
 8010608:	085b      	lsrs	r3, r3, #1
 801060a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	685b      	ldr	r3, [r3, #4]
 8010612:	fbb2 f3f3 	udiv	r3, r2, r3
 8010616:	b29b      	uxth	r3, r3
 8010618:	61bb      	str	r3, [r7, #24]
        break;
 801061a:	e002      	b.n	8010622 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 801061c:	2301      	movs	r3, #1
 801061e:	75fb      	strb	r3, [r7, #23]
        break;
 8010620:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010622:	69bb      	ldr	r3, [r7, #24]
 8010624:	2b0f      	cmp	r3, #15
 8010626:	d916      	bls.n	8010656 <UART_SetConfig+0x452>
 8010628:	69bb      	ldr	r3, [r7, #24]
 801062a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801062e:	d212      	bcs.n	8010656 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010630:	69bb      	ldr	r3, [r7, #24]
 8010632:	b29b      	uxth	r3, r3
 8010634:	f023 030f 	bic.w	r3, r3, #15
 8010638:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801063a:	69bb      	ldr	r3, [r7, #24]
 801063c:	085b      	lsrs	r3, r3, #1
 801063e:	b29b      	uxth	r3, r3
 8010640:	f003 0307 	and.w	r3, r3, #7
 8010644:	b29a      	uxth	r2, r3
 8010646:	897b      	ldrh	r3, [r7, #10]
 8010648:	4313      	orrs	r3, r2
 801064a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	897a      	ldrh	r2, [r7, #10]
 8010652:	60da      	str	r2, [r3, #12]
 8010654:	e070      	b.n	8010738 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8010656:	2301      	movs	r3, #1
 8010658:	75fb      	strb	r3, [r7, #23]
 801065a:	e06d      	b.n	8010738 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 801065c:	7ffb      	ldrb	r3, [r7, #31]
 801065e:	2b08      	cmp	r3, #8
 8010660:	d859      	bhi.n	8010716 <UART_SetConfig+0x512>
 8010662:	a201      	add	r2, pc, #4	; (adr r2, 8010668 <UART_SetConfig+0x464>)
 8010664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010668:	0801068d 	.word	0x0801068d
 801066c:	080106ab 	.word	0x080106ab
 8010670:	080106c9 	.word	0x080106c9
 8010674:	08010717 	.word	0x08010717
 8010678:	080106e1 	.word	0x080106e1
 801067c:	08010717 	.word	0x08010717
 8010680:	08010717 	.word	0x08010717
 8010684:	08010717 	.word	0x08010717
 8010688:	080106ff 	.word	0x080106ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801068c:	f7fd fed2 	bl	800e434 <HAL_RCC_GetPCLK1Freq>
 8010690:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	685b      	ldr	r3, [r3, #4]
 8010696:	085a      	lsrs	r2, r3, #1
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	441a      	add	r2, r3
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	685b      	ldr	r3, [r3, #4]
 80106a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80106a4:	b29b      	uxth	r3, r3
 80106a6:	61bb      	str	r3, [r7, #24]
        break;
 80106a8:	e038      	b.n	801071c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80106aa:	f7fd fed7 	bl	800e45c <HAL_RCC_GetPCLK2Freq>
 80106ae:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	685b      	ldr	r3, [r3, #4]
 80106b4:	085a      	lsrs	r2, r3, #1
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	441a      	add	r2, r3
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	685b      	ldr	r3, [r3, #4]
 80106be:	fbb2 f3f3 	udiv	r3, r2, r3
 80106c2:	b29b      	uxth	r3, r3
 80106c4:	61bb      	str	r3, [r7, #24]
        break;
 80106c6:	e029      	b.n	801071c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	685b      	ldr	r3, [r3, #4]
 80106cc:	085a      	lsrs	r2, r3, #1
 80106ce:	4b21      	ldr	r3, [pc, #132]	; (8010754 <UART_SetConfig+0x550>)
 80106d0:	4413      	add	r3, r2
 80106d2:	687a      	ldr	r2, [r7, #4]
 80106d4:	6852      	ldr	r2, [r2, #4]
 80106d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80106da:	b29b      	uxth	r3, r3
 80106dc:	61bb      	str	r3, [r7, #24]
        break;
 80106de:	e01d      	b.n	801071c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80106e0:	f7fd fdc4 	bl	800e26c <HAL_RCC_GetSysClockFreq>
 80106e4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	685b      	ldr	r3, [r3, #4]
 80106ea:	085a      	lsrs	r2, r3, #1
 80106ec:	68fb      	ldr	r3, [r7, #12]
 80106ee:	441a      	add	r2, r3
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	685b      	ldr	r3, [r3, #4]
 80106f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80106f8:	b29b      	uxth	r3, r3
 80106fa:	61bb      	str	r3, [r7, #24]
        break;
 80106fc:	e00e      	b.n	801071c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	685b      	ldr	r3, [r3, #4]
 8010702:	085b      	lsrs	r3, r3, #1
 8010704:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	685b      	ldr	r3, [r3, #4]
 801070c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010710:	b29b      	uxth	r3, r3
 8010712:	61bb      	str	r3, [r7, #24]
        break;
 8010714:	e002      	b.n	801071c <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8010716:	2301      	movs	r3, #1
 8010718:	75fb      	strb	r3, [r7, #23]
        break;
 801071a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801071c:	69bb      	ldr	r3, [r7, #24]
 801071e:	2b0f      	cmp	r3, #15
 8010720:	d908      	bls.n	8010734 <UART_SetConfig+0x530>
 8010722:	69bb      	ldr	r3, [r7, #24]
 8010724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010728:	d204      	bcs.n	8010734 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	69ba      	ldr	r2, [r7, #24]
 8010730:	60da      	str	r2, [r3, #12]
 8010732:	e001      	b.n	8010738 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8010734:	2301      	movs	r3, #1
 8010736:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	2200      	movs	r2, #0
 801073c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	2200      	movs	r2, #0
 8010742:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8010744:	7dfb      	ldrb	r3, [r7, #23]
}
 8010746:	4618      	mov	r0, r3
 8010748:	3720      	adds	r7, #32
 801074a:	46bd      	mov	sp, r7
 801074c:	bd80      	pop	{r7, pc}
 801074e:	bf00      	nop
 8010750:	01e84800 	.word	0x01e84800
 8010754:	00f42400 	.word	0x00f42400

08010758 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010758:	b480      	push	{r7}
 801075a:	b083      	sub	sp, #12
 801075c:	af00      	add	r7, sp, #0
 801075e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010764:	f003 0301 	and.w	r3, r3, #1
 8010768:	2b00      	cmp	r3, #0
 801076a:	d00a      	beq.n	8010782 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	685b      	ldr	r3, [r3, #4]
 8010772:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	430a      	orrs	r2, r1
 8010780:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010786:	f003 0302 	and.w	r3, r3, #2
 801078a:	2b00      	cmp	r3, #0
 801078c:	d00a      	beq.n	80107a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	685b      	ldr	r3, [r3, #4]
 8010794:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	430a      	orrs	r2, r1
 80107a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107a8:	f003 0304 	and.w	r3, r3, #4
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d00a      	beq.n	80107c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	685b      	ldr	r3, [r3, #4]
 80107b6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	430a      	orrs	r2, r1
 80107c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107ca:	f003 0308 	and.w	r3, r3, #8
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d00a      	beq.n	80107e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	681b      	ldr	r3, [r3, #0]
 80107d6:	685b      	ldr	r3, [r3, #4]
 80107d8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	430a      	orrs	r2, r1
 80107e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107ec:	f003 0310 	and.w	r3, r3, #16
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d00a      	beq.n	801080a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	689b      	ldr	r3, [r3, #8]
 80107fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	430a      	orrs	r2, r1
 8010808:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801080e:	f003 0320 	and.w	r3, r3, #32
 8010812:	2b00      	cmp	r3, #0
 8010814:	d00a      	beq.n	801082c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	681b      	ldr	r3, [r3, #0]
 801081a:	689b      	ldr	r3, [r3, #8]
 801081c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	430a      	orrs	r2, r1
 801082a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010834:	2b00      	cmp	r3, #0
 8010836:	d01a      	beq.n	801086e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	681b      	ldr	r3, [r3, #0]
 801083c:	685b      	ldr	r3, [r3, #4]
 801083e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	430a      	orrs	r2, r1
 801084c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010852:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010856:	d10a      	bne.n	801086e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	685b      	ldr	r3, [r3, #4]
 801085e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	430a      	orrs	r2, r1
 801086c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010876:	2b00      	cmp	r3, #0
 8010878:	d00a      	beq.n	8010890 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	685b      	ldr	r3, [r3, #4]
 8010880:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	430a      	orrs	r2, r1
 801088e:	605a      	str	r2, [r3, #4]
  }
}
 8010890:	bf00      	nop
 8010892:	370c      	adds	r7, #12
 8010894:	46bd      	mov	sp, r7
 8010896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801089a:	4770      	bx	lr

0801089c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b086      	sub	sp, #24
 80108a0:	af02      	add	r7, sp, #8
 80108a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	2200      	movs	r2, #0
 80108a8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80108aa:	f7fa fdbd 	bl	800b428 <HAL_GetTick>
 80108ae:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	f003 0308 	and.w	r3, r3, #8
 80108ba:	2b08      	cmp	r3, #8
 80108bc:	d10e      	bne.n	80108dc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80108be:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80108c2:	9300      	str	r3, [sp, #0]
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	2200      	movs	r2, #0
 80108c8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80108cc:	6878      	ldr	r0, [r7, #4]
 80108ce:	f000 f82a 	bl	8010926 <UART_WaitOnFlagUntilTimeout>
 80108d2:	4603      	mov	r3, r0
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d001      	beq.n	80108dc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80108d8:	2303      	movs	r3, #3
 80108da:	e020      	b.n	801091e <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	f003 0304 	and.w	r3, r3, #4
 80108e6:	2b04      	cmp	r3, #4
 80108e8:	d10e      	bne.n	8010908 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80108ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80108ee:	9300      	str	r3, [sp, #0]
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	2200      	movs	r2, #0
 80108f4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80108f8:	6878      	ldr	r0, [r7, #4]
 80108fa:	f000 f814 	bl	8010926 <UART_WaitOnFlagUntilTimeout>
 80108fe:	4603      	mov	r3, r0
 8010900:	2b00      	cmp	r3, #0
 8010902:	d001      	beq.n	8010908 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010904:	2303      	movs	r3, #3
 8010906:	e00a      	b.n	801091e <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	2220      	movs	r2, #32
 801090c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	2220      	movs	r2, #32
 8010912:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	2200      	movs	r2, #0
 8010918:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 801091c:	2300      	movs	r3, #0
}
 801091e:	4618      	mov	r0, r3
 8010920:	3710      	adds	r7, #16
 8010922:	46bd      	mov	sp, r7
 8010924:	bd80      	pop	{r7, pc}

08010926 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010926:	b580      	push	{r7, lr}
 8010928:	b084      	sub	sp, #16
 801092a:	af00      	add	r7, sp, #0
 801092c:	60f8      	str	r0, [r7, #12]
 801092e:	60b9      	str	r1, [r7, #8]
 8010930:	603b      	str	r3, [r7, #0]
 8010932:	4613      	mov	r3, r2
 8010934:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010936:	e05d      	b.n	80109f4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010938:	69bb      	ldr	r3, [r7, #24]
 801093a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801093e:	d059      	beq.n	80109f4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010940:	f7fa fd72 	bl	800b428 <HAL_GetTick>
 8010944:	4602      	mov	r2, r0
 8010946:	683b      	ldr	r3, [r7, #0]
 8010948:	1ad3      	subs	r3, r2, r3
 801094a:	69ba      	ldr	r2, [r7, #24]
 801094c:	429a      	cmp	r2, r3
 801094e:	d302      	bcc.n	8010956 <UART_WaitOnFlagUntilTimeout+0x30>
 8010950:	69bb      	ldr	r3, [r7, #24]
 8010952:	2b00      	cmp	r3, #0
 8010954:	d11b      	bne.n	801098e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	681a      	ldr	r2, [r3, #0]
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8010964:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	689a      	ldr	r2, [r3, #8]
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	f022 0201 	bic.w	r2, r2, #1
 8010974:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8010976:	68fb      	ldr	r3, [r7, #12]
 8010978:	2220      	movs	r2, #32
 801097a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	2220      	movs	r2, #32
 8010980:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	2200      	movs	r2, #0
 8010986:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 801098a:	2303      	movs	r3, #3
 801098c:	e042      	b.n	8010a14 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	681b      	ldr	r3, [r3, #0]
 8010994:	f003 0304 	and.w	r3, r3, #4
 8010998:	2b00      	cmp	r3, #0
 801099a:	d02b      	beq.n	80109f4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	69db      	ldr	r3, [r3, #28]
 80109a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80109a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80109aa:	d123      	bne.n	80109f4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80109b4:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	681a      	ldr	r2, [r3, #0]
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80109c4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80109c6:	68fb      	ldr	r3, [r7, #12]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	689a      	ldr	r2, [r3, #8]
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	f022 0201 	bic.w	r2, r2, #1
 80109d4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	2220      	movs	r2, #32
 80109da:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80109dc:	68fb      	ldr	r3, [r7, #12]
 80109de:	2220      	movs	r2, #32
 80109e0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	2220      	movs	r2, #32
 80109e6:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	2200      	movs	r2, #0
 80109ec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80109f0:	2303      	movs	r3, #3
 80109f2:	e00f      	b.n	8010a14 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	69da      	ldr	r2, [r3, #28]
 80109fa:	68bb      	ldr	r3, [r7, #8]
 80109fc:	4013      	ands	r3, r2
 80109fe:	68ba      	ldr	r2, [r7, #8]
 8010a00:	429a      	cmp	r2, r3
 8010a02:	bf0c      	ite	eq
 8010a04:	2301      	moveq	r3, #1
 8010a06:	2300      	movne	r3, #0
 8010a08:	b2db      	uxtb	r3, r3
 8010a0a:	461a      	mov	r2, r3
 8010a0c:	79fb      	ldrb	r3, [r7, #7]
 8010a0e:	429a      	cmp	r2, r3
 8010a10:	d092      	beq.n	8010938 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010a12:	2300      	movs	r3, #0
}
 8010a14:	4618      	mov	r0, r3
 8010a16:	3710      	adds	r7, #16
 8010a18:	46bd      	mov	sp, r7
 8010a1a:	bd80      	pop	{r7, pc}

08010a1c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010a1c:	b480      	push	{r7}
 8010a1e:	b083      	sub	sp, #12
 8010a20:	af00      	add	r7, sp, #0
 8010a22:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	681a      	ldr	r2, [r3, #0]
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8010a32:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	2220      	movs	r2, #32
 8010a38:	675a      	str	r2, [r3, #116]	; 0x74
}
 8010a3a:	bf00      	nop
 8010a3c:	370c      	adds	r7, #12
 8010a3e:	46bd      	mov	sp, r7
 8010a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a44:	4770      	bx	lr

08010a46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010a46:	b480      	push	{r7}
 8010a48:	b083      	sub	sp, #12
 8010a4a:	af00      	add	r7, sp, #0
 8010a4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	681b      	ldr	r3, [r3, #0]
 8010a52:	681a      	ldr	r2, [r3, #0]
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8010a5c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	689a      	ldr	r2, [r3, #8]
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	f022 0201 	bic.w	r2, r2, #1
 8010a6c:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	2220      	movs	r2, #32
 8010a72:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	2200      	movs	r2, #0
 8010a78:	661a      	str	r2, [r3, #96]	; 0x60
}
 8010a7a:	bf00      	nop
 8010a7c:	370c      	adds	r7, #12
 8010a7e:	46bd      	mov	sp, r7
 8010a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a84:	4770      	bx	lr

08010a86 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010a86:	b580      	push	{r7, lr}
 8010a88:	b084      	sub	sp, #16
 8010a8a:	af00      	add	r7, sp, #0
 8010a8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a92:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	69db      	ldr	r3, [r3, #28]
 8010a98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010a9c:	d01e      	beq.n	8010adc <UART_DMAReceiveCplt+0x56>
  {
    huart->RxXferCount = 0U;
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	2200      	movs	r2, #0
 8010aa2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	681a      	ldr	r2, [r3, #0]
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	681b      	ldr	r3, [r3, #0]
 8010ab0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010ab4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	689a      	ldr	r2, [r3, #8]
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	f022 0201 	bic.w	r2, r2, #1
 8010ac4:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010ac6:	68fb      	ldr	r3, [r7, #12]
 8010ac8:	681b      	ldr	r3, [r3, #0]
 8010aca:	689a      	ldr	r2, [r3, #8]
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010ad4:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	2220      	movs	r2, #32
 8010ada:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8010adc:	68f8      	ldr	r0, [r7, #12]
 8010ade:	f7ff fb69 	bl	80101b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010ae2:	bf00      	nop
 8010ae4:	3710      	adds	r7, #16
 8010ae6:	46bd      	mov	sp, r7
 8010ae8:	bd80      	pop	{r7, pc}

08010aea <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010aea:	b580      	push	{r7, lr}
 8010aec:	b084      	sub	sp, #16
 8010aee:	af00      	add	r7, sp, #0
 8010af0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010af6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8010af8:	68f8      	ldr	r0, [r7, #12]
 8010afa:	f7ff fb65 	bl	80101c8 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010afe:	bf00      	nop
 8010b00:	3710      	adds	r7, #16
 8010b02:	46bd      	mov	sp, r7
 8010b04:	bd80      	pop	{r7, pc}

08010b06 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010b06:	b580      	push	{r7, lr}
 8010b08:	b086      	sub	sp, #24
 8010b0a:	af00      	add	r7, sp, #0
 8010b0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010b12:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010b14:	697b      	ldr	r3, [r7, #20]
 8010b16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010b18:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010b1a:	697b      	ldr	r3, [r7, #20]
 8010b1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010b1e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010b20:	697b      	ldr	r3, [r7, #20]
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	689b      	ldr	r3, [r3, #8]
 8010b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010b2a:	2b80      	cmp	r3, #128	; 0x80
 8010b2c:	d109      	bne.n	8010b42 <UART_DMAError+0x3c>
 8010b2e:	693b      	ldr	r3, [r7, #16]
 8010b30:	2b21      	cmp	r3, #33	; 0x21
 8010b32:	d106      	bne.n	8010b42 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010b34:	697b      	ldr	r3, [r7, #20]
 8010b36:	2200      	movs	r2, #0
 8010b38:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8010b3c:	6978      	ldr	r0, [r7, #20]
 8010b3e:	f7ff ff6d 	bl	8010a1c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010b42:	697b      	ldr	r3, [r7, #20]
 8010b44:	681b      	ldr	r3, [r3, #0]
 8010b46:	689b      	ldr	r3, [r3, #8]
 8010b48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010b4c:	2b40      	cmp	r3, #64	; 0x40
 8010b4e:	d109      	bne.n	8010b64 <UART_DMAError+0x5e>
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	2b22      	cmp	r3, #34	; 0x22
 8010b54:	d106      	bne.n	8010b64 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010b56:	697b      	ldr	r3, [r7, #20]
 8010b58:	2200      	movs	r2, #0
 8010b5a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8010b5e:	6978      	ldr	r0, [r7, #20]
 8010b60:	f7ff ff71 	bl	8010a46 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010b64:	697b      	ldr	r3, [r7, #20]
 8010b66:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010b68:	f043 0210 	orr.w	r2, r3, #16
 8010b6c:	697b      	ldr	r3, [r7, #20]
 8010b6e:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010b70:	6978      	ldr	r0, [r7, #20]
 8010b72:	f7ff fb33 	bl	80101dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010b76:	bf00      	nop
 8010b78:	3718      	adds	r7, #24
 8010b7a:	46bd      	mov	sp, r7
 8010b7c:	bd80      	pop	{r7, pc}

08010b7e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010b7e:	b580      	push	{r7, lr}
 8010b80:	b084      	sub	sp, #16
 8010b82:	af00      	add	r7, sp, #0
 8010b84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010b8a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	2200      	movs	r2, #0
 8010b90:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	2200      	movs	r2, #0
 8010b98:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010b9c:	68f8      	ldr	r0, [r7, #12]
 8010b9e:	f7ff fb1d 	bl	80101dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010ba2:	bf00      	nop
 8010ba4:	3710      	adds	r7, #16
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	bd80      	pop	{r7, pc}

08010baa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010baa:	b580      	push	{r7, lr}
 8010bac:	b082      	sub	sp, #8
 8010bae:	af00      	add	r7, sp, #0
 8010bb0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	681a      	ldr	r2, [r3, #0]
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010bc0:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	2220      	movs	r2, #32
 8010bc6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	2200      	movs	r2, #0
 8010bcc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010bce:	6878      	ldr	r0, [r7, #4]
 8010bd0:	f7ff fae6 	bl	80101a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010bd4:	bf00      	nop
 8010bd6:	3708      	adds	r7, #8
 8010bd8:	46bd      	mov	sp, r7
 8010bda:	bd80      	pop	{r7, pc}

08010bdc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010bdc:	b084      	sub	sp, #16
 8010bde:	b580      	push	{r7, lr}
 8010be0:	b084      	sub	sp, #16
 8010be2:	af00      	add	r7, sp, #0
 8010be4:	6078      	str	r0, [r7, #4]
 8010be6:	f107 001c 	add.w	r0, r7, #28
 8010bea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bf0:	2b01      	cmp	r3, #1
 8010bf2:	d120      	bne.n	8010c36 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bf8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	68da      	ldr	r2, [r3, #12]
 8010c04:	4b20      	ldr	r3, [pc, #128]	; (8010c88 <USB_CoreInit+0xac>)
 8010c06:	4013      	ands	r3, r2
 8010c08:	687a      	ldr	r2, [r7, #4]
 8010c0a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	68db      	ldr	r3, [r3, #12]
 8010c10:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8010c18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010c1a:	2b01      	cmp	r3, #1
 8010c1c:	d105      	bne.n	8010c2a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	68db      	ldr	r3, [r3, #12]
 8010c22:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8010c2a:	6878      	ldr	r0, [r7, #4]
 8010c2c:	f000 fa52 	bl	80110d4 <USB_CoreReset>
 8010c30:	4603      	mov	r3, r0
 8010c32:	73fb      	strb	r3, [r7, #15]
 8010c34:	e010      	b.n	8010c58 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	68db      	ldr	r3, [r3, #12]
 8010c3a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8010c42:	6878      	ldr	r0, [r7, #4]
 8010c44:	f000 fa46 	bl	80110d4 <USB_CoreReset>
 8010c48:	4603      	mov	r3, r0
 8010c4a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c50:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8010c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c5a:	2b01      	cmp	r3, #1
 8010c5c:	d10b      	bne.n	8010c76 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	689b      	ldr	r3, [r3, #8]
 8010c62:	f043 0206 	orr.w	r2, r3, #6
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	689b      	ldr	r3, [r3, #8]
 8010c6e:	f043 0220 	orr.w	r2, r3, #32
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8010c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c78:	4618      	mov	r0, r3
 8010c7a:	3710      	adds	r7, #16
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010c82:	b004      	add	sp, #16
 8010c84:	4770      	bx	lr
 8010c86:	bf00      	nop
 8010c88:	ffbdffbf 	.word	0xffbdffbf

08010c8c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8010c8c:	b480      	push	{r7}
 8010c8e:	b083      	sub	sp, #12
 8010c90:	af00      	add	r7, sp, #0
 8010c92:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	689b      	ldr	r3, [r3, #8]
 8010c98:	f023 0201 	bic.w	r2, r3, #1
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010ca0:	2300      	movs	r3, #0
}
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	370c      	adds	r7, #12
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cac:	4770      	bx	lr

08010cae <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8010cae:	b580      	push	{r7, lr}
 8010cb0:	b082      	sub	sp, #8
 8010cb2:	af00      	add	r7, sp, #0
 8010cb4:	6078      	str	r0, [r7, #4]
 8010cb6:	460b      	mov	r3, r1
 8010cb8:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	68db      	ldr	r3, [r3, #12]
 8010cbe:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8010cc6:	78fb      	ldrb	r3, [r7, #3]
 8010cc8:	2b01      	cmp	r3, #1
 8010cca:	d106      	bne.n	8010cda <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	68db      	ldr	r3, [r3, #12]
 8010cd0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	60da      	str	r2, [r3, #12]
 8010cd8:	e00b      	b.n	8010cf2 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8010cda:	78fb      	ldrb	r3, [r7, #3]
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d106      	bne.n	8010cee <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	68db      	ldr	r3, [r3, #12]
 8010ce4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	60da      	str	r2, [r3, #12]
 8010cec:	e001      	b.n	8010cf2 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8010cee:	2301      	movs	r3, #1
 8010cf0:	e003      	b.n	8010cfa <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8010cf2:	2032      	movs	r0, #50	; 0x32
 8010cf4:	f7fa fba4 	bl	800b440 <HAL_Delay>

  return HAL_OK;
 8010cf8:	2300      	movs	r3, #0
}
 8010cfa:	4618      	mov	r0, r3
 8010cfc:	3708      	adds	r7, #8
 8010cfe:	46bd      	mov	sp, r7
 8010d00:	bd80      	pop	{r7, pc}
	...

08010d04 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010d04:	b084      	sub	sp, #16
 8010d06:	b580      	push	{r7, lr}
 8010d08:	b086      	sub	sp, #24
 8010d0a:	af00      	add	r7, sp, #0
 8010d0c:	6078      	str	r0, [r7, #4]
 8010d0e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8010d12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8010d16:	2300      	movs	r3, #0
 8010d18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8010d1e:	2300      	movs	r3, #0
 8010d20:	613b      	str	r3, [r7, #16]
 8010d22:	e009      	b.n	8010d38 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8010d24:	687a      	ldr	r2, [r7, #4]
 8010d26:	693b      	ldr	r3, [r7, #16]
 8010d28:	3340      	adds	r3, #64	; 0x40
 8010d2a:	009b      	lsls	r3, r3, #2
 8010d2c:	4413      	add	r3, r2
 8010d2e:	2200      	movs	r2, #0
 8010d30:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8010d32:	693b      	ldr	r3, [r7, #16]
 8010d34:	3301      	adds	r3, #1
 8010d36:	613b      	str	r3, [r7, #16]
 8010d38:	693b      	ldr	r3, [r7, #16]
 8010d3a:	2b0e      	cmp	r3, #14
 8010d3c:	d9f2      	bls.n	8010d24 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8010d3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d11c      	bne.n	8010d7e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d4a:	685b      	ldr	r3, [r3, #4]
 8010d4c:	68fa      	ldr	r2, [r7, #12]
 8010d4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010d52:	f043 0302 	orr.w	r3, r3, #2
 8010d56:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010d5c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	601a      	str	r2, [r3, #0]
 8010d7c:	e005      	b.n	8010d8a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010d82:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010d90:	461a      	mov	r2, r3
 8010d92:	2300      	movs	r3, #0
 8010d94:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010d9c:	4619      	mov	r1, r3
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010da4:	461a      	mov	r2, r3
 8010da6:	680b      	ldr	r3, [r1, #0]
 8010da8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dac:	2b01      	cmp	r3, #1
 8010dae:	d10c      	bne.n	8010dca <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8010db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d104      	bne.n	8010dc0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8010db6:	2100      	movs	r1, #0
 8010db8:	6878      	ldr	r0, [r7, #4]
 8010dba:	f000 f959 	bl	8011070 <USB_SetDevSpeed>
 8010dbe:	e018      	b.n	8010df2 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8010dc0:	2101      	movs	r1, #1
 8010dc2:	6878      	ldr	r0, [r7, #4]
 8010dc4:	f000 f954 	bl	8011070 <USB_SetDevSpeed>
 8010dc8:	e013      	b.n	8010df2 <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8010dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dcc:	2b03      	cmp	r3, #3
 8010dce:	d10c      	bne.n	8010dea <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8010dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d104      	bne.n	8010de0 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8010dd6:	2100      	movs	r1, #0
 8010dd8:	6878      	ldr	r0, [r7, #4]
 8010dda:	f000 f949 	bl	8011070 <USB_SetDevSpeed>
 8010dde:	e008      	b.n	8010df2 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8010de0:	2101      	movs	r1, #1
 8010de2:	6878      	ldr	r0, [r7, #4]
 8010de4:	f000 f944 	bl	8011070 <USB_SetDevSpeed>
 8010de8:	e003      	b.n	8010df2 <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8010dea:	2103      	movs	r1, #3
 8010dec:	6878      	ldr	r0, [r7, #4]
 8010dee:	f000 f93f 	bl	8011070 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8010df2:	2110      	movs	r1, #16
 8010df4:	6878      	ldr	r0, [r7, #4]
 8010df6:	f000 f8f3 	bl	8010fe0 <USB_FlushTxFifo>
 8010dfa:	4603      	mov	r3, r0
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d001      	beq.n	8010e04 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8010e00:	2301      	movs	r3, #1
 8010e02:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8010e04:	6878      	ldr	r0, [r7, #4]
 8010e06:	f000 f911 	bl	801102c <USB_FlushRxFifo>
 8010e0a:	4603      	mov	r3, r0
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d001      	beq.n	8010e14 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8010e10:	2301      	movs	r3, #1
 8010e12:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010e1a:	461a      	mov	r2, r3
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010e26:	461a      	mov	r2, r3
 8010e28:	2300      	movs	r3, #0
 8010e2a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010e32:	461a      	mov	r2, r3
 8010e34:	2300      	movs	r3, #0
 8010e36:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010e38:	2300      	movs	r3, #0
 8010e3a:	613b      	str	r3, [r7, #16]
 8010e3c:	e043      	b.n	8010ec6 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010e3e:	693b      	ldr	r3, [r7, #16]
 8010e40:	015a      	lsls	r2, r3, #5
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	4413      	add	r3, r2
 8010e46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010e50:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010e54:	d118      	bne.n	8010e88 <USB_DevInit+0x184>
    {
      if (i == 0U)
 8010e56:	693b      	ldr	r3, [r7, #16]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d10a      	bne.n	8010e72 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8010e5c:	693b      	ldr	r3, [r7, #16]
 8010e5e:	015a      	lsls	r2, r3, #5
 8010e60:	68fb      	ldr	r3, [r7, #12]
 8010e62:	4413      	add	r3, r2
 8010e64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010e68:	461a      	mov	r2, r3
 8010e6a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8010e6e:	6013      	str	r3, [r2, #0]
 8010e70:	e013      	b.n	8010e9a <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8010e72:	693b      	ldr	r3, [r7, #16]
 8010e74:	015a      	lsls	r2, r3, #5
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	4413      	add	r3, r2
 8010e7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010e7e:	461a      	mov	r2, r3
 8010e80:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8010e84:	6013      	str	r3, [r2, #0]
 8010e86:	e008      	b.n	8010e9a <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8010e88:	693b      	ldr	r3, [r7, #16]
 8010e8a:	015a      	lsls	r2, r3, #5
 8010e8c:	68fb      	ldr	r3, [r7, #12]
 8010e8e:	4413      	add	r3, r2
 8010e90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010e94:	461a      	mov	r2, r3
 8010e96:	2300      	movs	r3, #0
 8010e98:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8010e9a:	693b      	ldr	r3, [r7, #16]
 8010e9c:	015a      	lsls	r2, r3, #5
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	4413      	add	r3, r2
 8010ea2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010ea6:	461a      	mov	r2, r3
 8010ea8:	2300      	movs	r3, #0
 8010eaa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8010eac:	693b      	ldr	r3, [r7, #16]
 8010eae:	015a      	lsls	r2, r3, #5
 8010eb0:	68fb      	ldr	r3, [r7, #12]
 8010eb2:	4413      	add	r3, r2
 8010eb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010eb8:	461a      	mov	r2, r3
 8010eba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8010ebe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010ec0:	693b      	ldr	r3, [r7, #16]
 8010ec2:	3301      	adds	r3, #1
 8010ec4:	613b      	str	r3, [r7, #16]
 8010ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ec8:	693a      	ldr	r2, [r7, #16]
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	d3b7      	bcc.n	8010e3e <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010ece:	2300      	movs	r3, #0
 8010ed0:	613b      	str	r3, [r7, #16]
 8010ed2:	e043      	b.n	8010f5c <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010ed4:	693b      	ldr	r3, [r7, #16]
 8010ed6:	015a      	lsls	r2, r3, #5
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	4413      	add	r3, r2
 8010edc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010ee6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010eea:	d118      	bne.n	8010f1e <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8010eec:	693b      	ldr	r3, [r7, #16]
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d10a      	bne.n	8010f08 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8010ef2:	693b      	ldr	r3, [r7, #16]
 8010ef4:	015a      	lsls	r2, r3, #5
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	4413      	add	r3, r2
 8010efa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010efe:	461a      	mov	r2, r3
 8010f00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8010f04:	6013      	str	r3, [r2, #0]
 8010f06:	e013      	b.n	8010f30 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8010f08:	693b      	ldr	r3, [r7, #16]
 8010f0a:	015a      	lsls	r2, r3, #5
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	4413      	add	r3, r2
 8010f10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010f14:	461a      	mov	r2, r3
 8010f16:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8010f1a:	6013      	str	r3, [r2, #0]
 8010f1c:	e008      	b.n	8010f30 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8010f1e:	693b      	ldr	r3, [r7, #16]
 8010f20:	015a      	lsls	r2, r3, #5
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	4413      	add	r3, r2
 8010f26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010f2a:	461a      	mov	r2, r3
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8010f30:	693b      	ldr	r3, [r7, #16]
 8010f32:	015a      	lsls	r2, r3, #5
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	4413      	add	r3, r2
 8010f38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010f3c:	461a      	mov	r2, r3
 8010f3e:	2300      	movs	r3, #0
 8010f40:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8010f42:	693b      	ldr	r3, [r7, #16]
 8010f44:	015a      	lsls	r2, r3, #5
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	4413      	add	r3, r2
 8010f4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010f4e:	461a      	mov	r2, r3
 8010f50:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8010f54:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010f56:	693b      	ldr	r3, [r7, #16]
 8010f58:	3301      	adds	r3, #1
 8010f5a:	613b      	str	r3, [r7, #16]
 8010f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f5e:	693a      	ldr	r2, [r7, #16]
 8010f60:	429a      	cmp	r2, r3
 8010f62:	d3b7      	bcc.n	8010ed4 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010f6a:	691b      	ldr	r3, [r3, #16]
 8010f6c:	68fa      	ldr	r2, [r7, #12]
 8010f6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010f72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010f76:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8010f84:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8010f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d105      	bne.n	8010f98 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	699b      	ldr	r3, [r3, #24]
 8010f90:	f043 0210 	orr.w	r2, r3, #16
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	699a      	ldr	r2, [r3, #24]
 8010f9c:	4b0e      	ldr	r3, [pc, #56]	; (8010fd8 <USB_DevInit+0x2d4>)
 8010f9e:	4313      	orrs	r3, r2
 8010fa0:	687a      	ldr	r2, [r7, #4]
 8010fa2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8010fa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d005      	beq.n	8010fb6 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	699b      	ldr	r3, [r3, #24]
 8010fae:	f043 0208 	orr.w	r2, r3, #8
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8010fb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010fb8:	2b01      	cmp	r3, #1
 8010fba:	d105      	bne.n	8010fc8 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	699a      	ldr	r2, [r3, #24]
 8010fc0:	4b06      	ldr	r3, [pc, #24]	; (8010fdc <USB_DevInit+0x2d8>)
 8010fc2:	4313      	orrs	r3, r2
 8010fc4:	687a      	ldr	r2, [r7, #4]
 8010fc6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8010fc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8010fca:	4618      	mov	r0, r3
 8010fcc:	3718      	adds	r7, #24
 8010fce:	46bd      	mov	sp, r7
 8010fd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010fd4:	b004      	add	sp, #16
 8010fd6:	4770      	bx	lr
 8010fd8:	803c3800 	.word	0x803c3800
 8010fdc:	40000004 	.word	0x40000004

08010fe0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8010fe0:	b480      	push	{r7}
 8010fe2:	b085      	sub	sp, #20
 8010fe4:	af00      	add	r7, sp, #0
 8010fe6:	6078      	str	r0, [r7, #4]
 8010fe8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8010fea:	2300      	movs	r3, #0
 8010fec:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010fee:	683b      	ldr	r3, [r7, #0]
 8010ff0:	019b      	lsls	r3, r3, #6
 8010ff2:	f043 0220 	orr.w	r2, r3, #32
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8010ffa:	68fb      	ldr	r3, [r7, #12]
 8010ffc:	3301      	adds	r3, #1
 8010ffe:	60fb      	str	r3, [r7, #12]
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	4a09      	ldr	r2, [pc, #36]	; (8011028 <USB_FlushTxFifo+0x48>)
 8011004:	4293      	cmp	r3, r2
 8011006:	d901      	bls.n	801100c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8011008:	2303      	movs	r3, #3
 801100a:	e006      	b.n	801101a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	691b      	ldr	r3, [r3, #16]
 8011010:	f003 0320 	and.w	r3, r3, #32
 8011014:	2b20      	cmp	r3, #32
 8011016:	d0f0      	beq.n	8010ffa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8011018:	2300      	movs	r3, #0
}
 801101a:	4618      	mov	r0, r3
 801101c:	3714      	adds	r7, #20
 801101e:	46bd      	mov	sp, r7
 8011020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011024:	4770      	bx	lr
 8011026:	bf00      	nop
 8011028:	00030d40 	.word	0x00030d40

0801102c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801102c:	b480      	push	{r7}
 801102e:	b085      	sub	sp, #20
 8011030:	af00      	add	r7, sp, #0
 8011032:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8011034:	2300      	movs	r3, #0
 8011036:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	2210      	movs	r2, #16
 801103c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 801103e:	68fb      	ldr	r3, [r7, #12]
 8011040:	3301      	adds	r3, #1
 8011042:	60fb      	str	r3, [r7, #12]
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	4a09      	ldr	r2, [pc, #36]	; (801106c <USB_FlushRxFifo+0x40>)
 8011048:	4293      	cmp	r3, r2
 801104a:	d901      	bls.n	8011050 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 801104c:	2303      	movs	r3, #3
 801104e:	e006      	b.n	801105e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	691b      	ldr	r3, [r3, #16]
 8011054:	f003 0310 	and.w	r3, r3, #16
 8011058:	2b10      	cmp	r3, #16
 801105a:	d0f0      	beq.n	801103e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 801105c:	2300      	movs	r3, #0
}
 801105e:	4618      	mov	r0, r3
 8011060:	3714      	adds	r7, #20
 8011062:	46bd      	mov	sp, r7
 8011064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011068:	4770      	bx	lr
 801106a:	bf00      	nop
 801106c:	00030d40 	.word	0x00030d40

08011070 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8011070:	b480      	push	{r7}
 8011072:	b085      	sub	sp, #20
 8011074:	af00      	add	r7, sp, #0
 8011076:	6078      	str	r0, [r7, #4]
 8011078:	460b      	mov	r3, r1
 801107a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8011080:	68fb      	ldr	r3, [r7, #12]
 8011082:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011086:	681a      	ldr	r2, [r3, #0]
 8011088:	78fb      	ldrb	r3, [r7, #3]
 801108a:	68f9      	ldr	r1, [r7, #12]
 801108c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011090:	4313      	orrs	r3, r2
 8011092:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8011094:	2300      	movs	r3, #0
}
 8011096:	4618      	mov	r0, r3
 8011098:	3714      	adds	r7, #20
 801109a:	46bd      	mov	sp, r7
 801109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a0:	4770      	bx	lr

080110a2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80110a2:	b580      	push	{r7, lr}
 80110a4:	b084      	sub	sp, #16
 80110a6:	af00      	add	r7, sp, #0
 80110a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80110b4:	685b      	ldr	r3, [r3, #4]
 80110b6:	68fa      	ldr	r2, [r7, #12]
 80110b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80110bc:	f043 0302 	orr.w	r3, r3, #2
 80110c0:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80110c2:	2003      	movs	r0, #3
 80110c4:	f7fa f9bc 	bl	800b440 <HAL_Delay>

  return HAL_OK;
 80110c8:	2300      	movs	r3, #0
}
 80110ca:	4618      	mov	r0, r3
 80110cc:	3710      	adds	r7, #16
 80110ce:	46bd      	mov	sp, r7
 80110d0:	bd80      	pop	{r7, pc}
	...

080110d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80110d4:	b480      	push	{r7}
 80110d6:	b085      	sub	sp, #20
 80110d8:	af00      	add	r7, sp, #0
 80110da:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80110dc:	2300      	movs	r3, #0
 80110de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	3301      	adds	r3, #1
 80110e4:	60fb      	str	r3, [r7, #12]
 80110e6:	68fb      	ldr	r3, [r7, #12]
 80110e8:	4a13      	ldr	r2, [pc, #76]	; (8011138 <USB_CoreReset+0x64>)
 80110ea:	4293      	cmp	r3, r2
 80110ec:	d901      	bls.n	80110f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80110ee:	2303      	movs	r3, #3
 80110f0:	e01b      	b.n	801112a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	691b      	ldr	r3, [r3, #16]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	daf2      	bge.n	80110e0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80110fa:	2300      	movs	r3, #0
 80110fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	691b      	ldr	r3, [r3, #16]
 8011102:	f043 0201 	orr.w	r2, r3, #1
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 801110a:	68fb      	ldr	r3, [r7, #12]
 801110c:	3301      	adds	r3, #1
 801110e:	60fb      	str	r3, [r7, #12]
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	4a09      	ldr	r2, [pc, #36]	; (8011138 <USB_CoreReset+0x64>)
 8011114:	4293      	cmp	r3, r2
 8011116:	d901      	bls.n	801111c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8011118:	2303      	movs	r3, #3
 801111a:	e006      	b.n	801112a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	691b      	ldr	r3, [r3, #16]
 8011120:	f003 0301 	and.w	r3, r3, #1
 8011124:	2b01      	cmp	r3, #1
 8011126:	d0f0      	beq.n	801110a <USB_CoreReset+0x36>

  return HAL_OK;
 8011128:	2300      	movs	r3, #0
}
 801112a:	4618      	mov	r0, r3
 801112c:	3714      	adds	r7, #20
 801112e:	46bd      	mov	sp, r7
 8011130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011134:	4770      	bx	lr
 8011136:	bf00      	nop
 8011138:	00030d40 	.word	0x00030d40

0801113c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 801113c:	b5b0      	push	{r4, r5, r7, lr}
 801113e:	b08e      	sub	sp, #56	; 0x38
 8011140:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8011142:	4ba0      	ldr	r3, [pc, #640]	; (80113c4 <MX_LWIP_Init+0x288>)
 8011144:	22c0      	movs	r2, #192	; 0xc0
 8011146:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8011148:	4b9e      	ldr	r3, [pc, #632]	; (80113c4 <MX_LWIP_Init+0x288>)
 801114a:	22a8      	movs	r2, #168	; 0xa8
 801114c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 801114e:	4b9d      	ldr	r3, [pc, #628]	; (80113c4 <MX_LWIP_Init+0x288>)
 8011150:	2201      	movs	r2, #1
 8011152:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 70;
 8011154:	4b9b      	ldr	r3, [pc, #620]	; (80113c4 <MX_LWIP_Init+0x288>)
 8011156:	2246      	movs	r2, #70	; 0x46
 8011158:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 801115a:	4b9b      	ldr	r3, [pc, #620]	; (80113c8 <MX_LWIP_Init+0x28c>)
 801115c:	22ff      	movs	r2, #255	; 0xff
 801115e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8011160:	4b99      	ldr	r3, [pc, #612]	; (80113c8 <MX_LWIP_Init+0x28c>)
 8011162:	22ff      	movs	r2, #255	; 0xff
 8011164:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8011166:	4b98      	ldr	r3, [pc, #608]	; (80113c8 <MX_LWIP_Init+0x28c>)
 8011168:	22ff      	movs	r2, #255	; 0xff
 801116a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 801116c:	4b96      	ldr	r3, [pc, #600]	; (80113c8 <MX_LWIP_Init+0x28c>)
 801116e:	2200      	movs	r2, #0
 8011170:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 8011172:	4b96      	ldr	r3, [pc, #600]	; (80113cc <MX_LWIP_Init+0x290>)
 8011174:	2200      	movs	r2, #0
 8011176:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 8011178:	4b94      	ldr	r3, [pc, #592]	; (80113cc <MX_LWIP_Init+0x290>)
 801117a:	2200      	movs	r2, #0
 801117c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 801117e:	4b93      	ldr	r3, [pc, #588]	; (80113cc <MX_LWIP_Init+0x290>)
 8011180:	2200      	movs	r2, #0
 8011182:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 8011184:	4b91      	ldr	r3, [pc, #580]	; (80113cc <MX_LWIP_Init+0x290>)
 8011186:	2200      	movs	r2, #0
 8011188:	70da      	strb	r2, [r3, #3]

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 801118a:	2100      	movs	r1, #0
 801118c:	2000      	movs	r0, #0
 801118e:	f003 fdc9 	bl	8014d24 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8011192:	4b8c      	ldr	r3, [pc, #560]	; (80113c4 <MX_LWIP_Init+0x288>)
 8011194:	781b      	ldrb	r3, [r3, #0]
 8011196:	061a      	lsls	r2, r3, #24
 8011198:	4b8a      	ldr	r3, [pc, #552]	; (80113c4 <MX_LWIP_Init+0x288>)
 801119a:	785b      	ldrb	r3, [r3, #1]
 801119c:	041b      	lsls	r3, r3, #16
 801119e:	431a      	orrs	r2, r3
 80111a0:	4b88      	ldr	r3, [pc, #544]	; (80113c4 <MX_LWIP_Init+0x288>)
 80111a2:	789b      	ldrb	r3, [r3, #2]
 80111a4:	021b      	lsls	r3, r3, #8
 80111a6:	4313      	orrs	r3, r2
 80111a8:	4a86      	ldr	r2, [pc, #536]	; (80113c4 <MX_LWIP_Init+0x288>)
 80111aa:	78d2      	ldrb	r2, [r2, #3]
 80111ac:	4313      	orrs	r3, r2
 80111ae:	061a      	lsls	r2, r3, #24
 80111b0:	4b84      	ldr	r3, [pc, #528]	; (80113c4 <MX_LWIP_Init+0x288>)
 80111b2:	781b      	ldrb	r3, [r3, #0]
 80111b4:	0619      	lsls	r1, r3, #24
 80111b6:	4b83      	ldr	r3, [pc, #524]	; (80113c4 <MX_LWIP_Init+0x288>)
 80111b8:	785b      	ldrb	r3, [r3, #1]
 80111ba:	041b      	lsls	r3, r3, #16
 80111bc:	4319      	orrs	r1, r3
 80111be:	4b81      	ldr	r3, [pc, #516]	; (80113c4 <MX_LWIP_Init+0x288>)
 80111c0:	789b      	ldrb	r3, [r3, #2]
 80111c2:	021b      	lsls	r3, r3, #8
 80111c4:	430b      	orrs	r3, r1
 80111c6:	497f      	ldr	r1, [pc, #508]	; (80113c4 <MX_LWIP_Init+0x288>)
 80111c8:	78c9      	ldrb	r1, [r1, #3]
 80111ca:	430b      	orrs	r3, r1
 80111cc:	021b      	lsls	r3, r3, #8
 80111ce:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80111d2:	431a      	orrs	r2, r3
 80111d4:	4b7b      	ldr	r3, [pc, #492]	; (80113c4 <MX_LWIP_Init+0x288>)
 80111d6:	781b      	ldrb	r3, [r3, #0]
 80111d8:	0619      	lsls	r1, r3, #24
 80111da:	4b7a      	ldr	r3, [pc, #488]	; (80113c4 <MX_LWIP_Init+0x288>)
 80111dc:	785b      	ldrb	r3, [r3, #1]
 80111de:	041b      	lsls	r3, r3, #16
 80111e0:	4319      	orrs	r1, r3
 80111e2:	4b78      	ldr	r3, [pc, #480]	; (80113c4 <MX_LWIP_Init+0x288>)
 80111e4:	789b      	ldrb	r3, [r3, #2]
 80111e6:	021b      	lsls	r3, r3, #8
 80111e8:	430b      	orrs	r3, r1
 80111ea:	4976      	ldr	r1, [pc, #472]	; (80113c4 <MX_LWIP_Init+0x288>)
 80111ec:	78c9      	ldrb	r1, [r1, #3]
 80111ee:	430b      	orrs	r3, r1
 80111f0:	0a1b      	lsrs	r3, r3, #8
 80111f2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80111f6:	431a      	orrs	r2, r3
 80111f8:	4b72      	ldr	r3, [pc, #456]	; (80113c4 <MX_LWIP_Init+0x288>)
 80111fa:	781b      	ldrb	r3, [r3, #0]
 80111fc:	0619      	lsls	r1, r3, #24
 80111fe:	4b71      	ldr	r3, [pc, #452]	; (80113c4 <MX_LWIP_Init+0x288>)
 8011200:	785b      	ldrb	r3, [r3, #1]
 8011202:	041b      	lsls	r3, r3, #16
 8011204:	4319      	orrs	r1, r3
 8011206:	4b6f      	ldr	r3, [pc, #444]	; (80113c4 <MX_LWIP_Init+0x288>)
 8011208:	789b      	ldrb	r3, [r3, #2]
 801120a:	021b      	lsls	r3, r3, #8
 801120c:	430b      	orrs	r3, r1
 801120e:	496d      	ldr	r1, [pc, #436]	; (80113c4 <MX_LWIP_Init+0x288>)
 8011210:	78c9      	ldrb	r1, [r1, #3]
 8011212:	430b      	orrs	r3, r1
 8011214:	0e1b      	lsrs	r3, r3, #24
 8011216:	4313      	orrs	r3, r2
 8011218:	4a6d      	ldr	r2, [pc, #436]	; (80113d0 <MX_LWIP_Init+0x294>)
 801121a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 801121c:	4b6a      	ldr	r3, [pc, #424]	; (80113c8 <MX_LWIP_Init+0x28c>)
 801121e:	781b      	ldrb	r3, [r3, #0]
 8011220:	061a      	lsls	r2, r3, #24
 8011222:	4b69      	ldr	r3, [pc, #420]	; (80113c8 <MX_LWIP_Init+0x28c>)
 8011224:	785b      	ldrb	r3, [r3, #1]
 8011226:	041b      	lsls	r3, r3, #16
 8011228:	431a      	orrs	r2, r3
 801122a:	4b67      	ldr	r3, [pc, #412]	; (80113c8 <MX_LWIP_Init+0x28c>)
 801122c:	789b      	ldrb	r3, [r3, #2]
 801122e:	021b      	lsls	r3, r3, #8
 8011230:	4313      	orrs	r3, r2
 8011232:	4a65      	ldr	r2, [pc, #404]	; (80113c8 <MX_LWIP_Init+0x28c>)
 8011234:	78d2      	ldrb	r2, [r2, #3]
 8011236:	4313      	orrs	r3, r2
 8011238:	061a      	lsls	r2, r3, #24
 801123a:	4b63      	ldr	r3, [pc, #396]	; (80113c8 <MX_LWIP_Init+0x28c>)
 801123c:	781b      	ldrb	r3, [r3, #0]
 801123e:	0619      	lsls	r1, r3, #24
 8011240:	4b61      	ldr	r3, [pc, #388]	; (80113c8 <MX_LWIP_Init+0x28c>)
 8011242:	785b      	ldrb	r3, [r3, #1]
 8011244:	041b      	lsls	r3, r3, #16
 8011246:	4319      	orrs	r1, r3
 8011248:	4b5f      	ldr	r3, [pc, #380]	; (80113c8 <MX_LWIP_Init+0x28c>)
 801124a:	789b      	ldrb	r3, [r3, #2]
 801124c:	021b      	lsls	r3, r3, #8
 801124e:	430b      	orrs	r3, r1
 8011250:	495d      	ldr	r1, [pc, #372]	; (80113c8 <MX_LWIP_Init+0x28c>)
 8011252:	78c9      	ldrb	r1, [r1, #3]
 8011254:	430b      	orrs	r3, r1
 8011256:	021b      	lsls	r3, r3, #8
 8011258:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 801125c:	431a      	orrs	r2, r3
 801125e:	4b5a      	ldr	r3, [pc, #360]	; (80113c8 <MX_LWIP_Init+0x28c>)
 8011260:	781b      	ldrb	r3, [r3, #0]
 8011262:	0619      	lsls	r1, r3, #24
 8011264:	4b58      	ldr	r3, [pc, #352]	; (80113c8 <MX_LWIP_Init+0x28c>)
 8011266:	785b      	ldrb	r3, [r3, #1]
 8011268:	041b      	lsls	r3, r3, #16
 801126a:	4319      	orrs	r1, r3
 801126c:	4b56      	ldr	r3, [pc, #344]	; (80113c8 <MX_LWIP_Init+0x28c>)
 801126e:	789b      	ldrb	r3, [r3, #2]
 8011270:	021b      	lsls	r3, r3, #8
 8011272:	430b      	orrs	r3, r1
 8011274:	4954      	ldr	r1, [pc, #336]	; (80113c8 <MX_LWIP_Init+0x28c>)
 8011276:	78c9      	ldrb	r1, [r1, #3]
 8011278:	430b      	orrs	r3, r1
 801127a:	0a1b      	lsrs	r3, r3, #8
 801127c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8011280:	431a      	orrs	r2, r3
 8011282:	4b51      	ldr	r3, [pc, #324]	; (80113c8 <MX_LWIP_Init+0x28c>)
 8011284:	781b      	ldrb	r3, [r3, #0]
 8011286:	0619      	lsls	r1, r3, #24
 8011288:	4b4f      	ldr	r3, [pc, #316]	; (80113c8 <MX_LWIP_Init+0x28c>)
 801128a:	785b      	ldrb	r3, [r3, #1]
 801128c:	041b      	lsls	r3, r3, #16
 801128e:	4319      	orrs	r1, r3
 8011290:	4b4d      	ldr	r3, [pc, #308]	; (80113c8 <MX_LWIP_Init+0x28c>)
 8011292:	789b      	ldrb	r3, [r3, #2]
 8011294:	021b      	lsls	r3, r3, #8
 8011296:	430b      	orrs	r3, r1
 8011298:	494b      	ldr	r1, [pc, #300]	; (80113c8 <MX_LWIP_Init+0x28c>)
 801129a:	78c9      	ldrb	r1, [r1, #3]
 801129c:	430b      	orrs	r3, r1
 801129e:	0e1b      	lsrs	r3, r3, #24
 80112a0:	4313      	orrs	r3, r2
 80112a2:	4a4c      	ldr	r2, [pc, #304]	; (80113d4 <MX_LWIP_Init+0x298>)
 80112a4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80112a6:	4b49      	ldr	r3, [pc, #292]	; (80113cc <MX_LWIP_Init+0x290>)
 80112a8:	781b      	ldrb	r3, [r3, #0]
 80112aa:	061a      	lsls	r2, r3, #24
 80112ac:	4b47      	ldr	r3, [pc, #284]	; (80113cc <MX_LWIP_Init+0x290>)
 80112ae:	785b      	ldrb	r3, [r3, #1]
 80112b0:	041b      	lsls	r3, r3, #16
 80112b2:	431a      	orrs	r2, r3
 80112b4:	4b45      	ldr	r3, [pc, #276]	; (80113cc <MX_LWIP_Init+0x290>)
 80112b6:	789b      	ldrb	r3, [r3, #2]
 80112b8:	021b      	lsls	r3, r3, #8
 80112ba:	4313      	orrs	r3, r2
 80112bc:	4a43      	ldr	r2, [pc, #268]	; (80113cc <MX_LWIP_Init+0x290>)
 80112be:	78d2      	ldrb	r2, [r2, #3]
 80112c0:	4313      	orrs	r3, r2
 80112c2:	061a      	lsls	r2, r3, #24
 80112c4:	4b41      	ldr	r3, [pc, #260]	; (80113cc <MX_LWIP_Init+0x290>)
 80112c6:	781b      	ldrb	r3, [r3, #0]
 80112c8:	0619      	lsls	r1, r3, #24
 80112ca:	4b40      	ldr	r3, [pc, #256]	; (80113cc <MX_LWIP_Init+0x290>)
 80112cc:	785b      	ldrb	r3, [r3, #1]
 80112ce:	041b      	lsls	r3, r3, #16
 80112d0:	4319      	orrs	r1, r3
 80112d2:	4b3e      	ldr	r3, [pc, #248]	; (80113cc <MX_LWIP_Init+0x290>)
 80112d4:	789b      	ldrb	r3, [r3, #2]
 80112d6:	021b      	lsls	r3, r3, #8
 80112d8:	430b      	orrs	r3, r1
 80112da:	493c      	ldr	r1, [pc, #240]	; (80113cc <MX_LWIP_Init+0x290>)
 80112dc:	78c9      	ldrb	r1, [r1, #3]
 80112de:	430b      	orrs	r3, r1
 80112e0:	021b      	lsls	r3, r3, #8
 80112e2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80112e6:	431a      	orrs	r2, r3
 80112e8:	4b38      	ldr	r3, [pc, #224]	; (80113cc <MX_LWIP_Init+0x290>)
 80112ea:	781b      	ldrb	r3, [r3, #0]
 80112ec:	0619      	lsls	r1, r3, #24
 80112ee:	4b37      	ldr	r3, [pc, #220]	; (80113cc <MX_LWIP_Init+0x290>)
 80112f0:	785b      	ldrb	r3, [r3, #1]
 80112f2:	041b      	lsls	r3, r3, #16
 80112f4:	4319      	orrs	r1, r3
 80112f6:	4b35      	ldr	r3, [pc, #212]	; (80113cc <MX_LWIP_Init+0x290>)
 80112f8:	789b      	ldrb	r3, [r3, #2]
 80112fa:	021b      	lsls	r3, r3, #8
 80112fc:	430b      	orrs	r3, r1
 80112fe:	4933      	ldr	r1, [pc, #204]	; (80113cc <MX_LWIP_Init+0x290>)
 8011300:	78c9      	ldrb	r1, [r1, #3]
 8011302:	430b      	orrs	r3, r1
 8011304:	0a1b      	lsrs	r3, r3, #8
 8011306:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 801130a:	431a      	orrs	r2, r3
 801130c:	4b2f      	ldr	r3, [pc, #188]	; (80113cc <MX_LWIP_Init+0x290>)
 801130e:	781b      	ldrb	r3, [r3, #0]
 8011310:	0619      	lsls	r1, r3, #24
 8011312:	4b2e      	ldr	r3, [pc, #184]	; (80113cc <MX_LWIP_Init+0x290>)
 8011314:	785b      	ldrb	r3, [r3, #1]
 8011316:	041b      	lsls	r3, r3, #16
 8011318:	4319      	orrs	r1, r3
 801131a:	4b2c      	ldr	r3, [pc, #176]	; (80113cc <MX_LWIP_Init+0x290>)
 801131c:	789b      	ldrb	r3, [r3, #2]
 801131e:	021b      	lsls	r3, r3, #8
 8011320:	430b      	orrs	r3, r1
 8011322:	492a      	ldr	r1, [pc, #168]	; (80113cc <MX_LWIP_Init+0x290>)
 8011324:	78c9      	ldrb	r1, [r1, #3]
 8011326:	430b      	orrs	r3, r1
 8011328:	0e1b      	lsrs	r3, r3, #24
 801132a:	4313      	orrs	r3, r2
 801132c:	4a2a      	ldr	r2, [pc, #168]	; (80113d8 <MX_LWIP_Init+0x29c>)
 801132e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8011330:	4b2a      	ldr	r3, [pc, #168]	; (80113dc <MX_LWIP_Init+0x2a0>)
 8011332:	9302      	str	r3, [sp, #8]
 8011334:	4b2a      	ldr	r3, [pc, #168]	; (80113e0 <MX_LWIP_Init+0x2a4>)
 8011336:	9301      	str	r3, [sp, #4]
 8011338:	2300      	movs	r3, #0
 801133a:	9300      	str	r3, [sp, #0]
 801133c:	4b26      	ldr	r3, [pc, #152]	; (80113d8 <MX_LWIP_Init+0x29c>)
 801133e:	4a25      	ldr	r2, [pc, #148]	; (80113d4 <MX_LWIP_Init+0x298>)
 8011340:	4923      	ldr	r1, [pc, #140]	; (80113d0 <MX_LWIP_Init+0x294>)
 8011342:	4828      	ldr	r0, [pc, #160]	; (80113e4 <MX_LWIP_Init+0x2a8>)
 8011344:	f005 f8c2 	bl	80164cc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8011348:	4826      	ldr	r0, [pc, #152]	; (80113e4 <MX_LWIP_Init+0x2a8>)
 801134a:	f005 fa71 	bl	8016830 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 801134e:	4b25      	ldr	r3, [pc, #148]	; (80113e4 <MX_LWIP_Init+0x2a8>)
 8011350:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011354:	089b      	lsrs	r3, r3, #2
 8011356:	f003 0301 	and.w	r3, r3, #1
 801135a:	b2db      	uxtb	r3, r3
 801135c:	2b00      	cmp	r3, #0
 801135e:	d003      	beq.n	8011368 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8011360:	4820      	ldr	r0, [pc, #128]	; (80113e4 <MX_LWIP_Init+0x2a8>)
 8011362:	f005 fa75 	bl	8016850 <netif_set_up>
 8011366:	e002      	b.n	801136e <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 8011368:	481e      	ldr	r0, [pc, #120]	; (80113e4 <MX_LWIP_Init+0x2a8>)
 801136a:	f005 fadd 	bl	8016928 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 801136e:	491e      	ldr	r1, [pc, #120]	; (80113e8 <MX_LWIP_Init+0x2ac>)
 8011370:	481c      	ldr	r0, [pc, #112]	; (80113e4 <MX_LWIP_Init+0x2a8>)
 8011372:	f005 fb6f 	bl	8016a54 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 8011376:	2300      	movs	r3, #0
 8011378:	623b      	str	r3, [r7, #32]
 801137a:	2300      	movs	r3, #0
 801137c:	627b      	str	r3, [r7, #36]	; 0x24
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 801137e:	f107 0320 	add.w	r3, r7, #32
 8011382:	2101      	movs	r1, #1
 8011384:	4618      	mov	r0, r3
 8011386:	f000 fd8f 	bl	8011ea8 <osSemaphoreCreate>
 801138a:	4602      	mov	r2, r0
 801138c:	4b17      	ldr	r3, [pc, #92]	; (80113ec <MX_LWIP_Init+0x2b0>)
 801138e:	601a      	str	r2, [r3, #0]

  link_arg.netif = &gnetif;
 8011390:	4b17      	ldr	r3, [pc, #92]	; (80113f0 <MX_LWIP_Init+0x2b4>)
 8011392:	4a14      	ldr	r2, [pc, #80]	; (80113e4 <MX_LWIP_Init+0x2a8>)
 8011394:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 8011396:	4b15      	ldr	r3, [pc, #84]	; (80113ec <MX_LWIP_Init+0x2b0>)
 8011398:	681b      	ldr	r3, [r3, #0]
 801139a:	4a15      	ldr	r2, [pc, #84]	; (80113f0 <MX_LWIP_Init+0x2b4>)
 801139c:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 801139e:	4b15      	ldr	r3, [pc, #84]	; (80113f4 <MX_LWIP_Init+0x2b8>)
 80113a0:	1d3c      	adds	r4, r7, #4
 80113a2:	461d      	mov	r5, r3
 80113a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80113a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80113a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80113ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 80113b0:	1d3b      	adds	r3, r7, #4
 80113b2:	490f      	ldr	r1, [pc, #60]	; (80113f0 <MX_LWIP_Init+0x2b4>)
 80113b4:	4618      	mov	r0, r3
 80113b6:	f000 fc7a 	bl	8011cae <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80113ba:	bf00      	nop
 80113bc:	3728      	adds	r7, #40	; 0x28
 80113be:	46bd      	mov	sp, r7
 80113c0:	bdb0      	pop	{r4, r5, r7, pc}
 80113c2:	bf00      	nop
 80113c4:	20019724 	.word	0x20019724
 80113c8:	20019720 	.word	0x20019720
 80113cc:	200196e4 	.word	0x200196e4
 80113d0:	2001971c 	.word	0x2001971c
 80113d4:	20019728 	.word	0x20019728
 80113d8:	2001972c 	.word	0x2001972c
 80113dc:	08014c61 	.word	0x08014c61
 80113e0:	08011a3d 	.word	0x08011a3d
 80113e4:	200196e8 	.word	0x200196e8
 80113e8:	08011b21 	.word	0x08011b21
 80113ec:	20000344 	.word	0x20000344
 80113f0:	200196dc 	.word	0x200196dc
 80113f4:	080219dc 	.word	0x080219dc

080113f8 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80113f8:	b580      	push	{r7, lr}
 80113fa:	b08e      	sub	sp, #56	; 0x38
 80113fc:	af00      	add	r7, sp, #0
 80113fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011400:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011404:	2200      	movs	r2, #0
 8011406:	601a      	str	r2, [r3, #0]
 8011408:	605a      	str	r2, [r3, #4]
 801140a:	609a      	str	r2, [r3, #8]
 801140c:	60da      	str	r2, [r3, #12]
 801140e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	4a52      	ldr	r2, [pc, #328]	; (8011560 <HAL_ETH_MspInit+0x168>)
 8011416:	4293      	cmp	r3, r2
 8011418:	f040 809e 	bne.w	8011558 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 801141c:	4b51      	ldr	r3, [pc, #324]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 801141e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011420:	4a50      	ldr	r2, [pc, #320]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 8011422:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8011426:	6313      	str	r3, [r2, #48]	; 0x30
 8011428:	4b4e      	ldr	r3, [pc, #312]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 801142a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801142c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011430:	623b      	str	r3, [r7, #32]
 8011432:	6a3b      	ldr	r3, [r7, #32]
 8011434:	4b4b      	ldr	r3, [pc, #300]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 8011436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011438:	4a4a      	ldr	r2, [pc, #296]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 801143a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 801143e:	6313      	str	r3, [r2, #48]	; 0x30
 8011440:	4b48      	ldr	r3, [pc, #288]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 8011442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011444:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8011448:	61fb      	str	r3, [r7, #28]
 801144a:	69fb      	ldr	r3, [r7, #28]
 801144c:	4b45      	ldr	r3, [pc, #276]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 801144e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011450:	4a44      	ldr	r2, [pc, #272]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 8011452:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8011456:	6313      	str	r3, [r2, #48]	; 0x30
 8011458:	4b42      	ldr	r3, [pc, #264]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 801145a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801145c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011460:	61bb      	str	r3, [r7, #24]
 8011462:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011464:	4b3f      	ldr	r3, [pc, #252]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 8011466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011468:	4a3e      	ldr	r2, [pc, #248]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 801146a:	f043 0304 	orr.w	r3, r3, #4
 801146e:	6313      	str	r3, [r2, #48]	; 0x30
 8011470:	4b3c      	ldr	r3, [pc, #240]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 8011472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011474:	f003 0304 	and.w	r3, r3, #4
 8011478:	617b      	str	r3, [r7, #20]
 801147a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801147c:	4b39      	ldr	r3, [pc, #228]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 801147e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011480:	4a38      	ldr	r2, [pc, #224]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 8011482:	f043 0301 	orr.w	r3, r3, #1
 8011486:	6313      	str	r3, [r2, #48]	; 0x30
 8011488:	4b36      	ldr	r3, [pc, #216]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 801148a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801148c:	f003 0301 	and.w	r3, r3, #1
 8011490:	613b      	str	r3, [r7, #16]
 8011492:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011494:	4b33      	ldr	r3, [pc, #204]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 8011496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011498:	4a32      	ldr	r2, [pc, #200]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 801149a:	f043 0302 	orr.w	r3, r3, #2
 801149e:	6313      	str	r3, [r2, #48]	; 0x30
 80114a0:	4b30      	ldr	r3, [pc, #192]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 80114a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114a4:	f003 0302 	and.w	r3, r3, #2
 80114a8:	60fb      	str	r3, [r7, #12]
 80114aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80114ac:	4b2d      	ldr	r3, [pc, #180]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 80114ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114b0:	4a2c      	ldr	r2, [pc, #176]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 80114b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80114b6:	6313      	str	r3, [r2, #48]	; 0x30
 80114b8:	4b2a      	ldr	r3, [pc, #168]	; (8011564 <HAL_ETH_MspInit+0x16c>)
 80114ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80114c0:	60bb      	str	r3, [r7, #8]
 80114c2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80114c4:	2332      	movs	r3, #50	; 0x32
 80114c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80114c8:	2302      	movs	r3, #2
 80114ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80114cc:	2300      	movs	r3, #0
 80114ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80114d0:	2303      	movs	r3, #3
 80114d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80114d4:	230b      	movs	r3, #11
 80114d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80114d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80114dc:	4619      	mov	r1, r3
 80114de:	4822      	ldr	r0, [pc, #136]	; (8011568 <HAL_ETH_MspInit+0x170>)
 80114e0:	f7fb ffa4 	bl	800d42c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80114e4:	2386      	movs	r3, #134	; 0x86
 80114e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80114e8:	2302      	movs	r3, #2
 80114ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80114ec:	2300      	movs	r3, #0
 80114ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80114f0:	2303      	movs	r3, #3
 80114f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80114f4:	230b      	movs	r3, #11
 80114f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80114f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80114fc:	4619      	mov	r1, r3
 80114fe:	481b      	ldr	r0, [pc, #108]	; (801156c <HAL_ETH_MspInit+0x174>)
 8011500:	f7fb ff94 	bl	800d42c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8011504:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011508:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801150a:	2302      	movs	r3, #2
 801150c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801150e:	2300      	movs	r3, #0
 8011510:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011512:	2303      	movs	r3, #3
 8011514:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8011516:	230b      	movs	r3, #11
 8011518:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 801151a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801151e:	4619      	mov	r1, r3
 8011520:	4813      	ldr	r0, [pc, #76]	; (8011570 <HAL_ETH_MspInit+0x178>)
 8011522:	f7fb ff83 	bl	800d42c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8011526:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 801152a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801152c:	2302      	movs	r3, #2
 801152e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011530:	2300      	movs	r3, #0
 8011532:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011534:	2303      	movs	r3, #3
 8011536:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8011538:	230b      	movs	r3, #11
 801153a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 801153c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011540:	4619      	mov	r1, r3
 8011542:	480c      	ldr	r0, [pc, #48]	; (8011574 <HAL_ETH_MspInit+0x17c>)
 8011544:	f7fb ff72 	bl	800d42c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8011548:	2200      	movs	r2, #0
 801154a:	2105      	movs	r1, #5
 801154c:	203d      	movs	r0, #61	; 0x3d
 801154e:	f7fa f851 	bl	800b5f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8011552:	203d      	movs	r0, #61	; 0x3d
 8011554:	f7fa f86a 	bl	800b62c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8011558:	bf00      	nop
 801155a:	3738      	adds	r7, #56	; 0x38
 801155c:	46bd      	mov	sp, r7
 801155e:	bd80      	pop	{r7, pc}
 8011560:	40028000 	.word	0x40028000
 8011564:	40023800 	.word	0x40023800
 8011568:	40020800 	.word	0x40020800
 801156c:	40020000 	.word	0x40020000
 8011570:	40020400 	.word	0x40020400
 8011574:	40021800 	.word	0x40021800

08011578 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8011578:	b580      	push	{r7, lr}
 801157a:	b082      	sub	sp, #8
 801157c:	af00      	add	r7, sp, #0
 801157e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 8011580:	4b04      	ldr	r3, [pc, #16]	; (8011594 <HAL_ETH_RxCpltCallback+0x1c>)
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	4618      	mov	r0, r3
 8011586:	f000 fd11 	bl	8011fac <osSemaphoreRelease>
}
 801158a:	bf00      	nop
 801158c:	3708      	adds	r7, #8
 801158e:	46bd      	mov	sp, r7
 8011590:	bd80      	pop	{r7, pc}
 8011592:	bf00      	nop
 8011594:	20000348 	.word	0x20000348

08011598 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8011598:	b5b0      	push	{r4, r5, r7, lr}
 801159a:	b090      	sub	sp, #64	; 0x40
 801159c:	af00      	add	r7, sp, #0
 801159e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80115a0:	2300      	movs	r3, #0
 80115a2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80115a4:	4b5c      	ldr	r3, [pc, #368]	; (8011718 <low_level_init+0x180>)
 80115a6:	4a5d      	ldr	r2, [pc, #372]	; (801171c <low_level_init+0x184>)
 80115a8:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80115aa:	4b5b      	ldr	r3, [pc, #364]	; (8011718 <low_level_init+0x180>)
 80115ac:	2201      	movs	r2, #1
 80115ae:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80115b0:	4b59      	ldr	r3, [pc, #356]	; (8011718 <low_level_init+0x180>)
 80115b2:	2200      	movs	r2, #0
 80115b4:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 80115b6:	2300      	movs	r3, #0
 80115b8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 80115bc:	2380      	movs	r3, #128	; 0x80
 80115be:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 80115c2:	23e1      	movs	r3, #225	; 0xe1
 80115c4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 80115c8:	2300      	movs	r3, #0
 80115ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 80115ce:	2300      	movs	r3, #0
 80115d0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 80115d4:	2300      	movs	r3, #0
 80115d6:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 80115da:	4a4f      	ldr	r2, [pc, #316]	; (8011718 <low_level_init+0x180>)
 80115dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80115e0:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 80115e2:	4b4d      	ldr	r3, [pc, #308]	; (8011718 <low_level_init+0x180>)
 80115e4:	2201      	movs	r2, #1
 80115e6:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 80115e8:	4b4b      	ldr	r3, [pc, #300]	; (8011718 <low_level_init+0x180>)
 80115ea:	2200      	movs	r2, #0
 80115ec:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80115ee:	4b4a      	ldr	r3, [pc, #296]	; (8011718 <low_level_init+0x180>)
 80115f0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80115f4:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 80115f6:	4848      	ldr	r0, [pc, #288]	; (8011718 <low_level_init+0x180>)
 80115f8:	f7fa fd92 	bl	800c120 <HAL_ETH_Init>
 80115fc:	4603      	mov	r3, r0
 80115fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 8011602:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011606:	2b00      	cmp	r3, #0
 8011608:	d108      	bne.n	801161c <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011610:	f043 0304 	orr.w	r3, r3, #4
 8011614:	b2da      	uxtb	r2, r3
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 801161c:	2304      	movs	r3, #4
 801161e:	4a40      	ldr	r2, [pc, #256]	; (8011720 <low_level_init+0x188>)
 8011620:	4940      	ldr	r1, [pc, #256]	; (8011724 <low_level_init+0x18c>)
 8011622:	483d      	ldr	r0, [pc, #244]	; (8011718 <low_level_init+0x180>)
 8011624:	f7fa ff18 	bl	800c458 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8011628:	2304      	movs	r3, #4
 801162a:	4a3f      	ldr	r2, [pc, #252]	; (8011728 <low_level_init+0x190>)
 801162c:	493f      	ldr	r1, [pc, #252]	; (801172c <low_level_init+0x194>)
 801162e:	483a      	ldr	r0, [pc, #232]	; (8011718 <low_level_init+0x180>)
 8011630:	f7fa ff7b 	bl	800c52a <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	2206      	movs	r2, #6
 8011638:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 801163c:	4b36      	ldr	r3, [pc, #216]	; (8011718 <low_level_init+0x180>)
 801163e:	695b      	ldr	r3, [r3, #20]
 8011640:	781a      	ldrb	r2, [r3, #0]
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8011648:	4b33      	ldr	r3, [pc, #204]	; (8011718 <low_level_init+0x180>)
 801164a:	695b      	ldr	r3, [r3, #20]
 801164c:	785a      	ldrb	r2, [r3, #1]
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8011654:	4b30      	ldr	r3, [pc, #192]	; (8011718 <low_level_init+0x180>)
 8011656:	695b      	ldr	r3, [r3, #20]
 8011658:	789a      	ldrb	r2, [r3, #2]
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8011660:	4b2d      	ldr	r3, [pc, #180]	; (8011718 <low_level_init+0x180>)
 8011662:	695b      	ldr	r3, [r3, #20]
 8011664:	78da      	ldrb	r2, [r3, #3]
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 801166c:	4b2a      	ldr	r3, [pc, #168]	; (8011718 <low_level_init+0x180>)
 801166e:	695b      	ldr	r3, [r3, #20]
 8011670:	791a      	ldrb	r2, [r3, #4]
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8011678:	4b27      	ldr	r3, [pc, #156]	; (8011718 <low_level_init+0x180>)
 801167a:	695b      	ldr	r3, [r3, #20]
 801167c:	795a      	ldrb	r2, [r3, #5]
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	f240 52dc 	movw	r2, #1500	; 0x5dc
 801168a:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011692:	f043 030a 	orr.w	r3, r3, #10
 8011696:	b2da      	uxtb	r2, r3
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 801169e:	2300      	movs	r3, #0
 80116a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80116a2:	2300      	movs	r3, #0
 80116a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 80116a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80116aa:	2101      	movs	r1, #1
 80116ac:	4618      	mov	r0, r3
 80116ae:	f000 fbfb 	bl	8011ea8 <osSemaphoreCreate>
 80116b2:	4602      	mov	r2, r0
 80116b4:	4b1e      	ldr	r3, [pc, #120]	; (8011730 <low_level_init+0x198>)
 80116b6:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 80116b8:	4b1e      	ldr	r3, [pc, #120]	; (8011734 <low_level_init+0x19c>)
 80116ba:	f107 040c 	add.w	r4, r7, #12
 80116be:	461d      	mov	r5, r3
 80116c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80116c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80116c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80116c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 80116cc:	f107 030c 	add.w	r3, r7, #12
 80116d0:	6879      	ldr	r1, [r7, #4]
 80116d2:	4618      	mov	r0, r3
 80116d4:	f000 faeb 	bl	8011cae <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 80116d8:	480f      	ldr	r0, [pc, #60]	; (8011718 <low_level_init+0x180>)
 80116da:	f7fb fa4e 	bl	800cb7a <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */
    
/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 80116de:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80116e2:	461a      	mov	r2, r3
 80116e4:	211d      	movs	r1, #29
 80116e6:	480c      	ldr	r0, [pc, #48]	; (8011718 <low_level_init+0x180>)
 80116e8:	f7fb f979 	bl	800c9de <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 80116ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116ee:	f043 030b 	orr.w	r3, r3, #11
 80116f2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 80116f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116f6:	461a      	mov	r2, r3
 80116f8:	211d      	movs	r1, #29
 80116fa:	4807      	ldr	r0, [pc, #28]	; (8011718 <low_level_init+0x180>)
 80116fc:	f7fb f9d7 	bl	800caae <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8011700:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8011704:	461a      	mov	r2, r3
 8011706:	211d      	movs	r1, #29
 8011708:	4803      	ldr	r0, [pc, #12]	; (8011718 <low_level_init+0x180>)
 801170a:	f7fb f968 	bl	800c9de <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */
    
/* USER CODE END LOW_LEVEL_INIT */
}
 801170e:	bf00      	nop
 8011710:	3740      	adds	r7, #64	; 0x40
 8011712:	46bd      	mov	sp, r7
 8011714:	bdb0      	pop	{r4, r5, r7, pc}
 8011716:	bf00      	nop
 8011718:	2001b000 	.word	0x2001b000
 801171c:	40028000 	.word	0x40028000
 8011720:	2001b048 	.word	0x2001b048
 8011724:	20019730 	.word	0x20019730
 8011728:	200197b0 	.word	0x200197b0
 801172c:	2001af80 	.word	0x2001af80
 8011730:	20000348 	.word	0x20000348
 8011734:	08021a00 	.word	0x08021a00

08011738 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8011738:	b580      	push	{r7, lr}
 801173a:	b08a      	sub	sp, #40	; 0x28
 801173c:	af00      	add	r7, sp, #0
 801173e:	6078      	str	r0, [r7, #4]
 8011740:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8011742:	4b4b      	ldr	r3, [pc, #300]	; (8011870 <low_level_output+0x138>)
 8011744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011746:	689b      	ldr	r3, [r3, #8]
 8011748:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 801174a:	2300      	movs	r3, #0
 801174c:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 801174e:	2300      	movs	r3, #0
 8011750:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8011752:	2300      	movs	r3, #0
 8011754:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 8011756:	2300      	movs	r3, #0
 8011758:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 801175a:	4b45      	ldr	r3, [pc, #276]	; (8011870 <low_level_output+0x138>)
 801175c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801175e:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8011760:	2300      	movs	r3, #0
 8011762:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8011764:	683b      	ldr	r3, [r7, #0]
 8011766:	623b      	str	r3, [r7, #32]
 8011768:	e05a      	b.n	8011820 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 801176a:	69bb      	ldr	r3, [r7, #24]
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	2b00      	cmp	r3, #0
 8011770:	da03      	bge.n	801177a <low_level_output+0x42>
      {
        errval = ERR_USE;
 8011772:	23f8      	movs	r3, #248	; 0xf8
 8011774:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8011778:	e05c      	b.n	8011834 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 801177a:	6a3b      	ldr	r3, [r7, #32]
 801177c:	895b      	ldrh	r3, [r3, #10]
 801177e:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8011780:	2300      	movs	r3, #0
 8011782:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8011784:	e02f      	b.n	80117e6 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8011786:	69fa      	ldr	r2, [r7, #28]
 8011788:	693b      	ldr	r3, [r7, #16]
 801178a:	18d0      	adds	r0, r2, r3
 801178c:	6a3b      	ldr	r3, [r7, #32]
 801178e:	685a      	ldr	r2, [r3, #4]
 8011790:	68bb      	ldr	r3, [r7, #8]
 8011792:	18d1      	adds	r1, r2, r3
 8011794:	693a      	ldr	r2, [r7, #16]
 8011796:	f240 53f4 	movw	r3, #1524	; 0x5f4
 801179a:	1a9b      	subs	r3, r3, r2
 801179c:	461a      	mov	r2, r3
 801179e:	f00e ff36 	bl	802060e <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 80117a2:	69bb      	ldr	r3, [r7, #24]
 80117a4:	68db      	ldr	r3, [r3, #12]
 80117a6:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80117a8:	69bb      	ldr	r3, [r7, #24]
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	da03      	bge.n	80117b8 <low_level_output+0x80>
        {
          errval = ERR_USE;
 80117b0:	23f8      	movs	r3, #248	; 0xf8
 80117b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 80117b6:	e03d      	b.n	8011834 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80117b8:	69bb      	ldr	r3, [r7, #24]
 80117ba:	689b      	ldr	r3, [r3, #8]
 80117bc:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80117be:	693a      	ldr	r2, [r7, #16]
 80117c0:	68fb      	ldr	r3, [r7, #12]
 80117c2:	4413      	add	r3, r2
 80117c4:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 80117c8:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80117ca:	68ba      	ldr	r2, [r7, #8]
 80117cc:	693b      	ldr	r3, [r7, #16]
 80117ce:	1ad3      	subs	r3, r2, r3
 80117d0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80117d4:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 80117d6:	697a      	ldr	r2, [r7, #20]
 80117d8:	693b      	ldr	r3, [r7, #16]
 80117da:	1ad3      	subs	r3, r2, r3
 80117dc:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80117e0:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 80117e2:	2300      	movs	r3, #0
 80117e4:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80117e6:	68fa      	ldr	r2, [r7, #12]
 80117e8:	693b      	ldr	r3, [r7, #16]
 80117ea:	4413      	add	r3, r2
 80117ec:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80117f0:	4293      	cmp	r3, r2
 80117f2:	d8c8      	bhi.n	8011786 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 80117f4:	69fa      	ldr	r2, [r7, #28]
 80117f6:	693b      	ldr	r3, [r7, #16]
 80117f8:	18d0      	adds	r0, r2, r3
 80117fa:	6a3b      	ldr	r3, [r7, #32]
 80117fc:	685a      	ldr	r2, [r3, #4]
 80117fe:	68bb      	ldr	r3, [r7, #8]
 8011800:	4413      	add	r3, r2
 8011802:	68fa      	ldr	r2, [r7, #12]
 8011804:	4619      	mov	r1, r3
 8011806:	f00e ff02 	bl	802060e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 801180a:	693a      	ldr	r2, [r7, #16]
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	4413      	add	r3, r2
 8011810:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8011812:	697a      	ldr	r2, [r7, #20]
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	4413      	add	r3, r2
 8011818:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 801181a:	6a3b      	ldr	r3, [r7, #32]
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	623b      	str	r3, [r7, #32]
 8011820:	6a3b      	ldr	r3, [r7, #32]
 8011822:	2b00      	cmp	r3, #0
 8011824:	d1a1      	bne.n	801176a <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8011826:	6979      	ldr	r1, [r7, #20]
 8011828:	4811      	ldr	r0, [pc, #68]	; (8011870 <low_level_output+0x138>)
 801182a:	f7fa feeb 	bl	800c604 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 801182e:	2300      	movs	r3, #0
 8011830:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8011834:	4b0e      	ldr	r3, [pc, #56]	; (8011870 <low_level_output+0x138>)
 8011836:	681a      	ldr	r2, [r3, #0]
 8011838:	f241 0314 	movw	r3, #4116	; 0x1014
 801183c:	4413      	add	r3, r2
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	f003 0320 	and.w	r3, r3, #32
 8011844:	2b00      	cmp	r3, #0
 8011846:	d00d      	beq.n	8011864 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8011848:	4b09      	ldr	r3, [pc, #36]	; (8011870 <low_level_output+0x138>)
 801184a:	681a      	ldr	r2, [r3, #0]
 801184c:	f241 0314 	movw	r3, #4116	; 0x1014
 8011850:	4413      	add	r3, r2
 8011852:	2220      	movs	r2, #32
 8011854:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8011856:	4b06      	ldr	r3, [pc, #24]	; (8011870 <low_level_output+0x138>)
 8011858:	681a      	ldr	r2, [r3, #0]
 801185a:	f241 0304 	movw	r3, #4100	; 0x1004
 801185e:	4413      	add	r3, r2
 8011860:	2200      	movs	r2, #0
 8011862:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8011864:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8011868:	4618      	mov	r0, r3
 801186a:	3728      	adds	r7, #40	; 0x28
 801186c:	46bd      	mov	sp, r7
 801186e:	bd80      	pop	{r7, pc}
 8011870:	2001b000 	.word	0x2001b000

08011874 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8011874:	b580      	push	{r7, lr}
 8011876:	b08c      	sub	sp, #48	; 0x30
 8011878:	af00      	add	r7, sp, #0
 801187a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 801187c:	2300      	movs	r3, #0
 801187e:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8011880:	2300      	movs	r3, #0
 8011882:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8011884:	2300      	movs	r3, #0
 8011886:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8011888:	2300      	movs	r3, #0
 801188a:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 801188c:	2300      	movs	r3, #0
 801188e:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8011890:	2300      	movs	r3, #0
 8011892:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8011894:	2300      	movs	r3, #0
 8011896:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8011898:	484f      	ldr	r0, [pc, #316]	; (80119d8 <low_level_input+0x164>)
 801189a:	f7fa ff9d 	bl	800c7d8 <HAL_ETH_GetReceivedFrame_IT>
 801189e:	4603      	mov	r3, r0
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d001      	beq.n	80118a8 <low_level_input+0x34>

    return NULL;
 80118a4:	2300      	movs	r3, #0
 80118a6:	e092      	b.n	80119ce <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 80118a8:	4b4b      	ldr	r3, [pc, #300]	; (80119d8 <low_level_input+0x164>)
 80118aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80118ac:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80118ae:	4b4a      	ldr	r3, [pc, #296]	; (80119d8 <low_level_input+0x164>)
 80118b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80118b2:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 80118b4:	89fb      	ldrh	r3, [r7, #14]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d007      	beq.n	80118ca <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80118ba:	89fb      	ldrh	r3, [r7, #14]
 80118bc:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80118c0:	4619      	mov	r1, r3
 80118c2:	2000      	movs	r0, #0
 80118c4:	f005 f990 	bl	8016be8 <pbuf_alloc>
 80118c8:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 80118ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d04b      	beq.n	8011968 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80118d0:	4b41      	ldr	r3, [pc, #260]	; (80119d8 <low_level_input+0x164>)
 80118d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80118d4:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 80118d6:	2300      	movs	r3, #0
 80118d8:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80118da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80118de:	e040      	b.n	8011962 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 80118e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118e2:	895b      	ldrh	r3, [r3, #10]
 80118e4:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 80118e6:	2300      	movs	r3, #0
 80118e8:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80118ea:	e021      	b.n	8011930 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 80118ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118ee:	685a      	ldr	r2, [r3, #4]
 80118f0:	69bb      	ldr	r3, [r7, #24]
 80118f2:	18d0      	adds	r0, r2, r3
 80118f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80118f6:	69fb      	ldr	r3, [r7, #28]
 80118f8:	18d1      	adds	r1, r2, r3
 80118fa:	69fa      	ldr	r2, [r7, #28]
 80118fc:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8011900:	1a9b      	subs	r3, r3, r2
 8011902:	461a      	mov	r2, r3
 8011904:	f00e fe83 	bl	802060e <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8011908:	6a3b      	ldr	r3, [r7, #32]
 801190a:	68db      	ldr	r3, [r3, #12]
 801190c:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 801190e:	6a3b      	ldr	r3, [r7, #32]
 8011910:	689b      	ldr	r3, [r3, #8]
 8011912:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8011914:	69fa      	ldr	r2, [r7, #28]
 8011916:	697b      	ldr	r3, [r7, #20]
 8011918:	4413      	add	r3, r2
 801191a:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 801191e:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8011920:	69ba      	ldr	r2, [r7, #24]
 8011922:	69fb      	ldr	r3, [r7, #28]
 8011924:	1ad3      	subs	r3, r2, r3
 8011926:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 801192a:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 801192c:	2300      	movs	r3, #0
 801192e:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8011930:	697a      	ldr	r2, [r7, #20]
 8011932:	69fb      	ldr	r3, [r7, #28]
 8011934:	4413      	add	r3, r2
 8011936:	f240 52f4 	movw	r2, #1524	; 0x5f4
 801193a:	4293      	cmp	r3, r2
 801193c:	d8d6      	bhi.n	80118ec <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 801193e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011940:	685a      	ldr	r2, [r3, #4]
 8011942:	69bb      	ldr	r3, [r7, #24]
 8011944:	18d0      	adds	r0, r2, r3
 8011946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011948:	69fb      	ldr	r3, [r7, #28]
 801194a:	4413      	add	r3, r2
 801194c:	697a      	ldr	r2, [r7, #20]
 801194e:	4619      	mov	r1, r3
 8011950:	f00e fe5d 	bl	802060e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8011954:	69fa      	ldr	r2, [r7, #28]
 8011956:	697b      	ldr	r3, [r7, #20]
 8011958:	4413      	add	r3, r2
 801195a:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 801195c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	62bb      	str	r3, [r7, #40]	; 0x28
 8011962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011964:	2b00      	cmp	r3, #0
 8011966:	d1bb      	bne.n	80118e0 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8011968:	4b1b      	ldr	r3, [pc, #108]	; (80119d8 <low_level_input+0x164>)
 801196a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801196c:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 801196e:	2300      	movs	r3, #0
 8011970:	613b      	str	r3, [r7, #16]
 8011972:	e00b      	b.n	801198c <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8011974:	6a3b      	ldr	r3, [r7, #32]
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 801197c:	6a3b      	ldr	r3, [r7, #32]
 801197e:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8011980:	6a3b      	ldr	r3, [r7, #32]
 8011982:	68db      	ldr	r3, [r3, #12]
 8011984:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8011986:	693b      	ldr	r3, [r7, #16]
 8011988:	3301      	adds	r3, #1
 801198a:	613b      	str	r3, [r7, #16]
 801198c:	4b12      	ldr	r3, [pc, #72]	; (80119d8 <low_level_input+0x164>)
 801198e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011990:	693a      	ldr	r2, [r7, #16]
 8011992:	429a      	cmp	r2, r3
 8011994:	d3ee      	bcc.n	8011974 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 8011996:	4b10      	ldr	r3, [pc, #64]	; (80119d8 <low_level_input+0x164>)
 8011998:	2200      	movs	r2, #0
 801199a:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 801199c:	4b0e      	ldr	r3, [pc, #56]	; (80119d8 <low_level_input+0x164>)
 801199e:	681a      	ldr	r2, [r3, #0]
 80119a0:	f241 0314 	movw	r3, #4116	; 0x1014
 80119a4:	4413      	add	r3, r2
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d00d      	beq.n	80119cc <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80119b0:	4b09      	ldr	r3, [pc, #36]	; (80119d8 <low_level_input+0x164>)
 80119b2:	681a      	ldr	r2, [r3, #0]
 80119b4:	f241 0314 	movw	r3, #4116	; 0x1014
 80119b8:	4413      	add	r3, r2
 80119ba:	2280      	movs	r2, #128	; 0x80
 80119bc:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 80119be:	4b06      	ldr	r3, [pc, #24]	; (80119d8 <low_level_input+0x164>)
 80119c0:	681a      	ldr	r2, [r3, #0]
 80119c2:	f241 0308 	movw	r3, #4104	; 0x1008
 80119c6:	4413      	add	r3, r2
 80119c8:	2200      	movs	r2, #0
 80119ca:	601a      	str	r2, [r3, #0]
  }
  return p;
 80119cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80119ce:	4618      	mov	r0, r3
 80119d0:	3730      	adds	r7, #48	; 0x30
 80119d2:	46bd      	mov	sp, r7
 80119d4:	bd80      	pop	{r7, pc}
 80119d6:	bf00      	nop
 80119d8:	2001b000 	.word	0x2001b000

080119dc <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 80119dc:	b580      	push	{r7, lr}
 80119de:	b084      	sub	sp, #16
 80119e0:	af00      	add	r7, sp, #0
 80119e2:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80119e8:	4b12      	ldr	r3, [pc, #72]	; (8011a34 <ethernetif_input+0x58>)
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80119f0:	4618      	mov	r0, r3
 80119f2:	f000 fa8d 	bl	8011f10 <osSemaphoreWait>
 80119f6:	4603      	mov	r3, r0
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d1f5      	bne.n	80119e8 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 80119fc:	480e      	ldr	r0, [pc, #56]	; (8011a38 <ethernetif_input+0x5c>)
 80119fe:	f00e fd73 	bl	80204e8 <sys_mutex_lock>
        p = low_level_input( netif );
 8011a02:	68f8      	ldr	r0, [r7, #12]
 8011a04:	f7ff ff36 	bl	8011874 <low_level_input>
 8011a08:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8011a0a:	68bb      	ldr	r3, [r7, #8]
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d00a      	beq.n	8011a26 <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 8011a10:	68fb      	ldr	r3, [r7, #12]
 8011a12:	691b      	ldr	r3, [r3, #16]
 8011a14:	68f9      	ldr	r1, [r7, #12]
 8011a16:	68b8      	ldr	r0, [r7, #8]
 8011a18:	4798      	blx	r3
 8011a1a:	4603      	mov	r3, r0
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d002      	beq.n	8011a26 <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 8011a20:	68b8      	ldr	r0, [r7, #8]
 8011a22:	f005 fbc1 	bl	80171a8 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 8011a26:	4804      	ldr	r0, [pc, #16]	; (8011a38 <ethernetif_input+0x5c>)
 8011a28:	f00e fd6d 	bl	8020506 <sys_mutex_unlock>
      } while(p!=NULL);
 8011a2c:	68bb      	ldr	r3, [r7, #8]
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d1e4      	bne.n	80119fc <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8011a32:	e7d9      	b.n	80119e8 <ethernetif_input+0xc>
 8011a34:	20000348 	.word	0x20000348
 8011a38:	2001c818 	.word	0x2001c818

08011a3c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8011a3c:	b580      	push	{r7, lr}
 8011a3e:	b082      	sub	sp, #8
 8011a40:	af00      	add	r7, sp, #0
 8011a42:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d106      	bne.n	8011a58 <ethernetif_init+0x1c>
 8011a4a:	4b0e      	ldr	r3, [pc, #56]	; (8011a84 <ethernetif_init+0x48>)
 8011a4c:	f240 2233 	movw	r2, #563	; 0x233
 8011a50:	490d      	ldr	r1, [pc, #52]	; (8011a88 <ethernetif_init+0x4c>)
 8011a52:	480e      	ldr	r0, [pc, #56]	; (8011a8c <ethernetif_init+0x50>)
 8011a54:	f00e fdee 	bl	8020634 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	2273      	movs	r2, #115	; 0x73
 8011a5c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	2274      	movs	r2, #116	; 0x74
 8011a64:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	4a09      	ldr	r2, [pc, #36]	; (8011a90 <ethernetif_init+0x54>)
 8011a6c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	4a08      	ldr	r2, [pc, #32]	; (8011a94 <ethernetif_init+0x58>)
 8011a72:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8011a74:	6878      	ldr	r0, [r7, #4]
 8011a76:	f7ff fd8f 	bl	8011598 <low_level_init>

  return ERR_OK;
 8011a7a:	2300      	movs	r3, #0
}
 8011a7c:	4618      	mov	r0, r3
 8011a7e:	3708      	adds	r7, #8
 8011a80:	46bd      	mov	sp, r7
 8011a82:	bd80      	pop	{r7, pc}
 8011a84:	08021a1c 	.word	0x08021a1c
 8011a88:	08021a38 	.word	0x08021a38
 8011a8c:	08021a48 	.word	0x08021a48
 8011a90:	0801e6a1 	.word	0x0801e6a1
 8011a94:	08011739 	.word	0x08011739

08011a98 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8011a98:	b580      	push	{r7, lr}
 8011a9a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8011a9c:	f7f9 fcc4 	bl	800b428 <HAL_GetTick>
 8011aa0:	4603      	mov	r3, r0
}
 8011aa2:	4618      	mov	r0, r3
 8011aa4:	bd80      	pop	{r7, pc}
	...

08011aa8 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 8011aa8:	b580      	push	{r7, lr}
 8011aaa:	b084      	sub	sp, #16
 8011aac:	af00      	add	r7, sp, #0
 8011aae:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8011ab0:	2300      	movs	r3, #0
 8011ab2:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8011ab8:	f107 0308 	add.w	r3, r7, #8
 8011abc:	461a      	mov	r2, r3
 8011abe:	2101      	movs	r1, #1
 8011ac0:	4816      	ldr	r0, [pc, #88]	; (8011b1c <ethernetif_set_link+0x74>)
 8011ac2:	f7fa ff8c 	bl	800c9de <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 8011ac6:	68bb      	ldr	r3, [r7, #8]
 8011ac8:	f003 0304 	and.w	r3, r3, #4
 8011acc:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011ad6:	f003 0304 	and.w	r3, r3, #4
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d108      	bne.n	8011af0 <ethernetif_set_link+0x48>
 8011ade:	68bb      	ldr	r3, [r7, #8]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d005      	beq.n	8011af0 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	4618      	mov	r0, r3
 8011aea:	f004 ff4f 	bl	801698c <netif_set_link_up>
 8011aee:	e011      	b.n	8011b14 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011af8:	089b      	lsrs	r3, r3, #2
 8011afa:	f003 0301 	and.w	r3, r3, #1
 8011afe:	b2db      	uxtb	r3, r3
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d007      	beq.n	8011b14 <ethernetif_set_link+0x6c>
 8011b04:	68bb      	ldr	r3, [r7, #8]
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d104      	bne.n	8011b14 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	681b      	ldr	r3, [r3, #0]
 8011b0e:	4618      	mov	r0, r3
 8011b10:	f004 ff70 	bl	80169f4 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8011b14:	20c8      	movs	r0, #200	; 0xc8
 8011b16:	f000 f916 	bl	8011d46 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8011b1a:	e7cd      	b.n	8011ab8 <ethernetif_set_link+0x10>
 8011b1c:	2001b000 	.word	0x2001b000

08011b20 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 8011b20:	b580      	push	{r7, lr}
 8011b22:	b084      	sub	sp, #16
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8011b28:	2300      	movs	r3, #0
 8011b2a:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8011b2c:	2300      	movs	r3, #0
 8011b2e:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011b36:	089b      	lsrs	r3, r3, #2
 8011b38:	f003 0301 	and.w	r3, r3, #1
 8011b3c:	b2db      	uxtb	r3, r3
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	d05d      	beq.n	8011bfe <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8011b42:	4b34      	ldr	r3, [pc, #208]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011b44:	685b      	ldr	r3, [r3, #4]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d03f      	beq.n	8011bca <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8011b4a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011b4e:	2100      	movs	r1, #0
 8011b50:	4830      	ldr	r0, [pc, #192]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011b52:	f7fa ffac 	bl	800caae <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 8011b56:	f7f9 fc67 	bl	800b428 <HAL_GetTick>
 8011b5a:	4603      	mov	r3, r0
 8011b5c:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8011b5e:	f107 0308 	add.w	r3, r7, #8
 8011b62:	461a      	mov	r2, r3
 8011b64:	2101      	movs	r1, #1
 8011b66:	482b      	ldr	r0, [pc, #172]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011b68:	f7fa ff39 	bl	800c9de <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8011b6c:	f7f9 fc5c 	bl	800b428 <HAL_GetTick>
 8011b70:	4602      	mov	r2, r0
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	1ad3      	subs	r3, r2, r3
 8011b76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011b7a:	d828      	bhi.n	8011bce <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8011b7c:	68bb      	ldr	r3, [r7, #8]
 8011b7e:	f003 0320 	and.w	r3, r3, #32
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d0eb      	beq.n	8011b5e <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8011b86:	f107 0308 	add.w	r3, r7, #8
 8011b8a:	461a      	mov	r2, r3
 8011b8c:	211f      	movs	r1, #31
 8011b8e:	4821      	ldr	r0, [pc, #132]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011b90:	f7fa ff25 	bl	800c9de <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8011b94:	68bb      	ldr	r3, [r7, #8]
 8011b96:	f003 0310 	and.w	r3, r3, #16
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d004      	beq.n	8011ba8 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8011b9e:	4b1d      	ldr	r3, [pc, #116]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011ba0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011ba4:	60da      	str	r2, [r3, #12]
 8011ba6:	e002      	b.n	8011bae <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8011ba8:	4b1a      	ldr	r3, [pc, #104]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011baa:	2200      	movs	r2, #0
 8011bac:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 8011bae:	68bb      	ldr	r3, [r7, #8]
 8011bb0:	f003 0304 	and.w	r3, r3, #4
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d003      	beq.n	8011bc0 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8011bb8:	4b16      	ldr	r3, [pc, #88]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011bba:	2200      	movs	r2, #0
 8011bbc:	609a      	str	r2, [r3, #8]
 8011bbe:	e016      	b.n	8011bee <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 8011bc0:	4b14      	ldr	r3, [pc, #80]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011bc2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8011bc6:	609a      	str	r2, [r3, #8]
 8011bc8:	e011      	b.n	8011bee <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8011bca:	bf00      	nop
 8011bcc:	e000      	b.n	8011bd0 <ethernetif_update_config+0xb0>
          goto error;
 8011bce:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8011bd0:	4b10      	ldr	r3, [pc, #64]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011bd2:	68db      	ldr	r3, [r3, #12]
 8011bd4:	08db      	lsrs	r3, r3, #3
 8011bd6:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8011bd8:	4b0e      	ldr	r3, [pc, #56]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011bda:	689b      	ldr	r3, [r3, #8]
 8011bdc:	085b      	lsrs	r3, r3, #1
 8011bde:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8011be0:	4313      	orrs	r3, r2
 8011be2:	b29b      	uxth	r3, r3
 8011be4:	461a      	mov	r2, r3
 8011be6:	2100      	movs	r1, #0
 8011be8:	480a      	ldr	r0, [pc, #40]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011bea:	f7fa ff60 	bl	800caae <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8011bee:	2100      	movs	r1, #0
 8011bf0:	4808      	ldr	r0, [pc, #32]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011bf2:	f7fb f821 	bl	800cc38 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 8011bf6:	4807      	ldr	r0, [pc, #28]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011bf8:	f7fa ffbf 	bl	800cb7a <HAL_ETH_Start>
 8011bfc:	e002      	b.n	8011c04 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8011bfe:	4805      	ldr	r0, [pc, #20]	; (8011c14 <ethernetif_update_config+0xf4>)
 8011c00:	f7fa ffea 	bl	800cbd8 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8011c04:	6878      	ldr	r0, [r7, #4]
 8011c06:	f000 f807 	bl	8011c18 <ethernetif_notify_conn_changed>
}
 8011c0a:	bf00      	nop
 8011c0c:	3710      	adds	r7, #16
 8011c0e:	46bd      	mov	sp, r7
 8011c10:	bd80      	pop	{r7, pc}
 8011c12:	bf00      	nop
 8011c14:	2001b000 	.word	0x2001b000

08011c18 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8011c18:	b480      	push	{r7}
 8011c1a:	b083      	sub	sp, #12
 8011c1c:	af00      	add	r7, sp, #0
 8011c1e:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file 
            when the callback is needed,
  */

}
 8011c20:	bf00      	nop
 8011c22:	370c      	adds	r7, #12
 8011c24:	46bd      	mov	sp, r7
 8011c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c2a:	4770      	bx	lr

08011c2c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8011c2c:	b480      	push	{r7}
 8011c2e:	b085      	sub	sp, #20
 8011c30:	af00      	add	r7, sp, #0
 8011c32:	4603      	mov	r3, r0
 8011c34:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8011c36:	2300      	movs	r3, #0
 8011c38:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8011c3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011c3e:	2b84      	cmp	r3, #132	; 0x84
 8011c40:	d005      	beq.n	8011c4e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8011c42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	4413      	add	r3, r2
 8011c4a:	3303      	adds	r3, #3
 8011c4c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8011c4e:	68fb      	ldr	r3, [r7, #12]
}
 8011c50:	4618      	mov	r0, r3
 8011c52:	3714      	adds	r7, #20
 8011c54:	46bd      	mov	sp, r7
 8011c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c5a:	4770      	bx	lr

08011c5c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8011c5c:	b480      	push	{r7}
 8011c5e:	b083      	sub	sp, #12
 8011c60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011c62:	f3ef 8305 	mrs	r3, IPSR
 8011c66:	607b      	str	r3, [r7, #4]
  return(result);
 8011c68:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	bf14      	ite	ne
 8011c6e:	2301      	movne	r3, #1
 8011c70:	2300      	moveq	r3, #0
 8011c72:	b2db      	uxtb	r3, r3
}
 8011c74:	4618      	mov	r0, r3
 8011c76:	370c      	adds	r7, #12
 8011c78:	46bd      	mov	sp, r7
 8011c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c7e:	4770      	bx	lr

08011c80 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8011c80:	b580      	push	{r7, lr}
 8011c82:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8011c84:	f001 fc88 	bl	8013598 <vTaskStartScheduler>
  
  return osOK;
 8011c88:	2300      	movs	r3, #0
}
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	bd80      	pop	{r7, pc}

08011c8e <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8011c8e:	b580      	push	{r7, lr}
 8011c90:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8011c92:	f7ff ffe3 	bl	8011c5c <inHandlerMode>
 8011c96:	4603      	mov	r3, r0
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d003      	beq.n	8011ca4 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8011c9c:	f001 fd9a 	bl	80137d4 <xTaskGetTickCountFromISR>
 8011ca0:	4603      	mov	r3, r0
 8011ca2:	e002      	b.n	8011caa <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8011ca4:	f001 fd86 	bl	80137b4 <xTaskGetTickCount>
 8011ca8:	4603      	mov	r3, r0
  }
}
 8011caa:	4618      	mov	r0, r3
 8011cac:	bd80      	pop	{r7, pc}

08011cae <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8011cae:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011cb0:	b089      	sub	sp, #36	; 0x24
 8011cb2:	af04      	add	r7, sp, #16
 8011cb4:	6078      	str	r0, [r7, #4]
 8011cb6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	695b      	ldr	r3, [r3, #20]
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d020      	beq.n	8011d02 <osThreadCreate+0x54>
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	699b      	ldr	r3, [r3, #24]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d01c      	beq.n	8011d02 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	685c      	ldr	r4, [r3, #4]
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	681d      	ldr	r5, [r3, #0]
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	691e      	ldr	r6, [r3, #16]
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8011cda:	4618      	mov	r0, r3
 8011cdc:	f7ff ffa6 	bl	8011c2c <makeFreeRtosPriority>
 8011ce0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	695b      	ldr	r3, [r3, #20]
 8011ce6:	687a      	ldr	r2, [r7, #4]
 8011ce8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011cea:	9202      	str	r2, [sp, #8]
 8011cec:	9301      	str	r3, [sp, #4]
 8011cee:	9100      	str	r1, [sp, #0]
 8011cf0:	683b      	ldr	r3, [r7, #0]
 8011cf2:	4632      	mov	r2, r6
 8011cf4:	4629      	mov	r1, r5
 8011cf6:	4620      	mov	r0, r4
 8011cf8:	f001 fa81 	bl	80131fe <xTaskCreateStatic>
 8011cfc:	4603      	mov	r3, r0
 8011cfe:	60fb      	str	r3, [r7, #12]
 8011d00:	e01c      	b.n	8011d3c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	685c      	ldr	r4, [r3, #4]
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011d0e:	b29e      	uxth	r6, r3
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8011d16:	4618      	mov	r0, r3
 8011d18:	f7ff ff88 	bl	8011c2c <makeFreeRtosPriority>
 8011d1c:	4602      	mov	r2, r0
 8011d1e:	f107 030c 	add.w	r3, r7, #12
 8011d22:	9301      	str	r3, [sp, #4]
 8011d24:	9200      	str	r2, [sp, #0]
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	4632      	mov	r2, r6
 8011d2a:	4629      	mov	r1, r5
 8011d2c:	4620      	mov	r0, r4
 8011d2e:	f001 fac6 	bl	80132be <xTaskCreate>
 8011d32:	4603      	mov	r3, r0
 8011d34:	2b01      	cmp	r3, #1
 8011d36:	d001      	beq.n	8011d3c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8011d38:	2300      	movs	r3, #0
 8011d3a:	e000      	b.n	8011d3e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8011d3c:	68fb      	ldr	r3, [r7, #12]
}
 8011d3e:	4618      	mov	r0, r3
 8011d40:	3714      	adds	r7, #20
 8011d42:	46bd      	mov	sp, r7
 8011d44:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011d46 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8011d46:	b580      	push	{r7, lr}
 8011d48:	b084      	sub	sp, #16
 8011d4a:	af00      	add	r7, sp, #0
 8011d4c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	d001      	beq.n	8011d5c <osDelay+0x16>
 8011d58:	68fb      	ldr	r3, [r7, #12]
 8011d5a:	e000      	b.n	8011d5e <osDelay+0x18>
 8011d5c:	2301      	movs	r3, #1
 8011d5e:	4618      	mov	r0, r3
 8011d60:	f001 fbe4 	bl	801352c <vTaskDelay>
  
  return osOK;
 8011d64:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8011d66:	4618      	mov	r0, r3
 8011d68:	3710      	adds	r7, #16
 8011d6a:	46bd      	mov	sp, r7
 8011d6c:	bd80      	pop	{r7, pc}

08011d6e <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8011d6e:	b580      	push	{r7, lr}
 8011d70:	b082      	sub	sp, #8
 8011d72:	af00      	add	r7, sp, #0
 8011d74:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	685b      	ldr	r3, [r3, #4]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d007      	beq.n	8011d8e <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	685b      	ldr	r3, [r3, #4]
 8011d82:	4619      	mov	r1, r3
 8011d84:	2001      	movs	r0, #1
 8011d86:	f000 fc52 	bl	801262e <xQueueCreateMutexStatic>
 8011d8a:	4603      	mov	r3, r0
 8011d8c:	e003      	b.n	8011d96 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8011d8e:	2001      	movs	r0, #1
 8011d90:	f000 fc35 	bl	80125fe <xQueueCreateMutex>
 8011d94:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8011d96:	4618      	mov	r0, r3
 8011d98:	3708      	adds	r7, #8
 8011d9a:	46bd      	mov	sp, r7
 8011d9c:	bd80      	pop	{r7, pc}
	...

08011da0 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8011da0:	b580      	push	{r7, lr}
 8011da2:	b084      	sub	sp, #16
 8011da4:	af00      	add	r7, sp, #0
 8011da6:	6078      	str	r0, [r7, #4]
 8011da8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8011daa:	2300      	movs	r3, #0
 8011dac:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d101      	bne.n	8011db8 <osMutexWait+0x18>
    return osErrorParameter;
 8011db4:	2380      	movs	r3, #128	; 0x80
 8011db6:	e03a      	b.n	8011e2e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8011db8:	2300      	movs	r3, #0
 8011dba:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8011dbc:	683b      	ldr	r3, [r7, #0]
 8011dbe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011dc2:	d103      	bne.n	8011dcc <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8011dc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011dc8:	60fb      	str	r3, [r7, #12]
 8011dca:	e009      	b.n	8011de0 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8011dcc:	683b      	ldr	r3, [r7, #0]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d006      	beq.n	8011de0 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8011dd2:	683b      	ldr	r3, [r7, #0]
 8011dd4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8011dd6:	68fb      	ldr	r3, [r7, #12]
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d101      	bne.n	8011de0 <osMutexWait+0x40>
      ticks = 1;
 8011ddc:	2301      	movs	r3, #1
 8011dde:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8011de0:	f7ff ff3c 	bl	8011c5c <inHandlerMode>
 8011de4:	4603      	mov	r3, r0
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d017      	beq.n	8011e1a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8011dea:	f107 0308 	add.w	r3, r7, #8
 8011dee:	461a      	mov	r2, r3
 8011df0:	2100      	movs	r1, #0
 8011df2:	6878      	ldr	r0, [r7, #4]
 8011df4:	f001 f858 	bl	8012ea8 <xQueueReceiveFromISR>
 8011df8:	4603      	mov	r3, r0
 8011dfa:	2b01      	cmp	r3, #1
 8011dfc:	d001      	beq.n	8011e02 <osMutexWait+0x62>
      return osErrorOS;
 8011dfe:	23ff      	movs	r3, #255	; 0xff
 8011e00:	e015      	b.n	8011e2e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8011e02:	68bb      	ldr	r3, [r7, #8]
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d011      	beq.n	8011e2c <osMutexWait+0x8c>
 8011e08:	4b0b      	ldr	r3, [pc, #44]	; (8011e38 <osMutexWait+0x98>)
 8011e0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011e0e:	601a      	str	r2, [r3, #0]
 8011e10:	f3bf 8f4f 	dsb	sy
 8011e14:	f3bf 8f6f 	isb	sy
 8011e18:	e008      	b.n	8011e2c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8011e1a:	68f9      	ldr	r1, [r7, #12]
 8011e1c:	6878      	ldr	r0, [r7, #4]
 8011e1e:	f000 ff33 	bl	8012c88 <xQueueSemaphoreTake>
 8011e22:	4603      	mov	r3, r0
 8011e24:	2b01      	cmp	r3, #1
 8011e26:	d001      	beq.n	8011e2c <osMutexWait+0x8c>
    return osErrorOS;
 8011e28:	23ff      	movs	r3, #255	; 0xff
 8011e2a:	e000      	b.n	8011e2e <osMutexWait+0x8e>
  }
  
  return osOK;
 8011e2c:	2300      	movs	r3, #0
}
 8011e2e:	4618      	mov	r0, r3
 8011e30:	3710      	adds	r7, #16
 8011e32:	46bd      	mov	sp, r7
 8011e34:	bd80      	pop	{r7, pc}
 8011e36:	bf00      	nop
 8011e38:	e000ed04 	.word	0xe000ed04

08011e3c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8011e3c:	b580      	push	{r7, lr}
 8011e3e:	b084      	sub	sp, #16
 8011e40:	af00      	add	r7, sp, #0
 8011e42:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8011e44:	2300      	movs	r3, #0
 8011e46:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8011e48:	2300      	movs	r3, #0
 8011e4a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8011e4c:	f7ff ff06 	bl	8011c5c <inHandlerMode>
 8011e50:	4603      	mov	r3, r0
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d016      	beq.n	8011e84 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8011e56:	f107 0308 	add.w	r3, r7, #8
 8011e5a:	4619      	mov	r1, r3
 8011e5c:	6878      	ldr	r0, [r7, #4]
 8011e5e:	f000 fd9f 	bl	80129a0 <xQueueGiveFromISR>
 8011e62:	4603      	mov	r3, r0
 8011e64:	2b01      	cmp	r3, #1
 8011e66:	d001      	beq.n	8011e6c <osMutexRelease+0x30>
      return osErrorOS;
 8011e68:	23ff      	movs	r3, #255	; 0xff
 8011e6a:	e017      	b.n	8011e9c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011e6c:	68bb      	ldr	r3, [r7, #8]
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d013      	beq.n	8011e9a <osMutexRelease+0x5e>
 8011e72:	4b0c      	ldr	r3, [pc, #48]	; (8011ea4 <osMutexRelease+0x68>)
 8011e74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011e78:	601a      	str	r2, [r3, #0]
 8011e7a:	f3bf 8f4f 	dsb	sy
 8011e7e:	f3bf 8f6f 	isb	sy
 8011e82:	e00a      	b.n	8011e9a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8011e84:	2300      	movs	r3, #0
 8011e86:	2200      	movs	r2, #0
 8011e88:	2100      	movs	r1, #0
 8011e8a:	6878      	ldr	r0, [r7, #4]
 8011e8c:	f000 fbea 	bl	8012664 <xQueueGenericSend>
 8011e90:	4603      	mov	r3, r0
 8011e92:	2b01      	cmp	r3, #1
 8011e94:	d001      	beq.n	8011e9a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8011e96:	23ff      	movs	r3, #255	; 0xff
 8011e98:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8011e9a:	68fb      	ldr	r3, [r7, #12]
}
 8011e9c:	4618      	mov	r0, r3
 8011e9e:	3710      	adds	r7, #16
 8011ea0:	46bd      	mov	sp, r7
 8011ea2:	bd80      	pop	{r7, pc}
 8011ea4:	e000ed04 	.word	0xe000ed04

08011ea8 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8011ea8:	b580      	push	{r7, lr}
 8011eaa:	b086      	sub	sp, #24
 8011eac:	af02      	add	r7, sp, #8
 8011eae:	6078      	str	r0, [r7, #4]
 8011eb0:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	685b      	ldr	r3, [r3, #4]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d010      	beq.n	8011edc <osSemaphoreCreate+0x34>
    if (count == 1) {
 8011eba:	683b      	ldr	r3, [r7, #0]
 8011ebc:	2b01      	cmp	r3, #1
 8011ebe:	d10b      	bne.n	8011ed8 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	685a      	ldr	r2, [r3, #4]
 8011ec4:	2303      	movs	r3, #3
 8011ec6:	9300      	str	r3, [sp, #0]
 8011ec8:	4613      	mov	r3, r2
 8011eca:	2200      	movs	r2, #0
 8011ecc:	2100      	movs	r1, #0
 8011ece:	2001      	movs	r0, #1
 8011ed0:	f000 fa9e 	bl	8012410 <xQueueGenericCreateStatic>
 8011ed4:	4603      	mov	r3, r0
 8011ed6:	e016      	b.n	8011f06 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8011ed8:	2300      	movs	r3, #0
 8011eda:	e014      	b.n	8011f06 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8011edc:	683b      	ldr	r3, [r7, #0]
 8011ede:	2b01      	cmp	r3, #1
 8011ee0:	d110      	bne.n	8011f04 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8011ee2:	2203      	movs	r2, #3
 8011ee4:	2100      	movs	r1, #0
 8011ee6:	2001      	movs	r0, #1
 8011ee8:	f000 fb0f 	bl	801250a <xQueueGenericCreate>
 8011eec:	60f8      	str	r0, [r7, #12]
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d005      	beq.n	8011f00 <osSemaphoreCreate+0x58>
 8011ef4:	2300      	movs	r3, #0
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	2100      	movs	r1, #0
 8011efa:	68f8      	ldr	r0, [r7, #12]
 8011efc:	f000 fbb2 	bl	8012664 <xQueueGenericSend>
      return sema;
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	e000      	b.n	8011f06 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8011f04:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8011f06:	4618      	mov	r0, r3
 8011f08:	3710      	adds	r7, #16
 8011f0a:	46bd      	mov	sp, r7
 8011f0c:	bd80      	pop	{r7, pc}
	...

08011f10 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8011f10:	b580      	push	{r7, lr}
 8011f12:	b084      	sub	sp, #16
 8011f14:	af00      	add	r7, sp, #0
 8011f16:	6078      	str	r0, [r7, #4]
 8011f18:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8011f1a:	2300      	movs	r3, #0
 8011f1c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d101      	bne.n	8011f28 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8011f24:	2380      	movs	r3, #128	; 0x80
 8011f26:	e03a      	b.n	8011f9e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8011f28:	2300      	movs	r3, #0
 8011f2a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8011f2c:	683b      	ldr	r3, [r7, #0]
 8011f2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011f32:	d103      	bne.n	8011f3c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8011f34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011f38:	60fb      	str	r3, [r7, #12]
 8011f3a:	e009      	b.n	8011f50 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8011f3c:	683b      	ldr	r3, [r7, #0]
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d006      	beq.n	8011f50 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8011f42:	683b      	ldr	r3, [r7, #0]
 8011f44:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d101      	bne.n	8011f50 <osSemaphoreWait+0x40>
      ticks = 1;
 8011f4c:	2301      	movs	r3, #1
 8011f4e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8011f50:	f7ff fe84 	bl	8011c5c <inHandlerMode>
 8011f54:	4603      	mov	r3, r0
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d017      	beq.n	8011f8a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8011f5a:	f107 0308 	add.w	r3, r7, #8
 8011f5e:	461a      	mov	r2, r3
 8011f60:	2100      	movs	r1, #0
 8011f62:	6878      	ldr	r0, [r7, #4]
 8011f64:	f000 ffa0 	bl	8012ea8 <xQueueReceiveFromISR>
 8011f68:	4603      	mov	r3, r0
 8011f6a:	2b01      	cmp	r3, #1
 8011f6c:	d001      	beq.n	8011f72 <osSemaphoreWait+0x62>
      return osErrorOS;
 8011f6e:	23ff      	movs	r3, #255	; 0xff
 8011f70:	e015      	b.n	8011f9e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8011f72:	68bb      	ldr	r3, [r7, #8]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d011      	beq.n	8011f9c <osSemaphoreWait+0x8c>
 8011f78:	4b0b      	ldr	r3, [pc, #44]	; (8011fa8 <osSemaphoreWait+0x98>)
 8011f7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011f7e:	601a      	str	r2, [r3, #0]
 8011f80:	f3bf 8f4f 	dsb	sy
 8011f84:	f3bf 8f6f 	isb	sy
 8011f88:	e008      	b.n	8011f9c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8011f8a:	68f9      	ldr	r1, [r7, #12]
 8011f8c:	6878      	ldr	r0, [r7, #4]
 8011f8e:	f000 fe7b 	bl	8012c88 <xQueueSemaphoreTake>
 8011f92:	4603      	mov	r3, r0
 8011f94:	2b01      	cmp	r3, #1
 8011f96:	d001      	beq.n	8011f9c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8011f98:	23ff      	movs	r3, #255	; 0xff
 8011f9a:	e000      	b.n	8011f9e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8011f9c:	2300      	movs	r3, #0
}
 8011f9e:	4618      	mov	r0, r3
 8011fa0:	3710      	adds	r7, #16
 8011fa2:	46bd      	mov	sp, r7
 8011fa4:	bd80      	pop	{r7, pc}
 8011fa6:	bf00      	nop
 8011fa8:	e000ed04 	.word	0xe000ed04

08011fac <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8011fac:	b580      	push	{r7, lr}
 8011fae:	b084      	sub	sp, #16
 8011fb0:	af00      	add	r7, sp, #0
 8011fb2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8011fb4:	2300      	movs	r3, #0
 8011fb6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8011fb8:	2300      	movs	r3, #0
 8011fba:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8011fbc:	f7ff fe4e 	bl	8011c5c <inHandlerMode>
 8011fc0:	4603      	mov	r3, r0
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d016      	beq.n	8011ff4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8011fc6:	f107 0308 	add.w	r3, r7, #8
 8011fca:	4619      	mov	r1, r3
 8011fcc:	6878      	ldr	r0, [r7, #4]
 8011fce:	f000 fce7 	bl	80129a0 <xQueueGiveFromISR>
 8011fd2:	4603      	mov	r3, r0
 8011fd4:	2b01      	cmp	r3, #1
 8011fd6:	d001      	beq.n	8011fdc <osSemaphoreRelease+0x30>
      return osErrorOS;
 8011fd8:	23ff      	movs	r3, #255	; 0xff
 8011fda:	e017      	b.n	801200c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011fdc:	68bb      	ldr	r3, [r7, #8]
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d013      	beq.n	801200a <osSemaphoreRelease+0x5e>
 8011fe2:	4b0c      	ldr	r3, [pc, #48]	; (8012014 <osSemaphoreRelease+0x68>)
 8011fe4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011fe8:	601a      	str	r2, [r3, #0]
 8011fea:	f3bf 8f4f 	dsb	sy
 8011fee:	f3bf 8f6f 	isb	sy
 8011ff2:	e00a      	b.n	801200a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8011ff4:	2300      	movs	r3, #0
 8011ff6:	2200      	movs	r2, #0
 8011ff8:	2100      	movs	r1, #0
 8011ffa:	6878      	ldr	r0, [r7, #4]
 8011ffc:	f000 fb32 	bl	8012664 <xQueueGenericSend>
 8012000:	4603      	mov	r3, r0
 8012002:	2b01      	cmp	r3, #1
 8012004:	d001      	beq.n	801200a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8012006:	23ff      	movs	r3, #255	; 0xff
 8012008:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 801200a:	68fb      	ldr	r3, [r7, #12]
}
 801200c:	4618      	mov	r0, r3
 801200e:	3710      	adds	r7, #16
 8012010:	46bd      	mov	sp, r7
 8012012:	bd80      	pop	{r7, pc}
 8012014:	e000ed04 	.word	0xe000ed04

08012018 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8012018:	b590      	push	{r4, r7, lr}
 801201a:	b085      	sub	sp, #20
 801201c:	af02      	add	r7, sp, #8
 801201e:	6078      	str	r0, [r7, #4]
 8012020:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	689b      	ldr	r3, [r3, #8]
 8012026:	2b00      	cmp	r3, #0
 8012028:	d012      	beq.n	8012050 <osMessageCreate+0x38>
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	68db      	ldr	r3, [r3, #12]
 801202e:	2b00      	cmp	r3, #0
 8012030:	d00e      	beq.n	8012050 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	6818      	ldr	r0, [r3, #0]
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	6859      	ldr	r1, [r3, #4]
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	689a      	ldr	r2, [r3, #8]
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	68dc      	ldr	r4, [r3, #12]
 8012042:	2300      	movs	r3, #0
 8012044:	9300      	str	r3, [sp, #0]
 8012046:	4623      	mov	r3, r4
 8012048:	f000 f9e2 	bl	8012410 <xQueueGenericCreateStatic>
 801204c:	4603      	mov	r3, r0
 801204e:	e008      	b.n	8012062 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	6818      	ldr	r0, [r3, #0]
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	685b      	ldr	r3, [r3, #4]
 8012058:	2200      	movs	r2, #0
 801205a:	4619      	mov	r1, r3
 801205c:	f000 fa55 	bl	801250a <xQueueGenericCreate>
 8012060:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8012062:	4618      	mov	r0, r3
 8012064:	370c      	adds	r7, #12
 8012066:	46bd      	mov	sp, r7
 8012068:	bd90      	pop	{r4, r7, pc}
	...

0801206c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 801206c:	b580      	push	{r7, lr}
 801206e:	b086      	sub	sp, #24
 8012070:	af00      	add	r7, sp, #0
 8012072:	60f8      	str	r0, [r7, #12]
 8012074:	60b9      	str	r1, [r7, #8]
 8012076:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8012078:	2300      	movs	r3, #0
 801207a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8012080:	697b      	ldr	r3, [r7, #20]
 8012082:	2b00      	cmp	r3, #0
 8012084:	d101      	bne.n	801208a <osMessagePut+0x1e>
    ticks = 1;
 8012086:	2301      	movs	r3, #1
 8012088:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 801208a:	f7ff fde7 	bl	8011c5c <inHandlerMode>
 801208e:	4603      	mov	r3, r0
 8012090:	2b00      	cmp	r3, #0
 8012092:	d018      	beq.n	80120c6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8012094:	f107 0210 	add.w	r2, r7, #16
 8012098:	f107 0108 	add.w	r1, r7, #8
 801209c:	2300      	movs	r3, #0
 801209e:	68f8      	ldr	r0, [r7, #12]
 80120a0:	f000 fbe2 	bl	8012868 <xQueueGenericSendFromISR>
 80120a4:	4603      	mov	r3, r0
 80120a6:	2b01      	cmp	r3, #1
 80120a8:	d001      	beq.n	80120ae <osMessagePut+0x42>
      return osErrorOS;
 80120aa:	23ff      	movs	r3, #255	; 0xff
 80120ac:	e018      	b.n	80120e0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80120ae:	693b      	ldr	r3, [r7, #16]
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d014      	beq.n	80120de <osMessagePut+0x72>
 80120b4:	4b0c      	ldr	r3, [pc, #48]	; (80120e8 <osMessagePut+0x7c>)
 80120b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80120ba:	601a      	str	r2, [r3, #0]
 80120bc:	f3bf 8f4f 	dsb	sy
 80120c0:	f3bf 8f6f 	isb	sy
 80120c4:	e00b      	b.n	80120de <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80120c6:	f107 0108 	add.w	r1, r7, #8
 80120ca:	2300      	movs	r3, #0
 80120cc:	697a      	ldr	r2, [r7, #20]
 80120ce:	68f8      	ldr	r0, [r7, #12]
 80120d0:	f000 fac8 	bl	8012664 <xQueueGenericSend>
 80120d4:	4603      	mov	r3, r0
 80120d6:	2b01      	cmp	r3, #1
 80120d8:	d001      	beq.n	80120de <osMessagePut+0x72>
      return osErrorOS;
 80120da:	23ff      	movs	r3, #255	; 0xff
 80120dc:	e000      	b.n	80120e0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80120de:	2300      	movs	r3, #0
}
 80120e0:	4618      	mov	r0, r3
 80120e2:	3718      	adds	r7, #24
 80120e4:	46bd      	mov	sp, r7
 80120e6:	bd80      	pop	{r7, pc}
 80120e8:	e000ed04 	.word	0xe000ed04

080120ec <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80120ec:	b590      	push	{r4, r7, lr}
 80120ee:	b08b      	sub	sp, #44	; 0x2c
 80120f0:	af00      	add	r7, sp, #0
 80120f2:	60f8      	str	r0, [r7, #12]
 80120f4:	60b9      	str	r1, [r7, #8]
 80120f6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80120f8:	68bb      	ldr	r3, [r7, #8]
 80120fa:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80120fc:	2300      	movs	r3, #0
 80120fe:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8012100:	68bb      	ldr	r3, [r7, #8]
 8012102:	2b00      	cmp	r3, #0
 8012104:	d10a      	bne.n	801211c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8012106:	2380      	movs	r3, #128	; 0x80
 8012108:	617b      	str	r3, [r7, #20]
    return event;
 801210a:	68fb      	ldr	r3, [r7, #12]
 801210c:	461c      	mov	r4, r3
 801210e:	f107 0314 	add.w	r3, r7, #20
 8012112:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012116:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801211a:	e054      	b.n	80121c6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 801211c:	2300      	movs	r3, #0
 801211e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8012120:	2300      	movs	r3, #0
 8012122:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801212a:	d103      	bne.n	8012134 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 801212c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012130:	627b      	str	r3, [r7, #36]	; 0x24
 8012132:	e009      	b.n	8012148 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d006      	beq.n	8012148 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 801213e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012140:	2b00      	cmp	r3, #0
 8012142:	d101      	bne.n	8012148 <osMessageGet+0x5c>
      ticks = 1;
 8012144:	2301      	movs	r3, #1
 8012146:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8012148:	f7ff fd88 	bl	8011c5c <inHandlerMode>
 801214c:	4603      	mov	r3, r0
 801214e:	2b00      	cmp	r3, #0
 8012150:	d01c      	beq.n	801218c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8012152:	f107 0220 	add.w	r2, r7, #32
 8012156:	f107 0314 	add.w	r3, r7, #20
 801215a:	3304      	adds	r3, #4
 801215c:	4619      	mov	r1, r3
 801215e:	68b8      	ldr	r0, [r7, #8]
 8012160:	f000 fea2 	bl	8012ea8 <xQueueReceiveFromISR>
 8012164:	4603      	mov	r3, r0
 8012166:	2b01      	cmp	r3, #1
 8012168:	d102      	bne.n	8012170 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 801216a:	2310      	movs	r3, #16
 801216c:	617b      	str	r3, [r7, #20]
 801216e:	e001      	b.n	8012174 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8012170:	2300      	movs	r3, #0
 8012172:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012174:	6a3b      	ldr	r3, [r7, #32]
 8012176:	2b00      	cmp	r3, #0
 8012178:	d01d      	beq.n	80121b6 <osMessageGet+0xca>
 801217a:	4b15      	ldr	r3, [pc, #84]	; (80121d0 <osMessageGet+0xe4>)
 801217c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012180:	601a      	str	r2, [r3, #0]
 8012182:	f3bf 8f4f 	dsb	sy
 8012186:	f3bf 8f6f 	isb	sy
 801218a:	e014      	b.n	80121b6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 801218c:	f107 0314 	add.w	r3, r7, #20
 8012190:	3304      	adds	r3, #4
 8012192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012194:	4619      	mov	r1, r3
 8012196:	68b8      	ldr	r0, [r7, #8]
 8012198:	f000 fc94 	bl	8012ac4 <xQueueReceive>
 801219c:	4603      	mov	r3, r0
 801219e:	2b01      	cmp	r3, #1
 80121a0:	d102      	bne.n	80121a8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80121a2:	2310      	movs	r3, #16
 80121a4:	617b      	str	r3, [r7, #20]
 80121a6:	e006      	b.n	80121b6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80121a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d101      	bne.n	80121b2 <osMessageGet+0xc6>
 80121ae:	2300      	movs	r3, #0
 80121b0:	e000      	b.n	80121b4 <osMessageGet+0xc8>
 80121b2:	2340      	movs	r3, #64	; 0x40
 80121b4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80121b6:	68fb      	ldr	r3, [r7, #12]
 80121b8:	461c      	mov	r4, r3
 80121ba:	f107 0314 	add.w	r3, r7, #20
 80121be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80121c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80121c6:	68f8      	ldr	r0, [r7, #12]
 80121c8:	372c      	adds	r7, #44	; 0x2c
 80121ca:	46bd      	mov	sp, r7
 80121cc:	bd90      	pop	{r4, r7, pc}
 80121ce:	bf00      	nop
 80121d0:	e000ed04 	.word	0xe000ed04

080121d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80121d4:	b480      	push	{r7}
 80121d6:	b083      	sub	sp, #12
 80121d8:	af00      	add	r7, sp, #0
 80121da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	f103 0208 	add.w	r2, r3, #8
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80121ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	f103 0208 	add.w	r2, r3, #8
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	f103 0208 	add.w	r2, r3, #8
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	2200      	movs	r2, #0
 8012206:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012208:	bf00      	nop
 801220a:	370c      	adds	r7, #12
 801220c:	46bd      	mov	sp, r7
 801220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012212:	4770      	bx	lr

08012214 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012214:	b480      	push	{r7}
 8012216:	b083      	sub	sp, #12
 8012218:	af00      	add	r7, sp, #0
 801221a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	2200      	movs	r2, #0
 8012220:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012222:	bf00      	nop
 8012224:	370c      	adds	r7, #12
 8012226:	46bd      	mov	sp, r7
 8012228:	f85d 7b04 	ldr.w	r7, [sp], #4
 801222c:	4770      	bx	lr

0801222e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801222e:	b480      	push	{r7}
 8012230:	b085      	sub	sp, #20
 8012232:	af00      	add	r7, sp, #0
 8012234:	6078      	str	r0, [r7, #4]
 8012236:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	685b      	ldr	r3, [r3, #4]
 801223c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801223e:	683b      	ldr	r3, [r7, #0]
 8012240:	68fa      	ldr	r2, [r7, #12]
 8012242:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	689a      	ldr	r2, [r3, #8]
 8012248:	683b      	ldr	r3, [r7, #0]
 801224a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	689b      	ldr	r3, [r3, #8]
 8012250:	683a      	ldr	r2, [r7, #0]
 8012252:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	683a      	ldr	r2, [r7, #0]
 8012258:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801225a:	683b      	ldr	r3, [r7, #0]
 801225c:	687a      	ldr	r2, [r7, #4]
 801225e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	681b      	ldr	r3, [r3, #0]
 8012264:	1c5a      	adds	r2, r3, #1
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	601a      	str	r2, [r3, #0]
}
 801226a:	bf00      	nop
 801226c:	3714      	adds	r7, #20
 801226e:	46bd      	mov	sp, r7
 8012270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012274:	4770      	bx	lr

08012276 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012276:	b480      	push	{r7}
 8012278:	b085      	sub	sp, #20
 801227a:	af00      	add	r7, sp, #0
 801227c:	6078      	str	r0, [r7, #4]
 801227e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012280:	683b      	ldr	r3, [r7, #0]
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012286:	68bb      	ldr	r3, [r7, #8]
 8012288:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801228c:	d103      	bne.n	8012296 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	691b      	ldr	r3, [r3, #16]
 8012292:	60fb      	str	r3, [r7, #12]
 8012294:	e00c      	b.n	80122b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	3308      	adds	r3, #8
 801229a:	60fb      	str	r3, [r7, #12]
 801229c:	e002      	b.n	80122a4 <vListInsert+0x2e>
 801229e:	68fb      	ldr	r3, [r7, #12]
 80122a0:	685b      	ldr	r3, [r3, #4]
 80122a2:	60fb      	str	r3, [r7, #12]
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	685b      	ldr	r3, [r3, #4]
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	68ba      	ldr	r2, [r7, #8]
 80122ac:	429a      	cmp	r2, r3
 80122ae:	d2f6      	bcs.n	801229e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	685a      	ldr	r2, [r3, #4]
 80122b4:	683b      	ldr	r3, [r7, #0]
 80122b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80122b8:	683b      	ldr	r3, [r7, #0]
 80122ba:	685b      	ldr	r3, [r3, #4]
 80122bc:	683a      	ldr	r2, [r7, #0]
 80122be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80122c0:	683b      	ldr	r3, [r7, #0]
 80122c2:	68fa      	ldr	r2, [r7, #12]
 80122c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80122c6:	68fb      	ldr	r3, [r7, #12]
 80122c8:	683a      	ldr	r2, [r7, #0]
 80122ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80122cc:	683b      	ldr	r3, [r7, #0]
 80122ce:	687a      	ldr	r2, [r7, #4]
 80122d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	681b      	ldr	r3, [r3, #0]
 80122d6:	1c5a      	adds	r2, r3, #1
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	601a      	str	r2, [r3, #0]
}
 80122dc:	bf00      	nop
 80122de:	3714      	adds	r7, #20
 80122e0:	46bd      	mov	sp, r7
 80122e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122e6:	4770      	bx	lr

080122e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80122e8:	b480      	push	{r7}
 80122ea:	b085      	sub	sp, #20
 80122ec:	af00      	add	r7, sp, #0
 80122ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	691b      	ldr	r3, [r3, #16]
 80122f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	685b      	ldr	r3, [r3, #4]
 80122fa:	687a      	ldr	r2, [r7, #4]
 80122fc:	6892      	ldr	r2, [r2, #8]
 80122fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	689b      	ldr	r3, [r3, #8]
 8012304:	687a      	ldr	r2, [r7, #4]
 8012306:	6852      	ldr	r2, [r2, #4]
 8012308:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801230a:	68fb      	ldr	r3, [r7, #12]
 801230c:	685b      	ldr	r3, [r3, #4]
 801230e:	687a      	ldr	r2, [r7, #4]
 8012310:	429a      	cmp	r2, r3
 8012312:	d103      	bne.n	801231c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	689a      	ldr	r2, [r3, #8]
 8012318:	68fb      	ldr	r3, [r7, #12]
 801231a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	2200      	movs	r2, #0
 8012320:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012322:	68fb      	ldr	r3, [r7, #12]
 8012324:	681b      	ldr	r3, [r3, #0]
 8012326:	1e5a      	subs	r2, r3, #1
 8012328:	68fb      	ldr	r3, [r7, #12]
 801232a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801232c:	68fb      	ldr	r3, [r7, #12]
 801232e:	681b      	ldr	r3, [r3, #0]
}
 8012330:	4618      	mov	r0, r3
 8012332:	3714      	adds	r7, #20
 8012334:	46bd      	mov	sp, r7
 8012336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801233a:	4770      	bx	lr

0801233c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801233c:	b580      	push	{r7, lr}
 801233e:	b084      	sub	sp, #16
 8012340:	af00      	add	r7, sp, #0
 8012342:	6078      	str	r0, [r7, #4]
 8012344:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801234a:	68fb      	ldr	r3, [r7, #12]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d10b      	bne.n	8012368 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8012350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012354:	b672      	cpsid	i
 8012356:	f383 8811 	msr	BASEPRI, r3
 801235a:	f3bf 8f6f 	isb	sy
 801235e:	f3bf 8f4f 	dsb	sy
 8012362:	b662      	cpsie	i
 8012364:	60bb      	str	r3, [r7, #8]
 8012366:	e7fe      	b.n	8012366 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8012368:	f002 f886 	bl	8014478 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	681a      	ldr	r2, [r3, #0]
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012374:	68f9      	ldr	r1, [r7, #12]
 8012376:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8012378:	fb01 f303 	mul.w	r3, r1, r3
 801237c:	441a      	add	r2, r3
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	2200      	movs	r2, #0
 8012386:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012388:	68fb      	ldr	r3, [r7, #12]
 801238a:	681a      	ldr	r2, [r3, #0]
 801238c:	68fb      	ldr	r3, [r7, #12]
 801238e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	681a      	ldr	r2, [r3, #0]
 8012394:	68fb      	ldr	r3, [r7, #12]
 8012396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012398:	3b01      	subs	r3, #1
 801239a:	68f9      	ldr	r1, [r7, #12]
 801239c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801239e:	fb01 f303 	mul.w	r3, r1, r3
 80123a2:	441a      	add	r2, r3
 80123a4:	68fb      	ldr	r3, [r7, #12]
 80123a6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	22ff      	movs	r2, #255	; 0xff
 80123ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80123b0:	68fb      	ldr	r3, [r7, #12]
 80123b2:	22ff      	movs	r2, #255	; 0xff
 80123b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80123b8:	683b      	ldr	r3, [r7, #0]
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d114      	bne.n	80123e8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	691b      	ldr	r3, [r3, #16]
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d01a      	beq.n	80123fc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80123c6:	68fb      	ldr	r3, [r7, #12]
 80123c8:	3310      	adds	r3, #16
 80123ca:	4618      	mov	r0, r3
 80123cc:	f001 fb50 	bl	8013a70 <xTaskRemoveFromEventList>
 80123d0:	4603      	mov	r3, r0
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d012      	beq.n	80123fc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80123d6:	4b0d      	ldr	r3, [pc, #52]	; (801240c <xQueueGenericReset+0xd0>)
 80123d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80123dc:	601a      	str	r2, [r3, #0]
 80123de:	f3bf 8f4f 	dsb	sy
 80123e2:	f3bf 8f6f 	isb	sy
 80123e6:	e009      	b.n	80123fc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80123e8:	68fb      	ldr	r3, [r7, #12]
 80123ea:	3310      	adds	r3, #16
 80123ec:	4618      	mov	r0, r3
 80123ee:	f7ff fef1 	bl	80121d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80123f2:	68fb      	ldr	r3, [r7, #12]
 80123f4:	3324      	adds	r3, #36	; 0x24
 80123f6:	4618      	mov	r0, r3
 80123f8:	f7ff feec 	bl	80121d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80123fc:	f002 f86e 	bl	80144dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8012400:	2301      	movs	r3, #1
}
 8012402:	4618      	mov	r0, r3
 8012404:	3710      	adds	r7, #16
 8012406:	46bd      	mov	sp, r7
 8012408:	bd80      	pop	{r7, pc}
 801240a:	bf00      	nop
 801240c:	e000ed04 	.word	0xe000ed04

08012410 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8012410:	b580      	push	{r7, lr}
 8012412:	b08e      	sub	sp, #56	; 0x38
 8012414:	af02      	add	r7, sp, #8
 8012416:	60f8      	str	r0, [r7, #12]
 8012418:	60b9      	str	r1, [r7, #8]
 801241a:	607a      	str	r2, [r7, #4]
 801241c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801241e:	68fb      	ldr	r3, [r7, #12]
 8012420:	2b00      	cmp	r3, #0
 8012422:	d10b      	bne.n	801243c <xQueueGenericCreateStatic+0x2c>
 8012424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012428:	b672      	cpsid	i
 801242a:	f383 8811 	msr	BASEPRI, r3
 801242e:	f3bf 8f6f 	isb	sy
 8012432:	f3bf 8f4f 	dsb	sy
 8012436:	b662      	cpsie	i
 8012438:	62bb      	str	r3, [r7, #40]	; 0x28
 801243a:	e7fe      	b.n	801243a <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801243c:	683b      	ldr	r3, [r7, #0]
 801243e:	2b00      	cmp	r3, #0
 8012440:	d10b      	bne.n	801245a <xQueueGenericCreateStatic+0x4a>
 8012442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012446:	b672      	cpsid	i
 8012448:	f383 8811 	msr	BASEPRI, r3
 801244c:	f3bf 8f6f 	isb	sy
 8012450:	f3bf 8f4f 	dsb	sy
 8012454:	b662      	cpsie	i
 8012456:	627b      	str	r3, [r7, #36]	; 0x24
 8012458:	e7fe      	b.n	8012458 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	2b00      	cmp	r3, #0
 801245e:	d002      	beq.n	8012466 <xQueueGenericCreateStatic+0x56>
 8012460:	68bb      	ldr	r3, [r7, #8]
 8012462:	2b00      	cmp	r3, #0
 8012464:	d001      	beq.n	801246a <xQueueGenericCreateStatic+0x5a>
 8012466:	2301      	movs	r3, #1
 8012468:	e000      	b.n	801246c <xQueueGenericCreateStatic+0x5c>
 801246a:	2300      	movs	r3, #0
 801246c:	2b00      	cmp	r3, #0
 801246e:	d10b      	bne.n	8012488 <xQueueGenericCreateStatic+0x78>
 8012470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012474:	b672      	cpsid	i
 8012476:	f383 8811 	msr	BASEPRI, r3
 801247a:	f3bf 8f6f 	isb	sy
 801247e:	f3bf 8f4f 	dsb	sy
 8012482:	b662      	cpsie	i
 8012484:	623b      	str	r3, [r7, #32]
 8012486:	e7fe      	b.n	8012486 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	2b00      	cmp	r3, #0
 801248c:	d102      	bne.n	8012494 <xQueueGenericCreateStatic+0x84>
 801248e:	68bb      	ldr	r3, [r7, #8]
 8012490:	2b00      	cmp	r3, #0
 8012492:	d101      	bne.n	8012498 <xQueueGenericCreateStatic+0x88>
 8012494:	2301      	movs	r3, #1
 8012496:	e000      	b.n	801249a <xQueueGenericCreateStatic+0x8a>
 8012498:	2300      	movs	r3, #0
 801249a:	2b00      	cmp	r3, #0
 801249c:	d10b      	bne.n	80124b6 <xQueueGenericCreateStatic+0xa6>
 801249e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124a2:	b672      	cpsid	i
 80124a4:	f383 8811 	msr	BASEPRI, r3
 80124a8:	f3bf 8f6f 	isb	sy
 80124ac:	f3bf 8f4f 	dsb	sy
 80124b0:	b662      	cpsie	i
 80124b2:	61fb      	str	r3, [r7, #28]
 80124b4:	e7fe      	b.n	80124b4 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80124b6:	2348      	movs	r3, #72	; 0x48
 80124b8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80124ba:	697b      	ldr	r3, [r7, #20]
 80124bc:	2b48      	cmp	r3, #72	; 0x48
 80124be:	d00b      	beq.n	80124d8 <xQueueGenericCreateStatic+0xc8>
 80124c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124c4:	b672      	cpsid	i
 80124c6:	f383 8811 	msr	BASEPRI, r3
 80124ca:	f3bf 8f6f 	isb	sy
 80124ce:	f3bf 8f4f 	dsb	sy
 80124d2:	b662      	cpsie	i
 80124d4:	61bb      	str	r3, [r7, #24]
 80124d6:	e7fe      	b.n	80124d6 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80124d8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80124da:	683b      	ldr	r3, [r7, #0]
 80124dc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80124de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d00d      	beq.n	8012500 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80124e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124e6:	2201      	movs	r2, #1
 80124e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80124ec:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80124f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124f2:	9300      	str	r3, [sp, #0]
 80124f4:	4613      	mov	r3, r2
 80124f6:	687a      	ldr	r2, [r7, #4]
 80124f8:	68b9      	ldr	r1, [r7, #8]
 80124fa:	68f8      	ldr	r0, [r7, #12]
 80124fc:	f000 f846 	bl	801258c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8012502:	4618      	mov	r0, r3
 8012504:	3730      	adds	r7, #48	; 0x30
 8012506:	46bd      	mov	sp, r7
 8012508:	bd80      	pop	{r7, pc}

0801250a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801250a:	b580      	push	{r7, lr}
 801250c:	b08a      	sub	sp, #40	; 0x28
 801250e:	af02      	add	r7, sp, #8
 8012510:	60f8      	str	r0, [r7, #12]
 8012512:	60b9      	str	r1, [r7, #8]
 8012514:	4613      	mov	r3, r2
 8012516:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012518:	68fb      	ldr	r3, [r7, #12]
 801251a:	2b00      	cmp	r3, #0
 801251c:	d10b      	bne.n	8012536 <xQueueGenericCreate+0x2c>
 801251e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012522:	b672      	cpsid	i
 8012524:	f383 8811 	msr	BASEPRI, r3
 8012528:	f3bf 8f6f 	isb	sy
 801252c:	f3bf 8f4f 	dsb	sy
 8012530:	b662      	cpsie	i
 8012532:	613b      	str	r3, [r7, #16]
 8012534:	e7fe      	b.n	8012534 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8012536:	68bb      	ldr	r3, [r7, #8]
 8012538:	2b00      	cmp	r3, #0
 801253a:	d102      	bne.n	8012542 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 801253c:	2300      	movs	r3, #0
 801253e:	61fb      	str	r3, [r7, #28]
 8012540:	e004      	b.n	801254c <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	68ba      	ldr	r2, [r7, #8]
 8012546:	fb02 f303 	mul.w	r3, r2, r3
 801254a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801254c:	69fb      	ldr	r3, [r7, #28]
 801254e:	3348      	adds	r3, #72	; 0x48
 8012550:	4618      	mov	r0, r3
 8012552:	f002 f8b3 	bl	80146bc <pvPortMalloc>
 8012556:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8012558:	69bb      	ldr	r3, [r7, #24]
 801255a:	2b00      	cmp	r3, #0
 801255c:	d011      	beq.n	8012582 <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801255e:	69bb      	ldr	r3, [r7, #24]
 8012560:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012562:	697b      	ldr	r3, [r7, #20]
 8012564:	3348      	adds	r3, #72	; 0x48
 8012566:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8012568:	69bb      	ldr	r3, [r7, #24]
 801256a:	2200      	movs	r2, #0
 801256c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012570:	79fa      	ldrb	r2, [r7, #7]
 8012572:	69bb      	ldr	r3, [r7, #24]
 8012574:	9300      	str	r3, [sp, #0]
 8012576:	4613      	mov	r3, r2
 8012578:	697a      	ldr	r2, [r7, #20]
 801257a:	68b9      	ldr	r1, [r7, #8]
 801257c:	68f8      	ldr	r0, [r7, #12]
 801257e:	f000 f805 	bl	801258c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012582:	69bb      	ldr	r3, [r7, #24]
	}
 8012584:	4618      	mov	r0, r3
 8012586:	3720      	adds	r7, #32
 8012588:	46bd      	mov	sp, r7
 801258a:	bd80      	pop	{r7, pc}

0801258c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801258c:	b580      	push	{r7, lr}
 801258e:	b084      	sub	sp, #16
 8012590:	af00      	add	r7, sp, #0
 8012592:	60f8      	str	r0, [r7, #12]
 8012594:	60b9      	str	r1, [r7, #8]
 8012596:	607a      	str	r2, [r7, #4]
 8012598:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801259a:	68bb      	ldr	r3, [r7, #8]
 801259c:	2b00      	cmp	r3, #0
 801259e:	d103      	bne.n	80125a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80125a0:	69bb      	ldr	r3, [r7, #24]
 80125a2:	69ba      	ldr	r2, [r7, #24]
 80125a4:	601a      	str	r2, [r3, #0]
 80125a6:	e002      	b.n	80125ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80125a8:	69bb      	ldr	r3, [r7, #24]
 80125aa:	687a      	ldr	r2, [r7, #4]
 80125ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80125ae:	69bb      	ldr	r3, [r7, #24]
 80125b0:	68fa      	ldr	r2, [r7, #12]
 80125b2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80125b4:	69bb      	ldr	r3, [r7, #24]
 80125b6:	68ba      	ldr	r2, [r7, #8]
 80125b8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80125ba:	2101      	movs	r1, #1
 80125bc:	69b8      	ldr	r0, [r7, #24]
 80125be:	f7ff febd 	bl	801233c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80125c2:	bf00      	nop
 80125c4:	3710      	adds	r7, #16
 80125c6:	46bd      	mov	sp, r7
 80125c8:	bd80      	pop	{r7, pc}

080125ca <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80125ca:	b580      	push	{r7, lr}
 80125cc:	b082      	sub	sp, #8
 80125ce:	af00      	add	r7, sp, #0
 80125d0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d00e      	beq.n	80125f6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	2200      	movs	r2, #0
 80125dc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	2200      	movs	r2, #0
 80125e2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	2200      	movs	r2, #0
 80125e8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80125ea:	2300      	movs	r3, #0
 80125ec:	2200      	movs	r2, #0
 80125ee:	2100      	movs	r1, #0
 80125f0:	6878      	ldr	r0, [r7, #4]
 80125f2:	f000 f837 	bl	8012664 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80125f6:	bf00      	nop
 80125f8:	3708      	adds	r7, #8
 80125fa:	46bd      	mov	sp, r7
 80125fc:	bd80      	pop	{r7, pc}

080125fe <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80125fe:	b580      	push	{r7, lr}
 8012600:	b086      	sub	sp, #24
 8012602:	af00      	add	r7, sp, #0
 8012604:	4603      	mov	r3, r0
 8012606:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8012608:	2301      	movs	r3, #1
 801260a:	617b      	str	r3, [r7, #20]
 801260c:	2300      	movs	r3, #0
 801260e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8012610:	79fb      	ldrb	r3, [r7, #7]
 8012612:	461a      	mov	r2, r3
 8012614:	6939      	ldr	r1, [r7, #16]
 8012616:	6978      	ldr	r0, [r7, #20]
 8012618:	f7ff ff77 	bl	801250a <xQueueGenericCreate>
 801261c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801261e:	68f8      	ldr	r0, [r7, #12]
 8012620:	f7ff ffd3 	bl	80125ca <prvInitialiseMutex>

		return xNewQueue;
 8012624:	68fb      	ldr	r3, [r7, #12]
	}
 8012626:	4618      	mov	r0, r3
 8012628:	3718      	adds	r7, #24
 801262a:	46bd      	mov	sp, r7
 801262c:	bd80      	pop	{r7, pc}

0801262e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 801262e:	b580      	push	{r7, lr}
 8012630:	b088      	sub	sp, #32
 8012632:	af02      	add	r7, sp, #8
 8012634:	4603      	mov	r3, r0
 8012636:	6039      	str	r1, [r7, #0]
 8012638:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 801263a:	2301      	movs	r3, #1
 801263c:	617b      	str	r3, [r7, #20]
 801263e:	2300      	movs	r3, #0
 8012640:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8012642:	79fb      	ldrb	r3, [r7, #7]
 8012644:	9300      	str	r3, [sp, #0]
 8012646:	683b      	ldr	r3, [r7, #0]
 8012648:	2200      	movs	r2, #0
 801264a:	6939      	ldr	r1, [r7, #16]
 801264c:	6978      	ldr	r0, [r7, #20]
 801264e:	f7ff fedf 	bl	8012410 <xQueueGenericCreateStatic>
 8012652:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8012654:	68f8      	ldr	r0, [r7, #12]
 8012656:	f7ff ffb8 	bl	80125ca <prvInitialiseMutex>

		return xNewQueue;
 801265a:	68fb      	ldr	r3, [r7, #12]
	}
 801265c:	4618      	mov	r0, r3
 801265e:	3718      	adds	r7, #24
 8012660:	46bd      	mov	sp, r7
 8012662:	bd80      	pop	{r7, pc}

08012664 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012664:	b580      	push	{r7, lr}
 8012666:	b08e      	sub	sp, #56	; 0x38
 8012668:	af00      	add	r7, sp, #0
 801266a:	60f8      	str	r0, [r7, #12]
 801266c:	60b9      	str	r1, [r7, #8]
 801266e:	607a      	str	r2, [r7, #4]
 8012670:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012672:	2300      	movs	r3, #0
 8012674:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012676:	68fb      	ldr	r3, [r7, #12]
 8012678:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801267a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801267c:	2b00      	cmp	r3, #0
 801267e:	d10b      	bne.n	8012698 <xQueueGenericSend+0x34>
 8012680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012684:	b672      	cpsid	i
 8012686:	f383 8811 	msr	BASEPRI, r3
 801268a:	f3bf 8f6f 	isb	sy
 801268e:	f3bf 8f4f 	dsb	sy
 8012692:	b662      	cpsie	i
 8012694:	62bb      	str	r3, [r7, #40]	; 0x28
 8012696:	e7fe      	b.n	8012696 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012698:	68bb      	ldr	r3, [r7, #8]
 801269a:	2b00      	cmp	r3, #0
 801269c:	d103      	bne.n	80126a6 <xQueueGenericSend+0x42>
 801269e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d101      	bne.n	80126aa <xQueueGenericSend+0x46>
 80126a6:	2301      	movs	r3, #1
 80126a8:	e000      	b.n	80126ac <xQueueGenericSend+0x48>
 80126aa:	2300      	movs	r3, #0
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d10b      	bne.n	80126c8 <xQueueGenericSend+0x64>
 80126b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126b4:	b672      	cpsid	i
 80126b6:	f383 8811 	msr	BASEPRI, r3
 80126ba:	f3bf 8f6f 	isb	sy
 80126be:	f3bf 8f4f 	dsb	sy
 80126c2:	b662      	cpsie	i
 80126c4:	627b      	str	r3, [r7, #36]	; 0x24
 80126c6:	e7fe      	b.n	80126c6 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80126c8:	683b      	ldr	r3, [r7, #0]
 80126ca:	2b02      	cmp	r3, #2
 80126cc:	d103      	bne.n	80126d6 <xQueueGenericSend+0x72>
 80126ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80126d2:	2b01      	cmp	r3, #1
 80126d4:	d101      	bne.n	80126da <xQueueGenericSend+0x76>
 80126d6:	2301      	movs	r3, #1
 80126d8:	e000      	b.n	80126dc <xQueueGenericSend+0x78>
 80126da:	2300      	movs	r3, #0
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d10b      	bne.n	80126f8 <xQueueGenericSend+0x94>
 80126e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126e4:	b672      	cpsid	i
 80126e6:	f383 8811 	msr	BASEPRI, r3
 80126ea:	f3bf 8f6f 	isb	sy
 80126ee:	f3bf 8f4f 	dsb	sy
 80126f2:	b662      	cpsie	i
 80126f4:	623b      	str	r3, [r7, #32]
 80126f6:	e7fe      	b.n	80126f6 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80126f8:	f001 fb78 	bl	8013dec <xTaskGetSchedulerState>
 80126fc:	4603      	mov	r3, r0
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d102      	bne.n	8012708 <xQueueGenericSend+0xa4>
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	2b00      	cmp	r3, #0
 8012706:	d101      	bne.n	801270c <xQueueGenericSend+0xa8>
 8012708:	2301      	movs	r3, #1
 801270a:	e000      	b.n	801270e <xQueueGenericSend+0xaa>
 801270c:	2300      	movs	r3, #0
 801270e:	2b00      	cmp	r3, #0
 8012710:	d10b      	bne.n	801272a <xQueueGenericSend+0xc6>
 8012712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012716:	b672      	cpsid	i
 8012718:	f383 8811 	msr	BASEPRI, r3
 801271c:	f3bf 8f6f 	isb	sy
 8012720:	f3bf 8f4f 	dsb	sy
 8012724:	b662      	cpsie	i
 8012726:	61fb      	str	r3, [r7, #28]
 8012728:	e7fe      	b.n	8012728 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801272a:	f001 fea5 	bl	8014478 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801272e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012730:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012736:	429a      	cmp	r2, r3
 8012738:	d302      	bcc.n	8012740 <xQueueGenericSend+0xdc>
 801273a:	683b      	ldr	r3, [r7, #0]
 801273c:	2b02      	cmp	r3, #2
 801273e:	d129      	bne.n	8012794 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012740:	683a      	ldr	r2, [r7, #0]
 8012742:	68b9      	ldr	r1, [r7, #8]
 8012744:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012746:	f000 fc4a 	bl	8012fde <prvCopyDataToQueue>
 801274a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801274c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801274e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012750:	2b00      	cmp	r3, #0
 8012752:	d010      	beq.n	8012776 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012756:	3324      	adds	r3, #36	; 0x24
 8012758:	4618      	mov	r0, r3
 801275a:	f001 f989 	bl	8013a70 <xTaskRemoveFromEventList>
 801275e:	4603      	mov	r3, r0
 8012760:	2b00      	cmp	r3, #0
 8012762:	d013      	beq.n	801278c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012764:	4b3f      	ldr	r3, [pc, #252]	; (8012864 <xQueueGenericSend+0x200>)
 8012766:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801276a:	601a      	str	r2, [r3, #0]
 801276c:	f3bf 8f4f 	dsb	sy
 8012770:	f3bf 8f6f 	isb	sy
 8012774:	e00a      	b.n	801278c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012778:	2b00      	cmp	r3, #0
 801277a:	d007      	beq.n	801278c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801277c:	4b39      	ldr	r3, [pc, #228]	; (8012864 <xQueueGenericSend+0x200>)
 801277e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012782:	601a      	str	r2, [r3, #0]
 8012784:	f3bf 8f4f 	dsb	sy
 8012788:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801278c:	f001 fea6 	bl	80144dc <vPortExitCritical>
				return pdPASS;
 8012790:	2301      	movs	r3, #1
 8012792:	e063      	b.n	801285c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	2b00      	cmp	r3, #0
 8012798:	d103      	bne.n	80127a2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801279a:	f001 fe9f 	bl	80144dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801279e:	2300      	movs	r3, #0
 80127a0:	e05c      	b.n	801285c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80127a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d106      	bne.n	80127b6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80127a8:	f107 0314 	add.w	r3, r7, #20
 80127ac:	4618      	mov	r0, r3
 80127ae:	f001 f9c3 	bl	8013b38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80127b2:	2301      	movs	r3, #1
 80127b4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80127b6:	f001 fe91 	bl	80144dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80127ba:	f000 ff4f 	bl	801365c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80127be:	f001 fe5b 	bl	8014478 <vPortEnterCritical>
 80127c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80127c8:	b25b      	sxtb	r3, r3
 80127ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80127ce:	d103      	bne.n	80127d8 <xQueueGenericSend+0x174>
 80127d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127d2:	2200      	movs	r2, #0
 80127d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80127d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80127de:	b25b      	sxtb	r3, r3
 80127e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80127e4:	d103      	bne.n	80127ee <xQueueGenericSend+0x18a>
 80127e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127e8:	2200      	movs	r2, #0
 80127ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80127ee:	f001 fe75 	bl	80144dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80127f2:	1d3a      	adds	r2, r7, #4
 80127f4:	f107 0314 	add.w	r3, r7, #20
 80127f8:	4611      	mov	r1, r2
 80127fa:	4618      	mov	r0, r3
 80127fc:	f001 f9b2 	bl	8013b64 <xTaskCheckForTimeOut>
 8012800:	4603      	mov	r3, r0
 8012802:	2b00      	cmp	r3, #0
 8012804:	d124      	bne.n	8012850 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8012806:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012808:	f000 fce1 	bl	80131ce <prvIsQueueFull>
 801280c:	4603      	mov	r3, r0
 801280e:	2b00      	cmp	r3, #0
 8012810:	d018      	beq.n	8012844 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8012812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012814:	3310      	adds	r3, #16
 8012816:	687a      	ldr	r2, [r7, #4]
 8012818:	4611      	mov	r1, r2
 801281a:	4618      	mov	r0, r3
 801281c:	f001 f902 	bl	8013a24 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8012820:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012822:	f000 fc6c 	bl	80130fe <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8012826:	f000 ff27 	bl	8013678 <xTaskResumeAll>
 801282a:	4603      	mov	r3, r0
 801282c:	2b00      	cmp	r3, #0
 801282e:	f47f af7c 	bne.w	801272a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8012832:	4b0c      	ldr	r3, [pc, #48]	; (8012864 <xQueueGenericSend+0x200>)
 8012834:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012838:	601a      	str	r2, [r3, #0]
 801283a:	f3bf 8f4f 	dsb	sy
 801283e:	f3bf 8f6f 	isb	sy
 8012842:	e772      	b.n	801272a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012844:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012846:	f000 fc5a 	bl	80130fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801284a:	f000 ff15 	bl	8013678 <xTaskResumeAll>
 801284e:	e76c      	b.n	801272a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012850:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012852:	f000 fc54 	bl	80130fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012856:	f000 ff0f 	bl	8013678 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801285a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801285c:	4618      	mov	r0, r3
 801285e:	3738      	adds	r7, #56	; 0x38
 8012860:	46bd      	mov	sp, r7
 8012862:	bd80      	pop	{r7, pc}
 8012864:	e000ed04 	.word	0xe000ed04

08012868 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012868:	b580      	push	{r7, lr}
 801286a:	b08e      	sub	sp, #56	; 0x38
 801286c:	af00      	add	r7, sp, #0
 801286e:	60f8      	str	r0, [r7, #12]
 8012870:	60b9      	str	r1, [r7, #8]
 8012872:	607a      	str	r2, [r7, #4]
 8012874:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012876:	68fb      	ldr	r3, [r7, #12]
 8012878:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801287a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801287c:	2b00      	cmp	r3, #0
 801287e:	d10b      	bne.n	8012898 <xQueueGenericSendFromISR+0x30>
 8012880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012884:	b672      	cpsid	i
 8012886:	f383 8811 	msr	BASEPRI, r3
 801288a:	f3bf 8f6f 	isb	sy
 801288e:	f3bf 8f4f 	dsb	sy
 8012892:	b662      	cpsie	i
 8012894:	627b      	str	r3, [r7, #36]	; 0x24
 8012896:	e7fe      	b.n	8012896 <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012898:	68bb      	ldr	r3, [r7, #8]
 801289a:	2b00      	cmp	r3, #0
 801289c:	d103      	bne.n	80128a6 <xQueueGenericSendFromISR+0x3e>
 801289e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d101      	bne.n	80128aa <xQueueGenericSendFromISR+0x42>
 80128a6:	2301      	movs	r3, #1
 80128a8:	e000      	b.n	80128ac <xQueueGenericSendFromISR+0x44>
 80128aa:	2300      	movs	r3, #0
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	d10b      	bne.n	80128c8 <xQueueGenericSendFromISR+0x60>
 80128b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128b4:	b672      	cpsid	i
 80128b6:	f383 8811 	msr	BASEPRI, r3
 80128ba:	f3bf 8f6f 	isb	sy
 80128be:	f3bf 8f4f 	dsb	sy
 80128c2:	b662      	cpsie	i
 80128c4:	623b      	str	r3, [r7, #32]
 80128c6:	e7fe      	b.n	80128c6 <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80128c8:	683b      	ldr	r3, [r7, #0]
 80128ca:	2b02      	cmp	r3, #2
 80128cc:	d103      	bne.n	80128d6 <xQueueGenericSendFromISR+0x6e>
 80128ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80128d2:	2b01      	cmp	r3, #1
 80128d4:	d101      	bne.n	80128da <xQueueGenericSendFromISR+0x72>
 80128d6:	2301      	movs	r3, #1
 80128d8:	e000      	b.n	80128dc <xQueueGenericSendFromISR+0x74>
 80128da:	2300      	movs	r3, #0
 80128dc:	2b00      	cmp	r3, #0
 80128de:	d10b      	bne.n	80128f8 <xQueueGenericSendFromISR+0x90>
 80128e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128e4:	b672      	cpsid	i
 80128e6:	f383 8811 	msr	BASEPRI, r3
 80128ea:	f3bf 8f6f 	isb	sy
 80128ee:	f3bf 8f4f 	dsb	sy
 80128f2:	b662      	cpsie	i
 80128f4:	61fb      	str	r3, [r7, #28]
 80128f6:	e7fe      	b.n	80128f6 <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80128f8:	f001 fe9e 	bl	8014638 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80128fc:	f3ef 8211 	mrs	r2, BASEPRI
 8012900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012904:	b672      	cpsid	i
 8012906:	f383 8811 	msr	BASEPRI, r3
 801290a:	f3bf 8f6f 	isb	sy
 801290e:	f3bf 8f4f 	dsb	sy
 8012912:	b662      	cpsie	i
 8012914:	61ba      	str	r2, [r7, #24]
 8012916:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8012918:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801291a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801291c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801291e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012924:	429a      	cmp	r2, r3
 8012926:	d302      	bcc.n	801292e <xQueueGenericSendFromISR+0xc6>
 8012928:	683b      	ldr	r3, [r7, #0]
 801292a:	2b02      	cmp	r3, #2
 801292c:	d12c      	bne.n	8012988 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801292e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012930:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012934:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012938:	683a      	ldr	r2, [r7, #0]
 801293a:	68b9      	ldr	r1, [r7, #8]
 801293c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801293e:	f000 fb4e 	bl	8012fde <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012942:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8012946:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801294a:	d112      	bne.n	8012972 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801294c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012950:	2b00      	cmp	r3, #0
 8012952:	d016      	beq.n	8012982 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012956:	3324      	adds	r3, #36	; 0x24
 8012958:	4618      	mov	r0, r3
 801295a:	f001 f889 	bl	8013a70 <xTaskRemoveFromEventList>
 801295e:	4603      	mov	r3, r0
 8012960:	2b00      	cmp	r3, #0
 8012962:	d00e      	beq.n	8012982 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	2b00      	cmp	r3, #0
 8012968:	d00b      	beq.n	8012982 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	2201      	movs	r2, #1
 801296e:	601a      	str	r2, [r3, #0]
 8012970:	e007      	b.n	8012982 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012972:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8012976:	3301      	adds	r3, #1
 8012978:	b2db      	uxtb	r3, r3
 801297a:	b25a      	sxtb	r2, r3
 801297c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801297e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8012982:	2301      	movs	r3, #1
 8012984:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8012986:	e001      	b.n	801298c <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012988:	2300      	movs	r3, #0
 801298a:	637b      	str	r3, [r7, #52]	; 0x34
 801298c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801298e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012990:	693b      	ldr	r3, [r7, #16]
 8012992:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8012998:	4618      	mov	r0, r3
 801299a:	3738      	adds	r7, #56	; 0x38
 801299c:	46bd      	mov	sp, r7
 801299e:	bd80      	pop	{r7, pc}

080129a0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80129a0:	b580      	push	{r7, lr}
 80129a2:	b08e      	sub	sp, #56	; 0x38
 80129a4:	af00      	add	r7, sp, #0
 80129a6:	6078      	str	r0, [r7, #4]
 80129a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80129ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d10b      	bne.n	80129cc <xQueueGiveFromISR+0x2c>
	__asm volatile
 80129b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129b8:	b672      	cpsid	i
 80129ba:	f383 8811 	msr	BASEPRI, r3
 80129be:	f3bf 8f6f 	isb	sy
 80129c2:	f3bf 8f4f 	dsb	sy
 80129c6:	b662      	cpsie	i
 80129c8:	623b      	str	r3, [r7, #32]
 80129ca:	e7fe      	b.n	80129ca <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80129cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80129ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d00b      	beq.n	80129ec <xQueueGiveFromISR+0x4c>
 80129d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129d8:	b672      	cpsid	i
 80129da:	f383 8811 	msr	BASEPRI, r3
 80129de:	f3bf 8f6f 	isb	sy
 80129e2:	f3bf 8f4f 	dsb	sy
 80129e6:	b662      	cpsie	i
 80129e8:	61fb      	str	r3, [r7, #28]
 80129ea:	e7fe      	b.n	80129ea <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80129ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	d103      	bne.n	80129fc <xQueueGiveFromISR+0x5c>
 80129f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80129f6:	689b      	ldr	r3, [r3, #8]
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d101      	bne.n	8012a00 <xQueueGiveFromISR+0x60>
 80129fc:	2301      	movs	r3, #1
 80129fe:	e000      	b.n	8012a02 <xQueueGiveFromISR+0x62>
 8012a00:	2300      	movs	r3, #0
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d10b      	bne.n	8012a1e <xQueueGiveFromISR+0x7e>
 8012a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a0a:	b672      	cpsid	i
 8012a0c:	f383 8811 	msr	BASEPRI, r3
 8012a10:	f3bf 8f6f 	isb	sy
 8012a14:	f3bf 8f4f 	dsb	sy
 8012a18:	b662      	cpsie	i
 8012a1a:	61bb      	str	r3, [r7, #24]
 8012a1c:	e7fe      	b.n	8012a1c <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012a1e:	f001 fe0b 	bl	8014638 <vPortValidateInterruptPriority>
	__asm volatile
 8012a22:	f3ef 8211 	mrs	r2, BASEPRI
 8012a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a2a:	b672      	cpsid	i
 8012a2c:	f383 8811 	msr	BASEPRI, r3
 8012a30:	f3bf 8f6f 	isb	sy
 8012a34:	f3bf 8f4f 	dsb	sy
 8012a38:	b662      	cpsie	i
 8012a3a:	617a      	str	r2, [r7, #20]
 8012a3c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8012a3e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012a40:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a46:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8012a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012a4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012a4e:	429a      	cmp	r2, r3
 8012a50:	d22b      	bcs.n	8012aaa <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012a58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a5e:	1c5a      	adds	r2, r3, #1
 8012a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a62:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012a64:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012a68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012a6c:	d112      	bne.n	8012a94 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d016      	beq.n	8012aa4 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a78:	3324      	adds	r3, #36	; 0x24
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	f000 fff8 	bl	8013a70 <xTaskRemoveFromEventList>
 8012a80:	4603      	mov	r3, r0
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d00e      	beq.n	8012aa4 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012a86:	683b      	ldr	r3, [r7, #0]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d00b      	beq.n	8012aa4 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012a8c:	683b      	ldr	r3, [r7, #0]
 8012a8e:	2201      	movs	r2, #1
 8012a90:	601a      	str	r2, [r3, #0]
 8012a92:	e007      	b.n	8012aa4 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012a94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012a98:	3301      	adds	r3, #1
 8012a9a:	b2db      	uxtb	r3, r3
 8012a9c:	b25a      	sxtb	r2, r3
 8012a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012aa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8012aa4:	2301      	movs	r3, #1
 8012aa6:	637b      	str	r3, [r7, #52]	; 0x34
 8012aa8:	e001      	b.n	8012aae <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012aaa:	2300      	movs	r3, #0
 8012aac:	637b      	str	r3, [r7, #52]	; 0x34
 8012aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ab0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8012ab2:	68fb      	ldr	r3, [r7, #12]
 8012ab4:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8012aba:	4618      	mov	r0, r3
 8012abc:	3738      	adds	r7, #56	; 0x38
 8012abe:	46bd      	mov	sp, r7
 8012ac0:	bd80      	pop	{r7, pc}
	...

08012ac4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012ac4:	b580      	push	{r7, lr}
 8012ac6:	b08c      	sub	sp, #48	; 0x30
 8012ac8:	af00      	add	r7, sp, #0
 8012aca:	60f8      	str	r0, [r7, #12]
 8012acc:	60b9      	str	r1, [r7, #8]
 8012ace:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012ad0:	2300      	movs	r3, #0
 8012ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012ad4:	68fb      	ldr	r3, [r7, #12]
 8012ad6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d10b      	bne.n	8012af6 <xQueueReceive+0x32>
	__asm volatile
 8012ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ae2:	b672      	cpsid	i
 8012ae4:	f383 8811 	msr	BASEPRI, r3
 8012ae8:	f3bf 8f6f 	isb	sy
 8012aec:	f3bf 8f4f 	dsb	sy
 8012af0:	b662      	cpsie	i
 8012af2:	623b      	str	r3, [r7, #32]
 8012af4:	e7fe      	b.n	8012af4 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012af6:	68bb      	ldr	r3, [r7, #8]
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d103      	bne.n	8012b04 <xQueueReceive+0x40>
 8012afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	d101      	bne.n	8012b08 <xQueueReceive+0x44>
 8012b04:	2301      	movs	r3, #1
 8012b06:	e000      	b.n	8012b0a <xQueueReceive+0x46>
 8012b08:	2300      	movs	r3, #0
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d10b      	bne.n	8012b26 <xQueueReceive+0x62>
 8012b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b12:	b672      	cpsid	i
 8012b14:	f383 8811 	msr	BASEPRI, r3
 8012b18:	f3bf 8f6f 	isb	sy
 8012b1c:	f3bf 8f4f 	dsb	sy
 8012b20:	b662      	cpsie	i
 8012b22:	61fb      	str	r3, [r7, #28]
 8012b24:	e7fe      	b.n	8012b24 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012b26:	f001 f961 	bl	8013dec <xTaskGetSchedulerState>
 8012b2a:	4603      	mov	r3, r0
 8012b2c:	2b00      	cmp	r3, #0
 8012b2e:	d102      	bne.n	8012b36 <xQueueReceive+0x72>
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	d101      	bne.n	8012b3a <xQueueReceive+0x76>
 8012b36:	2301      	movs	r3, #1
 8012b38:	e000      	b.n	8012b3c <xQueueReceive+0x78>
 8012b3a:	2300      	movs	r3, #0
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d10b      	bne.n	8012b58 <xQueueReceive+0x94>
 8012b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b44:	b672      	cpsid	i
 8012b46:	f383 8811 	msr	BASEPRI, r3
 8012b4a:	f3bf 8f6f 	isb	sy
 8012b4e:	f3bf 8f4f 	dsb	sy
 8012b52:	b662      	cpsie	i
 8012b54:	61bb      	str	r3, [r7, #24]
 8012b56:	e7fe      	b.n	8012b56 <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012b58:	f001 fc8e 	bl	8014478 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012b60:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d01f      	beq.n	8012ba8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012b68:	68b9      	ldr	r1, [r7, #8]
 8012b6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012b6c:	f000 faa1 	bl	80130b2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b72:	1e5a      	subs	r2, r3, #1
 8012b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b76:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b7a:	691b      	ldr	r3, [r3, #16]
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d00f      	beq.n	8012ba0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b82:	3310      	adds	r3, #16
 8012b84:	4618      	mov	r0, r3
 8012b86:	f000 ff73 	bl	8013a70 <xTaskRemoveFromEventList>
 8012b8a:	4603      	mov	r3, r0
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d007      	beq.n	8012ba0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012b90:	4b3c      	ldr	r3, [pc, #240]	; (8012c84 <xQueueReceive+0x1c0>)
 8012b92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012b96:	601a      	str	r2, [r3, #0]
 8012b98:	f3bf 8f4f 	dsb	sy
 8012b9c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012ba0:	f001 fc9c 	bl	80144dc <vPortExitCritical>
				return pdPASS;
 8012ba4:	2301      	movs	r3, #1
 8012ba6:	e069      	b.n	8012c7c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d103      	bne.n	8012bb6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012bae:	f001 fc95 	bl	80144dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012bb2:	2300      	movs	r3, #0
 8012bb4:	e062      	b.n	8012c7c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	d106      	bne.n	8012bca <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012bbc:	f107 0310 	add.w	r3, r7, #16
 8012bc0:	4618      	mov	r0, r3
 8012bc2:	f000 ffb9 	bl	8013b38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012bc6:	2301      	movs	r3, #1
 8012bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012bca:	f001 fc87 	bl	80144dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012bce:	f000 fd45 	bl	801365c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012bd2:	f001 fc51 	bl	8014478 <vPortEnterCritical>
 8012bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bd8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012bdc:	b25b      	sxtb	r3, r3
 8012bde:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012be2:	d103      	bne.n	8012bec <xQueueReceive+0x128>
 8012be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012be6:	2200      	movs	r2, #0
 8012be8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012bf2:	b25b      	sxtb	r3, r3
 8012bf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012bf8:	d103      	bne.n	8012c02 <xQueueReceive+0x13e>
 8012bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bfc:	2200      	movs	r2, #0
 8012bfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012c02:	f001 fc6b 	bl	80144dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012c06:	1d3a      	adds	r2, r7, #4
 8012c08:	f107 0310 	add.w	r3, r7, #16
 8012c0c:	4611      	mov	r1, r2
 8012c0e:	4618      	mov	r0, r3
 8012c10:	f000 ffa8 	bl	8013b64 <xTaskCheckForTimeOut>
 8012c14:	4603      	mov	r3, r0
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d123      	bne.n	8012c62 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012c1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012c1c:	f000 fac1 	bl	80131a2 <prvIsQueueEmpty>
 8012c20:	4603      	mov	r3, r0
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d017      	beq.n	8012c56 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012c28:	3324      	adds	r3, #36	; 0x24
 8012c2a:	687a      	ldr	r2, [r7, #4]
 8012c2c:	4611      	mov	r1, r2
 8012c2e:	4618      	mov	r0, r3
 8012c30:	f000 fef8 	bl	8013a24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012c34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012c36:	f000 fa62 	bl	80130fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012c3a:	f000 fd1d 	bl	8013678 <xTaskResumeAll>
 8012c3e:	4603      	mov	r3, r0
 8012c40:	2b00      	cmp	r3, #0
 8012c42:	d189      	bne.n	8012b58 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8012c44:	4b0f      	ldr	r3, [pc, #60]	; (8012c84 <xQueueReceive+0x1c0>)
 8012c46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c4a:	601a      	str	r2, [r3, #0]
 8012c4c:	f3bf 8f4f 	dsb	sy
 8012c50:	f3bf 8f6f 	isb	sy
 8012c54:	e780      	b.n	8012b58 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8012c56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012c58:	f000 fa51 	bl	80130fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012c5c:	f000 fd0c 	bl	8013678 <xTaskResumeAll>
 8012c60:	e77a      	b.n	8012b58 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8012c62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012c64:	f000 fa4b 	bl	80130fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012c68:	f000 fd06 	bl	8013678 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012c6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012c6e:	f000 fa98 	bl	80131a2 <prvIsQueueEmpty>
 8012c72:	4603      	mov	r3, r0
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	f43f af6f 	beq.w	8012b58 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012c7a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012c7c:	4618      	mov	r0, r3
 8012c7e:	3730      	adds	r7, #48	; 0x30
 8012c80:	46bd      	mov	sp, r7
 8012c82:	bd80      	pop	{r7, pc}
 8012c84:	e000ed04 	.word	0xe000ed04

08012c88 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8012c88:	b580      	push	{r7, lr}
 8012c8a:	b08e      	sub	sp, #56	; 0x38
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	6078      	str	r0, [r7, #4]
 8012c90:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8012c92:	2300      	movs	r3, #0
 8012c94:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8012c9a:	2300      	movs	r3, #0
 8012c9c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	d10b      	bne.n	8012cbc <xQueueSemaphoreTake+0x34>
 8012ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ca8:	b672      	cpsid	i
 8012caa:	f383 8811 	msr	BASEPRI, r3
 8012cae:	f3bf 8f6f 	isb	sy
 8012cb2:	f3bf 8f4f 	dsb	sy
 8012cb6:	b662      	cpsie	i
 8012cb8:	623b      	str	r3, [r7, #32]
 8012cba:	e7fe      	b.n	8012cba <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d00b      	beq.n	8012cdc <xQueueSemaphoreTake+0x54>
 8012cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cc8:	b672      	cpsid	i
 8012cca:	f383 8811 	msr	BASEPRI, r3
 8012cce:	f3bf 8f6f 	isb	sy
 8012cd2:	f3bf 8f4f 	dsb	sy
 8012cd6:	b662      	cpsie	i
 8012cd8:	61fb      	str	r3, [r7, #28]
 8012cda:	e7fe      	b.n	8012cda <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012cdc:	f001 f886 	bl	8013dec <xTaskGetSchedulerState>
 8012ce0:	4603      	mov	r3, r0
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d102      	bne.n	8012cec <xQueueSemaphoreTake+0x64>
 8012ce6:	683b      	ldr	r3, [r7, #0]
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d101      	bne.n	8012cf0 <xQueueSemaphoreTake+0x68>
 8012cec:	2301      	movs	r3, #1
 8012cee:	e000      	b.n	8012cf2 <xQueueSemaphoreTake+0x6a>
 8012cf0:	2300      	movs	r3, #0
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d10b      	bne.n	8012d0e <xQueueSemaphoreTake+0x86>
 8012cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cfa:	b672      	cpsid	i
 8012cfc:	f383 8811 	msr	BASEPRI, r3
 8012d00:	f3bf 8f6f 	isb	sy
 8012d04:	f3bf 8f4f 	dsb	sy
 8012d08:	b662      	cpsie	i
 8012d0a:	61bb      	str	r3, [r7, #24]
 8012d0c:	e7fe      	b.n	8012d0c <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012d0e:	f001 fbb3 	bl	8014478 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8012d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d16:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8012d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d024      	beq.n	8012d68 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8012d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d20:	1e5a      	subs	r2, r3, #1
 8012d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d24:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d28:	681b      	ldr	r3, [r3, #0]
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d104      	bne.n	8012d38 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8012d2e:	f001 fa1f 	bl	8014170 <pvTaskIncrementMutexHeldCount>
 8012d32:	4602      	mov	r2, r0
 8012d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d36:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d3a:	691b      	ldr	r3, [r3, #16]
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d00f      	beq.n	8012d60 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d42:	3310      	adds	r3, #16
 8012d44:	4618      	mov	r0, r3
 8012d46:	f000 fe93 	bl	8013a70 <xTaskRemoveFromEventList>
 8012d4a:	4603      	mov	r3, r0
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	d007      	beq.n	8012d60 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012d50:	4b54      	ldr	r3, [pc, #336]	; (8012ea4 <xQueueSemaphoreTake+0x21c>)
 8012d52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012d56:	601a      	str	r2, [r3, #0]
 8012d58:	f3bf 8f4f 	dsb	sy
 8012d5c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012d60:	f001 fbbc 	bl	80144dc <vPortExitCritical>
				return pdPASS;
 8012d64:	2301      	movs	r3, #1
 8012d66:	e098      	b.n	8012e9a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012d68:	683b      	ldr	r3, [r7, #0]
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d112      	bne.n	8012d94 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8012d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d00b      	beq.n	8012d8c <xQueueSemaphoreTake+0x104>
 8012d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d78:	b672      	cpsid	i
 8012d7a:	f383 8811 	msr	BASEPRI, r3
 8012d7e:	f3bf 8f6f 	isb	sy
 8012d82:	f3bf 8f4f 	dsb	sy
 8012d86:	b662      	cpsie	i
 8012d88:	617b      	str	r3, [r7, #20]
 8012d8a:	e7fe      	b.n	8012d8a <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8012d8c:	f001 fba6 	bl	80144dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012d90:	2300      	movs	r3, #0
 8012d92:	e082      	b.n	8012e9a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012d94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	d106      	bne.n	8012da8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012d9a:	f107 030c 	add.w	r3, r7, #12
 8012d9e:	4618      	mov	r0, r3
 8012da0:	f000 feca 	bl	8013b38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012da4:	2301      	movs	r3, #1
 8012da6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012da8:	f001 fb98 	bl	80144dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012dac:	f000 fc56 	bl	801365c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012db0:	f001 fb62 	bl	8014478 <vPortEnterCritical>
 8012db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012db6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012dba:	b25b      	sxtb	r3, r3
 8012dbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012dc0:	d103      	bne.n	8012dca <xQueueSemaphoreTake+0x142>
 8012dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dc4:	2200      	movs	r2, #0
 8012dc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012dca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dcc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012dd0:	b25b      	sxtb	r3, r3
 8012dd2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012dd6:	d103      	bne.n	8012de0 <xQueueSemaphoreTake+0x158>
 8012dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dda:	2200      	movs	r2, #0
 8012ddc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012de0:	f001 fb7c 	bl	80144dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012de4:	463a      	mov	r2, r7
 8012de6:	f107 030c 	add.w	r3, r7, #12
 8012dea:	4611      	mov	r1, r2
 8012dec:	4618      	mov	r0, r3
 8012dee:	f000 feb9 	bl	8013b64 <xTaskCheckForTimeOut>
 8012df2:	4603      	mov	r3, r0
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d132      	bne.n	8012e5e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012df8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012dfa:	f000 f9d2 	bl	80131a2 <prvIsQueueEmpty>
 8012dfe:	4603      	mov	r3, r0
 8012e00:	2b00      	cmp	r3, #0
 8012e02:	d026      	beq.n	8012e52 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e06:	681b      	ldr	r3, [r3, #0]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d109      	bne.n	8012e20 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8012e0c:	f001 fb34 	bl	8014478 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e12:	689b      	ldr	r3, [r3, #8]
 8012e14:	4618      	mov	r0, r3
 8012e16:	f001 f807 	bl	8013e28 <xTaskPriorityInherit>
 8012e1a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8012e1c:	f001 fb5e 	bl	80144dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e22:	3324      	adds	r3, #36	; 0x24
 8012e24:	683a      	ldr	r2, [r7, #0]
 8012e26:	4611      	mov	r1, r2
 8012e28:	4618      	mov	r0, r3
 8012e2a:	f000 fdfb 	bl	8013a24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012e2e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012e30:	f000 f965 	bl	80130fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012e34:	f000 fc20 	bl	8013678 <xTaskResumeAll>
 8012e38:	4603      	mov	r3, r0
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	f47f af67 	bne.w	8012d0e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8012e40:	4b18      	ldr	r3, [pc, #96]	; (8012ea4 <xQueueSemaphoreTake+0x21c>)
 8012e42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012e46:	601a      	str	r2, [r3, #0]
 8012e48:	f3bf 8f4f 	dsb	sy
 8012e4c:	f3bf 8f6f 	isb	sy
 8012e50:	e75d      	b.n	8012d0e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8012e52:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012e54:	f000 f953 	bl	80130fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012e58:	f000 fc0e 	bl	8013678 <xTaskResumeAll>
 8012e5c:	e757      	b.n	8012d0e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012e5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012e60:	f000 f94d 	bl	80130fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012e64:	f000 fc08 	bl	8013678 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012e68:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012e6a:	f000 f99a 	bl	80131a2 <prvIsQueueEmpty>
 8012e6e:	4603      	mov	r3, r0
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	f43f af4c 	beq.w	8012d0e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8012e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d00d      	beq.n	8012e98 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8012e7c:	f001 fafc 	bl	8014478 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012e80:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012e82:	f000 f894 	bl	8012fae <prvGetDisinheritPriorityAfterTimeout>
 8012e86:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8012e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e8a:	689b      	ldr	r3, [r3, #8]
 8012e8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012e8e:	4618      	mov	r0, r3
 8012e90:	f001 f8d2 	bl	8014038 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8012e94:	f001 fb22 	bl	80144dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012e98:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012e9a:	4618      	mov	r0, r3
 8012e9c:	3738      	adds	r7, #56	; 0x38
 8012e9e:	46bd      	mov	sp, r7
 8012ea0:	bd80      	pop	{r7, pc}
 8012ea2:	bf00      	nop
 8012ea4:	e000ed04 	.word	0xe000ed04

08012ea8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012ea8:	b580      	push	{r7, lr}
 8012eaa:	b08e      	sub	sp, #56	; 0x38
 8012eac:	af00      	add	r7, sp, #0
 8012eae:	60f8      	str	r0, [r7, #12]
 8012eb0:	60b9      	str	r1, [r7, #8]
 8012eb2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012eb4:	68fb      	ldr	r3, [r7, #12]
 8012eb6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8012eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d10b      	bne.n	8012ed6 <xQueueReceiveFromISR+0x2e>
 8012ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ec2:	b672      	cpsid	i
 8012ec4:	f383 8811 	msr	BASEPRI, r3
 8012ec8:	f3bf 8f6f 	isb	sy
 8012ecc:	f3bf 8f4f 	dsb	sy
 8012ed0:	b662      	cpsie	i
 8012ed2:	623b      	str	r3, [r7, #32]
 8012ed4:	e7fe      	b.n	8012ed4 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012ed6:	68bb      	ldr	r3, [r7, #8]
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d103      	bne.n	8012ee4 <xQueueReceiveFromISR+0x3c>
 8012edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	d101      	bne.n	8012ee8 <xQueueReceiveFromISR+0x40>
 8012ee4:	2301      	movs	r3, #1
 8012ee6:	e000      	b.n	8012eea <xQueueReceiveFromISR+0x42>
 8012ee8:	2300      	movs	r3, #0
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d10b      	bne.n	8012f06 <xQueueReceiveFromISR+0x5e>
 8012eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ef2:	b672      	cpsid	i
 8012ef4:	f383 8811 	msr	BASEPRI, r3
 8012ef8:	f3bf 8f6f 	isb	sy
 8012efc:	f3bf 8f4f 	dsb	sy
 8012f00:	b662      	cpsie	i
 8012f02:	61fb      	str	r3, [r7, #28]
 8012f04:	e7fe      	b.n	8012f04 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012f06:	f001 fb97 	bl	8014638 <vPortValidateInterruptPriority>
	__asm volatile
 8012f0a:	f3ef 8211 	mrs	r2, BASEPRI
 8012f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f12:	b672      	cpsid	i
 8012f14:	f383 8811 	msr	BASEPRI, r3
 8012f18:	f3bf 8f6f 	isb	sy
 8012f1c:	f3bf 8f4f 	dsb	sy
 8012f20:	b662      	cpsie	i
 8012f22:	61ba      	str	r2, [r7, #24]
 8012f24:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8012f26:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012f28:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012f2e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d02f      	beq.n	8012f96 <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8012f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f38:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012f3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012f40:	68b9      	ldr	r1, [r7, #8]
 8012f42:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012f44:	f000 f8b5 	bl	80130b2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f4a:	1e5a      	subs	r2, r3, #1
 8012f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f4e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012f50:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012f54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012f58:	d112      	bne.n	8012f80 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f5c:	691b      	ldr	r3, [r3, #16]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d016      	beq.n	8012f90 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f64:	3310      	adds	r3, #16
 8012f66:	4618      	mov	r0, r3
 8012f68:	f000 fd82 	bl	8013a70 <xTaskRemoveFromEventList>
 8012f6c:	4603      	mov	r3, r0
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d00e      	beq.n	8012f90 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d00b      	beq.n	8012f90 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	2201      	movs	r2, #1
 8012f7c:	601a      	str	r2, [r3, #0]
 8012f7e:	e007      	b.n	8012f90 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8012f80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012f84:	3301      	adds	r3, #1
 8012f86:	b2db      	uxtb	r3, r3
 8012f88:	b25a      	sxtb	r2, r3
 8012f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8012f90:	2301      	movs	r3, #1
 8012f92:	637b      	str	r3, [r7, #52]	; 0x34
 8012f94:	e001      	b.n	8012f9a <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 8012f96:	2300      	movs	r3, #0
 8012f98:	637b      	str	r3, [r7, #52]	; 0x34
 8012f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f9c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8012f9e:	693b      	ldr	r3, [r7, #16]
 8012fa0:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012fa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8012fa6:	4618      	mov	r0, r3
 8012fa8:	3738      	adds	r7, #56	; 0x38
 8012faa:	46bd      	mov	sp, r7
 8012fac:	bd80      	pop	{r7, pc}

08012fae <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8012fae:	b480      	push	{r7}
 8012fb0:	b085      	sub	sp, #20
 8012fb2:	af00      	add	r7, sp, #0
 8012fb4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d006      	beq.n	8012fcc <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	f1c3 0307 	rsb	r3, r3, #7
 8012fc8:	60fb      	str	r3, [r7, #12]
 8012fca:	e001      	b.n	8012fd0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8012fcc:	2300      	movs	r3, #0
 8012fce:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8012fd0:	68fb      	ldr	r3, [r7, #12]
	}
 8012fd2:	4618      	mov	r0, r3
 8012fd4:	3714      	adds	r7, #20
 8012fd6:	46bd      	mov	sp, r7
 8012fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fdc:	4770      	bx	lr

08012fde <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8012fde:	b580      	push	{r7, lr}
 8012fe0:	b086      	sub	sp, #24
 8012fe2:	af00      	add	r7, sp, #0
 8012fe4:	60f8      	str	r0, [r7, #12]
 8012fe6:	60b9      	str	r1, [r7, #8]
 8012fe8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012fea:	2300      	movs	r3, #0
 8012fec:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ff2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012ff4:	68fb      	ldr	r3, [r7, #12]
 8012ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d10d      	bne.n	8013018 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012ffc:	68fb      	ldr	r3, [r7, #12]
 8012ffe:	681b      	ldr	r3, [r3, #0]
 8013000:	2b00      	cmp	r3, #0
 8013002:	d14d      	bne.n	80130a0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013004:	68fb      	ldr	r3, [r7, #12]
 8013006:	689b      	ldr	r3, [r3, #8]
 8013008:	4618      	mov	r0, r3
 801300a:	f000 ff8d 	bl	8013f28 <xTaskPriorityDisinherit>
 801300e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013010:	68fb      	ldr	r3, [r7, #12]
 8013012:	2200      	movs	r2, #0
 8013014:	609a      	str	r2, [r3, #8]
 8013016:	e043      	b.n	80130a0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	2b00      	cmp	r3, #0
 801301c:	d119      	bne.n	8013052 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801301e:	68fb      	ldr	r3, [r7, #12]
 8013020:	6858      	ldr	r0, [r3, #4]
 8013022:	68fb      	ldr	r3, [r7, #12]
 8013024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013026:	461a      	mov	r2, r3
 8013028:	68b9      	ldr	r1, [r7, #8]
 801302a:	f00d faf0 	bl	802060e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	685a      	ldr	r2, [r3, #4]
 8013032:	68fb      	ldr	r3, [r7, #12]
 8013034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013036:	441a      	add	r2, r3
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801303c:	68fb      	ldr	r3, [r7, #12]
 801303e:	685a      	ldr	r2, [r3, #4]
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	689b      	ldr	r3, [r3, #8]
 8013044:	429a      	cmp	r2, r3
 8013046:	d32b      	bcc.n	80130a0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013048:	68fb      	ldr	r3, [r7, #12]
 801304a:	681a      	ldr	r2, [r3, #0]
 801304c:	68fb      	ldr	r3, [r7, #12]
 801304e:	605a      	str	r2, [r3, #4]
 8013050:	e026      	b.n	80130a0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013052:	68fb      	ldr	r3, [r7, #12]
 8013054:	68d8      	ldr	r0, [r3, #12]
 8013056:	68fb      	ldr	r3, [r7, #12]
 8013058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801305a:	461a      	mov	r2, r3
 801305c:	68b9      	ldr	r1, [r7, #8]
 801305e:	f00d fad6 	bl	802060e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013062:	68fb      	ldr	r3, [r7, #12]
 8013064:	68da      	ldr	r2, [r3, #12]
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801306a:	425b      	negs	r3, r3
 801306c:	441a      	add	r2, r3
 801306e:	68fb      	ldr	r3, [r7, #12]
 8013070:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	68da      	ldr	r2, [r3, #12]
 8013076:	68fb      	ldr	r3, [r7, #12]
 8013078:	681b      	ldr	r3, [r3, #0]
 801307a:	429a      	cmp	r2, r3
 801307c:	d207      	bcs.n	801308e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	689a      	ldr	r2, [r3, #8]
 8013082:	68fb      	ldr	r3, [r7, #12]
 8013084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013086:	425b      	negs	r3, r3
 8013088:	441a      	add	r2, r3
 801308a:	68fb      	ldr	r3, [r7, #12]
 801308c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	2b02      	cmp	r3, #2
 8013092:	d105      	bne.n	80130a0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013094:	693b      	ldr	r3, [r7, #16]
 8013096:	2b00      	cmp	r3, #0
 8013098:	d002      	beq.n	80130a0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801309a:	693b      	ldr	r3, [r7, #16]
 801309c:	3b01      	subs	r3, #1
 801309e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80130a0:	693b      	ldr	r3, [r7, #16]
 80130a2:	1c5a      	adds	r2, r3, #1
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80130a8:	697b      	ldr	r3, [r7, #20]
}
 80130aa:	4618      	mov	r0, r3
 80130ac:	3718      	adds	r7, #24
 80130ae:	46bd      	mov	sp, r7
 80130b0:	bd80      	pop	{r7, pc}

080130b2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80130b2:	b580      	push	{r7, lr}
 80130b4:	b082      	sub	sp, #8
 80130b6:	af00      	add	r7, sp, #0
 80130b8:	6078      	str	r0, [r7, #4]
 80130ba:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d018      	beq.n	80130f6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	68da      	ldr	r2, [r3, #12]
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80130cc:	441a      	add	r2, r3
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	68da      	ldr	r2, [r3, #12]
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	689b      	ldr	r3, [r3, #8]
 80130da:	429a      	cmp	r2, r3
 80130dc:	d303      	bcc.n	80130e6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	681a      	ldr	r2, [r3, #0]
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	68d9      	ldr	r1, [r3, #12]
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80130ee:	461a      	mov	r2, r3
 80130f0:	6838      	ldr	r0, [r7, #0]
 80130f2:	f00d fa8c 	bl	802060e <memcpy>
	}
}
 80130f6:	bf00      	nop
 80130f8:	3708      	adds	r7, #8
 80130fa:	46bd      	mov	sp, r7
 80130fc:	bd80      	pop	{r7, pc}

080130fe <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80130fe:	b580      	push	{r7, lr}
 8013100:	b084      	sub	sp, #16
 8013102:	af00      	add	r7, sp, #0
 8013104:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013106:	f001 f9b7 	bl	8014478 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801310a:	687b      	ldr	r3, [r7, #4]
 801310c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013110:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013112:	e011      	b.n	8013138 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013118:	2b00      	cmp	r3, #0
 801311a:	d012      	beq.n	8013142 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	3324      	adds	r3, #36	; 0x24
 8013120:	4618      	mov	r0, r3
 8013122:	f000 fca5 	bl	8013a70 <xTaskRemoveFromEventList>
 8013126:	4603      	mov	r3, r0
 8013128:	2b00      	cmp	r3, #0
 801312a:	d001      	beq.n	8013130 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801312c:	f000 fd7e 	bl	8013c2c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013130:	7bfb      	ldrb	r3, [r7, #15]
 8013132:	3b01      	subs	r3, #1
 8013134:	b2db      	uxtb	r3, r3
 8013136:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013138:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801313c:	2b00      	cmp	r3, #0
 801313e:	dce9      	bgt.n	8013114 <prvUnlockQueue+0x16>
 8013140:	e000      	b.n	8013144 <prvUnlockQueue+0x46>
					break;
 8013142:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	22ff      	movs	r2, #255	; 0xff
 8013148:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801314c:	f001 f9c6 	bl	80144dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013150:	f001 f992 	bl	8014478 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801315a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801315c:	e011      	b.n	8013182 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	691b      	ldr	r3, [r3, #16]
 8013162:	2b00      	cmp	r3, #0
 8013164:	d012      	beq.n	801318c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	3310      	adds	r3, #16
 801316a:	4618      	mov	r0, r3
 801316c:	f000 fc80 	bl	8013a70 <xTaskRemoveFromEventList>
 8013170:	4603      	mov	r3, r0
 8013172:	2b00      	cmp	r3, #0
 8013174:	d001      	beq.n	801317a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013176:	f000 fd59 	bl	8013c2c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801317a:	7bbb      	ldrb	r3, [r7, #14]
 801317c:	3b01      	subs	r3, #1
 801317e:	b2db      	uxtb	r3, r3
 8013180:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013182:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013186:	2b00      	cmp	r3, #0
 8013188:	dce9      	bgt.n	801315e <prvUnlockQueue+0x60>
 801318a:	e000      	b.n	801318e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801318c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801318e:	687b      	ldr	r3, [r7, #4]
 8013190:	22ff      	movs	r2, #255	; 0xff
 8013192:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8013196:	f001 f9a1 	bl	80144dc <vPortExitCritical>
}
 801319a:	bf00      	nop
 801319c:	3710      	adds	r7, #16
 801319e:	46bd      	mov	sp, r7
 80131a0:	bd80      	pop	{r7, pc}

080131a2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80131a2:	b580      	push	{r7, lr}
 80131a4:	b084      	sub	sp, #16
 80131a6:	af00      	add	r7, sp, #0
 80131a8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80131aa:	f001 f965 	bl	8014478 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d102      	bne.n	80131bc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80131b6:	2301      	movs	r3, #1
 80131b8:	60fb      	str	r3, [r7, #12]
 80131ba:	e001      	b.n	80131c0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80131bc:	2300      	movs	r3, #0
 80131be:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80131c0:	f001 f98c 	bl	80144dc <vPortExitCritical>

	return xReturn;
 80131c4:	68fb      	ldr	r3, [r7, #12]
}
 80131c6:	4618      	mov	r0, r3
 80131c8:	3710      	adds	r7, #16
 80131ca:	46bd      	mov	sp, r7
 80131cc:	bd80      	pop	{r7, pc}

080131ce <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80131ce:	b580      	push	{r7, lr}
 80131d0:	b084      	sub	sp, #16
 80131d2:	af00      	add	r7, sp, #0
 80131d4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80131d6:	f001 f94f 	bl	8014478 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80131e2:	429a      	cmp	r2, r3
 80131e4:	d102      	bne.n	80131ec <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80131e6:	2301      	movs	r3, #1
 80131e8:	60fb      	str	r3, [r7, #12]
 80131ea:	e001      	b.n	80131f0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80131ec:	2300      	movs	r3, #0
 80131ee:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80131f0:	f001 f974 	bl	80144dc <vPortExitCritical>

	return xReturn;
 80131f4:	68fb      	ldr	r3, [r7, #12]
}
 80131f6:	4618      	mov	r0, r3
 80131f8:	3710      	adds	r7, #16
 80131fa:	46bd      	mov	sp, r7
 80131fc:	bd80      	pop	{r7, pc}

080131fe <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80131fe:	b580      	push	{r7, lr}
 8013200:	b08e      	sub	sp, #56	; 0x38
 8013202:	af04      	add	r7, sp, #16
 8013204:	60f8      	str	r0, [r7, #12]
 8013206:	60b9      	str	r1, [r7, #8]
 8013208:	607a      	str	r2, [r7, #4]
 801320a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801320c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801320e:	2b00      	cmp	r3, #0
 8013210:	d10b      	bne.n	801322a <xTaskCreateStatic+0x2c>
	__asm volatile
 8013212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013216:	b672      	cpsid	i
 8013218:	f383 8811 	msr	BASEPRI, r3
 801321c:	f3bf 8f6f 	isb	sy
 8013220:	f3bf 8f4f 	dsb	sy
 8013224:	b662      	cpsie	i
 8013226:	623b      	str	r3, [r7, #32]
 8013228:	e7fe      	b.n	8013228 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 801322a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801322c:	2b00      	cmp	r3, #0
 801322e:	d10b      	bne.n	8013248 <xTaskCreateStatic+0x4a>
 8013230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013234:	b672      	cpsid	i
 8013236:	f383 8811 	msr	BASEPRI, r3
 801323a:	f3bf 8f6f 	isb	sy
 801323e:	f3bf 8f4f 	dsb	sy
 8013242:	b662      	cpsie	i
 8013244:	61fb      	str	r3, [r7, #28]
 8013246:	e7fe      	b.n	8013246 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8013248:	2354      	movs	r3, #84	; 0x54
 801324a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801324c:	693b      	ldr	r3, [r7, #16]
 801324e:	2b54      	cmp	r3, #84	; 0x54
 8013250:	d00b      	beq.n	801326a <xTaskCreateStatic+0x6c>
 8013252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013256:	b672      	cpsid	i
 8013258:	f383 8811 	msr	BASEPRI, r3
 801325c:	f3bf 8f6f 	isb	sy
 8013260:	f3bf 8f4f 	dsb	sy
 8013264:	b662      	cpsie	i
 8013266:	61bb      	str	r3, [r7, #24]
 8013268:	e7fe      	b.n	8013268 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801326a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801326c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801326e:	2b00      	cmp	r3, #0
 8013270:	d01e      	beq.n	80132b0 <xTaskCreateStatic+0xb2>
 8013272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013274:	2b00      	cmp	r3, #0
 8013276:	d01b      	beq.n	80132b0 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801327a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801327c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801327e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013280:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8013282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013284:	2202      	movs	r2, #2
 8013286:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801328a:	2300      	movs	r3, #0
 801328c:	9303      	str	r3, [sp, #12]
 801328e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013290:	9302      	str	r3, [sp, #8]
 8013292:	f107 0314 	add.w	r3, r7, #20
 8013296:	9301      	str	r3, [sp, #4]
 8013298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801329a:	9300      	str	r3, [sp, #0]
 801329c:	683b      	ldr	r3, [r7, #0]
 801329e:	687a      	ldr	r2, [r7, #4]
 80132a0:	68b9      	ldr	r1, [r7, #8]
 80132a2:	68f8      	ldr	r0, [r7, #12]
 80132a4:	f000 f850 	bl	8013348 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80132a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80132aa:	f000 f8d5 	bl	8013458 <prvAddNewTaskToReadyList>
 80132ae:	e001      	b.n	80132b4 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80132b0:	2300      	movs	r3, #0
 80132b2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80132b4:	697b      	ldr	r3, [r7, #20]
	}
 80132b6:	4618      	mov	r0, r3
 80132b8:	3728      	adds	r7, #40	; 0x28
 80132ba:	46bd      	mov	sp, r7
 80132bc:	bd80      	pop	{r7, pc}

080132be <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80132be:	b580      	push	{r7, lr}
 80132c0:	b08c      	sub	sp, #48	; 0x30
 80132c2:	af04      	add	r7, sp, #16
 80132c4:	60f8      	str	r0, [r7, #12]
 80132c6:	60b9      	str	r1, [r7, #8]
 80132c8:	603b      	str	r3, [r7, #0]
 80132ca:	4613      	mov	r3, r2
 80132cc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80132ce:	88fb      	ldrh	r3, [r7, #6]
 80132d0:	009b      	lsls	r3, r3, #2
 80132d2:	4618      	mov	r0, r3
 80132d4:	f001 f9f2 	bl	80146bc <pvPortMalloc>
 80132d8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80132da:	697b      	ldr	r3, [r7, #20]
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d00e      	beq.n	80132fe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80132e0:	2054      	movs	r0, #84	; 0x54
 80132e2:	f001 f9eb 	bl	80146bc <pvPortMalloc>
 80132e6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80132e8:	69fb      	ldr	r3, [r7, #28]
 80132ea:	2b00      	cmp	r3, #0
 80132ec:	d003      	beq.n	80132f6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80132ee:	69fb      	ldr	r3, [r7, #28]
 80132f0:	697a      	ldr	r2, [r7, #20]
 80132f2:	631a      	str	r2, [r3, #48]	; 0x30
 80132f4:	e005      	b.n	8013302 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80132f6:	6978      	ldr	r0, [r7, #20]
 80132f8:	f001 faa8 	bl	801484c <vPortFree>
 80132fc:	e001      	b.n	8013302 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80132fe:	2300      	movs	r3, #0
 8013300:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8013302:	69fb      	ldr	r3, [r7, #28]
 8013304:	2b00      	cmp	r3, #0
 8013306:	d017      	beq.n	8013338 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8013308:	69fb      	ldr	r3, [r7, #28]
 801330a:	2200      	movs	r2, #0
 801330c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013310:	88fa      	ldrh	r2, [r7, #6]
 8013312:	2300      	movs	r3, #0
 8013314:	9303      	str	r3, [sp, #12]
 8013316:	69fb      	ldr	r3, [r7, #28]
 8013318:	9302      	str	r3, [sp, #8]
 801331a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801331c:	9301      	str	r3, [sp, #4]
 801331e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013320:	9300      	str	r3, [sp, #0]
 8013322:	683b      	ldr	r3, [r7, #0]
 8013324:	68b9      	ldr	r1, [r7, #8]
 8013326:	68f8      	ldr	r0, [r7, #12]
 8013328:	f000 f80e 	bl	8013348 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801332c:	69f8      	ldr	r0, [r7, #28]
 801332e:	f000 f893 	bl	8013458 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8013332:	2301      	movs	r3, #1
 8013334:	61bb      	str	r3, [r7, #24]
 8013336:	e002      	b.n	801333e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8013338:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801333c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801333e:	69bb      	ldr	r3, [r7, #24]
	}
 8013340:	4618      	mov	r0, r3
 8013342:	3720      	adds	r7, #32
 8013344:	46bd      	mov	sp, r7
 8013346:	bd80      	pop	{r7, pc}

08013348 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8013348:	b580      	push	{r7, lr}
 801334a:	b088      	sub	sp, #32
 801334c:	af00      	add	r7, sp, #0
 801334e:	60f8      	str	r0, [r7, #12]
 8013350:	60b9      	str	r1, [r7, #8]
 8013352:	607a      	str	r2, [r7, #4]
 8013354:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8013356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013358:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801335a:	6879      	ldr	r1, [r7, #4]
 801335c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8013360:	440b      	add	r3, r1
 8013362:	009b      	lsls	r3, r3, #2
 8013364:	4413      	add	r3, r2
 8013366:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8013368:	69bb      	ldr	r3, [r7, #24]
 801336a:	f023 0307 	bic.w	r3, r3, #7
 801336e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8013370:	69bb      	ldr	r3, [r7, #24]
 8013372:	f003 0307 	and.w	r3, r3, #7
 8013376:	2b00      	cmp	r3, #0
 8013378:	d00b      	beq.n	8013392 <prvInitialiseNewTask+0x4a>
 801337a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801337e:	b672      	cpsid	i
 8013380:	f383 8811 	msr	BASEPRI, r3
 8013384:	f3bf 8f6f 	isb	sy
 8013388:	f3bf 8f4f 	dsb	sy
 801338c:	b662      	cpsie	i
 801338e:	617b      	str	r3, [r7, #20]
 8013390:	e7fe      	b.n	8013390 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013392:	68bb      	ldr	r3, [r7, #8]
 8013394:	2b00      	cmp	r3, #0
 8013396:	d01f      	beq.n	80133d8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013398:	2300      	movs	r3, #0
 801339a:	61fb      	str	r3, [r7, #28]
 801339c:	e012      	b.n	80133c4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801339e:	68ba      	ldr	r2, [r7, #8]
 80133a0:	69fb      	ldr	r3, [r7, #28]
 80133a2:	4413      	add	r3, r2
 80133a4:	7819      	ldrb	r1, [r3, #0]
 80133a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80133a8:	69fb      	ldr	r3, [r7, #28]
 80133aa:	4413      	add	r3, r2
 80133ac:	3334      	adds	r3, #52	; 0x34
 80133ae:	460a      	mov	r2, r1
 80133b0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80133b2:	68ba      	ldr	r2, [r7, #8]
 80133b4:	69fb      	ldr	r3, [r7, #28]
 80133b6:	4413      	add	r3, r2
 80133b8:	781b      	ldrb	r3, [r3, #0]
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d006      	beq.n	80133cc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80133be:	69fb      	ldr	r3, [r7, #28]
 80133c0:	3301      	adds	r3, #1
 80133c2:	61fb      	str	r3, [r7, #28]
 80133c4:	69fb      	ldr	r3, [r7, #28]
 80133c6:	2b0f      	cmp	r3, #15
 80133c8:	d9e9      	bls.n	801339e <prvInitialiseNewTask+0x56>
 80133ca:	e000      	b.n	80133ce <prvInitialiseNewTask+0x86>
			{
				break;
 80133cc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80133ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133d0:	2200      	movs	r2, #0
 80133d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80133d6:	e003      	b.n	80133e0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80133d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133da:	2200      	movs	r2, #0
 80133dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80133e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133e2:	2b06      	cmp	r3, #6
 80133e4:	d901      	bls.n	80133ea <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80133e6:	2306      	movs	r3, #6
 80133e8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80133ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80133ee:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80133f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80133f4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80133f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133f8:	2200      	movs	r2, #0
 80133fa:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80133fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133fe:	3304      	adds	r3, #4
 8013400:	4618      	mov	r0, r3
 8013402:	f7fe ff07 	bl	8012214 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8013406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013408:	3318      	adds	r3, #24
 801340a:	4618      	mov	r0, r3
 801340c:	f7fe ff02 	bl	8012214 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8013410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013412:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013414:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013418:	f1c3 0207 	rsb	r2, r3, #7
 801341c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801341e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013422:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013424:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8013426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013428:	2200      	movs	r2, #0
 801342a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801342c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801342e:	2200      	movs	r2, #0
 8013430:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013434:	683a      	ldr	r2, [r7, #0]
 8013436:	68f9      	ldr	r1, [r7, #12]
 8013438:	69b8      	ldr	r0, [r7, #24]
 801343a:	f000 ff13 	bl	8014264 <pxPortInitialiseStack>
 801343e:	4602      	mov	r2, r0
 8013440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013442:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8013444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013446:	2b00      	cmp	r3, #0
 8013448:	d002      	beq.n	8013450 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801344a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801344c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801344e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013450:	bf00      	nop
 8013452:	3720      	adds	r7, #32
 8013454:	46bd      	mov	sp, r7
 8013456:	bd80      	pop	{r7, pc}

08013458 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013458:	b580      	push	{r7, lr}
 801345a:	b082      	sub	sp, #8
 801345c:	af00      	add	r7, sp, #0
 801345e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013460:	f001 f80a 	bl	8014478 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013464:	4b2a      	ldr	r3, [pc, #168]	; (8013510 <prvAddNewTaskToReadyList+0xb8>)
 8013466:	681b      	ldr	r3, [r3, #0]
 8013468:	3301      	adds	r3, #1
 801346a:	4a29      	ldr	r2, [pc, #164]	; (8013510 <prvAddNewTaskToReadyList+0xb8>)
 801346c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801346e:	4b29      	ldr	r3, [pc, #164]	; (8013514 <prvAddNewTaskToReadyList+0xbc>)
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	2b00      	cmp	r3, #0
 8013474:	d109      	bne.n	801348a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8013476:	4a27      	ldr	r2, [pc, #156]	; (8013514 <prvAddNewTaskToReadyList+0xbc>)
 8013478:	687b      	ldr	r3, [r7, #4]
 801347a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801347c:	4b24      	ldr	r3, [pc, #144]	; (8013510 <prvAddNewTaskToReadyList+0xb8>)
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	2b01      	cmp	r3, #1
 8013482:	d110      	bne.n	80134a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8013484:	f000 fbf6 	bl	8013c74 <prvInitialiseTaskLists>
 8013488:	e00d      	b.n	80134a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801348a:	4b23      	ldr	r3, [pc, #140]	; (8013518 <prvAddNewTaskToReadyList+0xc0>)
 801348c:	681b      	ldr	r3, [r3, #0]
 801348e:	2b00      	cmp	r3, #0
 8013490:	d109      	bne.n	80134a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8013492:	4b20      	ldr	r3, [pc, #128]	; (8013514 <prvAddNewTaskToReadyList+0xbc>)
 8013494:	681b      	ldr	r3, [r3, #0]
 8013496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801349c:	429a      	cmp	r2, r3
 801349e:	d802      	bhi.n	80134a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80134a0:	4a1c      	ldr	r2, [pc, #112]	; (8013514 <prvAddNewTaskToReadyList+0xbc>)
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80134a6:	4b1d      	ldr	r3, [pc, #116]	; (801351c <prvAddNewTaskToReadyList+0xc4>)
 80134a8:	681b      	ldr	r3, [r3, #0]
 80134aa:	3301      	adds	r3, #1
 80134ac:	4a1b      	ldr	r2, [pc, #108]	; (801351c <prvAddNewTaskToReadyList+0xc4>)
 80134ae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134b4:	2201      	movs	r2, #1
 80134b6:	409a      	lsls	r2, r3
 80134b8:	4b19      	ldr	r3, [pc, #100]	; (8013520 <prvAddNewTaskToReadyList+0xc8>)
 80134ba:	681b      	ldr	r3, [r3, #0]
 80134bc:	4313      	orrs	r3, r2
 80134be:	4a18      	ldr	r2, [pc, #96]	; (8013520 <prvAddNewTaskToReadyList+0xc8>)
 80134c0:	6013      	str	r3, [r2, #0]
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134c6:	4613      	mov	r3, r2
 80134c8:	009b      	lsls	r3, r3, #2
 80134ca:	4413      	add	r3, r2
 80134cc:	009b      	lsls	r3, r3, #2
 80134ce:	4a15      	ldr	r2, [pc, #84]	; (8013524 <prvAddNewTaskToReadyList+0xcc>)
 80134d0:	441a      	add	r2, r3
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	3304      	adds	r3, #4
 80134d6:	4619      	mov	r1, r3
 80134d8:	4610      	mov	r0, r2
 80134da:	f7fe fea8 	bl	801222e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80134de:	f000 fffd 	bl	80144dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80134e2:	4b0d      	ldr	r3, [pc, #52]	; (8013518 <prvAddNewTaskToReadyList+0xc0>)
 80134e4:	681b      	ldr	r3, [r3, #0]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d00e      	beq.n	8013508 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80134ea:	4b0a      	ldr	r3, [pc, #40]	; (8013514 <prvAddNewTaskToReadyList+0xbc>)
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134f4:	429a      	cmp	r2, r3
 80134f6:	d207      	bcs.n	8013508 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80134f8:	4b0b      	ldr	r3, [pc, #44]	; (8013528 <prvAddNewTaskToReadyList+0xd0>)
 80134fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80134fe:	601a      	str	r2, [r3, #0]
 8013500:	f3bf 8f4f 	dsb	sy
 8013504:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013508:	bf00      	nop
 801350a:	3708      	adds	r7, #8
 801350c:	46bd      	mov	sp, r7
 801350e:	bd80      	pop	{r7, pc}
 8013510:	2000044c 	.word	0x2000044c
 8013514:	2000034c 	.word	0x2000034c
 8013518:	20000458 	.word	0x20000458
 801351c:	20000468 	.word	0x20000468
 8013520:	20000454 	.word	0x20000454
 8013524:	20000350 	.word	0x20000350
 8013528:	e000ed04 	.word	0xe000ed04

0801352c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801352c:	b580      	push	{r7, lr}
 801352e:	b084      	sub	sp, #16
 8013530:	af00      	add	r7, sp, #0
 8013532:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8013534:	2300      	movs	r3, #0
 8013536:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	2b00      	cmp	r3, #0
 801353c:	d018      	beq.n	8013570 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801353e:	4b14      	ldr	r3, [pc, #80]	; (8013590 <vTaskDelay+0x64>)
 8013540:	681b      	ldr	r3, [r3, #0]
 8013542:	2b00      	cmp	r3, #0
 8013544:	d00b      	beq.n	801355e <vTaskDelay+0x32>
 8013546:	f04f 0350 	mov.w	r3, #80	; 0x50
 801354a:	b672      	cpsid	i
 801354c:	f383 8811 	msr	BASEPRI, r3
 8013550:	f3bf 8f6f 	isb	sy
 8013554:	f3bf 8f4f 	dsb	sy
 8013558:	b662      	cpsie	i
 801355a:	60bb      	str	r3, [r7, #8]
 801355c:	e7fe      	b.n	801355c <vTaskDelay+0x30>
			vTaskSuspendAll();
 801355e:	f000 f87d 	bl	801365c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8013562:	2100      	movs	r1, #0
 8013564:	6878      	ldr	r0, [r7, #4]
 8013566:	f000 fe17 	bl	8014198 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801356a:	f000 f885 	bl	8013678 <xTaskResumeAll>
 801356e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	2b00      	cmp	r3, #0
 8013574:	d107      	bne.n	8013586 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8013576:	4b07      	ldr	r3, [pc, #28]	; (8013594 <vTaskDelay+0x68>)
 8013578:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801357c:	601a      	str	r2, [r3, #0]
 801357e:	f3bf 8f4f 	dsb	sy
 8013582:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013586:	bf00      	nop
 8013588:	3710      	adds	r7, #16
 801358a:	46bd      	mov	sp, r7
 801358c:	bd80      	pop	{r7, pc}
 801358e:	bf00      	nop
 8013590:	20000474 	.word	0x20000474
 8013594:	e000ed04 	.word	0xe000ed04

08013598 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013598:	b580      	push	{r7, lr}
 801359a:	b08a      	sub	sp, #40	; 0x28
 801359c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801359e:	2300      	movs	r3, #0
 80135a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80135a2:	2300      	movs	r3, #0
 80135a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80135a6:	463a      	mov	r2, r7
 80135a8:	1d39      	adds	r1, r7, #4
 80135aa:	f107 0308 	add.w	r3, r7, #8
 80135ae:	4618      	mov	r0, r3
 80135b0:	f7f6 faa4 	bl	8009afc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80135b4:	6839      	ldr	r1, [r7, #0]
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	68ba      	ldr	r2, [r7, #8]
 80135ba:	9202      	str	r2, [sp, #8]
 80135bc:	9301      	str	r3, [sp, #4]
 80135be:	2300      	movs	r3, #0
 80135c0:	9300      	str	r3, [sp, #0]
 80135c2:	2300      	movs	r3, #0
 80135c4:	460a      	mov	r2, r1
 80135c6:	491f      	ldr	r1, [pc, #124]	; (8013644 <vTaskStartScheduler+0xac>)
 80135c8:	481f      	ldr	r0, [pc, #124]	; (8013648 <vTaskStartScheduler+0xb0>)
 80135ca:	f7ff fe18 	bl	80131fe <xTaskCreateStatic>
 80135ce:	4602      	mov	r2, r0
 80135d0:	4b1e      	ldr	r3, [pc, #120]	; (801364c <vTaskStartScheduler+0xb4>)
 80135d2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80135d4:	4b1d      	ldr	r3, [pc, #116]	; (801364c <vTaskStartScheduler+0xb4>)
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d002      	beq.n	80135e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80135dc:	2301      	movs	r3, #1
 80135de:	617b      	str	r3, [r7, #20]
 80135e0:	e001      	b.n	80135e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80135e2:	2300      	movs	r3, #0
 80135e4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80135e6:	697b      	ldr	r3, [r7, #20]
 80135e8:	2b01      	cmp	r3, #1
 80135ea:	d117      	bne.n	801361c <vTaskStartScheduler+0x84>
 80135ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135f0:	b672      	cpsid	i
 80135f2:	f383 8811 	msr	BASEPRI, r3
 80135f6:	f3bf 8f6f 	isb	sy
 80135fa:	f3bf 8f4f 	dsb	sy
 80135fe:	b662      	cpsie	i
 8013600:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013602:	4b13      	ldr	r3, [pc, #76]	; (8013650 <vTaskStartScheduler+0xb8>)
 8013604:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013608:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801360a:	4b12      	ldr	r3, [pc, #72]	; (8013654 <vTaskStartScheduler+0xbc>)
 801360c:	2201      	movs	r2, #1
 801360e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013610:	4b11      	ldr	r3, [pc, #68]	; (8013658 <vTaskStartScheduler+0xc0>)
 8013612:	2200      	movs	r2, #0
 8013614:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013616:	f000 feb3 	bl	8014380 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801361a:	e00f      	b.n	801363c <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801361c:	697b      	ldr	r3, [r7, #20]
 801361e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013622:	d10b      	bne.n	801363c <vTaskStartScheduler+0xa4>
 8013624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013628:	b672      	cpsid	i
 801362a:	f383 8811 	msr	BASEPRI, r3
 801362e:	f3bf 8f6f 	isb	sy
 8013632:	f3bf 8f4f 	dsb	sy
 8013636:	b662      	cpsie	i
 8013638:	60fb      	str	r3, [r7, #12]
 801363a:	e7fe      	b.n	801363a <vTaskStartScheduler+0xa2>
}
 801363c:	bf00      	nop
 801363e:	3718      	adds	r7, #24
 8013640:	46bd      	mov	sp, r7
 8013642:	bd80      	pop	{r7, pc}
 8013644:	08021a70 	.word	0x08021a70
 8013648:	08013c45 	.word	0x08013c45
 801364c:	20000470 	.word	0x20000470
 8013650:	2000046c 	.word	0x2000046c
 8013654:	20000458 	.word	0x20000458
 8013658:	20000450 	.word	0x20000450

0801365c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801365c:	b480      	push	{r7}
 801365e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8013660:	4b04      	ldr	r3, [pc, #16]	; (8013674 <vTaskSuspendAll+0x18>)
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	3301      	adds	r3, #1
 8013666:	4a03      	ldr	r2, [pc, #12]	; (8013674 <vTaskSuspendAll+0x18>)
 8013668:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801366a:	bf00      	nop
 801366c:	46bd      	mov	sp, r7
 801366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013672:	4770      	bx	lr
 8013674:	20000474 	.word	0x20000474

08013678 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8013678:	b580      	push	{r7, lr}
 801367a:	b084      	sub	sp, #16
 801367c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801367e:	2300      	movs	r3, #0
 8013680:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013682:	2300      	movs	r3, #0
 8013684:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8013686:	4b42      	ldr	r3, [pc, #264]	; (8013790 <xTaskResumeAll+0x118>)
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	2b00      	cmp	r3, #0
 801368c:	d10b      	bne.n	80136a6 <xTaskResumeAll+0x2e>
 801368e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013692:	b672      	cpsid	i
 8013694:	f383 8811 	msr	BASEPRI, r3
 8013698:	f3bf 8f6f 	isb	sy
 801369c:	f3bf 8f4f 	dsb	sy
 80136a0:	b662      	cpsie	i
 80136a2:	603b      	str	r3, [r7, #0]
 80136a4:	e7fe      	b.n	80136a4 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80136a6:	f000 fee7 	bl	8014478 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80136aa:	4b39      	ldr	r3, [pc, #228]	; (8013790 <xTaskResumeAll+0x118>)
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	3b01      	subs	r3, #1
 80136b0:	4a37      	ldr	r2, [pc, #220]	; (8013790 <xTaskResumeAll+0x118>)
 80136b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80136b4:	4b36      	ldr	r3, [pc, #216]	; (8013790 <xTaskResumeAll+0x118>)
 80136b6:	681b      	ldr	r3, [r3, #0]
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d161      	bne.n	8013780 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80136bc:	4b35      	ldr	r3, [pc, #212]	; (8013794 <xTaskResumeAll+0x11c>)
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	d05d      	beq.n	8013780 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80136c4:	e02e      	b.n	8013724 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80136c6:	4b34      	ldr	r3, [pc, #208]	; (8013798 <xTaskResumeAll+0x120>)
 80136c8:	68db      	ldr	r3, [r3, #12]
 80136ca:	68db      	ldr	r3, [r3, #12]
 80136cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80136ce:	68fb      	ldr	r3, [r7, #12]
 80136d0:	3318      	adds	r3, #24
 80136d2:	4618      	mov	r0, r3
 80136d4:	f7fe fe08 	bl	80122e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	3304      	adds	r3, #4
 80136dc:	4618      	mov	r0, r3
 80136de:	f7fe fe03 	bl	80122e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80136e6:	2201      	movs	r2, #1
 80136e8:	409a      	lsls	r2, r3
 80136ea:	4b2c      	ldr	r3, [pc, #176]	; (801379c <xTaskResumeAll+0x124>)
 80136ec:	681b      	ldr	r3, [r3, #0]
 80136ee:	4313      	orrs	r3, r2
 80136f0:	4a2a      	ldr	r2, [pc, #168]	; (801379c <xTaskResumeAll+0x124>)
 80136f2:	6013      	str	r3, [r2, #0]
 80136f4:	68fb      	ldr	r3, [r7, #12]
 80136f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80136f8:	4613      	mov	r3, r2
 80136fa:	009b      	lsls	r3, r3, #2
 80136fc:	4413      	add	r3, r2
 80136fe:	009b      	lsls	r3, r3, #2
 8013700:	4a27      	ldr	r2, [pc, #156]	; (80137a0 <xTaskResumeAll+0x128>)
 8013702:	441a      	add	r2, r3
 8013704:	68fb      	ldr	r3, [r7, #12]
 8013706:	3304      	adds	r3, #4
 8013708:	4619      	mov	r1, r3
 801370a:	4610      	mov	r0, r2
 801370c:	f7fe fd8f 	bl	801222e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013710:	68fb      	ldr	r3, [r7, #12]
 8013712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013714:	4b23      	ldr	r3, [pc, #140]	; (80137a4 <xTaskResumeAll+0x12c>)
 8013716:	681b      	ldr	r3, [r3, #0]
 8013718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801371a:	429a      	cmp	r2, r3
 801371c:	d302      	bcc.n	8013724 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801371e:	4b22      	ldr	r3, [pc, #136]	; (80137a8 <xTaskResumeAll+0x130>)
 8013720:	2201      	movs	r2, #1
 8013722:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013724:	4b1c      	ldr	r3, [pc, #112]	; (8013798 <xTaskResumeAll+0x120>)
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	2b00      	cmp	r3, #0
 801372a:	d1cc      	bne.n	80136c6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	2b00      	cmp	r3, #0
 8013730:	d001      	beq.n	8013736 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013732:	f000 fb3b 	bl	8013dac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8013736:	4b1d      	ldr	r3, [pc, #116]	; (80137ac <xTaskResumeAll+0x134>)
 8013738:	681b      	ldr	r3, [r3, #0]
 801373a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	2b00      	cmp	r3, #0
 8013740:	d010      	beq.n	8013764 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013742:	f000 f859 	bl	80137f8 <xTaskIncrementTick>
 8013746:	4603      	mov	r3, r0
 8013748:	2b00      	cmp	r3, #0
 801374a:	d002      	beq.n	8013752 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 801374c:	4b16      	ldr	r3, [pc, #88]	; (80137a8 <xTaskResumeAll+0x130>)
 801374e:	2201      	movs	r2, #1
 8013750:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	3b01      	subs	r3, #1
 8013756:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	2b00      	cmp	r3, #0
 801375c:	d1f1      	bne.n	8013742 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 801375e:	4b13      	ldr	r3, [pc, #76]	; (80137ac <xTaskResumeAll+0x134>)
 8013760:	2200      	movs	r2, #0
 8013762:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013764:	4b10      	ldr	r3, [pc, #64]	; (80137a8 <xTaskResumeAll+0x130>)
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	2b00      	cmp	r3, #0
 801376a:	d009      	beq.n	8013780 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801376c:	2301      	movs	r3, #1
 801376e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013770:	4b0f      	ldr	r3, [pc, #60]	; (80137b0 <xTaskResumeAll+0x138>)
 8013772:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013776:	601a      	str	r2, [r3, #0]
 8013778:	f3bf 8f4f 	dsb	sy
 801377c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013780:	f000 feac 	bl	80144dc <vPortExitCritical>

	return xAlreadyYielded;
 8013784:	68bb      	ldr	r3, [r7, #8]
}
 8013786:	4618      	mov	r0, r3
 8013788:	3710      	adds	r7, #16
 801378a:	46bd      	mov	sp, r7
 801378c:	bd80      	pop	{r7, pc}
 801378e:	bf00      	nop
 8013790:	20000474 	.word	0x20000474
 8013794:	2000044c 	.word	0x2000044c
 8013798:	2000040c 	.word	0x2000040c
 801379c:	20000454 	.word	0x20000454
 80137a0:	20000350 	.word	0x20000350
 80137a4:	2000034c 	.word	0x2000034c
 80137a8:	20000460 	.word	0x20000460
 80137ac:	2000045c 	.word	0x2000045c
 80137b0:	e000ed04 	.word	0xe000ed04

080137b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80137b4:	b480      	push	{r7}
 80137b6:	b083      	sub	sp, #12
 80137b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80137ba:	4b05      	ldr	r3, [pc, #20]	; (80137d0 <xTaskGetTickCount+0x1c>)
 80137bc:	681b      	ldr	r3, [r3, #0]
 80137be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80137c0:	687b      	ldr	r3, [r7, #4]
}
 80137c2:	4618      	mov	r0, r3
 80137c4:	370c      	adds	r7, #12
 80137c6:	46bd      	mov	sp, r7
 80137c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137cc:	4770      	bx	lr
 80137ce:	bf00      	nop
 80137d0:	20000450 	.word	0x20000450

080137d4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80137d4:	b580      	push	{r7, lr}
 80137d6:	b082      	sub	sp, #8
 80137d8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80137da:	f000 ff2d 	bl	8014638 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80137de:	2300      	movs	r3, #0
 80137e0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80137e2:	4b04      	ldr	r3, [pc, #16]	; (80137f4 <xTaskGetTickCountFromISR+0x20>)
 80137e4:	681b      	ldr	r3, [r3, #0]
 80137e6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80137e8:	683b      	ldr	r3, [r7, #0]
}
 80137ea:	4618      	mov	r0, r3
 80137ec:	3708      	adds	r7, #8
 80137ee:	46bd      	mov	sp, r7
 80137f0:	bd80      	pop	{r7, pc}
 80137f2:	bf00      	nop
 80137f4:	20000450 	.word	0x20000450

080137f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80137f8:	b580      	push	{r7, lr}
 80137fa:	b086      	sub	sp, #24
 80137fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80137fe:	2300      	movs	r3, #0
 8013800:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013802:	4b4f      	ldr	r3, [pc, #316]	; (8013940 <xTaskIncrementTick+0x148>)
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	2b00      	cmp	r3, #0
 8013808:	f040 8089 	bne.w	801391e <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801380c:	4b4d      	ldr	r3, [pc, #308]	; (8013944 <xTaskIncrementTick+0x14c>)
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	3301      	adds	r3, #1
 8013812:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013814:	4a4b      	ldr	r2, [pc, #300]	; (8013944 <xTaskIncrementTick+0x14c>)
 8013816:	693b      	ldr	r3, [r7, #16]
 8013818:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801381a:	693b      	ldr	r3, [r7, #16]
 801381c:	2b00      	cmp	r3, #0
 801381e:	d121      	bne.n	8013864 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8013820:	4b49      	ldr	r3, [pc, #292]	; (8013948 <xTaskIncrementTick+0x150>)
 8013822:	681b      	ldr	r3, [r3, #0]
 8013824:	681b      	ldr	r3, [r3, #0]
 8013826:	2b00      	cmp	r3, #0
 8013828:	d00b      	beq.n	8013842 <xTaskIncrementTick+0x4a>
 801382a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801382e:	b672      	cpsid	i
 8013830:	f383 8811 	msr	BASEPRI, r3
 8013834:	f3bf 8f6f 	isb	sy
 8013838:	f3bf 8f4f 	dsb	sy
 801383c:	b662      	cpsie	i
 801383e:	603b      	str	r3, [r7, #0]
 8013840:	e7fe      	b.n	8013840 <xTaskIncrementTick+0x48>
 8013842:	4b41      	ldr	r3, [pc, #260]	; (8013948 <xTaskIncrementTick+0x150>)
 8013844:	681b      	ldr	r3, [r3, #0]
 8013846:	60fb      	str	r3, [r7, #12]
 8013848:	4b40      	ldr	r3, [pc, #256]	; (801394c <xTaskIncrementTick+0x154>)
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	4a3e      	ldr	r2, [pc, #248]	; (8013948 <xTaskIncrementTick+0x150>)
 801384e:	6013      	str	r3, [r2, #0]
 8013850:	4a3e      	ldr	r2, [pc, #248]	; (801394c <xTaskIncrementTick+0x154>)
 8013852:	68fb      	ldr	r3, [r7, #12]
 8013854:	6013      	str	r3, [r2, #0]
 8013856:	4b3e      	ldr	r3, [pc, #248]	; (8013950 <xTaskIncrementTick+0x158>)
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	3301      	adds	r3, #1
 801385c:	4a3c      	ldr	r2, [pc, #240]	; (8013950 <xTaskIncrementTick+0x158>)
 801385e:	6013      	str	r3, [r2, #0]
 8013860:	f000 faa4 	bl	8013dac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013864:	4b3b      	ldr	r3, [pc, #236]	; (8013954 <xTaskIncrementTick+0x15c>)
 8013866:	681b      	ldr	r3, [r3, #0]
 8013868:	693a      	ldr	r2, [r7, #16]
 801386a:	429a      	cmp	r2, r3
 801386c:	d348      	bcc.n	8013900 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801386e:	4b36      	ldr	r3, [pc, #216]	; (8013948 <xTaskIncrementTick+0x150>)
 8013870:	681b      	ldr	r3, [r3, #0]
 8013872:	681b      	ldr	r3, [r3, #0]
 8013874:	2b00      	cmp	r3, #0
 8013876:	d104      	bne.n	8013882 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013878:	4b36      	ldr	r3, [pc, #216]	; (8013954 <xTaskIncrementTick+0x15c>)
 801387a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801387e:	601a      	str	r2, [r3, #0]
					break;
 8013880:	e03e      	b.n	8013900 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013882:	4b31      	ldr	r3, [pc, #196]	; (8013948 <xTaskIncrementTick+0x150>)
 8013884:	681b      	ldr	r3, [r3, #0]
 8013886:	68db      	ldr	r3, [r3, #12]
 8013888:	68db      	ldr	r3, [r3, #12]
 801388a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801388c:	68bb      	ldr	r3, [r7, #8]
 801388e:	685b      	ldr	r3, [r3, #4]
 8013890:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013892:	693a      	ldr	r2, [r7, #16]
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	429a      	cmp	r2, r3
 8013898:	d203      	bcs.n	80138a2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801389a:	4a2e      	ldr	r2, [pc, #184]	; (8013954 <xTaskIncrementTick+0x15c>)
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80138a0:	e02e      	b.n	8013900 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80138a2:	68bb      	ldr	r3, [r7, #8]
 80138a4:	3304      	adds	r3, #4
 80138a6:	4618      	mov	r0, r3
 80138a8:	f7fe fd1e 	bl	80122e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80138ac:	68bb      	ldr	r3, [r7, #8]
 80138ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	d004      	beq.n	80138be <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80138b4:	68bb      	ldr	r3, [r7, #8]
 80138b6:	3318      	adds	r3, #24
 80138b8:	4618      	mov	r0, r3
 80138ba:	f7fe fd15 	bl	80122e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80138be:	68bb      	ldr	r3, [r7, #8]
 80138c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80138c2:	2201      	movs	r2, #1
 80138c4:	409a      	lsls	r2, r3
 80138c6:	4b24      	ldr	r3, [pc, #144]	; (8013958 <xTaskIncrementTick+0x160>)
 80138c8:	681b      	ldr	r3, [r3, #0]
 80138ca:	4313      	orrs	r3, r2
 80138cc:	4a22      	ldr	r2, [pc, #136]	; (8013958 <xTaskIncrementTick+0x160>)
 80138ce:	6013      	str	r3, [r2, #0]
 80138d0:	68bb      	ldr	r3, [r7, #8]
 80138d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80138d4:	4613      	mov	r3, r2
 80138d6:	009b      	lsls	r3, r3, #2
 80138d8:	4413      	add	r3, r2
 80138da:	009b      	lsls	r3, r3, #2
 80138dc:	4a1f      	ldr	r2, [pc, #124]	; (801395c <xTaskIncrementTick+0x164>)
 80138de:	441a      	add	r2, r3
 80138e0:	68bb      	ldr	r3, [r7, #8]
 80138e2:	3304      	adds	r3, #4
 80138e4:	4619      	mov	r1, r3
 80138e6:	4610      	mov	r0, r2
 80138e8:	f7fe fca1 	bl	801222e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80138ec:	68bb      	ldr	r3, [r7, #8]
 80138ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80138f0:	4b1b      	ldr	r3, [pc, #108]	; (8013960 <xTaskIncrementTick+0x168>)
 80138f2:	681b      	ldr	r3, [r3, #0]
 80138f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80138f6:	429a      	cmp	r2, r3
 80138f8:	d3b9      	bcc.n	801386e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80138fa:	2301      	movs	r3, #1
 80138fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80138fe:	e7b6      	b.n	801386e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013900:	4b17      	ldr	r3, [pc, #92]	; (8013960 <xTaskIncrementTick+0x168>)
 8013902:	681b      	ldr	r3, [r3, #0]
 8013904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013906:	4915      	ldr	r1, [pc, #84]	; (801395c <xTaskIncrementTick+0x164>)
 8013908:	4613      	mov	r3, r2
 801390a:	009b      	lsls	r3, r3, #2
 801390c:	4413      	add	r3, r2
 801390e:	009b      	lsls	r3, r3, #2
 8013910:	440b      	add	r3, r1
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	2b01      	cmp	r3, #1
 8013916:	d907      	bls.n	8013928 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8013918:	2301      	movs	r3, #1
 801391a:	617b      	str	r3, [r7, #20]
 801391c:	e004      	b.n	8013928 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801391e:	4b11      	ldr	r3, [pc, #68]	; (8013964 <xTaskIncrementTick+0x16c>)
 8013920:	681b      	ldr	r3, [r3, #0]
 8013922:	3301      	adds	r3, #1
 8013924:	4a0f      	ldr	r2, [pc, #60]	; (8013964 <xTaskIncrementTick+0x16c>)
 8013926:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8013928:	4b0f      	ldr	r3, [pc, #60]	; (8013968 <xTaskIncrementTick+0x170>)
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	2b00      	cmp	r3, #0
 801392e:	d001      	beq.n	8013934 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8013930:	2301      	movs	r3, #1
 8013932:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8013934:	697b      	ldr	r3, [r7, #20]
}
 8013936:	4618      	mov	r0, r3
 8013938:	3718      	adds	r7, #24
 801393a:	46bd      	mov	sp, r7
 801393c:	bd80      	pop	{r7, pc}
 801393e:	bf00      	nop
 8013940:	20000474 	.word	0x20000474
 8013944:	20000450 	.word	0x20000450
 8013948:	20000404 	.word	0x20000404
 801394c:	20000408 	.word	0x20000408
 8013950:	20000464 	.word	0x20000464
 8013954:	2000046c 	.word	0x2000046c
 8013958:	20000454 	.word	0x20000454
 801395c:	20000350 	.word	0x20000350
 8013960:	2000034c 	.word	0x2000034c
 8013964:	2000045c 	.word	0x2000045c
 8013968:	20000460 	.word	0x20000460

0801396c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801396c:	b480      	push	{r7}
 801396e:	b087      	sub	sp, #28
 8013970:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013972:	4b27      	ldr	r3, [pc, #156]	; (8013a10 <vTaskSwitchContext+0xa4>)
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	2b00      	cmp	r3, #0
 8013978:	d003      	beq.n	8013982 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801397a:	4b26      	ldr	r3, [pc, #152]	; (8013a14 <vTaskSwitchContext+0xa8>)
 801397c:	2201      	movs	r2, #1
 801397e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013980:	e040      	b.n	8013a04 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8013982:	4b24      	ldr	r3, [pc, #144]	; (8013a14 <vTaskSwitchContext+0xa8>)
 8013984:	2200      	movs	r2, #0
 8013986:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013988:	4b23      	ldr	r3, [pc, #140]	; (8013a18 <vTaskSwitchContext+0xac>)
 801398a:	681b      	ldr	r3, [r3, #0]
 801398c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801398e:	68fb      	ldr	r3, [r7, #12]
 8013990:	fab3 f383 	clz	r3, r3
 8013994:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8013996:	7afb      	ldrb	r3, [r7, #11]
 8013998:	f1c3 031f 	rsb	r3, r3, #31
 801399c:	617b      	str	r3, [r7, #20]
 801399e:	491f      	ldr	r1, [pc, #124]	; (8013a1c <vTaskSwitchContext+0xb0>)
 80139a0:	697a      	ldr	r2, [r7, #20]
 80139a2:	4613      	mov	r3, r2
 80139a4:	009b      	lsls	r3, r3, #2
 80139a6:	4413      	add	r3, r2
 80139a8:	009b      	lsls	r3, r3, #2
 80139aa:	440b      	add	r3, r1
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	2b00      	cmp	r3, #0
 80139b0:	d10b      	bne.n	80139ca <vTaskSwitchContext+0x5e>
	__asm volatile
 80139b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139b6:	b672      	cpsid	i
 80139b8:	f383 8811 	msr	BASEPRI, r3
 80139bc:	f3bf 8f6f 	isb	sy
 80139c0:	f3bf 8f4f 	dsb	sy
 80139c4:	b662      	cpsie	i
 80139c6:	607b      	str	r3, [r7, #4]
 80139c8:	e7fe      	b.n	80139c8 <vTaskSwitchContext+0x5c>
 80139ca:	697a      	ldr	r2, [r7, #20]
 80139cc:	4613      	mov	r3, r2
 80139ce:	009b      	lsls	r3, r3, #2
 80139d0:	4413      	add	r3, r2
 80139d2:	009b      	lsls	r3, r3, #2
 80139d4:	4a11      	ldr	r2, [pc, #68]	; (8013a1c <vTaskSwitchContext+0xb0>)
 80139d6:	4413      	add	r3, r2
 80139d8:	613b      	str	r3, [r7, #16]
 80139da:	693b      	ldr	r3, [r7, #16]
 80139dc:	685b      	ldr	r3, [r3, #4]
 80139de:	685a      	ldr	r2, [r3, #4]
 80139e0:	693b      	ldr	r3, [r7, #16]
 80139e2:	605a      	str	r2, [r3, #4]
 80139e4:	693b      	ldr	r3, [r7, #16]
 80139e6:	685a      	ldr	r2, [r3, #4]
 80139e8:	693b      	ldr	r3, [r7, #16]
 80139ea:	3308      	adds	r3, #8
 80139ec:	429a      	cmp	r2, r3
 80139ee:	d104      	bne.n	80139fa <vTaskSwitchContext+0x8e>
 80139f0:	693b      	ldr	r3, [r7, #16]
 80139f2:	685b      	ldr	r3, [r3, #4]
 80139f4:	685a      	ldr	r2, [r3, #4]
 80139f6:	693b      	ldr	r3, [r7, #16]
 80139f8:	605a      	str	r2, [r3, #4]
 80139fa:	693b      	ldr	r3, [r7, #16]
 80139fc:	685b      	ldr	r3, [r3, #4]
 80139fe:	68db      	ldr	r3, [r3, #12]
 8013a00:	4a07      	ldr	r2, [pc, #28]	; (8013a20 <vTaskSwitchContext+0xb4>)
 8013a02:	6013      	str	r3, [r2, #0]
}
 8013a04:	bf00      	nop
 8013a06:	371c      	adds	r7, #28
 8013a08:	46bd      	mov	sp, r7
 8013a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a0e:	4770      	bx	lr
 8013a10:	20000474 	.word	0x20000474
 8013a14:	20000460 	.word	0x20000460
 8013a18:	20000454 	.word	0x20000454
 8013a1c:	20000350 	.word	0x20000350
 8013a20:	2000034c 	.word	0x2000034c

08013a24 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013a24:	b580      	push	{r7, lr}
 8013a26:	b084      	sub	sp, #16
 8013a28:	af00      	add	r7, sp, #0
 8013a2a:	6078      	str	r0, [r7, #4]
 8013a2c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	d10b      	bne.n	8013a4c <vTaskPlaceOnEventList+0x28>
 8013a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a38:	b672      	cpsid	i
 8013a3a:	f383 8811 	msr	BASEPRI, r3
 8013a3e:	f3bf 8f6f 	isb	sy
 8013a42:	f3bf 8f4f 	dsb	sy
 8013a46:	b662      	cpsie	i
 8013a48:	60fb      	str	r3, [r7, #12]
 8013a4a:	e7fe      	b.n	8013a4a <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013a4c:	4b07      	ldr	r3, [pc, #28]	; (8013a6c <vTaskPlaceOnEventList+0x48>)
 8013a4e:	681b      	ldr	r3, [r3, #0]
 8013a50:	3318      	adds	r3, #24
 8013a52:	4619      	mov	r1, r3
 8013a54:	6878      	ldr	r0, [r7, #4]
 8013a56:	f7fe fc0e 	bl	8012276 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013a5a:	2101      	movs	r1, #1
 8013a5c:	6838      	ldr	r0, [r7, #0]
 8013a5e:	f000 fb9b 	bl	8014198 <prvAddCurrentTaskToDelayedList>
}
 8013a62:	bf00      	nop
 8013a64:	3710      	adds	r7, #16
 8013a66:	46bd      	mov	sp, r7
 8013a68:	bd80      	pop	{r7, pc}
 8013a6a:	bf00      	nop
 8013a6c:	2000034c 	.word	0x2000034c

08013a70 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013a70:	b580      	push	{r7, lr}
 8013a72:	b086      	sub	sp, #24
 8013a74:	af00      	add	r7, sp, #0
 8013a76:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	68db      	ldr	r3, [r3, #12]
 8013a7c:	68db      	ldr	r3, [r3, #12]
 8013a7e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013a80:	693b      	ldr	r3, [r7, #16]
 8013a82:	2b00      	cmp	r3, #0
 8013a84:	d10b      	bne.n	8013a9e <xTaskRemoveFromEventList+0x2e>
 8013a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a8a:	b672      	cpsid	i
 8013a8c:	f383 8811 	msr	BASEPRI, r3
 8013a90:	f3bf 8f6f 	isb	sy
 8013a94:	f3bf 8f4f 	dsb	sy
 8013a98:	b662      	cpsie	i
 8013a9a:	60fb      	str	r3, [r7, #12]
 8013a9c:	e7fe      	b.n	8013a9c <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013a9e:	693b      	ldr	r3, [r7, #16]
 8013aa0:	3318      	adds	r3, #24
 8013aa2:	4618      	mov	r0, r3
 8013aa4:	f7fe fc20 	bl	80122e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013aa8:	4b1d      	ldr	r3, [pc, #116]	; (8013b20 <xTaskRemoveFromEventList+0xb0>)
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	d11c      	bne.n	8013aea <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013ab0:	693b      	ldr	r3, [r7, #16]
 8013ab2:	3304      	adds	r3, #4
 8013ab4:	4618      	mov	r0, r3
 8013ab6:	f7fe fc17 	bl	80122e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013aba:	693b      	ldr	r3, [r7, #16]
 8013abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013abe:	2201      	movs	r2, #1
 8013ac0:	409a      	lsls	r2, r3
 8013ac2:	4b18      	ldr	r3, [pc, #96]	; (8013b24 <xTaskRemoveFromEventList+0xb4>)
 8013ac4:	681b      	ldr	r3, [r3, #0]
 8013ac6:	4313      	orrs	r3, r2
 8013ac8:	4a16      	ldr	r2, [pc, #88]	; (8013b24 <xTaskRemoveFromEventList+0xb4>)
 8013aca:	6013      	str	r3, [r2, #0]
 8013acc:	693b      	ldr	r3, [r7, #16]
 8013ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013ad0:	4613      	mov	r3, r2
 8013ad2:	009b      	lsls	r3, r3, #2
 8013ad4:	4413      	add	r3, r2
 8013ad6:	009b      	lsls	r3, r3, #2
 8013ad8:	4a13      	ldr	r2, [pc, #76]	; (8013b28 <xTaskRemoveFromEventList+0xb8>)
 8013ada:	441a      	add	r2, r3
 8013adc:	693b      	ldr	r3, [r7, #16]
 8013ade:	3304      	adds	r3, #4
 8013ae0:	4619      	mov	r1, r3
 8013ae2:	4610      	mov	r0, r2
 8013ae4:	f7fe fba3 	bl	801222e <vListInsertEnd>
 8013ae8:	e005      	b.n	8013af6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013aea:	693b      	ldr	r3, [r7, #16]
 8013aec:	3318      	adds	r3, #24
 8013aee:	4619      	mov	r1, r3
 8013af0:	480e      	ldr	r0, [pc, #56]	; (8013b2c <xTaskRemoveFromEventList+0xbc>)
 8013af2:	f7fe fb9c 	bl	801222e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013af6:	693b      	ldr	r3, [r7, #16]
 8013af8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013afa:	4b0d      	ldr	r3, [pc, #52]	; (8013b30 <xTaskRemoveFromEventList+0xc0>)
 8013afc:	681b      	ldr	r3, [r3, #0]
 8013afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b00:	429a      	cmp	r2, r3
 8013b02:	d905      	bls.n	8013b10 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013b04:	2301      	movs	r3, #1
 8013b06:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013b08:	4b0a      	ldr	r3, [pc, #40]	; (8013b34 <xTaskRemoveFromEventList+0xc4>)
 8013b0a:	2201      	movs	r2, #1
 8013b0c:	601a      	str	r2, [r3, #0]
 8013b0e:	e001      	b.n	8013b14 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8013b10:	2300      	movs	r3, #0
 8013b12:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013b14:	697b      	ldr	r3, [r7, #20]
}
 8013b16:	4618      	mov	r0, r3
 8013b18:	3718      	adds	r7, #24
 8013b1a:	46bd      	mov	sp, r7
 8013b1c:	bd80      	pop	{r7, pc}
 8013b1e:	bf00      	nop
 8013b20:	20000474 	.word	0x20000474
 8013b24:	20000454 	.word	0x20000454
 8013b28:	20000350 	.word	0x20000350
 8013b2c:	2000040c 	.word	0x2000040c
 8013b30:	2000034c 	.word	0x2000034c
 8013b34:	20000460 	.word	0x20000460

08013b38 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013b38:	b480      	push	{r7}
 8013b3a:	b083      	sub	sp, #12
 8013b3c:	af00      	add	r7, sp, #0
 8013b3e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013b40:	4b06      	ldr	r3, [pc, #24]	; (8013b5c <vTaskInternalSetTimeOutState+0x24>)
 8013b42:	681a      	ldr	r2, [r3, #0]
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013b48:	4b05      	ldr	r3, [pc, #20]	; (8013b60 <vTaskInternalSetTimeOutState+0x28>)
 8013b4a:	681a      	ldr	r2, [r3, #0]
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	605a      	str	r2, [r3, #4]
}
 8013b50:	bf00      	nop
 8013b52:	370c      	adds	r7, #12
 8013b54:	46bd      	mov	sp, r7
 8013b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b5a:	4770      	bx	lr
 8013b5c:	20000464 	.word	0x20000464
 8013b60:	20000450 	.word	0x20000450

08013b64 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8013b64:	b580      	push	{r7, lr}
 8013b66:	b088      	sub	sp, #32
 8013b68:	af00      	add	r7, sp, #0
 8013b6a:	6078      	str	r0, [r7, #4]
 8013b6c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	2b00      	cmp	r3, #0
 8013b72:	d10b      	bne.n	8013b8c <xTaskCheckForTimeOut+0x28>
 8013b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b78:	b672      	cpsid	i
 8013b7a:	f383 8811 	msr	BASEPRI, r3
 8013b7e:	f3bf 8f6f 	isb	sy
 8013b82:	f3bf 8f4f 	dsb	sy
 8013b86:	b662      	cpsie	i
 8013b88:	613b      	str	r3, [r7, #16]
 8013b8a:	e7fe      	b.n	8013b8a <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8013b8c:	683b      	ldr	r3, [r7, #0]
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	d10b      	bne.n	8013baa <xTaskCheckForTimeOut+0x46>
 8013b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b96:	b672      	cpsid	i
 8013b98:	f383 8811 	msr	BASEPRI, r3
 8013b9c:	f3bf 8f6f 	isb	sy
 8013ba0:	f3bf 8f4f 	dsb	sy
 8013ba4:	b662      	cpsie	i
 8013ba6:	60fb      	str	r3, [r7, #12]
 8013ba8:	e7fe      	b.n	8013ba8 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 8013baa:	f000 fc65 	bl	8014478 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013bae:	4b1d      	ldr	r3, [pc, #116]	; (8013c24 <xTaskCheckForTimeOut+0xc0>)
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	685b      	ldr	r3, [r3, #4]
 8013bb8:	69ba      	ldr	r2, [r7, #24]
 8013bba:	1ad3      	subs	r3, r2, r3
 8013bbc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013bbe:	683b      	ldr	r3, [r7, #0]
 8013bc0:	681b      	ldr	r3, [r3, #0]
 8013bc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013bc6:	d102      	bne.n	8013bce <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013bc8:	2300      	movs	r3, #0
 8013bca:	61fb      	str	r3, [r7, #28]
 8013bcc:	e023      	b.n	8013c16 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	681a      	ldr	r2, [r3, #0]
 8013bd2:	4b15      	ldr	r3, [pc, #84]	; (8013c28 <xTaskCheckForTimeOut+0xc4>)
 8013bd4:	681b      	ldr	r3, [r3, #0]
 8013bd6:	429a      	cmp	r2, r3
 8013bd8:	d007      	beq.n	8013bea <xTaskCheckForTimeOut+0x86>
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	685b      	ldr	r3, [r3, #4]
 8013bde:	69ba      	ldr	r2, [r7, #24]
 8013be0:	429a      	cmp	r2, r3
 8013be2:	d302      	bcc.n	8013bea <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013be4:	2301      	movs	r3, #1
 8013be6:	61fb      	str	r3, [r7, #28]
 8013be8:	e015      	b.n	8013c16 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013bea:	683b      	ldr	r3, [r7, #0]
 8013bec:	681b      	ldr	r3, [r3, #0]
 8013bee:	697a      	ldr	r2, [r7, #20]
 8013bf0:	429a      	cmp	r2, r3
 8013bf2:	d20b      	bcs.n	8013c0c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013bf4:	683b      	ldr	r3, [r7, #0]
 8013bf6:	681a      	ldr	r2, [r3, #0]
 8013bf8:	697b      	ldr	r3, [r7, #20]
 8013bfa:	1ad2      	subs	r2, r2, r3
 8013bfc:	683b      	ldr	r3, [r7, #0]
 8013bfe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013c00:	6878      	ldr	r0, [r7, #4]
 8013c02:	f7ff ff99 	bl	8013b38 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013c06:	2300      	movs	r3, #0
 8013c08:	61fb      	str	r3, [r7, #28]
 8013c0a:	e004      	b.n	8013c16 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8013c0c:	683b      	ldr	r3, [r7, #0]
 8013c0e:	2200      	movs	r2, #0
 8013c10:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013c12:	2301      	movs	r3, #1
 8013c14:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8013c16:	f000 fc61 	bl	80144dc <vPortExitCritical>

	return xReturn;
 8013c1a:	69fb      	ldr	r3, [r7, #28]
}
 8013c1c:	4618      	mov	r0, r3
 8013c1e:	3720      	adds	r7, #32
 8013c20:	46bd      	mov	sp, r7
 8013c22:	bd80      	pop	{r7, pc}
 8013c24:	20000450 	.word	0x20000450
 8013c28:	20000464 	.word	0x20000464

08013c2c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013c2c:	b480      	push	{r7}
 8013c2e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013c30:	4b03      	ldr	r3, [pc, #12]	; (8013c40 <vTaskMissedYield+0x14>)
 8013c32:	2201      	movs	r2, #1
 8013c34:	601a      	str	r2, [r3, #0]
}
 8013c36:	bf00      	nop
 8013c38:	46bd      	mov	sp, r7
 8013c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c3e:	4770      	bx	lr
 8013c40:	20000460 	.word	0x20000460

08013c44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013c44:	b580      	push	{r7, lr}
 8013c46:	b082      	sub	sp, #8
 8013c48:	af00      	add	r7, sp, #0
 8013c4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013c4c:	f000 f852 	bl	8013cf4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013c50:	4b06      	ldr	r3, [pc, #24]	; (8013c6c <prvIdleTask+0x28>)
 8013c52:	681b      	ldr	r3, [r3, #0]
 8013c54:	2b01      	cmp	r3, #1
 8013c56:	d9f9      	bls.n	8013c4c <prvIdleTask+0x8>
			{
				taskYIELD();
 8013c58:	4b05      	ldr	r3, [pc, #20]	; (8013c70 <prvIdleTask+0x2c>)
 8013c5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013c5e:	601a      	str	r2, [r3, #0]
 8013c60:	f3bf 8f4f 	dsb	sy
 8013c64:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8013c68:	e7f0      	b.n	8013c4c <prvIdleTask+0x8>
 8013c6a:	bf00      	nop
 8013c6c:	20000350 	.word	0x20000350
 8013c70:	e000ed04 	.word	0xe000ed04

08013c74 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013c74:	b580      	push	{r7, lr}
 8013c76:	b082      	sub	sp, #8
 8013c78:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013c7a:	2300      	movs	r3, #0
 8013c7c:	607b      	str	r3, [r7, #4]
 8013c7e:	e00c      	b.n	8013c9a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013c80:	687a      	ldr	r2, [r7, #4]
 8013c82:	4613      	mov	r3, r2
 8013c84:	009b      	lsls	r3, r3, #2
 8013c86:	4413      	add	r3, r2
 8013c88:	009b      	lsls	r3, r3, #2
 8013c8a:	4a12      	ldr	r2, [pc, #72]	; (8013cd4 <prvInitialiseTaskLists+0x60>)
 8013c8c:	4413      	add	r3, r2
 8013c8e:	4618      	mov	r0, r3
 8013c90:	f7fe faa0 	bl	80121d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	3301      	adds	r3, #1
 8013c98:	607b      	str	r3, [r7, #4]
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	2b06      	cmp	r3, #6
 8013c9e:	d9ef      	bls.n	8013c80 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013ca0:	480d      	ldr	r0, [pc, #52]	; (8013cd8 <prvInitialiseTaskLists+0x64>)
 8013ca2:	f7fe fa97 	bl	80121d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013ca6:	480d      	ldr	r0, [pc, #52]	; (8013cdc <prvInitialiseTaskLists+0x68>)
 8013ca8:	f7fe fa94 	bl	80121d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013cac:	480c      	ldr	r0, [pc, #48]	; (8013ce0 <prvInitialiseTaskLists+0x6c>)
 8013cae:	f7fe fa91 	bl	80121d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013cb2:	480c      	ldr	r0, [pc, #48]	; (8013ce4 <prvInitialiseTaskLists+0x70>)
 8013cb4:	f7fe fa8e 	bl	80121d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013cb8:	480b      	ldr	r0, [pc, #44]	; (8013ce8 <prvInitialiseTaskLists+0x74>)
 8013cba:	f7fe fa8b 	bl	80121d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013cbe:	4b0b      	ldr	r3, [pc, #44]	; (8013cec <prvInitialiseTaskLists+0x78>)
 8013cc0:	4a05      	ldr	r2, [pc, #20]	; (8013cd8 <prvInitialiseTaskLists+0x64>)
 8013cc2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013cc4:	4b0a      	ldr	r3, [pc, #40]	; (8013cf0 <prvInitialiseTaskLists+0x7c>)
 8013cc6:	4a05      	ldr	r2, [pc, #20]	; (8013cdc <prvInitialiseTaskLists+0x68>)
 8013cc8:	601a      	str	r2, [r3, #0]
}
 8013cca:	bf00      	nop
 8013ccc:	3708      	adds	r7, #8
 8013cce:	46bd      	mov	sp, r7
 8013cd0:	bd80      	pop	{r7, pc}
 8013cd2:	bf00      	nop
 8013cd4:	20000350 	.word	0x20000350
 8013cd8:	200003dc 	.word	0x200003dc
 8013cdc:	200003f0 	.word	0x200003f0
 8013ce0:	2000040c 	.word	0x2000040c
 8013ce4:	20000420 	.word	0x20000420
 8013ce8:	20000438 	.word	0x20000438
 8013cec:	20000404 	.word	0x20000404
 8013cf0:	20000408 	.word	0x20000408

08013cf4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013cf4:	b580      	push	{r7, lr}
 8013cf6:	b082      	sub	sp, #8
 8013cf8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013cfa:	e019      	b.n	8013d30 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013cfc:	f000 fbbc 	bl	8014478 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013d00:	4b0f      	ldr	r3, [pc, #60]	; (8013d40 <prvCheckTasksWaitingTermination+0x4c>)
 8013d02:	68db      	ldr	r3, [r3, #12]
 8013d04:	68db      	ldr	r3, [r3, #12]
 8013d06:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	3304      	adds	r3, #4
 8013d0c:	4618      	mov	r0, r3
 8013d0e:	f7fe faeb 	bl	80122e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013d12:	4b0c      	ldr	r3, [pc, #48]	; (8013d44 <prvCheckTasksWaitingTermination+0x50>)
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	3b01      	subs	r3, #1
 8013d18:	4a0a      	ldr	r2, [pc, #40]	; (8013d44 <prvCheckTasksWaitingTermination+0x50>)
 8013d1a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013d1c:	4b0a      	ldr	r3, [pc, #40]	; (8013d48 <prvCheckTasksWaitingTermination+0x54>)
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	3b01      	subs	r3, #1
 8013d22:	4a09      	ldr	r2, [pc, #36]	; (8013d48 <prvCheckTasksWaitingTermination+0x54>)
 8013d24:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8013d26:	f000 fbd9 	bl	80144dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8013d2a:	6878      	ldr	r0, [r7, #4]
 8013d2c:	f000 f80e 	bl	8013d4c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013d30:	4b05      	ldr	r3, [pc, #20]	; (8013d48 <prvCheckTasksWaitingTermination+0x54>)
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d1e1      	bne.n	8013cfc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8013d38:	bf00      	nop
 8013d3a:	3708      	adds	r7, #8
 8013d3c:	46bd      	mov	sp, r7
 8013d3e:	bd80      	pop	{r7, pc}
 8013d40:	20000420 	.word	0x20000420
 8013d44:	2000044c 	.word	0x2000044c
 8013d48:	20000434 	.word	0x20000434

08013d4c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013d4c:	b580      	push	{r7, lr}
 8013d4e:	b084      	sub	sp, #16
 8013d50:	af00      	add	r7, sp, #0
 8013d52:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013d5a:	2b00      	cmp	r3, #0
 8013d5c:	d108      	bne.n	8013d70 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013d62:	4618      	mov	r0, r3
 8013d64:	f000 fd72 	bl	801484c <vPortFree>
				vPortFree( pxTCB );
 8013d68:	6878      	ldr	r0, [r7, #4]
 8013d6a:	f000 fd6f 	bl	801484c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8013d6e:	e019      	b.n	8013da4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013d76:	2b01      	cmp	r3, #1
 8013d78:	d103      	bne.n	8013d82 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8013d7a:	6878      	ldr	r0, [r7, #4]
 8013d7c:	f000 fd66 	bl	801484c <vPortFree>
	}
 8013d80:	e010      	b.n	8013da4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013d88:	2b02      	cmp	r3, #2
 8013d8a:	d00b      	beq.n	8013da4 <prvDeleteTCB+0x58>
 8013d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d90:	b672      	cpsid	i
 8013d92:	f383 8811 	msr	BASEPRI, r3
 8013d96:	f3bf 8f6f 	isb	sy
 8013d9a:	f3bf 8f4f 	dsb	sy
 8013d9e:	b662      	cpsie	i
 8013da0:	60fb      	str	r3, [r7, #12]
 8013da2:	e7fe      	b.n	8013da2 <prvDeleteTCB+0x56>
	}
 8013da4:	bf00      	nop
 8013da6:	3710      	adds	r7, #16
 8013da8:	46bd      	mov	sp, r7
 8013daa:	bd80      	pop	{r7, pc}

08013dac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013dac:	b480      	push	{r7}
 8013dae:	b083      	sub	sp, #12
 8013db0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013db2:	4b0c      	ldr	r3, [pc, #48]	; (8013de4 <prvResetNextTaskUnblockTime+0x38>)
 8013db4:	681b      	ldr	r3, [r3, #0]
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d104      	bne.n	8013dc6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013dbc:	4b0a      	ldr	r3, [pc, #40]	; (8013de8 <prvResetNextTaskUnblockTime+0x3c>)
 8013dbe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013dc2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013dc4:	e008      	b.n	8013dd8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013dc6:	4b07      	ldr	r3, [pc, #28]	; (8013de4 <prvResetNextTaskUnblockTime+0x38>)
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	68db      	ldr	r3, [r3, #12]
 8013dcc:	68db      	ldr	r3, [r3, #12]
 8013dce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	685b      	ldr	r3, [r3, #4]
 8013dd4:	4a04      	ldr	r2, [pc, #16]	; (8013de8 <prvResetNextTaskUnblockTime+0x3c>)
 8013dd6:	6013      	str	r3, [r2, #0]
}
 8013dd8:	bf00      	nop
 8013dda:	370c      	adds	r7, #12
 8013ddc:	46bd      	mov	sp, r7
 8013dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013de2:	4770      	bx	lr
 8013de4:	20000404 	.word	0x20000404
 8013de8:	2000046c 	.word	0x2000046c

08013dec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013dec:	b480      	push	{r7}
 8013dee:	b083      	sub	sp, #12
 8013df0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013df2:	4b0b      	ldr	r3, [pc, #44]	; (8013e20 <xTaskGetSchedulerState+0x34>)
 8013df4:	681b      	ldr	r3, [r3, #0]
 8013df6:	2b00      	cmp	r3, #0
 8013df8:	d102      	bne.n	8013e00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8013dfa:	2301      	movs	r3, #1
 8013dfc:	607b      	str	r3, [r7, #4]
 8013dfe:	e008      	b.n	8013e12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013e00:	4b08      	ldr	r3, [pc, #32]	; (8013e24 <xTaskGetSchedulerState+0x38>)
 8013e02:	681b      	ldr	r3, [r3, #0]
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d102      	bne.n	8013e0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013e08:	2302      	movs	r3, #2
 8013e0a:	607b      	str	r3, [r7, #4]
 8013e0c:	e001      	b.n	8013e12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013e0e:	2300      	movs	r3, #0
 8013e10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8013e12:	687b      	ldr	r3, [r7, #4]
	}
 8013e14:	4618      	mov	r0, r3
 8013e16:	370c      	adds	r7, #12
 8013e18:	46bd      	mov	sp, r7
 8013e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e1e:	4770      	bx	lr
 8013e20:	20000458 	.word	0x20000458
 8013e24:	20000474 	.word	0x20000474

08013e28 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8013e28:	b580      	push	{r7, lr}
 8013e2a:	b084      	sub	sp, #16
 8013e2c:	af00      	add	r7, sp, #0
 8013e2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8013e30:	687b      	ldr	r3, [r7, #4]
 8013e32:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8013e34:	2300      	movs	r3, #0
 8013e36:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d069      	beq.n	8013f12 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8013e3e:	68bb      	ldr	r3, [r7, #8]
 8013e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013e42:	4b36      	ldr	r3, [pc, #216]	; (8013f1c <xTaskPriorityInherit+0xf4>)
 8013e44:	681b      	ldr	r3, [r3, #0]
 8013e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013e48:	429a      	cmp	r2, r3
 8013e4a:	d259      	bcs.n	8013f00 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013e4c:	68bb      	ldr	r3, [r7, #8]
 8013e4e:	699b      	ldr	r3, [r3, #24]
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	db06      	blt.n	8013e62 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013e54:	4b31      	ldr	r3, [pc, #196]	; (8013f1c <xTaskPriorityInherit+0xf4>)
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013e5a:	f1c3 0207 	rsb	r2, r3, #7
 8013e5e:	68bb      	ldr	r3, [r7, #8]
 8013e60:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8013e62:	68bb      	ldr	r3, [r7, #8]
 8013e64:	6959      	ldr	r1, [r3, #20]
 8013e66:	68bb      	ldr	r3, [r7, #8]
 8013e68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013e6a:	4613      	mov	r3, r2
 8013e6c:	009b      	lsls	r3, r3, #2
 8013e6e:	4413      	add	r3, r2
 8013e70:	009b      	lsls	r3, r3, #2
 8013e72:	4a2b      	ldr	r2, [pc, #172]	; (8013f20 <xTaskPriorityInherit+0xf8>)
 8013e74:	4413      	add	r3, r2
 8013e76:	4299      	cmp	r1, r3
 8013e78:	d13a      	bne.n	8013ef0 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013e7a:	68bb      	ldr	r3, [r7, #8]
 8013e7c:	3304      	adds	r3, #4
 8013e7e:	4618      	mov	r0, r3
 8013e80:	f7fe fa32 	bl	80122e8 <uxListRemove>
 8013e84:	4603      	mov	r3, r0
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	d115      	bne.n	8013eb6 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8013e8a:	68bb      	ldr	r3, [r7, #8]
 8013e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013e8e:	4924      	ldr	r1, [pc, #144]	; (8013f20 <xTaskPriorityInherit+0xf8>)
 8013e90:	4613      	mov	r3, r2
 8013e92:	009b      	lsls	r3, r3, #2
 8013e94:	4413      	add	r3, r2
 8013e96:	009b      	lsls	r3, r3, #2
 8013e98:	440b      	add	r3, r1
 8013e9a:	681b      	ldr	r3, [r3, #0]
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d10a      	bne.n	8013eb6 <xTaskPriorityInherit+0x8e>
 8013ea0:	68bb      	ldr	r3, [r7, #8]
 8013ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ea4:	2201      	movs	r2, #1
 8013ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8013eaa:	43da      	mvns	r2, r3
 8013eac:	4b1d      	ldr	r3, [pc, #116]	; (8013f24 <xTaskPriorityInherit+0xfc>)
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	4013      	ands	r3, r2
 8013eb2:	4a1c      	ldr	r2, [pc, #112]	; (8013f24 <xTaskPriorityInherit+0xfc>)
 8013eb4:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013eb6:	4b19      	ldr	r3, [pc, #100]	; (8013f1c <xTaskPriorityInherit+0xf4>)
 8013eb8:	681b      	ldr	r3, [r3, #0]
 8013eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013ebc:	68bb      	ldr	r3, [r7, #8]
 8013ebe:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8013ec0:	68bb      	ldr	r3, [r7, #8]
 8013ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ec4:	2201      	movs	r2, #1
 8013ec6:	409a      	lsls	r2, r3
 8013ec8:	4b16      	ldr	r3, [pc, #88]	; (8013f24 <xTaskPriorityInherit+0xfc>)
 8013eca:	681b      	ldr	r3, [r3, #0]
 8013ecc:	4313      	orrs	r3, r2
 8013ece:	4a15      	ldr	r2, [pc, #84]	; (8013f24 <xTaskPriorityInherit+0xfc>)
 8013ed0:	6013      	str	r3, [r2, #0]
 8013ed2:	68bb      	ldr	r3, [r7, #8]
 8013ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013ed6:	4613      	mov	r3, r2
 8013ed8:	009b      	lsls	r3, r3, #2
 8013eda:	4413      	add	r3, r2
 8013edc:	009b      	lsls	r3, r3, #2
 8013ede:	4a10      	ldr	r2, [pc, #64]	; (8013f20 <xTaskPriorityInherit+0xf8>)
 8013ee0:	441a      	add	r2, r3
 8013ee2:	68bb      	ldr	r3, [r7, #8]
 8013ee4:	3304      	adds	r3, #4
 8013ee6:	4619      	mov	r1, r3
 8013ee8:	4610      	mov	r0, r2
 8013eea:	f7fe f9a0 	bl	801222e <vListInsertEnd>
 8013eee:	e004      	b.n	8013efa <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013ef0:	4b0a      	ldr	r3, [pc, #40]	; (8013f1c <xTaskPriorityInherit+0xf4>)
 8013ef2:	681b      	ldr	r3, [r3, #0]
 8013ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013ef6:	68bb      	ldr	r3, [r7, #8]
 8013ef8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8013efa:	2301      	movs	r3, #1
 8013efc:	60fb      	str	r3, [r7, #12]
 8013efe:	e008      	b.n	8013f12 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8013f00:	68bb      	ldr	r3, [r7, #8]
 8013f02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013f04:	4b05      	ldr	r3, [pc, #20]	; (8013f1c <xTaskPriorityInherit+0xf4>)
 8013f06:	681b      	ldr	r3, [r3, #0]
 8013f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013f0a:	429a      	cmp	r2, r3
 8013f0c:	d201      	bcs.n	8013f12 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8013f0e:	2301      	movs	r3, #1
 8013f10:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013f12:	68fb      	ldr	r3, [r7, #12]
	}
 8013f14:	4618      	mov	r0, r3
 8013f16:	3710      	adds	r7, #16
 8013f18:	46bd      	mov	sp, r7
 8013f1a:	bd80      	pop	{r7, pc}
 8013f1c:	2000034c 	.word	0x2000034c
 8013f20:	20000350 	.word	0x20000350
 8013f24:	20000454 	.word	0x20000454

08013f28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013f28:	b580      	push	{r7, lr}
 8013f2a:	b086      	sub	sp, #24
 8013f2c:	af00      	add	r7, sp, #0
 8013f2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013f34:	2300      	movs	r3, #0
 8013f36:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d070      	beq.n	8014020 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8013f3e:	4b3b      	ldr	r3, [pc, #236]	; (801402c <xTaskPriorityDisinherit+0x104>)
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	693a      	ldr	r2, [r7, #16]
 8013f44:	429a      	cmp	r2, r3
 8013f46:	d00b      	beq.n	8013f60 <xTaskPriorityDisinherit+0x38>
 8013f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f4c:	b672      	cpsid	i
 8013f4e:	f383 8811 	msr	BASEPRI, r3
 8013f52:	f3bf 8f6f 	isb	sy
 8013f56:	f3bf 8f4f 	dsb	sy
 8013f5a:	b662      	cpsie	i
 8013f5c:	60fb      	str	r3, [r7, #12]
 8013f5e:	e7fe      	b.n	8013f5e <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8013f60:	693b      	ldr	r3, [r7, #16]
 8013f62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d10b      	bne.n	8013f80 <xTaskPriorityDisinherit+0x58>
 8013f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f6c:	b672      	cpsid	i
 8013f6e:	f383 8811 	msr	BASEPRI, r3
 8013f72:	f3bf 8f6f 	isb	sy
 8013f76:	f3bf 8f4f 	dsb	sy
 8013f7a:	b662      	cpsie	i
 8013f7c:	60bb      	str	r3, [r7, #8]
 8013f7e:	e7fe      	b.n	8013f7e <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8013f80:	693b      	ldr	r3, [r7, #16]
 8013f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013f84:	1e5a      	subs	r2, r3, #1
 8013f86:	693b      	ldr	r3, [r7, #16]
 8013f88:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013f8a:	693b      	ldr	r3, [r7, #16]
 8013f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013f8e:	693b      	ldr	r3, [r7, #16]
 8013f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013f92:	429a      	cmp	r2, r3
 8013f94:	d044      	beq.n	8014020 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013f96:	693b      	ldr	r3, [r7, #16]
 8013f98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d140      	bne.n	8014020 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013f9e:	693b      	ldr	r3, [r7, #16]
 8013fa0:	3304      	adds	r3, #4
 8013fa2:	4618      	mov	r0, r3
 8013fa4:	f7fe f9a0 	bl	80122e8 <uxListRemove>
 8013fa8:	4603      	mov	r3, r0
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d115      	bne.n	8013fda <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8013fae:	693b      	ldr	r3, [r7, #16]
 8013fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013fb2:	491f      	ldr	r1, [pc, #124]	; (8014030 <xTaskPriorityDisinherit+0x108>)
 8013fb4:	4613      	mov	r3, r2
 8013fb6:	009b      	lsls	r3, r3, #2
 8013fb8:	4413      	add	r3, r2
 8013fba:	009b      	lsls	r3, r3, #2
 8013fbc:	440b      	add	r3, r1
 8013fbe:	681b      	ldr	r3, [r3, #0]
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d10a      	bne.n	8013fda <xTaskPriorityDisinherit+0xb2>
 8013fc4:	693b      	ldr	r3, [r7, #16]
 8013fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013fc8:	2201      	movs	r2, #1
 8013fca:	fa02 f303 	lsl.w	r3, r2, r3
 8013fce:	43da      	mvns	r2, r3
 8013fd0:	4b18      	ldr	r3, [pc, #96]	; (8014034 <xTaskPriorityDisinherit+0x10c>)
 8013fd2:	681b      	ldr	r3, [r3, #0]
 8013fd4:	4013      	ands	r3, r2
 8013fd6:	4a17      	ldr	r2, [pc, #92]	; (8014034 <xTaskPriorityDisinherit+0x10c>)
 8013fd8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013fda:	693b      	ldr	r3, [r7, #16]
 8013fdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013fde:	693b      	ldr	r3, [r7, #16]
 8013fe0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013fe2:	693b      	ldr	r3, [r7, #16]
 8013fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013fe6:	f1c3 0207 	rsb	r2, r3, #7
 8013fea:	693b      	ldr	r3, [r7, #16]
 8013fec:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013fee:	693b      	ldr	r3, [r7, #16]
 8013ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ff2:	2201      	movs	r2, #1
 8013ff4:	409a      	lsls	r2, r3
 8013ff6:	4b0f      	ldr	r3, [pc, #60]	; (8014034 <xTaskPriorityDisinherit+0x10c>)
 8013ff8:	681b      	ldr	r3, [r3, #0]
 8013ffa:	4313      	orrs	r3, r2
 8013ffc:	4a0d      	ldr	r2, [pc, #52]	; (8014034 <xTaskPriorityDisinherit+0x10c>)
 8013ffe:	6013      	str	r3, [r2, #0]
 8014000:	693b      	ldr	r3, [r7, #16]
 8014002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014004:	4613      	mov	r3, r2
 8014006:	009b      	lsls	r3, r3, #2
 8014008:	4413      	add	r3, r2
 801400a:	009b      	lsls	r3, r3, #2
 801400c:	4a08      	ldr	r2, [pc, #32]	; (8014030 <xTaskPriorityDisinherit+0x108>)
 801400e:	441a      	add	r2, r3
 8014010:	693b      	ldr	r3, [r7, #16]
 8014012:	3304      	adds	r3, #4
 8014014:	4619      	mov	r1, r3
 8014016:	4610      	mov	r0, r2
 8014018:	f7fe f909 	bl	801222e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801401c:	2301      	movs	r3, #1
 801401e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014020:	697b      	ldr	r3, [r7, #20]
	}
 8014022:	4618      	mov	r0, r3
 8014024:	3718      	adds	r7, #24
 8014026:	46bd      	mov	sp, r7
 8014028:	bd80      	pop	{r7, pc}
 801402a:	bf00      	nop
 801402c:	2000034c 	.word	0x2000034c
 8014030:	20000350 	.word	0x20000350
 8014034:	20000454 	.word	0x20000454

08014038 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8014038:	b580      	push	{r7, lr}
 801403a:	b088      	sub	sp, #32
 801403c:	af00      	add	r7, sp, #0
 801403e:	6078      	str	r0, [r7, #4]
 8014040:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8014046:	2301      	movs	r3, #1
 8014048:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	2b00      	cmp	r3, #0
 801404e:	f000 8085 	beq.w	801415c <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8014052:	69bb      	ldr	r3, [r7, #24]
 8014054:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014056:	2b00      	cmp	r3, #0
 8014058:	d10b      	bne.n	8014072 <vTaskPriorityDisinheritAfterTimeout+0x3a>
 801405a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801405e:	b672      	cpsid	i
 8014060:	f383 8811 	msr	BASEPRI, r3
 8014064:	f3bf 8f6f 	isb	sy
 8014068:	f3bf 8f4f 	dsb	sy
 801406c:	b662      	cpsie	i
 801406e:	60fb      	str	r3, [r7, #12]
 8014070:	e7fe      	b.n	8014070 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8014072:	69bb      	ldr	r3, [r7, #24]
 8014074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014076:	683a      	ldr	r2, [r7, #0]
 8014078:	429a      	cmp	r2, r3
 801407a:	d902      	bls.n	8014082 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801407c:	683b      	ldr	r3, [r7, #0]
 801407e:	61fb      	str	r3, [r7, #28]
 8014080:	e002      	b.n	8014088 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8014082:	69bb      	ldr	r3, [r7, #24]
 8014084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014086:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8014088:	69bb      	ldr	r3, [r7, #24]
 801408a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801408c:	69fa      	ldr	r2, [r7, #28]
 801408e:	429a      	cmp	r2, r3
 8014090:	d064      	beq.n	801415c <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8014092:	69bb      	ldr	r3, [r7, #24]
 8014094:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014096:	697a      	ldr	r2, [r7, #20]
 8014098:	429a      	cmp	r2, r3
 801409a:	d15f      	bne.n	801415c <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801409c:	4b31      	ldr	r3, [pc, #196]	; (8014164 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	69ba      	ldr	r2, [r7, #24]
 80140a2:	429a      	cmp	r2, r3
 80140a4:	d10b      	bne.n	80140be <vTaskPriorityDisinheritAfterTimeout+0x86>
 80140a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140aa:	b672      	cpsid	i
 80140ac:	f383 8811 	msr	BASEPRI, r3
 80140b0:	f3bf 8f6f 	isb	sy
 80140b4:	f3bf 8f4f 	dsb	sy
 80140b8:	b662      	cpsie	i
 80140ba:	60bb      	str	r3, [r7, #8]
 80140bc:	e7fe      	b.n	80140bc <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80140be:	69bb      	ldr	r3, [r7, #24]
 80140c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80140c2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80140c4:	69bb      	ldr	r3, [r7, #24]
 80140c6:	69fa      	ldr	r2, [r7, #28]
 80140c8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80140ca:	69bb      	ldr	r3, [r7, #24]
 80140cc:	699b      	ldr	r3, [r3, #24]
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	db04      	blt.n	80140dc <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80140d2:	69fb      	ldr	r3, [r7, #28]
 80140d4:	f1c3 0207 	rsb	r2, r3, #7
 80140d8:	69bb      	ldr	r3, [r7, #24]
 80140da:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80140dc:	69bb      	ldr	r3, [r7, #24]
 80140de:	6959      	ldr	r1, [r3, #20]
 80140e0:	693a      	ldr	r2, [r7, #16]
 80140e2:	4613      	mov	r3, r2
 80140e4:	009b      	lsls	r3, r3, #2
 80140e6:	4413      	add	r3, r2
 80140e8:	009b      	lsls	r3, r3, #2
 80140ea:	4a1f      	ldr	r2, [pc, #124]	; (8014168 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 80140ec:	4413      	add	r3, r2
 80140ee:	4299      	cmp	r1, r3
 80140f0:	d134      	bne.n	801415c <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80140f2:	69bb      	ldr	r3, [r7, #24]
 80140f4:	3304      	adds	r3, #4
 80140f6:	4618      	mov	r0, r3
 80140f8:	f7fe f8f6 	bl	80122e8 <uxListRemove>
 80140fc:	4603      	mov	r3, r0
 80140fe:	2b00      	cmp	r3, #0
 8014100:	d115      	bne.n	801412e <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8014102:	69bb      	ldr	r3, [r7, #24]
 8014104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014106:	4918      	ldr	r1, [pc, #96]	; (8014168 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8014108:	4613      	mov	r3, r2
 801410a:	009b      	lsls	r3, r3, #2
 801410c:	4413      	add	r3, r2
 801410e:	009b      	lsls	r3, r3, #2
 8014110:	440b      	add	r3, r1
 8014112:	681b      	ldr	r3, [r3, #0]
 8014114:	2b00      	cmp	r3, #0
 8014116:	d10a      	bne.n	801412e <vTaskPriorityDisinheritAfterTimeout+0xf6>
 8014118:	69bb      	ldr	r3, [r7, #24]
 801411a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801411c:	2201      	movs	r2, #1
 801411e:	fa02 f303 	lsl.w	r3, r2, r3
 8014122:	43da      	mvns	r2, r3
 8014124:	4b11      	ldr	r3, [pc, #68]	; (801416c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8014126:	681b      	ldr	r3, [r3, #0]
 8014128:	4013      	ands	r3, r2
 801412a:	4a10      	ldr	r2, [pc, #64]	; (801416c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 801412c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801412e:	69bb      	ldr	r3, [r7, #24]
 8014130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014132:	2201      	movs	r2, #1
 8014134:	409a      	lsls	r2, r3
 8014136:	4b0d      	ldr	r3, [pc, #52]	; (801416c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8014138:	681b      	ldr	r3, [r3, #0]
 801413a:	4313      	orrs	r3, r2
 801413c:	4a0b      	ldr	r2, [pc, #44]	; (801416c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 801413e:	6013      	str	r3, [r2, #0]
 8014140:	69bb      	ldr	r3, [r7, #24]
 8014142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014144:	4613      	mov	r3, r2
 8014146:	009b      	lsls	r3, r3, #2
 8014148:	4413      	add	r3, r2
 801414a:	009b      	lsls	r3, r3, #2
 801414c:	4a06      	ldr	r2, [pc, #24]	; (8014168 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 801414e:	441a      	add	r2, r3
 8014150:	69bb      	ldr	r3, [r7, #24]
 8014152:	3304      	adds	r3, #4
 8014154:	4619      	mov	r1, r3
 8014156:	4610      	mov	r0, r2
 8014158:	f7fe f869 	bl	801222e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801415c:	bf00      	nop
 801415e:	3720      	adds	r7, #32
 8014160:	46bd      	mov	sp, r7
 8014162:	bd80      	pop	{r7, pc}
 8014164:	2000034c 	.word	0x2000034c
 8014168:	20000350 	.word	0x20000350
 801416c:	20000454 	.word	0x20000454

08014170 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8014170:	b480      	push	{r7}
 8014172:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8014174:	4b07      	ldr	r3, [pc, #28]	; (8014194 <pvTaskIncrementMutexHeldCount+0x24>)
 8014176:	681b      	ldr	r3, [r3, #0]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d004      	beq.n	8014186 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801417c:	4b05      	ldr	r3, [pc, #20]	; (8014194 <pvTaskIncrementMutexHeldCount+0x24>)
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8014182:	3201      	adds	r2, #1
 8014184:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8014186:	4b03      	ldr	r3, [pc, #12]	; (8014194 <pvTaskIncrementMutexHeldCount+0x24>)
 8014188:	681b      	ldr	r3, [r3, #0]
	}
 801418a:	4618      	mov	r0, r3
 801418c:	46bd      	mov	sp, r7
 801418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014192:	4770      	bx	lr
 8014194:	2000034c 	.word	0x2000034c

08014198 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014198:	b580      	push	{r7, lr}
 801419a:	b084      	sub	sp, #16
 801419c:	af00      	add	r7, sp, #0
 801419e:	6078      	str	r0, [r7, #4]
 80141a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80141a2:	4b29      	ldr	r3, [pc, #164]	; (8014248 <prvAddCurrentTaskToDelayedList+0xb0>)
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80141a8:	4b28      	ldr	r3, [pc, #160]	; (801424c <prvAddCurrentTaskToDelayedList+0xb4>)
 80141aa:	681b      	ldr	r3, [r3, #0]
 80141ac:	3304      	adds	r3, #4
 80141ae:	4618      	mov	r0, r3
 80141b0:	f7fe f89a 	bl	80122e8 <uxListRemove>
 80141b4:	4603      	mov	r3, r0
 80141b6:	2b00      	cmp	r3, #0
 80141b8:	d10b      	bne.n	80141d2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80141ba:	4b24      	ldr	r3, [pc, #144]	; (801424c <prvAddCurrentTaskToDelayedList+0xb4>)
 80141bc:	681b      	ldr	r3, [r3, #0]
 80141be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80141c0:	2201      	movs	r2, #1
 80141c2:	fa02 f303 	lsl.w	r3, r2, r3
 80141c6:	43da      	mvns	r2, r3
 80141c8:	4b21      	ldr	r3, [pc, #132]	; (8014250 <prvAddCurrentTaskToDelayedList+0xb8>)
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	4013      	ands	r3, r2
 80141ce:	4a20      	ldr	r2, [pc, #128]	; (8014250 <prvAddCurrentTaskToDelayedList+0xb8>)
 80141d0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80141d8:	d10a      	bne.n	80141f0 <prvAddCurrentTaskToDelayedList+0x58>
 80141da:	683b      	ldr	r3, [r7, #0]
 80141dc:	2b00      	cmp	r3, #0
 80141de:	d007      	beq.n	80141f0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80141e0:	4b1a      	ldr	r3, [pc, #104]	; (801424c <prvAddCurrentTaskToDelayedList+0xb4>)
 80141e2:	681b      	ldr	r3, [r3, #0]
 80141e4:	3304      	adds	r3, #4
 80141e6:	4619      	mov	r1, r3
 80141e8:	481a      	ldr	r0, [pc, #104]	; (8014254 <prvAddCurrentTaskToDelayedList+0xbc>)
 80141ea:	f7fe f820 	bl	801222e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80141ee:	e026      	b.n	801423e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80141f0:	68fa      	ldr	r2, [r7, #12]
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	4413      	add	r3, r2
 80141f6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80141f8:	4b14      	ldr	r3, [pc, #80]	; (801424c <prvAddCurrentTaskToDelayedList+0xb4>)
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	68ba      	ldr	r2, [r7, #8]
 80141fe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8014200:	68ba      	ldr	r2, [r7, #8]
 8014202:	68fb      	ldr	r3, [r7, #12]
 8014204:	429a      	cmp	r2, r3
 8014206:	d209      	bcs.n	801421c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014208:	4b13      	ldr	r3, [pc, #76]	; (8014258 <prvAddCurrentTaskToDelayedList+0xc0>)
 801420a:	681a      	ldr	r2, [r3, #0]
 801420c:	4b0f      	ldr	r3, [pc, #60]	; (801424c <prvAddCurrentTaskToDelayedList+0xb4>)
 801420e:	681b      	ldr	r3, [r3, #0]
 8014210:	3304      	adds	r3, #4
 8014212:	4619      	mov	r1, r3
 8014214:	4610      	mov	r0, r2
 8014216:	f7fe f82e 	bl	8012276 <vListInsert>
}
 801421a:	e010      	b.n	801423e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801421c:	4b0f      	ldr	r3, [pc, #60]	; (801425c <prvAddCurrentTaskToDelayedList+0xc4>)
 801421e:	681a      	ldr	r2, [r3, #0]
 8014220:	4b0a      	ldr	r3, [pc, #40]	; (801424c <prvAddCurrentTaskToDelayedList+0xb4>)
 8014222:	681b      	ldr	r3, [r3, #0]
 8014224:	3304      	adds	r3, #4
 8014226:	4619      	mov	r1, r3
 8014228:	4610      	mov	r0, r2
 801422a:	f7fe f824 	bl	8012276 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801422e:	4b0c      	ldr	r3, [pc, #48]	; (8014260 <prvAddCurrentTaskToDelayedList+0xc8>)
 8014230:	681b      	ldr	r3, [r3, #0]
 8014232:	68ba      	ldr	r2, [r7, #8]
 8014234:	429a      	cmp	r2, r3
 8014236:	d202      	bcs.n	801423e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8014238:	4a09      	ldr	r2, [pc, #36]	; (8014260 <prvAddCurrentTaskToDelayedList+0xc8>)
 801423a:	68bb      	ldr	r3, [r7, #8]
 801423c:	6013      	str	r3, [r2, #0]
}
 801423e:	bf00      	nop
 8014240:	3710      	adds	r7, #16
 8014242:	46bd      	mov	sp, r7
 8014244:	bd80      	pop	{r7, pc}
 8014246:	bf00      	nop
 8014248:	20000450 	.word	0x20000450
 801424c:	2000034c 	.word	0x2000034c
 8014250:	20000454 	.word	0x20000454
 8014254:	20000438 	.word	0x20000438
 8014258:	20000408 	.word	0x20000408
 801425c:	20000404 	.word	0x20000404
 8014260:	2000046c 	.word	0x2000046c

08014264 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014264:	b480      	push	{r7}
 8014266:	b085      	sub	sp, #20
 8014268:	af00      	add	r7, sp, #0
 801426a:	60f8      	str	r0, [r7, #12]
 801426c:	60b9      	str	r1, [r7, #8]
 801426e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014270:	68fb      	ldr	r3, [r7, #12]
 8014272:	3b04      	subs	r3, #4
 8014274:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014276:	68fb      	ldr	r3, [r7, #12]
 8014278:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801427c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801427e:	68fb      	ldr	r3, [r7, #12]
 8014280:	3b04      	subs	r3, #4
 8014282:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014284:	68bb      	ldr	r3, [r7, #8]
 8014286:	f023 0201 	bic.w	r2, r3, #1
 801428a:	68fb      	ldr	r3, [r7, #12]
 801428c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801428e:	68fb      	ldr	r3, [r7, #12]
 8014290:	3b04      	subs	r3, #4
 8014292:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014294:	4a0c      	ldr	r2, [pc, #48]	; (80142c8 <pxPortInitialiseStack+0x64>)
 8014296:	68fb      	ldr	r3, [r7, #12]
 8014298:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801429a:	68fb      	ldr	r3, [r7, #12]
 801429c:	3b14      	subs	r3, #20
 801429e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80142a0:	687a      	ldr	r2, [r7, #4]
 80142a2:	68fb      	ldr	r3, [r7, #12]
 80142a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80142a6:	68fb      	ldr	r3, [r7, #12]
 80142a8:	3b04      	subs	r3, #4
 80142aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80142ac:	68fb      	ldr	r3, [r7, #12]
 80142ae:	f06f 0202 	mvn.w	r2, #2
 80142b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80142b4:	68fb      	ldr	r3, [r7, #12]
 80142b6:	3b20      	subs	r3, #32
 80142b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80142ba:	68fb      	ldr	r3, [r7, #12]
}
 80142bc:	4618      	mov	r0, r3
 80142be:	3714      	adds	r7, #20
 80142c0:	46bd      	mov	sp, r7
 80142c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142c6:	4770      	bx	lr
 80142c8:	080142cd 	.word	0x080142cd

080142cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80142cc:	b480      	push	{r7}
 80142ce:	b085      	sub	sp, #20
 80142d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80142d2:	2300      	movs	r3, #0
 80142d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80142d6:	4b13      	ldr	r3, [pc, #76]	; (8014324 <prvTaskExitError+0x58>)
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80142de:	d00b      	beq.n	80142f8 <prvTaskExitError+0x2c>
 80142e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80142e4:	b672      	cpsid	i
 80142e6:	f383 8811 	msr	BASEPRI, r3
 80142ea:	f3bf 8f6f 	isb	sy
 80142ee:	f3bf 8f4f 	dsb	sy
 80142f2:	b662      	cpsie	i
 80142f4:	60fb      	str	r3, [r7, #12]
 80142f6:	e7fe      	b.n	80142f6 <prvTaskExitError+0x2a>
 80142f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80142fc:	b672      	cpsid	i
 80142fe:	f383 8811 	msr	BASEPRI, r3
 8014302:	f3bf 8f6f 	isb	sy
 8014306:	f3bf 8f4f 	dsb	sy
 801430a:	b662      	cpsie	i
 801430c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801430e:	bf00      	nop
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	2b00      	cmp	r3, #0
 8014314:	d0fc      	beq.n	8014310 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014316:	bf00      	nop
 8014318:	3714      	adds	r7, #20
 801431a:	46bd      	mov	sp, r7
 801431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014320:	4770      	bx	lr
 8014322:	bf00      	nop
 8014324:	2000004c 	.word	0x2000004c
	...

08014330 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014330:	4b07      	ldr	r3, [pc, #28]	; (8014350 <pxCurrentTCBConst2>)
 8014332:	6819      	ldr	r1, [r3, #0]
 8014334:	6808      	ldr	r0, [r1, #0]
 8014336:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801433a:	f380 8809 	msr	PSP, r0
 801433e:	f3bf 8f6f 	isb	sy
 8014342:	f04f 0000 	mov.w	r0, #0
 8014346:	f380 8811 	msr	BASEPRI, r0
 801434a:	4770      	bx	lr
 801434c:	f3af 8000 	nop.w

08014350 <pxCurrentTCBConst2>:
 8014350:	2000034c 	.word	0x2000034c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014354:	bf00      	nop
 8014356:	bf00      	nop

08014358 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014358:	4808      	ldr	r0, [pc, #32]	; (801437c <prvPortStartFirstTask+0x24>)
 801435a:	6800      	ldr	r0, [r0, #0]
 801435c:	6800      	ldr	r0, [r0, #0]
 801435e:	f380 8808 	msr	MSP, r0
 8014362:	f04f 0000 	mov.w	r0, #0
 8014366:	f380 8814 	msr	CONTROL, r0
 801436a:	b662      	cpsie	i
 801436c:	b661      	cpsie	f
 801436e:	f3bf 8f4f 	dsb	sy
 8014372:	f3bf 8f6f 	isb	sy
 8014376:	df00      	svc	0
 8014378:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801437a:	bf00      	nop
 801437c:	e000ed08 	.word	0xe000ed08

08014380 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014380:	b580      	push	{r7, lr}
 8014382:	b084      	sub	sp, #16
 8014384:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014386:	4b36      	ldr	r3, [pc, #216]	; (8014460 <xPortStartScheduler+0xe0>)
 8014388:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801438a:	68fb      	ldr	r3, [r7, #12]
 801438c:	781b      	ldrb	r3, [r3, #0]
 801438e:	b2db      	uxtb	r3, r3
 8014390:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014392:	68fb      	ldr	r3, [r7, #12]
 8014394:	22ff      	movs	r2, #255	; 0xff
 8014396:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014398:	68fb      	ldr	r3, [r7, #12]
 801439a:	781b      	ldrb	r3, [r3, #0]
 801439c:	b2db      	uxtb	r3, r3
 801439e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80143a0:	78fb      	ldrb	r3, [r7, #3]
 80143a2:	b2db      	uxtb	r3, r3
 80143a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80143a8:	b2da      	uxtb	r2, r3
 80143aa:	4b2e      	ldr	r3, [pc, #184]	; (8014464 <xPortStartScheduler+0xe4>)
 80143ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80143ae:	4b2e      	ldr	r3, [pc, #184]	; (8014468 <xPortStartScheduler+0xe8>)
 80143b0:	2207      	movs	r2, #7
 80143b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80143b4:	e009      	b.n	80143ca <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80143b6:	4b2c      	ldr	r3, [pc, #176]	; (8014468 <xPortStartScheduler+0xe8>)
 80143b8:	681b      	ldr	r3, [r3, #0]
 80143ba:	3b01      	subs	r3, #1
 80143bc:	4a2a      	ldr	r2, [pc, #168]	; (8014468 <xPortStartScheduler+0xe8>)
 80143be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80143c0:	78fb      	ldrb	r3, [r7, #3]
 80143c2:	b2db      	uxtb	r3, r3
 80143c4:	005b      	lsls	r3, r3, #1
 80143c6:	b2db      	uxtb	r3, r3
 80143c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80143ca:	78fb      	ldrb	r3, [r7, #3]
 80143cc:	b2db      	uxtb	r3, r3
 80143ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80143d2:	2b80      	cmp	r3, #128	; 0x80
 80143d4:	d0ef      	beq.n	80143b6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80143d6:	4b24      	ldr	r3, [pc, #144]	; (8014468 <xPortStartScheduler+0xe8>)
 80143d8:	681b      	ldr	r3, [r3, #0]
 80143da:	f1c3 0307 	rsb	r3, r3, #7
 80143de:	2b04      	cmp	r3, #4
 80143e0:	d00b      	beq.n	80143fa <xPortStartScheduler+0x7a>
 80143e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143e6:	b672      	cpsid	i
 80143e8:	f383 8811 	msr	BASEPRI, r3
 80143ec:	f3bf 8f6f 	isb	sy
 80143f0:	f3bf 8f4f 	dsb	sy
 80143f4:	b662      	cpsie	i
 80143f6:	60bb      	str	r3, [r7, #8]
 80143f8:	e7fe      	b.n	80143f8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80143fa:	4b1b      	ldr	r3, [pc, #108]	; (8014468 <xPortStartScheduler+0xe8>)
 80143fc:	681b      	ldr	r3, [r3, #0]
 80143fe:	021b      	lsls	r3, r3, #8
 8014400:	4a19      	ldr	r2, [pc, #100]	; (8014468 <xPortStartScheduler+0xe8>)
 8014402:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014404:	4b18      	ldr	r3, [pc, #96]	; (8014468 <xPortStartScheduler+0xe8>)
 8014406:	681b      	ldr	r3, [r3, #0]
 8014408:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801440c:	4a16      	ldr	r2, [pc, #88]	; (8014468 <xPortStartScheduler+0xe8>)
 801440e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	b2da      	uxtb	r2, r3
 8014414:	68fb      	ldr	r3, [r7, #12]
 8014416:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014418:	4b14      	ldr	r3, [pc, #80]	; (801446c <xPortStartScheduler+0xec>)
 801441a:	681b      	ldr	r3, [r3, #0]
 801441c:	4a13      	ldr	r2, [pc, #76]	; (801446c <xPortStartScheduler+0xec>)
 801441e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8014422:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014424:	4b11      	ldr	r3, [pc, #68]	; (801446c <xPortStartScheduler+0xec>)
 8014426:	681b      	ldr	r3, [r3, #0]
 8014428:	4a10      	ldr	r2, [pc, #64]	; (801446c <xPortStartScheduler+0xec>)
 801442a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801442e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014430:	f000 f8d4 	bl	80145dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014434:	4b0e      	ldr	r3, [pc, #56]	; (8014470 <xPortStartScheduler+0xf0>)
 8014436:	2200      	movs	r2, #0
 8014438:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801443a:	f000 f8f3 	bl	8014624 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801443e:	4b0d      	ldr	r3, [pc, #52]	; (8014474 <xPortStartScheduler+0xf4>)
 8014440:	681b      	ldr	r3, [r3, #0]
 8014442:	4a0c      	ldr	r2, [pc, #48]	; (8014474 <xPortStartScheduler+0xf4>)
 8014444:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8014448:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801444a:	f7ff ff85 	bl	8014358 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801444e:	f7ff fa8d 	bl	801396c <vTaskSwitchContext>
	prvTaskExitError();
 8014452:	f7ff ff3b 	bl	80142cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014456:	2300      	movs	r3, #0
}
 8014458:	4618      	mov	r0, r3
 801445a:	3710      	adds	r7, #16
 801445c:	46bd      	mov	sp, r7
 801445e:	bd80      	pop	{r7, pc}
 8014460:	e000e400 	.word	0xe000e400
 8014464:	20000478 	.word	0x20000478
 8014468:	2000047c 	.word	0x2000047c
 801446c:	e000ed20 	.word	0xe000ed20
 8014470:	2000004c 	.word	0x2000004c
 8014474:	e000ef34 	.word	0xe000ef34

08014478 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014478:	b480      	push	{r7}
 801447a:	b083      	sub	sp, #12
 801447c:	af00      	add	r7, sp, #0
 801447e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014482:	b672      	cpsid	i
 8014484:	f383 8811 	msr	BASEPRI, r3
 8014488:	f3bf 8f6f 	isb	sy
 801448c:	f3bf 8f4f 	dsb	sy
 8014490:	b662      	cpsie	i
 8014492:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8014494:	4b0f      	ldr	r3, [pc, #60]	; (80144d4 <vPortEnterCritical+0x5c>)
 8014496:	681b      	ldr	r3, [r3, #0]
 8014498:	3301      	adds	r3, #1
 801449a:	4a0e      	ldr	r2, [pc, #56]	; (80144d4 <vPortEnterCritical+0x5c>)
 801449c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801449e:	4b0d      	ldr	r3, [pc, #52]	; (80144d4 <vPortEnterCritical+0x5c>)
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	2b01      	cmp	r3, #1
 80144a4:	d110      	bne.n	80144c8 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80144a6:	4b0c      	ldr	r3, [pc, #48]	; (80144d8 <vPortEnterCritical+0x60>)
 80144a8:	681b      	ldr	r3, [r3, #0]
 80144aa:	b2db      	uxtb	r3, r3
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d00b      	beq.n	80144c8 <vPortEnterCritical+0x50>
 80144b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144b4:	b672      	cpsid	i
 80144b6:	f383 8811 	msr	BASEPRI, r3
 80144ba:	f3bf 8f6f 	isb	sy
 80144be:	f3bf 8f4f 	dsb	sy
 80144c2:	b662      	cpsie	i
 80144c4:	603b      	str	r3, [r7, #0]
 80144c6:	e7fe      	b.n	80144c6 <vPortEnterCritical+0x4e>
	}
}
 80144c8:	bf00      	nop
 80144ca:	370c      	adds	r7, #12
 80144cc:	46bd      	mov	sp, r7
 80144ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144d2:	4770      	bx	lr
 80144d4:	2000004c 	.word	0x2000004c
 80144d8:	e000ed04 	.word	0xe000ed04

080144dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80144dc:	b480      	push	{r7}
 80144de:	b083      	sub	sp, #12
 80144e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80144e2:	4b12      	ldr	r3, [pc, #72]	; (801452c <vPortExitCritical+0x50>)
 80144e4:	681b      	ldr	r3, [r3, #0]
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d10b      	bne.n	8014502 <vPortExitCritical+0x26>
 80144ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144ee:	b672      	cpsid	i
 80144f0:	f383 8811 	msr	BASEPRI, r3
 80144f4:	f3bf 8f6f 	isb	sy
 80144f8:	f3bf 8f4f 	dsb	sy
 80144fc:	b662      	cpsie	i
 80144fe:	607b      	str	r3, [r7, #4]
 8014500:	e7fe      	b.n	8014500 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8014502:	4b0a      	ldr	r3, [pc, #40]	; (801452c <vPortExitCritical+0x50>)
 8014504:	681b      	ldr	r3, [r3, #0]
 8014506:	3b01      	subs	r3, #1
 8014508:	4a08      	ldr	r2, [pc, #32]	; (801452c <vPortExitCritical+0x50>)
 801450a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801450c:	4b07      	ldr	r3, [pc, #28]	; (801452c <vPortExitCritical+0x50>)
 801450e:	681b      	ldr	r3, [r3, #0]
 8014510:	2b00      	cmp	r3, #0
 8014512:	d104      	bne.n	801451e <vPortExitCritical+0x42>
 8014514:	2300      	movs	r3, #0
 8014516:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014518:	683b      	ldr	r3, [r7, #0]
 801451a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 801451e:	bf00      	nop
 8014520:	370c      	adds	r7, #12
 8014522:	46bd      	mov	sp, r7
 8014524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014528:	4770      	bx	lr
 801452a:	bf00      	nop
 801452c:	2000004c 	.word	0x2000004c

08014530 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014530:	f3ef 8009 	mrs	r0, PSP
 8014534:	f3bf 8f6f 	isb	sy
 8014538:	4b15      	ldr	r3, [pc, #84]	; (8014590 <pxCurrentTCBConst>)
 801453a:	681a      	ldr	r2, [r3, #0]
 801453c:	f01e 0f10 	tst.w	lr, #16
 8014540:	bf08      	it	eq
 8014542:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014546:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801454a:	6010      	str	r0, [r2, #0]
 801454c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014550:	f04f 0050 	mov.w	r0, #80	; 0x50
 8014554:	b672      	cpsid	i
 8014556:	f380 8811 	msr	BASEPRI, r0
 801455a:	f3bf 8f4f 	dsb	sy
 801455e:	f3bf 8f6f 	isb	sy
 8014562:	b662      	cpsie	i
 8014564:	f7ff fa02 	bl	801396c <vTaskSwitchContext>
 8014568:	f04f 0000 	mov.w	r0, #0
 801456c:	f380 8811 	msr	BASEPRI, r0
 8014570:	bc09      	pop	{r0, r3}
 8014572:	6819      	ldr	r1, [r3, #0]
 8014574:	6808      	ldr	r0, [r1, #0]
 8014576:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801457a:	f01e 0f10 	tst.w	lr, #16
 801457e:	bf08      	it	eq
 8014580:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014584:	f380 8809 	msr	PSP, r0
 8014588:	f3bf 8f6f 	isb	sy
 801458c:	4770      	bx	lr
 801458e:	bf00      	nop

08014590 <pxCurrentTCBConst>:
 8014590:	2000034c 	.word	0x2000034c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014594:	bf00      	nop
 8014596:	bf00      	nop

08014598 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014598:	b580      	push	{r7, lr}
 801459a:	b082      	sub	sp, #8
 801459c:	af00      	add	r7, sp, #0
	__asm volatile
 801459e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145a2:	b672      	cpsid	i
 80145a4:	f383 8811 	msr	BASEPRI, r3
 80145a8:	f3bf 8f6f 	isb	sy
 80145ac:	f3bf 8f4f 	dsb	sy
 80145b0:	b662      	cpsie	i
 80145b2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80145b4:	f7ff f920 	bl	80137f8 <xTaskIncrementTick>
 80145b8:	4603      	mov	r3, r0
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d003      	beq.n	80145c6 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80145be:	4b06      	ldr	r3, [pc, #24]	; (80145d8 <SysTick_Handler+0x40>)
 80145c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80145c4:	601a      	str	r2, [r3, #0]
 80145c6:	2300      	movs	r3, #0
 80145c8:	603b      	str	r3, [r7, #0]
	__asm volatile
 80145ca:	683b      	ldr	r3, [r7, #0]
 80145cc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80145d0:	bf00      	nop
 80145d2:	3708      	adds	r7, #8
 80145d4:	46bd      	mov	sp, r7
 80145d6:	bd80      	pop	{r7, pc}
 80145d8:	e000ed04 	.word	0xe000ed04

080145dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80145dc:	b480      	push	{r7}
 80145de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80145e0:	4b0b      	ldr	r3, [pc, #44]	; (8014610 <vPortSetupTimerInterrupt+0x34>)
 80145e2:	2200      	movs	r2, #0
 80145e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80145e6:	4b0b      	ldr	r3, [pc, #44]	; (8014614 <vPortSetupTimerInterrupt+0x38>)
 80145e8:	2200      	movs	r2, #0
 80145ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80145ec:	4b0a      	ldr	r3, [pc, #40]	; (8014618 <vPortSetupTimerInterrupt+0x3c>)
 80145ee:	681b      	ldr	r3, [r3, #0]
 80145f0:	4a0a      	ldr	r2, [pc, #40]	; (801461c <vPortSetupTimerInterrupt+0x40>)
 80145f2:	fba2 2303 	umull	r2, r3, r2, r3
 80145f6:	099b      	lsrs	r3, r3, #6
 80145f8:	4a09      	ldr	r2, [pc, #36]	; (8014620 <vPortSetupTimerInterrupt+0x44>)
 80145fa:	3b01      	subs	r3, #1
 80145fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80145fe:	4b04      	ldr	r3, [pc, #16]	; (8014610 <vPortSetupTimerInterrupt+0x34>)
 8014600:	2207      	movs	r2, #7
 8014602:	601a      	str	r2, [r3, #0]
}
 8014604:	bf00      	nop
 8014606:	46bd      	mov	sp, r7
 8014608:	f85d 7b04 	ldr.w	r7, [sp], #4
 801460c:	4770      	bx	lr
 801460e:	bf00      	nop
 8014610:	e000e010 	.word	0xe000e010
 8014614:	e000e018 	.word	0xe000e018
 8014618:	20000040 	.word	0x20000040
 801461c:	10624dd3 	.word	0x10624dd3
 8014620:	e000e014 	.word	0xe000e014

08014624 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014624:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8014634 <vPortEnableVFP+0x10>
 8014628:	6801      	ldr	r1, [r0, #0]
 801462a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801462e:	6001      	str	r1, [r0, #0]
 8014630:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014632:	bf00      	nop
 8014634:	e000ed88 	.word	0xe000ed88

08014638 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014638:	b480      	push	{r7}
 801463a:	b085      	sub	sp, #20
 801463c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801463e:	f3ef 8305 	mrs	r3, IPSR
 8014642:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014644:	68fb      	ldr	r3, [r7, #12]
 8014646:	2b0f      	cmp	r3, #15
 8014648:	d915      	bls.n	8014676 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801464a:	4a18      	ldr	r2, [pc, #96]	; (80146ac <vPortValidateInterruptPriority+0x74>)
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	4413      	add	r3, r2
 8014650:	781b      	ldrb	r3, [r3, #0]
 8014652:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014654:	4b16      	ldr	r3, [pc, #88]	; (80146b0 <vPortValidateInterruptPriority+0x78>)
 8014656:	781b      	ldrb	r3, [r3, #0]
 8014658:	7afa      	ldrb	r2, [r7, #11]
 801465a:	429a      	cmp	r2, r3
 801465c:	d20b      	bcs.n	8014676 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801465e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014662:	b672      	cpsid	i
 8014664:	f383 8811 	msr	BASEPRI, r3
 8014668:	f3bf 8f6f 	isb	sy
 801466c:	f3bf 8f4f 	dsb	sy
 8014670:	b662      	cpsie	i
 8014672:	607b      	str	r3, [r7, #4]
 8014674:	e7fe      	b.n	8014674 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8014676:	4b0f      	ldr	r3, [pc, #60]	; (80146b4 <vPortValidateInterruptPriority+0x7c>)
 8014678:	681b      	ldr	r3, [r3, #0]
 801467a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801467e:	4b0e      	ldr	r3, [pc, #56]	; (80146b8 <vPortValidateInterruptPriority+0x80>)
 8014680:	681b      	ldr	r3, [r3, #0]
 8014682:	429a      	cmp	r2, r3
 8014684:	d90b      	bls.n	801469e <vPortValidateInterruptPriority+0x66>
 8014686:	f04f 0350 	mov.w	r3, #80	; 0x50
 801468a:	b672      	cpsid	i
 801468c:	f383 8811 	msr	BASEPRI, r3
 8014690:	f3bf 8f6f 	isb	sy
 8014694:	f3bf 8f4f 	dsb	sy
 8014698:	b662      	cpsie	i
 801469a:	603b      	str	r3, [r7, #0]
 801469c:	e7fe      	b.n	801469c <vPortValidateInterruptPriority+0x64>
	}
 801469e:	bf00      	nop
 80146a0:	3714      	adds	r7, #20
 80146a2:	46bd      	mov	sp, r7
 80146a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146a8:	4770      	bx	lr
 80146aa:	bf00      	nop
 80146ac:	e000e3f0 	.word	0xe000e3f0
 80146b0:	20000478 	.word	0x20000478
 80146b4:	e000ed0c 	.word	0xe000ed0c
 80146b8:	2000047c 	.word	0x2000047c

080146bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80146bc:	b580      	push	{r7, lr}
 80146be:	b08a      	sub	sp, #40	; 0x28
 80146c0:	af00      	add	r7, sp, #0
 80146c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80146c4:	2300      	movs	r3, #0
 80146c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80146c8:	f7fe ffc8 	bl	801365c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80146cc:	4b5a      	ldr	r3, [pc, #360]	; (8014838 <pvPortMalloc+0x17c>)
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	d101      	bne.n	80146d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80146d4:	f000 f916 	bl	8014904 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80146d8:	4b58      	ldr	r3, [pc, #352]	; (801483c <pvPortMalloc+0x180>)
 80146da:	681a      	ldr	r2, [r3, #0]
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	4013      	ands	r3, r2
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	f040 8090 	bne.w	8014806 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d01e      	beq.n	801472a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80146ec:	2208      	movs	r2, #8
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	4413      	add	r3, r2
 80146f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	f003 0307 	and.w	r3, r3, #7
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d015      	beq.n	801472a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	f023 0307 	bic.w	r3, r3, #7
 8014704:	3308      	adds	r3, #8
 8014706:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	f003 0307 	and.w	r3, r3, #7
 801470e:	2b00      	cmp	r3, #0
 8014710:	d00b      	beq.n	801472a <pvPortMalloc+0x6e>
 8014712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014716:	b672      	cpsid	i
 8014718:	f383 8811 	msr	BASEPRI, r3
 801471c:	f3bf 8f6f 	isb	sy
 8014720:	f3bf 8f4f 	dsb	sy
 8014724:	b662      	cpsie	i
 8014726:	617b      	str	r3, [r7, #20]
 8014728:	e7fe      	b.n	8014728 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801472a:	687b      	ldr	r3, [r7, #4]
 801472c:	2b00      	cmp	r3, #0
 801472e:	d06a      	beq.n	8014806 <pvPortMalloc+0x14a>
 8014730:	4b43      	ldr	r3, [pc, #268]	; (8014840 <pvPortMalloc+0x184>)
 8014732:	681b      	ldr	r3, [r3, #0]
 8014734:	687a      	ldr	r2, [r7, #4]
 8014736:	429a      	cmp	r2, r3
 8014738:	d865      	bhi.n	8014806 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801473a:	4b42      	ldr	r3, [pc, #264]	; (8014844 <pvPortMalloc+0x188>)
 801473c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801473e:	4b41      	ldr	r3, [pc, #260]	; (8014844 <pvPortMalloc+0x188>)
 8014740:	681b      	ldr	r3, [r3, #0]
 8014742:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014744:	e004      	b.n	8014750 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8014746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014748:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801474a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801474c:	681b      	ldr	r3, [r3, #0]
 801474e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014752:	685b      	ldr	r3, [r3, #4]
 8014754:	687a      	ldr	r2, [r7, #4]
 8014756:	429a      	cmp	r2, r3
 8014758:	d903      	bls.n	8014762 <pvPortMalloc+0xa6>
 801475a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801475c:	681b      	ldr	r3, [r3, #0]
 801475e:	2b00      	cmp	r3, #0
 8014760:	d1f1      	bne.n	8014746 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014762:	4b35      	ldr	r3, [pc, #212]	; (8014838 <pvPortMalloc+0x17c>)
 8014764:	681b      	ldr	r3, [r3, #0]
 8014766:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014768:	429a      	cmp	r2, r3
 801476a:	d04c      	beq.n	8014806 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801476c:	6a3b      	ldr	r3, [r7, #32]
 801476e:	681b      	ldr	r3, [r3, #0]
 8014770:	2208      	movs	r2, #8
 8014772:	4413      	add	r3, r2
 8014774:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014778:	681a      	ldr	r2, [r3, #0]
 801477a:	6a3b      	ldr	r3, [r7, #32]
 801477c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801477e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014780:	685a      	ldr	r2, [r3, #4]
 8014782:	687b      	ldr	r3, [r7, #4]
 8014784:	1ad2      	subs	r2, r2, r3
 8014786:	2308      	movs	r3, #8
 8014788:	005b      	lsls	r3, r3, #1
 801478a:	429a      	cmp	r2, r3
 801478c:	d920      	bls.n	80147d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801478e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	4413      	add	r3, r2
 8014794:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014796:	69bb      	ldr	r3, [r7, #24]
 8014798:	f003 0307 	and.w	r3, r3, #7
 801479c:	2b00      	cmp	r3, #0
 801479e:	d00b      	beq.n	80147b8 <pvPortMalloc+0xfc>
 80147a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80147a4:	b672      	cpsid	i
 80147a6:	f383 8811 	msr	BASEPRI, r3
 80147aa:	f3bf 8f6f 	isb	sy
 80147ae:	f3bf 8f4f 	dsb	sy
 80147b2:	b662      	cpsie	i
 80147b4:	613b      	str	r3, [r7, #16]
 80147b6:	e7fe      	b.n	80147b6 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80147b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147ba:	685a      	ldr	r2, [r3, #4]
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	1ad2      	subs	r2, r2, r3
 80147c0:	69bb      	ldr	r3, [r7, #24]
 80147c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80147c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147c6:	687a      	ldr	r2, [r7, #4]
 80147c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80147ca:	69b8      	ldr	r0, [r7, #24]
 80147cc:	f000 f8fc 	bl	80149c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80147d0:	4b1b      	ldr	r3, [pc, #108]	; (8014840 <pvPortMalloc+0x184>)
 80147d2:	681a      	ldr	r2, [r3, #0]
 80147d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147d6:	685b      	ldr	r3, [r3, #4]
 80147d8:	1ad3      	subs	r3, r2, r3
 80147da:	4a19      	ldr	r2, [pc, #100]	; (8014840 <pvPortMalloc+0x184>)
 80147dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80147de:	4b18      	ldr	r3, [pc, #96]	; (8014840 <pvPortMalloc+0x184>)
 80147e0:	681a      	ldr	r2, [r3, #0]
 80147e2:	4b19      	ldr	r3, [pc, #100]	; (8014848 <pvPortMalloc+0x18c>)
 80147e4:	681b      	ldr	r3, [r3, #0]
 80147e6:	429a      	cmp	r2, r3
 80147e8:	d203      	bcs.n	80147f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80147ea:	4b15      	ldr	r3, [pc, #84]	; (8014840 <pvPortMalloc+0x184>)
 80147ec:	681b      	ldr	r3, [r3, #0]
 80147ee:	4a16      	ldr	r2, [pc, #88]	; (8014848 <pvPortMalloc+0x18c>)
 80147f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80147f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147f4:	685a      	ldr	r2, [r3, #4]
 80147f6:	4b11      	ldr	r3, [pc, #68]	; (801483c <pvPortMalloc+0x180>)
 80147f8:	681b      	ldr	r3, [r3, #0]
 80147fa:	431a      	orrs	r2, r3
 80147fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014802:	2200      	movs	r2, #0
 8014804:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014806:	f7fe ff37 	bl	8013678 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801480a:	69fb      	ldr	r3, [r7, #28]
 801480c:	f003 0307 	and.w	r3, r3, #7
 8014810:	2b00      	cmp	r3, #0
 8014812:	d00b      	beq.n	801482c <pvPortMalloc+0x170>
 8014814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014818:	b672      	cpsid	i
 801481a:	f383 8811 	msr	BASEPRI, r3
 801481e:	f3bf 8f6f 	isb	sy
 8014822:	f3bf 8f4f 	dsb	sy
 8014826:	b662      	cpsie	i
 8014828:	60fb      	str	r3, [r7, #12]
 801482a:	e7fe      	b.n	801482a <pvPortMalloc+0x16e>
	return pvReturn;
 801482c:	69fb      	ldr	r3, [r7, #28]
}
 801482e:	4618      	mov	r0, r3
 8014830:	3728      	adds	r7, #40	; 0x28
 8014832:	46bd      	mov	sp, r7
 8014834:	bd80      	pop	{r7, pc}
 8014836:	bf00      	nop
 8014838:	20008ea8 	.word	0x20008ea8
 801483c:	20008eb4 	.word	0x20008eb4
 8014840:	20008eac 	.word	0x20008eac
 8014844:	20008ea0 	.word	0x20008ea0
 8014848:	20008eb0 	.word	0x20008eb0

0801484c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801484c:	b580      	push	{r7, lr}
 801484e:	b086      	sub	sp, #24
 8014850:	af00      	add	r7, sp, #0
 8014852:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014858:	687b      	ldr	r3, [r7, #4]
 801485a:	2b00      	cmp	r3, #0
 801485c:	d04a      	beq.n	80148f4 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801485e:	2308      	movs	r3, #8
 8014860:	425b      	negs	r3, r3
 8014862:	697a      	ldr	r2, [r7, #20]
 8014864:	4413      	add	r3, r2
 8014866:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014868:	697b      	ldr	r3, [r7, #20]
 801486a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801486c:	693b      	ldr	r3, [r7, #16]
 801486e:	685a      	ldr	r2, [r3, #4]
 8014870:	4b22      	ldr	r3, [pc, #136]	; (80148fc <vPortFree+0xb0>)
 8014872:	681b      	ldr	r3, [r3, #0]
 8014874:	4013      	ands	r3, r2
 8014876:	2b00      	cmp	r3, #0
 8014878:	d10b      	bne.n	8014892 <vPortFree+0x46>
 801487a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801487e:	b672      	cpsid	i
 8014880:	f383 8811 	msr	BASEPRI, r3
 8014884:	f3bf 8f6f 	isb	sy
 8014888:	f3bf 8f4f 	dsb	sy
 801488c:	b662      	cpsie	i
 801488e:	60fb      	str	r3, [r7, #12]
 8014890:	e7fe      	b.n	8014890 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014892:	693b      	ldr	r3, [r7, #16]
 8014894:	681b      	ldr	r3, [r3, #0]
 8014896:	2b00      	cmp	r3, #0
 8014898:	d00b      	beq.n	80148b2 <vPortFree+0x66>
 801489a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801489e:	b672      	cpsid	i
 80148a0:	f383 8811 	msr	BASEPRI, r3
 80148a4:	f3bf 8f6f 	isb	sy
 80148a8:	f3bf 8f4f 	dsb	sy
 80148ac:	b662      	cpsie	i
 80148ae:	60bb      	str	r3, [r7, #8]
 80148b0:	e7fe      	b.n	80148b0 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80148b2:	693b      	ldr	r3, [r7, #16]
 80148b4:	685a      	ldr	r2, [r3, #4]
 80148b6:	4b11      	ldr	r3, [pc, #68]	; (80148fc <vPortFree+0xb0>)
 80148b8:	681b      	ldr	r3, [r3, #0]
 80148ba:	4013      	ands	r3, r2
 80148bc:	2b00      	cmp	r3, #0
 80148be:	d019      	beq.n	80148f4 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80148c0:	693b      	ldr	r3, [r7, #16]
 80148c2:	681b      	ldr	r3, [r3, #0]
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d115      	bne.n	80148f4 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80148c8:	693b      	ldr	r3, [r7, #16]
 80148ca:	685a      	ldr	r2, [r3, #4]
 80148cc:	4b0b      	ldr	r3, [pc, #44]	; (80148fc <vPortFree+0xb0>)
 80148ce:	681b      	ldr	r3, [r3, #0]
 80148d0:	43db      	mvns	r3, r3
 80148d2:	401a      	ands	r2, r3
 80148d4:	693b      	ldr	r3, [r7, #16]
 80148d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80148d8:	f7fe fec0 	bl	801365c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80148dc:	693b      	ldr	r3, [r7, #16]
 80148de:	685a      	ldr	r2, [r3, #4]
 80148e0:	4b07      	ldr	r3, [pc, #28]	; (8014900 <vPortFree+0xb4>)
 80148e2:	681b      	ldr	r3, [r3, #0]
 80148e4:	4413      	add	r3, r2
 80148e6:	4a06      	ldr	r2, [pc, #24]	; (8014900 <vPortFree+0xb4>)
 80148e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80148ea:	6938      	ldr	r0, [r7, #16]
 80148ec:	f000 f86c 	bl	80149c8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80148f0:	f7fe fec2 	bl	8013678 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80148f4:	bf00      	nop
 80148f6:	3718      	adds	r7, #24
 80148f8:	46bd      	mov	sp, r7
 80148fa:	bd80      	pop	{r7, pc}
 80148fc:	20008eb4 	.word	0x20008eb4
 8014900:	20008eac 	.word	0x20008eac

08014904 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014904:	b480      	push	{r7}
 8014906:	b085      	sub	sp, #20
 8014908:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801490a:	f648 2320 	movw	r3, #35360	; 0x8a20
 801490e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014910:	4b27      	ldr	r3, [pc, #156]	; (80149b0 <prvHeapInit+0xac>)
 8014912:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014914:	68fb      	ldr	r3, [r7, #12]
 8014916:	f003 0307 	and.w	r3, r3, #7
 801491a:	2b00      	cmp	r3, #0
 801491c:	d00c      	beq.n	8014938 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801491e:	68fb      	ldr	r3, [r7, #12]
 8014920:	3307      	adds	r3, #7
 8014922:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014924:	68fb      	ldr	r3, [r7, #12]
 8014926:	f023 0307 	bic.w	r3, r3, #7
 801492a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801492c:	68ba      	ldr	r2, [r7, #8]
 801492e:	68fb      	ldr	r3, [r7, #12]
 8014930:	1ad3      	subs	r3, r2, r3
 8014932:	4a1f      	ldr	r2, [pc, #124]	; (80149b0 <prvHeapInit+0xac>)
 8014934:	4413      	add	r3, r2
 8014936:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014938:	68fb      	ldr	r3, [r7, #12]
 801493a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801493c:	4a1d      	ldr	r2, [pc, #116]	; (80149b4 <prvHeapInit+0xb0>)
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014942:	4b1c      	ldr	r3, [pc, #112]	; (80149b4 <prvHeapInit+0xb0>)
 8014944:	2200      	movs	r2, #0
 8014946:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	68ba      	ldr	r2, [r7, #8]
 801494c:	4413      	add	r3, r2
 801494e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014950:	2208      	movs	r2, #8
 8014952:	68fb      	ldr	r3, [r7, #12]
 8014954:	1a9b      	subs	r3, r3, r2
 8014956:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014958:	68fb      	ldr	r3, [r7, #12]
 801495a:	f023 0307 	bic.w	r3, r3, #7
 801495e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014960:	68fb      	ldr	r3, [r7, #12]
 8014962:	4a15      	ldr	r2, [pc, #84]	; (80149b8 <prvHeapInit+0xb4>)
 8014964:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014966:	4b14      	ldr	r3, [pc, #80]	; (80149b8 <prvHeapInit+0xb4>)
 8014968:	681b      	ldr	r3, [r3, #0]
 801496a:	2200      	movs	r2, #0
 801496c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801496e:	4b12      	ldr	r3, [pc, #72]	; (80149b8 <prvHeapInit+0xb4>)
 8014970:	681b      	ldr	r3, [r3, #0]
 8014972:	2200      	movs	r2, #0
 8014974:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801497a:	683b      	ldr	r3, [r7, #0]
 801497c:	68fa      	ldr	r2, [r7, #12]
 801497e:	1ad2      	subs	r2, r2, r3
 8014980:	683b      	ldr	r3, [r7, #0]
 8014982:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014984:	4b0c      	ldr	r3, [pc, #48]	; (80149b8 <prvHeapInit+0xb4>)
 8014986:	681a      	ldr	r2, [r3, #0]
 8014988:	683b      	ldr	r3, [r7, #0]
 801498a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801498c:	683b      	ldr	r3, [r7, #0]
 801498e:	685b      	ldr	r3, [r3, #4]
 8014990:	4a0a      	ldr	r2, [pc, #40]	; (80149bc <prvHeapInit+0xb8>)
 8014992:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014994:	683b      	ldr	r3, [r7, #0]
 8014996:	685b      	ldr	r3, [r3, #4]
 8014998:	4a09      	ldr	r2, [pc, #36]	; (80149c0 <prvHeapInit+0xbc>)
 801499a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801499c:	4b09      	ldr	r3, [pc, #36]	; (80149c4 <prvHeapInit+0xc0>)
 801499e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80149a2:	601a      	str	r2, [r3, #0]
}
 80149a4:	bf00      	nop
 80149a6:	3714      	adds	r7, #20
 80149a8:	46bd      	mov	sp, r7
 80149aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149ae:	4770      	bx	lr
 80149b0:	20000480 	.word	0x20000480
 80149b4:	20008ea0 	.word	0x20008ea0
 80149b8:	20008ea8 	.word	0x20008ea8
 80149bc:	20008eb0 	.word	0x20008eb0
 80149c0:	20008eac 	.word	0x20008eac
 80149c4:	20008eb4 	.word	0x20008eb4

080149c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80149c8:	b480      	push	{r7}
 80149ca:	b085      	sub	sp, #20
 80149cc:	af00      	add	r7, sp, #0
 80149ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80149d0:	4b28      	ldr	r3, [pc, #160]	; (8014a74 <prvInsertBlockIntoFreeList+0xac>)
 80149d2:	60fb      	str	r3, [r7, #12]
 80149d4:	e002      	b.n	80149dc <prvInsertBlockIntoFreeList+0x14>
 80149d6:	68fb      	ldr	r3, [r7, #12]
 80149d8:	681b      	ldr	r3, [r3, #0]
 80149da:	60fb      	str	r3, [r7, #12]
 80149dc:	68fb      	ldr	r3, [r7, #12]
 80149de:	681b      	ldr	r3, [r3, #0]
 80149e0:	687a      	ldr	r2, [r7, #4]
 80149e2:	429a      	cmp	r2, r3
 80149e4:	d8f7      	bhi.n	80149d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80149e6:	68fb      	ldr	r3, [r7, #12]
 80149e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80149ea:	68fb      	ldr	r3, [r7, #12]
 80149ec:	685b      	ldr	r3, [r3, #4]
 80149ee:	68ba      	ldr	r2, [r7, #8]
 80149f0:	4413      	add	r3, r2
 80149f2:	687a      	ldr	r2, [r7, #4]
 80149f4:	429a      	cmp	r2, r3
 80149f6:	d108      	bne.n	8014a0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80149f8:	68fb      	ldr	r3, [r7, #12]
 80149fa:	685a      	ldr	r2, [r3, #4]
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	685b      	ldr	r3, [r3, #4]
 8014a00:	441a      	add	r2, r3
 8014a02:	68fb      	ldr	r3, [r7, #12]
 8014a04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014a06:	68fb      	ldr	r3, [r7, #12]
 8014a08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	685b      	ldr	r3, [r3, #4]
 8014a12:	68ba      	ldr	r2, [r7, #8]
 8014a14:	441a      	add	r2, r3
 8014a16:	68fb      	ldr	r3, [r7, #12]
 8014a18:	681b      	ldr	r3, [r3, #0]
 8014a1a:	429a      	cmp	r2, r3
 8014a1c:	d118      	bne.n	8014a50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014a1e:	68fb      	ldr	r3, [r7, #12]
 8014a20:	681a      	ldr	r2, [r3, #0]
 8014a22:	4b15      	ldr	r3, [pc, #84]	; (8014a78 <prvInsertBlockIntoFreeList+0xb0>)
 8014a24:	681b      	ldr	r3, [r3, #0]
 8014a26:	429a      	cmp	r2, r3
 8014a28:	d00d      	beq.n	8014a46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014a2a:	687b      	ldr	r3, [r7, #4]
 8014a2c:	685a      	ldr	r2, [r3, #4]
 8014a2e:	68fb      	ldr	r3, [r7, #12]
 8014a30:	681b      	ldr	r3, [r3, #0]
 8014a32:	685b      	ldr	r3, [r3, #4]
 8014a34:	441a      	add	r2, r3
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014a3a:	68fb      	ldr	r3, [r7, #12]
 8014a3c:	681b      	ldr	r3, [r3, #0]
 8014a3e:	681a      	ldr	r2, [r3, #0]
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	601a      	str	r2, [r3, #0]
 8014a44:	e008      	b.n	8014a58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014a46:	4b0c      	ldr	r3, [pc, #48]	; (8014a78 <prvInsertBlockIntoFreeList+0xb0>)
 8014a48:	681a      	ldr	r2, [r3, #0]
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	601a      	str	r2, [r3, #0]
 8014a4e:	e003      	b.n	8014a58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014a50:	68fb      	ldr	r3, [r7, #12]
 8014a52:	681a      	ldr	r2, [r3, #0]
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014a58:	68fa      	ldr	r2, [r7, #12]
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	429a      	cmp	r2, r3
 8014a5e:	d002      	beq.n	8014a66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014a60:	68fb      	ldr	r3, [r7, #12]
 8014a62:	687a      	ldr	r2, [r7, #4]
 8014a64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014a66:	bf00      	nop
 8014a68:	3714      	adds	r7, #20
 8014a6a:	46bd      	mov	sp, r7
 8014a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a70:	4770      	bx	lr
 8014a72:	bf00      	nop
 8014a74:	20008ea0 	.word	0x20008ea0
 8014a78:	20008ea8 	.word	0x20008ea8

08014a7c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8014a7c:	b580      	push	{r7, lr}
 8014a7e:	b084      	sub	sp, #16
 8014a80:	af00      	add	r7, sp, #0
 8014a82:	6078      	str	r0, [r7, #4]
 8014a84:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8014a86:	f008 ffcd 	bl	801da24 <sys_timeouts_sleeptime>
 8014a8a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8014a8c:	68fb      	ldr	r3, [r7, #12]
 8014a8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014a92:	d10b      	bne.n	8014aac <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8014a94:	4813      	ldr	r0, [pc, #76]	; (8014ae4 <tcpip_timeouts_mbox_fetch+0x68>)
 8014a96:	f00b fd36 	bl	8020506 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8014a9a:	2200      	movs	r2, #0
 8014a9c:	6839      	ldr	r1, [r7, #0]
 8014a9e:	6878      	ldr	r0, [r7, #4]
 8014aa0:	f00b fca8 	bl	80203f4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8014aa4:	480f      	ldr	r0, [pc, #60]	; (8014ae4 <tcpip_timeouts_mbox_fetch+0x68>)
 8014aa6:	f00b fd1f 	bl	80204e8 <sys_mutex_lock>
    return;
 8014aaa:	e018      	b.n	8014ade <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8014aac:	68fb      	ldr	r3, [r7, #12]
 8014aae:	2b00      	cmp	r3, #0
 8014ab0:	d102      	bne.n	8014ab8 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8014ab2:	f008 ff7d 	bl	801d9b0 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8014ab6:	e7e6      	b.n	8014a86 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8014ab8:	480a      	ldr	r0, [pc, #40]	; (8014ae4 <tcpip_timeouts_mbox_fetch+0x68>)
 8014aba:	f00b fd24 	bl	8020506 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8014abe:	68fa      	ldr	r2, [r7, #12]
 8014ac0:	6839      	ldr	r1, [r7, #0]
 8014ac2:	6878      	ldr	r0, [r7, #4]
 8014ac4:	f00b fc96 	bl	80203f4 <sys_arch_mbox_fetch>
 8014ac8:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8014aca:	4806      	ldr	r0, [pc, #24]	; (8014ae4 <tcpip_timeouts_mbox_fetch+0x68>)
 8014acc:	f00b fd0c 	bl	80204e8 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8014ad0:	68bb      	ldr	r3, [r7, #8]
 8014ad2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014ad6:	d102      	bne.n	8014ade <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8014ad8:	f008 ff6a 	bl	801d9b0 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8014adc:	e7d3      	b.n	8014a86 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8014ade:	3710      	adds	r7, #16
 8014ae0:	46bd      	mov	sp, r7
 8014ae2:	bd80      	pop	{r7, pc}
 8014ae4:	2001c818 	.word	0x2001c818

08014ae8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8014ae8:	b580      	push	{r7, lr}
 8014aea:	b084      	sub	sp, #16
 8014aec:	af00      	add	r7, sp, #0
 8014aee:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8014af0:	4810      	ldr	r0, [pc, #64]	; (8014b34 <tcpip_thread+0x4c>)
 8014af2:	f00b fcf9 	bl	80204e8 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8014af6:	4b10      	ldr	r3, [pc, #64]	; (8014b38 <tcpip_thread+0x50>)
 8014af8:	681b      	ldr	r3, [r3, #0]
 8014afa:	2b00      	cmp	r3, #0
 8014afc:	d005      	beq.n	8014b0a <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8014afe:	4b0e      	ldr	r3, [pc, #56]	; (8014b38 <tcpip_thread+0x50>)
 8014b00:	681b      	ldr	r3, [r3, #0]
 8014b02:	4a0e      	ldr	r2, [pc, #56]	; (8014b3c <tcpip_thread+0x54>)
 8014b04:	6812      	ldr	r2, [r2, #0]
 8014b06:	4610      	mov	r0, r2
 8014b08:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8014b0a:	f107 030c 	add.w	r3, r7, #12
 8014b0e:	4619      	mov	r1, r3
 8014b10:	480b      	ldr	r0, [pc, #44]	; (8014b40 <tcpip_thread+0x58>)
 8014b12:	f7ff ffb3 	bl	8014a7c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8014b16:	68fb      	ldr	r3, [r7, #12]
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d106      	bne.n	8014b2a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8014b1c:	4b09      	ldr	r3, [pc, #36]	; (8014b44 <tcpip_thread+0x5c>)
 8014b1e:	2291      	movs	r2, #145	; 0x91
 8014b20:	4909      	ldr	r1, [pc, #36]	; (8014b48 <tcpip_thread+0x60>)
 8014b22:	480a      	ldr	r0, [pc, #40]	; (8014b4c <tcpip_thread+0x64>)
 8014b24:	f00b fd86 	bl	8020634 <iprintf>
      continue;
 8014b28:	e003      	b.n	8014b32 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8014b2a:	68fb      	ldr	r3, [r7, #12]
 8014b2c:	4618      	mov	r0, r3
 8014b2e:	f000 f80f 	bl	8014b50 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8014b32:	e7ea      	b.n	8014b0a <tcpip_thread+0x22>
 8014b34:	2001c818 	.word	0x2001c818
 8014b38:	20008eb8 	.word	0x20008eb8
 8014b3c:	20008ebc 	.word	0x20008ebc
 8014b40:	20008ec0 	.word	0x20008ec0
 8014b44:	08021a78 	.word	0x08021a78
 8014b48:	08021aa8 	.word	0x08021aa8
 8014b4c:	08021ac8 	.word	0x08021ac8

08014b50 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8014b50:	b580      	push	{r7, lr}
 8014b52:	b082      	sub	sp, #8
 8014b54:	af00      	add	r7, sp, #0
 8014b56:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	781b      	ldrb	r3, [r3, #0]
 8014b5c:	2b01      	cmp	r3, #1
 8014b5e:	d018      	beq.n	8014b92 <tcpip_thread_handle_msg+0x42>
 8014b60:	2b02      	cmp	r3, #2
 8014b62:	d021      	beq.n	8014ba8 <tcpip_thread_handle_msg+0x58>
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	d126      	bne.n	8014bb6 <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	68db      	ldr	r3, [r3, #12]
 8014b6c:	687a      	ldr	r2, [r7, #4]
 8014b6e:	6850      	ldr	r0, [r2, #4]
 8014b70:	687a      	ldr	r2, [r7, #4]
 8014b72:	6892      	ldr	r2, [r2, #8]
 8014b74:	4611      	mov	r1, r2
 8014b76:	4798      	blx	r3
 8014b78:	4603      	mov	r3, r0
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d004      	beq.n	8014b88 <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	685b      	ldr	r3, [r3, #4]
 8014b82:	4618      	mov	r0, r3
 8014b84:	f002 fb10 	bl	80171a8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8014b88:	6879      	ldr	r1, [r7, #4]
 8014b8a:	2009      	movs	r0, #9
 8014b8c:	f001 fc6c 	bl	8016468 <memp_free>
      break;
 8014b90:	e018      	b.n	8014bc4 <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	685b      	ldr	r3, [r3, #4]
 8014b96:	687a      	ldr	r2, [r7, #4]
 8014b98:	6892      	ldr	r2, [r2, #8]
 8014b9a:	4610      	mov	r0, r2
 8014b9c:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8014b9e:	6879      	ldr	r1, [r7, #4]
 8014ba0:	2008      	movs	r0, #8
 8014ba2:	f001 fc61 	bl	8016468 <memp_free>
      break;
 8014ba6:	e00d      	b.n	8014bc4 <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	685b      	ldr	r3, [r3, #4]
 8014bac:	687a      	ldr	r2, [r7, #4]
 8014bae:	6892      	ldr	r2, [r2, #8]
 8014bb0:	4610      	mov	r0, r2
 8014bb2:	4798      	blx	r3
      break;
 8014bb4:	e006      	b.n	8014bc4 <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8014bb6:	4b05      	ldr	r3, [pc, #20]	; (8014bcc <tcpip_thread_handle_msg+0x7c>)
 8014bb8:	22cf      	movs	r2, #207	; 0xcf
 8014bba:	4905      	ldr	r1, [pc, #20]	; (8014bd0 <tcpip_thread_handle_msg+0x80>)
 8014bbc:	4805      	ldr	r0, [pc, #20]	; (8014bd4 <tcpip_thread_handle_msg+0x84>)
 8014bbe:	f00b fd39 	bl	8020634 <iprintf>
      break;
 8014bc2:	bf00      	nop
  }
}
 8014bc4:	bf00      	nop
 8014bc6:	3708      	adds	r7, #8
 8014bc8:	46bd      	mov	sp, r7
 8014bca:	bd80      	pop	{r7, pc}
 8014bcc:	08021a78 	.word	0x08021a78
 8014bd0:	08021aa8 	.word	0x08021aa8
 8014bd4:	08021ac8 	.word	0x08021ac8

08014bd8 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8014bd8:	b580      	push	{r7, lr}
 8014bda:	b086      	sub	sp, #24
 8014bdc:	af00      	add	r7, sp, #0
 8014bde:	60f8      	str	r0, [r7, #12]
 8014be0:	60b9      	str	r1, [r7, #8]
 8014be2:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8014be4:	481a      	ldr	r0, [pc, #104]	; (8014c50 <tcpip_inpkt+0x78>)
 8014be6:	f00b fc44 	bl	8020472 <sys_mbox_valid>
 8014bea:	4603      	mov	r3, r0
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d105      	bne.n	8014bfc <tcpip_inpkt+0x24>
 8014bf0:	4b18      	ldr	r3, [pc, #96]	; (8014c54 <tcpip_inpkt+0x7c>)
 8014bf2:	22fc      	movs	r2, #252	; 0xfc
 8014bf4:	4918      	ldr	r1, [pc, #96]	; (8014c58 <tcpip_inpkt+0x80>)
 8014bf6:	4819      	ldr	r0, [pc, #100]	; (8014c5c <tcpip_inpkt+0x84>)
 8014bf8:	f00b fd1c 	bl	8020634 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8014bfc:	2009      	movs	r0, #9
 8014bfe:	f001 fbe1 	bl	80163c4 <memp_malloc>
 8014c02:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8014c04:	697b      	ldr	r3, [r7, #20]
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d102      	bne.n	8014c10 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8014c0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014c0e:	e01a      	b.n	8014c46 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8014c10:	697b      	ldr	r3, [r7, #20]
 8014c12:	2200      	movs	r2, #0
 8014c14:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8014c16:	697b      	ldr	r3, [r7, #20]
 8014c18:	68fa      	ldr	r2, [r7, #12]
 8014c1a:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8014c1c:	697b      	ldr	r3, [r7, #20]
 8014c1e:	68ba      	ldr	r2, [r7, #8]
 8014c20:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8014c22:	697b      	ldr	r3, [r7, #20]
 8014c24:	687a      	ldr	r2, [r7, #4]
 8014c26:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8014c28:	6979      	ldr	r1, [r7, #20]
 8014c2a:	4809      	ldr	r0, [pc, #36]	; (8014c50 <tcpip_inpkt+0x78>)
 8014c2c:	f00b fbc8 	bl	80203c0 <sys_mbox_trypost>
 8014c30:	4603      	mov	r3, r0
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	d006      	beq.n	8014c44 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8014c36:	6979      	ldr	r1, [r7, #20]
 8014c38:	2009      	movs	r0, #9
 8014c3a:	f001 fc15 	bl	8016468 <memp_free>
    return ERR_MEM;
 8014c3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014c42:	e000      	b.n	8014c46 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8014c44:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8014c46:	4618      	mov	r0, r3
 8014c48:	3718      	adds	r7, #24
 8014c4a:	46bd      	mov	sp, r7
 8014c4c:	bd80      	pop	{r7, pc}
 8014c4e:	bf00      	nop
 8014c50:	20008ec0 	.word	0x20008ec0
 8014c54:	08021a78 	.word	0x08021a78
 8014c58:	08021af0 	.word	0x08021af0
 8014c5c:	08021ac8 	.word	0x08021ac8

08014c60 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8014c60:	b580      	push	{r7, lr}
 8014c62:	b082      	sub	sp, #8
 8014c64:	af00      	add	r7, sp, #0
 8014c66:	6078      	str	r0, [r7, #4]
 8014c68:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8014c6a:	683b      	ldr	r3, [r7, #0]
 8014c6c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014c70:	f003 0318 	and.w	r3, r3, #24
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	d006      	beq.n	8014c86 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8014c78:	4a08      	ldr	r2, [pc, #32]	; (8014c9c <tcpip_input+0x3c>)
 8014c7a:	6839      	ldr	r1, [r7, #0]
 8014c7c:	6878      	ldr	r0, [r7, #4]
 8014c7e:	f7ff ffab 	bl	8014bd8 <tcpip_inpkt>
 8014c82:	4603      	mov	r3, r0
 8014c84:	e005      	b.n	8014c92 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8014c86:	4a06      	ldr	r2, [pc, #24]	; (8014ca0 <tcpip_input+0x40>)
 8014c88:	6839      	ldr	r1, [r7, #0]
 8014c8a:	6878      	ldr	r0, [r7, #4]
 8014c8c:	f7ff ffa4 	bl	8014bd8 <tcpip_inpkt>
 8014c90:	4603      	mov	r3, r0
}
 8014c92:	4618      	mov	r0, r3
 8014c94:	3708      	adds	r7, #8
 8014c96:	46bd      	mov	sp, r7
 8014c98:	bd80      	pop	{r7, pc}
 8014c9a:	bf00      	nop
 8014c9c:	080201d1 	.word	0x080201d1
 8014ca0:	0801f0f1 	.word	0x0801f0f1

08014ca4 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8014ca4:	b580      	push	{r7, lr}
 8014ca6:	b084      	sub	sp, #16
 8014ca8:	af00      	add	r7, sp, #0
 8014caa:	6078      	str	r0, [r7, #4]
 8014cac:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8014cae:	4819      	ldr	r0, [pc, #100]	; (8014d14 <tcpip_try_callback+0x70>)
 8014cb0:	f00b fbdf 	bl	8020472 <sys_mbox_valid>
 8014cb4:	4603      	mov	r3, r0
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d106      	bne.n	8014cc8 <tcpip_try_callback+0x24>
 8014cba:	4b17      	ldr	r3, [pc, #92]	; (8014d18 <tcpip_try_callback+0x74>)
 8014cbc:	f240 125d 	movw	r2, #349	; 0x15d
 8014cc0:	4916      	ldr	r1, [pc, #88]	; (8014d1c <tcpip_try_callback+0x78>)
 8014cc2:	4817      	ldr	r0, [pc, #92]	; (8014d20 <tcpip_try_callback+0x7c>)
 8014cc4:	f00b fcb6 	bl	8020634 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8014cc8:	2008      	movs	r0, #8
 8014cca:	f001 fb7b 	bl	80163c4 <memp_malloc>
 8014cce:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8014cd0:	68fb      	ldr	r3, [r7, #12]
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	d102      	bne.n	8014cdc <tcpip_try_callback+0x38>
    return ERR_MEM;
 8014cd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014cda:	e017      	b.n	8014d0c <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8014cdc:	68fb      	ldr	r3, [r7, #12]
 8014cde:	2201      	movs	r2, #1
 8014ce0:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8014ce2:	68fb      	ldr	r3, [r7, #12]
 8014ce4:	687a      	ldr	r2, [r7, #4]
 8014ce6:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8014ce8:	68fb      	ldr	r3, [r7, #12]
 8014cea:	683a      	ldr	r2, [r7, #0]
 8014cec:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8014cee:	68f9      	ldr	r1, [r7, #12]
 8014cf0:	4808      	ldr	r0, [pc, #32]	; (8014d14 <tcpip_try_callback+0x70>)
 8014cf2:	f00b fb65 	bl	80203c0 <sys_mbox_trypost>
 8014cf6:	4603      	mov	r3, r0
 8014cf8:	2b00      	cmp	r3, #0
 8014cfa:	d006      	beq.n	8014d0a <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8014cfc:	68f9      	ldr	r1, [r7, #12]
 8014cfe:	2008      	movs	r0, #8
 8014d00:	f001 fbb2 	bl	8016468 <memp_free>
    return ERR_MEM;
 8014d04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014d08:	e000      	b.n	8014d0c <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8014d0a:	2300      	movs	r3, #0
}
 8014d0c:	4618      	mov	r0, r3
 8014d0e:	3710      	adds	r7, #16
 8014d10:	46bd      	mov	sp, r7
 8014d12:	bd80      	pop	{r7, pc}
 8014d14:	20008ec0 	.word	0x20008ec0
 8014d18:	08021a78 	.word	0x08021a78
 8014d1c:	08021af0 	.word	0x08021af0
 8014d20:	08021ac8 	.word	0x08021ac8

08014d24 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8014d24:	b580      	push	{r7, lr}
 8014d26:	b084      	sub	sp, #16
 8014d28:	af02      	add	r7, sp, #8
 8014d2a:	6078      	str	r0, [r7, #4]
 8014d2c:	6039      	str	r1, [r7, #0]
  lwip_init();
 8014d2e:	f000 fec1 	bl	8015ab4 <lwip_init>

  tcpip_init_done = initfunc;
 8014d32:	4a17      	ldr	r2, [pc, #92]	; (8014d90 <tcpip_init+0x6c>)
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8014d38:	4a16      	ldr	r2, [pc, #88]	; (8014d94 <tcpip_init+0x70>)
 8014d3a:	683b      	ldr	r3, [r7, #0]
 8014d3c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8014d3e:	2106      	movs	r1, #6
 8014d40:	4815      	ldr	r0, [pc, #84]	; (8014d98 <tcpip_init+0x74>)
 8014d42:	f00b fb1b 	bl	802037c <sys_mbox_new>
 8014d46:	4603      	mov	r3, r0
 8014d48:	2b00      	cmp	r3, #0
 8014d4a:	d006      	beq.n	8014d5a <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8014d4c:	4b13      	ldr	r3, [pc, #76]	; (8014d9c <tcpip_init+0x78>)
 8014d4e:	f240 2261 	movw	r2, #609	; 0x261
 8014d52:	4913      	ldr	r1, [pc, #76]	; (8014da0 <tcpip_init+0x7c>)
 8014d54:	4813      	ldr	r0, [pc, #76]	; (8014da4 <tcpip_init+0x80>)
 8014d56:	f00b fc6d 	bl	8020634 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8014d5a:	4813      	ldr	r0, [pc, #76]	; (8014da8 <tcpip_init+0x84>)
 8014d5c:	f00b fba8 	bl	80204b0 <sys_mutex_new>
 8014d60:	4603      	mov	r3, r0
 8014d62:	2b00      	cmp	r3, #0
 8014d64:	d006      	beq.n	8014d74 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8014d66:	4b0d      	ldr	r3, [pc, #52]	; (8014d9c <tcpip_init+0x78>)
 8014d68:	f240 2265 	movw	r2, #613	; 0x265
 8014d6c:	490f      	ldr	r1, [pc, #60]	; (8014dac <tcpip_init+0x88>)
 8014d6e:	480d      	ldr	r0, [pc, #52]	; (8014da4 <tcpip_init+0x80>)
 8014d70:	f00b fc60 	bl	8020634 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8014d74:	2300      	movs	r3, #0
 8014d76:	9300      	str	r3, [sp, #0]
 8014d78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014d7c:	2200      	movs	r2, #0
 8014d7e:	490c      	ldr	r1, [pc, #48]	; (8014db0 <tcpip_init+0x8c>)
 8014d80:	480c      	ldr	r0, [pc, #48]	; (8014db4 <tcpip_init+0x90>)
 8014d82:	f00b fbcd 	bl	8020520 <sys_thread_new>
}
 8014d86:	bf00      	nop
 8014d88:	3708      	adds	r7, #8
 8014d8a:	46bd      	mov	sp, r7
 8014d8c:	bd80      	pop	{r7, pc}
 8014d8e:	bf00      	nop
 8014d90:	20008eb8 	.word	0x20008eb8
 8014d94:	20008ebc 	.word	0x20008ebc
 8014d98:	20008ec0 	.word	0x20008ec0
 8014d9c:	08021a78 	.word	0x08021a78
 8014da0:	08021b00 	.word	0x08021b00
 8014da4:	08021ac8 	.word	0x08021ac8
 8014da8:	2001c818 	.word	0x2001c818
 8014dac:	08021b24 	.word	0x08021b24
 8014db0:	08014ae9 	.word	0x08014ae9
 8014db4:	08021b48 	.word	0x08021b48

08014db8 <fs_open>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */

/*-----------------------------------------------------------------------------------*/
err_t
fs_open(struct fs_file *file, const char *name)
{
 8014db8:	b580      	push	{r7, lr}
 8014dba:	b084      	sub	sp, #16
 8014dbc:	af00      	add	r7, sp, #0
 8014dbe:	6078      	str	r0, [r7, #4]
 8014dc0:	6039      	str	r1, [r7, #0]
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	d002      	beq.n	8014dce <fs_open+0x16>
 8014dc8:	683b      	ldr	r3, [r7, #0]
 8014dca:	2b00      	cmp	r3, #0
 8014dcc:	d102      	bne.n	8014dd4 <fs_open+0x1c>
    return ERR_ARG;
 8014dce:	f06f 030f 	mvn.w	r3, #15
 8014dd2:	e028      	b.n	8014e26 <fs_open+0x6e>
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 8014dd4:	4b16      	ldr	r3, [pc, #88]	; (8014e30 <fs_open+0x78>)
 8014dd6:	60fb      	str	r3, [r7, #12]
 8014dd8:	e020      	b.n	8014e1c <fs_open+0x64>
    if (!strcmp(name, (const char *)f->name)) {
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	685b      	ldr	r3, [r3, #4]
 8014dde:	4619      	mov	r1, r3
 8014de0:	6838      	ldr	r0, [r7, #0]
 8014de2:	f7f3 fa2d 	bl	8008240 <strcmp>
 8014de6:	4603      	mov	r3, r0
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d114      	bne.n	8014e16 <fs_open+0x5e>
      file->data = (const char *)f->data;
 8014dec:	68fb      	ldr	r3, [r7, #12]
 8014dee:	689a      	ldr	r2, [r3, #8]
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	601a      	str	r2, [r3, #0]
      file->len = f->len;
 8014df4:	68fb      	ldr	r3, [r7, #12]
 8014df6:	68da      	ldr	r2, [r3, #12]
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	605a      	str	r2, [r3, #4]
      file->index = f->len;
 8014dfc:	68fb      	ldr	r3, [r7, #12]
 8014dfe:	68da      	ldr	r2, [r3, #12]
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	609a      	str	r2, [r3, #8]
      file->pextension = NULL;
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	2200      	movs	r2, #0
 8014e08:	60da      	str	r2, [r3, #12]
      file->flags = f->flags;
 8014e0a:	68fb      	ldr	r3, [r7, #12]
 8014e0c:	7c1a      	ldrb	r2, [r3, #16]
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	741a      	strb	r2, [r3, #16]
      file->chksum = f->chksum;
#endif /* HTTPD_PRECALCULATED_CHECKSUM */
#if LWIP_HTTPD_FILE_STATE
      file->state = fs_state_init(file, name);
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
 8014e12:	2300      	movs	r3, #0
 8014e14:	e007      	b.n	8014e26 <fs_open+0x6e>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 8014e16:	68fb      	ldr	r3, [r7, #12]
 8014e18:	681b      	ldr	r3, [r3, #0]
 8014e1a:	60fb      	str	r3, [r7, #12]
 8014e1c:	68fb      	ldr	r3, [r7, #12]
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d1db      	bne.n	8014dda <fs_open+0x22>
    }
  }
  /* file not found */
  return ERR_VAL;
 8014e22:	f06f 0305 	mvn.w	r3, #5
}
 8014e26:	4618      	mov	r0, r3
 8014e28:	3710      	adds	r7, #16
 8014e2a:	46bd      	mov	sp, r7
 8014e2c:	bd80      	pop	{r7, pc}
 8014e2e:	bf00      	nop
 8014e30:	08035244 	.word	0x08035244

08014e34 <fs_close>:

/*-----------------------------------------------------------------------------------*/
void
fs_close(struct fs_file *file)
{
 8014e34:	b480      	push	{r7}
 8014e36:	b083      	sub	sp, #12
 8014e38:	af00      	add	r7, sp, #0
 8014e3a:	6078      	str	r0, [r7, #4]
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 8014e3c:	bf00      	nop
 8014e3e:	370c      	adds	r7, #12
 8014e40:	46bd      	mov	sp, r7
 8014e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e46:	4770      	bx	lr

08014e48 <fs_bytes_left>:
}
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
 8014e48:	b480      	push	{r7}
 8014e4a:	b083      	sub	sp, #12
 8014e4c:	af00      	add	r7, sp, #0
 8014e4e:	6078      	str	r0, [r7, #4]
  return file->len - file->index;
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	685a      	ldr	r2, [r3, #4]
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	689b      	ldr	r3, [r3, #8]
 8014e58:	1ad3      	subs	r3, r2, r3
}
 8014e5a:	4618      	mov	r0, r3
 8014e5c:	370c      	adds	r7, #12
 8014e5e:	46bd      	mov	sp, r7
 8014e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e64:	4770      	bx	lr

08014e66 <http_state_init>:

/** Initialize a struct http_state.
 */
static void
http_state_init(struct http_state *hs)
{
 8014e66:	b580      	push	{r7, lr}
 8014e68:	b082      	sub	sp, #8
 8014e6a:	af00      	add	r7, sp, #0
 8014e6c:	6078      	str	r0, [r7, #4]
  /* Initialize the structure. */
  memset(hs, 0, sizeof(struct http_state));
 8014e6e:	222c      	movs	r2, #44	; 0x2c
 8014e70:	2100      	movs	r1, #0
 8014e72:	6878      	ldr	r0, [r7, #4]
 8014e74:	f00b fbd6 	bl	8020624 <memset>
#if LWIP_HTTPD_DYNAMIC_HEADERS
  /* Indicate that the headers are not yet valid */
  hs->hdr_index = NUM_FILE_HDR_STRINGS;
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */
}
 8014e78:	bf00      	nop
 8014e7a:	3708      	adds	r7, #8
 8014e7c:	46bd      	mov	sp, r7
 8014e7e:	bd80      	pop	{r7, pc}

08014e80 <http_state_alloc>:

/** Allocate a struct http_state. */
static struct http_state *
http_state_alloc(void)
{
 8014e80:	b580      	push	{r7, lr}
 8014e82:	b082      	sub	sp, #8
 8014e84:	af00      	add	r7, sp, #0
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 8014e86:	202c      	movs	r0, #44	; 0x2c
 8014e88:	f001 f91a 	bl	80160c0 <mem_malloc>
 8014e8c:	6078      	str	r0, [r7, #4]
  if (ret == NULL) {
    http_kill_oldest_connection(0);
    ret = HTTP_ALLOC_HTTP_STATE();
  }
#endif /* LWIP_HTTPD_KILL_OLD_ON_CONNECTIONS_EXCEEDED */
  if (ret != NULL) {
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	d002      	beq.n	8014e9a <http_state_alloc+0x1a>
    http_state_init(ret);
 8014e94:	6878      	ldr	r0, [r7, #4]
 8014e96:	f7ff ffe6 	bl	8014e66 <http_state_init>
    http_add_connection(ret);
  }
  return ret;
 8014e9a:	687b      	ldr	r3, [r7, #4]
}
 8014e9c:	4618      	mov	r0, r3
 8014e9e:	3708      	adds	r7, #8
 8014ea0:	46bd      	mov	sp, r7
 8014ea2:	bd80      	pop	{r7, pc}

08014ea4 <http_state_eof>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_eof(struct http_state *hs)
{
 8014ea4:	b580      	push	{r7, lr}
 8014ea6:	b082      	sub	sp, #8
 8014ea8:	af00      	add	r7, sp, #0
 8014eaa:	6078      	str	r0, [r7, #4]
  if (hs->handle) {
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	695b      	ldr	r3, [r3, #20]
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d007      	beq.n	8014ec4 <http_state_eof+0x20>
    u32_t ms_needed = sys_now() - hs->time_started;
    u32_t needed = LWIP_MAX(1, (ms_needed / 100));
    LWIP_DEBUGF(HTTPD_DEBUG_TIMING, ("httpd: needed %"U32_F" ms to send file of %d bytes -> %"U32_F" bytes/sec\n",
                                     ms_needed, hs->handle->len, ((((u32_t)hs->handle->len) * 10) / needed)));
#endif /* LWIP_HTTPD_TIMING */
    fs_close(hs->handle);
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	695b      	ldr	r3, [r3, #20]
 8014eb8:	4618      	mov	r0, r3
 8014eba:	f7ff ffbb 	bl	8014e34 <fs_close>
    hs->handle = NULL;
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	2200      	movs	r2, #0
 8014ec2:	615a      	str	r2, [r3, #20]
    http_ssi_state_free(hs->ssi);
    hs->ssi = NULL;
  }
#endif /* LWIP_HTTPD_SSI */
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  if (hs->req) {
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	6a1b      	ldr	r3, [r3, #32]
 8014ec8:	2b00      	cmp	r3, #0
 8014eca:	d007      	beq.n	8014edc <http_state_eof+0x38>
    pbuf_free(hs->req);
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	6a1b      	ldr	r3, [r3, #32]
 8014ed0:	4618      	mov	r0, r3
 8014ed2:	f002 f969 	bl	80171a8 <pbuf_free>
    hs->req = NULL;
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	2200      	movs	r2, #0
 8014eda:	621a      	str	r2, [r3, #32]
  }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
}
 8014edc:	bf00      	nop
 8014ede:	3708      	adds	r7, #8
 8014ee0:	46bd      	mov	sp, r7
 8014ee2:	bd80      	pop	{r7, pc}

08014ee4 <http_state_free>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_free(struct http_state *hs)
{
 8014ee4:	b580      	push	{r7, lr}
 8014ee6:	b082      	sub	sp, #8
 8014ee8:	af00      	add	r7, sp, #0
 8014eea:	6078      	str	r0, [r7, #4]
  if (hs != NULL) {
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d005      	beq.n	8014efe <http_state_free+0x1a>
    http_state_eof(hs);
 8014ef2:	6878      	ldr	r0, [r7, #4]
 8014ef4:	f7ff ffd6 	bl	8014ea4 <http_state_eof>
    http_remove_connection(hs);
    HTTP_FREE_HTTP_STATE(hs);
 8014ef8:	6878      	ldr	r0, [r7, #4]
 8014efa:	f000 ff47 	bl	8015d8c <mem_free>
  }
}
 8014efe:	bf00      	nop
 8014f00:	3708      	adds	r7, #8
 8014f02:	46bd      	mov	sp, r7
 8014f04:	bd80      	pop	{r7, pc}
	...

08014f08 <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 8014f08:	b580      	push	{r7, lr}
 8014f0a:	b086      	sub	sp, #24
 8014f0c:	af00      	add	r7, sp, #0
 8014f0e:	60f8      	str	r0, [r7, #12]
 8014f10:	60b9      	str	r1, [r7, #8]
 8014f12:	607a      	str	r2, [r7, #4]
 8014f14:	70fb      	strb	r3, [r7, #3]
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
 8014f16:	687b      	ldr	r3, [r7, #4]
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	d106      	bne.n	8014f2a <http_write+0x22>
 8014f1c:	4b2c      	ldr	r3, [pc, #176]	; (8014fd0 <http_write+0xc8>)
 8014f1e:	f240 2219 	movw	r2, #537	; 0x219
 8014f22:	492c      	ldr	r1, [pc, #176]	; (8014fd4 <http_write+0xcc>)
 8014f24:	482c      	ldr	r0, [pc, #176]	; (8014fd8 <http_write+0xd0>)
 8014f26:	f00b fb85 	bl	8020634 <iprintf>
  len = *length;
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	881b      	ldrh	r3, [r3, #0]
 8014f2e:	82fb      	strh	r3, [r7, #22]
  if (len == 0) {
 8014f30:	8afb      	ldrh	r3, [r7, #22]
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	d101      	bne.n	8014f3a <http_write+0x32>
    return ERR_OK;
 8014f36:	2300      	movs	r3, #0
 8014f38:	e045      	b.n	8014fc6 <http_write+0xbe>
  }
  /* We cannot send more data than space available in the send buffer. */
  max_len = altcp_sndbuf(pcb);
 8014f3a:	68fb      	ldr	r3, [r7, #12]
 8014f3c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8014f40:	82bb      	strh	r3, [r7, #20]
  if (max_len < len) {
 8014f42:	8aba      	ldrh	r2, [r7, #20]
 8014f44:	8afb      	ldrh	r3, [r7, #22]
 8014f46:	429a      	cmp	r2, r3
 8014f48:	d201      	bcs.n	8014f4e <http_write+0x46>
    len = max_len;
 8014f4a:	8abb      	ldrh	r3, [r7, #20]
 8014f4c:	82fb      	strh	r3, [r7, #22]
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 8014f4e:	68fb      	ldr	r3, [r7, #12]
 8014f50:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014f52:	005b      	lsls	r3, r3, #1
 8014f54:	82bb      	strh	r3, [r7, #20]
  if (len > max_len) {
 8014f56:	8afa      	ldrh	r2, [r7, #22]
 8014f58:	8abb      	ldrh	r3, [r7, #20]
 8014f5a:	429a      	cmp	r2, r3
 8014f5c:	d901      	bls.n	8014f62 <http_write+0x5a>
    len = max_len;
 8014f5e:	8abb      	ldrh	r3, [r7, #20]
 8014f60:	82fb      	strh	r3, [r7, #22]
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 8014f62:	78fb      	ldrb	r3, [r7, #3]
 8014f64:	8afa      	ldrh	r2, [r7, #22]
 8014f66:	68b9      	ldr	r1, [r7, #8]
 8014f68:	68f8      	ldr	r0, [r7, #12]
 8014f6a:	f006 fea7 	bl	801bcbc <tcp_write>
 8014f6e:	4603      	mov	r3, r0
 8014f70:	74fb      	strb	r3, [r7, #19]
    if (err == ERR_MEM) {
 8014f72:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014f76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014f7a:	d10f      	bne.n	8014f9c <http_write+0x94>
      if ((altcp_sndbuf(pcb) == 0) ||
 8014f7c:	68fb      	ldr	r3, [r7, #12]
 8014f7e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	d004      	beq.n	8014f90 <http_write+0x88>
          (altcp_sndqueuelen(pcb) >= TCP_SND_QUEUELEN)) {
 8014f86:	68fb      	ldr	r3, [r7, #12]
 8014f88:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      if ((altcp_sndbuf(pcb) == 0) ||
 8014f8c:	2b08      	cmp	r3, #8
 8014f8e:	d902      	bls.n	8014f96 <http_write+0x8e>
        /* no need to try smaller sizes */
        len = 1;
 8014f90:	2301      	movs	r3, #1
 8014f92:	82fb      	strh	r3, [r7, #22]
 8014f94:	e002      	b.n	8014f9c <http_write+0x94>
      } else {
        len /= 2;
 8014f96:	8afb      	ldrh	r3, [r7, #22]
 8014f98:	085b      	lsrs	r3, r3, #1
 8014f9a:	82fb      	strh	r3, [r7, #22]
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));
 8014f9c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014fa0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014fa4:	d102      	bne.n	8014fac <http_write+0xa4>
 8014fa6:	8afb      	ldrh	r3, [r7, #22]
 8014fa8:	2b01      	cmp	r3, #1
 8014faa:	d8da      	bhi.n	8014f62 <http_write+0x5a>

  if (err == ERR_OK) {
 8014fac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014fb0:	2b00      	cmp	r3, #0
 8014fb2:	d103      	bne.n	8014fbc <http_write+0xb4>
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Sent %d bytes\n", len));
    *length = len;
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	8afa      	ldrh	r2, [r7, #22]
 8014fb8:	801a      	strh	r2, [r3, #0]
 8014fba:	e002      	b.n	8014fc2 <http_write+0xba>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
    *length = 0;
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	2200      	movs	r2, #0
 8014fc0:	801a      	strh	r2, [r3, #0]
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
#endif

  return err;
 8014fc2:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8014fc6:	4618      	mov	r0, r3
 8014fc8:	3718      	adds	r7, #24
 8014fca:	46bd      	mov	sp, r7
 8014fcc:	bd80      	pop	{r7, pc}
 8014fce:	bf00      	nop
 8014fd0:	08021b98 	.word	0x08021b98
 8014fd4:	08021bd0 	.word	0x08021bd0
 8014fd8:	08021be0 	.word	0x08021be0

08014fdc <http_close_or_abort_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
{
 8014fdc:	b580      	push	{r7, lr}
 8014fde:	b086      	sub	sp, #24
 8014fe0:	af00      	add	r7, sp, #0
 8014fe2:	60f8      	str	r0, [r7, #12]
 8014fe4:	60b9      	str	r1, [r7, #8]
 8014fe6:	4613      	mov	r3, r2
 8014fe8:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_POST*/


  altcp_arg(pcb, NULL);
 8014fea:	2100      	movs	r1, #0
 8014fec:	68f8      	ldr	r0, [r7, #12]
 8014fee:	f003 ff29 	bl	8018e44 <tcp_arg>
  altcp_recv(pcb, NULL);
 8014ff2:	2100      	movs	r1, #0
 8014ff4:	68f8      	ldr	r0, [r7, #12]
 8014ff6:	f003 ff37 	bl	8018e68 <tcp_recv>
  altcp_err(pcb, NULL);
 8014ffa:	2100      	movs	r1, #0
 8014ffc:	68f8      	ldr	r0, [r7, #12]
 8014ffe:	f003 ff77 	bl	8018ef0 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 8015002:	2200      	movs	r2, #0
 8015004:	2100      	movs	r1, #0
 8015006:	68f8      	ldr	r0, [r7, #12]
 8015008:	f003 ffac 	bl	8018f64 <tcp_poll>
  altcp_sent(pcb, NULL);
 801500c:	2100      	movs	r1, #0
 801500e:	68f8      	ldr	r0, [r7, #12]
 8015010:	f003 ff4c 	bl	8018eac <tcp_sent>
  if (hs != NULL) {
 8015014:	68bb      	ldr	r3, [r7, #8]
 8015016:	2b00      	cmp	r3, #0
 8015018:	d002      	beq.n	8015020 <http_close_or_abort_conn+0x44>
    http_state_free(hs);
 801501a:	68b8      	ldr	r0, [r7, #8]
 801501c:	f7ff ff62 	bl	8014ee4 <http_state_free>
  }

  if (abort_conn) {
 8015020:	79fb      	ldrb	r3, [r7, #7]
 8015022:	2b00      	cmp	r3, #0
 8015024:	d004      	beq.n	8015030 <http_close_or_abort_conn+0x54>
    altcp_abort(pcb);
 8015026:	68f8      	ldr	r0, [r7, #12]
 8015028:	f002 fe4a 	bl	8017cc0 <tcp_abort>
    return ERR_OK;
 801502c:	2300      	movs	r3, #0
 801502e:	e00f      	b.n	8015050 <http_close_or_abort_conn+0x74>
  }
  err = altcp_close(pcb);
 8015030:	68f8      	ldr	r0, [r7, #12]
 8015032:	f002 fd5b 	bl	8017aec <tcp_close>
 8015036:	4603      	mov	r3, r0
 8015038:	75fb      	strb	r3, [r7, #23]
  if (err != ERR_OK) {
 801503a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801503e:	2b00      	cmp	r3, #0
 8015040:	d004      	beq.n	801504c <http_close_or_abort_conn+0x70>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Error %d closing %p\n", err, (void *)pcb));
    /* error closing, try again later in poll */
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8015042:	2204      	movs	r2, #4
 8015044:	4904      	ldr	r1, [pc, #16]	; (8015058 <http_close_or_abort_conn+0x7c>)
 8015046:	68f8      	ldr	r0, [r7, #12]
 8015048:	f003 ff8c 	bl	8018f64 <tcp_poll>
  }
  return err;
 801504c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015050:	4618      	mov	r0, r3
 8015052:	3718      	adds	r7, #24
 8015054:	46bd      	mov	sp, r7
 8015056:	bd80      	pop	{r7, pc}
 8015058:	0801571f 	.word	0x0801571f

0801505c <http_close_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_conn(struct altcp_pcb *pcb, struct http_state *hs)
{
 801505c:	b580      	push	{r7, lr}
 801505e:	b082      	sub	sp, #8
 8015060:	af00      	add	r7, sp, #0
 8015062:	6078      	str	r0, [r7, #4]
 8015064:	6039      	str	r1, [r7, #0]
  return http_close_or_abort_conn(pcb, hs, 0);
 8015066:	2200      	movs	r2, #0
 8015068:	6839      	ldr	r1, [r7, #0]
 801506a:	6878      	ldr	r0, [r7, #4]
 801506c:	f7ff ffb6 	bl	8014fdc <http_close_or_abort_conn>
 8015070:	4603      	mov	r3, r0
}
 8015072:	4618      	mov	r0, r3
 8015074:	3708      	adds	r7, #8
 8015076:	46bd      	mov	sp, r7
 8015078:	bd80      	pop	{r7, pc}

0801507a <http_eof>:
/** End of file: either close the connection (Connection: close) or
 * close the file (Connection: keep-alive)
 */
static void
http_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 801507a:	b580      	push	{r7, lr}
 801507c:	b082      	sub	sp, #8
 801507e:	af00      	add	r7, sp, #0
 8015080:	6078      	str	r0, [r7, #4]
 8015082:	6039      	str	r1, [r7, #0]
    /* ensure nagle doesn't interfere with sending all data as fast as possible: */
    altcp_nagle_disable(pcb);
  } else
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  {
    http_close_conn(pcb, hs);
 8015084:	6839      	ldr	r1, [r7, #0]
 8015086:	6878      	ldr	r0, [r7, #4]
 8015088:	f7ff ffe8 	bl	801505c <http_close_conn>
  }
}
 801508c:	bf00      	nop
 801508e:	3708      	adds	r7, #8
 8015090:	46bd      	mov	sp, r7
 8015092:	bd80      	pop	{r7, pc}

08015094 <http_check_eof>:
 * @returns: 0 if the file is finished or no data has been read
 *           1 if the file is not finished and data has been read
 */
static u8_t
http_check_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 8015094:	b580      	push	{r7, lr}
 8015096:	b084      	sub	sp, #16
 8015098:	af00      	add	r7, sp, #0
 801509a:	6078      	str	r0, [r7, #4]
 801509c:	6039      	str	r1, [r7, #0]
  int max_write_len;
#endif /* HTTPD_MAX_WRITE_LEN */
#endif /* LWIP_HTTPD_DYNAMIC_FILE_READ */

  /* Do we have a valid file handle? */
  if (hs->handle == NULL) {
 801509e:	683b      	ldr	r3, [r7, #0]
 80150a0:	695b      	ldr	r3, [r3, #20]
 80150a2:	2b00      	cmp	r3, #0
 80150a4:	d105      	bne.n	80150b2 <http_check_eof+0x1e>
    /* No - close the connection. */
    http_eof(pcb, hs);
 80150a6:	6839      	ldr	r1, [r7, #0]
 80150a8:	6878      	ldr	r0, [r7, #4]
 80150aa:	f7ff ffe6 	bl	801507a <http_eof>
    return 0;
 80150ae:	2300      	movs	r3, #0
 80150b0:	e016      	b.n	80150e0 <http_check_eof+0x4c>
  }
  bytes_left = fs_bytes_left(hs->handle);
 80150b2:	683b      	ldr	r3, [r7, #0]
 80150b4:	695b      	ldr	r3, [r3, #20]
 80150b6:	4618      	mov	r0, r3
 80150b8:	f7ff fec6 	bl	8014e48 <fs_bytes_left>
 80150bc:	60f8      	str	r0, [r7, #12]
  if (bytes_left <= 0) {
 80150be:	68fb      	ldr	r3, [r7, #12]
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	dc05      	bgt.n	80150d0 <http_check_eof+0x3c>
    /* We reached the end of the file so this request is done. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 80150c4:	6839      	ldr	r1, [r7, #0]
 80150c6:	6878      	ldr	r0, [r7, #4]
 80150c8:	f7ff ffd7 	bl	801507a <http_eof>
    return 0;
 80150cc:	2300      	movs	r3, #0
 80150ce:	e007      	b.n	80150e0 <http_check_eof+0x4c>
    hs->ssi->parse_left = count;
    hs->ssi->parsed = hs->buf;
  }
#endif /* LWIP_HTTPD_SSI */
#else /* LWIP_HTTPD_DYNAMIC_FILE_READ */
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 80150d0:	4b05      	ldr	r3, [pc, #20]	; (80150e8 <http_check_eof+0x54>)
 80150d2:	f240 429d 	movw	r2, #1181	; 0x49d
 80150d6:	4905      	ldr	r1, [pc, #20]	; (80150ec <http_check_eof+0x58>)
 80150d8:	4805      	ldr	r0, [pc, #20]	; (80150f0 <http_check_eof+0x5c>)
 80150da:	f00b faab 	bl	8020634 <iprintf>
#endif /* LWIP_HTTPD_SSI || LWIP_HTTPD_DYNAMIC_HEADERS */
  return 1;
 80150de:	2301      	movs	r3, #1
}
 80150e0:	4618      	mov	r0, r3
 80150e2:	3710      	adds	r7, #16
 80150e4:	46bd      	mov	sp, r7
 80150e6:	bd80      	pop	{r7, pc}
 80150e8:	08021b98 	.word	0x08021b98
 80150ec:	08021c08 	.word	0x08021c08
 80150f0:	08021be0 	.word	0x08021be0

080150f4 <http_send_data_nonssi>:
 * @returns: - 1: data has been written (so call tcp_ouput)
 *           - 0: no data has been written (no need to call tcp_output)
 */
static u8_t
http_send_data_nonssi(struct altcp_pcb *pcb, struct http_state *hs)
{
 80150f4:	b580      	push	{r7, lr}
 80150f6:	b084      	sub	sp, #16
 80150f8:	af00      	add	r7, sp, #0
 80150fa:	6078      	str	r0, [r7, #4]
 80150fc:	6039      	str	r1, [r7, #0]
  err_t err;
  u16_t len;
  u8_t data_to_send = 0;
 80150fe:	2300      	movs	r3, #0
 8015100:	73fb      	strb	r3, [r7, #15]

  /* We are not processing an SHTML file so no tag checking is necessary.
   * Just send the data as we received it from the file. */
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8015102:	683b      	ldr	r3, [r7, #0]
 8015104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015106:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801510a:	4293      	cmp	r3, r2
 801510c:	d803      	bhi.n	8015116 <http_send_data_nonssi+0x22>
 801510e:	683b      	ldr	r3, [r7, #0]
 8015110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015112:	b29b      	uxth	r3, r3
 8015114:	e001      	b.n	801511a <http_send_data_nonssi+0x26>
 8015116:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801511a:	81bb      	strh	r3, [r7, #12]

  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801511c:	683b      	ldr	r3, [r7, #0]
 801511e:	6999      	ldr	r1, [r3, #24]
 8015120:	f107 020c 	add.w	r2, r7, #12
 8015124:	2300      	movs	r3, #0
 8015126:	6878      	ldr	r0, [r7, #4]
 8015128:	f7ff feee 	bl	8014f08 <http_write>
 801512c:	4603      	mov	r3, r0
 801512e:	73bb      	strb	r3, [r7, #14]
  if (err == ERR_OK) {
 8015130:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015134:	2b00      	cmp	r3, #0
 8015136:	d10d      	bne.n	8015154 <http_send_data_nonssi+0x60>
    data_to_send = 1;
 8015138:	2301      	movs	r3, #1
 801513a:	73fb      	strb	r3, [r7, #15]
    hs->file += len;
 801513c:	683b      	ldr	r3, [r7, #0]
 801513e:	699b      	ldr	r3, [r3, #24]
 8015140:	89ba      	ldrh	r2, [r7, #12]
 8015142:	441a      	add	r2, r3
 8015144:	683b      	ldr	r3, [r7, #0]
 8015146:	619a      	str	r2, [r3, #24]
    hs->left -= len;
 8015148:	683b      	ldr	r3, [r7, #0]
 801514a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801514c:	89ba      	ldrh	r2, [r7, #12]
 801514e:	1a9a      	subs	r2, r3, r2
 8015150:	683b      	ldr	r3, [r7, #0]
 8015152:	625a      	str	r2, [r3, #36]	; 0x24
  }

  return data_to_send;
 8015154:	7bfb      	ldrb	r3, [r7, #15]
}
 8015156:	4618      	mov	r0, r3
 8015158:	3710      	adds	r7, #16
 801515a:	46bd      	mov	sp, r7
 801515c:	bd80      	pop	{r7, pc}

0801515e <http_send>:
 * @param pcb the pcb to send data
 * @param hs connection state
 */
static u8_t
http_send(struct altcp_pcb *pcb, struct http_state *hs)
{
 801515e:	b580      	push	{r7, lr}
 8015160:	b084      	sub	sp, #16
 8015162:	af00      	add	r7, sp, #0
 8015164:	6078      	str	r0, [r7, #4]
 8015166:	6039      	str	r1, [r7, #0]
  u8_t data_to_send = HTTP_NO_DATA_TO_SEND;
 8015168:	2300      	movs	r3, #0
 801516a:	73fb      	strb	r3, [r7, #15]
    return 0;
  }
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */

  /* If we were passed a NULL state structure pointer, ignore the call. */
  if (hs == NULL) {
 801516c:	683b      	ldr	r3, [r7, #0]
 801516e:	2b00      	cmp	r3, #0
 8015170:	d101      	bne.n	8015176 <http_send+0x18>
    return 0;
 8015172:	2300      	movs	r3, #0
 8015174:	e025      	b.n	80151c2 <http_send+0x64>
  }
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */

  /* Have we run out of file data to send? If so, we need to read the next
   * block from the file. */
  if (hs->left == 0) {
 8015176:	683b      	ldr	r3, [r7, #0]
 8015178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801517a:	2b00      	cmp	r3, #0
 801517c:	d108      	bne.n	8015190 <http_send+0x32>
    if (!http_check_eof(pcb, hs)) {
 801517e:	6839      	ldr	r1, [r7, #0]
 8015180:	6878      	ldr	r0, [r7, #4]
 8015182:	f7ff ff87 	bl	8015094 <http_check_eof>
 8015186:	4603      	mov	r3, r0
 8015188:	2b00      	cmp	r3, #0
 801518a:	d101      	bne.n	8015190 <http_send+0x32>
      return 0;
 801518c:	2300      	movs	r3, #0
 801518e:	e018      	b.n	80151c2 <http_send+0x64>
  if (hs->ssi) {
    data_to_send = http_send_data_ssi(pcb, hs);
  } else
#endif /* LWIP_HTTPD_SSI */
  {
    data_to_send = http_send_data_nonssi(pcb, hs);
 8015190:	6839      	ldr	r1, [r7, #0]
 8015192:	6878      	ldr	r0, [r7, #4]
 8015194:	f7ff ffae 	bl	80150f4 <http_send_data_nonssi>
 8015198:	4603      	mov	r3, r0
 801519a:	73fb      	strb	r3, [r7, #15]
  }

  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 801519c:	683b      	ldr	r3, [r7, #0]
 801519e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d10d      	bne.n	80151c0 <http_send+0x62>
 80151a4:	683b      	ldr	r3, [r7, #0]
 80151a6:	695b      	ldr	r3, [r3, #20]
 80151a8:	4618      	mov	r0, r3
 80151aa:	f7ff fe4d 	bl	8014e48 <fs_bytes_left>
 80151ae:	4603      	mov	r3, r0
 80151b0:	2b00      	cmp	r3, #0
 80151b2:	dc05      	bgt.n	80151c0 <http_send+0x62>
    /* We reached the end of the file so this request is done.
     * This adds the FIN flag right into the last data segment. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 80151b4:	6839      	ldr	r1, [r7, #0]
 80151b6:	6878      	ldr	r0, [r7, #4]
 80151b8:	f7ff ff5f 	bl	801507a <http_eof>
    return 0;
 80151bc:	2300      	movs	r3, #0
 80151be:	e000      	b.n	80151c2 <http_send+0x64>
  }
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("send_data end.\n"));
  return data_to_send;
 80151c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80151c2:	4618      	mov	r0, r3
 80151c4:	3710      	adds	r7, #16
 80151c6:	46bd      	mov	sp, r7
 80151c8:	bd80      	pop	{r7, pc}
	...

080151cc <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 80151cc:	b580      	push	{r7, lr}
 80151ce:	b084      	sub	sp, #16
 80151d0:	af00      	add	r7, sp, #0
 80151d2:	6078      	str	r0, [r7, #4]
 80151d4:	6039      	str	r1, [r7, #0]
  err_t err;

  *uri = "/404.html";
 80151d6:	683b      	ldr	r3, [r7, #0]
 80151d8:	4a1c      	ldr	r2, [pc, #112]	; (801524c <http_get_404_file+0x80>)
 80151da:	601a      	str	r2, [r3, #0]
  err = fs_open(&hs->file_handle, *uri);
 80151dc:	687a      	ldr	r2, [r7, #4]
 80151de:	683b      	ldr	r3, [r7, #0]
 80151e0:	681b      	ldr	r3, [r3, #0]
 80151e2:	4619      	mov	r1, r3
 80151e4:	4610      	mov	r0, r2
 80151e6:	f7ff fde7 	bl	8014db8 <fs_open>
 80151ea:	4603      	mov	r3, r0
 80151ec:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80151ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80151f2:	2b00      	cmp	r3, #0
 80151f4:	d024      	beq.n	8015240 <http_get_404_file+0x74>
    /* 404.html doesn't exist. Try 404.htm instead. */
    *uri = "/404.htm";
 80151f6:	683b      	ldr	r3, [r7, #0]
 80151f8:	4a15      	ldr	r2, [pc, #84]	; (8015250 <http_get_404_file+0x84>)
 80151fa:	601a      	str	r2, [r3, #0]
    err = fs_open(&hs->file_handle, *uri);
 80151fc:	687a      	ldr	r2, [r7, #4]
 80151fe:	683b      	ldr	r3, [r7, #0]
 8015200:	681b      	ldr	r3, [r3, #0]
 8015202:	4619      	mov	r1, r3
 8015204:	4610      	mov	r0, r2
 8015206:	f7ff fdd7 	bl	8014db8 <fs_open>
 801520a:	4603      	mov	r3, r0
 801520c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801520e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015212:	2b00      	cmp	r3, #0
 8015214:	d014      	beq.n	8015240 <http_get_404_file+0x74>
      /* 404.htm doesn't exist either. Try 404.shtml instead. */
      *uri = "/404.shtml";
 8015216:	683b      	ldr	r3, [r7, #0]
 8015218:	4a0e      	ldr	r2, [pc, #56]	; (8015254 <http_get_404_file+0x88>)
 801521a:	601a      	str	r2, [r3, #0]
      err = fs_open(&hs->file_handle, *uri);
 801521c:	687a      	ldr	r2, [r7, #4]
 801521e:	683b      	ldr	r3, [r7, #0]
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	4619      	mov	r1, r3
 8015224:	4610      	mov	r0, r2
 8015226:	f7ff fdc7 	bl	8014db8 <fs_open>
 801522a:	4603      	mov	r3, r0
 801522c:	73fb      	strb	r3, [r7, #15]
      if (err != ERR_OK) {
 801522e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015232:	2b00      	cmp	r3, #0
 8015234:	d004      	beq.n	8015240 <http_get_404_file+0x74>
        /* 404.htm doesn't exist either. Indicate to the caller that it should
         * send back a default 404 page.
         */
        *uri = NULL;
 8015236:	683b      	ldr	r3, [r7, #0]
 8015238:	2200      	movs	r2, #0
 801523a:	601a      	str	r2, [r3, #0]
        return NULL;
 801523c:	2300      	movs	r3, #0
 801523e:	e000      	b.n	8015242 <http_get_404_file+0x76>
      }
    }
  }

  return &hs->file_handle;
 8015240:	687b      	ldr	r3, [r7, #4]
}
 8015242:	4618      	mov	r0, r3
 8015244:	3710      	adds	r7, #16
 8015246:	46bd      	mov	sp, r7
 8015248:	bd80      	pop	{r7, pc}
 801524a:	bf00      	nop
 801524c:	08021c40 	.word	0x08021c40
 8015250:	08021c4c 	.word	0x08021c4c
 8015254:	08021c58 	.word	0x08021c58

08015258 <http_parse_request>:
 *         ERR_INPROGRESS if request was OK so far but not fully received
 *         another err_t otherwise
 */
static err_t
http_parse_request(struct pbuf *inp, struct http_state *hs, struct altcp_pcb *pcb)
{
 8015258:	b580      	push	{r7, lr}
 801525a:	b08e      	sub	sp, #56	; 0x38
 801525c:	af00      	add	r7, sp, #0
 801525e:	60f8      	str	r0, [r7, #12]
 8015260:	60b9      	str	r1, [r7, #8]
 8015262:	607a      	str	r2, [r7, #4]
  char *data;
  char *crlf;
  u16_t data_len;
  struct pbuf *p = inp;
 8015264:	68fb      	ldr	r3, [r7, #12]
 8015266:	627b      	str	r3, [r7, #36]	; 0x24
#if LWIP_HTTPD_SUPPORT_POST
  err_t err;
#endif /* LWIP_HTTPD_SUPPORT_POST */

  LWIP_UNUSED_ARG(pcb); /* only used for post */
  LWIP_ASSERT("p != NULL", p != NULL);
 8015268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801526a:	2b00      	cmp	r3, #0
 801526c:	d106      	bne.n	801527c <http_parse_request+0x24>
 801526e:	4b65      	ldr	r3, [pc, #404]	; (8015404 <http_parse_request+0x1ac>)
 8015270:	f240 72ae 	movw	r2, #1966	; 0x7ae
 8015274:	4964      	ldr	r1, [pc, #400]	; (8015408 <http_parse_request+0x1b0>)
 8015276:	4865      	ldr	r0, [pc, #404]	; (801540c <http_parse_request+0x1b4>)
 8015278:	f00b f9dc 	bl	8020634 <iprintf>
  LWIP_ASSERT("hs != NULL", hs != NULL);
 801527c:	68bb      	ldr	r3, [r7, #8]
 801527e:	2b00      	cmp	r3, #0
 8015280:	d106      	bne.n	8015290 <http_parse_request+0x38>
 8015282:	4b60      	ldr	r3, [pc, #384]	; (8015404 <http_parse_request+0x1ac>)
 8015284:	f240 72af 	movw	r2, #1967	; 0x7af
 8015288:	4961      	ldr	r1, [pc, #388]	; (8015410 <http_parse_request+0x1b8>)
 801528a:	4860      	ldr	r0, [pc, #384]	; (801540c <http_parse_request+0x1b4>)
 801528c:	f00b f9d2 	bl	8020634 <iprintf>

  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8015290:	68bb      	ldr	r3, [r7, #8]
 8015292:	695b      	ldr	r3, [r3, #20]
 8015294:	2b00      	cmp	r3, #0
 8015296:	d103      	bne.n	80152a0 <http_parse_request+0x48>
 8015298:	68bb      	ldr	r3, [r7, #8]
 801529a:	699b      	ldr	r3, [r3, #24]
 801529c:	2b00      	cmp	r3, #0
 801529e:	d002      	beq.n	80152a6 <http_parse_request+0x4e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Received data while sending a file\n"));
    /* already sending a file */
    /* @todo: abort? */
    return ERR_USE;
 80152a0:	f06f 0307 	mvn.w	r3, #7
 80152a4:	e0aa      	b.n	80153fc <http_parse_request+0x1a4>
  LWIP_DEBUGF(HTTPD_DEBUG, ("Received %"U16_F" bytes\n", p->tot_len));

  /* first check allowed characters in this pbuf? */

  /* enqueue the pbuf */
  if (hs->req == NULL) {
 80152a6:	68bb      	ldr	r3, [r7, #8]
 80152a8:	6a1b      	ldr	r3, [r3, #32]
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d103      	bne.n	80152b6 <http_parse_request+0x5e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("First pbuf\n"));
    hs->req = p;
 80152ae:	68bb      	ldr	r3, [r7, #8]
 80152b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80152b2:	621a      	str	r2, [r3, #32]
 80152b4:	e005      	b.n	80152c2 <http_parse_request+0x6a>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG, ("pbuf enqueued\n"));
    pbuf_cat(hs->req, p);
 80152b6:	68bb      	ldr	r3, [r7, #8]
 80152b8:	6a1b      	ldr	r3, [r3, #32]
 80152ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80152bc:	4618      	mov	r0, r3
 80152be:	f002 f841 	bl	8017344 <pbuf_cat>
  }
  /* increase pbuf ref counter as it is freed when we return but we want to
     keep it on the req list */
  pbuf_ref(p);
 80152c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80152c4:	f002 f816 	bl	80172f4 <pbuf_ref>

  if (hs->req->next != NULL) {
 80152c8:	68bb      	ldr	r3, [r7, #8]
 80152ca:	6a1b      	ldr	r3, [r3, #32]
 80152cc:	681b      	ldr	r3, [r3, #0]
 80152ce:	2b00      	cmp	r3, #0
 80152d0:	d012      	beq.n	80152f8 <http_parse_request+0xa0>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 80152d2:	68bb      	ldr	r3, [r7, #8]
 80152d4:	6a1b      	ldr	r3, [r3, #32]
 80152d6:	891b      	ldrh	r3, [r3, #8]
 80152d8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80152dc:	4293      	cmp	r3, r2
 80152de:	bf28      	it	cs
 80152e0:	4613      	movcs	r3, r2
 80152e2:	867b      	strh	r3, [r7, #50]	; 0x32
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 80152e4:	68bb      	ldr	r3, [r7, #8]
 80152e6:	6a18      	ldr	r0, [r3, #32]
 80152e8:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 80152ea:	2300      	movs	r3, #0
 80152ec:	4949      	ldr	r1, [pc, #292]	; (8015414 <http_parse_request+0x1bc>)
 80152ee:	f002 f951 	bl	8017594 <pbuf_copy_partial>
    data = httpd_req_buf;
 80152f2:	4b48      	ldr	r3, [pc, #288]	; (8015414 <http_parse_request+0x1bc>)
 80152f4:	637b      	str	r3, [r7, #52]	; 0x34
 80152f6:	e005      	b.n	8015304 <http_parse_request+0xac>
  } else
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
  {
    data = (char *)p->payload;
 80152f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152fa:	685b      	ldr	r3, [r3, #4]
 80152fc:	637b      	str	r3, [r7, #52]	; 0x34
    data_len = p->len;
 80152fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015300:	895b      	ldrh	r3, [r3, #10]
 8015302:	867b      	strh	r3, [r7, #50]	; 0x32
      LWIP_DEBUGF(HTTPD_DEBUG, ("Warning: incomplete header due to chained pbufs\n"));
    }
  }

  /* received enough data for minimal request? */
  if (data_len >= MIN_REQ_LEN) {
 8015304:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8015306:	2b06      	cmp	r3, #6
 8015308:	d963      	bls.n	80153d2 <http_parse_request+0x17a>
    /* wait for CRLF before parsing anything */
    crlf = lwip_strnstr(data, CRLF, data_len);
 801530a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801530c:	461a      	mov	r2, r3
 801530e:	4942      	ldr	r1, [pc, #264]	; (8015418 <http_parse_request+0x1c0>)
 8015310:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8015312:	f000 fb99 	bl	8015a48 <lwip_strnstr>
 8015316:	6238      	str	r0, [r7, #32]
    if (crlf != NULL) {
 8015318:	6a3b      	ldr	r3, [r7, #32]
 801531a:	2b00      	cmp	r3, #0
 801531c:	d059      	beq.n	80153d2 <http_parse_request+0x17a>
#if LWIP_HTTPD_SUPPORT_POST
      int is_post = 0;
#endif /* LWIP_HTTPD_SUPPORT_POST */
      int is_09 = 0;
 801531e:	2300      	movs	r3, #0
 8015320:	62fb      	str	r3, [r7, #44]	; 0x2c
      char *sp1, *sp2;
      u16_t left_len, uri_len;
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("CRLF received, parsing request\n"));
      /* parse method */
      if (!strncmp(data, "GET ", 4)) {
 8015322:	2204      	movs	r2, #4
 8015324:	493d      	ldr	r1, [pc, #244]	; (801541c <http_parse_request+0x1c4>)
 8015326:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8015328:	f00b f9dd 	bl	80206e6 <strncmp>
 801532c:	4603      	mov	r3, r0
 801532e:	2b00      	cmp	r3, #0
 8015330:	d117      	bne.n	8015362 <http_parse_request+0x10a>
        sp1 = data + 3;
 8015332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015334:	3303      	adds	r3, #3
 8015336:	61fb      	str	r3, [r7, #28]
        LWIP_DEBUGF(HTTPD_DEBUG, ("Unsupported request method (not implemented): \"%s\"\n",
                                  data));
        return http_find_error_file(hs, 501);
      }
      /* if we come here, method is OK, parse URI */
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 8015338:	69fb      	ldr	r3, [r7, #28]
 801533a:	3301      	adds	r3, #1
 801533c:	461a      	mov	r2, r3
 801533e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015340:	1ad3      	subs	r3, r2, r3
 8015342:	b29b      	uxth	r3, r3
 8015344:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8015346:	1ad3      	subs	r3, r2, r3
 8015348:	837b      	strh	r3, [r7, #26]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 801534a:	69fb      	ldr	r3, [r7, #28]
 801534c:	3301      	adds	r3, #1
 801534e:	8b7a      	ldrh	r2, [r7, #26]
 8015350:	4933      	ldr	r1, [pc, #204]	; (8015420 <http_parse_request+0x1c8>)
 8015352:	4618      	mov	r0, r3
 8015354:	f000 fb78 	bl	8015a48 <lwip_strnstr>
 8015358:	62b8      	str	r0, [r7, #40]	; 0x28
#if LWIP_HTTPD_SUPPORT_V09
      if (sp2 == NULL) {
 801535a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801535c:	2b00      	cmp	r3, #0
 801535e:	d111      	bne.n	8015384 <http_parse_request+0x12c>
 8015360:	e006      	b.n	8015370 <http_parse_request+0x118>
        data[4] = 0;
 8015362:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015364:	3304      	adds	r3, #4
 8015366:	2200      	movs	r2, #0
 8015368:	701a      	strb	r2, [r3, #0]
        return http_find_error_file(hs, 501);
 801536a:	f06f 030f 	mvn.w	r3, #15
 801536e:	e045      	b.n	80153fc <http_parse_request+0x1a4>
        /* HTTP 0.9: respond with correct protocol version */
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8015370:	69fb      	ldr	r3, [r7, #28]
 8015372:	3301      	adds	r3, #1
 8015374:	8b7a      	ldrh	r2, [r7, #26]
 8015376:	4928      	ldr	r1, [pc, #160]	; (8015418 <http_parse_request+0x1c0>)
 8015378:	4618      	mov	r0, r3
 801537a:	f000 fb65 	bl	8015a48 <lwip_strnstr>
 801537e:	62b8      	str	r0, [r7, #40]	; 0x28
        is_09 = 1;
 8015380:	2301      	movs	r3, #1
 8015382:	62fb      	str	r3, [r7, #44]	; 0x2c
          goto badrequest;
        }
#endif /* LWIP_HTTPD_SUPPORT_POST */
      }
#endif /* LWIP_HTTPD_SUPPORT_V09 */
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 8015384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015386:	69fa      	ldr	r2, [r7, #28]
 8015388:	3201      	adds	r2, #1
 801538a:	1a9b      	subs	r3, r3, r2
 801538c:	833b      	strh	r3, [r7, #24]
      if ((sp2 != 0) && (sp2 > sp1)) {
 801538e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015390:	2b00      	cmp	r3, #0
 8015392:	d01e      	beq.n	80153d2 <http_parse_request+0x17a>
 8015394:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015396:	69fb      	ldr	r3, [r7, #28]
 8015398:	429a      	cmp	r2, r3
 801539a:	d91a      	bls.n	80153d2 <http_parse_request+0x17a>
        /* wait for CRLFCRLF (indicating end of HTTP headers) before parsing anything */
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 801539c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801539e:	461a      	mov	r2, r3
 80153a0:	4920      	ldr	r1, [pc, #128]	; (8015424 <http_parse_request+0x1cc>)
 80153a2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80153a4:	f000 fb50 	bl	8015a48 <lwip_strnstr>
 80153a8:	4603      	mov	r3, r0
 80153aa:	2b00      	cmp	r3, #0
 80153ac:	d011      	beq.n	80153d2 <http_parse_request+0x17a>
          char *uri = sp1 + 1;
 80153ae:	69fb      	ldr	r3, [r7, #28]
 80153b0:	3301      	adds	r3, #1
 80153b2:	617b      	str	r3, [r7, #20]
          } else {
            hs->keepalive = 0;
          }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
          /* null-terminate the METHOD (pbuf is freed anyway wen returning) */
          *sp1 = 0;
 80153b4:	69fb      	ldr	r3, [r7, #28]
 80153b6:	2200      	movs	r2, #0
 80153b8:	701a      	strb	r2, [r3, #0]
          uri[uri_len] = 0;
 80153ba:	8b3b      	ldrh	r3, [r7, #24]
 80153bc:	697a      	ldr	r2, [r7, #20]
 80153be:	4413      	add	r3, r2
 80153c0:	2200      	movs	r2, #0
 80153c2:	701a      	strb	r2, [r3, #0]
            }
            return err;
          } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
          {
            return http_find_file(hs, uri, is_09);
 80153c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80153c6:	6979      	ldr	r1, [r7, #20]
 80153c8:	68b8      	ldr	r0, [r7, #8]
 80153ca:	f000 f82d 	bl	8015428 <http_find_file>
 80153ce:	4603      	mov	r3, r0
 80153d0:	e014      	b.n	80153fc <http_parse_request+0x1a4>
      }
    }
  }

#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  clen = pbuf_clen(hs->req);
 80153d2:	68bb      	ldr	r3, [r7, #8]
 80153d4:	6a1b      	ldr	r3, [r3, #32]
 80153d6:	4618      	mov	r0, r3
 80153d8:	f001 ff74 	bl	80172c4 <pbuf_clen>
 80153dc:	4603      	mov	r3, r0
 80153de:	827b      	strh	r3, [r7, #18]
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 80153e0:	68bb      	ldr	r3, [r7, #8]
 80153e2:	6a1b      	ldr	r3, [r3, #32]
 80153e4:	891b      	ldrh	r3, [r3, #8]
 80153e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80153ea:	d205      	bcs.n	80153f8 <http_parse_request+0x1a0>
 80153ec:	8a7b      	ldrh	r3, [r7, #18]
 80153ee:	2b05      	cmp	r3, #5
 80153f0:	d802      	bhi.n	80153f8 <http_parse_request+0x1a0>
      (clen <= LWIP_HTTPD_REQ_QUEUELEN)) {
    /* request not fully received (too short or CRLF is missing) */
    return ERR_INPROGRESS;
 80153f2:	f06f 0304 	mvn.w	r3, #4
 80153f6:	e001      	b.n	80153fc <http_parse_request+0x1a4>
#if LWIP_HTTPD_SUPPORT_POST
badrequest:
#endif /* LWIP_HTTPD_SUPPORT_POST */
    LWIP_DEBUGF(HTTPD_DEBUG, ("bad request\n"));
    /* could not parse request */
    return http_find_error_file(hs, 400);
 80153f8:	f06f 030f 	mvn.w	r3, #15
  }
}
 80153fc:	4618      	mov	r0, r3
 80153fe:	3738      	adds	r7, #56	; 0x38
 8015400:	46bd      	mov	sp, r7
 8015402:	bd80      	pop	{r7, pc}
 8015404:	08021b98 	.word	0x08021b98
 8015408:	08021c64 	.word	0x08021c64
 801540c:	08021be0 	.word	0x08021be0
 8015410:	08021c70 	.word	0x08021c70
 8015414:	20008ec4 	.word	0x20008ec4
 8015418:	08021c7c 	.word	0x08021c7c
 801541c:	08021c80 	.word	0x08021c80
 8015420:	08021c88 	.word	0x08021c88
 8015424:	08021c8c 	.word	0x08021c8c

08015428 <http_find_file>:
 * @return ERR_OK if file was found and hs has been initialized correctly
 *         another err_t otherwise
 */
static err_t
http_find_file(struct http_state *hs, const char *uri, int is_09)
{
 8015428:	b580      	push	{r7, lr}
 801542a:	b092      	sub	sp, #72	; 0x48
 801542c:	af02      	add	r7, sp, #8
 801542e:	60f8      	str	r0, [r7, #12]
 8015430:	60b9      	str	r1, [r7, #8]
 8015432:	607a      	str	r2, [r7, #4]
  size_t loop;
  struct fs_file *file = NULL;
 8015434:	2300      	movs	r3, #0
 8015436:	63bb      	str	r3, [r7, #56]	; 0x38
  char *params = NULL;
 8015438:	2300      	movs	r3, #0
 801543a:	637b      	str	r3, [r7, #52]	; 0x34
#endif /* LWIP_HTTPD_CGI */
#if !LWIP_HTTPD_SSI
  const
#endif /* !LWIP_HTTPD_SSI */
  /* By default, assume we will not be processing server-side-includes tags */
  u8_t tag_check = 0;
 801543c:	2300      	movs	r3, #0
 801543e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Have we been asked for the default file (in root or a directory) ? */
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
  size_t uri_len = strlen(uri);
 8015442:	68bb      	ldr	r3, [r7, #8]
 8015444:	4618      	mov	r0, r3
 8015446:	f7f2 ff05 	bl	8008254 <strlen>
 801544a:	62b8      	str	r0, [r7, #40]	; 0x28
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 801544c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801544e:	2b00      	cmp	r3, #0
 8015450:	d06b      	beq.n	801552a <http_find_file+0x102>
 8015452:	68ba      	ldr	r2, [r7, #8]
 8015454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015456:	3b01      	subs	r3, #1
 8015458:	4413      	add	r3, r2
 801545a:	781b      	ldrb	r3, [r3, #0]
 801545c:	2b2f      	cmp	r3, #47	; 0x2f
 801545e:	d164      	bne.n	801552a <http_find_file+0x102>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8015460:	68bb      	ldr	r3, [r7, #8]
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8015462:	4a53      	ldr	r2, [pc, #332]	; (80155b0 <http_find_file+0x188>)
 8015464:	4293      	cmp	r3, r2
 8015466:	d102      	bne.n	801546e <http_find_file+0x46>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8015468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801546a:	2b01      	cmp	r3, #1
 801546c:	d15d      	bne.n	801552a <http_find_file+0x102>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 801546e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015470:	3b01      	subs	r3, #1
 8015472:	2b3f      	cmp	r3, #63	; 0x3f
 8015474:	bf28      	it	cs
 8015476:	233f      	movcs	r3, #63	; 0x3f
 8015478:	627b      	str	r3, [r7, #36]	; 0x24
    if (copy_len > 0) {
 801547a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801547c:	2b00      	cmp	r3, #0
 801547e:	d00a      	beq.n	8015496 <http_find_file+0x6e>
      MEMCPY(http_uri_buf, uri, copy_len);
 8015480:	68bb      	ldr	r3, [r7, #8]
 8015482:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015484:	4619      	mov	r1, r3
 8015486:	484a      	ldr	r0, [pc, #296]	; (80155b0 <http_find_file+0x188>)
 8015488:	f00b f8c1 	bl	802060e <memcpy>
      http_uri_buf[copy_len] = 0;
 801548c:	4a48      	ldr	r2, [pc, #288]	; (80155b0 <http_find_file+0x188>)
 801548e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015490:	4413      	add	r3, r2
 8015492:	2200      	movs	r2, #0
 8015494:	701a      	strb	r2, [r3, #0]
#else /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
  if ((uri[0] == '/') &&  (uri[1] == 0)) {
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
    /* Try each of the configured default filenames until we find one
       that exists. */
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 8015496:	2300      	movs	r3, #0
 8015498:	63fb      	str	r3, [r7, #60]	; 0x3c
 801549a:	e043      	b.n	8015524 <http_find_file+0xfc>
      const char *file_name;
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
      if (copy_len > 0) {
 801549c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801549e:	2b00      	cmp	r3, #0
 80154a0:	d028      	beq.n	80154f4 <http_find_file+0xcc>
        size_t len_left = sizeof(http_uri_buf) - copy_len - 1;
 80154a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154a4:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 80154a8:	623b      	str	r3, [r7, #32]
        if (len_left > 0) {
 80154aa:	6a3b      	ldr	r3, [r7, #32]
 80154ac:	2b00      	cmp	r3, #0
 80154ae:	d01e      	beq.n	80154ee <http_find_file+0xc6>
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 80154b0:	4a40      	ldr	r2, [pc, #256]	; (80155b4 <http_find_file+0x18c>)
 80154b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80154b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80154b8:	4618      	mov	r0, r3
 80154ba:	f7f2 fecb 	bl	8008254 <strlen>
 80154be:	61f8      	str	r0, [r7, #28]
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 80154c0:	69fa      	ldr	r2, [r7, #28]
 80154c2:	6a3b      	ldr	r3, [r7, #32]
 80154c4:	4293      	cmp	r3, r2
 80154c6:	bf28      	it	cs
 80154c8:	4613      	movcs	r3, r2
 80154ca:	61bb      	str	r3, [r7, #24]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 80154cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154ce:	4a38      	ldr	r2, [pc, #224]	; (80155b0 <http_find_file+0x188>)
 80154d0:	1898      	adds	r0, r3, r2
 80154d2:	4a38      	ldr	r2, [pc, #224]	; (80155b4 <http_find_file+0x18c>)
 80154d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80154d6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80154da:	69ba      	ldr	r2, [r7, #24]
 80154dc:	4619      	mov	r1, r3
 80154de:	f00b f896 	bl	802060e <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 80154e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80154e4:	69bb      	ldr	r3, [r7, #24]
 80154e6:	4413      	add	r3, r2
 80154e8:	4a31      	ldr	r2, [pc, #196]	; (80155b0 <http_find_file+0x188>)
 80154ea:	2100      	movs	r1, #0
 80154ec:	54d1      	strb	r1, [r2, r3]
        }
        file_name = http_uri_buf;
 80154ee:	4b30      	ldr	r3, [pc, #192]	; (80155b0 <http_find_file+0x188>)
 80154f0:	633b      	str	r3, [r7, #48]	; 0x30
 80154f2:	e004      	b.n	80154fe <http_find_file+0xd6>
      } else
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
      {
        file_name = httpd_default_filenames[loop].name;
 80154f4:	4a2f      	ldr	r2, [pc, #188]	; (80155b4 <http_find_file+0x18c>)
 80154f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80154f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80154fc:	633b      	str	r3, [r7, #48]	; 0x30
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Looking for %s...\n", file_name));
      err = fs_open(&hs->file_handle, file_name);
 80154fe:	68fb      	ldr	r3, [r7, #12]
 8015500:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015502:	4618      	mov	r0, r3
 8015504:	f7ff fc58 	bl	8014db8 <fs_open>
 8015508:	4603      	mov	r3, r0
 801550a:	75fb      	strb	r3, [r7, #23]
      if (err == ERR_OK) {
 801550c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8015510:	2b00      	cmp	r3, #0
 8015512:	d104      	bne.n	801551e <http_find_file+0xf6>
        uri = file_name;
 8015514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015516:	60bb      	str	r3, [r7, #8]
        file = &hs->file_handle;
 8015518:	68fb      	ldr	r3, [r7, #12]
 801551a:	63bb      	str	r3, [r7, #56]	; 0x38
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opened.\n"));
#if LWIP_HTTPD_SSI
        tag_check = httpd_default_filenames[loop].shtml;
#endif /* LWIP_HTTPD_SSI */
        break;
 801551c:	e005      	b.n	801552a <http_find_file+0x102>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 801551e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015520:	3301      	adds	r3, #1
 8015522:	63fb      	str	r3, [r7, #60]	; 0x3c
 8015524:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015526:	2b04      	cmp	r3, #4
 8015528:	d9b8      	bls.n	801549c <http_find_file+0x74>
      }
    }
  }
  if (file == NULL) {
 801552a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801552c:	2b00      	cmp	r3, #0
 801552e:	d124      	bne.n	801557a <http_find_file+0x152>
    /* No - we've been asked for a specific file. */
    /* First, isolate the base URI (without any parameters) */
    params = (char *)strchr(uri, '?');
 8015530:	68bb      	ldr	r3, [r7, #8]
 8015532:	213f      	movs	r1, #63	; 0x3f
 8015534:	4618      	mov	r0, r3
 8015536:	f00b f8c9 	bl	80206cc <strchr>
 801553a:	6378      	str	r0, [r7, #52]	; 0x34
    if (params != NULL) {
 801553c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801553e:	2b00      	cmp	r3, #0
 8015540:	d005      	beq.n	801554e <http_find_file+0x126>
      /* URI contains parameters. NULL-terminate the base URI */
      *params = '\0';
 8015542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015544:	2200      	movs	r2, #0
 8015546:	701a      	strb	r2, [r3, #0]
      params++;
 8015548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801554a:	3301      	adds	r3, #1
 801554c:	637b      	str	r3, [r7, #52]	; 0x34
    }
#endif /* LWIP_HTTPD_CGI */

    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opening %s\n", uri));

    err = fs_open(&hs->file_handle, uri);
 801554e:	68fb      	ldr	r3, [r7, #12]
 8015550:	68ba      	ldr	r2, [r7, #8]
 8015552:	4611      	mov	r1, r2
 8015554:	4618      	mov	r0, r3
 8015556:	f7ff fc2f 	bl	8014db8 <fs_open>
 801555a:	4603      	mov	r3, r0
 801555c:	75fb      	strb	r3, [r7, #23]
    if (err == ERR_OK) {
 801555e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8015562:	2b00      	cmp	r3, #0
 8015564:	d102      	bne.n	801556c <http_find_file+0x144>
      file = &hs->file_handle;
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	63bb      	str	r3, [r7, #56]	; 0x38
 801556a:	e006      	b.n	801557a <http_find_file+0x152>
    } else {
      file = http_get_404_file(hs, &uri);
 801556c:	f107 0308 	add.w	r3, r7, #8
 8015570:	4619      	mov	r1, r3
 8015572:	68f8      	ldr	r0, [r7, #12]
 8015574:	f7ff fe2a 	bl	80151cc <http_get_404_file>
 8015578:	63b8      	str	r0, [r7, #56]	; 0x38
#endif /* LWIP_HTTPD_SSI_BY_FILE_EXTENSION */
      }
    }
#endif /* LWIP_HTTPD_SSI */
  }
  if (file == NULL) {
 801557a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801557c:	2b00      	cmp	r3, #0
 801557e:	d106      	bne.n	801558e <http_find_file+0x166>
    /* None of the default filenames exist so send back a 404 page */
    file = http_get_404_file(hs, &uri);
 8015580:	f107 0308 	add.w	r3, r7, #8
 8015584:	4619      	mov	r1, r3
 8015586:	68f8      	ldr	r0, [r7, #12]
 8015588:	f7ff fe20 	bl	80151cc <http_get_404_file>
 801558c:	63b8      	str	r0, [r7, #56]	; 0x38
  }
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 801558e:	68ba      	ldr	r2, [r7, #8]
 8015590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015592:	9301      	str	r3, [sp, #4]
 8015594:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015598:	9300      	str	r3, [sp, #0]
 801559a:	4613      	mov	r3, r2
 801559c:	687a      	ldr	r2, [r7, #4]
 801559e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80155a0:	68f8      	ldr	r0, [r7, #12]
 80155a2:	f000 f809 	bl	80155b8 <http_init_file>
 80155a6:	4603      	mov	r3, r0
}
 80155a8:	4618      	mov	r0, r3
 80155aa:	3740      	adds	r7, #64	; 0x40
 80155ac:	46bd      	mov	sp, r7
 80155ae:	bd80      	pop	{r7, pc}
 80155b0:	200092c4 	.word	0x200092c4
 80155b4:	08035258 	.word	0x08035258

080155b8 <http_init_file>:
 *         another err_t otherwise
 */
static err_t
http_init_file(struct http_state *hs, struct fs_file *file, int is_09, const char *uri,
               u8_t tag_check, char *params)
{
 80155b8:	b580      	push	{r7, lr}
 80155ba:	b086      	sub	sp, #24
 80155bc:	af00      	add	r7, sp, #0
 80155be:	60f8      	str	r0, [r7, #12]
 80155c0:	60b9      	str	r1, [r7, #8]
 80155c2:	607a      	str	r2, [r7, #4]
 80155c4:	603b      	str	r3, [r7, #0]
#if !LWIP_HTTPD_SUPPORT_V09
  LWIP_UNUSED_ARG(is_09);
#endif
  if (file != NULL) {
 80155c6:	68bb      	ldr	r3, [r7, #8]
 80155c8:	2b00      	cmp	r3, #0
 80155ca:	d05d      	beq.n	8015688 <http_init_file+0xd0>
    /* file opened, initialise struct http_state */
#if !LWIP_HTTPD_DYNAMIC_FILE_READ
    /* If dynamic read is disabled, file data must be in one piece and available now */
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 80155cc:	68bb      	ldr	r3, [r7, #8]
 80155ce:	681b      	ldr	r3, [r3, #0]
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d106      	bne.n	80155e2 <http_init_file+0x2a>
 80155d4:	4b35      	ldr	r3, [pc, #212]	; (80156ac <http_init_file+0xf4>)
 80155d6:	f640 120b 	movw	r2, #2315	; 0x90b
 80155da:	4935      	ldr	r1, [pc, #212]	; (80156b0 <http_init_file+0xf8>)
 80155dc:	4835      	ldr	r0, [pc, #212]	; (80156b4 <http_init_file+0xfc>)
 80155de:	f00b f829 	bl	8020634 <iprintf>
      }
    }
#else /* LWIP_HTTPD_SSI */
    LWIP_UNUSED_ARG(tag_check);
#endif /* LWIP_HTTPD_SSI */
    hs->handle = file;
 80155e2:	68fb      	ldr	r3, [r7, #12]
 80155e4:	68ba      	ldr	r2, [r7, #8]
 80155e6:	615a      	str	r2, [r3, #20]
                       );
    }
#else /* LWIP_HTTPD_CGI_SSI */
    LWIP_UNUSED_ARG(params);
#endif /* LWIP_HTTPD_CGI_SSI */
    hs->file = file->data;
 80155e8:	68bb      	ldr	r3, [r7, #8]
 80155ea:	681a      	ldr	r2, [r3, #0]
 80155ec:	68fb      	ldr	r3, [r7, #12]
 80155ee:	619a      	str	r2, [r3, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 80155f0:	68bb      	ldr	r3, [r7, #8]
 80155f2:	685b      	ldr	r3, [r3, #4]
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	da06      	bge.n	8015606 <http_init_file+0x4e>
 80155f8:	4b2c      	ldr	r3, [pc, #176]	; (80156ac <http_init_file+0xf4>)
 80155fa:	f640 1234 	movw	r2, #2356	; 0x934
 80155fe:	492e      	ldr	r1, [pc, #184]	; (80156b8 <http_init_file+0x100>)
 8015600:	482c      	ldr	r0, [pc, #176]	; (80156b4 <http_init_file+0xfc>)
 8015602:	f00b f817 	bl	8020634 <iprintf>
      /* custom file, need to read data first (via fs_read_custom) */
      hs->left = 0;
    } else
#endif /* LWIP_HTTPD_CUSTOM_FILES */
    {
      hs->left = (u32_t)file->len;
 8015606:	68bb      	ldr	r3, [r7, #8]
 8015608:	685b      	ldr	r3, [r3, #4]
 801560a:	461a      	mov	r2, r3
 801560c:	68fb      	ldr	r3, [r7, #12]
 801560e:	625a      	str	r2, [r3, #36]	; 0x24
    }
    hs->retries = 0;
 8015610:	68fb      	ldr	r3, [r7, #12]
 8015612:	2200      	movs	r2, #0
 8015614:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
#if LWIP_HTTPD_TIMING
    hs->time_started = sys_now();
#endif /* LWIP_HTTPD_TIMING */
#if !LWIP_HTTPD_DYNAMIC_HEADERS
    LWIP_ASSERT("HTTP headers not included in file system",
 8015618:	68fb      	ldr	r3, [r7, #12]
 801561a:	695b      	ldr	r3, [r3, #20]
 801561c:	7c1b      	ldrb	r3, [r3, #16]
 801561e:	f003 0301 	and.w	r3, r3, #1
 8015622:	2b00      	cmp	r3, #0
 8015624:	d106      	bne.n	8015634 <http_init_file+0x7c>
 8015626:	4b21      	ldr	r3, [pc, #132]	; (80156ac <http_init_file+0xf4>)
 8015628:	f640 1244 	movw	r2, #2372	; 0x944
 801562c:	4923      	ldr	r1, [pc, #140]	; (80156bc <http_init_file+0x104>)
 801562e:	4821      	ldr	r0, [pc, #132]	; (80156b4 <http_init_file+0xfc>)
 8015630:	f00b f800 	bl	8020634 <iprintf>
                (hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0);
#endif /* !LWIP_HTTPD_DYNAMIC_HEADERS */
#if LWIP_HTTPD_SUPPORT_V09
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	2b00      	cmp	r3, #0
 8015638:	d033      	beq.n	80156a2 <http_init_file+0xea>
 801563a:	68fb      	ldr	r3, [r7, #12]
 801563c:	695b      	ldr	r3, [r3, #20]
 801563e:	7c1b      	ldrb	r3, [r3, #16]
 8015640:	f003 0301 	and.w	r3, r3, #1
 8015644:	2b00      	cmp	r3, #0
 8015646:	d02c      	beq.n	80156a2 <http_init_file+0xea>
      /* HTTP/0.9 responses are sent without HTTP header,
         search for the end of the header. */
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 8015648:	68fb      	ldr	r3, [r7, #12]
 801564a:	6998      	ldr	r0, [r3, #24]
 801564c:	68fb      	ldr	r3, [r7, #12]
 801564e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015650:	461a      	mov	r2, r3
 8015652:	491b      	ldr	r1, [pc, #108]	; (80156c0 <http_init_file+0x108>)
 8015654:	f000 f9f8 	bl	8015a48 <lwip_strnstr>
 8015658:	6178      	str	r0, [r7, #20]
      if (file_start != NULL) {
 801565a:	697b      	ldr	r3, [r7, #20]
 801565c:	2b00      	cmp	r3, #0
 801565e:	d020      	beq.n	80156a2 <http_init_file+0xea>
        int diff = file_start + 4 - hs->file;
 8015660:	697b      	ldr	r3, [r7, #20]
 8015662:	3304      	adds	r3, #4
 8015664:	461a      	mov	r2, r3
 8015666:	68fb      	ldr	r3, [r7, #12]
 8015668:	699b      	ldr	r3, [r3, #24]
 801566a:	1ad3      	subs	r3, r2, r3
 801566c:	613b      	str	r3, [r7, #16]
        hs->file += diff;
 801566e:	68fb      	ldr	r3, [r7, #12]
 8015670:	699a      	ldr	r2, [r3, #24]
 8015672:	693b      	ldr	r3, [r7, #16]
 8015674:	441a      	add	r2, r3
 8015676:	68fb      	ldr	r3, [r7, #12]
 8015678:	619a      	str	r2, [r3, #24]
        hs->left -= (u32_t)diff;
 801567a:	68fb      	ldr	r3, [r7, #12]
 801567c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801567e:	693b      	ldr	r3, [r7, #16]
 8015680:	1ad2      	subs	r2, r2, r3
 8015682:	68fb      	ldr	r3, [r7, #12]
 8015684:	625a      	str	r2, [r3, #36]	; 0x24
 8015686:	e00c      	b.n	80156a2 <http_init_file+0xea>
      }
    }
#endif /* LWIP_HTTPD_SUPPORT_V09*/
  } else {
    hs->handle = NULL;
 8015688:	68fb      	ldr	r3, [r7, #12]
 801568a:	2200      	movs	r2, #0
 801568c:	615a      	str	r2, [r3, #20]
    hs->file = NULL;
 801568e:	68fb      	ldr	r3, [r7, #12]
 8015690:	2200      	movs	r2, #0
 8015692:	619a      	str	r2, [r3, #24]
    hs->left = 0;
 8015694:	68fb      	ldr	r3, [r7, #12]
 8015696:	2200      	movs	r2, #0
 8015698:	625a      	str	r2, [r3, #36]	; 0x24
    hs->retries = 0;
 801569a:	68fb      	ldr	r3, [r7, #12]
 801569c:	2200      	movs	r2, #0
 801569e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        hs->keepalive = 0;
      }
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  return ERR_OK;
 80156a2:	2300      	movs	r3, #0
}
 80156a4:	4618      	mov	r0, r3
 80156a6:	3718      	adds	r7, #24
 80156a8:	46bd      	mov	sp, r7
 80156aa:	bd80      	pop	{r7, pc}
 80156ac:	08021b98 	.word	0x08021b98
 80156b0:	08021c94 	.word	0x08021c94
 80156b4:	08021be0 	.word	0x08021be0
 80156b8:	08021ca8 	.word	0x08021ca8
 80156bc:	08021cc8 	.word	0x08021cc8
 80156c0:	08021c8c 	.word	0x08021c8c

080156c4 <http_err>:
 * The pcb had an error and is already deallocated.
 * The argument might still be valid (if != NULL).
 */
static void
http_err(void *arg, err_t err)
{
 80156c4:	b580      	push	{r7, lr}
 80156c6:	b084      	sub	sp, #16
 80156c8:	af00      	add	r7, sp, #0
 80156ca:	6078      	str	r0, [r7, #4]
 80156cc:	460b      	mov	r3, r1
 80156ce:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	60fb      	str	r3, [r7, #12]
  LWIP_UNUSED_ARG(err);

  LWIP_DEBUGF(HTTPD_DEBUG, ("http_err: %s", lwip_strerr(err)));

  if (hs != NULL) {
 80156d4:	68fb      	ldr	r3, [r7, #12]
 80156d6:	2b00      	cmp	r3, #0
 80156d8:	d002      	beq.n	80156e0 <http_err+0x1c>
    http_state_free(hs);
 80156da:	68f8      	ldr	r0, [r7, #12]
 80156dc:	f7ff fc02 	bl	8014ee4 <http_state_free>
  }
}
 80156e0:	bf00      	nop
 80156e2:	3710      	adds	r7, #16
 80156e4:	46bd      	mov	sp, r7
 80156e6:	bd80      	pop	{r7, pc}

080156e8 <http_sent>:
 * Data has been sent and acknowledged by the remote host.
 * This means that more data can be sent.
 */
static err_t
http_sent(void *arg, struct altcp_pcb *pcb, u16_t len)
{
 80156e8:	b580      	push	{r7, lr}
 80156ea:	b086      	sub	sp, #24
 80156ec:	af00      	add	r7, sp, #0
 80156ee:	60f8      	str	r0, [r7, #12]
 80156f0:	60b9      	str	r1, [r7, #8]
 80156f2:	4613      	mov	r3, r2
 80156f4:	80fb      	strh	r3, [r7, #6]
  struct http_state *hs = (struct http_state *)arg;
 80156f6:	68fb      	ldr	r3, [r7, #12]
 80156f8:	617b      	str	r3, [r7, #20]

  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_sent %p\n", (void *)pcb));

  LWIP_UNUSED_ARG(len);

  if (hs == NULL) {
 80156fa:	697b      	ldr	r3, [r7, #20]
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d101      	bne.n	8015704 <http_sent+0x1c>
    return ERR_OK;
 8015700:	2300      	movs	r3, #0
 8015702:	e008      	b.n	8015716 <http_sent+0x2e>
  }

  hs->retries = 0;
 8015704:	697b      	ldr	r3, [r7, #20]
 8015706:	2200      	movs	r2, #0
 8015708:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  http_send(pcb, hs);
 801570c:	6979      	ldr	r1, [r7, #20]
 801570e:	68b8      	ldr	r0, [r7, #8]
 8015710:	f7ff fd25 	bl	801515e <http_send>

  return ERR_OK;
 8015714:	2300      	movs	r3, #0
}
 8015716:	4618      	mov	r0, r3
 8015718:	3718      	adds	r7, #24
 801571a:	46bd      	mov	sp, r7
 801571c:	bd80      	pop	{r7, pc}

0801571e <http_poll>:
 *
 * This could be increased, but we don't want to waste resources for bad connections.
 */
static err_t
http_poll(void *arg, struct altcp_pcb *pcb)
{
 801571e:	b580      	push	{r7, lr}
 8015720:	b084      	sub	sp, #16
 8015722:	af00      	add	r7, sp, #0
 8015724:	6078      	str	r0, [r7, #4]
 8015726:	6039      	str	r1, [r7, #0]
  struct http_state *hs = (struct http_state *)arg;
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: pcb=%p hs=%p pcb_state=%s\n",
              (void *)pcb, (void *)hs, tcp_debug_state_str(altcp_dbg_get_tcp_state(pcb))));

  if (hs == NULL) {
 801572c:	68fb      	ldr	r3, [r7, #12]
 801572e:	2b00      	cmp	r3, #0
 8015730:	d107      	bne.n	8015742 <http_poll+0x24>
    err_t closed;
    /* arg is null, close. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: arg is NULL, close\n"));
    closed = http_close_conn(pcb, NULL);
 8015732:	2100      	movs	r1, #0
 8015734:	6838      	ldr	r0, [r7, #0]
 8015736:	f7ff fc91 	bl	801505c <http_close_conn>
 801573a:	4603      	mov	r3, r0
 801573c:	72fb      	strb	r3, [r7, #11]
    if (closed == ERR_MEM) {
      altcp_abort(pcb);
      return ERR_ABRT;
    }
#endif /* LWIP_HTTPD_ABORT_ON_CLOSE_MEM_ERROR */
    return ERR_OK;
 801573e:	2300      	movs	r3, #0
 8015740:	e021      	b.n	8015786 <http_poll+0x68>
  } else {
    hs->retries++;
 8015742:	68fb      	ldr	r3, [r7, #12]
 8015744:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015748:	3301      	adds	r3, #1
 801574a:	b2da      	uxtb	r2, r3
 801574c:	68fb      	ldr	r3, [r7, #12]
 801574e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015758:	2b04      	cmp	r3, #4
 801575a:	d105      	bne.n	8015768 <http_poll+0x4a>
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: too many retries, close\n"));
      http_close_conn(pcb, hs);
 801575c:	68f9      	ldr	r1, [r7, #12]
 801575e:	6838      	ldr	r0, [r7, #0]
 8015760:	f7ff fc7c 	bl	801505c <http_close_conn>
      return ERR_OK;
 8015764:	2300      	movs	r3, #0
 8015766:	e00e      	b.n	8015786 <http_poll+0x68>
    }

    /* If this connection has a file open, try to send some more data. If
     * it has not yet received a GET request, don't do this since it will
     * cause the connection to close immediately. */
    if (hs->handle) {
 8015768:	68fb      	ldr	r3, [r7, #12]
 801576a:	695b      	ldr	r3, [r3, #20]
 801576c:	2b00      	cmp	r3, #0
 801576e:	d009      	beq.n	8015784 <http_poll+0x66>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: try to send more data\n"));
      if (http_send(pcb, hs)) {
 8015770:	68f9      	ldr	r1, [r7, #12]
 8015772:	6838      	ldr	r0, [r7, #0]
 8015774:	f7ff fcf3 	bl	801515e <http_send>
 8015778:	4603      	mov	r3, r0
 801577a:	2b00      	cmp	r3, #0
 801577c:	d002      	beq.n	8015784 <http_poll+0x66>
        /* If we wrote anything to be sent, go ahead and send it now. */
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("tcp_output\n"));
        altcp_output(pcb);
 801577e:	6838      	ldr	r0, [r7, #0]
 8015780:	f007 f888 	bl	801c894 <tcp_output>
      }
    }
  }

  return ERR_OK;
 8015784:	2300      	movs	r3, #0
}
 8015786:	4618      	mov	r0, r3
 8015788:	3710      	adds	r7, #16
 801578a:	46bd      	mov	sp, r7
 801578c:	bd80      	pop	{r7, pc}
	...

08015790 <http_recv>:
 * Data has been received on this pcb.
 * For HTTP 1.0, this should normally only happen once (if the request fits in one packet).
 */
static err_t
http_recv(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8015790:	b580      	push	{r7, lr}
 8015792:	b086      	sub	sp, #24
 8015794:	af00      	add	r7, sp, #0
 8015796:	60f8      	str	r0, [r7, #12]
 8015798:	60b9      	str	r1, [r7, #8]
 801579a:	607a      	str	r2, [r7, #4]
 801579c:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 801579e:	68fb      	ldr	r3, [r7, #12]
 80157a0:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: pcb=%p pbuf=%p err=%s\n", (void *)pcb,
              (void *)p, lwip_strerr(err)));

  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 80157a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80157a6:	2b00      	cmp	r3, #0
 80157a8:	d105      	bne.n	80157b6 <http_recv+0x26>
 80157aa:	687b      	ldr	r3, [r7, #4]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d002      	beq.n	80157b6 <http_recv+0x26>
 80157b0:	697b      	ldr	r3, [r7, #20]
 80157b2:	2b00      	cmp	r3, #0
 80157b4:	d111      	bne.n	80157da <http_recv+0x4a>
    /* error or closed by other side? */
    if (p != NULL) {
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	d008      	beq.n	80157ce <http_recv+0x3e>
      /* Inform TCP that we have taken the data. */
      altcp_recved(pcb, p->tot_len);
 80157bc:	687b      	ldr	r3, [r7, #4]
 80157be:	891b      	ldrh	r3, [r3, #8]
 80157c0:	4619      	mov	r1, r3
 80157c2:	68b8      	ldr	r0, [r7, #8]
 80157c4:	f002 fc56 	bl	8018074 <tcp_recved>
      pbuf_free(p);
 80157c8:	6878      	ldr	r0, [r7, #4]
 80157ca:	f001 fced 	bl	80171a8 <pbuf_free>
    }
    if (hs == NULL) {
      /* this should not happen, only to be robust */
      LWIP_DEBUGF(HTTPD_DEBUG, ("Error, http_recv: hs is NULL, close\n"));
    }
    http_close_conn(pcb, hs);
 80157ce:	6979      	ldr	r1, [r7, #20]
 80157d0:	68b8      	ldr	r0, [r7, #8]
 80157d2:	f7ff fc43 	bl	801505c <http_close_conn>
    return ERR_OK;
 80157d6:	2300      	movs	r3, #0
 80157d8:	e055      	b.n	8015886 <http_recv+0xf6>
    hs->unrecved_bytes += p->tot_len;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */
  {
    /* Inform TCP that we have taken the data. */
    altcp_recved(pcb, p->tot_len);
 80157da:	687b      	ldr	r3, [r7, #4]
 80157dc:	891b      	ldrh	r3, [r3, #8]
 80157de:	4619      	mov	r1, r3
 80157e0:	68b8      	ldr	r0, [r7, #8]
 80157e2:	f002 fc47 	bl	8018074 <tcp_recved>
    }
    return ERR_OK;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
  {
    if (hs->handle == NULL) {
 80157e6:	697b      	ldr	r3, [r7, #20]
 80157e8:	695b      	ldr	r3, [r3, #20]
 80157ea:	2b00      	cmp	r3, #0
 80157ec:	d147      	bne.n	801587e <http_recv+0xee>
      err_t parsed = http_parse_request(p, hs, pcb);
 80157ee:	68ba      	ldr	r2, [r7, #8]
 80157f0:	6979      	ldr	r1, [r7, #20]
 80157f2:	6878      	ldr	r0, [r7, #4]
 80157f4:	f7ff fd30 	bl	8015258 <http_parse_request>
 80157f8:	4603      	mov	r3, r0
 80157fa:	74fb      	strb	r3, [r7, #19]
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 80157fc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015800:	2b00      	cmp	r3, #0
 8015802:	d015      	beq.n	8015830 <http_recv+0xa0>
 8015804:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015808:	f113 0f05 	cmn.w	r3, #5
 801580c:	d010      	beq.n	8015830 <http_recv+0xa0>
 801580e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015812:	f113 0f10 	cmn.w	r3, #16
 8015816:	d00b      	beq.n	8015830 <http_recv+0xa0>
 8015818:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801581c:	f113 0f08 	cmn.w	r3, #8
 8015820:	d006      	beq.n	8015830 <http_recv+0xa0>
 8015822:	4b1b      	ldr	r3, [pc, #108]	; (8015890 <http_recv+0x100>)
 8015824:	f640 2205 	movw	r2, #2565	; 0xa05
 8015828:	491a      	ldr	r1, [pc, #104]	; (8015894 <http_recv+0x104>)
 801582a:	481b      	ldr	r0, [pc, #108]	; (8015898 <http_recv+0x108>)
 801582c:	f00a ff02 	bl	8020634 <iprintf>
                  || parsed == ERR_INPROGRESS || parsed == ERR_ARG || parsed == ERR_USE);
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
      if (parsed != ERR_INPROGRESS) {
 8015830:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015834:	f113 0f05 	cmn.w	r3, #5
 8015838:	d00b      	beq.n	8015852 <http_recv+0xc2>
        /* request fully parsed or error */
        if (hs->req != NULL) {
 801583a:	697b      	ldr	r3, [r7, #20]
 801583c:	6a1b      	ldr	r3, [r3, #32]
 801583e:	2b00      	cmp	r3, #0
 8015840:	d007      	beq.n	8015852 <http_recv+0xc2>
          pbuf_free(hs->req);
 8015842:	697b      	ldr	r3, [r7, #20]
 8015844:	6a1b      	ldr	r3, [r3, #32]
 8015846:	4618      	mov	r0, r3
 8015848:	f001 fcae 	bl	80171a8 <pbuf_free>
          hs->req = NULL;
 801584c:	697b      	ldr	r3, [r7, #20]
 801584e:	2200      	movs	r2, #0
 8015850:	621a      	str	r2, [r3, #32]
        }
      }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
      pbuf_free(p);
 8015852:	6878      	ldr	r0, [r7, #4]
 8015854:	f001 fca8 	bl	80171a8 <pbuf_free>
      if (parsed == ERR_OK) {
 8015858:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801585c:	2b00      	cmp	r3, #0
 801585e:	d104      	bne.n	801586a <http_recv+0xda>
#if LWIP_HTTPD_SUPPORT_POST
        if (hs->post_content_len_left == 0)
#endif /* LWIP_HTTPD_SUPPORT_POST */
        {
          LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: data %p len %"S32_F"\n", (const void *)hs->file, hs->left));
          http_send(pcb, hs);
 8015860:	6979      	ldr	r1, [r7, #20]
 8015862:	68b8      	ldr	r0, [r7, #8]
 8015864:	f7ff fc7b 	bl	801515e <http_send>
 8015868:	e00c      	b.n	8015884 <http_recv+0xf4>
        }
      } else if (parsed == ERR_ARG) {
 801586a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801586e:	f113 0f10 	cmn.w	r3, #16
 8015872:	d107      	bne.n	8015884 <http_recv+0xf4>
        /* @todo: close on ERR_USE? */
        http_close_conn(pcb, hs);
 8015874:	6979      	ldr	r1, [r7, #20]
 8015876:	68b8      	ldr	r0, [r7, #8]
 8015878:	f7ff fbf0 	bl	801505c <http_close_conn>
 801587c:	e002      	b.n	8015884 <http_recv+0xf4>
      }
    } else {
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_recv: already sending data\n"));
      /* already sending but still receiving data, we might want to RST here? */
      pbuf_free(p);
 801587e:	6878      	ldr	r0, [r7, #4]
 8015880:	f001 fc92 	bl	80171a8 <pbuf_free>
    }
  }
  return ERR_OK;
 8015884:	2300      	movs	r3, #0
}
 8015886:	4618      	mov	r0, r3
 8015888:	3718      	adds	r7, #24
 801588a:	46bd      	mov	sp, r7
 801588c:	bd80      	pop	{r7, pc}
 801588e:	bf00      	nop
 8015890:	08021b98 	.word	0x08021b98
 8015894:	08021cf4 	.word	0x08021cf4
 8015898:	08021be0 	.word	0x08021be0

0801589c <http_accept>:
/**
 * A new incoming connection has been accepted.
 */
static err_t
http_accept(void *arg, struct altcp_pcb *pcb, err_t err)
{
 801589c:	b580      	push	{r7, lr}
 801589e:	b086      	sub	sp, #24
 80158a0:	af00      	add	r7, sp, #0
 80158a2:	60f8      	str	r0, [r7, #12]
 80158a4:	60b9      	str	r1, [r7, #8]
 80158a6:	4613      	mov	r3, r2
 80158a8:	71fb      	strb	r3, [r7, #7]
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 80158aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80158ae:	2b00      	cmp	r3, #0
 80158b0:	d102      	bne.n	80158b8 <http_accept+0x1c>
 80158b2:	68bb      	ldr	r3, [r7, #8]
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	d102      	bne.n	80158be <http_accept+0x22>
    return ERR_VAL;
 80158b8:	f06f 0305 	mvn.w	r3, #5
 80158bc:	e025      	b.n	801590a <http_accept+0x6e>
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 80158be:	2101      	movs	r1, #1
 80158c0:	68b8      	ldr	r0, [r7, #8]
 80158c2:	f003 f8b7 	bl	8018a34 <tcp_setprio>

  /* Allocate memory for the structure that holds the state of the
     connection - initialized by that function. */
  hs = http_state_alloc();
 80158c6:	f7ff fadb 	bl	8014e80 <http_state_alloc>
 80158ca:	6178      	str	r0, [r7, #20]
  if (hs == NULL) {
 80158cc:	697b      	ldr	r3, [r7, #20]
 80158ce:	2b00      	cmp	r3, #0
 80158d0:	d102      	bne.n	80158d8 <http_accept+0x3c>
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept: Out of memory, RST\n"));
    return ERR_MEM;
 80158d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80158d6:	e018      	b.n	801590a <http_accept+0x6e>
  }
  hs->pcb = pcb;
 80158d8:	697b      	ldr	r3, [r7, #20]
 80158da:	68ba      	ldr	r2, [r7, #8]
 80158dc:	61da      	str	r2, [r3, #28]

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 80158de:	6979      	ldr	r1, [r7, #20]
 80158e0:	68b8      	ldr	r0, [r7, #8]
 80158e2:	f003 faaf 	bl	8018e44 <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 80158e6:	490b      	ldr	r1, [pc, #44]	; (8015914 <http_accept+0x78>)
 80158e8:	68b8      	ldr	r0, [r7, #8]
 80158ea:	f003 fabd 	bl	8018e68 <tcp_recv>
  altcp_err(pcb, http_err);
 80158ee:	490a      	ldr	r1, [pc, #40]	; (8015918 <http_accept+0x7c>)
 80158f0:	68b8      	ldr	r0, [r7, #8]
 80158f2:	f003 fafd 	bl	8018ef0 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 80158f6:	2204      	movs	r2, #4
 80158f8:	4908      	ldr	r1, [pc, #32]	; (801591c <http_accept+0x80>)
 80158fa:	68b8      	ldr	r0, [r7, #8]
 80158fc:	f003 fb32 	bl	8018f64 <tcp_poll>
  altcp_sent(pcb, http_sent);
 8015900:	4907      	ldr	r1, [pc, #28]	; (8015920 <http_accept+0x84>)
 8015902:	68b8      	ldr	r0, [r7, #8]
 8015904:	f003 fad2 	bl	8018eac <tcp_sent>

  return ERR_OK;
 8015908:	2300      	movs	r3, #0
}
 801590a:	4618      	mov	r0, r3
 801590c:	3718      	adds	r7, #24
 801590e:	46bd      	mov	sp, r7
 8015910:	bd80      	pop	{r7, pc}
 8015912:	bf00      	nop
 8015914:	08015791 	.word	0x08015791
 8015918:	080156c5 	.word	0x080156c5
 801591c:	0801571f 	.word	0x0801571f
 8015920:	080156e9 	.word	0x080156e9

08015924 <httpd_init_pcb>:

static void
httpd_init_pcb(struct altcp_pcb *pcb, u16_t port)
{
 8015924:	b580      	push	{r7, lr}
 8015926:	b084      	sub	sp, #16
 8015928:	af00      	add	r7, sp, #0
 801592a:	6078      	str	r0, [r7, #4]
 801592c:	460b      	mov	r3, r1
 801592e:	807b      	strh	r3, [r7, #2]
  err_t err;

  if (pcb) {
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	2b00      	cmp	r3, #0
 8015934:	d029      	beq.n	801598a <httpd_init_pcb+0x66>
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8015936:	2101      	movs	r1, #1
 8015938:	6878      	ldr	r0, [r7, #4]
 801593a:	f003 f87b 	bl	8018a34 <tcp_setprio>
    /* set SOF_REUSEADDR here to explicitly bind httpd to multiple interfaces */
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 801593e:	887b      	ldrh	r3, [r7, #2]
 8015940:	461a      	mov	r2, r3
 8015942:	4914      	ldr	r1, [pc, #80]	; (8015994 <httpd_init_pcb+0x70>)
 8015944:	6878      	ldr	r0, [r7, #4]
 8015946:	f002 f9c7 	bl	8017cd8 <tcp_bind>
 801594a:	4603      	mov	r3, r0
 801594c:	73fb      	strb	r3, [r7, #15]
    LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 801594e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015952:	2b00      	cmp	r3, #0
 8015954:	d006      	beq.n	8015964 <httpd_init_pcb+0x40>
 8015956:	4b10      	ldr	r3, [pc, #64]	; (8015998 <httpd_init_pcb+0x74>)
 8015958:	f640 2257 	movw	r2, #2647	; 0xa57
 801595c:	490f      	ldr	r1, [pc, #60]	; (801599c <httpd_init_pcb+0x78>)
 801595e:	4810      	ldr	r0, [pc, #64]	; (80159a0 <httpd_init_pcb+0x7c>)
 8015960:	f00a fe68 	bl	8020634 <iprintf>
    pcb = altcp_listen(pcb);
 8015964:	21ff      	movs	r1, #255	; 0xff
 8015966:	6878      	ldr	r0, [r7, #4]
 8015968:	f002 fa6e 	bl	8017e48 <tcp_listen_with_backlog>
 801596c:	6078      	str	r0, [r7, #4]
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	2b00      	cmp	r3, #0
 8015972:	d106      	bne.n	8015982 <httpd_init_pcb+0x5e>
 8015974:	4b08      	ldr	r3, [pc, #32]	; (8015998 <httpd_init_pcb+0x74>)
 8015976:	f640 2259 	movw	r2, #2649	; 0xa59
 801597a:	490a      	ldr	r1, [pc, #40]	; (80159a4 <httpd_init_pcb+0x80>)
 801597c:	4808      	ldr	r0, [pc, #32]	; (80159a0 <httpd_init_pcb+0x7c>)
 801597e:	f00a fe59 	bl	8020634 <iprintf>
    altcp_accept(pcb, http_accept);
 8015982:	4909      	ldr	r1, [pc, #36]	; (80159a8 <httpd_init_pcb+0x84>)
 8015984:	6878      	ldr	r0, [r7, #4]
 8015986:	f003 fad5 	bl	8018f34 <tcp_accept>
  }
}
 801598a:	bf00      	nop
 801598c:	3710      	adds	r7, #16
 801598e:	46bd      	mov	sp, r7
 8015990:	bd80      	pop	{r7, pc}
 8015992:	bf00      	nop
 8015994:	08035390 	.word	0x08035390
 8015998:	08021b98 	.word	0x08021b98
 801599c:	08021d20 	.word	0x08021d20
 80159a0:	08021be0 	.word	0x08021be0
 80159a4:	08021d3c 	.word	0x08021d3c
 80159a8:	0801589d 	.word	0x0801589d

080159ac <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 80159ac:	b580      	push	{r7, lr}
 80159ae:	b082      	sub	sp, #8
 80159b0:	af00      	add	r7, sp, #0
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 80159b2:	202e      	movs	r0, #46	; 0x2e
 80159b4:	f003 fa38 	bl	8018e28 <tcp_new_ip_type>
 80159b8:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 80159ba:	687b      	ldr	r3, [r7, #4]
 80159bc:	2b00      	cmp	r3, #0
 80159be:	d106      	bne.n	80159ce <httpd_init+0x22>
 80159c0:	4b07      	ldr	r3, [pc, #28]	; (80159e0 <httpd_init+0x34>)
 80159c2:	f640 2272 	movw	r2, #2674	; 0xa72
 80159c6:	4907      	ldr	r1, [pc, #28]	; (80159e4 <httpd_init+0x38>)
 80159c8:	4807      	ldr	r0, [pc, #28]	; (80159e8 <httpd_init+0x3c>)
 80159ca:	f00a fe33 	bl	8020634 <iprintf>
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
 80159ce:	2150      	movs	r1, #80	; 0x50
 80159d0:	6878      	ldr	r0, [r7, #4]
 80159d2:	f7ff ffa7 	bl	8015924 <httpd_init_pcb>
}
 80159d6:	bf00      	nop
 80159d8:	3708      	adds	r7, #8
 80159da:	46bd      	mov	sp, r7
 80159dc:	bd80      	pop	{r7, pc}
 80159de:	bf00      	nop
 80159e0:	08021b98 	.word	0x08021b98
 80159e4:	08021d5c 	.word	0x08021d5c
 80159e8:	08021be0 	.word	0x08021be0

080159ec <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80159ec:	b480      	push	{r7}
 80159ee:	b083      	sub	sp, #12
 80159f0:	af00      	add	r7, sp, #0
 80159f2:	4603      	mov	r3, r0
 80159f4:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80159f6:	88fb      	ldrh	r3, [r7, #6]
 80159f8:	021b      	lsls	r3, r3, #8
 80159fa:	b21a      	sxth	r2, r3
 80159fc:	88fb      	ldrh	r3, [r7, #6]
 80159fe:	0a1b      	lsrs	r3, r3, #8
 8015a00:	b29b      	uxth	r3, r3
 8015a02:	b21b      	sxth	r3, r3
 8015a04:	4313      	orrs	r3, r2
 8015a06:	b21b      	sxth	r3, r3
 8015a08:	b29b      	uxth	r3, r3
}
 8015a0a:	4618      	mov	r0, r3
 8015a0c:	370c      	adds	r7, #12
 8015a0e:	46bd      	mov	sp, r7
 8015a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a14:	4770      	bx	lr

08015a16 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8015a16:	b480      	push	{r7}
 8015a18:	b083      	sub	sp, #12
 8015a1a:	af00      	add	r7, sp, #0
 8015a1c:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	061a      	lsls	r2, r3, #24
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	021b      	lsls	r3, r3, #8
 8015a26:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8015a2a:	431a      	orrs	r2, r3
 8015a2c:	687b      	ldr	r3, [r7, #4]
 8015a2e:	0a1b      	lsrs	r3, r3, #8
 8015a30:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8015a34:	431a      	orrs	r2, r3
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	0e1b      	lsrs	r3, r3, #24
 8015a3a:	4313      	orrs	r3, r2
}
 8015a3c:	4618      	mov	r0, r3
 8015a3e:	370c      	adds	r7, #12
 8015a40:	46bd      	mov	sp, r7
 8015a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a46:	4770      	bx	lr

08015a48 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 8015a48:	b580      	push	{r7, lr}
 8015a4a:	b086      	sub	sp, #24
 8015a4c:	af00      	add	r7, sp, #0
 8015a4e:	60f8      	str	r0, [r7, #12]
 8015a50:	60b9      	str	r1, [r7, #8]
 8015a52:	607a      	str	r2, [r7, #4]
  const char *p;
  size_t tokenlen = strlen(token);
 8015a54:	68b8      	ldr	r0, [r7, #8]
 8015a56:	f7f2 fbfd 	bl	8008254 <strlen>
 8015a5a:	6138      	str	r0, [r7, #16]
  if (tokenlen == 0) {
 8015a5c:	693b      	ldr	r3, [r7, #16]
 8015a5e:	2b00      	cmp	r3, #0
 8015a60:	d101      	bne.n	8015a66 <lwip_strnstr+0x1e>
    return LWIP_CONST_CAST(char *, buffer);
 8015a62:	68fb      	ldr	r3, [r7, #12]
 8015a64:	e022      	b.n	8015aac <lwip_strnstr+0x64>
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 8015a66:	68fb      	ldr	r3, [r7, #12]
 8015a68:	617b      	str	r3, [r7, #20]
 8015a6a:	e012      	b.n	8015a92 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 8015a6c:	697b      	ldr	r3, [r7, #20]
 8015a6e:	781a      	ldrb	r2, [r3, #0]
 8015a70:	68bb      	ldr	r3, [r7, #8]
 8015a72:	781b      	ldrb	r3, [r3, #0]
 8015a74:	429a      	cmp	r2, r3
 8015a76:	d109      	bne.n	8015a8c <lwip_strnstr+0x44>
 8015a78:	693a      	ldr	r2, [r7, #16]
 8015a7a:	68b9      	ldr	r1, [r7, #8]
 8015a7c:	6978      	ldr	r0, [r7, #20]
 8015a7e:	f00a fe32 	bl	80206e6 <strncmp>
 8015a82:	4603      	mov	r3, r0
 8015a84:	2b00      	cmp	r3, #0
 8015a86:	d101      	bne.n	8015a8c <lwip_strnstr+0x44>
      return LWIP_CONST_CAST(char *, p);
 8015a88:	697b      	ldr	r3, [r7, #20]
 8015a8a:	e00f      	b.n	8015aac <lwip_strnstr+0x64>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 8015a8c:	697b      	ldr	r3, [r7, #20]
 8015a8e:	3301      	adds	r3, #1
 8015a90:	617b      	str	r3, [r7, #20]
 8015a92:	697b      	ldr	r3, [r7, #20]
 8015a94:	781b      	ldrb	r3, [r3, #0]
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	d007      	beq.n	8015aaa <lwip_strnstr+0x62>
 8015a9a:	697a      	ldr	r2, [r7, #20]
 8015a9c:	693b      	ldr	r3, [r7, #16]
 8015a9e:	441a      	add	r2, r3
 8015aa0:	68f9      	ldr	r1, [r7, #12]
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	440b      	add	r3, r1
 8015aa6:	429a      	cmp	r2, r3
 8015aa8:	d9e0      	bls.n	8015a6c <lwip_strnstr+0x24>
    }
  }
  return NULL;
 8015aaa:	2300      	movs	r3, #0
}
 8015aac:	4618      	mov	r0, r3
 8015aae:	3718      	adds	r7, #24
 8015ab0:	46bd      	mov	sp, r7
 8015ab2:	bd80      	pop	{r7, pc}

08015ab4 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8015ab4:	b580      	push	{r7, lr}
 8015ab6:	b082      	sub	sp, #8
 8015ab8:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8015aba:	2300      	movs	r3, #0
 8015abc:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8015abe:	f00a fce9 	bl	8020494 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8015ac2:	f000 f8d5 	bl	8015c70 <mem_init>
  memp_init();
 8015ac6:	f000 fc31 	bl	801632c <memp_init>
  pbuf_init();
  netif_init();
 8015aca:	f000 fcf7 	bl	80164bc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8015ace:	f007 ffe1 	bl	801da94 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8015ad2:	f001 fe03 	bl	80176dc <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8015ad6:	f007 ff25 	bl	801d924 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8015ada:	bf00      	nop
 8015adc:	3708      	adds	r7, #8
 8015ade:	46bd      	mov	sp, r7
 8015ae0:	bd80      	pop	{r7, pc}
	...

08015ae4 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8015ae4:	b480      	push	{r7}
 8015ae6:	b083      	sub	sp, #12
 8015ae8:	af00      	add	r7, sp, #0
 8015aea:	4603      	mov	r3, r0
 8015aec:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8015aee:	4b05      	ldr	r3, [pc, #20]	; (8015b04 <ptr_to_mem+0x20>)
 8015af0:	681a      	ldr	r2, [r3, #0]
 8015af2:	88fb      	ldrh	r3, [r7, #6]
 8015af4:	4413      	add	r3, r2
}
 8015af6:	4618      	mov	r0, r3
 8015af8:	370c      	adds	r7, #12
 8015afa:	46bd      	mov	sp, r7
 8015afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b00:	4770      	bx	lr
 8015b02:	bf00      	nop
 8015b04:	20009304 	.word	0x20009304

08015b08 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8015b08:	b480      	push	{r7}
 8015b0a:	b083      	sub	sp, #12
 8015b0c:	af00      	add	r7, sp, #0
 8015b0e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8015b10:	687b      	ldr	r3, [r7, #4]
 8015b12:	4a05      	ldr	r2, [pc, #20]	; (8015b28 <mem_to_ptr+0x20>)
 8015b14:	6812      	ldr	r2, [r2, #0]
 8015b16:	1a9b      	subs	r3, r3, r2
 8015b18:	b29b      	uxth	r3, r3
}
 8015b1a:	4618      	mov	r0, r3
 8015b1c:	370c      	adds	r7, #12
 8015b1e:	46bd      	mov	sp, r7
 8015b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b24:	4770      	bx	lr
 8015b26:	bf00      	nop
 8015b28:	20009304 	.word	0x20009304

08015b2c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8015b2c:	b590      	push	{r4, r7, lr}
 8015b2e:	b085      	sub	sp, #20
 8015b30:	af00      	add	r7, sp, #0
 8015b32:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8015b34:	4b45      	ldr	r3, [pc, #276]	; (8015c4c <plug_holes+0x120>)
 8015b36:	681b      	ldr	r3, [r3, #0]
 8015b38:	687a      	ldr	r2, [r7, #4]
 8015b3a:	429a      	cmp	r2, r3
 8015b3c:	d206      	bcs.n	8015b4c <plug_holes+0x20>
 8015b3e:	4b44      	ldr	r3, [pc, #272]	; (8015c50 <plug_holes+0x124>)
 8015b40:	f240 12df 	movw	r2, #479	; 0x1df
 8015b44:	4943      	ldr	r1, [pc, #268]	; (8015c54 <plug_holes+0x128>)
 8015b46:	4844      	ldr	r0, [pc, #272]	; (8015c58 <plug_holes+0x12c>)
 8015b48:	f00a fd74 	bl	8020634 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8015b4c:	4b43      	ldr	r3, [pc, #268]	; (8015c5c <plug_holes+0x130>)
 8015b4e:	681b      	ldr	r3, [r3, #0]
 8015b50:	687a      	ldr	r2, [r7, #4]
 8015b52:	429a      	cmp	r2, r3
 8015b54:	d306      	bcc.n	8015b64 <plug_holes+0x38>
 8015b56:	4b3e      	ldr	r3, [pc, #248]	; (8015c50 <plug_holes+0x124>)
 8015b58:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8015b5c:	4940      	ldr	r1, [pc, #256]	; (8015c60 <plug_holes+0x134>)
 8015b5e:	483e      	ldr	r0, [pc, #248]	; (8015c58 <plug_holes+0x12c>)
 8015b60:	f00a fd68 	bl	8020634 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	791b      	ldrb	r3, [r3, #4]
 8015b68:	2b00      	cmp	r3, #0
 8015b6a:	d006      	beq.n	8015b7a <plug_holes+0x4e>
 8015b6c:	4b38      	ldr	r3, [pc, #224]	; (8015c50 <plug_holes+0x124>)
 8015b6e:	f240 12e1 	movw	r2, #481	; 0x1e1
 8015b72:	493c      	ldr	r1, [pc, #240]	; (8015c64 <plug_holes+0x138>)
 8015b74:	4838      	ldr	r0, [pc, #224]	; (8015c58 <plug_holes+0x12c>)
 8015b76:	f00a fd5d 	bl	8020634 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8015b7a:	687b      	ldr	r3, [r7, #4]
 8015b7c:	881b      	ldrh	r3, [r3, #0]
 8015b7e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015b82:	d906      	bls.n	8015b92 <plug_holes+0x66>
 8015b84:	4b32      	ldr	r3, [pc, #200]	; (8015c50 <plug_holes+0x124>)
 8015b86:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8015b8a:	4937      	ldr	r1, [pc, #220]	; (8015c68 <plug_holes+0x13c>)
 8015b8c:	4832      	ldr	r0, [pc, #200]	; (8015c58 <plug_holes+0x12c>)
 8015b8e:	f00a fd51 	bl	8020634 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	881b      	ldrh	r3, [r3, #0]
 8015b96:	4618      	mov	r0, r3
 8015b98:	f7ff ffa4 	bl	8015ae4 <ptr_to_mem>
 8015b9c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8015b9e:	687a      	ldr	r2, [r7, #4]
 8015ba0:	68fb      	ldr	r3, [r7, #12]
 8015ba2:	429a      	cmp	r2, r3
 8015ba4:	d024      	beq.n	8015bf0 <plug_holes+0xc4>
 8015ba6:	68fb      	ldr	r3, [r7, #12]
 8015ba8:	791b      	ldrb	r3, [r3, #4]
 8015baa:	2b00      	cmp	r3, #0
 8015bac:	d120      	bne.n	8015bf0 <plug_holes+0xc4>
 8015bae:	4b2b      	ldr	r3, [pc, #172]	; (8015c5c <plug_holes+0x130>)
 8015bb0:	681b      	ldr	r3, [r3, #0]
 8015bb2:	68fa      	ldr	r2, [r7, #12]
 8015bb4:	429a      	cmp	r2, r3
 8015bb6:	d01b      	beq.n	8015bf0 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8015bb8:	4b2c      	ldr	r3, [pc, #176]	; (8015c6c <plug_holes+0x140>)
 8015bba:	681b      	ldr	r3, [r3, #0]
 8015bbc:	68fa      	ldr	r2, [r7, #12]
 8015bbe:	429a      	cmp	r2, r3
 8015bc0:	d102      	bne.n	8015bc8 <plug_holes+0x9c>
      lfree = mem;
 8015bc2:	4a2a      	ldr	r2, [pc, #168]	; (8015c6c <plug_holes+0x140>)
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8015bc8:	68fb      	ldr	r3, [r7, #12]
 8015bca:	881a      	ldrh	r2, [r3, #0]
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8015bd0:	68fb      	ldr	r3, [r7, #12]
 8015bd2:	881b      	ldrh	r3, [r3, #0]
 8015bd4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015bd8:	d00a      	beq.n	8015bf0 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8015bda:	68fb      	ldr	r3, [r7, #12]
 8015bdc:	881b      	ldrh	r3, [r3, #0]
 8015bde:	4618      	mov	r0, r3
 8015be0:	f7ff ff80 	bl	8015ae4 <ptr_to_mem>
 8015be4:	4604      	mov	r4, r0
 8015be6:	6878      	ldr	r0, [r7, #4]
 8015be8:	f7ff ff8e 	bl	8015b08 <mem_to_ptr>
 8015bec:	4603      	mov	r3, r0
 8015bee:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	885b      	ldrh	r3, [r3, #2]
 8015bf4:	4618      	mov	r0, r3
 8015bf6:	f7ff ff75 	bl	8015ae4 <ptr_to_mem>
 8015bfa:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8015bfc:	68ba      	ldr	r2, [r7, #8]
 8015bfe:	687b      	ldr	r3, [r7, #4]
 8015c00:	429a      	cmp	r2, r3
 8015c02:	d01f      	beq.n	8015c44 <plug_holes+0x118>
 8015c04:	68bb      	ldr	r3, [r7, #8]
 8015c06:	791b      	ldrb	r3, [r3, #4]
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	d11b      	bne.n	8015c44 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8015c0c:	4b17      	ldr	r3, [pc, #92]	; (8015c6c <plug_holes+0x140>)
 8015c0e:	681b      	ldr	r3, [r3, #0]
 8015c10:	687a      	ldr	r2, [r7, #4]
 8015c12:	429a      	cmp	r2, r3
 8015c14:	d102      	bne.n	8015c1c <plug_holes+0xf0>
      lfree = pmem;
 8015c16:	4a15      	ldr	r2, [pc, #84]	; (8015c6c <plug_holes+0x140>)
 8015c18:	68bb      	ldr	r3, [r7, #8]
 8015c1a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	881a      	ldrh	r2, [r3, #0]
 8015c20:	68bb      	ldr	r3, [r7, #8]
 8015c22:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8015c24:	687b      	ldr	r3, [r7, #4]
 8015c26:	881b      	ldrh	r3, [r3, #0]
 8015c28:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015c2c:	d00a      	beq.n	8015c44 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8015c2e:	687b      	ldr	r3, [r7, #4]
 8015c30:	881b      	ldrh	r3, [r3, #0]
 8015c32:	4618      	mov	r0, r3
 8015c34:	f7ff ff56 	bl	8015ae4 <ptr_to_mem>
 8015c38:	4604      	mov	r4, r0
 8015c3a:	68b8      	ldr	r0, [r7, #8]
 8015c3c:	f7ff ff64 	bl	8015b08 <mem_to_ptr>
 8015c40:	4603      	mov	r3, r0
 8015c42:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8015c44:	bf00      	nop
 8015c46:	3714      	adds	r7, #20
 8015c48:	46bd      	mov	sp, r7
 8015c4a:	bd90      	pop	{r4, r7, pc}
 8015c4c:	20009304 	.word	0x20009304
 8015c50:	08021d78 	.word	0x08021d78
 8015c54:	08021da8 	.word	0x08021da8
 8015c58:	08021dc0 	.word	0x08021dc0
 8015c5c:	20009308 	.word	0x20009308
 8015c60:	08021de8 	.word	0x08021de8
 8015c64:	08021e04 	.word	0x08021e04
 8015c68:	08021e20 	.word	0x08021e20
 8015c6c:	20009310 	.word	0x20009310

08015c70 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8015c70:	b580      	push	{r7, lr}
 8015c72:	b082      	sub	sp, #8
 8015c74:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8015c76:	4b1f      	ldr	r3, [pc, #124]	; (8015cf4 <mem_init+0x84>)
 8015c78:	3303      	adds	r3, #3
 8015c7a:	f023 0303 	bic.w	r3, r3, #3
 8015c7e:	461a      	mov	r2, r3
 8015c80:	4b1d      	ldr	r3, [pc, #116]	; (8015cf8 <mem_init+0x88>)
 8015c82:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8015c84:	4b1c      	ldr	r3, [pc, #112]	; (8015cf8 <mem_init+0x88>)
 8015c86:	681b      	ldr	r3, [r3, #0]
 8015c88:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8015c8a:	687b      	ldr	r3, [r7, #4]
 8015c8c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8015c90:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	2200      	movs	r2, #0
 8015c96:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	2200      	movs	r2, #0
 8015c9c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8015c9e:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 8015ca2:	f7ff ff1f 	bl	8015ae4 <ptr_to_mem>
 8015ca6:	4602      	mov	r2, r0
 8015ca8:	4b14      	ldr	r3, [pc, #80]	; (8015cfc <mem_init+0x8c>)
 8015caa:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 8015cac:	4b13      	ldr	r3, [pc, #76]	; (8015cfc <mem_init+0x8c>)
 8015cae:	681b      	ldr	r3, [r3, #0]
 8015cb0:	2201      	movs	r2, #1
 8015cb2:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8015cb4:	4b11      	ldr	r3, [pc, #68]	; (8015cfc <mem_init+0x8c>)
 8015cb6:	681b      	ldr	r3, [r3, #0]
 8015cb8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8015cbc:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8015cbe:	4b0f      	ldr	r3, [pc, #60]	; (8015cfc <mem_init+0x8c>)
 8015cc0:	681b      	ldr	r3, [r3, #0]
 8015cc2:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8015cc6:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8015cc8:	4b0b      	ldr	r3, [pc, #44]	; (8015cf8 <mem_init+0x88>)
 8015cca:	681b      	ldr	r3, [r3, #0]
 8015ccc:	4a0c      	ldr	r2, [pc, #48]	; (8015d00 <mem_init+0x90>)
 8015cce:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8015cd0:	480c      	ldr	r0, [pc, #48]	; (8015d04 <mem_init+0x94>)
 8015cd2:	f00a fbed 	bl	80204b0 <sys_mutex_new>
 8015cd6:	4603      	mov	r3, r0
 8015cd8:	2b00      	cmp	r3, #0
 8015cda:	d006      	beq.n	8015cea <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8015cdc:	4b0a      	ldr	r3, [pc, #40]	; (8015d08 <mem_init+0x98>)
 8015cde:	f240 221f 	movw	r2, #543	; 0x21f
 8015ce2:	490a      	ldr	r1, [pc, #40]	; (8015d0c <mem_init+0x9c>)
 8015ce4:	480a      	ldr	r0, [pc, #40]	; (8015d10 <mem_init+0xa0>)
 8015ce6:	f00a fca5 	bl	8020634 <iprintf>
  }
}
 8015cea:	bf00      	nop
 8015cec:	3708      	adds	r7, #8
 8015cee:	46bd      	mov	sp, r7
 8015cf0:	bd80      	pop	{r7, pc}
 8015cf2:	bf00      	nop
 8015cf4:	2001c834 	.word	0x2001c834
 8015cf8:	20009304 	.word	0x20009304
 8015cfc:	20009308 	.word	0x20009308
 8015d00:	20009310 	.word	0x20009310
 8015d04:	2000930c 	.word	0x2000930c
 8015d08:	08021d78 	.word	0x08021d78
 8015d0c:	08021e4c 	.word	0x08021e4c
 8015d10:	08021dc0 	.word	0x08021dc0

08015d14 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8015d14:	b580      	push	{r7, lr}
 8015d16:	b086      	sub	sp, #24
 8015d18:	af00      	add	r7, sp, #0
 8015d1a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8015d1c:	6878      	ldr	r0, [r7, #4]
 8015d1e:	f7ff fef3 	bl	8015b08 <mem_to_ptr>
 8015d22:	4603      	mov	r3, r0
 8015d24:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	881b      	ldrh	r3, [r3, #0]
 8015d2a:	4618      	mov	r0, r3
 8015d2c:	f7ff feda 	bl	8015ae4 <ptr_to_mem>
 8015d30:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	885b      	ldrh	r3, [r3, #2]
 8015d36:	4618      	mov	r0, r3
 8015d38:	f7ff fed4 	bl	8015ae4 <ptr_to_mem>
 8015d3c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	881b      	ldrh	r3, [r3, #0]
 8015d42:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015d46:	d818      	bhi.n	8015d7a <mem_link_valid+0x66>
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	885b      	ldrh	r3, [r3, #2]
 8015d4c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015d50:	d813      	bhi.n	8015d7a <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8015d56:	8afa      	ldrh	r2, [r7, #22]
 8015d58:	429a      	cmp	r2, r3
 8015d5a:	d004      	beq.n	8015d66 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8015d5c:	68fb      	ldr	r3, [r7, #12]
 8015d5e:	881b      	ldrh	r3, [r3, #0]
 8015d60:	8afa      	ldrh	r2, [r7, #22]
 8015d62:	429a      	cmp	r2, r3
 8015d64:	d109      	bne.n	8015d7a <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8015d66:	4b08      	ldr	r3, [pc, #32]	; (8015d88 <mem_link_valid+0x74>)
 8015d68:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8015d6a:	693a      	ldr	r2, [r7, #16]
 8015d6c:	429a      	cmp	r2, r3
 8015d6e:	d006      	beq.n	8015d7e <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8015d70:	693b      	ldr	r3, [r7, #16]
 8015d72:	885b      	ldrh	r3, [r3, #2]
 8015d74:	8afa      	ldrh	r2, [r7, #22]
 8015d76:	429a      	cmp	r2, r3
 8015d78:	d001      	beq.n	8015d7e <mem_link_valid+0x6a>
    return 0;
 8015d7a:	2300      	movs	r3, #0
 8015d7c:	e000      	b.n	8015d80 <mem_link_valid+0x6c>
  }
  return 1;
 8015d7e:	2301      	movs	r3, #1
}
 8015d80:	4618      	mov	r0, r3
 8015d82:	3718      	adds	r7, #24
 8015d84:	46bd      	mov	sp, r7
 8015d86:	bd80      	pop	{r7, pc}
 8015d88:	20009308 	.word	0x20009308

08015d8c <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8015d8c:	b580      	push	{r7, lr}
 8015d8e:	b088      	sub	sp, #32
 8015d90:	af00      	add	r7, sp, #0
 8015d92:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8015d94:	687b      	ldr	r3, [r7, #4]
 8015d96:	2b00      	cmp	r3, #0
 8015d98:	d070      	beq.n	8015e7c <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8015d9a:	687b      	ldr	r3, [r7, #4]
 8015d9c:	f003 0303 	and.w	r3, r3, #3
 8015da0:	2b00      	cmp	r3, #0
 8015da2:	d00d      	beq.n	8015dc0 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8015da4:	4b37      	ldr	r3, [pc, #220]	; (8015e84 <mem_free+0xf8>)
 8015da6:	f240 2273 	movw	r2, #627	; 0x273
 8015daa:	4937      	ldr	r1, [pc, #220]	; (8015e88 <mem_free+0xfc>)
 8015dac:	4837      	ldr	r0, [pc, #220]	; (8015e8c <mem_free+0x100>)
 8015dae:	f00a fc41 	bl	8020634 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015db2:	f00a fbdb 	bl	802056c <sys_arch_protect>
 8015db6:	60f8      	str	r0, [r7, #12]
 8015db8:	68f8      	ldr	r0, [r7, #12]
 8015dba:	f00a fbe5 	bl	8020588 <sys_arch_unprotect>
    return;
 8015dbe:	e05e      	b.n	8015e7e <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	3b08      	subs	r3, #8
 8015dc4:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8015dc6:	4b32      	ldr	r3, [pc, #200]	; (8015e90 <mem_free+0x104>)
 8015dc8:	681b      	ldr	r3, [r3, #0]
 8015dca:	69fa      	ldr	r2, [r7, #28]
 8015dcc:	429a      	cmp	r2, r3
 8015dce:	d306      	bcc.n	8015dde <mem_free+0x52>
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	f103 020c 	add.w	r2, r3, #12
 8015dd6:	4b2f      	ldr	r3, [pc, #188]	; (8015e94 <mem_free+0x108>)
 8015dd8:	681b      	ldr	r3, [r3, #0]
 8015dda:	429a      	cmp	r2, r3
 8015ddc:	d90d      	bls.n	8015dfa <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8015dde:	4b29      	ldr	r3, [pc, #164]	; (8015e84 <mem_free+0xf8>)
 8015de0:	f240 227f 	movw	r2, #639	; 0x27f
 8015de4:	492c      	ldr	r1, [pc, #176]	; (8015e98 <mem_free+0x10c>)
 8015de6:	4829      	ldr	r0, [pc, #164]	; (8015e8c <mem_free+0x100>)
 8015de8:	f00a fc24 	bl	8020634 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015dec:	f00a fbbe 	bl	802056c <sys_arch_protect>
 8015df0:	6138      	str	r0, [r7, #16]
 8015df2:	6938      	ldr	r0, [r7, #16]
 8015df4:	f00a fbc8 	bl	8020588 <sys_arch_unprotect>
    return;
 8015df8:	e041      	b.n	8015e7e <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8015dfa:	4828      	ldr	r0, [pc, #160]	; (8015e9c <mem_free+0x110>)
 8015dfc:	f00a fb74 	bl	80204e8 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8015e00:	69fb      	ldr	r3, [r7, #28]
 8015e02:	791b      	ldrb	r3, [r3, #4]
 8015e04:	2b00      	cmp	r3, #0
 8015e06:	d110      	bne.n	8015e2a <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8015e08:	4b1e      	ldr	r3, [pc, #120]	; (8015e84 <mem_free+0xf8>)
 8015e0a:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8015e0e:	4924      	ldr	r1, [pc, #144]	; (8015ea0 <mem_free+0x114>)
 8015e10:	481e      	ldr	r0, [pc, #120]	; (8015e8c <mem_free+0x100>)
 8015e12:	f00a fc0f 	bl	8020634 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8015e16:	4821      	ldr	r0, [pc, #132]	; (8015e9c <mem_free+0x110>)
 8015e18:	f00a fb75 	bl	8020506 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015e1c:	f00a fba6 	bl	802056c <sys_arch_protect>
 8015e20:	6178      	str	r0, [r7, #20]
 8015e22:	6978      	ldr	r0, [r7, #20]
 8015e24:	f00a fbb0 	bl	8020588 <sys_arch_unprotect>
    return;
 8015e28:	e029      	b.n	8015e7e <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8015e2a:	69f8      	ldr	r0, [r7, #28]
 8015e2c:	f7ff ff72 	bl	8015d14 <mem_link_valid>
 8015e30:	4603      	mov	r3, r0
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	d110      	bne.n	8015e58 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8015e36:	4b13      	ldr	r3, [pc, #76]	; (8015e84 <mem_free+0xf8>)
 8015e38:	f240 2295 	movw	r2, #661	; 0x295
 8015e3c:	4919      	ldr	r1, [pc, #100]	; (8015ea4 <mem_free+0x118>)
 8015e3e:	4813      	ldr	r0, [pc, #76]	; (8015e8c <mem_free+0x100>)
 8015e40:	f00a fbf8 	bl	8020634 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8015e44:	4815      	ldr	r0, [pc, #84]	; (8015e9c <mem_free+0x110>)
 8015e46:	f00a fb5e 	bl	8020506 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015e4a:	f00a fb8f 	bl	802056c <sys_arch_protect>
 8015e4e:	61b8      	str	r0, [r7, #24]
 8015e50:	69b8      	ldr	r0, [r7, #24]
 8015e52:	f00a fb99 	bl	8020588 <sys_arch_unprotect>
    return;
 8015e56:	e012      	b.n	8015e7e <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8015e58:	69fb      	ldr	r3, [r7, #28]
 8015e5a:	2200      	movs	r2, #0
 8015e5c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8015e5e:	4b12      	ldr	r3, [pc, #72]	; (8015ea8 <mem_free+0x11c>)
 8015e60:	681b      	ldr	r3, [r3, #0]
 8015e62:	69fa      	ldr	r2, [r7, #28]
 8015e64:	429a      	cmp	r2, r3
 8015e66:	d202      	bcs.n	8015e6e <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8015e68:	4a0f      	ldr	r2, [pc, #60]	; (8015ea8 <mem_free+0x11c>)
 8015e6a:	69fb      	ldr	r3, [r7, #28]
 8015e6c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8015e6e:	69f8      	ldr	r0, [r7, #28]
 8015e70:	f7ff fe5c 	bl	8015b2c <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8015e74:	4809      	ldr	r0, [pc, #36]	; (8015e9c <mem_free+0x110>)
 8015e76:	f00a fb46 	bl	8020506 <sys_mutex_unlock>
 8015e7a:	e000      	b.n	8015e7e <mem_free+0xf2>
    return;
 8015e7c:	bf00      	nop
}
 8015e7e:	3720      	adds	r7, #32
 8015e80:	46bd      	mov	sp, r7
 8015e82:	bd80      	pop	{r7, pc}
 8015e84:	08021d78 	.word	0x08021d78
 8015e88:	08021e68 	.word	0x08021e68
 8015e8c:	08021dc0 	.word	0x08021dc0
 8015e90:	20009304 	.word	0x20009304
 8015e94:	20009308 	.word	0x20009308
 8015e98:	08021e8c 	.word	0x08021e8c
 8015e9c:	2000930c 	.word	0x2000930c
 8015ea0:	08021ea8 	.word	0x08021ea8
 8015ea4:	08021ed0 	.word	0x08021ed0
 8015ea8:	20009310 	.word	0x20009310

08015eac <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8015eac:	b580      	push	{r7, lr}
 8015eae:	b088      	sub	sp, #32
 8015eb0:	af00      	add	r7, sp, #0
 8015eb2:	6078      	str	r0, [r7, #4]
 8015eb4:	460b      	mov	r3, r1
 8015eb6:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8015eb8:	887b      	ldrh	r3, [r7, #2]
 8015eba:	3303      	adds	r3, #3
 8015ebc:	b29b      	uxth	r3, r3
 8015ebe:	f023 0303 	bic.w	r3, r3, #3
 8015ec2:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8015ec4:	8bfb      	ldrh	r3, [r7, #30]
 8015ec6:	2b0b      	cmp	r3, #11
 8015ec8:	d801      	bhi.n	8015ece <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8015eca:	230c      	movs	r3, #12
 8015ecc:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8015ece:	8bfb      	ldrh	r3, [r7, #30]
 8015ed0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015ed4:	d803      	bhi.n	8015ede <mem_trim+0x32>
 8015ed6:	8bfa      	ldrh	r2, [r7, #30]
 8015ed8:	887b      	ldrh	r3, [r7, #2]
 8015eda:	429a      	cmp	r2, r3
 8015edc:	d201      	bcs.n	8015ee2 <mem_trim+0x36>
    return NULL;
 8015ede:	2300      	movs	r3, #0
 8015ee0:	e0d8      	b.n	8016094 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8015ee2:	4b6e      	ldr	r3, [pc, #440]	; (801609c <mem_trim+0x1f0>)
 8015ee4:	681b      	ldr	r3, [r3, #0]
 8015ee6:	687a      	ldr	r2, [r7, #4]
 8015ee8:	429a      	cmp	r2, r3
 8015eea:	d304      	bcc.n	8015ef6 <mem_trim+0x4a>
 8015eec:	4b6c      	ldr	r3, [pc, #432]	; (80160a0 <mem_trim+0x1f4>)
 8015eee:	681b      	ldr	r3, [r3, #0]
 8015ef0:	687a      	ldr	r2, [r7, #4]
 8015ef2:	429a      	cmp	r2, r3
 8015ef4:	d306      	bcc.n	8015f04 <mem_trim+0x58>
 8015ef6:	4b6b      	ldr	r3, [pc, #428]	; (80160a4 <mem_trim+0x1f8>)
 8015ef8:	f240 22d2 	movw	r2, #722	; 0x2d2
 8015efc:	496a      	ldr	r1, [pc, #424]	; (80160a8 <mem_trim+0x1fc>)
 8015efe:	486b      	ldr	r0, [pc, #428]	; (80160ac <mem_trim+0x200>)
 8015f00:	f00a fb98 	bl	8020634 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8015f04:	4b65      	ldr	r3, [pc, #404]	; (801609c <mem_trim+0x1f0>)
 8015f06:	681b      	ldr	r3, [r3, #0]
 8015f08:	687a      	ldr	r2, [r7, #4]
 8015f0a:	429a      	cmp	r2, r3
 8015f0c:	d304      	bcc.n	8015f18 <mem_trim+0x6c>
 8015f0e:	4b64      	ldr	r3, [pc, #400]	; (80160a0 <mem_trim+0x1f4>)
 8015f10:	681b      	ldr	r3, [r3, #0]
 8015f12:	687a      	ldr	r2, [r7, #4]
 8015f14:	429a      	cmp	r2, r3
 8015f16:	d307      	bcc.n	8015f28 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015f18:	f00a fb28 	bl	802056c <sys_arch_protect>
 8015f1c:	60b8      	str	r0, [r7, #8]
 8015f1e:	68b8      	ldr	r0, [r7, #8]
 8015f20:	f00a fb32 	bl	8020588 <sys_arch_unprotect>
    return rmem;
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	e0b5      	b.n	8016094 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8015f28:	687b      	ldr	r3, [r7, #4]
 8015f2a:	3b08      	subs	r3, #8
 8015f2c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8015f2e:	69b8      	ldr	r0, [r7, #24]
 8015f30:	f7ff fdea 	bl	8015b08 <mem_to_ptr>
 8015f34:	4603      	mov	r3, r0
 8015f36:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8015f38:	69bb      	ldr	r3, [r7, #24]
 8015f3a:	881a      	ldrh	r2, [r3, #0]
 8015f3c:	8afb      	ldrh	r3, [r7, #22]
 8015f3e:	1ad3      	subs	r3, r2, r3
 8015f40:	b29b      	uxth	r3, r3
 8015f42:	3b08      	subs	r3, #8
 8015f44:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8015f46:	8bfa      	ldrh	r2, [r7, #30]
 8015f48:	8abb      	ldrh	r3, [r7, #20]
 8015f4a:	429a      	cmp	r2, r3
 8015f4c:	d906      	bls.n	8015f5c <mem_trim+0xb0>
 8015f4e:	4b55      	ldr	r3, [pc, #340]	; (80160a4 <mem_trim+0x1f8>)
 8015f50:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8015f54:	4956      	ldr	r1, [pc, #344]	; (80160b0 <mem_trim+0x204>)
 8015f56:	4855      	ldr	r0, [pc, #340]	; (80160ac <mem_trim+0x200>)
 8015f58:	f00a fb6c 	bl	8020634 <iprintf>
  if (newsize > size) {
 8015f5c:	8bfa      	ldrh	r2, [r7, #30]
 8015f5e:	8abb      	ldrh	r3, [r7, #20]
 8015f60:	429a      	cmp	r2, r3
 8015f62:	d901      	bls.n	8015f68 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8015f64:	2300      	movs	r3, #0
 8015f66:	e095      	b.n	8016094 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8015f68:	8bfa      	ldrh	r2, [r7, #30]
 8015f6a:	8abb      	ldrh	r3, [r7, #20]
 8015f6c:	429a      	cmp	r2, r3
 8015f6e:	d101      	bne.n	8015f74 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8015f70:	687b      	ldr	r3, [r7, #4]
 8015f72:	e08f      	b.n	8016094 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8015f74:	484f      	ldr	r0, [pc, #316]	; (80160b4 <mem_trim+0x208>)
 8015f76:	f00a fab7 	bl	80204e8 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8015f7a:	69bb      	ldr	r3, [r7, #24]
 8015f7c:	881b      	ldrh	r3, [r3, #0]
 8015f7e:	4618      	mov	r0, r3
 8015f80:	f7ff fdb0 	bl	8015ae4 <ptr_to_mem>
 8015f84:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8015f86:	693b      	ldr	r3, [r7, #16]
 8015f88:	791b      	ldrb	r3, [r3, #4]
 8015f8a:	2b00      	cmp	r3, #0
 8015f8c:	d13f      	bne.n	801600e <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015f8e:	69bb      	ldr	r3, [r7, #24]
 8015f90:	881b      	ldrh	r3, [r3, #0]
 8015f92:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015f96:	d106      	bne.n	8015fa6 <mem_trim+0xfa>
 8015f98:	4b42      	ldr	r3, [pc, #264]	; (80160a4 <mem_trim+0x1f8>)
 8015f9a:	f240 22f5 	movw	r2, #757	; 0x2f5
 8015f9e:	4946      	ldr	r1, [pc, #280]	; (80160b8 <mem_trim+0x20c>)
 8015fa0:	4842      	ldr	r0, [pc, #264]	; (80160ac <mem_trim+0x200>)
 8015fa2:	f00a fb47 	bl	8020634 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8015fa6:	693b      	ldr	r3, [r7, #16]
 8015fa8:	881b      	ldrh	r3, [r3, #0]
 8015faa:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015fac:	8afa      	ldrh	r2, [r7, #22]
 8015fae:	8bfb      	ldrh	r3, [r7, #30]
 8015fb0:	4413      	add	r3, r2
 8015fb2:	b29b      	uxth	r3, r3
 8015fb4:	3308      	adds	r3, #8
 8015fb6:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8015fb8:	4b40      	ldr	r3, [pc, #256]	; (80160bc <mem_trim+0x210>)
 8015fba:	681b      	ldr	r3, [r3, #0]
 8015fbc:	693a      	ldr	r2, [r7, #16]
 8015fbe:	429a      	cmp	r2, r3
 8015fc0:	d106      	bne.n	8015fd0 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8015fc2:	89fb      	ldrh	r3, [r7, #14]
 8015fc4:	4618      	mov	r0, r3
 8015fc6:	f7ff fd8d 	bl	8015ae4 <ptr_to_mem>
 8015fca:	4602      	mov	r2, r0
 8015fcc:	4b3b      	ldr	r3, [pc, #236]	; (80160bc <mem_trim+0x210>)
 8015fce:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8015fd0:	89fb      	ldrh	r3, [r7, #14]
 8015fd2:	4618      	mov	r0, r3
 8015fd4:	f7ff fd86 	bl	8015ae4 <ptr_to_mem>
 8015fd8:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8015fda:	693b      	ldr	r3, [r7, #16]
 8015fdc:	2200      	movs	r2, #0
 8015fde:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8015fe0:	693b      	ldr	r3, [r7, #16]
 8015fe2:	89ba      	ldrh	r2, [r7, #12]
 8015fe4:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8015fe6:	693b      	ldr	r3, [r7, #16]
 8015fe8:	8afa      	ldrh	r2, [r7, #22]
 8015fea:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8015fec:	69bb      	ldr	r3, [r7, #24]
 8015fee:	89fa      	ldrh	r2, [r7, #14]
 8015ff0:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015ff2:	693b      	ldr	r3, [r7, #16]
 8015ff4:	881b      	ldrh	r3, [r3, #0]
 8015ff6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015ffa:	d047      	beq.n	801608c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8015ffc:	693b      	ldr	r3, [r7, #16]
 8015ffe:	881b      	ldrh	r3, [r3, #0]
 8016000:	4618      	mov	r0, r3
 8016002:	f7ff fd6f 	bl	8015ae4 <ptr_to_mem>
 8016006:	4602      	mov	r2, r0
 8016008:	89fb      	ldrh	r3, [r7, #14]
 801600a:	8053      	strh	r3, [r2, #2]
 801600c:	e03e      	b.n	801608c <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801600e:	8bfb      	ldrh	r3, [r7, #30]
 8016010:	f103 0214 	add.w	r2, r3, #20
 8016014:	8abb      	ldrh	r3, [r7, #20]
 8016016:	429a      	cmp	r2, r3
 8016018:	d838      	bhi.n	801608c <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801601a:	8afa      	ldrh	r2, [r7, #22]
 801601c:	8bfb      	ldrh	r3, [r7, #30]
 801601e:	4413      	add	r3, r2
 8016020:	b29b      	uxth	r3, r3
 8016022:	3308      	adds	r3, #8
 8016024:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8016026:	69bb      	ldr	r3, [r7, #24]
 8016028:	881b      	ldrh	r3, [r3, #0]
 801602a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801602e:	d106      	bne.n	801603e <mem_trim+0x192>
 8016030:	4b1c      	ldr	r3, [pc, #112]	; (80160a4 <mem_trim+0x1f8>)
 8016032:	f240 3216 	movw	r2, #790	; 0x316
 8016036:	4920      	ldr	r1, [pc, #128]	; (80160b8 <mem_trim+0x20c>)
 8016038:	481c      	ldr	r0, [pc, #112]	; (80160ac <mem_trim+0x200>)
 801603a:	f00a fafb 	bl	8020634 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 801603e:	89fb      	ldrh	r3, [r7, #14]
 8016040:	4618      	mov	r0, r3
 8016042:	f7ff fd4f 	bl	8015ae4 <ptr_to_mem>
 8016046:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8016048:	4b1c      	ldr	r3, [pc, #112]	; (80160bc <mem_trim+0x210>)
 801604a:	681b      	ldr	r3, [r3, #0]
 801604c:	693a      	ldr	r2, [r7, #16]
 801604e:	429a      	cmp	r2, r3
 8016050:	d202      	bcs.n	8016058 <mem_trim+0x1ac>
      lfree = mem2;
 8016052:	4a1a      	ldr	r2, [pc, #104]	; (80160bc <mem_trim+0x210>)
 8016054:	693b      	ldr	r3, [r7, #16]
 8016056:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8016058:	693b      	ldr	r3, [r7, #16]
 801605a:	2200      	movs	r2, #0
 801605c:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 801605e:	69bb      	ldr	r3, [r7, #24]
 8016060:	881a      	ldrh	r2, [r3, #0]
 8016062:	693b      	ldr	r3, [r7, #16]
 8016064:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8016066:	693b      	ldr	r3, [r7, #16]
 8016068:	8afa      	ldrh	r2, [r7, #22]
 801606a:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 801606c:	69bb      	ldr	r3, [r7, #24]
 801606e:	89fa      	ldrh	r2, [r7, #14]
 8016070:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8016072:	693b      	ldr	r3, [r7, #16]
 8016074:	881b      	ldrh	r3, [r3, #0]
 8016076:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801607a:	d007      	beq.n	801608c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801607c:	693b      	ldr	r3, [r7, #16]
 801607e:	881b      	ldrh	r3, [r3, #0]
 8016080:	4618      	mov	r0, r3
 8016082:	f7ff fd2f 	bl	8015ae4 <ptr_to_mem>
 8016086:	4602      	mov	r2, r0
 8016088:	89fb      	ldrh	r3, [r7, #14]
 801608a:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801608c:	4809      	ldr	r0, [pc, #36]	; (80160b4 <mem_trim+0x208>)
 801608e:	f00a fa3a 	bl	8020506 <sys_mutex_unlock>
  return rmem;
 8016092:	687b      	ldr	r3, [r7, #4]
}
 8016094:	4618      	mov	r0, r3
 8016096:	3720      	adds	r7, #32
 8016098:	46bd      	mov	sp, r7
 801609a:	bd80      	pop	{r7, pc}
 801609c:	20009304 	.word	0x20009304
 80160a0:	20009308 	.word	0x20009308
 80160a4:	08021d78 	.word	0x08021d78
 80160a8:	08021f04 	.word	0x08021f04
 80160ac:	08021dc0 	.word	0x08021dc0
 80160b0:	08021f1c 	.word	0x08021f1c
 80160b4:	2000930c 	.word	0x2000930c
 80160b8:	08021f3c 	.word	0x08021f3c
 80160bc:	20009310 	.word	0x20009310

080160c0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 80160c0:	b580      	push	{r7, lr}
 80160c2:	b088      	sub	sp, #32
 80160c4:	af00      	add	r7, sp, #0
 80160c6:	4603      	mov	r3, r0
 80160c8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 80160ca:	88fb      	ldrh	r3, [r7, #6]
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d101      	bne.n	80160d4 <mem_malloc+0x14>
    return NULL;
 80160d0:	2300      	movs	r3, #0
 80160d2:	e0e2      	b.n	801629a <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 80160d4:	88fb      	ldrh	r3, [r7, #6]
 80160d6:	3303      	adds	r3, #3
 80160d8:	b29b      	uxth	r3, r3
 80160da:	f023 0303 	bic.w	r3, r3, #3
 80160de:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 80160e0:	8bbb      	ldrh	r3, [r7, #28]
 80160e2:	2b0b      	cmp	r3, #11
 80160e4:	d801      	bhi.n	80160ea <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 80160e6:	230c      	movs	r3, #12
 80160e8:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 80160ea:	8bbb      	ldrh	r3, [r7, #28]
 80160ec:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80160f0:	d803      	bhi.n	80160fa <mem_malloc+0x3a>
 80160f2:	8bba      	ldrh	r2, [r7, #28]
 80160f4:	88fb      	ldrh	r3, [r7, #6]
 80160f6:	429a      	cmp	r2, r3
 80160f8:	d201      	bcs.n	80160fe <mem_malloc+0x3e>
    return NULL;
 80160fa:	2300      	movs	r3, #0
 80160fc:	e0cd      	b.n	801629a <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 80160fe:	4869      	ldr	r0, [pc, #420]	; (80162a4 <mem_malloc+0x1e4>)
 8016100:	f00a f9f2 	bl	80204e8 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8016104:	4b68      	ldr	r3, [pc, #416]	; (80162a8 <mem_malloc+0x1e8>)
 8016106:	681b      	ldr	r3, [r3, #0]
 8016108:	4618      	mov	r0, r3
 801610a:	f7ff fcfd 	bl	8015b08 <mem_to_ptr>
 801610e:	4603      	mov	r3, r0
 8016110:	83fb      	strh	r3, [r7, #30]
 8016112:	e0b7      	b.n	8016284 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8016114:	8bfb      	ldrh	r3, [r7, #30]
 8016116:	4618      	mov	r0, r3
 8016118:	f7ff fce4 	bl	8015ae4 <ptr_to_mem>
 801611c:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 801611e:	697b      	ldr	r3, [r7, #20]
 8016120:	791b      	ldrb	r3, [r3, #4]
 8016122:	2b00      	cmp	r3, #0
 8016124:	f040 80a7 	bne.w	8016276 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8016128:	697b      	ldr	r3, [r7, #20]
 801612a:	881b      	ldrh	r3, [r3, #0]
 801612c:	461a      	mov	r2, r3
 801612e:	8bfb      	ldrh	r3, [r7, #30]
 8016130:	1ad3      	subs	r3, r2, r3
 8016132:	f1a3 0208 	sub.w	r2, r3, #8
 8016136:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8016138:	429a      	cmp	r2, r3
 801613a:	f0c0 809c 	bcc.w	8016276 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801613e:	697b      	ldr	r3, [r7, #20]
 8016140:	881b      	ldrh	r3, [r3, #0]
 8016142:	461a      	mov	r2, r3
 8016144:	8bfb      	ldrh	r3, [r7, #30]
 8016146:	1ad3      	subs	r3, r2, r3
 8016148:	f1a3 0208 	sub.w	r2, r3, #8
 801614c:	8bbb      	ldrh	r3, [r7, #28]
 801614e:	3314      	adds	r3, #20
 8016150:	429a      	cmp	r2, r3
 8016152:	d333      	bcc.n	80161bc <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8016154:	8bfa      	ldrh	r2, [r7, #30]
 8016156:	8bbb      	ldrh	r3, [r7, #28]
 8016158:	4413      	add	r3, r2
 801615a:	b29b      	uxth	r3, r3
 801615c:	3308      	adds	r3, #8
 801615e:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8016160:	8a7b      	ldrh	r3, [r7, #18]
 8016162:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8016166:	d106      	bne.n	8016176 <mem_malloc+0xb6>
 8016168:	4b50      	ldr	r3, [pc, #320]	; (80162ac <mem_malloc+0x1ec>)
 801616a:	f240 3287 	movw	r2, #903	; 0x387
 801616e:	4950      	ldr	r1, [pc, #320]	; (80162b0 <mem_malloc+0x1f0>)
 8016170:	4850      	ldr	r0, [pc, #320]	; (80162b4 <mem_malloc+0x1f4>)
 8016172:	f00a fa5f 	bl	8020634 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8016176:	8a7b      	ldrh	r3, [r7, #18]
 8016178:	4618      	mov	r0, r3
 801617a:	f7ff fcb3 	bl	8015ae4 <ptr_to_mem>
 801617e:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8016180:	68fb      	ldr	r3, [r7, #12]
 8016182:	2200      	movs	r2, #0
 8016184:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8016186:	697b      	ldr	r3, [r7, #20]
 8016188:	881a      	ldrh	r2, [r3, #0]
 801618a:	68fb      	ldr	r3, [r7, #12]
 801618c:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 801618e:	68fb      	ldr	r3, [r7, #12]
 8016190:	8bfa      	ldrh	r2, [r7, #30]
 8016192:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8016194:	697b      	ldr	r3, [r7, #20]
 8016196:	8a7a      	ldrh	r2, [r7, #18]
 8016198:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801619a:	697b      	ldr	r3, [r7, #20]
 801619c:	2201      	movs	r2, #1
 801619e:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80161a0:	68fb      	ldr	r3, [r7, #12]
 80161a2:	881b      	ldrh	r3, [r3, #0]
 80161a4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80161a8:	d00b      	beq.n	80161c2 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80161aa:	68fb      	ldr	r3, [r7, #12]
 80161ac:	881b      	ldrh	r3, [r3, #0]
 80161ae:	4618      	mov	r0, r3
 80161b0:	f7ff fc98 	bl	8015ae4 <ptr_to_mem>
 80161b4:	4602      	mov	r2, r0
 80161b6:	8a7b      	ldrh	r3, [r7, #18]
 80161b8:	8053      	strh	r3, [r2, #2]
 80161ba:	e002      	b.n	80161c2 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 80161bc:	697b      	ldr	r3, [r7, #20]
 80161be:	2201      	movs	r2, #1
 80161c0:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 80161c2:	4b39      	ldr	r3, [pc, #228]	; (80162a8 <mem_malloc+0x1e8>)
 80161c4:	681b      	ldr	r3, [r3, #0]
 80161c6:	697a      	ldr	r2, [r7, #20]
 80161c8:	429a      	cmp	r2, r3
 80161ca:	d127      	bne.n	801621c <mem_malloc+0x15c>
          struct mem *cur = lfree;
 80161cc:	4b36      	ldr	r3, [pc, #216]	; (80162a8 <mem_malloc+0x1e8>)
 80161ce:	681b      	ldr	r3, [r3, #0]
 80161d0:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80161d2:	e005      	b.n	80161e0 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 80161d4:	69bb      	ldr	r3, [r7, #24]
 80161d6:	881b      	ldrh	r3, [r3, #0]
 80161d8:	4618      	mov	r0, r3
 80161da:	f7ff fc83 	bl	8015ae4 <ptr_to_mem>
 80161de:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 80161e0:	69bb      	ldr	r3, [r7, #24]
 80161e2:	791b      	ldrb	r3, [r3, #4]
 80161e4:	2b00      	cmp	r3, #0
 80161e6:	d004      	beq.n	80161f2 <mem_malloc+0x132>
 80161e8:	4b33      	ldr	r3, [pc, #204]	; (80162b8 <mem_malloc+0x1f8>)
 80161ea:	681b      	ldr	r3, [r3, #0]
 80161ec:	69ba      	ldr	r2, [r7, #24]
 80161ee:	429a      	cmp	r2, r3
 80161f0:	d1f0      	bne.n	80161d4 <mem_malloc+0x114>
          }
          lfree = cur;
 80161f2:	4a2d      	ldr	r2, [pc, #180]	; (80162a8 <mem_malloc+0x1e8>)
 80161f4:	69bb      	ldr	r3, [r7, #24]
 80161f6:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80161f8:	4b2b      	ldr	r3, [pc, #172]	; (80162a8 <mem_malloc+0x1e8>)
 80161fa:	681a      	ldr	r2, [r3, #0]
 80161fc:	4b2e      	ldr	r3, [pc, #184]	; (80162b8 <mem_malloc+0x1f8>)
 80161fe:	681b      	ldr	r3, [r3, #0]
 8016200:	429a      	cmp	r2, r3
 8016202:	d00b      	beq.n	801621c <mem_malloc+0x15c>
 8016204:	4b28      	ldr	r3, [pc, #160]	; (80162a8 <mem_malloc+0x1e8>)
 8016206:	681b      	ldr	r3, [r3, #0]
 8016208:	791b      	ldrb	r3, [r3, #4]
 801620a:	2b00      	cmp	r3, #0
 801620c:	d006      	beq.n	801621c <mem_malloc+0x15c>
 801620e:	4b27      	ldr	r3, [pc, #156]	; (80162ac <mem_malloc+0x1ec>)
 8016210:	f240 32b5 	movw	r2, #949	; 0x3b5
 8016214:	4929      	ldr	r1, [pc, #164]	; (80162bc <mem_malloc+0x1fc>)
 8016216:	4827      	ldr	r0, [pc, #156]	; (80162b4 <mem_malloc+0x1f4>)
 8016218:	f00a fa0c 	bl	8020634 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 801621c:	4821      	ldr	r0, [pc, #132]	; (80162a4 <mem_malloc+0x1e4>)
 801621e:	f00a f972 	bl	8020506 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8016222:	8bba      	ldrh	r2, [r7, #28]
 8016224:	697b      	ldr	r3, [r7, #20]
 8016226:	4413      	add	r3, r2
 8016228:	3308      	adds	r3, #8
 801622a:	4a23      	ldr	r2, [pc, #140]	; (80162b8 <mem_malloc+0x1f8>)
 801622c:	6812      	ldr	r2, [r2, #0]
 801622e:	4293      	cmp	r3, r2
 8016230:	d906      	bls.n	8016240 <mem_malloc+0x180>
 8016232:	4b1e      	ldr	r3, [pc, #120]	; (80162ac <mem_malloc+0x1ec>)
 8016234:	f240 32ba 	movw	r2, #954	; 0x3ba
 8016238:	4921      	ldr	r1, [pc, #132]	; (80162c0 <mem_malloc+0x200>)
 801623a:	481e      	ldr	r0, [pc, #120]	; (80162b4 <mem_malloc+0x1f4>)
 801623c:	f00a f9fa 	bl	8020634 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8016240:	697b      	ldr	r3, [r7, #20]
 8016242:	f003 0303 	and.w	r3, r3, #3
 8016246:	2b00      	cmp	r3, #0
 8016248:	d006      	beq.n	8016258 <mem_malloc+0x198>
 801624a:	4b18      	ldr	r3, [pc, #96]	; (80162ac <mem_malloc+0x1ec>)
 801624c:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 8016250:	491c      	ldr	r1, [pc, #112]	; (80162c4 <mem_malloc+0x204>)
 8016252:	4818      	ldr	r0, [pc, #96]	; (80162b4 <mem_malloc+0x1f4>)
 8016254:	f00a f9ee 	bl	8020634 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8016258:	697b      	ldr	r3, [r7, #20]
 801625a:	f003 0303 	and.w	r3, r3, #3
 801625e:	2b00      	cmp	r3, #0
 8016260:	d006      	beq.n	8016270 <mem_malloc+0x1b0>
 8016262:	4b12      	ldr	r3, [pc, #72]	; (80162ac <mem_malloc+0x1ec>)
 8016264:	f240 32be 	movw	r2, #958	; 0x3be
 8016268:	4917      	ldr	r1, [pc, #92]	; (80162c8 <mem_malloc+0x208>)
 801626a:	4812      	ldr	r0, [pc, #72]	; (80162b4 <mem_malloc+0x1f4>)
 801626c:	f00a f9e2 	bl	8020634 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8016270:	697b      	ldr	r3, [r7, #20]
 8016272:	3308      	adds	r3, #8
 8016274:	e011      	b.n	801629a <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8016276:	8bfb      	ldrh	r3, [r7, #30]
 8016278:	4618      	mov	r0, r3
 801627a:	f7ff fc33 	bl	8015ae4 <ptr_to_mem>
 801627e:	4603      	mov	r3, r0
 8016280:	881b      	ldrh	r3, [r3, #0]
 8016282:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8016284:	8bfa      	ldrh	r2, [r7, #30]
 8016286:	8bbb      	ldrh	r3, [r7, #28]
 8016288:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 801628c:	429a      	cmp	r2, r3
 801628e:	f4ff af41 	bcc.w	8016114 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8016292:	4804      	ldr	r0, [pc, #16]	; (80162a4 <mem_malloc+0x1e4>)
 8016294:	f00a f937 	bl	8020506 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8016298:	2300      	movs	r3, #0
}
 801629a:	4618      	mov	r0, r3
 801629c:	3720      	adds	r7, #32
 801629e:	46bd      	mov	sp, r7
 80162a0:	bd80      	pop	{r7, pc}
 80162a2:	bf00      	nop
 80162a4:	2000930c 	.word	0x2000930c
 80162a8:	20009310 	.word	0x20009310
 80162ac:	08021d78 	.word	0x08021d78
 80162b0:	08021f3c 	.word	0x08021f3c
 80162b4:	08021dc0 	.word	0x08021dc0
 80162b8:	20009308 	.word	0x20009308
 80162bc:	08021f50 	.word	0x08021f50
 80162c0:	08021f6c 	.word	0x08021f6c
 80162c4:	08021f9c 	.word	0x08021f9c
 80162c8:	08021fcc 	.word	0x08021fcc

080162cc <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 80162cc:	b480      	push	{r7}
 80162ce:	b085      	sub	sp, #20
 80162d0:	af00      	add	r7, sp, #0
 80162d2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 80162d4:	687b      	ldr	r3, [r7, #4]
 80162d6:	689b      	ldr	r3, [r3, #8]
 80162d8:	2200      	movs	r2, #0
 80162da:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 80162dc:	687b      	ldr	r3, [r7, #4]
 80162de:	685b      	ldr	r3, [r3, #4]
 80162e0:	3303      	adds	r3, #3
 80162e2:	f023 0303 	bic.w	r3, r3, #3
 80162e6:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 80162e8:	2300      	movs	r3, #0
 80162ea:	60fb      	str	r3, [r7, #12]
 80162ec:	e011      	b.n	8016312 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 80162ee:	687b      	ldr	r3, [r7, #4]
 80162f0:	689b      	ldr	r3, [r3, #8]
 80162f2:	681a      	ldr	r2, [r3, #0]
 80162f4:	68bb      	ldr	r3, [r7, #8]
 80162f6:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	689b      	ldr	r3, [r3, #8]
 80162fc:	68ba      	ldr	r2, [r7, #8]
 80162fe:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	881b      	ldrh	r3, [r3, #0]
 8016304:	461a      	mov	r2, r3
 8016306:	68bb      	ldr	r3, [r7, #8]
 8016308:	4413      	add	r3, r2
 801630a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 801630c:	68fb      	ldr	r3, [r7, #12]
 801630e:	3301      	adds	r3, #1
 8016310:	60fb      	str	r3, [r7, #12]
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	885b      	ldrh	r3, [r3, #2]
 8016316:	461a      	mov	r2, r3
 8016318:	68fb      	ldr	r3, [r7, #12]
 801631a:	4293      	cmp	r3, r2
 801631c:	dbe7      	blt.n	80162ee <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 801631e:	bf00      	nop
 8016320:	3714      	adds	r7, #20
 8016322:	46bd      	mov	sp, r7
 8016324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016328:	4770      	bx	lr
	...

0801632c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 801632c:	b580      	push	{r7, lr}
 801632e:	b082      	sub	sp, #8
 8016330:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8016332:	2300      	movs	r3, #0
 8016334:	80fb      	strh	r3, [r7, #6]
 8016336:	e009      	b.n	801634c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8016338:	88fb      	ldrh	r3, [r7, #6]
 801633a:	4a08      	ldr	r2, [pc, #32]	; (801635c <memp_init+0x30>)
 801633c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016340:	4618      	mov	r0, r3
 8016342:	f7ff ffc3 	bl	80162cc <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8016346:	88fb      	ldrh	r3, [r7, #6]
 8016348:	3301      	adds	r3, #1
 801634a:	80fb      	strh	r3, [r7, #6]
 801634c:	88fb      	ldrh	r3, [r7, #6]
 801634e:	2b0c      	cmp	r3, #12
 8016350:	d9f2      	bls.n	8016338 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8016352:	bf00      	nop
 8016354:	3708      	adds	r7, #8
 8016356:	46bd      	mov	sp, r7
 8016358:	bd80      	pop	{r7, pc}
 801635a:	bf00      	nop
 801635c:	0803531c 	.word	0x0803531c

08016360 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8016360:	b580      	push	{r7, lr}
 8016362:	b084      	sub	sp, #16
 8016364:	af00      	add	r7, sp, #0
 8016366:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8016368:	f00a f900 	bl	802056c <sys_arch_protect>
 801636c:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	689b      	ldr	r3, [r3, #8]
 8016372:	681b      	ldr	r3, [r3, #0]
 8016374:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8016376:	68bb      	ldr	r3, [r7, #8]
 8016378:	2b00      	cmp	r3, #0
 801637a:	d015      	beq.n	80163a8 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	689b      	ldr	r3, [r3, #8]
 8016380:	68ba      	ldr	r2, [r7, #8]
 8016382:	6812      	ldr	r2, [r2, #0]
 8016384:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8016386:	68bb      	ldr	r3, [r7, #8]
 8016388:	f003 0303 	and.w	r3, r3, #3
 801638c:	2b00      	cmp	r3, #0
 801638e:	d006      	beq.n	801639e <do_memp_malloc_pool+0x3e>
 8016390:	4b09      	ldr	r3, [pc, #36]	; (80163b8 <do_memp_malloc_pool+0x58>)
 8016392:	f240 1219 	movw	r2, #281	; 0x119
 8016396:	4909      	ldr	r1, [pc, #36]	; (80163bc <do_memp_malloc_pool+0x5c>)
 8016398:	4809      	ldr	r0, [pc, #36]	; (80163c0 <do_memp_malloc_pool+0x60>)
 801639a:	f00a f94b 	bl	8020634 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801639e:	68f8      	ldr	r0, [r7, #12]
 80163a0:	f00a f8f2 	bl	8020588 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80163a4:	68bb      	ldr	r3, [r7, #8]
 80163a6:	e003      	b.n	80163b0 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80163a8:	68f8      	ldr	r0, [r7, #12]
 80163aa:	f00a f8ed 	bl	8020588 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 80163ae:	2300      	movs	r3, #0
}
 80163b0:	4618      	mov	r0, r3
 80163b2:	3710      	adds	r7, #16
 80163b4:	46bd      	mov	sp, r7
 80163b6:	bd80      	pop	{r7, pc}
 80163b8:	08021ff0 	.word	0x08021ff0
 80163bc:	08022020 	.word	0x08022020
 80163c0:	08022044 	.word	0x08022044

080163c4 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80163c4:	b580      	push	{r7, lr}
 80163c6:	b084      	sub	sp, #16
 80163c8:	af00      	add	r7, sp, #0
 80163ca:	4603      	mov	r3, r0
 80163cc:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80163ce:	79fb      	ldrb	r3, [r7, #7]
 80163d0:	2b0c      	cmp	r3, #12
 80163d2:	d908      	bls.n	80163e6 <memp_malloc+0x22>
 80163d4:	4b0a      	ldr	r3, [pc, #40]	; (8016400 <memp_malloc+0x3c>)
 80163d6:	f240 1257 	movw	r2, #343	; 0x157
 80163da:	490a      	ldr	r1, [pc, #40]	; (8016404 <memp_malloc+0x40>)
 80163dc:	480a      	ldr	r0, [pc, #40]	; (8016408 <memp_malloc+0x44>)
 80163de:	f00a f929 	bl	8020634 <iprintf>
 80163e2:	2300      	movs	r3, #0
 80163e4:	e008      	b.n	80163f8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80163e6:	79fb      	ldrb	r3, [r7, #7]
 80163e8:	4a08      	ldr	r2, [pc, #32]	; (801640c <memp_malloc+0x48>)
 80163ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80163ee:	4618      	mov	r0, r3
 80163f0:	f7ff ffb6 	bl	8016360 <do_memp_malloc_pool>
 80163f4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80163f6:	68fb      	ldr	r3, [r7, #12]
}
 80163f8:	4618      	mov	r0, r3
 80163fa:	3710      	adds	r7, #16
 80163fc:	46bd      	mov	sp, r7
 80163fe:	bd80      	pop	{r7, pc}
 8016400:	08021ff0 	.word	0x08021ff0
 8016404:	08022080 	.word	0x08022080
 8016408:	08022044 	.word	0x08022044
 801640c:	0803531c 	.word	0x0803531c

08016410 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8016410:	b580      	push	{r7, lr}
 8016412:	b084      	sub	sp, #16
 8016414:	af00      	add	r7, sp, #0
 8016416:	6078      	str	r0, [r7, #4]
 8016418:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801641a:	683b      	ldr	r3, [r7, #0]
 801641c:	f003 0303 	and.w	r3, r3, #3
 8016420:	2b00      	cmp	r3, #0
 8016422:	d006      	beq.n	8016432 <do_memp_free_pool+0x22>
 8016424:	4b0d      	ldr	r3, [pc, #52]	; (801645c <do_memp_free_pool+0x4c>)
 8016426:	f240 126d 	movw	r2, #365	; 0x16d
 801642a:	490d      	ldr	r1, [pc, #52]	; (8016460 <do_memp_free_pool+0x50>)
 801642c:	480d      	ldr	r0, [pc, #52]	; (8016464 <do_memp_free_pool+0x54>)
 801642e:	f00a f901 	bl	8020634 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8016432:	683b      	ldr	r3, [r7, #0]
 8016434:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8016436:	f00a f899 	bl	802056c <sys_arch_protect>
 801643a:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801643c:	687b      	ldr	r3, [r7, #4]
 801643e:	689b      	ldr	r3, [r3, #8]
 8016440:	681a      	ldr	r2, [r3, #0]
 8016442:	68fb      	ldr	r3, [r7, #12]
 8016444:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8016446:	687b      	ldr	r3, [r7, #4]
 8016448:	689b      	ldr	r3, [r3, #8]
 801644a:	68fa      	ldr	r2, [r7, #12]
 801644c:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801644e:	68b8      	ldr	r0, [r7, #8]
 8016450:	f00a f89a 	bl	8020588 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8016454:	bf00      	nop
 8016456:	3710      	adds	r7, #16
 8016458:	46bd      	mov	sp, r7
 801645a:	bd80      	pop	{r7, pc}
 801645c:	08021ff0 	.word	0x08021ff0
 8016460:	080220a0 	.word	0x080220a0
 8016464:	08022044 	.word	0x08022044

08016468 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8016468:	b580      	push	{r7, lr}
 801646a:	b082      	sub	sp, #8
 801646c:	af00      	add	r7, sp, #0
 801646e:	4603      	mov	r3, r0
 8016470:	6039      	str	r1, [r7, #0]
 8016472:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8016474:	79fb      	ldrb	r3, [r7, #7]
 8016476:	2b0c      	cmp	r3, #12
 8016478:	d907      	bls.n	801648a <memp_free+0x22>
 801647a:	4b0c      	ldr	r3, [pc, #48]	; (80164ac <memp_free+0x44>)
 801647c:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8016480:	490b      	ldr	r1, [pc, #44]	; (80164b0 <memp_free+0x48>)
 8016482:	480c      	ldr	r0, [pc, #48]	; (80164b4 <memp_free+0x4c>)
 8016484:	f00a f8d6 	bl	8020634 <iprintf>
 8016488:	e00c      	b.n	80164a4 <memp_free+0x3c>

  if (mem == NULL) {
 801648a:	683b      	ldr	r3, [r7, #0]
 801648c:	2b00      	cmp	r3, #0
 801648e:	d008      	beq.n	80164a2 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8016490:	79fb      	ldrb	r3, [r7, #7]
 8016492:	4a09      	ldr	r2, [pc, #36]	; (80164b8 <memp_free+0x50>)
 8016494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016498:	6839      	ldr	r1, [r7, #0]
 801649a:	4618      	mov	r0, r3
 801649c:	f7ff ffb8 	bl	8016410 <do_memp_free_pool>
 80164a0:	e000      	b.n	80164a4 <memp_free+0x3c>
    return;
 80164a2:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80164a4:	3708      	adds	r7, #8
 80164a6:	46bd      	mov	sp, r7
 80164a8:	bd80      	pop	{r7, pc}
 80164aa:	bf00      	nop
 80164ac:	08021ff0 	.word	0x08021ff0
 80164b0:	080220c0 	.word	0x080220c0
 80164b4:	08022044 	.word	0x08022044
 80164b8:	0803531c 	.word	0x0803531c

080164bc <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80164bc:	b480      	push	{r7}
 80164be:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80164c0:	bf00      	nop
 80164c2:	46bd      	mov	sp, r7
 80164c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164c8:	4770      	bx	lr
	...

080164cc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80164cc:	b580      	push	{r7, lr}
 80164ce:	b086      	sub	sp, #24
 80164d0:	af00      	add	r7, sp, #0
 80164d2:	60f8      	str	r0, [r7, #12]
 80164d4:	60b9      	str	r1, [r7, #8]
 80164d6:	607a      	str	r2, [r7, #4]
 80164d8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80164da:	68fb      	ldr	r3, [r7, #12]
 80164dc:	2b00      	cmp	r3, #0
 80164de:	d108      	bne.n	80164f2 <netif_add+0x26>
 80164e0:	4b57      	ldr	r3, [pc, #348]	; (8016640 <netif_add+0x174>)
 80164e2:	f240 1227 	movw	r2, #295	; 0x127
 80164e6:	4957      	ldr	r1, [pc, #348]	; (8016644 <netif_add+0x178>)
 80164e8:	4857      	ldr	r0, [pc, #348]	; (8016648 <netif_add+0x17c>)
 80164ea:	f00a f8a3 	bl	8020634 <iprintf>
 80164ee:	2300      	movs	r3, #0
 80164f0:	e0a2      	b.n	8016638 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80164f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164f4:	2b00      	cmp	r3, #0
 80164f6:	d108      	bne.n	801650a <netif_add+0x3e>
 80164f8:	4b51      	ldr	r3, [pc, #324]	; (8016640 <netif_add+0x174>)
 80164fa:	f44f 7294 	mov.w	r2, #296	; 0x128
 80164fe:	4953      	ldr	r1, [pc, #332]	; (801664c <netif_add+0x180>)
 8016500:	4851      	ldr	r0, [pc, #324]	; (8016648 <netif_add+0x17c>)
 8016502:	f00a f897 	bl	8020634 <iprintf>
 8016506:	2300      	movs	r3, #0
 8016508:	e096      	b.n	8016638 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801650a:	68bb      	ldr	r3, [r7, #8]
 801650c:	2b00      	cmp	r3, #0
 801650e:	d101      	bne.n	8016514 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8016510:	4b4f      	ldr	r3, [pc, #316]	; (8016650 <netif_add+0x184>)
 8016512:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8016514:	687b      	ldr	r3, [r7, #4]
 8016516:	2b00      	cmp	r3, #0
 8016518:	d101      	bne.n	801651e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801651a:	4b4d      	ldr	r3, [pc, #308]	; (8016650 <netif_add+0x184>)
 801651c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801651e:	683b      	ldr	r3, [r7, #0]
 8016520:	2b00      	cmp	r3, #0
 8016522:	d101      	bne.n	8016528 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8016524:	4b4a      	ldr	r3, [pc, #296]	; (8016650 <netif_add+0x184>)
 8016526:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8016528:	68fb      	ldr	r3, [r7, #12]
 801652a:	2200      	movs	r2, #0
 801652c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801652e:	68fb      	ldr	r3, [r7, #12]
 8016530:	2200      	movs	r2, #0
 8016532:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8016534:	68fb      	ldr	r3, [r7, #12]
 8016536:	2200      	movs	r2, #0
 8016538:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801653a:	68fb      	ldr	r3, [r7, #12]
 801653c:	4a45      	ldr	r2, [pc, #276]	; (8016654 <netif_add+0x188>)
 801653e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8016540:	68fb      	ldr	r3, [r7, #12]
 8016542:	2200      	movs	r2, #0
 8016544:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 8016546:	68fb      	ldr	r3, [r7, #12]
 8016548:	2200      	movs	r2, #0
 801654a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801654e:	68fb      	ldr	r3, [r7, #12]
 8016550:	2200      	movs	r2, #0
 8016552:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8016554:	68fb      	ldr	r3, [r7, #12]
 8016556:	6a3a      	ldr	r2, [r7, #32]
 8016558:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801655a:	4b3f      	ldr	r3, [pc, #252]	; (8016658 <netif_add+0x18c>)
 801655c:	781a      	ldrb	r2, [r3, #0]
 801655e:	68fb      	ldr	r3, [r7, #12]
 8016560:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 8016564:	68fb      	ldr	r3, [r7, #12]
 8016566:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016568:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801656a:	683b      	ldr	r3, [r7, #0]
 801656c:	687a      	ldr	r2, [r7, #4]
 801656e:	68b9      	ldr	r1, [r7, #8]
 8016570:	68f8      	ldr	r0, [r7, #12]
 8016572:	f000 f913 	bl	801679c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8016576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016578:	68f8      	ldr	r0, [r7, #12]
 801657a:	4798      	blx	r3
 801657c:	4603      	mov	r3, r0
 801657e:	2b00      	cmp	r3, #0
 8016580:	d001      	beq.n	8016586 <netif_add+0xba>
    return NULL;
 8016582:	2300      	movs	r3, #0
 8016584:	e058      	b.n	8016638 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8016586:	68fb      	ldr	r3, [r7, #12]
 8016588:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801658c:	2bff      	cmp	r3, #255	; 0xff
 801658e:	d103      	bne.n	8016598 <netif_add+0xcc>
        netif->num = 0;
 8016590:	68fb      	ldr	r3, [r7, #12]
 8016592:	2200      	movs	r2, #0
 8016594:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8016598:	2300      	movs	r3, #0
 801659a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801659c:	4b2f      	ldr	r3, [pc, #188]	; (801665c <netif_add+0x190>)
 801659e:	681b      	ldr	r3, [r3, #0]
 80165a0:	617b      	str	r3, [r7, #20]
 80165a2:	e02b      	b.n	80165fc <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80165a4:	697a      	ldr	r2, [r7, #20]
 80165a6:	68fb      	ldr	r3, [r7, #12]
 80165a8:	429a      	cmp	r2, r3
 80165aa:	d106      	bne.n	80165ba <netif_add+0xee>
 80165ac:	4b24      	ldr	r3, [pc, #144]	; (8016640 <netif_add+0x174>)
 80165ae:	f240 128b 	movw	r2, #395	; 0x18b
 80165b2:	492b      	ldr	r1, [pc, #172]	; (8016660 <netif_add+0x194>)
 80165b4:	4824      	ldr	r0, [pc, #144]	; (8016648 <netif_add+0x17c>)
 80165b6:	f00a f83d 	bl	8020634 <iprintf>
        num_netifs++;
 80165ba:	693b      	ldr	r3, [r7, #16]
 80165bc:	3301      	adds	r3, #1
 80165be:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80165c0:	693b      	ldr	r3, [r7, #16]
 80165c2:	2bff      	cmp	r3, #255	; 0xff
 80165c4:	dd06      	ble.n	80165d4 <netif_add+0x108>
 80165c6:	4b1e      	ldr	r3, [pc, #120]	; (8016640 <netif_add+0x174>)
 80165c8:	f240 128d 	movw	r2, #397	; 0x18d
 80165cc:	4925      	ldr	r1, [pc, #148]	; (8016664 <netif_add+0x198>)
 80165ce:	481e      	ldr	r0, [pc, #120]	; (8016648 <netif_add+0x17c>)
 80165d0:	f00a f830 	bl	8020634 <iprintf>
        if (netif2->num == netif->num) {
 80165d4:	697b      	ldr	r3, [r7, #20]
 80165d6:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80165da:	68fb      	ldr	r3, [r7, #12]
 80165dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80165e0:	429a      	cmp	r2, r3
 80165e2:	d108      	bne.n	80165f6 <netif_add+0x12a>
          netif->num++;
 80165e4:	68fb      	ldr	r3, [r7, #12]
 80165e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80165ea:	3301      	adds	r3, #1
 80165ec:	b2da      	uxtb	r2, r3
 80165ee:	68fb      	ldr	r3, [r7, #12]
 80165f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 80165f4:	e005      	b.n	8016602 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80165f6:	697b      	ldr	r3, [r7, #20]
 80165f8:	681b      	ldr	r3, [r3, #0]
 80165fa:	617b      	str	r3, [r7, #20]
 80165fc:	697b      	ldr	r3, [r7, #20]
 80165fe:	2b00      	cmp	r3, #0
 8016600:	d1d0      	bne.n	80165a4 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8016602:	697b      	ldr	r3, [r7, #20]
 8016604:	2b00      	cmp	r3, #0
 8016606:	d1be      	bne.n	8016586 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8016608:	68fb      	ldr	r3, [r7, #12]
 801660a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801660e:	2bfe      	cmp	r3, #254	; 0xfe
 8016610:	d103      	bne.n	801661a <netif_add+0x14e>
    netif_num = 0;
 8016612:	4b11      	ldr	r3, [pc, #68]	; (8016658 <netif_add+0x18c>)
 8016614:	2200      	movs	r2, #0
 8016616:	701a      	strb	r2, [r3, #0]
 8016618:	e006      	b.n	8016628 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801661a:	68fb      	ldr	r3, [r7, #12]
 801661c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016620:	3301      	adds	r3, #1
 8016622:	b2da      	uxtb	r2, r3
 8016624:	4b0c      	ldr	r3, [pc, #48]	; (8016658 <netif_add+0x18c>)
 8016626:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8016628:	4b0c      	ldr	r3, [pc, #48]	; (801665c <netif_add+0x190>)
 801662a:	681a      	ldr	r2, [r3, #0]
 801662c:	68fb      	ldr	r3, [r7, #12]
 801662e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8016630:	4a0a      	ldr	r2, [pc, #40]	; (801665c <netif_add+0x190>)
 8016632:	68fb      	ldr	r3, [r7, #12]
 8016634:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8016636:	68fb      	ldr	r3, [r7, #12]
}
 8016638:	4618      	mov	r0, r3
 801663a:	3718      	adds	r7, #24
 801663c:	46bd      	mov	sp, r7
 801663e:	bd80      	pop	{r7, pc}
 8016640:	080220dc 	.word	0x080220dc
 8016644:	08022170 	.word	0x08022170
 8016648:	0802212c 	.word	0x0802212c
 801664c:	0802218c 	.word	0x0802218c
 8016650:	08035390 	.word	0x08035390
 8016654:	08016a77 	.word	0x08016a77
 8016658:	20009348 	.word	0x20009348
 801665c:	2001ff20 	.word	0x2001ff20
 8016660:	080221b0 	.word	0x080221b0
 8016664:	080221c4 	.word	0x080221c4

08016668 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8016668:	b580      	push	{r7, lr}
 801666a:	b082      	sub	sp, #8
 801666c:	af00      	add	r7, sp, #0
 801666e:	6078      	str	r0, [r7, #4]
 8016670:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8016672:	6839      	ldr	r1, [r7, #0]
 8016674:	6878      	ldr	r0, [r7, #4]
 8016676:	f002 fe1b 	bl	80192b0 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801667a:	6839      	ldr	r1, [r7, #0]
 801667c:	6878      	ldr	r0, [r7, #4]
 801667e:	f007 fb93 	bl	801dda8 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8016682:	bf00      	nop
 8016684:	3708      	adds	r7, #8
 8016686:	46bd      	mov	sp, r7
 8016688:	bd80      	pop	{r7, pc}
	...

0801668c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 801668c:	b580      	push	{r7, lr}
 801668e:	b086      	sub	sp, #24
 8016690:	af00      	add	r7, sp, #0
 8016692:	60f8      	str	r0, [r7, #12]
 8016694:	60b9      	str	r1, [r7, #8]
 8016696:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8016698:	68bb      	ldr	r3, [r7, #8]
 801669a:	2b00      	cmp	r3, #0
 801669c:	d106      	bne.n	80166ac <netif_do_set_ipaddr+0x20>
 801669e:	4b1d      	ldr	r3, [pc, #116]	; (8016714 <netif_do_set_ipaddr+0x88>)
 80166a0:	f240 12cb 	movw	r2, #459	; 0x1cb
 80166a4:	491c      	ldr	r1, [pc, #112]	; (8016718 <netif_do_set_ipaddr+0x8c>)
 80166a6:	481d      	ldr	r0, [pc, #116]	; (801671c <netif_do_set_ipaddr+0x90>)
 80166a8:	f009 ffc4 	bl	8020634 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80166ac:	687b      	ldr	r3, [r7, #4]
 80166ae:	2b00      	cmp	r3, #0
 80166b0:	d106      	bne.n	80166c0 <netif_do_set_ipaddr+0x34>
 80166b2:	4b18      	ldr	r3, [pc, #96]	; (8016714 <netif_do_set_ipaddr+0x88>)
 80166b4:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80166b8:	4917      	ldr	r1, [pc, #92]	; (8016718 <netif_do_set_ipaddr+0x8c>)
 80166ba:	4818      	ldr	r0, [pc, #96]	; (801671c <netif_do_set_ipaddr+0x90>)
 80166bc:	f009 ffba 	bl	8020634 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80166c0:	68bb      	ldr	r3, [r7, #8]
 80166c2:	681a      	ldr	r2, [r3, #0]
 80166c4:	68fb      	ldr	r3, [r7, #12]
 80166c6:	3304      	adds	r3, #4
 80166c8:	681b      	ldr	r3, [r3, #0]
 80166ca:	429a      	cmp	r2, r3
 80166cc:	d01c      	beq.n	8016708 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80166ce:	68bb      	ldr	r3, [r7, #8]
 80166d0:	681b      	ldr	r3, [r3, #0]
 80166d2:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80166d4:	68fb      	ldr	r3, [r7, #12]
 80166d6:	3304      	adds	r3, #4
 80166d8:	681a      	ldr	r2, [r3, #0]
 80166da:	687b      	ldr	r3, [r7, #4]
 80166dc:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80166de:	f107 0314 	add.w	r3, r7, #20
 80166e2:	4619      	mov	r1, r3
 80166e4:	6878      	ldr	r0, [r7, #4]
 80166e6:	f7ff ffbf 	bl	8016668 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80166ea:	68bb      	ldr	r3, [r7, #8]
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d002      	beq.n	80166f6 <netif_do_set_ipaddr+0x6a>
 80166f0:	68bb      	ldr	r3, [r7, #8]
 80166f2:	681b      	ldr	r3, [r3, #0]
 80166f4:	e000      	b.n	80166f8 <netif_do_set_ipaddr+0x6c>
 80166f6:	2300      	movs	r3, #0
 80166f8:	68fa      	ldr	r2, [r7, #12]
 80166fa:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80166fc:	2101      	movs	r1, #1
 80166fe:	68f8      	ldr	r0, [r7, #12]
 8016700:	f000 f8d2 	bl	80168a8 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8016704:	2301      	movs	r3, #1
 8016706:	e000      	b.n	801670a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8016708:	2300      	movs	r3, #0
}
 801670a:	4618      	mov	r0, r3
 801670c:	3718      	adds	r7, #24
 801670e:	46bd      	mov	sp, r7
 8016710:	bd80      	pop	{r7, pc}
 8016712:	bf00      	nop
 8016714:	080220dc 	.word	0x080220dc
 8016718:	080221f4 	.word	0x080221f4
 801671c:	0802212c 	.word	0x0802212c

08016720 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8016720:	b480      	push	{r7}
 8016722:	b085      	sub	sp, #20
 8016724:	af00      	add	r7, sp, #0
 8016726:	60f8      	str	r0, [r7, #12]
 8016728:	60b9      	str	r1, [r7, #8]
 801672a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 801672c:	68bb      	ldr	r3, [r7, #8]
 801672e:	681a      	ldr	r2, [r3, #0]
 8016730:	68fb      	ldr	r3, [r7, #12]
 8016732:	3308      	adds	r3, #8
 8016734:	681b      	ldr	r3, [r3, #0]
 8016736:	429a      	cmp	r2, r3
 8016738:	d00a      	beq.n	8016750 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801673a:	68bb      	ldr	r3, [r7, #8]
 801673c:	2b00      	cmp	r3, #0
 801673e:	d002      	beq.n	8016746 <netif_do_set_netmask+0x26>
 8016740:	68bb      	ldr	r3, [r7, #8]
 8016742:	681b      	ldr	r3, [r3, #0]
 8016744:	e000      	b.n	8016748 <netif_do_set_netmask+0x28>
 8016746:	2300      	movs	r3, #0
 8016748:	68fa      	ldr	r2, [r7, #12]
 801674a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 801674c:	2301      	movs	r3, #1
 801674e:	e000      	b.n	8016752 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8016750:	2300      	movs	r3, #0
}
 8016752:	4618      	mov	r0, r3
 8016754:	3714      	adds	r7, #20
 8016756:	46bd      	mov	sp, r7
 8016758:	f85d 7b04 	ldr.w	r7, [sp], #4
 801675c:	4770      	bx	lr

0801675e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 801675e:	b480      	push	{r7}
 8016760:	b085      	sub	sp, #20
 8016762:	af00      	add	r7, sp, #0
 8016764:	60f8      	str	r0, [r7, #12]
 8016766:	60b9      	str	r1, [r7, #8]
 8016768:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801676a:	68bb      	ldr	r3, [r7, #8]
 801676c:	681a      	ldr	r2, [r3, #0]
 801676e:	68fb      	ldr	r3, [r7, #12]
 8016770:	330c      	adds	r3, #12
 8016772:	681b      	ldr	r3, [r3, #0]
 8016774:	429a      	cmp	r2, r3
 8016776:	d00a      	beq.n	801678e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8016778:	68bb      	ldr	r3, [r7, #8]
 801677a:	2b00      	cmp	r3, #0
 801677c:	d002      	beq.n	8016784 <netif_do_set_gw+0x26>
 801677e:	68bb      	ldr	r3, [r7, #8]
 8016780:	681b      	ldr	r3, [r3, #0]
 8016782:	e000      	b.n	8016786 <netif_do_set_gw+0x28>
 8016784:	2300      	movs	r3, #0
 8016786:	68fa      	ldr	r2, [r7, #12]
 8016788:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801678a:	2301      	movs	r3, #1
 801678c:	e000      	b.n	8016790 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 801678e:	2300      	movs	r3, #0
}
 8016790:	4618      	mov	r0, r3
 8016792:	3714      	adds	r7, #20
 8016794:	46bd      	mov	sp, r7
 8016796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801679a:	4770      	bx	lr

0801679c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 801679c:	b580      	push	{r7, lr}
 801679e:	b088      	sub	sp, #32
 80167a0:	af00      	add	r7, sp, #0
 80167a2:	60f8      	str	r0, [r7, #12]
 80167a4:	60b9      	str	r1, [r7, #8]
 80167a6:	607a      	str	r2, [r7, #4]
 80167a8:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80167aa:	2300      	movs	r3, #0
 80167ac:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80167ae:	2300      	movs	r3, #0
 80167b0:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80167b2:	68bb      	ldr	r3, [r7, #8]
 80167b4:	2b00      	cmp	r3, #0
 80167b6:	d101      	bne.n	80167bc <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80167b8:	4b1c      	ldr	r3, [pc, #112]	; (801682c <netif_set_addr+0x90>)
 80167ba:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d101      	bne.n	80167c6 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80167c2:	4b1a      	ldr	r3, [pc, #104]	; (801682c <netif_set_addr+0x90>)
 80167c4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80167c6:	683b      	ldr	r3, [r7, #0]
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d101      	bne.n	80167d0 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80167cc:	4b17      	ldr	r3, [pc, #92]	; (801682c <netif_set_addr+0x90>)
 80167ce:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80167d0:	68bb      	ldr	r3, [r7, #8]
 80167d2:	2b00      	cmp	r3, #0
 80167d4:	d003      	beq.n	80167de <netif_set_addr+0x42>
 80167d6:	68bb      	ldr	r3, [r7, #8]
 80167d8:	681b      	ldr	r3, [r3, #0]
 80167da:	2b00      	cmp	r3, #0
 80167dc:	d101      	bne.n	80167e2 <netif_set_addr+0x46>
 80167de:	2301      	movs	r3, #1
 80167e0:	e000      	b.n	80167e4 <netif_set_addr+0x48>
 80167e2:	2300      	movs	r3, #0
 80167e4:	617b      	str	r3, [r7, #20]
  if (remove) {
 80167e6:	697b      	ldr	r3, [r7, #20]
 80167e8:	2b00      	cmp	r3, #0
 80167ea:	d006      	beq.n	80167fa <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80167ec:	f107 0310 	add.w	r3, r7, #16
 80167f0:	461a      	mov	r2, r3
 80167f2:	68b9      	ldr	r1, [r7, #8]
 80167f4:	68f8      	ldr	r0, [r7, #12]
 80167f6:	f7ff ff49 	bl	801668c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80167fa:	69fa      	ldr	r2, [r7, #28]
 80167fc:	6879      	ldr	r1, [r7, #4]
 80167fe:	68f8      	ldr	r0, [r7, #12]
 8016800:	f7ff ff8e 	bl	8016720 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8016804:	69ba      	ldr	r2, [r7, #24]
 8016806:	6839      	ldr	r1, [r7, #0]
 8016808:	68f8      	ldr	r0, [r7, #12]
 801680a:	f7ff ffa8 	bl	801675e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 801680e:	697b      	ldr	r3, [r7, #20]
 8016810:	2b00      	cmp	r3, #0
 8016812:	d106      	bne.n	8016822 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8016814:	f107 0310 	add.w	r3, r7, #16
 8016818:	461a      	mov	r2, r3
 801681a:	68b9      	ldr	r1, [r7, #8]
 801681c:	68f8      	ldr	r0, [r7, #12]
 801681e:	f7ff ff35 	bl	801668c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8016822:	bf00      	nop
 8016824:	3720      	adds	r7, #32
 8016826:	46bd      	mov	sp, r7
 8016828:	bd80      	pop	{r7, pc}
 801682a:	bf00      	nop
 801682c:	08035390 	.word	0x08035390

08016830 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8016830:	b480      	push	{r7}
 8016832:	b083      	sub	sp, #12
 8016834:	af00      	add	r7, sp, #0
 8016836:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8016838:	4a04      	ldr	r2, [pc, #16]	; (801684c <netif_set_default+0x1c>)
 801683a:	687b      	ldr	r3, [r7, #4]
 801683c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801683e:	bf00      	nop
 8016840:	370c      	adds	r7, #12
 8016842:	46bd      	mov	sp, r7
 8016844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016848:	4770      	bx	lr
 801684a:	bf00      	nop
 801684c:	2001ff24 	.word	0x2001ff24

08016850 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8016850:	b580      	push	{r7, lr}
 8016852:	b082      	sub	sp, #8
 8016854:	af00      	add	r7, sp, #0
 8016856:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8016858:	687b      	ldr	r3, [r7, #4]
 801685a:	2b00      	cmp	r3, #0
 801685c:	d107      	bne.n	801686e <netif_set_up+0x1e>
 801685e:	4b0f      	ldr	r3, [pc, #60]	; (801689c <netif_set_up+0x4c>)
 8016860:	f44f 7254 	mov.w	r2, #848	; 0x350
 8016864:	490e      	ldr	r1, [pc, #56]	; (80168a0 <netif_set_up+0x50>)
 8016866:	480f      	ldr	r0, [pc, #60]	; (80168a4 <netif_set_up+0x54>)
 8016868:	f009 fee4 	bl	8020634 <iprintf>
 801686c:	e013      	b.n	8016896 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 801686e:	687b      	ldr	r3, [r7, #4]
 8016870:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8016874:	f003 0301 	and.w	r3, r3, #1
 8016878:	2b00      	cmp	r3, #0
 801687a:	d10c      	bne.n	8016896 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8016882:	f043 0301 	orr.w	r3, r3, #1
 8016886:	b2da      	uxtb	r2, r3
 8016888:	687b      	ldr	r3, [r7, #4]
 801688a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801688e:	2103      	movs	r1, #3
 8016890:	6878      	ldr	r0, [r7, #4]
 8016892:	f000 f809 	bl	80168a8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8016896:	3708      	adds	r7, #8
 8016898:	46bd      	mov	sp, r7
 801689a:	bd80      	pop	{r7, pc}
 801689c:	080220dc 	.word	0x080220dc
 80168a0:	08022264 	.word	0x08022264
 80168a4:	0802212c 	.word	0x0802212c

080168a8 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80168a8:	b580      	push	{r7, lr}
 80168aa:	b082      	sub	sp, #8
 80168ac:	af00      	add	r7, sp, #0
 80168ae:	6078      	str	r0, [r7, #4]
 80168b0:	460b      	mov	r3, r1
 80168b2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80168b4:	687b      	ldr	r3, [r7, #4]
 80168b6:	2b00      	cmp	r3, #0
 80168b8:	d106      	bne.n	80168c8 <netif_issue_reports+0x20>
 80168ba:	4b18      	ldr	r3, [pc, #96]	; (801691c <netif_issue_reports+0x74>)
 80168bc:	f240 326d 	movw	r2, #877	; 0x36d
 80168c0:	4917      	ldr	r1, [pc, #92]	; (8016920 <netif_issue_reports+0x78>)
 80168c2:	4818      	ldr	r0, [pc, #96]	; (8016924 <netif_issue_reports+0x7c>)
 80168c4:	f009 feb6 	bl	8020634 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80168ce:	f003 0304 	and.w	r3, r3, #4
 80168d2:	2b00      	cmp	r3, #0
 80168d4:	d01e      	beq.n	8016914 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80168d6:	687b      	ldr	r3, [r7, #4]
 80168d8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80168dc:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80168e0:	2b00      	cmp	r3, #0
 80168e2:	d017      	beq.n	8016914 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80168e4:	78fb      	ldrb	r3, [r7, #3]
 80168e6:	f003 0301 	and.w	r3, r3, #1
 80168ea:	2b00      	cmp	r3, #0
 80168ec:	d013      	beq.n	8016916 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80168ee:	687b      	ldr	r3, [r7, #4]
 80168f0:	3304      	adds	r3, #4
 80168f2:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80168f4:	2b00      	cmp	r3, #0
 80168f6:	d00e      	beq.n	8016916 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80168f8:	687b      	ldr	r3, [r7, #4]
 80168fa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80168fe:	f003 0308 	and.w	r3, r3, #8
 8016902:	2b00      	cmp	r3, #0
 8016904:	d007      	beq.n	8016916 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8016906:	687b      	ldr	r3, [r7, #4]
 8016908:	3304      	adds	r3, #4
 801690a:	4619      	mov	r1, r3
 801690c:	6878      	ldr	r0, [r7, #4]
 801690e:	f008 f9b5 	bl	801ec7c <etharp_request>
 8016912:	e000      	b.n	8016916 <netif_issue_reports+0x6e>
    return;
 8016914:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8016916:	3708      	adds	r7, #8
 8016918:	46bd      	mov	sp, r7
 801691a:	bd80      	pop	{r7, pc}
 801691c:	080220dc 	.word	0x080220dc
 8016920:	08022280 	.word	0x08022280
 8016924:	0802212c 	.word	0x0802212c

08016928 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8016928:	b580      	push	{r7, lr}
 801692a:	b082      	sub	sp, #8
 801692c:	af00      	add	r7, sp, #0
 801692e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	2b00      	cmp	r3, #0
 8016934:	d107      	bne.n	8016946 <netif_set_down+0x1e>
 8016936:	4b12      	ldr	r3, [pc, #72]	; (8016980 <netif_set_down+0x58>)
 8016938:	f240 329b 	movw	r2, #923	; 0x39b
 801693c:	4911      	ldr	r1, [pc, #68]	; (8016984 <netif_set_down+0x5c>)
 801693e:	4812      	ldr	r0, [pc, #72]	; (8016988 <netif_set_down+0x60>)
 8016940:	f009 fe78 	bl	8020634 <iprintf>
 8016944:	e019      	b.n	801697a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8016946:	687b      	ldr	r3, [r7, #4]
 8016948:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801694c:	f003 0301 	and.w	r3, r3, #1
 8016950:	2b00      	cmp	r3, #0
 8016952:	d012      	beq.n	801697a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8016954:	687b      	ldr	r3, [r7, #4]
 8016956:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801695a:	f023 0301 	bic.w	r3, r3, #1
 801695e:	b2da      	uxtb	r2, r3
 8016960:	687b      	ldr	r3, [r7, #4]
 8016962:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801696c:	f003 0308 	and.w	r3, r3, #8
 8016970:	2b00      	cmp	r3, #0
 8016972:	d002      	beq.n	801697a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8016974:	6878      	ldr	r0, [r7, #4]
 8016976:	f007 fd3f 	bl	801e3f8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801697a:	3708      	adds	r7, #8
 801697c:	46bd      	mov	sp, r7
 801697e:	bd80      	pop	{r7, pc}
 8016980:	080220dc 	.word	0x080220dc
 8016984:	080222a4 	.word	0x080222a4
 8016988:	0802212c 	.word	0x0802212c

0801698c <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 801698c:	b580      	push	{r7, lr}
 801698e:	b082      	sub	sp, #8
 8016990:	af00      	add	r7, sp, #0
 8016992:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8016994:	687b      	ldr	r3, [r7, #4]
 8016996:	2b00      	cmp	r3, #0
 8016998:	d107      	bne.n	80169aa <netif_set_link_up+0x1e>
 801699a:	4b13      	ldr	r3, [pc, #76]	; (80169e8 <netif_set_link_up+0x5c>)
 801699c:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80169a0:	4912      	ldr	r1, [pc, #72]	; (80169ec <netif_set_link_up+0x60>)
 80169a2:	4813      	ldr	r0, [pc, #76]	; (80169f0 <netif_set_link_up+0x64>)
 80169a4:	f009 fe46 	bl	8020634 <iprintf>
 80169a8:	e01b      	b.n	80169e2 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80169aa:	687b      	ldr	r3, [r7, #4]
 80169ac:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80169b0:	f003 0304 	and.w	r3, r3, #4
 80169b4:	2b00      	cmp	r3, #0
 80169b6:	d114      	bne.n	80169e2 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80169b8:	687b      	ldr	r3, [r7, #4]
 80169ba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80169be:	f043 0304 	orr.w	r3, r3, #4
 80169c2:	b2da      	uxtb	r2, r3
 80169c4:	687b      	ldr	r3, [r7, #4]
 80169c6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80169ca:	2103      	movs	r1, #3
 80169cc:	6878      	ldr	r0, [r7, #4]
 80169ce:	f7ff ff6b 	bl	80168a8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 80169d2:	687b      	ldr	r3, [r7, #4]
 80169d4:	69db      	ldr	r3, [r3, #28]
 80169d6:	2b00      	cmp	r3, #0
 80169d8:	d003      	beq.n	80169e2 <netif_set_link_up+0x56>
 80169da:	687b      	ldr	r3, [r7, #4]
 80169dc:	69db      	ldr	r3, [r3, #28]
 80169de:	6878      	ldr	r0, [r7, #4]
 80169e0:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80169e2:	3708      	adds	r7, #8
 80169e4:	46bd      	mov	sp, r7
 80169e6:	bd80      	pop	{r7, pc}
 80169e8:	080220dc 	.word	0x080220dc
 80169ec:	080222c4 	.word	0x080222c4
 80169f0:	0802212c 	.word	0x0802212c

080169f4 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 80169f4:	b580      	push	{r7, lr}
 80169f6:	b082      	sub	sp, #8
 80169f8:	af00      	add	r7, sp, #0
 80169fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 80169fc:	687b      	ldr	r3, [r7, #4]
 80169fe:	2b00      	cmp	r3, #0
 8016a00:	d107      	bne.n	8016a12 <netif_set_link_down+0x1e>
 8016a02:	4b11      	ldr	r3, [pc, #68]	; (8016a48 <netif_set_link_down+0x54>)
 8016a04:	f240 4206 	movw	r2, #1030	; 0x406
 8016a08:	4910      	ldr	r1, [pc, #64]	; (8016a4c <netif_set_link_down+0x58>)
 8016a0a:	4811      	ldr	r0, [pc, #68]	; (8016a50 <netif_set_link_down+0x5c>)
 8016a0c:	f009 fe12 	bl	8020634 <iprintf>
 8016a10:	e017      	b.n	8016a42 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8016a12:	687b      	ldr	r3, [r7, #4]
 8016a14:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8016a18:	f003 0304 	and.w	r3, r3, #4
 8016a1c:	2b00      	cmp	r3, #0
 8016a1e:	d010      	beq.n	8016a42 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8016a26:	f023 0304 	bic.w	r3, r3, #4
 8016a2a:	b2da      	uxtb	r2, r3
 8016a2c:	687b      	ldr	r3, [r7, #4]
 8016a2e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 8016a32:	687b      	ldr	r3, [r7, #4]
 8016a34:	69db      	ldr	r3, [r3, #28]
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d003      	beq.n	8016a42 <netif_set_link_down+0x4e>
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	69db      	ldr	r3, [r3, #28]
 8016a3e:	6878      	ldr	r0, [r7, #4]
 8016a40:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8016a42:	3708      	adds	r7, #8
 8016a44:	46bd      	mov	sp, r7
 8016a46:	bd80      	pop	{r7, pc}
 8016a48:	080220dc 	.word	0x080220dc
 8016a4c:	080222e8 	.word	0x080222e8
 8016a50:	0802212c 	.word	0x0802212c

08016a54 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8016a54:	b480      	push	{r7}
 8016a56:	b083      	sub	sp, #12
 8016a58:	af00      	add	r7, sp, #0
 8016a5a:	6078      	str	r0, [r7, #4]
 8016a5c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8016a5e:	687b      	ldr	r3, [r7, #4]
 8016a60:	2b00      	cmp	r3, #0
 8016a62:	d002      	beq.n	8016a6a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8016a64:	687b      	ldr	r3, [r7, #4]
 8016a66:	683a      	ldr	r2, [r7, #0]
 8016a68:	61da      	str	r2, [r3, #28]
  }
}
 8016a6a:	bf00      	nop
 8016a6c:	370c      	adds	r7, #12
 8016a6e:	46bd      	mov	sp, r7
 8016a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a74:	4770      	bx	lr

08016a76 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8016a76:	b480      	push	{r7}
 8016a78:	b085      	sub	sp, #20
 8016a7a:	af00      	add	r7, sp, #0
 8016a7c:	60f8      	str	r0, [r7, #12]
 8016a7e:	60b9      	str	r1, [r7, #8]
 8016a80:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8016a82:	f06f 030b 	mvn.w	r3, #11
}
 8016a86:	4618      	mov	r0, r3
 8016a88:	3714      	adds	r7, #20
 8016a8a:	46bd      	mov	sp, r7
 8016a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a90:	4770      	bx	lr
	...

08016a94 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8016a94:	b480      	push	{r7}
 8016a96:	b085      	sub	sp, #20
 8016a98:	af00      	add	r7, sp, #0
 8016a9a:	4603      	mov	r3, r0
 8016a9c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8016a9e:	79fb      	ldrb	r3, [r7, #7]
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	d013      	beq.n	8016acc <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8016aa4:	4b0d      	ldr	r3, [pc, #52]	; (8016adc <netif_get_by_index+0x48>)
 8016aa6:	681b      	ldr	r3, [r3, #0]
 8016aa8:	60fb      	str	r3, [r7, #12]
 8016aaa:	e00c      	b.n	8016ac6 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8016aac:	68fb      	ldr	r3, [r7, #12]
 8016aae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016ab2:	3301      	adds	r3, #1
 8016ab4:	b2db      	uxtb	r3, r3
 8016ab6:	79fa      	ldrb	r2, [r7, #7]
 8016ab8:	429a      	cmp	r2, r3
 8016aba:	d101      	bne.n	8016ac0 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8016abc:	68fb      	ldr	r3, [r7, #12]
 8016abe:	e006      	b.n	8016ace <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8016ac0:	68fb      	ldr	r3, [r7, #12]
 8016ac2:	681b      	ldr	r3, [r3, #0]
 8016ac4:	60fb      	str	r3, [r7, #12]
 8016ac6:	68fb      	ldr	r3, [r7, #12]
 8016ac8:	2b00      	cmp	r3, #0
 8016aca:	d1ef      	bne.n	8016aac <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8016acc:	2300      	movs	r3, #0
}
 8016ace:	4618      	mov	r0, r3
 8016ad0:	3714      	adds	r7, #20
 8016ad2:	46bd      	mov	sp, r7
 8016ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ad8:	4770      	bx	lr
 8016ada:	bf00      	nop
 8016adc:	2001ff20 	.word	0x2001ff20

08016ae0 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8016ae0:	b580      	push	{r7, lr}
 8016ae2:	b082      	sub	sp, #8
 8016ae4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8016ae6:	f009 fd41 	bl	802056c <sys_arch_protect>
 8016aea:	6038      	str	r0, [r7, #0]
 8016aec:	4b0d      	ldr	r3, [pc, #52]	; (8016b24 <pbuf_free_ooseq+0x44>)
 8016aee:	2200      	movs	r2, #0
 8016af0:	701a      	strb	r2, [r3, #0]
 8016af2:	6838      	ldr	r0, [r7, #0]
 8016af4:	f009 fd48 	bl	8020588 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8016af8:	4b0b      	ldr	r3, [pc, #44]	; (8016b28 <pbuf_free_ooseq+0x48>)
 8016afa:	681b      	ldr	r3, [r3, #0]
 8016afc:	607b      	str	r3, [r7, #4]
 8016afe:	e00a      	b.n	8016b16 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016b04:	2b00      	cmp	r3, #0
 8016b06:	d003      	beq.n	8016b10 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8016b08:	6878      	ldr	r0, [r7, #4]
 8016b0a:	f002 fc0f 	bl	801932c <tcp_free_ooseq>
      return;
 8016b0e:	e005      	b.n	8016b1c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	68db      	ldr	r3, [r3, #12]
 8016b14:	607b      	str	r3, [r7, #4]
 8016b16:	687b      	ldr	r3, [r7, #4]
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	d1f1      	bne.n	8016b00 <pbuf_free_ooseq+0x20>
    }
  }
}
 8016b1c:	3708      	adds	r7, #8
 8016b1e:	46bd      	mov	sp, r7
 8016b20:	bd80      	pop	{r7, pc}
 8016b22:	bf00      	nop
 8016b24:	2001ff28 	.word	0x2001ff28
 8016b28:	2001ff30 	.word	0x2001ff30

08016b2c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8016b2c:	b580      	push	{r7, lr}
 8016b2e:	b082      	sub	sp, #8
 8016b30:	af00      	add	r7, sp, #0
 8016b32:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8016b34:	f7ff ffd4 	bl	8016ae0 <pbuf_free_ooseq>
}
 8016b38:	bf00      	nop
 8016b3a:	3708      	adds	r7, #8
 8016b3c:	46bd      	mov	sp, r7
 8016b3e:	bd80      	pop	{r7, pc}

08016b40 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8016b40:	b580      	push	{r7, lr}
 8016b42:	b082      	sub	sp, #8
 8016b44:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8016b46:	f009 fd11 	bl	802056c <sys_arch_protect>
 8016b4a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8016b4c:	4b0f      	ldr	r3, [pc, #60]	; (8016b8c <pbuf_pool_is_empty+0x4c>)
 8016b4e:	781b      	ldrb	r3, [r3, #0]
 8016b50:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8016b52:	4b0e      	ldr	r3, [pc, #56]	; (8016b8c <pbuf_pool_is_empty+0x4c>)
 8016b54:	2201      	movs	r2, #1
 8016b56:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8016b58:	6878      	ldr	r0, [r7, #4]
 8016b5a:	f009 fd15 	bl	8020588 <sys_arch_unprotect>

  if (!queued) {
 8016b5e:	78fb      	ldrb	r3, [r7, #3]
 8016b60:	2b00      	cmp	r3, #0
 8016b62:	d10f      	bne.n	8016b84 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8016b64:	2100      	movs	r1, #0
 8016b66:	480a      	ldr	r0, [pc, #40]	; (8016b90 <pbuf_pool_is_empty+0x50>)
 8016b68:	f7fe f89c 	bl	8014ca4 <tcpip_try_callback>
 8016b6c:	4603      	mov	r3, r0
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	d008      	beq.n	8016b84 <pbuf_pool_is_empty+0x44>
 8016b72:	f009 fcfb 	bl	802056c <sys_arch_protect>
 8016b76:	6078      	str	r0, [r7, #4]
 8016b78:	4b04      	ldr	r3, [pc, #16]	; (8016b8c <pbuf_pool_is_empty+0x4c>)
 8016b7a:	2200      	movs	r2, #0
 8016b7c:	701a      	strb	r2, [r3, #0]
 8016b7e:	6878      	ldr	r0, [r7, #4]
 8016b80:	f009 fd02 	bl	8020588 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8016b84:	bf00      	nop
 8016b86:	3708      	adds	r7, #8
 8016b88:	46bd      	mov	sp, r7
 8016b8a:	bd80      	pop	{r7, pc}
 8016b8c:	2001ff28 	.word	0x2001ff28
 8016b90:	08016b2d 	.word	0x08016b2d

08016b94 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8016b94:	b480      	push	{r7}
 8016b96:	b085      	sub	sp, #20
 8016b98:	af00      	add	r7, sp, #0
 8016b9a:	60f8      	str	r0, [r7, #12]
 8016b9c:	60b9      	str	r1, [r7, #8]
 8016b9e:	4611      	mov	r1, r2
 8016ba0:	461a      	mov	r2, r3
 8016ba2:	460b      	mov	r3, r1
 8016ba4:	80fb      	strh	r3, [r7, #6]
 8016ba6:	4613      	mov	r3, r2
 8016ba8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8016baa:	68fb      	ldr	r3, [r7, #12]
 8016bac:	2200      	movs	r2, #0
 8016bae:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8016bb0:	68fb      	ldr	r3, [r7, #12]
 8016bb2:	68ba      	ldr	r2, [r7, #8]
 8016bb4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8016bb6:	68fb      	ldr	r3, [r7, #12]
 8016bb8:	88fa      	ldrh	r2, [r7, #6]
 8016bba:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8016bbc:	68fb      	ldr	r3, [r7, #12]
 8016bbe:	88ba      	ldrh	r2, [r7, #4]
 8016bc0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8016bc2:	8b3b      	ldrh	r3, [r7, #24]
 8016bc4:	b2da      	uxtb	r2, r3
 8016bc6:	68fb      	ldr	r3, [r7, #12]
 8016bc8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8016bca:	68fb      	ldr	r3, [r7, #12]
 8016bcc:	7f3a      	ldrb	r2, [r7, #28]
 8016bce:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8016bd0:	68fb      	ldr	r3, [r7, #12]
 8016bd2:	2201      	movs	r2, #1
 8016bd4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8016bd6:	68fb      	ldr	r3, [r7, #12]
 8016bd8:	2200      	movs	r2, #0
 8016bda:	73da      	strb	r2, [r3, #15]
}
 8016bdc:	bf00      	nop
 8016bde:	3714      	adds	r7, #20
 8016be0:	46bd      	mov	sp, r7
 8016be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016be6:	4770      	bx	lr

08016be8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8016be8:	b580      	push	{r7, lr}
 8016bea:	b08c      	sub	sp, #48	; 0x30
 8016bec:	af02      	add	r7, sp, #8
 8016bee:	4603      	mov	r3, r0
 8016bf0:	71fb      	strb	r3, [r7, #7]
 8016bf2:	460b      	mov	r3, r1
 8016bf4:	80bb      	strh	r3, [r7, #4]
 8016bf6:	4613      	mov	r3, r2
 8016bf8:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8016bfa:	79fb      	ldrb	r3, [r7, #7]
 8016bfc:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8016bfe:	887b      	ldrh	r3, [r7, #2]
 8016c00:	2b41      	cmp	r3, #65	; 0x41
 8016c02:	d00b      	beq.n	8016c1c <pbuf_alloc+0x34>
 8016c04:	2b41      	cmp	r3, #65	; 0x41
 8016c06:	dc02      	bgt.n	8016c0e <pbuf_alloc+0x26>
 8016c08:	2b01      	cmp	r3, #1
 8016c0a:	d007      	beq.n	8016c1c <pbuf_alloc+0x34>
 8016c0c:	e0c2      	b.n	8016d94 <pbuf_alloc+0x1ac>
 8016c0e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8016c12:	d00b      	beq.n	8016c2c <pbuf_alloc+0x44>
 8016c14:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8016c18:	d070      	beq.n	8016cfc <pbuf_alloc+0x114>
 8016c1a:	e0bb      	b.n	8016d94 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8016c1c:	887a      	ldrh	r2, [r7, #2]
 8016c1e:	88bb      	ldrh	r3, [r7, #4]
 8016c20:	4619      	mov	r1, r3
 8016c22:	2000      	movs	r0, #0
 8016c24:	f000 f8d2 	bl	8016dcc <pbuf_alloc_reference>
 8016c28:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8016c2a:	e0bd      	b.n	8016da8 <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8016c2c:	2300      	movs	r3, #0
 8016c2e:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8016c30:	2300      	movs	r3, #0
 8016c32:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8016c34:	88bb      	ldrh	r3, [r7, #4]
 8016c36:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8016c38:	200c      	movs	r0, #12
 8016c3a:	f7ff fbc3 	bl	80163c4 <memp_malloc>
 8016c3e:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8016c40:	693b      	ldr	r3, [r7, #16]
 8016c42:	2b00      	cmp	r3, #0
 8016c44:	d109      	bne.n	8016c5a <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 8016c46:	f7ff ff7b 	bl	8016b40 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8016c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c4c:	2b00      	cmp	r3, #0
 8016c4e:	d002      	beq.n	8016c56 <pbuf_alloc+0x6e>
            pbuf_free(p);
 8016c50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016c52:	f000 faa9 	bl	80171a8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8016c56:	2300      	movs	r3, #0
 8016c58:	e0a7      	b.n	8016daa <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8016c5a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016c5c:	3303      	adds	r3, #3
 8016c5e:	b29b      	uxth	r3, r3
 8016c60:	f023 0303 	bic.w	r3, r3, #3
 8016c64:	b29b      	uxth	r3, r3
 8016c66:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8016c6a:	b29b      	uxth	r3, r3
 8016c6c:	8b7a      	ldrh	r2, [r7, #26]
 8016c6e:	4293      	cmp	r3, r2
 8016c70:	bf28      	it	cs
 8016c72:	4613      	movcs	r3, r2
 8016c74:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8016c76:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016c78:	3310      	adds	r3, #16
 8016c7a:	693a      	ldr	r2, [r7, #16]
 8016c7c:	4413      	add	r3, r2
 8016c7e:	3303      	adds	r3, #3
 8016c80:	f023 0303 	bic.w	r3, r3, #3
 8016c84:	4618      	mov	r0, r3
 8016c86:	89f9      	ldrh	r1, [r7, #14]
 8016c88:	8b7a      	ldrh	r2, [r7, #26]
 8016c8a:	2300      	movs	r3, #0
 8016c8c:	9301      	str	r3, [sp, #4]
 8016c8e:	887b      	ldrh	r3, [r7, #2]
 8016c90:	9300      	str	r3, [sp, #0]
 8016c92:	460b      	mov	r3, r1
 8016c94:	4601      	mov	r1, r0
 8016c96:	6938      	ldr	r0, [r7, #16]
 8016c98:	f7ff ff7c 	bl	8016b94 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8016c9c:	693b      	ldr	r3, [r7, #16]
 8016c9e:	685b      	ldr	r3, [r3, #4]
 8016ca0:	f003 0303 	and.w	r3, r3, #3
 8016ca4:	2b00      	cmp	r3, #0
 8016ca6:	d006      	beq.n	8016cb6 <pbuf_alloc+0xce>
 8016ca8:	4b42      	ldr	r3, [pc, #264]	; (8016db4 <pbuf_alloc+0x1cc>)
 8016caa:	f240 1201 	movw	r2, #257	; 0x101
 8016cae:	4942      	ldr	r1, [pc, #264]	; (8016db8 <pbuf_alloc+0x1d0>)
 8016cb0:	4842      	ldr	r0, [pc, #264]	; (8016dbc <pbuf_alloc+0x1d4>)
 8016cb2:	f009 fcbf 	bl	8020634 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8016cb6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016cb8:	3303      	adds	r3, #3
 8016cba:	f023 0303 	bic.w	r3, r3, #3
 8016cbe:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8016cc2:	d106      	bne.n	8016cd2 <pbuf_alloc+0xea>
 8016cc4:	4b3b      	ldr	r3, [pc, #236]	; (8016db4 <pbuf_alloc+0x1cc>)
 8016cc6:	f240 1203 	movw	r2, #259	; 0x103
 8016cca:	493d      	ldr	r1, [pc, #244]	; (8016dc0 <pbuf_alloc+0x1d8>)
 8016ccc:	483b      	ldr	r0, [pc, #236]	; (8016dbc <pbuf_alloc+0x1d4>)
 8016cce:	f009 fcb1 	bl	8020634 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8016cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cd4:	2b00      	cmp	r3, #0
 8016cd6:	d102      	bne.n	8016cde <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8016cd8:	693b      	ldr	r3, [r7, #16]
 8016cda:	627b      	str	r3, [r7, #36]	; 0x24
 8016cdc:	e002      	b.n	8016ce4 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8016cde:	69fb      	ldr	r3, [r7, #28]
 8016ce0:	693a      	ldr	r2, [r7, #16]
 8016ce2:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8016ce4:	693b      	ldr	r3, [r7, #16]
 8016ce6:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8016ce8:	8b7a      	ldrh	r2, [r7, #26]
 8016cea:	89fb      	ldrh	r3, [r7, #14]
 8016cec:	1ad3      	subs	r3, r2, r3
 8016cee:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8016cf0:	2300      	movs	r3, #0
 8016cf2:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8016cf4:	8b7b      	ldrh	r3, [r7, #26]
 8016cf6:	2b00      	cmp	r3, #0
 8016cf8:	d19e      	bne.n	8016c38 <pbuf_alloc+0x50>
      break;
 8016cfa:	e055      	b.n	8016da8 <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8016cfc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016cfe:	3303      	adds	r3, #3
 8016d00:	b29b      	uxth	r3, r3
 8016d02:	f023 0303 	bic.w	r3, r3, #3
 8016d06:	b29a      	uxth	r2, r3
 8016d08:	88bb      	ldrh	r3, [r7, #4]
 8016d0a:	3303      	adds	r3, #3
 8016d0c:	b29b      	uxth	r3, r3
 8016d0e:	f023 0303 	bic.w	r3, r3, #3
 8016d12:	b29b      	uxth	r3, r3
 8016d14:	4413      	add	r3, r2
 8016d16:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8016d18:	8b3b      	ldrh	r3, [r7, #24]
 8016d1a:	3310      	adds	r3, #16
 8016d1c:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8016d1e:	8b3a      	ldrh	r2, [r7, #24]
 8016d20:	88bb      	ldrh	r3, [r7, #4]
 8016d22:	3303      	adds	r3, #3
 8016d24:	f023 0303 	bic.w	r3, r3, #3
 8016d28:	429a      	cmp	r2, r3
 8016d2a:	d306      	bcc.n	8016d3a <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8016d2c:	8afa      	ldrh	r2, [r7, #22]
 8016d2e:	88bb      	ldrh	r3, [r7, #4]
 8016d30:	3303      	adds	r3, #3
 8016d32:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8016d36:	429a      	cmp	r2, r3
 8016d38:	d201      	bcs.n	8016d3e <pbuf_alloc+0x156>
        return NULL;
 8016d3a:	2300      	movs	r3, #0
 8016d3c:	e035      	b.n	8016daa <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8016d3e:	8afb      	ldrh	r3, [r7, #22]
 8016d40:	4618      	mov	r0, r3
 8016d42:	f7ff f9bd 	bl	80160c0 <mem_malloc>
 8016d46:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8016d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d4a:	2b00      	cmp	r3, #0
 8016d4c:	d101      	bne.n	8016d52 <pbuf_alloc+0x16a>
        return NULL;
 8016d4e:	2300      	movs	r3, #0
 8016d50:	e02b      	b.n	8016daa <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8016d52:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016d54:	3310      	adds	r3, #16
 8016d56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016d58:	4413      	add	r3, r2
 8016d5a:	3303      	adds	r3, #3
 8016d5c:	f023 0303 	bic.w	r3, r3, #3
 8016d60:	4618      	mov	r0, r3
 8016d62:	88b9      	ldrh	r1, [r7, #4]
 8016d64:	88ba      	ldrh	r2, [r7, #4]
 8016d66:	2300      	movs	r3, #0
 8016d68:	9301      	str	r3, [sp, #4]
 8016d6a:	887b      	ldrh	r3, [r7, #2]
 8016d6c:	9300      	str	r3, [sp, #0]
 8016d6e:	460b      	mov	r3, r1
 8016d70:	4601      	mov	r1, r0
 8016d72:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016d74:	f7ff ff0e 	bl	8016b94 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8016d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d7a:	685b      	ldr	r3, [r3, #4]
 8016d7c:	f003 0303 	and.w	r3, r3, #3
 8016d80:	2b00      	cmp	r3, #0
 8016d82:	d010      	beq.n	8016da6 <pbuf_alloc+0x1be>
 8016d84:	4b0b      	ldr	r3, [pc, #44]	; (8016db4 <pbuf_alloc+0x1cc>)
 8016d86:	f240 1223 	movw	r2, #291	; 0x123
 8016d8a:	490e      	ldr	r1, [pc, #56]	; (8016dc4 <pbuf_alloc+0x1dc>)
 8016d8c:	480b      	ldr	r0, [pc, #44]	; (8016dbc <pbuf_alloc+0x1d4>)
 8016d8e:	f009 fc51 	bl	8020634 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8016d92:	e008      	b.n	8016da6 <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8016d94:	4b07      	ldr	r3, [pc, #28]	; (8016db4 <pbuf_alloc+0x1cc>)
 8016d96:	f240 1227 	movw	r2, #295	; 0x127
 8016d9a:	490b      	ldr	r1, [pc, #44]	; (8016dc8 <pbuf_alloc+0x1e0>)
 8016d9c:	4807      	ldr	r0, [pc, #28]	; (8016dbc <pbuf_alloc+0x1d4>)
 8016d9e:	f009 fc49 	bl	8020634 <iprintf>
      return NULL;
 8016da2:	2300      	movs	r3, #0
 8016da4:	e001      	b.n	8016daa <pbuf_alloc+0x1c2>
      break;
 8016da6:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8016da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8016daa:	4618      	mov	r0, r3
 8016dac:	3728      	adds	r7, #40	; 0x28
 8016dae:	46bd      	mov	sp, r7
 8016db0:	bd80      	pop	{r7, pc}
 8016db2:	bf00      	nop
 8016db4:	0802230c 	.word	0x0802230c
 8016db8:	0802233c 	.word	0x0802233c
 8016dbc:	0802236c 	.word	0x0802236c
 8016dc0:	08022394 	.word	0x08022394
 8016dc4:	080223c8 	.word	0x080223c8
 8016dc8:	080223f4 	.word	0x080223f4

08016dcc <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8016dcc:	b580      	push	{r7, lr}
 8016dce:	b086      	sub	sp, #24
 8016dd0:	af02      	add	r7, sp, #8
 8016dd2:	6078      	str	r0, [r7, #4]
 8016dd4:	460b      	mov	r3, r1
 8016dd6:	807b      	strh	r3, [r7, #2]
 8016dd8:	4613      	mov	r3, r2
 8016dda:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8016ddc:	883b      	ldrh	r3, [r7, #0]
 8016dde:	2b41      	cmp	r3, #65	; 0x41
 8016de0:	d009      	beq.n	8016df6 <pbuf_alloc_reference+0x2a>
 8016de2:	883b      	ldrh	r3, [r7, #0]
 8016de4:	2b01      	cmp	r3, #1
 8016de6:	d006      	beq.n	8016df6 <pbuf_alloc_reference+0x2a>
 8016de8:	4b0f      	ldr	r3, [pc, #60]	; (8016e28 <pbuf_alloc_reference+0x5c>)
 8016dea:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8016dee:	490f      	ldr	r1, [pc, #60]	; (8016e2c <pbuf_alloc_reference+0x60>)
 8016df0:	480f      	ldr	r0, [pc, #60]	; (8016e30 <pbuf_alloc_reference+0x64>)
 8016df2:	f009 fc1f 	bl	8020634 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8016df6:	200b      	movs	r0, #11
 8016df8:	f7ff fae4 	bl	80163c4 <memp_malloc>
 8016dfc:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8016dfe:	68fb      	ldr	r3, [r7, #12]
 8016e00:	2b00      	cmp	r3, #0
 8016e02:	d101      	bne.n	8016e08 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8016e04:	2300      	movs	r3, #0
 8016e06:	e00b      	b.n	8016e20 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8016e08:	8879      	ldrh	r1, [r7, #2]
 8016e0a:	887a      	ldrh	r2, [r7, #2]
 8016e0c:	2300      	movs	r3, #0
 8016e0e:	9301      	str	r3, [sp, #4]
 8016e10:	883b      	ldrh	r3, [r7, #0]
 8016e12:	9300      	str	r3, [sp, #0]
 8016e14:	460b      	mov	r3, r1
 8016e16:	6879      	ldr	r1, [r7, #4]
 8016e18:	68f8      	ldr	r0, [r7, #12]
 8016e1a:	f7ff febb 	bl	8016b94 <pbuf_init_alloced_pbuf>
  return p;
 8016e1e:	68fb      	ldr	r3, [r7, #12]
}
 8016e20:	4618      	mov	r0, r3
 8016e22:	3710      	adds	r7, #16
 8016e24:	46bd      	mov	sp, r7
 8016e26:	bd80      	pop	{r7, pc}
 8016e28:	0802230c 	.word	0x0802230c
 8016e2c:	08022410 	.word	0x08022410
 8016e30:	0802236c 	.word	0x0802236c

08016e34 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8016e34:	b580      	push	{r7, lr}
 8016e36:	b088      	sub	sp, #32
 8016e38:	af02      	add	r7, sp, #8
 8016e3a:	607b      	str	r3, [r7, #4]
 8016e3c:	4603      	mov	r3, r0
 8016e3e:	73fb      	strb	r3, [r7, #15]
 8016e40:	460b      	mov	r3, r1
 8016e42:	81bb      	strh	r3, [r7, #12]
 8016e44:	4613      	mov	r3, r2
 8016e46:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8016e48:	7bfb      	ldrb	r3, [r7, #15]
 8016e4a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8016e4c:	8a7b      	ldrh	r3, [r7, #18]
 8016e4e:	3303      	adds	r3, #3
 8016e50:	f023 0203 	bic.w	r2, r3, #3
 8016e54:	89bb      	ldrh	r3, [r7, #12]
 8016e56:	441a      	add	r2, r3
 8016e58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016e5a:	429a      	cmp	r2, r3
 8016e5c:	d901      	bls.n	8016e62 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8016e5e:	2300      	movs	r3, #0
 8016e60:	e018      	b.n	8016e94 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8016e62:	6a3b      	ldr	r3, [r7, #32]
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	d007      	beq.n	8016e78 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8016e68:	8a7b      	ldrh	r3, [r7, #18]
 8016e6a:	3303      	adds	r3, #3
 8016e6c:	f023 0303 	bic.w	r3, r3, #3
 8016e70:	6a3a      	ldr	r2, [r7, #32]
 8016e72:	4413      	add	r3, r2
 8016e74:	617b      	str	r3, [r7, #20]
 8016e76:	e001      	b.n	8016e7c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8016e78:	2300      	movs	r3, #0
 8016e7a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8016e7c:	6878      	ldr	r0, [r7, #4]
 8016e7e:	89b9      	ldrh	r1, [r7, #12]
 8016e80:	89ba      	ldrh	r2, [r7, #12]
 8016e82:	2302      	movs	r3, #2
 8016e84:	9301      	str	r3, [sp, #4]
 8016e86:	897b      	ldrh	r3, [r7, #10]
 8016e88:	9300      	str	r3, [sp, #0]
 8016e8a:	460b      	mov	r3, r1
 8016e8c:	6979      	ldr	r1, [r7, #20]
 8016e8e:	f7ff fe81 	bl	8016b94 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8016e92:	687b      	ldr	r3, [r7, #4]
}
 8016e94:	4618      	mov	r0, r3
 8016e96:	3718      	adds	r7, #24
 8016e98:	46bd      	mov	sp, r7
 8016e9a:	bd80      	pop	{r7, pc}

08016e9c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8016e9c:	b580      	push	{r7, lr}
 8016e9e:	b084      	sub	sp, #16
 8016ea0:	af00      	add	r7, sp, #0
 8016ea2:	6078      	str	r0, [r7, #4]
 8016ea4:	460b      	mov	r3, r1
 8016ea6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8016ea8:	687b      	ldr	r3, [r7, #4]
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	d106      	bne.n	8016ebc <pbuf_realloc+0x20>
 8016eae:	4b3a      	ldr	r3, [pc, #232]	; (8016f98 <pbuf_realloc+0xfc>)
 8016eb0:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8016eb4:	4939      	ldr	r1, [pc, #228]	; (8016f9c <pbuf_realloc+0x100>)
 8016eb6:	483a      	ldr	r0, [pc, #232]	; (8016fa0 <pbuf_realloc+0x104>)
 8016eb8:	f009 fbbc 	bl	8020634 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	891b      	ldrh	r3, [r3, #8]
 8016ec0:	887a      	ldrh	r2, [r7, #2]
 8016ec2:	429a      	cmp	r2, r3
 8016ec4:	d264      	bcs.n	8016f90 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8016ec6:	687b      	ldr	r3, [r7, #4]
 8016ec8:	891a      	ldrh	r2, [r3, #8]
 8016eca:	887b      	ldrh	r3, [r7, #2]
 8016ecc:	1ad3      	subs	r3, r2, r3
 8016ece:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8016ed0:	887b      	ldrh	r3, [r7, #2]
 8016ed2:	817b      	strh	r3, [r7, #10]
  q = p;
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8016ed8:	e018      	b.n	8016f0c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8016eda:	68fb      	ldr	r3, [r7, #12]
 8016edc:	895b      	ldrh	r3, [r3, #10]
 8016ede:	897a      	ldrh	r2, [r7, #10]
 8016ee0:	1ad3      	subs	r3, r2, r3
 8016ee2:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8016ee4:	68fb      	ldr	r3, [r7, #12]
 8016ee6:	891a      	ldrh	r2, [r3, #8]
 8016ee8:	893b      	ldrh	r3, [r7, #8]
 8016eea:	1ad3      	subs	r3, r2, r3
 8016eec:	b29a      	uxth	r2, r3
 8016eee:	68fb      	ldr	r3, [r7, #12]
 8016ef0:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8016ef2:	68fb      	ldr	r3, [r7, #12]
 8016ef4:	681b      	ldr	r3, [r3, #0]
 8016ef6:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8016ef8:	68fb      	ldr	r3, [r7, #12]
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	d106      	bne.n	8016f0c <pbuf_realloc+0x70>
 8016efe:	4b26      	ldr	r3, [pc, #152]	; (8016f98 <pbuf_realloc+0xfc>)
 8016f00:	f240 12af 	movw	r2, #431	; 0x1af
 8016f04:	4927      	ldr	r1, [pc, #156]	; (8016fa4 <pbuf_realloc+0x108>)
 8016f06:	4826      	ldr	r0, [pc, #152]	; (8016fa0 <pbuf_realloc+0x104>)
 8016f08:	f009 fb94 	bl	8020634 <iprintf>
  while (rem_len > q->len) {
 8016f0c:	68fb      	ldr	r3, [r7, #12]
 8016f0e:	895b      	ldrh	r3, [r3, #10]
 8016f10:	897a      	ldrh	r2, [r7, #10]
 8016f12:	429a      	cmp	r2, r3
 8016f14:	d8e1      	bhi.n	8016eda <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8016f16:	68fb      	ldr	r3, [r7, #12]
 8016f18:	7b1b      	ldrb	r3, [r3, #12]
 8016f1a:	f003 030f 	and.w	r3, r3, #15
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d122      	bne.n	8016f68 <pbuf_realloc+0xcc>
 8016f22:	68fb      	ldr	r3, [r7, #12]
 8016f24:	895b      	ldrh	r3, [r3, #10]
 8016f26:	897a      	ldrh	r2, [r7, #10]
 8016f28:	429a      	cmp	r2, r3
 8016f2a:	d01d      	beq.n	8016f68 <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8016f2c:	68fb      	ldr	r3, [r7, #12]
 8016f2e:	7b5b      	ldrb	r3, [r3, #13]
 8016f30:	f003 0302 	and.w	r3, r3, #2
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	d117      	bne.n	8016f68 <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8016f38:	68fb      	ldr	r3, [r7, #12]
 8016f3a:	685b      	ldr	r3, [r3, #4]
 8016f3c:	461a      	mov	r2, r3
 8016f3e:	68fb      	ldr	r3, [r7, #12]
 8016f40:	1ad3      	subs	r3, r2, r3
 8016f42:	b29a      	uxth	r2, r3
 8016f44:	897b      	ldrh	r3, [r7, #10]
 8016f46:	4413      	add	r3, r2
 8016f48:	b29b      	uxth	r3, r3
 8016f4a:	4619      	mov	r1, r3
 8016f4c:	68f8      	ldr	r0, [r7, #12]
 8016f4e:	f7fe ffad 	bl	8015eac <mem_trim>
 8016f52:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8016f54:	68fb      	ldr	r3, [r7, #12]
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	d106      	bne.n	8016f68 <pbuf_realloc+0xcc>
 8016f5a:	4b0f      	ldr	r3, [pc, #60]	; (8016f98 <pbuf_realloc+0xfc>)
 8016f5c:	f240 12bd 	movw	r2, #445	; 0x1bd
 8016f60:	4911      	ldr	r1, [pc, #68]	; (8016fa8 <pbuf_realloc+0x10c>)
 8016f62:	480f      	ldr	r0, [pc, #60]	; (8016fa0 <pbuf_realloc+0x104>)
 8016f64:	f009 fb66 	bl	8020634 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8016f68:	68fb      	ldr	r3, [r7, #12]
 8016f6a:	897a      	ldrh	r2, [r7, #10]
 8016f6c:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8016f6e:	68fb      	ldr	r3, [r7, #12]
 8016f70:	895a      	ldrh	r2, [r3, #10]
 8016f72:	68fb      	ldr	r3, [r7, #12]
 8016f74:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8016f76:	68fb      	ldr	r3, [r7, #12]
 8016f78:	681b      	ldr	r3, [r3, #0]
 8016f7a:	2b00      	cmp	r3, #0
 8016f7c:	d004      	beq.n	8016f88 <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8016f7e:	68fb      	ldr	r3, [r7, #12]
 8016f80:	681b      	ldr	r3, [r3, #0]
 8016f82:	4618      	mov	r0, r3
 8016f84:	f000 f910 	bl	80171a8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8016f88:	68fb      	ldr	r3, [r7, #12]
 8016f8a:	2200      	movs	r2, #0
 8016f8c:	601a      	str	r2, [r3, #0]
 8016f8e:	e000      	b.n	8016f92 <pbuf_realloc+0xf6>
    return;
 8016f90:	bf00      	nop

}
 8016f92:	3710      	adds	r7, #16
 8016f94:	46bd      	mov	sp, r7
 8016f96:	bd80      	pop	{r7, pc}
 8016f98:	0802230c 	.word	0x0802230c
 8016f9c:	08022424 	.word	0x08022424
 8016fa0:	0802236c 	.word	0x0802236c
 8016fa4:	0802243c 	.word	0x0802243c
 8016fa8:	08022454 	.word	0x08022454

08016fac <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8016fac:	b580      	push	{r7, lr}
 8016fae:	b086      	sub	sp, #24
 8016fb0:	af00      	add	r7, sp, #0
 8016fb2:	60f8      	str	r0, [r7, #12]
 8016fb4:	60b9      	str	r1, [r7, #8]
 8016fb6:	4613      	mov	r3, r2
 8016fb8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8016fba:	68fb      	ldr	r3, [r7, #12]
 8016fbc:	2b00      	cmp	r3, #0
 8016fbe:	d106      	bne.n	8016fce <pbuf_add_header_impl+0x22>
 8016fc0:	4b2b      	ldr	r3, [pc, #172]	; (8017070 <pbuf_add_header_impl+0xc4>)
 8016fc2:	f240 12df 	movw	r2, #479	; 0x1df
 8016fc6:	492b      	ldr	r1, [pc, #172]	; (8017074 <pbuf_add_header_impl+0xc8>)
 8016fc8:	482b      	ldr	r0, [pc, #172]	; (8017078 <pbuf_add_header_impl+0xcc>)
 8016fca:	f009 fb33 	bl	8020634 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8016fce:	68fb      	ldr	r3, [r7, #12]
 8016fd0:	2b00      	cmp	r3, #0
 8016fd2:	d003      	beq.n	8016fdc <pbuf_add_header_impl+0x30>
 8016fd4:	68bb      	ldr	r3, [r7, #8]
 8016fd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016fda:	d301      	bcc.n	8016fe0 <pbuf_add_header_impl+0x34>
    return 1;
 8016fdc:	2301      	movs	r3, #1
 8016fde:	e043      	b.n	8017068 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8016fe0:	68bb      	ldr	r3, [r7, #8]
 8016fe2:	2b00      	cmp	r3, #0
 8016fe4:	d101      	bne.n	8016fea <pbuf_add_header_impl+0x3e>
    return 0;
 8016fe6:	2300      	movs	r3, #0
 8016fe8:	e03e      	b.n	8017068 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8016fea:	68bb      	ldr	r3, [r7, #8]
 8016fec:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8016fee:	68fb      	ldr	r3, [r7, #12]
 8016ff0:	891a      	ldrh	r2, [r3, #8]
 8016ff2:	8a7b      	ldrh	r3, [r7, #18]
 8016ff4:	4413      	add	r3, r2
 8016ff6:	b29b      	uxth	r3, r3
 8016ff8:	8a7a      	ldrh	r2, [r7, #18]
 8016ffa:	429a      	cmp	r2, r3
 8016ffc:	d901      	bls.n	8017002 <pbuf_add_header_impl+0x56>
    return 1;
 8016ffe:	2301      	movs	r3, #1
 8017000:	e032      	b.n	8017068 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8017002:	68fb      	ldr	r3, [r7, #12]
 8017004:	7b1b      	ldrb	r3, [r3, #12]
 8017006:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8017008:	8a3b      	ldrh	r3, [r7, #16]
 801700a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801700e:	2b00      	cmp	r3, #0
 8017010:	d00c      	beq.n	801702c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8017012:	68fb      	ldr	r3, [r7, #12]
 8017014:	685a      	ldr	r2, [r3, #4]
 8017016:	68bb      	ldr	r3, [r7, #8]
 8017018:	425b      	negs	r3, r3
 801701a:	4413      	add	r3, r2
 801701c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801701e:	68fb      	ldr	r3, [r7, #12]
 8017020:	3310      	adds	r3, #16
 8017022:	697a      	ldr	r2, [r7, #20]
 8017024:	429a      	cmp	r2, r3
 8017026:	d20d      	bcs.n	8017044 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8017028:	2301      	movs	r3, #1
 801702a:	e01d      	b.n	8017068 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 801702c:	79fb      	ldrb	r3, [r7, #7]
 801702e:	2b00      	cmp	r3, #0
 8017030:	d006      	beq.n	8017040 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8017032:	68fb      	ldr	r3, [r7, #12]
 8017034:	685a      	ldr	r2, [r3, #4]
 8017036:	68bb      	ldr	r3, [r7, #8]
 8017038:	425b      	negs	r3, r3
 801703a:	4413      	add	r3, r2
 801703c:	617b      	str	r3, [r7, #20]
 801703e:	e001      	b.n	8017044 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8017040:	2301      	movs	r3, #1
 8017042:	e011      	b.n	8017068 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8017044:	68fb      	ldr	r3, [r7, #12]
 8017046:	697a      	ldr	r2, [r7, #20]
 8017048:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801704a:	68fb      	ldr	r3, [r7, #12]
 801704c:	895a      	ldrh	r2, [r3, #10]
 801704e:	8a7b      	ldrh	r3, [r7, #18]
 8017050:	4413      	add	r3, r2
 8017052:	b29a      	uxth	r2, r3
 8017054:	68fb      	ldr	r3, [r7, #12]
 8017056:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8017058:	68fb      	ldr	r3, [r7, #12]
 801705a:	891a      	ldrh	r2, [r3, #8]
 801705c:	8a7b      	ldrh	r3, [r7, #18]
 801705e:	4413      	add	r3, r2
 8017060:	b29a      	uxth	r2, r3
 8017062:	68fb      	ldr	r3, [r7, #12]
 8017064:	811a      	strh	r2, [r3, #8]


  return 0;
 8017066:	2300      	movs	r3, #0
}
 8017068:	4618      	mov	r0, r3
 801706a:	3718      	adds	r7, #24
 801706c:	46bd      	mov	sp, r7
 801706e:	bd80      	pop	{r7, pc}
 8017070:	0802230c 	.word	0x0802230c
 8017074:	08022470 	.word	0x08022470
 8017078:	0802236c 	.word	0x0802236c

0801707c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 801707c:	b580      	push	{r7, lr}
 801707e:	b082      	sub	sp, #8
 8017080:	af00      	add	r7, sp, #0
 8017082:	6078      	str	r0, [r7, #4]
 8017084:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8017086:	2200      	movs	r2, #0
 8017088:	6839      	ldr	r1, [r7, #0]
 801708a:	6878      	ldr	r0, [r7, #4]
 801708c:	f7ff ff8e 	bl	8016fac <pbuf_add_header_impl>
 8017090:	4603      	mov	r3, r0
}
 8017092:	4618      	mov	r0, r3
 8017094:	3708      	adds	r7, #8
 8017096:	46bd      	mov	sp, r7
 8017098:	bd80      	pop	{r7, pc}
	...

0801709c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 801709c:	b580      	push	{r7, lr}
 801709e:	b084      	sub	sp, #16
 80170a0:	af00      	add	r7, sp, #0
 80170a2:	6078      	str	r0, [r7, #4]
 80170a4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80170a6:	687b      	ldr	r3, [r7, #4]
 80170a8:	2b00      	cmp	r3, #0
 80170aa:	d106      	bne.n	80170ba <pbuf_remove_header+0x1e>
 80170ac:	4b20      	ldr	r3, [pc, #128]	; (8017130 <pbuf_remove_header+0x94>)
 80170ae:	f240 224b 	movw	r2, #587	; 0x24b
 80170b2:	4920      	ldr	r1, [pc, #128]	; (8017134 <pbuf_remove_header+0x98>)
 80170b4:	4820      	ldr	r0, [pc, #128]	; (8017138 <pbuf_remove_header+0x9c>)
 80170b6:	f009 fabd 	bl	8020634 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80170ba:	687b      	ldr	r3, [r7, #4]
 80170bc:	2b00      	cmp	r3, #0
 80170be:	d003      	beq.n	80170c8 <pbuf_remove_header+0x2c>
 80170c0:	683b      	ldr	r3, [r7, #0]
 80170c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80170c6:	d301      	bcc.n	80170cc <pbuf_remove_header+0x30>
    return 1;
 80170c8:	2301      	movs	r3, #1
 80170ca:	e02c      	b.n	8017126 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80170cc:	683b      	ldr	r3, [r7, #0]
 80170ce:	2b00      	cmp	r3, #0
 80170d0:	d101      	bne.n	80170d6 <pbuf_remove_header+0x3a>
    return 0;
 80170d2:	2300      	movs	r3, #0
 80170d4:	e027      	b.n	8017126 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80170d6:	683b      	ldr	r3, [r7, #0]
 80170d8:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80170da:	687b      	ldr	r3, [r7, #4]
 80170dc:	895b      	ldrh	r3, [r3, #10]
 80170de:	89fa      	ldrh	r2, [r7, #14]
 80170e0:	429a      	cmp	r2, r3
 80170e2:	d908      	bls.n	80170f6 <pbuf_remove_header+0x5a>
 80170e4:	4b12      	ldr	r3, [pc, #72]	; (8017130 <pbuf_remove_header+0x94>)
 80170e6:	f240 2255 	movw	r2, #597	; 0x255
 80170ea:	4914      	ldr	r1, [pc, #80]	; (801713c <pbuf_remove_header+0xa0>)
 80170ec:	4812      	ldr	r0, [pc, #72]	; (8017138 <pbuf_remove_header+0x9c>)
 80170ee:	f009 faa1 	bl	8020634 <iprintf>
 80170f2:	2301      	movs	r3, #1
 80170f4:	e017      	b.n	8017126 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 80170f6:	687b      	ldr	r3, [r7, #4]
 80170f8:	685b      	ldr	r3, [r3, #4]
 80170fa:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	685a      	ldr	r2, [r3, #4]
 8017100:	683b      	ldr	r3, [r7, #0]
 8017102:	441a      	add	r2, r3
 8017104:	687b      	ldr	r3, [r7, #4]
 8017106:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8017108:	687b      	ldr	r3, [r7, #4]
 801710a:	895a      	ldrh	r2, [r3, #10]
 801710c:	89fb      	ldrh	r3, [r7, #14]
 801710e:	1ad3      	subs	r3, r2, r3
 8017110:	b29a      	uxth	r2, r3
 8017112:	687b      	ldr	r3, [r7, #4]
 8017114:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8017116:	687b      	ldr	r3, [r7, #4]
 8017118:	891a      	ldrh	r2, [r3, #8]
 801711a:	89fb      	ldrh	r3, [r7, #14]
 801711c:	1ad3      	subs	r3, r2, r3
 801711e:	b29a      	uxth	r2, r3
 8017120:	687b      	ldr	r3, [r7, #4]
 8017122:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8017124:	2300      	movs	r3, #0
}
 8017126:	4618      	mov	r0, r3
 8017128:	3710      	adds	r7, #16
 801712a:	46bd      	mov	sp, r7
 801712c:	bd80      	pop	{r7, pc}
 801712e:	bf00      	nop
 8017130:	0802230c 	.word	0x0802230c
 8017134:	08022470 	.word	0x08022470
 8017138:	0802236c 	.word	0x0802236c
 801713c:	0802247c 	.word	0x0802247c

08017140 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8017140:	b580      	push	{r7, lr}
 8017142:	b082      	sub	sp, #8
 8017144:	af00      	add	r7, sp, #0
 8017146:	6078      	str	r0, [r7, #4]
 8017148:	460b      	mov	r3, r1
 801714a:	807b      	strh	r3, [r7, #2]
 801714c:	4613      	mov	r3, r2
 801714e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8017150:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8017154:	2b00      	cmp	r3, #0
 8017156:	da08      	bge.n	801716a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8017158:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801715c:	425b      	negs	r3, r3
 801715e:	4619      	mov	r1, r3
 8017160:	6878      	ldr	r0, [r7, #4]
 8017162:	f7ff ff9b 	bl	801709c <pbuf_remove_header>
 8017166:	4603      	mov	r3, r0
 8017168:	e007      	b.n	801717a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801716a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801716e:	787a      	ldrb	r2, [r7, #1]
 8017170:	4619      	mov	r1, r3
 8017172:	6878      	ldr	r0, [r7, #4]
 8017174:	f7ff ff1a 	bl	8016fac <pbuf_add_header_impl>
 8017178:	4603      	mov	r3, r0
  }
}
 801717a:	4618      	mov	r0, r3
 801717c:	3708      	adds	r7, #8
 801717e:	46bd      	mov	sp, r7
 8017180:	bd80      	pop	{r7, pc}

08017182 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8017182:	b580      	push	{r7, lr}
 8017184:	b082      	sub	sp, #8
 8017186:	af00      	add	r7, sp, #0
 8017188:	6078      	str	r0, [r7, #4]
 801718a:	460b      	mov	r3, r1
 801718c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 801718e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8017192:	2201      	movs	r2, #1
 8017194:	4619      	mov	r1, r3
 8017196:	6878      	ldr	r0, [r7, #4]
 8017198:	f7ff ffd2 	bl	8017140 <pbuf_header_impl>
 801719c:	4603      	mov	r3, r0
}
 801719e:	4618      	mov	r0, r3
 80171a0:	3708      	adds	r7, #8
 80171a2:	46bd      	mov	sp, r7
 80171a4:	bd80      	pop	{r7, pc}
	...

080171a8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80171a8:	b580      	push	{r7, lr}
 80171aa:	b088      	sub	sp, #32
 80171ac:	af00      	add	r7, sp, #0
 80171ae:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80171b0:	687b      	ldr	r3, [r7, #4]
 80171b2:	2b00      	cmp	r3, #0
 80171b4:	d10b      	bne.n	80171ce <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80171b6:	687b      	ldr	r3, [r7, #4]
 80171b8:	2b00      	cmp	r3, #0
 80171ba:	d106      	bne.n	80171ca <pbuf_free+0x22>
 80171bc:	4b3b      	ldr	r3, [pc, #236]	; (80172ac <pbuf_free+0x104>)
 80171be:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80171c2:	493b      	ldr	r1, [pc, #236]	; (80172b0 <pbuf_free+0x108>)
 80171c4:	483b      	ldr	r0, [pc, #236]	; (80172b4 <pbuf_free+0x10c>)
 80171c6:	f009 fa35 	bl	8020634 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80171ca:	2300      	movs	r3, #0
 80171cc:	e069      	b.n	80172a2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80171ce:	2300      	movs	r3, #0
 80171d0:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80171d2:	e062      	b.n	801729a <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80171d4:	f009 f9ca 	bl	802056c <sys_arch_protect>
 80171d8:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	7b9b      	ldrb	r3, [r3, #14]
 80171de:	2b00      	cmp	r3, #0
 80171e0:	d106      	bne.n	80171f0 <pbuf_free+0x48>
 80171e2:	4b32      	ldr	r3, [pc, #200]	; (80172ac <pbuf_free+0x104>)
 80171e4:	f240 22f1 	movw	r2, #753	; 0x2f1
 80171e8:	4933      	ldr	r1, [pc, #204]	; (80172b8 <pbuf_free+0x110>)
 80171ea:	4832      	ldr	r0, [pc, #200]	; (80172b4 <pbuf_free+0x10c>)
 80171ec:	f009 fa22 	bl	8020634 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	7b9b      	ldrb	r3, [r3, #14]
 80171f4:	3b01      	subs	r3, #1
 80171f6:	b2da      	uxtb	r2, r3
 80171f8:	687b      	ldr	r3, [r7, #4]
 80171fa:	739a      	strb	r2, [r3, #14]
 80171fc:	687b      	ldr	r3, [r7, #4]
 80171fe:	7b9b      	ldrb	r3, [r3, #14]
 8017200:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8017202:	69b8      	ldr	r0, [r7, #24]
 8017204:	f009 f9c0 	bl	8020588 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8017208:	7dfb      	ldrb	r3, [r7, #23]
 801720a:	2b00      	cmp	r3, #0
 801720c:	d143      	bne.n	8017296 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801720e:	687b      	ldr	r3, [r7, #4]
 8017210:	681b      	ldr	r3, [r3, #0]
 8017212:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8017214:	687b      	ldr	r3, [r7, #4]
 8017216:	7b1b      	ldrb	r3, [r3, #12]
 8017218:	f003 030f 	and.w	r3, r3, #15
 801721c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801721e:	687b      	ldr	r3, [r7, #4]
 8017220:	7b5b      	ldrb	r3, [r3, #13]
 8017222:	f003 0302 	and.w	r3, r3, #2
 8017226:	2b00      	cmp	r3, #0
 8017228:	d011      	beq.n	801724e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 801722a:	687b      	ldr	r3, [r7, #4]
 801722c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801722e:	68bb      	ldr	r3, [r7, #8]
 8017230:	691b      	ldr	r3, [r3, #16]
 8017232:	2b00      	cmp	r3, #0
 8017234:	d106      	bne.n	8017244 <pbuf_free+0x9c>
 8017236:	4b1d      	ldr	r3, [pc, #116]	; (80172ac <pbuf_free+0x104>)
 8017238:	f240 22ff 	movw	r2, #767	; 0x2ff
 801723c:	491f      	ldr	r1, [pc, #124]	; (80172bc <pbuf_free+0x114>)
 801723e:	481d      	ldr	r0, [pc, #116]	; (80172b4 <pbuf_free+0x10c>)
 8017240:	f009 f9f8 	bl	8020634 <iprintf>
        pc->custom_free_function(p);
 8017244:	68bb      	ldr	r3, [r7, #8]
 8017246:	691b      	ldr	r3, [r3, #16]
 8017248:	6878      	ldr	r0, [r7, #4]
 801724a:	4798      	blx	r3
 801724c:	e01d      	b.n	801728a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801724e:	7bfb      	ldrb	r3, [r7, #15]
 8017250:	2b02      	cmp	r3, #2
 8017252:	d104      	bne.n	801725e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8017254:	6879      	ldr	r1, [r7, #4]
 8017256:	200c      	movs	r0, #12
 8017258:	f7ff f906 	bl	8016468 <memp_free>
 801725c:	e015      	b.n	801728a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801725e:	7bfb      	ldrb	r3, [r7, #15]
 8017260:	2b01      	cmp	r3, #1
 8017262:	d104      	bne.n	801726e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8017264:	6879      	ldr	r1, [r7, #4]
 8017266:	200b      	movs	r0, #11
 8017268:	f7ff f8fe 	bl	8016468 <memp_free>
 801726c:	e00d      	b.n	801728a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801726e:	7bfb      	ldrb	r3, [r7, #15]
 8017270:	2b00      	cmp	r3, #0
 8017272:	d103      	bne.n	801727c <pbuf_free+0xd4>
          mem_free(p);
 8017274:	6878      	ldr	r0, [r7, #4]
 8017276:	f7fe fd89 	bl	8015d8c <mem_free>
 801727a:	e006      	b.n	801728a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 801727c:	4b0b      	ldr	r3, [pc, #44]	; (80172ac <pbuf_free+0x104>)
 801727e:	f240 320f 	movw	r2, #783	; 0x30f
 8017282:	490f      	ldr	r1, [pc, #60]	; (80172c0 <pbuf_free+0x118>)
 8017284:	480b      	ldr	r0, [pc, #44]	; (80172b4 <pbuf_free+0x10c>)
 8017286:	f009 f9d5 	bl	8020634 <iprintf>
        }
      }
      count++;
 801728a:	7ffb      	ldrb	r3, [r7, #31]
 801728c:	3301      	adds	r3, #1
 801728e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8017290:	693b      	ldr	r3, [r7, #16]
 8017292:	607b      	str	r3, [r7, #4]
 8017294:	e001      	b.n	801729a <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8017296:	2300      	movs	r3, #0
 8017298:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	2b00      	cmp	r3, #0
 801729e:	d199      	bne.n	80171d4 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80172a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80172a2:	4618      	mov	r0, r3
 80172a4:	3720      	adds	r7, #32
 80172a6:	46bd      	mov	sp, r7
 80172a8:	bd80      	pop	{r7, pc}
 80172aa:	bf00      	nop
 80172ac:	0802230c 	.word	0x0802230c
 80172b0:	08022470 	.word	0x08022470
 80172b4:	0802236c 	.word	0x0802236c
 80172b8:	0802249c 	.word	0x0802249c
 80172bc:	080224b4 	.word	0x080224b4
 80172c0:	080224d8 	.word	0x080224d8

080172c4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80172c4:	b480      	push	{r7}
 80172c6:	b085      	sub	sp, #20
 80172c8:	af00      	add	r7, sp, #0
 80172ca:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80172cc:	2300      	movs	r3, #0
 80172ce:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80172d0:	e005      	b.n	80172de <pbuf_clen+0x1a>
    ++len;
 80172d2:	89fb      	ldrh	r3, [r7, #14]
 80172d4:	3301      	adds	r3, #1
 80172d6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80172d8:	687b      	ldr	r3, [r7, #4]
 80172da:	681b      	ldr	r3, [r3, #0]
 80172dc:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80172de:	687b      	ldr	r3, [r7, #4]
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	d1f6      	bne.n	80172d2 <pbuf_clen+0xe>
  }
  return len;
 80172e4:	89fb      	ldrh	r3, [r7, #14]
}
 80172e6:	4618      	mov	r0, r3
 80172e8:	3714      	adds	r7, #20
 80172ea:	46bd      	mov	sp, r7
 80172ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172f0:	4770      	bx	lr
	...

080172f4 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80172f4:	b580      	push	{r7, lr}
 80172f6:	b084      	sub	sp, #16
 80172f8:	af00      	add	r7, sp, #0
 80172fa:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80172fc:	687b      	ldr	r3, [r7, #4]
 80172fe:	2b00      	cmp	r3, #0
 8017300:	d016      	beq.n	8017330 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8017302:	f009 f933 	bl	802056c <sys_arch_protect>
 8017306:	60f8      	str	r0, [r7, #12]
 8017308:	687b      	ldr	r3, [r7, #4]
 801730a:	7b9b      	ldrb	r3, [r3, #14]
 801730c:	3301      	adds	r3, #1
 801730e:	b2da      	uxtb	r2, r3
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	739a      	strb	r2, [r3, #14]
 8017314:	68f8      	ldr	r0, [r7, #12]
 8017316:	f009 f937 	bl	8020588 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801731a:	687b      	ldr	r3, [r7, #4]
 801731c:	7b9b      	ldrb	r3, [r3, #14]
 801731e:	2b00      	cmp	r3, #0
 8017320:	d106      	bne.n	8017330 <pbuf_ref+0x3c>
 8017322:	4b05      	ldr	r3, [pc, #20]	; (8017338 <pbuf_ref+0x44>)
 8017324:	f240 3242 	movw	r2, #834	; 0x342
 8017328:	4904      	ldr	r1, [pc, #16]	; (801733c <pbuf_ref+0x48>)
 801732a:	4805      	ldr	r0, [pc, #20]	; (8017340 <pbuf_ref+0x4c>)
 801732c:	f009 f982 	bl	8020634 <iprintf>
  }
}
 8017330:	bf00      	nop
 8017332:	3710      	adds	r7, #16
 8017334:	46bd      	mov	sp, r7
 8017336:	bd80      	pop	{r7, pc}
 8017338:	0802230c 	.word	0x0802230c
 801733c:	080224ec 	.word	0x080224ec
 8017340:	0802236c 	.word	0x0802236c

08017344 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8017344:	b580      	push	{r7, lr}
 8017346:	b084      	sub	sp, #16
 8017348:	af00      	add	r7, sp, #0
 801734a:	6078      	str	r0, [r7, #4]
 801734c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801734e:	687b      	ldr	r3, [r7, #4]
 8017350:	2b00      	cmp	r3, #0
 8017352:	d002      	beq.n	801735a <pbuf_cat+0x16>
 8017354:	683b      	ldr	r3, [r7, #0]
 8017356:	2b00      	cmp	r3, #0
 8017358:	d107      	bne.n	801736a <pbuf_cat+0x26>
 801735a:	4b20      	ldr	r3, [pc, #128]	; (80173dc <pbuf_cat+0x98>)
 801735c:	f240 325a 	movw	r2, #858	; 0x35a
 8017360:	491f      	ldr	r1, [pc, #124]	; (80173e0 <pbuf_cat+0x9c>)
 8017362:	4820      	ldr	r0, [pc, #128]	; (80173e4 <pbuf_cat+0xa0>)
 8017364:	f009 f966 	bl	8020634 <iprintf>
 8017368:	e034      	b.n	80173d4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801736a:	687b      	ldr	r3, [r7, #4]
 801736c:	60fb      	str	r3, [r7, #12]
 801736e:	e00a      	b.n	8017386 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8017370:	68fb      	ldr	r3, [r7, #12]
 8017372:	891a      	ldrh	r2, [r3, #8]
 8017374:	683b      	ldr	r3, [r7, #0]
 8017376:	891b      	ldrh	r3, [r3, #8]
 8017378:	4413      	add	r3, r2
 801737a:	b29a      	uxth	r2, r3
 801737c:	68fb      	ldr	r3, [r7, #12]
 801737e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8017380:	68fb      	ldr	r3, [r7, #12]
 8017382:	681b      	ldr	r3, [r3, #0]
 8017384:	60fb      	str	r3, [r7, #12]
 8017386:	68fb      	ldr	r3, [r7, #12]
 8017388:	681b      	ldr	r3, [r3, #0]
 801738a:	2b00      	cmp	r3, #0
 801738c:	d1f0      	bne.n	8017370 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801738e:	68fb      	ldr	r3, [r7, #12]
 8017390:	891a      	ldrh	r2, [r3, #8]
 8017392:	68fb      	ldr	r3, [r7, #12]
 8017394:	895b      	ldrh	r3, [r3, #10]
 8017396:	429a      	cmp	r2, r3
 8017398:	d006      	beq.n	80173a8 <pbuf_cat+0x64>
 801739a:	4b10      	ldr	r3, [pc, #64]	; (80173dc <pbuf_cat+0x98>)
 801739c:	f240 3262 	movw	r2, #866	; 0x362
 80173a0:	4911      	ldr	r1, [pc, #68]	; (80173e8 <pbuf_cat+0xa4>)
 80173a2:	4810      	ldr	r0, [pc, #64]	; (80173e4 <pbuf_cat+0xa0>)
 80173a4:	f009 f946 	bl	8020634 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80173a8:	68fb      	ldr	r3, [r7, #12]
 80173aa:	681b      	ldr	r3, [r3, #0]
 80173ac:	2b00      	cmp	r3, #0
 80173ae:	d006      	beq.n	80173be <pbuf_cat+0x7a>
 80173b0:	4b0a      	ldr	r3, [pc, #40]	; (80173dc <pbuf_cat+0x98>)
 80173b2:	f240 3263 	movw	r2, #867	; 0x363
 80173b6:	490d      	ldr	r1, [pc, #52]	; (80173ec <pbuf_cat+0xa8>)
 80173b8:	480a      	ldr	r0, [pc, #40]	; (80173e4 <pbuf_cat+0xa0>)
 80173ba:	f009 f93b 	bl	8020634 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80173be:	68fb      	ldr	r3, [r7, #12]
 80173c0:	891a      	ldrh	r2, [r3, #8]
 80173c2:	683b      	ldr	r3, [r7, #0]
 80173c4:	891b      	ldrh	r3, [r3, #8]
 80173c6:	4413      	add	r3, r2
 80173c8:	b29a      	uxth	r2, r3
 80173ca:	68fb      	ldr	r3, [r7, #12]
 80173cc:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80173ce:	68fb      	ldr	r3, [r7, #12]
 80173d0:	683a      	ldr	r2, [r7, #0]
 80173d2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80173d4:	3710      	adds	r7, #16
 80173d6:	46bd      	mov	sp, r7
 80173d8:	bd80      	pop	{r7, pc}
 80173da:	bf00      	nop
 80173dc:	0802230c 	.word	0x0802230c
 80173e0:	08022500 	.word	0x08022500
 80173e4:	0802236c 	.word	0x0802236c
 80173e8:	08022538 	.word	0x08022538
 80173ec:	08022568 	.word	0x08022568

080173f0 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80173f0:	b580      	push	{r7, lr}
 80173f2:	b086      	sub	sp, #24
 80173f4:	af00      	add	r7, sp, #0
 80173f6:	6078      	str	r0, [r7, #4]
 80173f8:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80173fa:	2300      	movs	r3, #0
 80173fc:	617b      	str	r3, [r7, #20]
 80173fe:	2300      	movs	r3, #0
 8017400:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	2b00      	cmp	r3, #0
 8017406:	d008      	beq.n	801741a <pbuf_copy+0x2a>
 8017408:	683b      	ldr	r3, [r7, #0]
 801740a:	2b00      	cmp	r3, #0
 801740c:	d005      	beq.n	801741a <pbuf_copy+0x2a>
 801740e:	687b      	ldr	r3, [r7, #4]
 8017410:	891a      	ldrh	r2, [r3, #8]
 8017412:	683b      	ldr	r3, [r7, #0]
 8017414:	891b      	ldrh	r3, [r3, #8]
 8017416:	429a      	cmp	r2, r3
 8017418:	d209      	bcs.n	801742e <pbuf_copy+0x3e>
 801741a:	4b57      	ldr	r3, [pc, #348]	; (8017578 <pbuf_copy+0x188>)
 801741c:	f240 32ca 	movw	r2, #970	; 0x3ca
 8017420:	4956      	ldr	r1, [pc, #344]	; (801757c <pbuf_copy+0x18c>)
 8017422:	4857      	ldr	r0, [pc, #348]	; (8017580 <pbuf_copy+0x190>)
 8017424:	f009 f906 	bl	8020634 <iprintf>
 8017428:	f06f 030f 	mvn.w	r3, #15
 801742c:	e09f      	b.n	801756e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	895b      	ldrh	r3, [r3, #10]
 8017432:	461a      	mov	r2, r3
 8017434:	697b      	ldr	r3, [r7, #20]
 8017436:	1ad2      	subs	r2, r2, r3
 8017438:	683b      	ldr	r3, [r7, #0]
 801743a:	895b      	ldrh	r3, [r3, #10]
 801743c:	4619      	mov	r1, r3
 801743e:	693b      	ldr	r3, [r7, #16]
 8017440:	1acb      	subs	r3, r1, r3
 8017442:	429a      	cmp	r2, r3
 8017444:	d306      	bcc.n	8017454 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8017446:	683b      	ldr	r3, [r7, #0]
 8017448:	895b      	ldrh	r3, [r3, #10]
 801744a:	461a      	mov	r2, r3
 801744c:	693b      	ldr	r3, [r7, #16]
 801744e:	1ad3      	subs	r3, r2, r3
 8017450:	60fb      	str	r3, [r7, #12]
 8017452:	e005      	b.n	8017460 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	895b      	ldrh	r3, [r3, #10]
 8017458:	461a      	mov	r2, r3
 801745a:	697b      	ldr	r3, [r7, #20]
 801745c:	1ad3      	subs	r3, r2, r3
 801745e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8017460:	687b      	ldr	r3, [r7, #4]
 8017462:	685a      	ldr	r2, [r3, #4]
 8017464:	697b      	ldr	r3, [r7, #20]
 8017466:	18d0      	adds	r0, r2, r3
 8017468:	683b      	ldr	r3, [r7, #0]
 801746a:	685a      	ldr	r2, [r3, #4]
 801746c:	693b      	ldr	r3, [r7, #16]
 801746e:	4413      	add	r3, r2
 8017470:	68fa      	ldr	r2, [r7, #12]
 8017472:	4619      	mov	r1, r3
 8017474:	f009 f8cb 	bl	802060e <memcpy>
    offset_to += len;
 8017478:	697a      	ldr	r2, [r7, #20]
 801747a:	68fb      	ldr	r3, [r7, #12]
 801747c:	4413      	add	r3, r2
 801747e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8017480:	693a      	ldr	r2, [r7, #16]
 8017482:	68fb      	ldr	r3, [r7, #12]
 8017484:	4413      	add	r3, r2
 8017486:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8017488:	687b      	ldr	r3, [r7, #4]
 801748a:	895b      	ldrh	r3, [r3, #10]
 801748c:	461a      	mov	r2, r3
 801748e:	697b      	ldr	r3, [r7, #20]
 8017490:	4293      	cmp	r3, r2
 8017492:	d906      	bls.n	80174a2 <pbuf_copy+0xb2>
 8017494:	4b38      	ldr	r3, [pc, #224]	; (8017578 <pbuf_copy+0x188>)
 8017496:	f240 32d9 	movw	r2, #985	; 0x3d9
 801749a:	493a      	ldr	r1, [pc, #232]	; (8017584 <pbuf_copy+0x194>)
 801749c:	4838      	ldr	r0, [pc, #224]	; (8017580 <pbuf_copy+0x190>)
 801749e:	f009 f8c9 	bl	8020634 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80174a2:	683b      	ldr	r3, [r7, #0]
 80174a4:	895b      	ldrh	r3, [r3, #10]
 80174a6:	461a      	mov	r2, r3
 80174a8:	693b      	ldr	r3, [r7, #16]
 80174aa:	4293      	cmp	r3, r2
 80174ac:	d906      	bls.n	80174bc <pbuf_copy+0xcc>
 80174ae:	4b32      	ldr	r3, [pc, #200]	; (8017578 <pbuf_copy+0x188>)
 80174b0:	f240 32da 	movw	r2, #986	; 0x3da
 80174b4:	4934      	ldr	r1, [pc, #208]	; (8017588 <pbuf_copy+0x198>)
 80174b6:	4832      	ldr	r0, [pc, #200]	; (8017580 <pbuf_copy+0x190>)
 80174b8:	f009 f8bc 	bl	8020634 <iprintf>
    if (offset_from >= p_from->len) {
 80174bc:	683b      	ldr	r3, [r7, #0]
 80174be:	895b      	ldrh	r3, [r3, #10]
 80174c0:	461a      	mov	r2, r3
 80174c2:	693b      	ldr	r3, [r7, #16]
 80174c4:	4293      	cmp	r3, r2
 80174c6:	d304      	bcc.n	80174d2 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80174c8:	2300      	movs	r3, #0
 80174ca:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80174cc:	683b      	ldr	r3, [r7, #0]
 80174ce:	681b      	ldr	r3, [r3, #0]
 80174d0:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80174d2:	687b      	ldr	r3, [r7, #4]
 80174d4:	895b      	ldrh	r3, [r3, #10]
 80174d6:	461a      	mov	r2, r3
 80174d8:	697b      	ldr	r3, [r7, #20]
 80174da:	4293      	cmp	r3, r2
 80174dc:	d114      	bne.n	8017508 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80174de:	2300      	movs	r3, #0
 80174e0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80174e2:	687b      	ldr	r3, [r7, #4]
 80174e4:	681b      	ldr	r3, [r3, #0]
 80174e6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80174e8:	687b      	ldr	r3, [r7, #4]
 80174ea:	2b00      	cmp	r3, #0
 80174ec:	d10c      	bne.n	8017508 <pbuf_copy+0x118>
 80174ee:	683b      	ldr	r3, [r7, #0]
 80174f0:	2b00      	cmp	r3, #0
 80174f2:	d009      	beq.n	8017508 <pbuf_copy+0x118>
 80174f4:	4b20      	ldr	r3, [pc, #128]	; (8017578 <pbuf_copy+0x188>)
 80174f6:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 80174fa:	4924      	ldr	r1, [pc, #144]	; (801758c <pbuf_copy+0x19c>)
 80174fc:	4820      	ldr	r0, [pc, #128]	; (8017580 <pbuf_copy+0x190>)
 80174fe:	f009 f899 	bl	8020634 <iprintf>
 8017502:	f06f 030f 	mvn.w	r3, #15
 8017506:	e032      	b.n	801756e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8017508:	683b      	ldr	r3, [r7, #0]
 801750a:	2b00      	cmp	r3, #0
 801750c:	d013      	beq.n	8017536 <pbuf_copy+0x146>
 801750e:	683b      	ldr	r3, [r7, #0]
 8017510:	895a      	ldrh	r2, [r3, #10]
 8017512:	683b      	ldr	r3, [r7, #0]
 8017514:	891b      	ldrh	r3, [r3, #8]
 8017516:	429a      	cmp	r2, r3
 8017518:	d10d      	bne.n	8017536 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801751a:	683b      	ldr	r3, [r7, #0]
 801751c:	681b      	ldr	r3, [r3, #0]
 801751e:	2b00      	cmp	r3, #0
 8017520:	d009      	beq.n	8017536 <pbuf_copy+0x146>
 8017522:	4b15      	ldr	r3, [pc, #84]	; (8017578 <pbuf_copy+0x188>)
 8017524:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8017528:	4919      	ldr	r1, [pc, #100]	; (8017590 <pbuf_copy+0x1a0>)
 801752a:	4815      	ldr	r0, [pc, #84]	; (8017580 <pbuf_copy+0x190>)
 801752c:	f009 f882 	bl	8020634 <iprintf>
 8017530:	f06f 0305 	mvn.w	r3, #5
 8017534:	e01b      	b.n	801756e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8017536:	687b      	ldr	r3, [r7, #4]
 8017538:	2b00      	cmp	r3, #0
 801753a:	d013      	beq.n	8017564 <pbuf_copy+0x174>
 801753c:	687b      	ldr	r3, [r7, #4]
 801753e:	895a      	ldrh	r2, [r3, #10]
 8017540:	687b      	ldr	r3, [r7, #4]
 8017542:	891b      	ldrh	r3, [r3, #8]
 8017544:	429a      	cmp	r2, r3
 8017546:	d10d      	bne.n	8017564 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	681b      	ldr	r3, [r3, #0]
 801754c:	2b00      	cmp	r3, #0
 801754e:	d009      	beq.n	8017564 <pbuf_copy+0x174>
 8017550:	4b09      	ldr	r3, [pc, #36]	; (8017578 <pbuf_copy+0x188>)
 8017552:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8017556:	490e      	ldr	r1, [pc, #56]	; (8017590 <pbuf_copy+0x1a0>)
 8017558:	4809      	ldr	r0, [pc, #36]	; (8017580 <pbuf_copy+0x190>)
 801755a:	f009 f86b 	bl	8020634 <iprintf>
 801755e:	f06f 0305 	mvn.w	r3, #5
 8017562:	e004      	b.n	801756e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8017564:	683b      	ldr	r3, [r7, #0]
 8017566:	2b00      	cmp	r3, #0
 8017568:	f47f af61 	bne.w	801742e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 801756c:	2300      	movs	r3, #0
}
 801756e:	4618      	mov	r0, r3
 8017570:	3718      	adds	r7, #24
 8017572:	46bd      	mov	sp, r7
 8017574:	bd80      	pop	{r7, pc}
 8017576:	bf00      	nop
 8017578:	0802230c 	.word	0x0802230c
 801757c:	080225b4 	.word	0x080225b4
 8017580:	0802236c 	.word	0x0802236c
 8017584:	080225e4 	.word	0x080225e4
 8017588:	080225fc 	.word	0x080225fc
 801758c:	08022618 	.word	0x08022618
 8017590:	08022628 	.word	0x08022628

08017594 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8017594:	b580      	push	{r7, lr}
 8017596:	b088      	sub	sp, #32
 8017598:	af00      	add	r7, sp, #0
 801759a:	60f8      	str	r0, [r7, #12]
 801759c:	60b9      	str	r1, [r7, #8]
 801759e:	4611      	mov	r1, r2
 80175a0:	461a      	mov	r2, r3
 80175a2:	460b      	mov	r3, r1
 80175a4:	80fb      	strh	r3, [r7, #6]
 80175a6:	4613      	mov	r3, r2
 80175a8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80175aa:	2300      	movs	r3, #0
 80175ac:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80175ae:	2300      	movs	r3, #0
 80175b0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80175b2:	68fb      	ldr	r3, [r7, #12]
 80175b4:	2b00      	cmp	r3, #0
 80175b6:	d108      	bne.n	80175ca <pbuf_copy_partial+0x36>
 80175b8:	4b2b      	ldr	r3, [pc, #172]	; (8017668 <pbuf_copy_partial+0xd4>)
 80175ba:	f240 420a 	movw	r2, #1034	; 0x40a
 80175be:	492b      	ldr	r1, [pc, #172]	; (801766c <pbuf_copy_partial+0xd8>)
 80175c0:	482b      	ldr	r0, [pc, #172]	; (8017670 <pbuf_copy_partial+0xdc>)
 80175c2:	f009 f837 	bl	8020634 <iprintf>
 80175c6:	2300      	movs	r3, #0
 80175c8:	e04a      	b.n	8017660 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80175ca:	68bb      	ldr	r3, [r7, #8]
 80175cc:	2b00      	cmp	r3, #0
 80175ce:	d108      	bne.n	80175e2 <pbuf_copy_partial+0x4e>
 80175d0:	4b25      	ldr	r3, [pc, #148]	; (8017668 <pbuf_copy_partial+0xd4>)
 80175d2:	f240 420b 	movw	r2, #1035	; 0x40b
 80175d6:	4927      	ldr	r1, [pc, #156]	; (8017674 <pbuf_copy_partial+0xe0>)
 80175d8:	4825      	ldr	r0, [pc, #148]	; (8017670 <pbuf_copy_partial+0xdc>)
 80175da:	f009 f82b 	bl	8020634 <iprintf>
 80175de:	2300      	movs	r3, #0
 80175e0:	e03e      	b.n	8017660 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80175e2:	68fb      	ldr	r3, [r7, #12]
 80175e4:	61fb      	str	r3, [r7, #28]
 80175e6:	e034      	b.n	8017652 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80175e8:	88bb      	ldrh	r3, [r7, #4]
 80175ea:	2b00      	cmp	r3, #0
 80175ec:	d00a      	beq.n	8017604 <pbuf_copy_partial+0x70>
 80175ee:	69fb      	ldr	r3, [r7, #28]
 80175f0:	895b      	ldrh	r3, [r3, #10]
 80175f2:	88ba      	ldrh	r2, [r7, #4]
 80175f4:	429a      	cmp	r2, r3
 80175f6:	d305      	bcc.n	8017604 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80175f8:	69fb      	ldr	r3, [r7, #28]
 80175fa:	895b      	ldrh	r3, [r3, #10]
 80175fc:	88ba      	ldrh	r2, [r7, #4]
 80175fe:	1ad3      	subs	r3, r2, r3
 8017600:	80bb      	strh	r3, [r7, #4]
 8017602:	e023      	b.n	801764c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8017604:	69fb      	ldr	r3, [r7, #28]
 8017606:	895a      	ldrh	r2, [r3, #10]
 8017608:	88bb      	ldrh	r3, [r7, #4]
 801760a:	1ad3      	subs	r3, r2, r3
 801760c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801760e:	8b3a      	ldrh	r2, [r7, #24]
 8017610:	88fb      	ldrh	r3, [r7, #6]
 8017612:	429a      	cmp	r2, r3
 8017614:	d901      	bls.n	801761a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8017616:	88fb      	ldrh	r3, [r7, #6]
 8017618:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801761a:	8b7b      	ldrh	r3, [r7, #26]
 801761c:	68ba      	ldr	r2, [r7, #8]
 801761e:	18d0      	adds	r0, r2, r3
 8017620:	69fb      	ldr	r3, [r7, #28]
 8017622:	685a      	ldr	r2, [r3, #4]
 8017624:	88bb      	ldrh	r3, [r7, #4]
 8017626:	4413      	add	r3, r2
 8017628:	8b3a      	ldrh	r2, [r7, #24]
 801762a:	4619      	mov	r1, r3
 801762c:	f008 ffef 	bl	802060e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8017630:	8afa      	ldrh	r2, [r7, #22]
 8017632:	8b3b      	ldrh	r3, [r7, #24]
 8017634:	4413      	add	r3, r2
 8017636:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8017638:	8b7a      	ldrh	r2, [r7, #26]
 801763a:	8b3b      	ldrh	r3, [r7, #24]
 801763c:	4413      	add	r3, r2
 801763e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8017640:	88fa      	ldrh	r2, [r7, #6]
 8017642:	8b3b      	ldrh	r3, [r7, #24]
 8017644:	1ad3      	subs	r3, r2, r3
 8017646:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8017648:	2300      	movs	r3, #0
 801764a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801764c:	69fb      	ldr	r3, [r7, #28]
 801764e:	681b      	ldr	r3, [r3, #0]
 8017650:	61fb      	str	r3, [r7, #28]
 8017652:	88fb      	ldrh	r3, [r7, #6]
 8017654:	2b00      	cmp	r3, #0
 8017656:	d002      	beq.n	801765e <pbuf_copy_partial+0xca>
 8017658:	69fb      	ldr	r3, [r7, #28]
 801765a:	2b00      	cmp	r3, #0
 801765c:	d1c4      	bne.n	80175e8 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801765e:	8afb      	ldrh	r3, [r7, #22]
}
 8017660:	4618      	mov	r0, r3
 8017662:	3720      	adds	r7, #32
 8017664:	46bd      	mov	sp, r7
 8017666:	bd80      	pop	{r7, pc}
 8017668:	0802230c 	.word	0x0802230c
 801766c:	08022654 	.word	0x08022654
 8017670:	0802236c 	.word	0x0802236c
 8017674:	08022674 	.word	0x08022674

08017678 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8017678:	b580      	push	{r7, lr}
 801767a:	b084      	sub	sp, #16
 801767c:	af00      	add	r7, sp, #0
 801767e:	4603      	mov	r3, r0
 8017680:	603a      	str	r2, [r7, #0]
 8017682:	71fb      	strb	r3, [r7, #7]
 8017684:	460b      	mov	r3, r1
 8017686:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8017688:	683b      	ldr	r3, [r7, #0]
 801768a:	8919      	ldrh	r1, [r3, #8]
 801768c:	88ba      	ldrh	r2, [r7, #4]
 801768e:	79fb      	ldrb	r3, [r7, #7]
 8017690:	4618      	mov	r0, r3
 8017692:	f7ff faa9 	bl	8016be8 <pbuf_alloc>
 8017696:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8017698:	68fb      	ldr	r3, [r7, #12]
 801769a:	2b00      	cmp	r3, #0
 801769c:	d101      	bne.n	80176a2 <pbuf_clone+0x2a>
    return NULL;
 801769e:	2300      	movs	r3, #0
 80176a0:	e011      	b.n	80176c6 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80176a2:	6839      	ldr	r1, [r7, #0]
 80176a4:	68f8      	ldr	r0, [r7, #12]
 80176a6:	f7ff fea3 	bl	80173f0 <pbuf_copy>
 80176aa:	4603      	mov	r3, r0
 80176ac:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 80176ae:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80176b2:	2b00      	cmp	r3, #0
 80176b4:	d006      	beq.n	80176c4 <pbuf_clone+0x4c>
 80176b6:	4b06      	ldr	r3, [pc, #24]	; (80176d0 <pbuf_clone+0x58>)
 80176b8:	f240 5224 	movw	r2, #1316	; 0x524
 80176bc:	4905      	ldr	r1, [pc, #20]	; (80176d4 <pbuf_clone+0x5c>)
 80176be:	4806      	ldr	r0, [pc, #24]	; (80176d8 <pbuf_clone+0x60>)
 80176c0:	f008 ffb8 	bl	8020634 <iprintf>
  return q;
 80176c4:	68fb      	ldr	r3, [r7, #12]
}
 80176c6:	4618      	mov	r0, r3
 80176c8:	3710      	adds	r7, #16
 80176ca:	46bd      	mov	sp, r7
 80176cc:	bd80      	pop	{r7, pc}
 80176ce:	bf00      	nop
 80176d0:	0802230c 	.word	0x0802230c
 80176d4:	08022780 	.word	0x08022780
 80176d8:	0802236c 	.word	0x0802236c

080176dc <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 80176dc:	b580      	push	{r7, lr}
 80176de:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80176e0:	f008 ffc0 	bl	8020664 <rand>
 80176e4:	4603      	mov	r3, r0
 80176e6:	b29b      	uxth	r3, r3
 80176e8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80176ec:	b29b      	uxth	r3, r3
 80176ee:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80176f2:	b29a      	uxth	r2, r3
 80176f4:	4b01      	ldr	r3, [pc, #4]	; (80176fc <tcp_init+0x20>)
 80176f6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80176f8:	bf00      	nop
 80176fa:	bd80      	pop	{r7, pc}
 80176fc:	20000050 	.word	0x20000050

08017700 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8017700:	b580      	push	{r7, lr}
 8017702:	b082      	sub	sp, #8
 8017704:	af00      	add	r7, sp, #0
 8017706:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8017708:	687b      	ldr	r3, [r7, #4]
 801770a:	7d1b      	ldrb	r3, [r3, #20]
 801770c:	2b01      	cmp	r3, #1
 801770e:	d105      	bne.n	801771c <tcp_free+0x1c>
 8017710:	4b06      	ldr	r3, [pc, #24]	; (801772c <tcp_free+0x2c>)
 8017712:	22d4      	movs	r2, #212	; 0xd4
 8017714:	4906      	ldr	r1, [pc, #24]	; (8017730 <tcp_free+0x30>)
 8017716:	4807      	ldr	r0, [pc, #28]	; (8017734 <tcp_free+0x34>)
 8017718:	f008 ff8c 	bl	8020634 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 801771c:	6879      	ldr	r1, [r7, #4]
 801771e:	2001      	movs	r0, #1
 8017720:	f7fe fea2 	bl	8016468 <memp_free>
}
 8017724:	bf00      	nop
 8017726:	3708      	adds	r7, #8
 8017728:	46bd      	mov	sp, r7
 801772a:	bd80      	pop	{r7, pc}
 801772c:	0802280c 	.word	0x0802280c
 8017730:	0802283c 	.word	0x0802283c
 8017734:	08022850 	.word	0x08022850

08017738 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8017738:	b580      	push	{r7, lr}
 801773a:	b082      	sub	sp, #8
 801773c:	af00      	add	r7, sp, #0
 801773e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8017740:	687b      	ldr	r3, [r7, #4]
 8017742:	7d1b      	ldrb	r3, [r3, #20]
 8017744:	2b01      	cmp	r3, #1
 8017746:	d105      	bne.n	8017754 <tcp_free_listen+0x1c>
 8017748:	4b06      	ldr	r3, [pc, #24]	; (8017764 <tcp_free_listen+0x2c>)
 801774a:	22df      	movs	r2, #223	; 0xdf
 801774c:	4906      	ldr	r1, [pc, #24]	; (8017768 <tcp_free_listen+0x30>)
 801774e:	4807      	ldr	r0, [pc, #28]	; (801776c <tcp_free_listen+0x34>)
 8017750:	f008 ff70 	bl	8020634 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8017754:	6879      	ldr	r1, [r7, #4]
 8017756:	2002      	movs	r0, #2
 8017758:	f7fe fe86 	bl	8016468 <memp_free>
}
 801775c:	bf00      	nop
 801775e:	3708      	adds	r7, #8
 8017760:	46bd      	mov	sp, r7
 8017762:	bd80      	pop	{r7, pc}
 8017764:	0802280c 	.word	0x0802280c
 8017768:	08022878 	.word	0x08022878
 801776c:	08022850 	.word	0x08022850

08017770 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8017770:	b580      	push	{r7, lr}
 8017772:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8017774:	f001 f852 	bl	801881c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8017778:	4b07      	ldr	r3, [pc, #28]	; (8017798 <tcp_tmr+0x28>)
 801777a:	781b      	ldrb	r3, [r3, #0]
 801777c:	3301      	adds	r3, #1
 801777e:	b2da      	uxtb	r2, r3
 8017780:	4b05      	ldr	r3, [pc, #20]	; (8017798 <tcp_tmr+0x28>)
 8017782:	701a      	strb	r2, [r3, #0]
 8017784:	4b04      	ldr	r3, [pc, #16]	; (8017798 <tcp_tmr+0x28>)
 8017786:	781b      	ldrb	r3, [r3, #0]
 8017788:	f003 0301 	and.w	r3, r3, #1
 801778c:	2b00      	cmp	r3, #0
 801778e:	d001      	beq.n	8017794 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8017790:	f000 fd06 	bl	80181a0 <tcp_slowtmr>
  }
}
 8017794:	bf00      	nop
 8017796:	bd80      	pop	{r7, pc}
 8017798:	20009349 	.word	0x20009349

0801779c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 801779c:	b580      	push	{r7, lr}
 801779e:	b084      	sub	sp, #16
 80177a0:	af00      	add	r7, sp, #0
 80177a2:	6078      	str	r0, [r7, #4]
 80177a4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 80177a6:	683b      	ldr	r3, [r7, #0]
 80177a8:	2b00      	cmp	r3, #0
 80177aa:	d105      	bne.n	80177b8 <tcp_remove_listener+0x1c>
 80177ac:	4b0d      	ldr	r3, [pc, #52]	; (80177e4 <tcp_remove_listener+0x48>)
 80177ae:	22ff      	movs	r2, #255	; 0xff
 80177b0:	490d      	ldr	r1, [pc, #52]	; (80177e8 <tcp_remove_listener+0x4c>)
 80177b2:	480e      	ldr	r0, [pc, #56]	; (80177ec <tcp_remove_listener+0x50>)
 80177b4:	f008 ff3e 	bl	8020634 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80177b8:	687b      	ldr	r3, [r7, #4]
 80177ba:	60fb      	str	r3, [r7, #12]
 80177bc:	e00a      	b.n	80177d4 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80177be:	68fb      	ldr	r3, [r7, #12]
 80177c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80177c2:	683a      	ldr	r2, [r7, #0]
 80177c4:	429a      	cmp	r2, r3
 80177c6:	d102      	bne.n	80177ce <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 80177c8:	68fb      	ldr	r3, [r7, #12]
 80177ca:	2200      	movs	r2, #0
 80177cc:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80177ce:	68fb      	ldr	r3, [r7, #12]
 80177d0:	68db      	ldr	r3, [r3, #12]
 80177d2:	60fb      	str	r3, [r7, #12]
 80177d4:	68fb      	ldr	r3, [r7, #12]
 80177d6:	2b00      	cmp	r3, #0
 80177d8:	d1f1      	bne.n	80177be <tcp_remove_listener+0x22>
    }
  }
}
 80177da:	bf00      	nop
 80177dc:	3710      	adds	r7, #16
 80177de:	46bd      	mov	sp, r7
 80177e0:	bd80      	pop	{r7, pc}
 80177e2:	bf00      	nop
 80177e4:	0802280c 	.word	0x0802280c
 80177e8:	08022894 	.word	0x08022894
 80177ec:	08022850 	.word	0x08022850

080177f0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80177f0:	b580      	push	{r7, lr}
 80177f2:	b084      	sub	sp, #16
 80177f4:	af00      	add	r7, sp, #0
 80177f6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80177f8:	687b      	ldr	r3, [r7, #4]
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	d106      	bne.n	801780c <tcp_listen_closed+0x1c>
 80177fe:	4b14      	ldr	r3, [pc, #80]	; (8017850 <tcp_listen_closed+0x60>)
 8017800:	f240 1211 	movw	r2, #273	; 0x111
 8017804:	4913      	ldr	r1, [pc, #76]	; (8017854 <tcp_listen_closed+0x64>)
 8017806:	4814      	ldr	r0, [pc, #80]	; (8017858 <tcp_listen_closed+0x68>)
 8017808:	f008 ff14 	bl	8020634 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 801780c:	687b      	ldr	r3, [r7, #4]
 801780e:	7d1b      	ldrb	r3, [r3, #20]
 8017810:	2b01      	cmp	r3, #1
 8017812:	d006      	beq.n	8017822 <tcp_listen_closed+0x32>
 8017814:	4b0e      	ldr	r3, [pc, #56]	; (8017850 <tcp_listen_closed+0x60>)
 8017816:	f44f 7289 	mov.w	r2, #274	; 0x112
 801781a:	4910      	ldr	r1, [pc, #64]	; (801785c <tcp_listen_closed+0x6c>)
 801781c:	480e      	ldr	r0, [pc, #56]	; (8017858 <tcp_listen_closed+0x68>)
 801781e:	f008 ff09 	bl	8020634 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8017822:	2301      	movs	r3, #1
 8017824:	60fb      	str	r3, [r7, #12]
 8017826:	e00b      	b.n	8017840 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8017828:	4a0d      	ldr	r2, [pc, #52]	; (8017860 <tcp_listen_closed+0x70>)
 801782a:	68fb      	ldr	r3, [r7, #12]
 801782c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017830:	681b      	ldr	r3, [r3, #0]
 8017832:	6879      	ldr	r1, [r7, #4]
 8017834:	4618      	mov	r0, r3
 8017836:	f7ff ffb1 	bl	801779c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801783a:	68fb      	ldr	r3, [r7, #12]
 801783c:	3301      	adds	r3, #1
 801783e:	60fb      	str	r3, [r7, #12]
 8017840:	68fb      	ldr	r3, [r7, #12]
 8017842:	2b03      	cmp	r3, #3
 8017844:	d9f0      	bls.n	8017828 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8017846:	bf00      	nop
 8017848:	3710      	adds	r7, #16
 801784a:	46bd      	mov	sp, r7
 801784c:	bd80      	pop	{r7, pc}
 801784e:	bf00      	nop
 8017850:	0802280c 	.word	0x0802280c
 8017854:	080228bc 	.word	0x080228bc
 8017858:	08022850 	.word	0x08022850
 801785c:	080228c8 	.word	0x080228c8
 8017860:	08035368 	.word	0x08035368

08017864 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8017864:	b5b0      	push	{r4, r5, r7, lr}
 8017866:	b088      	sub	sp, #32
 8017868:	af04      	add	r7, sp, #16
 801786a:	6078      	str	r0, [r7, #4]
 801786c:	460b      	mov	r3, r1
 801786e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8017870:	687b      	ldr	r3, [r7, #4]
 8017872:	2b00      	cmp	r3, #0
 8017874:	d106      	bne.n	8017884 <tcp_close_shutdown+0x20>
 8017876:	4b61      	ldr	r3, [pc, #388]	; (80179fc <tcp_close_shutdown+0x198>)
 8017878:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801787c:	4960      	ldr	r1, [pc, #384]	; (8017a00 <tcp_close_shutdown+0x19c>)
 801787e:	4861      	ldr	r0, [pc, #388]	; (8017a04 <tcp_close_shutdown+0x1a0>)
 8017880:	f008 fed8 	bl	8020634 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8017884:	78fb      	ldrb	r3, [r7, #3]
 8017886:	2b00      	cmp	r3, #0
 8017888:	d066      	beq.n	8017958 <tcp_close_shutdown+0xf4>
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	7d1b      	ldrb	r3, [r3, #20]
 801788e:	2b04      	cmp	r3, #4
 8017890:	d003      	beq.n	801789a <tcp_close_shutdown+0x36>
 8017892:	687b      	ldr	r3, [r7, #4]
 8017894:	7d1b      	ldrb	r3, [r3, #20]
 8017896:	2b07      	cmp	r3, #7
 8017898:	d15e      	bne.n	8017958 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801789a:	687b      	ldr	r3, [r7, #4]
 801789c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801789e:	2b00      	cmp	r3, #0
 80178a0:	d104      	bne.n	80178ac <tcp_close_shutdown+0x48>
 80178a2:	687b      	ldr	r3, [r7, #4]
 80178a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80178a6:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80178aa:	d055      	beq.n	8017958 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80178ac:	687b      	ldr	r3, [r7, #4]
 80178ae:	8b5b      	ldrh	r3, [r3, #26]
 80178b0:	f003 0310 	and.w	r3, r3, #16
 80178b4:	2b00      	cmp	r3, #0
 80178b6:	d106      	bne.n	80178c6 <tcp_close_shutdown+0x62>
 80178b8:	4b50      	ldr	r3, [pc, #320]	; (80179fc <tcp_close_shutdown+0x198>)
 80178ba:	f44f 72b2 	mov.w	r2, #356	; 0x164
 80178be:	4952      	ldr	r1, [pc, #328]	; (8017a08 <tcp_close_shutdown+0x1a4>)
 80178c0:	4850      	ldr	r0, [pc, #320]	; (8017a04 <tcp_close_shutdown+0x1a0>)
 80178c2:	f008 feb7 	bl	8020634 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80178c6:	687b      	ldr	r3, [r7, #4]
 80178c8:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80178ca:	687b      	ldr	r3, [r7, #4]
 80178cc:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80178ce:	687d      	ldr	r5, [r7, #4]
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	3304      	adds	r3, #4
 80178d4:	687a      	ldr	r2, [r7, #4]
 80178d6:	8ad2      	ldrh	r2, [r2, #22]
 80178d8:	6879      	ldr	r1, [r7, #4]
 80178da:	8b09      	ldrh	r1, [r1, #24]
 80178dc:	9102      	str	r1, [sp, #8]
 80178de:	9201      	str	r2, [sp, #4]
 80178e0:	9300      	str	r3, [sp, #0]
 80178e2:	462b      	mov	r3, r5
 80178e4:	4622      	mov	r2, r4
 80178e6:	4601      	mov	r1, r0
 80178e8:	6878      	ldr	r0, [r7, #4]
 80178ea:	f005 fd99 	bl	801d420 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80178ee:	6878      	ldr	r0, [r7, #4]
 80178f0:	f001 fb68 	bl	8018fc4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80178f4:	4b45      	ldr	r3, [pc, #276]	; (8017a0c <tcp_close_shutdown+0x1a8>)
 80178f6:	681b      	ldr	r3, [r3, #0]
 80178f8:	687a      	ldr	r2, [r7, #4]
 80178fa:	429a      	cmp	r2, r3
 80178fc:	d105      	bne.n	801790a <tcp_close_shutdown+0xa6>
 80178fe:	4b43      	ldr	r3, [pc, #268]	; (8017a0c <tcp_close_shutdown+0x1a8>)
 8017900:	681b      	ldr	r3, [r3, #0]
 8017902:	68db      	ldr	r3, [r3, #12]
 8017904:	4a41      	ldr	r2, [pc, #260]	; (8017a0c <tcp_close_shutdown+0x1a8>)
 8017906:	6013      	str	r3, [r2, #0]
 8017908:	e013      	b.n	8017932 <tcp_close_shutdown+0xce>
 801790a:	4b40      	ldr	r3, [pc, #256]	; (8017a0c <tcp_close_shutdown+0x1a8>)
 801790c:	681b      	ldr	r3, [r3, #0]
 801790e:	60fb      	str	r3, [r7, #12]
 8017910:	e00c      	b.n	801792c <tcp_close_shutdown+0xc8>
 8017912:	68fb      	ldr	r3, [r7, #12]
 8017914:	68db      	ldr	r3, [r3, #12]
 8017916:	687a      	ldr	r2, [r7, #4]
 8017918:	429a      	cmp	r2, r3
 801791a:	d104      	bne.n	8017926 <tcp_close_shutdown+0xc2>
 801791c:	687b      	ldr	r3, [r7, #4]
 801791e:	68da      	ldr	r2, [r3, #12]
 8017920:	68fb      	ldr	r3, [r7, #12]
 8017922:	60da      	str	r2, [r3, #12]
 8017924:	e005      	b.n	8017932 <tcp_close_shutdown+0xce>
 8017926:	68fb      	ldr	r3, [r7, #12]
 8017928:	68db      	ldr	r3, [r3, #12]
 801792a:	60fb      	str	r3, [r7, #12]
 801792c:	68fb      	ldr	r3, [r7, #12]
 801792e:	2b00      	cmp	r3, #0
 8017930:	d1ef      	bne.n	8017912 <tcp_close_shutdown+0xae>
 8017932:	687b      	ldr	r3, [r7, #4]
 8017934:	2200      	movs	r2, #0
 8017936:	60da      	str	r2, [r3, #12]
 8017938:	4b35      	ldr	r3, [pc, #212]	; (8017a10 <tcp_close_shutdown+0x1ac>)
 801793a:	2201      	movs	r2, #1
 801793c:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 801793e:	4b35      	ldr	r3, [pc, #212]	; (8017a14 <tcp_close_shutdown+0x1b0>)
 8017940:	681b      	ldr	r3, [r3, #0]
 8017942:	687a      	ldr	r2, [r7, #4]
 8017944:	429a      	cmp	r2, r3
 8017946:	d102      	bne.n	801794e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8017948:	f003 fffa 	bl	801b940 <tcp_trigger_input_pcb_close>
 801794c:	e002      	b.n	8017954 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 801794e:	6878      	ldr	r0, [r7, #4]
 8017950:	f7ff fed6 	bl	8017700 <tcp_free>
      }
      return ERR_OK;
 8017954:	2300      	movs	r3, #0
 8017956:	e04d      	b.n	80179f4 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8017958:	687b      	ldr	r3, [r7, #4]
 801795a:	7d1b      	ldrb	r3, [r3, #20]
 801795c:	2b01      	cmp	r3, #1
 801795e:	d02d      	beq.n	80179bc <tcp_close_shutdown+0x158>
 8017960:	2b02      	cmp	r3, #2
 8017962:	d036      	beq.n	80179d2 <tcp_close_shutdown+0x16e>
 8017964:	2b00      	cmp	r3, #0
 8017966:	d13f      	bne.n	80179e8 <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	8adb      	ldrh	r3, [r3, #22]
 801796c:	2b00      	cmp	r3, #0
 801796e:	d021      	beq.n	80179b4 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017970:	4b29      	ldr	r3, [pc, #164]	; (8017a18 <tcp_close_shutdown+0x1b4>)
 8017972:	681b      	ldr	r3, [r3, #0]
 8017974:	687a      	ldr	r2, [r7, #4]
 8017976:	429a      	cmp	r2, r3
 8017978:	d105      	bne.n	8017986 <tcp_close_shutdown+0x122>
 801797a:	4b27      	ldr	r3, [pc, #156]	; (8017a18 <tcp_close_shutdown+0x1b4>)
 801797c:	681b      	ldr	r3, [r3, #0]
 801797e:	68db      	ldr	r3, [r3, #12]
 8017980:	4a25      	ldr	r2, [pc, #148]	; (8017a18 <tcp_close_shutdown+0x1b4>)
 8017982:	6013      	str	r3, [r2, #0]
 8017984:	e013      	b.n	80179ae <tcp_close_shutdown+0x14a>
 8017986:	4b24      	ldr	r3, [pc, #144]	; (8017a18 <tcp_close_shutdown+0x1b4>)
 8017988:	681b      	ldr	r3, [r3, #0]
 801798a:	60bb      	str	r3, [r7, #8]
 801798c:	e00c      	b.n	80179a8 <tcp_close_shutdown+0x144>
 801798e:	68bb      	ldr	r3, [r7, #8]
 8017990:	68db      	ldr	r3, [r3, #12]
 8017992:	687a      	ldr	r2, [r7, #4]
 8017994:	429a      	cmp	r2, r3
 8017996:	d104      	bne.n	80179a2 <tcp_close_shutdown+0x13e>
 8017998:	687b      	ldr	r3, [r7, #4]
 801799a:	68da      	ldr	r2, [r3, #12]
 801799c:	68bb      	ldr	r3, [r7, #8]
 801799e:	60da      	str	r2, [r3, #12]
 80179a0:	e005      	b.n	80179ae <tcp_close_shutdown+0x14a>
 80179a2:	68bb      	ldr	r3, [r7, #8]
 80179a4:	68db      	ldr	r3, [r3, #12]
 80179a6:	60bb      	str	r3, [r7, #8]
 80179a8:	68bb      	ldr	r3, [r7, #8]
 80179aa:	2b00      	cmp	r3, #0
 80179ac:	d1ef      	bne.n	801798e <tcp_close_shutdown+0x12a>
 80179ae:	687b      	ldr	r3, [r7, #4]
 80179b0:	2200      	movs	r2, #0
 80179b2:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80179b4:	6878      	ldr	r0, [r7, #4]
 80179b6:	f7ff fea3 	bl	8017700 <tcp_free>
      break;
 80179ba:	e01a      	b.n	80179f2 <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 80179bc:	6878      	ldr	r0, [r7, #4]
 80179be:	f7ff ff17 	bl	80177f0 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80179c2:	6879      	ldr	r1, [r7, #4]
 80179c4:	4815      	ldr	r0, [pc, #84]	; (8017a1c <tcp_close_shutdown+0x1b8>)
 80179c6:	f001 fb4d 	bl	8019064 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80179ca:	6878      	ldr	r0, [r7, #4]
 80179cc:	f7ff feb4 	bl	8017738 <tcp_free_listen>
      break;
 80179d0:	e00f      	b.n	80179f2 <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80179d2:	6879      	ldr	r1, [r7, #4]
 80179d4:	480d      	ldr	r0, [pc, #52]	; (8017a0c <tcp_close_shutdown+0x1a8>)
 80179d6:	f001 fb45 	bl	8019064 <tcp_pcb_remove>
 80179da:	4b0d      	ldr	r3, [pc, #52]	; (8017a10 <tcp_close_shutdown+0x1ac>)
 80179dc:	2201      	movs	r2, #1
 80179de:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80179e0:	6878      	ldr	r0, [r7, #4]
 80179e2:	f7ff fe8d 	bl	8017700 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80179e6:	e004      	b.n	80179f2 <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 80179e8:	6878      	ldr	r0, [r7, #4]
 80179ea:	f000 f819 	bl	8017a20 <tcp_close_shutdown_fin>
 80179ee:	4603      	mov	r3, r0
 80179f0:	e000      	b.n	80179f4 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 80179f2:	2300      	movs	r3, #0
}
 80179f4:	4618      	mov	r0, r3
 80179f6:	3710      	adds	r7, #16
 80179f8:	46bd      	mov	sp, r7
 80179fa:	bdb0      	pop	{r4, r5, r7, pc}
 80179fc:	0802280c 	.word	0x0802280c
 8017a00:	080228e0 	.word	0x080228e0
 8017a04:	08022850 	.word	0x08022850
 8017a08:	08022900 	.word	0x08022900
 8017a0c:	2001ff30 	.word	0x2001ff30
 8017a10:	2001ff2c 	.word	0x2001ff2c
 8017a14:	2001ff44 	.word	0x2001ff44
 8017a18:	2001ff3c 	.word	0x2001ff3c
 8017a1c:	2001ff38 	.word	0x2001ff38

08017a20 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8017a20:	b580      	push	{r7, lr}
 8017a22:	b084      	sub	sp, #16
 8017a24:	af00      	add	r7, sp, #0
 8017a26:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	2b00      	cmp	r3, #0
 8017a2c:	d106      	bne.n	8017a3c <tcp_close_shutdown_fin+0x1c>
 8017a2e:	4b2c      	ldr	r3, [pc, #176]	; (8017ae0 <tcp_close_shutdown_fin+0xc0>)
 8017a30:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8017a34:	492b      	ldr	r1, [pc, #172]	; (8017ae4 <tcp_close_shutdown_fin+0xc4>)
 8017a36:	482c      	ldr	r0, [pc, #176]	; (8017ae8 <tcp_close_shutdown_fin+0xc8>)
 8017a38:	f008 fdfc 	bl	8020634 <iprintf>

  switch (pcb->state) {
 8017a3c:	687b      	ldr	r3, [r7, #4]
 8017a3e:	7d1b      	ldrb	r3, [r3, #20]
 8017a40:	2b04      	cmp	r3, #4
 8017a42:	d010      	beq.n	8017a66 <tcp_close_shutdown_fin+0x46>
 8017a44:	2b07      	cmp	r3, #7
 8017a46:	d01b      	beq.n	8017a80 <tcp_close_shutdown_fin+0x60>
 8017a48:	2b03      	cmp	r3, #3
 8017a4a:	d126      	bne.n	8017a9a <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8017a4c:	6878      	ldr	r0, [r7, #4]
 8017a4e:	f004 fde3 	bl	801c618 <tcp_send_fin>
 8017a52:	4603      	mov	r3, r0
 8017a54:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8017a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017a5a:	2b00      	cmp	r3, #0
 8017a5c:	d11f      	bne.n	8017a9e <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8017a5e:	687b      	ldr	r3, [r7, #4]
 8017a60:	2205      	movs	r2, #5
 8017a62:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017a64:	e01b      	b.n	8017a9e <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8017a66:	6878      	ldr	r0, [r7, #4]
 8017a68:	f004 fdd6 	bl	801c618 <tcp_send_fin>
 8017a6c:	4603      	mov	r3, r0
 8017a6e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8017a70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017a74:	2b00      	cmp	r3, #0
 8017a76:	d114      	bne.n	8017aa2 <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8017a78:	687b      	ldr	r3, [r7, #4]
 8017a7a:	2205      	movs	r2, #5
 8017a7c:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017a7e:	e010      	b.n	8017aa2 <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8017a80:	6878      	ldr	r0, [r7, #4]
 8017a82:	f004 fdc9 	bl	801c618 <tcp_send_fin>
 8017a86:	4603      	mov	r3, r0
 8017a88:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8017a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017a8e:	2b00      	cmp	r3, #0
 8017a90:	d109      	bne.n	8017aa6 <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	2209      	movs	r2, #9
 8017a96:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017a98:	e005      	b.n	8017aa6 <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8017a9a:	2300      	movs	r3, #0
 8017a9c:	e01c      	b.n	8017ad8 <tcp_close_shutdown_fin+0xb8>
      break;
 8017a9e:	bf00      	nop
 8017aa0:	e002      	b.n	8017aa8 <tcp_close_shutdown_fin+0x88>
      break;
 8017aa2:	bf00      	nop
 8017aa4:	e000      	b.n	8017aa8 <tcp_close_shutdown_fin+0x88>
      break;
 8017aa6:	bf00      	nop
  }

  if (err == ERR_OK) {
 8017aa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017aac:	2b00      	cmp	r3, #0
 8017aae:	d103      	bne.n	8017ab8 <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8017ab0:	6878      	ldr	r0, [r7, #4]
 8017ab2:	f004 feef 	bl	801c894 <tcp_output>
 8017ab6:	e00d      	b.n	8017ad4 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 8017ab8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017abc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017ac0:	d108      	bne.n	8017ad4 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8017ac2:	687b      	ldr	r3, [r7, #4]
 8017ac4:	8b5b      	ldrh	r3, [r3, #26]
 8017ac6:	f043 0308 	orr.w	r3, r3, #8
 8017aca:	b29a      	uxth	r2, r3
 8017acc:	687b      	ldr	r3, [r7, #4]
 8017ace:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8017ad0:	2300      	movs	r3, #0
 8017ad2:	e001      	b.n	8017ad8 <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8017ad4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017ad8:	4618      	mov	r0, r3
 8017ada:	3710      	adds	r7, #16
 8017adc:	46bd      	mov	sp, r7
 8017ade:	bd80      	pop	{r7, pc}
 8017ae0:	0802280c 	.word	0x0802280c
 8017ae4:	080228bc 	.word	0x080228bc
 8017ae8:	08022850 	.word	0x08022850

08017aec <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8017aec:	b580      	push	{r7, lr}
 8017aee:	b082      	sub	sp, #8
 8017af0:	af00      	add	r7, sp, #0
 8017af2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8017af4:	687b      	ldr	r3, [r7, #4]
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	d109      	bne.n	8017b0e <tcp_close+0x22>
 8017afa:	4b0f      	ldr	r3, [pc, #60]	; (8017b38 <tcp_close+0x4c>)
 8017afc:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8017b00:	490e      	ldr	r1, [pc, #56]	; (8017b3c <tcp_close+0x50>)
 8017b02:	480f      	ldr	r0, [pc, #60]	; (8017b40 <tcp_close+0x54>)
 8017b04:	f008 fd96 	bl	8020634 <iprintf>
 8017b08:	f06f 030f 	mvn.w	r3, #15
 8017b0c:	e00f      	b.n	8017b2e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	7d1b      	ldrb	r3, [r3, #20]
 8017b12:	2b01      	cmp	r3, #1
 8017b14:	d006      	beq.n	8017b24 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8017b16:	687b      	ldr	r3, [r7, #4]
 8017b18:	8b5b      	ldrh	r3, [r3, #26]
 8017b1a:	f043 0310 	orr.w	r3, r3, #16
 8017b1e:	b29a      	uxth	r2, r3
 8017b20:	687b      	ldr	r3, [r7, #4]
 8017b22:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8017b24:	2101      	movs	r1, #1
 8017b26:	6878      	ldr	r0, [r7, #4]
 8017b28:	f7ff fe9c 	bl	8017864 <tcp_close_shutdown>
 8017b2c:	4603      	mov	r3, r0
}
 8017b2e:	4618      	mov	r0, r3
 8017b30:	3708      	adds	r7, #8
 8017b32:	46bd      	mov	sp, r7
 8017b34:	bd80      	pop	{r7, pc}
 8017b36:	bf00      	nop
 8017b38:	0802280c 	.word	0x0802280c
 8017b3c:	0802291c 	.word	0x0802291c
 8017b40:	08022850 	.word	0x08022850

08017b44 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8017b44:	b580      	push	{r7, lr}
 8017b46:	b08e      	sub	sp, #56	; 0x38
 8017b48:	af04      	add	r7, sp, #16
 8017b4a:	6078      	str	r0, [r7, #4]
 8017b4c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8017b4e:	687b      	ldr	r3, [r7, #4]
 8017b50:	2b00      	cmp	r3, #0
 8017b52:	d107      	bne.n	8017b64 <tcp_abandon+0x20>
 8017b54:	4b52      	ldr	r3, [pc, #328]	; (8017ca0 <tcp_abandon+0x15c>)
 8017b56:	f240 223d 	movw	r2, #573	; 0x23d
 8017b5a:	4952      	ldr	r1, [pc, #328]	; (8017ca4 <tcp_abandon+0x160>)
 8017b5c:	4852      	ldr	r0, [pc, #328]	; (8017ca8 <tcp_abandon+0x164>)
 8017b5e:	f008 fd69 	bl	8020634 <iprintf>
 8017b62:	e099      	b.n	8017c98 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8017b64:	687b      	ldr	r3, [r7, #4]
 8017b66:	7d1b      	ldrb	r3, [r3, #20]
 8017b68:	2b01      	cmp	r3, #1
 8017b6a:	d106      	bne.n	8017b7a <tcp_abandon+0x36>
 8017b6c:	4b4c      	ldr	r3, [pc, #304]	; (8017ca0 <tcp_abandon+0x15c>)
 8017b6e:	f240 2241 	movw	r2, #577	; 0x241
 8017b72:	494e      	ldr	r1, [pc, #312]	; (8017cac <tcp_abandon+0x168>)
 8017b74:	484c      	ldr	r0, [pc, #304]	; (8017ca8 <tcp_abandon+0x164>)
 8017b76:	f008 fd5d 	bl	8020634 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8017b7a:	687b      	ldr	r3, [r7, #4]
 8017b7c:	7d1b      	ldrb	r3, [r3, #20]
 8017b7e:	2b0a      	cmp	r3, #10
 8017b80:	d107      	bne.n	8017b92 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8017b82:	6879      	ldr	r1, [r7, #4]
 8017b84:	484a      	ldr	r0, [pc, #296]	; (8017cb0 <tcp_abandon+0x16c>)
 8017b86:	f001 fa6d 	bl	8019064 <tcp_pcb_remove>
    tcp_free(pcb);
 8017b8a:	6878      	ldr	r0, [r7, #4]
 8017b8c:	f7ff fdb8 	bl	8017700 <tcp_free>
 8017b90:	e082      	b.n	8017c98 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8017b92:	2300      	movs	r3, #0
 8017b94:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8017b96:	2300      	movs	r3, #0
 8017b98:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8017b9a:	687b      	ldr	r3, [r7, #4]
 8017b9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017b9e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017ba4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8017ba6:	687b      	ldr	r3, [r7, #4]
 8017ba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8017bac:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8017bae:	687b      	ldr	r3, [r7, #4]
 8017bb0:	691b      	ldr	r3, [r3, #16]
 8017bb2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8017bb4:	687b      	ldr	r3, [r7, #4]
 8017bb6:	7d1b      	ldrb	r3, [r3, #20]
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d126      	bne.n	8017c0a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	8adb      	ldrh	r3, [r3, #22]
 8017bc0:	2b00      	cmp	r3, #0
 8017bc2:	d02e      	beq.n	8017c22 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017bc4:	4b3b      	ldr	r3, [pc, #236]	; (8017cb4 <tcp_abandon+0x170>)
 8017bc6:	681b      	ldr	r3, [r3, #0]
 8017bc8:	687a      	ldr	r2, [r7, #4]
 8017bca:	429a      	cmp	r2, r3
 8017bcc:	d105      	bne.n	8017bda <tcp_abandon+0x96>
 8017bce:	4b39      	ldr	r3, [pc, #228]	; (8017cb4 <tcp_abandon+0x170>)
 8017bd0:	681b      	ldr	r3, [r3, #0]
 8017bd2:	68db      	ldr	r3, [r3, #12]
 8017bd4:	4a37      	ldr	r2, [pc, #220]	; (8017cb4 <tcp_abandon+0x170>)
 8017bd6:	6013      	str	r3, [r2, #0]
 8017bd8:	e013      	b.n	8017c02 <tcp_abandon+0xbe>
 8017bda:	4b36      	ldr	r3, [pc, #216]	; (8017cb4 <tcp_abandon+0x170>)
 8017bdc:	681b      	ldr	r3, [r3, #0]
 8017bde:	61fb      	str	r3, [r7, #28]
 8017be0:	e00c      	b.n	8017bfc <tcp_abandon+0xb8>
 8017be2:	69fb      	ldr	r3, [r7, #28]
 8017be4:	68db      	ldr	r3, [r3, #12]
 8017be6:	687a      	ldr	r2, [r7, #4]
 8017be8:	429a      	cmp	r2, r3
 8017bea:	d104      	bne.n	8017bf6 <tcp_abandon+0xb2>
 8017bec:	687b      	ldr	r3, [r7, #4]
 8017bee:	68da      	ldr	r2, [r3, #12]
 8017bf0:	69fb      	ldr	r3, [r7, #28]
 8017bf2:	60da      	str	r2, [r3, #12]
 8017bf4:	e005      	b.n	8017c02 <tcp_abandon+0xbe>
 8017bf6:	69fb      	ldr	r3, [r7, #28]
 8017bf8:	68db      	ldr	r3, [r3, #12]
 8017bfa:	61fb      	str	r3, [r7, #28]
 8017bfc:	69fb      	ldr	r3, [r7, #28]
 8017bfe:	2b00      	cmp	r3, #0
 8017c00:	d1ef      	bne.n	8017be2 <tcp_abandon+0x9e>
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	2200      	movs	r2, #0
 8017c06:	60da      	str	r2, [r3, #12]
 8017c08:	e00b      	b.n	8017c22 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8017c0a:	683b      	ldr	r3, [r7, #0]
 8017c0c:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8017c0e:	687b      	ldr	r3, [r7, #4]
 8017c10:	8adb      	ldrh	r3, [r3, #22]
 8017c12:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8017c14:	6879      	ldr	r1, [r7, #4]
 8017c16:	4828      	ldr	r0, [pc, #160]	; (8017cb8 <tcp_abandon+0x174>)
 8017c18:	f001 fa24 	bl	8019064 <tcp_pcb_remove>
 8017c1c:	4b27      	ldr	r3, [pc, #156]	; (8017cbc <tcp_abandon+0x178>)
 8017c1e:	2201      	movs	r2, #1
 8017c20:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8017c22:	687b      	ldr	r3, [r7, #4]
 8017c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017c26:	2b00      	cmp	r3, #0
 8017c28:	d004      	beq.n	8017c34 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8017c2a:	687b      	ldr	r3, [r7, #4]
 8017c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017c2e:	4618      	mov	r0, r3
 8017c30:	f000 fed4 	bl	80189dc <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8017c34:	687b      	ldr	r3, [r7, #4]
 8017c36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017c38:	2b00      	cmp	r3, #0
 8017c3a:	d004      	beq.n	8017c46 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017c40:	4618      	mov	r0, r3
 8017c42:	f000 fecb 	bl	80189dc <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8017c46:	687b      	ldr	r3, [r7, #4]
 8017c48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017c4a:	2b00      	cmp	r3, #0
 8017c4c:	d004      	beq.n	8017c58 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8017c4e:	687b      	ldr	r3, [r7, #4]
 8017c50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017c52:	4618      	mov	r0, r3
 8017c54:	f000 fec2 	bl	80189dc <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8017c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017c5a:	2b00      	cmp	r3, #0
 8017c5c:	d00e      	beq.n	8017c7c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8017c5e:	6879      	ldr	r1, [r7, #4]
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	3304      	adds	r3, #4
 8017c64:	687a      	ldr	r2, [r7, #4]
 8017c66:	8b12      	ldrh	r2, [r2, #24]
 8017c68:	9202      	str	r2, [sp, #8]
 8017c6a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8017c6c:	9201      	str	r2, [sp, #4]
 8017c6e:	9300      	str	r3, [sp, #0]
 8017c70:	460b      	mov	r3, r1
 8017c72:	697a      	ldr	r2, [r7, #20]
 8017c74:	69b9      	ldr	r1, [r7, #24]
 8017c76:	6878      	ldr	r0, [r7, #4]
 8017c78:	f005 fbd2 	bl	801d420 <tcp_rst>
    }
    last_state = pcb->state;
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	7d1b      	ldrb	r3, [r3, #20]
 8017c80:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8017c82:	6878      	ldr	r0, [r7, #4]
 8017c84:	f7ff fd3c 	bl	8017700 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8017c88:	693b      	ldr	r3, [r7, #16]
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d004      	beq.n	8017c98 <tcp_abandon+0x154>
 8017c8e:	693b      	ldr	r3, [r7, #16]
 8017c90:	f06f 010c 	mvn.w	r1, #12
 8017c94:	68f8      	ldr	r0, [r7, #12]
 8017c96:	4798      	blx	r3
  }
}
 8017c98:	3728      	adds	r7, #40	; 0x28
 8017c9a:	46bd      	mov	sp, r7
 8017c9c:	bd80      	pop	{r7, pc}
 8017c9e:	bf00      	nop
 8017ca0:	0802280c 	.word	0x0802280c
 8017ca4:	08022950 	.word	0x08022950
 8017ca8:	08022850 	.word	0x08022850
 8017cac:	0802296c 	.word	0x0802296c
 8017cb0:	2001ff40 	.word	0x2001ff40
 8017cb4:	2001ff3c 	.word	0x2001ff3c
 8017cb8:	2001ff30 	.word	0x2001ff30
 8017cbc:	2001ff2c 	.word	0x2001ff2c

08017cc0 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8017cc0:	b580      	push	{r7, lr}
 8017cc2:	b082      	sub	sp, #8
 8017cc4:	af00      	add	r7, sp, #0
 8017cc6:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8017cc8:	2101      	movs	r1, #1
 8017cca:	6878      	ldr	r0, [r7, #4]
 8017ccc:	f7ff ff3a 	bl	8017b44 <tcp_abandon>
}
 8017cd0:	bf00      	nop
 8017cd2:	3708      	adds	r7, #8
 8017cd4:	46bd      	mov	sp, r7
 8017cd6:	bd80      	pop	{r7, pc}

08017cd8 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017cd8:	b580      	push	{r7, lr}
 8017cda:	b088      	sub	sp, #32
 8017cdc:	af00      	add	r7, sp, #0
 8017cde:	60f8      	str	r0, [r7, #12]
 8017ce0:	60b9      	str	r1, [r7, #8]
 8017ce2:	4613      	mov	r3, r2
 8017ce4:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8017ce6:	2304      	movs	r3, #4
 8017ce8:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8017cea:	68bb      	ldr	r3, [r7, #8]
 8017cec:	2b00      	cmp	r3, #0
 8017cee:	d101      	bne.n	8017cf4 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8017cf0:	4b3e      	ldr	r3, [pc, #248]	; (8017dec <tcp_bind+0x114>)
 8017cf2:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8017cf4:	68fb      	ldr	r3, [r7, #12]
 8017cf6:	2b00      	cmp	r3, #0
 8017cf8:	d109      	bne.n	8017d0e <tcp_bind+0x36>
 8017cfa:	4b3d      	ldr	r3, [pc, #244]	; (8017df0 <tcp_bind+0x118>)
 8017cfc:	f240 22a9 	movw	r2, #681	; 0x2a9
 8017d00:	493c      	ldr	r1, [pc, #240]	; (8017df4 <tcp_bind+0x11c>)
 8017d02:	483d      	ldr	r0, [pc, #244]	; (8017df8 <tcp_bind+0x120>)
 8017d04:	f008 fc96 	bl	8020634 <iprintf>
 8017d08:	f06f 030f 	mvn.w	r3, #15
 8017d0c:	e06a      	b.n	8017de4 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8017d0e:	68fb      	ldr	r3, [r7, #12]
 8017d10:	7d1b      	ldrb	r3, [r3, #20]
 8017d12:	2b00      	cmp	r3, #0
 8017d14:	d009      	beq.n	8017d2a <tcp_bind+0x52>
 8017d16:	4b36      	ldr	r3, [pc, #216]	; (8017df0 <tcp_bind+0x118>)
 8017d18:	f240 22ab 	movw	r2, #683	; 0x2ab
 8017d1c:	4937      	ldr	r1, [pc, #220]	; (8017dfc <tcp_bind+0x124>)
 8017d1e:	4836      	ldr	r0, [pc, #216]	; (8017df8 <tcp_bind+0x120>)
 8017d20:	f008 fc88 	bl	8020634 <iprintf>
 8017d24:	f06f 0305 	mvn.w	r3, #5
 8017d28:	e05c      	b.n	8017de4 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8017d2a:	88fb      	ldrh	r3, [r7, #6]
 8017d2c:	2b00      	cmp	r3, #0
 8017d2e:	d109      	bne.n	8017d44 <tcp_bind+0x6c>
    port = tcp_new_port();
 8017d30:	f000 f9f0 	bl	8018114 <tcp_new_port>
 8017d34:	4603      	mov	r3, r0
 8017d36:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8017d38:	88fb      	ldrh	r3, [r7, #6]
 8017d3a:	2b00      	cmp	r3, #0
 8017d3c:	d135      	bne.n	8017daa <tcp_bind+0xd2>
      return ERR_BUF;
 8017d3e:	f06f 0301 	mvn.w	r3, #1
 8017d42:	e04f      	b.n	8017de4 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8017d44:	2300      	movs	r3, #0
 8017d46:	61fb      	str	r3, [r7, #28]
 8017d48:	e02b      	b.n	8017da2 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8017d4a:	4a2d      	ldr	r2, [pc, #180]	; (8017e00 <tcp_bind+0x128>)
 8017d4c:	69fb      	ldr	r3, [r7, #28]
 8017d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017d52:	681b      	ldr	r3, [r3, #0]
 8017d54:	61bb      	str	r3, [r7, #24]
 8017d56:	e01e      	b.n	8017d96 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8017d58:	69bb      	ldr	r3, [r7, #24]
 8017d5a:	8adb      	ldrh	r3, [r3, #22]
 8017d5c:	88fa      	ldrh	r2, [r7, #6]
 8017d5e:	429a      	cmp	r2, r3
 8017d60:	d116      	bne.n	8017d90 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 8017d62:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8017d64:	2b00      	cmp	r3, #0
 8017d66:	d010      	beq.n	8017d8a <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8017d68:	69bb      	ldr	r3, [r7, #24]
 8017d6a:	681b      	ldr	r3, [r3, #0]
 8017d6c:	2b00      	cmp	r3, #0
 8017d6e:	d00c      	beq.n	8017d8a <tcp_bind+0xb2>
 8017d70:	68bb      	ldr	r3, [r7, #8]
 8017d72:	2b00      	cmp	r3, #0
 8017d74:	d009      	beq.n	8017d8a <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8017d76:	68bb      	ldr	r3, [r7, #8]
 8017d78:	681b      	ldr	r3, [r3, #0]
 8017d7a:	2b00      	cmp	r3, #0
 8017d7c:	d005      	beq.n	8017d8a <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8017d7e:	69bb      	ldr	r3, [r7, #24]
 8017d80:	681a      	ldr	r2, [r3, #0]
 8017d82:	68bb      	ldr	r3, [r7, #8]
 8017d84:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8017d86:	429a      	cmp	r2, r3
 8017d88:	d102      	bne.n	8017d90 <tcp_bind+0xb8>
              return ERR_USE;
 8017d8a:	f06f 0307 	mvn.w	r3, #7
 8017d8e:	e029      	b.n	8017de4 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8017d90:	69bb      	ldr	r3, [r7, #24]
 8017d92:	68db      	ldr	r3, [r3, #12]
 8017d94:	61bb      	str	r3, [r7, #24]
 8017d96:	69bb      	ldr	r3, [r7, #24]
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	d1dd      	bne.n	8017d58 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8017d9c:	69fb      	ldr	r3, [r7, #28]
 8017d9e:	3301      	adds	r3, #1
 8017da0:	61fb      	str	r3, [r7, #28]
 8017da2:	69fa      	ldr	r2, [r7, #28]
 8017da4:	697b      	ldr	r3, [r7, #20]
 8017da6:	429a      	cmp	r2, r3
 8017da8:	dbcf      	blt.n	8017d4a <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8017daa:	68bb      	ldr	r3, [r7, #8]
 8017dac:	2b00      	cmp	r3, #0
 8017dae:	d00c      	beq.n	8017dca <tcp_bind+0xf2>
 8017db0:	68bb      	ldr	r3, [r7, #8]
 8017db2:	681b      	ldr	r3, [r3, #0]
 8017db4:	2b00      	cmp	r3, #0
 8017db6:	d008      	beq.n	8017dca <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8017db8:	68bb      	ldr	r3, [r7, #8]
 8017dba:	2b00      	cmp	r3, #0
 8017dbc:	d002      	beq.n	8017dc4 <tcp_bind+0xec>
 8017dbe:	68bb      	ldr	r3, [r7, #8]
 8017dc0:	681b      	ldr	r3, [r3, #0]
 8017dc2:	e000      	b.n	8017dc6 <tcp_bind+0xee>
 8017dc4:	2300      	movs	r3, #0
 8017dc6:	68fa      	ldr	r2, [r7, #12]
 8017dc8:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8017dca:	68fb      	ldr	r3, [r7, #12]
 8017dcc:	88fa      	ldrh	r2, [r7, #6]
 8017dce:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8017dd0:	4b0c      	ldr	r3, [pc, #48]	; (8017e04 <tcp_bind+0x12c>)
 8017dd2:	681a      	ldr	r2, [r3, #0]
 8017dd4:	68fb      	ldr	r3, [r7, #12]
 8017dd6:	60da      	str	r2, [r3, #12]
 8017dd8:	4a0a      	ldr	r2, [pc, #40]	; (8017e04 <tcp_bind+0x12c>)
 8017dda:	68fb      	ldr	r3, [r7, #12]
 8017ddc:	6013      	str	r3, [r2, #0]
 8017dde:	f005 fce1 	bl	801d7a4 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8017de2:	2300      	movs	r3, #0
}
 8017de4:	4618      	mov	r0, r3
 8017de6:	3720      	adds	r7, #32
 8017de8:	46bd      	mov	sp, r7
 8017dea:	bd80      	pop	{r7, pc}
 8017dec:	08035390 	.word	0x08035390
 8017df0:	0802280c 	.word	0x0802280c
 8017df4:	080229a0 	.word	0x080229a0
 8017df8:	08022850 	.word	0x08022850
 8017dfc:	080229b8 	.word	0x080229b8
 8017e00:	08035368 	.word	0x08035368
 8017e04:	2001ff3c 	.word	0x2001ff3c

08017e08 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8017e08:	b580      	push	{r7, lr}
 8017e0a:	b084      	sub	sp, #16
 8017e0c:	af00      	add	r7, sp, #0
 8017e0e:	60f8      	str	r0, [r7, #12]
 8017e10:	60b9      	str	r1, [r7, #8]
 8017e12:	4613      	mov	r3, r2
 8017e14:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8017e16:	68bb      	ldr	r3, [r7, #8]
 8017e18:	2b00      	cmp	r3, #0
 8017e1a:	d106      	bne.n	8017e2a <tcp_accept_null+0x22>
 8017e1c:	4b07      	ldr	r3, [pc, #28]	; (8017e3c <tcp_accept_null+0x34>)
 8017e1e:	f240 320f 	movw	r2, #783	; 0x30f
 8017e22:	4907      	ldr	r1, [pc, #28]	; (8017e40 <tcp_accept_null+0x38>)
 8017e24:	4807      	ldr	r0, [pc, #28]	; (8017e44 <tcp_accept_null+0x3c>)
 8017e26:	f008 fc05 	bl	8020634 <iprintf>

  tcp_abort(pcb);
 8017e2a:	68b8      	ldr	r0, [r7, #8]
 8017e2c:	f7ff ff48 	bl	8017cc0 <tcp_abort>

  return ERR_ABRT;
 8017e30:	f06f 030c 	mvn.w	r3, #12
}
 8017e34:	4618      	mov	r0, r3
 8017e36:	3710      	adds	r7, #16
 8017e38:	46bd      	mov	sp, r7
 8017e3a:	bd80      	pop	{r7, pc}
 8017e3c:	0802280c 	.word	0x0802280c
 8017e40:	080229e0 	.word	0x080229e0
 8017e44:	08022850 	.word	0x08022850

08017e48 <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 8017e48:	b580      	push	{r7, lr}
 8017e4a:	b082      	sub	sp, #8
 8017e4c:	af00      	add	r7, sp, #0
 8017e4e:	6078      	str	r0, [r7, #4]
 8017e50:	460b      	mov	r3, r1
 8017e52:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 8017e54:	78fb      	ldrb	r3, [r7, #3]
 8017e56:	2200      	movs	r2, #0
 8017e58:	4619      	mov	r1, r3
 8017e5a:	6878      	ldr	r0, [r7, #4]
 8017e5c:	f000 f806 	bl	8017e6c <tcp_listen_with_backlog_and_err>
 8017e60:	4603      	mov	r3, r0
}
 8017e62:	4618      	mov	r0, r3
 8017e64:	3708      	adds	r7, #8
 8017e66:	46bd      	mov	sp, r7
 8017e68:	bd80      	pop	{r7, pc}
	...

08017e6c <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8017e6c:	b580      	push	{r7, lr}
 8017e6e:	b088      	sub	sp, #32
 8017e70:	af00      	add	r7, sp, #0
 8017e72:	60f8      	str	r0, [r7, #12]
 8017e74:	460b      	mov	r3, r1
 8017e76:	607a      	str	r2, [r7, #4]
 8017e78:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8017e7a:	2300      	movs	r3, #0
 8017e7c:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8017e7e:	68fb      	ldr	r3, [r7, #12]
 8017e80:	2b00      	cmp	r3, #0
 8017e82:	d109      	bne.n	8017e98 <tcp_listen_with_backlog_and_err+0x2c>
 8017e84:	4b47      	ldr	r3, [pc, #284]	; (8017fa4 <tcp_listen_with_backlog_and_err+0x138>)
 8017e86:	f240 3259 	movw	r2, #857	; 0x359
 8017e8a:	4947      	ldr	r1, [pc, #284]	; (8017fa8 <tcp_listen_with_backlog_and_err+0x13c>)
 8017e8c:	4847      	ldr	r0, [pc, #284]	; (8017fac <tcp_listen_with_backlog_and_err+0x140>)
 8017e8e:	f008 fbd1 	bl	8020634 <iprintf>
 8017e92:	23f0      	movs	r3, #240	; 0xf0
 8017e94:	76fb      	strb	r3, [r7, #27]
 8017e96:	e079      	b.n	8017f8c <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8017e98:	68fb      	ldr	r3, [r7, #12]
 8017e9a:	7d1b      	ldrb	r3, [r3, #20]
 8017e9c:	2b00      	cmp	r3, #0
 8017e9e:	d009      	beq.n	8017eb4 <tcp_listen_with_backlog_and_err+0x48>
 8017ea0:	4b40      	ldr	r3, [pc, #256]	; (8017fa4 <tcp_listen_with_backlog_and_err+0x138>)
 8017ea2:	f240 325a 	movw	r2, #858	; 0x35a
 8017ea6:	4942      	ldr	r1, [pc, #264]	; (8017fb0 <tcp_listen_with_backlog_and_err+0x144>)
 8017ea8:	4840      	ldr	r0, [pc, #256]	; (8017fac <tcp_listen_with_backlog_and_err+0x140>)
 8017eaa:	f008 fbc3 	bl	8020634 <iprintf>
 8017eae:	23f1      	movs	r3, #241	; 0xf1
 8017eb0:	76fb      	strb	r3, [r7, #27]
 8017eb2:	e06b      	b.n	8017f8c <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 8017eb4:	68fb      	ldr	r3, [r7, #12]
 8017eb6:	7d1b      	ldrb	r3, [r3, #20]
 8017eb8:	2b01      	cmp	r3, #1
 8017eba:	d104      	bne.n	8017ec6 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 8017ebc:	68fb      	ldr	r3, [r7, #12]
 8017ebe:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 8017ec0:	23f7      	movs	r3, #247	; 0xf7
 8017ec2:	76fb      	strb	r3, [r7, #27]
    goto done;
 8017ec4:	e062      	b.n	8017f8c <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8017ec6:	2002      	movs	r0, #2
 8017ec8:	f7fe fa7c 	bl	80163c4 <memp_malloc>
 8017ecc:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8017ece:	69fb      	ldr	r3, [r7, #28]
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d102      	bne.n	8017eda <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 8017ed4:	23ff      	movs	r3, #255	; 0xff
 8017ed6:	76fb      	strb	r3, [r7, #27]
    goto done;
 8017ed8:	e058      	b.n	8017f8c <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8017eda:	68fb      	ldr	r3, [r7, #12]
 8017edc:	691a      	ldr	r2, [r3, #16]
 8017ede:	69fb      	ldr	r3, [r7, #28]
 8017ee0:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 8017ee2:	68fb      	ldr	r3, [r7, #12]
 8017ee4:	8ada      	ldrh	r2, [r3, #22]
 8017ee6:	69fb      	ldr	r3, [r7, #28]
 8017ee8:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8017eea:	69fb      	ldr	r3, [r7, #28]
 8017eec:	2201      	movs	r2, #1
 8017eee:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 8017ef0:	68fb      	ldr	r3, [r7, #12]
 8017ef2:	7d5a      	ldrb	r2, [r3, #21]
 8017ef4:	69fb      	ldr	r3, [r7, #28]
 8017ef6:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8017ef8:	68fb      	ldr	r3, [r7, #12]
 8017efa:	7a5a      	ldrb	r2, [r3, #9]
 8017efc:	69fb      	ldr	r3, [r7, #28]
 8017efe:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8017f00:	69fb      	ldr	r3, [r7, #28]
 8017f02:	2200      	movs	r2, #0
 8017f04:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 8017f06:	68fb      	ldr	r3, [r7, #12]
 8017f08:	7ada      	ldrb	r2, [r3, #11]
 8017f0a:	69fb      	ldr	r3, [r7, #28]
 8017f0c:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 8017f0e:	68fb      	ldr	r3, [r7, #12]
 8017f10:	7a9a      	ldrb	r2, [r3, #10]
 8017f12:	69fb      	ldr	r3, [r7, #28]
 8017f14:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8017f16:	68fb      	ldr	r3, [r7, #12]
 8017f18:	681a      	ldr	r2, [r3, #0]
 8017f1a:	69fb      	ldr	r3, [r7, #28]
 8017f1c:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8017f1e:	68fb      	ldr	r3, [r7, #12]
 8017f20:	8adb      	ldrh	r3, [r3, #22]
 8017f22:	2b00      	cmp	r3, #0
 8017f24:	d021      	beq.n	8017f6a <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8017f26:	4b23      	ldr	r3, [pc, #140]	; (8017fb4 <tcp_listen_with_backlog_and_err+0x148>)
 8017f28:	681b      	ldr	r3, [r3, #0]
 8017f2a:	68fa      	ldr	r2, [r7, #12]
 8017f2c:	429a      	cmp	r2, r3
 8017f2e:	d105      	bne.n	8017f3c <tcp_listen_with_backlog_and_err+0xd0>
 8017f30:	4b20      	ldr	r3, [pc, #128]	; (8017fb4 <tcp_listen_with_backlog_and_err+0x148>)
 8017f32:	681b      	ldr	r3, [r3, #0]
 8017f34:	68db      	ldr	r3, [r3, #12]
 8017f36:	4a1f      	ldr	r2, [pc, #124]	; (8017fb4 <tcp_listen_with_backlog_and_err+0x148>)
 8017f38:	6013      	str	r3, [r2, #0]
 8017f3a:	e013      	b.n	8017f64 <tcp_listen_with_backlog_and_err+0xf8>
 8017f3c:	4b1d      	ldr	r3, [pc, #116]	; (8017fb4 <tcp_listen_with_backlog_and_err+0x148>)
 8017f3e:	681b      	ldr	r3, [r3, #0]
 8017f40:	617b      	str	r3, [r7, #20]
 8017f42:	e00c      	b.n	8017f5e <tcp_listen_with_backlog_and_err+0xf2>
 8017f44:	697b      	ldr	r3, [r7, #20]
 8017f46:	68db      	ldr	r3, [r3, #12]
 8017f48:	68fa      	ldr	r2, [r7, #12]
 8017f4a:	429a      	cmp	r2, r3
 8017f4c:	d104      	bne.n	8017f58 <tcp_listen_with_backlog_and_err+0xec>
 8017f4e:	68fb      	ldr	r3, [r7, #12]
 8017f50:	68da      	ldr	r2, [r3, #12]
 8017f52:	697b      	ldr	r3, [r7, #20]
 8017f54:	60da      	str	r2, [r3, #12]
 8017f56:	e005      	b.n	8017f64 <tcp_listen_with_backlog_and_err+0xf8>
 8017f58:	697b      	ldr	r3, [r7, #20]
 8017f5a:	68db      	ldr	r3, [r3, #12]
 8017f5c:	617b      	str	r3, [r7, #20]
 8017f5e:	697b      	ldr	r3, [r7, #20]
 8017f60:	2b00      	cmp	r3, #0
 8017f62:	d1ef      	bne.n	8017f44 <tcp_listen_with_backlog_and_err+0xd8>
 8017f64:	68fb      	ldr	r3, [r7, #12]
 8017f66:	2200      	movs	r2, #0
 8017f68:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 8017f6a:	68f8      	ldr	r0, [r7, #12]
 8017f6c:	f7ff fbc8 	bl	8017700 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8017f70:	69fb      	ldr	r3, [r7, #28]
 8017f72:	4a11      	ldr	r2, [pc, #68]	; (8017fb8 <tcp_listen_with_backlog_and_err+0x14c>)
 8017f74:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8017f76:	4b11      	ldr	r3, [pc, #68]	; (8017fbc <tcp_listen_with_backlog_and_err+0x150>)
 8017f78:	681a      	ldr	r2, [r3, #0]
 8017f7a:	69fb      	ldr	r3, [r7, #28]
 8017f7c:	60da      	str	r2, [r3, #12]
 8017f7e:	4a0f      	ldr	r2, [pc, #60]	; (8017fbc <tcp_listen_with_backlog_and_err+0x150>)
 8017f80:	69fb      	ldr	r3, [r7, #28]
 8017f82:	6013      	str	r3, [r2, #0]
 8017f84:	f005 fc0e 	bl	801d7a4 <tcp_timer_needed>
  res = ERR_OK;
 8017f88:	2300      	movs	r3, #0
 8017f8a:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8017f8c:	687b      	ldr	r3, [r7, #4]
 8017f8e:	2b00      	cmp	r3, #0
 8017f90:	d002      	beq.n	8017f98 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 8017f92:	687b      	ldr	r3, [r7, #4]
 8017f94:	7efa      	ldrb	r2, [r7, #27]
 8017f96:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8017f98:	69fb      	ldr	r3, [r7, #28]
}
 8017f9a:	4618      	mov	r0, r3
 8017f9c:	3720      	adds	r7, #32
 8017f9e:	46bd      	mov	sp, r7
 8017fa0:	bd80      	pop	{r7, pc}
 8017fa2:	bf00      	nop
 8017fa4:	0802280c 	.word	0x0802280c
 8017fa8:	08022a00 	.word	0x08022a00
 8017fac:	08022850 	.word	0x08022850
 8017fb0:	08022a30 	.word	0x08022a30
 8017fb4:	2001ff3c 	.word	0x2001ff3c
 8017fb8:	08017e09 	.word	0x08017e09
 8017fbc:	2001ff38 	.word	0x2001ff38

08017fc0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8017fc0:	b580      	push	{r7, lr}
 8017fc2:	b084      	sub	sp, #16
 8017fc4:	af00      	add	r7, sp, #0
 8017fc6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8017fc8:	687b      	ldr	r3, [r7, #4]
 8017fca:	2b00      	cmp	r3, #0
 8017fcc:	d106      	bne.n	8017fdc <tcp_update_rcv_ann_wnd+0x1c>
 8017fce:	4b25      	ldr	r3, [pc, #148]	; (8018064 <tcp_update_rcv_ann_wnd+0xa4>)
 8017fd0:	f240 32a6 	movw	r2, #934	; 0x3a6
 8017fd4:	4924      	ldr	r1, [pc, #144]	; (8018068 <tcp_update_rcv_ann_wnd+0xa8>)
 8017fd6:	4825      	ldr	r0, [pc, #148]	; (801806c <tcp_update_rcv_ann_wnd+0xac>)
 8017fd8:	f008 fb2c 	bl	8020634 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8017fdc:	687b      	ldr	r3, [r7, #4]
 8017fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017fe0:	687a      	ldr	r2, [r7, #4]
 8017fe2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8017fe4:	4413      	add	r3, r2
 8017fe6:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8017fe8:	687b      	ldr	r3, [r7, #4]
 8017fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017fec:	687a      	ldr	r2, [r7, #4]
 8017fee:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8017ff0:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8017ff4:	bf28      	it	cs
 8017ff6:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8017ffa:	b292      	uxth	r2, r2
 8017ffc:	4413      	add	r3, r2
 8017ffe:	68fa      	ldr	r2, [r7, #12]
 8018000:	1ad3      	subs	r3, r2, r3
 8018002:	2b00      	cmp	r3, #0
 8018004:	db08      	blt.n	8018018 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8018006:	687b      	ldr	r3, [r7, #4]
 8018008:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801800a:	687b      	ldr	r3, [r7, #4]
 801800c:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801800e:	687b      	ldr	r3, [r7, #4]
 8018010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018012:	68fa      	ldr	r2, [r7, #12]
 8018014:	1ad3      	subs	r3, r2, r3
 8018016:	e020      	b.n	801805a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8018018:	687b      	ldr	r3, [r7, #4]
 801801a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801801c:	687b      	ldr	r3, [r7, #4]
 801801e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018020:	1ad3      	subs	r3, r2, r3
 8018022:	2b00      	cmp	r3, #0
 8018024:	dd03      	ble.n	801802e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8018026:	687b      	ldr	r3, [r7, #4]
 8018028:	2200      	movs	r2, #0
 801802a:	855a      	strh	r2, [r3, #42]	; 0x2a
 801802c:	e014      	b.n	8018058 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801802e:	687b      	ldr	r3, [r7, #4]
 8018030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018032:	687b      	ldr	r3, [r7, #4]
 8018034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018036:	1ad3      	subs	r3, r2, r3
 8018038:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801803a:	68bb      	ldr	r3, [r7, #8]
 801803c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018040:	d306      	bcc.n	8018050 <tcp_update_rcv_ann_wnd+0x90>
 8018042:	4b08      	ldr	r3, [pc, #32]	; (8018064 <tcp_update_rcv_ann_wnd+0xa4>)
 8018044:	f240 32b6 	movw	r2, #950	; 0x3b6
 8018048:	4909      	ldr	r1, [pc, #36]	; (8018070 <tcp_update_rcv_ann_wnd+0xb0>)
 801804a:	4808      	ldr	r0, [pc, #32]	; (801806c <tcp_update_rcv_ann_wnd+0xac>)
 801804c:	f008 faf2 	bl	8020634 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8018050:	68bb      	ldr	r3, [r7, #8]
 8018052:	b29a      	uxth	r2, r3
 8018054:	687b      	ldr	r3, [r7, #4]
 8018056:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8018058:	2300      	movs	r3, #0
  }
}
 801805a:	4618      	mov	r0, r3
 801805c:	3710      	adds	r7, #16
 801805e:	46bd      	mov	sp, r7
 8018060:	bd80      	pop	{r7, pc}
 8018062:	bf00      	nop
 8018064:	0802280c 	.word	0x0802280c
 8018068:	08022a68 	.word	0x08022a68
 801806c:	08022850 	.word	0x08022850
 8018070:	08022a8c 	.word	0x08022a8c

08018074 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8018074:	b580      	push	{r7, lr}
 8018076:	b084      	sub	sp, #16
 8018078:	af00      	add	r7, sp, #0
 801807a:	6078      	str	r0, [r7, #4]
 801807c:	460b      	mov	r3, r1
 801807e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8018080:	687b      	ldr	r3, [r7, #4]
 8018082:	2b00      	cmp	r3, #0
 8018084:	d107      	bne.n	8018096 <tcp_recved+0x22>
 8018086:	4b1f      	ldr	r3, [pc, #124]	; (8018104 <tcp_recved+0x90>)
 8018088:	f240 32cf 	movw	r2, #975	; 0x3cf
 801808c:	491e      	ldr	r1, [pc, #120]	; (8018108 <tcp_recved+0x94>)
 801808e:	481f      	ldr	r0, [pc, #124]	; (801810c <tcp_recved+0x98>)
 8018090:	f008 fad0 	bl	8020634 <iprintf>
 8018094:	e032      	b.n	80180fc <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8018096:	687b      	ldr	r3, [r7, #4]
 8018098:	7d1b      	ldrb	r3, [r3, #20]
 801809a:	2b01      	cmp	r3, #1
 801809c:	d106      	bne.n	80180ac <tcp_recved+0x38>
 801809e:	4b19      	ldr	r3, [pc, #100]	; (8018104 <tcp_recved+0x90>)
 80180a0:	f240 32d3 	movw	r2, #979	; 0x3d3
 80180a4:	491a      	ldr	r1, [pc, #104]	; (8018110 <tcp_recved+0x9c>)
 80180a6:	4819      	ldr	r0, [pc, #100]	; (801810c <tcp_recved+0x98>)
 80180a8:	f008 fac4 	bl	8020634 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80180b0:	887b      	ldrh	r3, [r7, #2]
 80180b2:	4413      	add	r3, r2
 80180b4:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80180b6:	89fb      	ldrh	r3, [r7, #14]
 80180b8:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80180bc:	d804      	bhi.n	80180c8 <tcp_recved+0x54>
 80180be:	687b      	ldr	r3, [r7, #4]
 80180c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80180c2:	89fa      	ldrh	r2, [r7, #14]
 80180c4:	429a      	cmp	r2, r3
 80180c6:	d204      	bcs.n	80180d2 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80180c8:	687b      	ldr	r3, [r7, #4]
 80180ca:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80180ce:	851a      	strh	r2, [r3, #40]	; 0x28
 80180d0:	e002      	b.n	80180d8 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80180d2:	687b      	ldr	r3, [r7, #4]
 80180d4:	89fa      	ldrh	r2, [r7, #14]
 80180d6:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80180d8:	6878      	ldr	r0, [r7, #4]
 80180da:	f7ff ff71 	bl	8017fc0 <tcp_update_rcv_ann_wnd>
 80180de:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80180e0:	68bb      	ldr	r3, [r7, #8]
 80180e2:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 80180e6:	d309      	bcc.n	80180fc <tcp_recved+0x88>
    tcp_ack_now(pcb);
 80180e8:	687b      	ldr	r3, [r7, #4]
 80180ea:	8b5b      	ldrh	r3, [r3, #26]
 80180ec:	f043 0302 	orr.w	r3, r3, #2
 80180f0:	b29a      	uxth	r2, r3
 80180f2:	687b      	ldr	r3, [r7, #4]
 80180f4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80180f6:	6878      	ldr	r0, [r7, #4]
 80180f8:	f004 fbcc 	bl	801c894 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80180fc:	3710      	adds	r7, #16
 80180fe:	46bd      	mov	sp, r7
 8018100:	bd80      	pop	{r7, pc}
 8018102:	bf00      	nop
 8018104:	0802280c 	.word	0x0802280c
 8018108:	08022aa8 	.word	0x08022aa8
 801810c:	08022850 	.word	0x08022850
 8018110:	08022ac0 	.word	0x08022ac0

08018114 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8018114:	b480      	push	{r7}
 8018116:	b083      	sub	sp, #12
 8018118:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 801811a:	2300      	movs	r3, #0
 801811c:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 801811e:	4b1e      	ldr	r3, [pc, #120]	; (8018198 <tcp_new_port+0x84>)
 8018120:	881b      	ldrh	r3, [r3, #0]
 8018122:	3301      	adds	r3, #1
 8018124:	b29a      	uxth	r2, r3
 8018126:	4b1c      	ldr	r3, [pc, #112]	; (8018198 <tcp_new_port+0x84>)
 8018128:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 801812a:	4b1b      	ldr	r3, [pc, #108]	; (8018198 <tcp_new_port+0x84>)
 801812c:	881b      	ldrh	r3, [r3, #0]
 801812e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018132:	4293      	cmp	r3, r2
 8018134:	d103      	bne.n	801813e <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8018136:	4b18      	ldr	r3, [pc, #96]	; (8018198 <tcp_new_port+0x84>)
 8018138:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801813c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801813e:	2300      	movs	r3, #0
 8018140:	71fb      	strb	r3, [r7, #7]
 8018142:	e01e      	b.n	8018182 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8018144:	79fb      	ldrb	r3, [r7, #7]
 8018146:	4a15      	ldr	r2, [pc, #84]	; (801819c <tcp_new_port+0x88>)
 8018148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801814c:	681b      	ldr	r3, [r3, #0]
 801814e:	603b      	str	r3, [r7, #0]
 8018150:	e011      	b.n	8018176 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8018152:	683b      	ldr	r3, [r7, #0]
 8018154:	8ada      	ldrh	r2, [r3, #22]
 8018156:	4b10      	ldr	r3, [pc, #64]	; (8018198 <tcp_new_port+0x84>)
 8018158:	881b      	ldrh	r3, [r3, #0]
 801815a:	429a      	cmp	r2, r3
 801815c:	d108      	bne.n	8018170 <tcp_new_port+0x5c>
        n++;
 801815e:	88bb      	ldrh	r3, [r7, #4]
 8018160:	3301      	adds	r3, #1
 8018162:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8018164:	88bb      	ldrh	r3, [r7, #4]
 8018166:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801816a:	d3d8      	bcc.n	801811e <tcp_new_port+0xa>
          return 0;
 801816c:	2300      	movs	r3, #0
 801816e:	e00d      	b.n	801818c <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8018170:	683b      	ldr	r3, [r7, #0]
 8018172:	68db      	ldr	r3, [r3, #12]
 8018174:	603b      	str	r3, [r7, #0]
 8018176:	683b      	ldr	r3, [r7, #0]
 8018178:	2b00      	cmp	r3, #0
 801817a:	d1ea      	bne.n	8018152 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801817c:	79fb      	ldrb	r3, [r7, #7]
 801817e:	3301      	adds	r3, #1
 8018180:	71fb      	strb	r3, [r7, #7]
 8018182:	79fb      	ldrb	r3, [r7, #7]
 8018184:	2b03      	cmp	r3, #3
 8018186:	d9dd      	bls.n	8018144 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8018188:	4b03      	ldr	r3, [pc, #12]	; (8018198 <tcp_new_port+0x84>)
 801818a:	881b      	ldrh	r3, [r3, #0]
}
 801818c:	4618      	mov	r0, r3
 801818e:	370c      	adds	r7, #12
 8018190:	46bd      	mov	sp, r7
 8018192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018196:	4770      	bx	lr
 8018198:	20000050 	.word	0x20000050
 801819c:	08035368 	.word	0x08035368

080181a0 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80181a0:	b5b0      	push	{r4, r5, r7, lr}
 80181a2:	b090      	sub	sp, #64	; 0x40
 80181a4:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80181a6:	2300      	movs	r3, #0
 80181a8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 80181ac:	4b94      	ldr	r3, [pc, #592]	; (8018400 <tcp_slowtmr+0x260>)
 80181ae:	681b      	ldr	r3, [r3, #0]
 80181b0:	3301      	adds	r3, #1
 80181b2:	4a93      	ldr	r2, [pc, #588]	; (8018400 <tcp_slowtmr+0x260>)
 80181b4:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80181b6:	4b93      	ldr	r3, [pc, #588]	; (8018404 <tcp_slowtmr+0x264>)
 80181b8:	781b      	ldrb	r3, [r3, #0]
 80181ba:	3301      	adds	r3, #1
 80181bc:	b2da      	uxtb	r2, r3
 80181be:	4b91      	ldr	r3, [pc, #580]	; (8018404 <tcp_slowtmr+0x264>)
 80181c0:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80181c2:	2300      	movs	r3, #0
 80181c4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80181c6:	4b90      	ldr	r3, [pc, #576]	; (8018408 <tcp_slowtmr+0x268>)
 80181c8:	681b      	ldr	r3, [r3, #0]
 80181ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80181cc:	e29d      	b.n	801870a <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80181ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181d0:	7d1b      	ldrb	r3, [r3, #20]
 80181d2:	2b00      	cmp	r3, #0
 80181d4:	d106      	bne.n	80181e4 <tcp_slowtmr+0x44>
 80181d6:	4b8d      	ldr	r3, [pc, #564]	; (801840c <tcp_slowtmr+0x26c>)
 80181d8:	f240 42be 	movw	r2, #1214	; 0x4be
 80181dc:	498c      	ldr	r1, [pc, #560]	; (8018410 <tcp_slowtmr+0x270>)
 80181de:	488d      	ldr	r0, [pc, #564]	; (8018414 <tcp_slowtmr+0x274>)
 80181e0:	f008 fa28 	bl	8020634 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80181e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181e6:	7d1b      	ldrb	r3, [r3, #20]
 80181e8:	2b01      	cmp	r3, #1
 80181ea:	d106      	bne.n	80181fa <tcp_slowtmr+0x5a>
 80181ec:	4b87      	ldr	r3, [pc, #540]	; (801840c <tcp_slowtmr+0x26c>)
 80181ee:	f240 42bf 	movw	r2, #1215	; 0x4bf
 80181f2:	4989      	ldr	r1, [pc, #548]	; (8018418 <tcp_slowtmr+0x278>)
 80181f4:	4887      	ldr	r0, [pc, #540]	; (8018414 <tcp_slowtmr+0x274>)
 80181f6:	f008 fa1d 	bl	8020634 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80181fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181fc:	7d1b      	ldrb	r3, [r3, #20]
 80181fe:	2b0a      	cmp	r3, #10
 8018200:	d106      	bne.n	8018210 <tcp_slowtmr+0x70>
 8018202:	4b82      	ldr	r3, [pc, #520]	; (801840c <tcp_slowtmr+0x26c>)
 8018204:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8018208:	4984      	ldr	r1, [pc, #528]	; (801841c <tcp_slowtmr+0x27c>)
 801820a:	4882      	ldr	r0, [pc, #520]	; (8018414 <tcp_slowtmr+0x274>)
 801820c:	f008 fa12 	bl	8020634 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8018210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018212:	7f9a      	ldrb	r2, [r3, #30]
 8018214:	4b7b      	ldr	r3, [pc, #492]	; (8018404 <tcp_slowtmr+0x264>)
 8018216:	781b      	ldrb	r3, [r3, #0]
 8018218:	429a      	cmp	r2, r3
 801821a:	d105      	bne.n	8018228 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 801821c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801821e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8018220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018222:	68db      	ldr	r3, [r3, #12]
 8018224:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8018226:	e270      	b.n	801870a <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8018228:	4b76      	ldr	r3, [pc, #472]	; (8018404 <tcp_slowtmr+0x264>)
 801822a:	781a      	ldrb	r2, [r3, #0]
 801822c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801822e:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8018230:	2300      	movs	r3, #0
 8018232:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8018236:	2300      	movs	r3, #0
 8018238:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801823c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801823e:	7d1b      	ldrb	r3, [r3, #20]
 8018240:	2b02      	cmp	r3, #2
 8018242:	d10a      	bne.n	801825a <tcp_slowtmr+0xba>
 8018244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018246:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801824a:	2b05      	cmp	r3, #5
 801824c:	d905      	bls.n	801825a <tcp_slowtmr+0xba>
      ++pcb_remove;
 801824e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018252:	3301      	adds	r3, #1
 8018254:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018258:	e11e      	b.n	8018498 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801825a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801825c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018260:	2b0b      	cmp	r3, #11
 8018262:	d905      	bls.n	8018270 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8018264:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018268:	3301      	adds	r3, #1
 801826a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801826e:	e113      	b.n	8018498 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8018270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018272:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8018276:	2b00      	cmp	r3, #0
 8018278:	d075      	beq.n	8018366 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801827a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801827c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801827e:	2b00      	cmp	r3, #0
 8018280:	d006      	beq.n	8018290 <tcp_slowtmr+0xf0>
 8018282:	4b62      	ldr	r3, [pc, #392]	; (801840c <tcp_slowtmr+0x26c>)
 8018284:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8018288:	4965      	ldr	r1, [pc, #404]	; (8018420 <tcp_slowtmr+0x280>)
 801828a:	4862      	ldr	r0, [pc, #392]	; (8018414 <tcp_slowtmr+0x274>)
 801828c:	f008 f9d2 	bl	8020634 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8018290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018292:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018294:	2b00      	cmp	r3, #0
 8018296:	d106      	bne.n	80182a6 <tcp_slowtmr+0x106>
 8018298:	4b5c      	ldr	r3, [pc, #368]	; (801840c <tcp_slowtmr+0x26c>)
 801829a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801829e:	4961      	ldr	r1, [pc, #388]	; (8018424 <tcp_slowtmr+0x284>)
 80182a0:	485c      	ldr	r0, [pc, #368]	; (8018414 <tcp_slowtmr+0x274>)
 80182a2:	f008 f9c7 	bl	8020634 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80182a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182a8:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80182ac:	2b0b      	cmp	r3, #11
 80182ae:	d905      	bls.n	80182bc <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 80182b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80182b4:	3301      	adds	r3, #1
 80182b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80182ba:	e0ed      	b.n	8018498 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80182bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182be:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80182c2:	3b01      	subs	r3, #1
 80182c4:	4a58      	ldr	r2, [pc, #352]	; (8018428 <tcp_slowtmr+0x288>)
 80182c6:	5cd3      	ldrb	r3, [r2, r3]
 80182c8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80182ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182cc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80182d0:	7c7a      	ldrb	r2, [r7, #17]
 80182d2:	429a      	cmp	r2, r3
 80182d4:	d907      	bls.n	80182e6 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80182d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182d8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80182dc:	3301      	adds	r3, #1
 80182de:	b2da      	uxtb	r2, r3
 80182e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182e2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 80182e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182e8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80182ec:	7c7a      	ldrb	r2, [r7, #17]
 80182ee:	429a      	cmp	r2, r3
 80182f0:	f200 80d2 	bhi.w	8018498 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 80182f4:	2301      	movs	r3, #1
 80182f6:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 80182f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80182fe:	2b00      	cmp	r3, #0
 8018300:	d108      	bne.n	8018314 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8018302:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8018304:	f005 f980 	bl	801d608 <tcp_zero_window_probe>
 8018308:	4603      	mov	r3, r0
 801830a:	2b00      	cmp	r3, #0
 801830c:	d014      	beq.n	8018338 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 801830e:	2300      	movs	r3, #0
 8018310:	623b      	str	r3, [r7, #32]
 8018312:	e011      	b.n	8018338 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8018314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018316:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801831a:	4619      	mov	r1, r3
 801831c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801831e:	f004 f833 	bl	801c388 <tcp_split_unsent_seg>
 8018322:	4603      	mov	r3, r0
 8018324:	2b00      	cmp	r3, #0
 8018326:	d107      	bne.n	8018338 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8018328:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801832a:	f004 fab3 	bl	801c894 <tcp_output>
 801832e:	4603      	mov	r3, r0
 8018330:	2b00      	cmp	r3, #0
 8018332:	d101      	bne.n	8018338 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8018334:	2300      	movs	r3, #0
 8018336:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8018338:	6a3b      	ldr	r3, [r7, #32]
 801833a:	2b00      	cmp	r3, #0
 801833c:	f000 80ac 	beq.w	8018498 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8018340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018342:	2200      	movs	r2, #0
 8018344:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8018348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801834a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801834e:	2b06      	cmp	r3, #6
 8018350:	f200 80a2 	bhi.w	8018498 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8018354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018356:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801835a:	3301      	adds	r3, #1
 801835c:	b2da      	uxtb	r2, r3
 801835e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018360:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8018364:	e098      	b.n	8018498 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8018366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018368:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801836c:	2b00      	cmp	r3, #0
 801836e:	db0f      	blt.n	8018390 <tcp_slowtmr+0x1f0>
 8018370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018372:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8018376:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801837a:	4293      	cmp	r3, r2
 801837c:	d008      	beq.n	8018390 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 801837e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018380:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8018384:	b29b      	uxth	r3, r3
 8018386:	3301      	adds	r3, #1
 8018388:	b29b      	uxth	r3, r3
 801838a:	b21a      	sxth	r2, r3
 801838c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801838e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8018390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018392:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8018396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018398:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801839c:	429a      	cmp	r2, r3
 801839e:	db7b      	blt.n	8018498 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80183a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80183a2:	f004 fd6f 	bl	801ce84 <tcp_rexmit_rto_prepare>
 80183a6:	4603      	mov	r3, r0
 80183a8:	2b00      	cmp	r3, #0
 80183aa:	d007      	beq.n	80183bc <tcp_slowtmr+0x21c>
 80183ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80183b0:	2b00      	cmp	r3, #0
 80183b2:	d171      	bne.n	8018498 <tcp_slowtmr+0x2f8>
 80183b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80183b8:	2b00      	cmp	r3, #0
 80183ba:	d06d      	beq.n	8018498 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 80183bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183be:	7d1b      	ldrb	r3, [r3, #20]
 80183c0:	2b02      	cmp	r3, #2
 80183c2:	d03a      	beq.n	801843a <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80183c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80183ca:	2b0c      	cmp	r3, #12
 80183cc:	bf28      	it	cs
 80183ce:	230c      	movcs	r3, #12
 80183d0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80183d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183d4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80183d8:	10db      	asrs	r3, r3, #3
 80183da:	b21b      	sxth	r3, r3
 80183dc:	461a      	mov	r2, r3
 80183de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183e0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80183e4:	4413      	add	r3, r2
 80183e6:	7efa      	ldrb	r2, [r7, #27]
 80183e8:	4910      	ldr	r1, [pc, #64]	; (801842c <tcp_slowtmr+0x28c>)
 80183ea:	5c8a      	ldrb	r2, [r1, r2]
 80183ec:	4093      	lsls	r3, r2
 80183ee:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80183f0:	697b      	ldr	r3, [r7, #20]
 80183f2:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80183f6:	4293      	cmp	r3, r2
 80183f8:	dc1a      	bgt.n	8018430 <tcp_slowtmr+0x290>
 80183fa:	697b      	ldr	r3, [r7, #20]
 80183fc:	b21a      	sxth	r2, r3
 80183fe:	e019      	b.n	8018434 <tcp_slowtmr+0x294>
 8018400:	2001ff34 	.word	0x2001ff34
 8018404:	2000934a 	.word	0x2000934a
 8018408:	2001ff30 	.word	0x2001ff30
 801840c:	0802280c 	.word	0x0802280c
 8018410:	08022b50 	.word	0x08022b50
 8018414:	08022850 	.word	0x08022850
 8018418:	08022b7c 	.word	0x08022b7c
 801841c:	08022ba8 	.word	0x08022ba8
 8018420:	08022bd8 	.word	0x08022bd8
 8018424:	08022c0c 	.word	0x08022c0c
 8018428:	08035360 	.word	0x08035360
 801842c:	08035350 	.word	0x08035350
 8018430:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8018434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018436:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 801843a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801843c:	2200      	movs	r2, #0
 801843e:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8018440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018442:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8018446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018448:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801844c:	4293      	cmp	r3, r2
 801844e:	bf28      	it	cs
 8018450:	4613      	movcs	r3, r2
 8018452:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8018454:	8a7b      	ldrh	r3, [r7, #18]
 8018456:	085b      	lsrs	r3, r3, #1
 8018458:	b29a      	uxth	r2, r3
 801845a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801845c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8018460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018462:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8018466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018468:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801846a:	005b      	lsls	r3, r3, #1
 801846c:	b29b      	uxth	r3, r3
 801846e:	429a      	cmp	r2, r3
 8018470:	d206      	bcs.n	8018480 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8018472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018474:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018476:	005b      	lsls	r3, r3, #1
 8018478:	b29a      	uxth	r2, r3
 801847a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801847c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8018480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018482:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8018484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018486:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 801848a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801848c:	2200      	movs	r2, #0
 801848e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8018492:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8018494:	f004 fd66 	bl	801cf64 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8018498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801849a:	7d1b      	ldrb	r3, [r3, #20]
 801849c:	2b06      	cmp	r3, #6
 801849e:	d111      	bne.n	80184c4 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 80184a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184a2:	8b5b      	ldrh	r3, [r3, #26]
 80184a4:	f003 0310 	and.w	r3, r3, #16
 80184a8:	2b00      	cmp	r3, #0
 80184aa:	d00b      	beq.n	80184c4 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80184ac:	4b9c      	ldr	r3, [pc, #624]	; (8018720 <tcp_slowtmr+0x580>)
 80184ae:	681a      	ldr	r2, [r3, #0]
 80184b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184b2:	6a1b      	ldr	r3, [r3, #32]
 80184b4:	1ad3      	subs	r3, r2, r3
 80184b6:	2b28      	cmp	r3, #40	; 0x28
 80184b8:	d904      	bls.n	80184c4 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 80184ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80184be:	3301      	adds	r3, #1
 80184c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80184c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184c6:	7a5b      	ldrb	r3, [r3, #9]
 80184c8:	f003 0308 	and.w	r3, r3, #8
 80184cc:	2b00      	cmp	r3, #0
 80184ce:	d04a      	beq.n	8018566 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 80184d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184d2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80184d4:	2b04      	cmp	r3, #4
 80184d6:	d003      	beq.n	80184e0 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80184d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184da:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80184dc:	2b07      	cmp	r3, #7
 80184de:	d142      	bne.n	8018566 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80184e0:	4b8f      	ldr	r3, [pc, #572]	; (8018720 <tcp_slowtmr+0x580>)
 80184e2:	681a      	ldr	r2, [r3, #0]
 80184e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184e6:	6a1b      	ldr	r3, [r3, #32]
 80184e8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80184ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184ec:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80184f0:	4b8c      	ldr	r3, [pc, #560]	; (8018724 <tcp_slowtmr+0x584>)
 80184f2:	440b      	add	r3, r1
 80184f4:	498c      	ldr	r1, [pc, #560]	; (8018728 <tcp_slowtmr+0x588>)
 80184f6:	fba1 1303 	umull	r1, r3, r1, r3
 80184fa:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80184fc:	429a      	cmp	r2, r3
 80184fe:	d90a      	bls.n	8018516 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8018500:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018504:	3301      	adds	r3, #1
 8018506:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 801850a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801850e:	3301      	adds	r3, #1
 8018510:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8018514:	e027      	b.n	8018566 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8018516:	4b82      	ldr	r3, [pc, #520]	; (8018720 <tcp_slowtmr+0x580>)
 8018518:	681a      	ldr	r2, [r3, #0]
 801851a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801851c:	6a1b      	ldr	r3, [r3, #32]
 801851e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8018520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018522:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8018526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018528:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 801852c:	4618      	mov	r0, r3
 801852e:	4b7f      	ldr	r3, [pc, #508]	; (801872c <tcp_slowtmr+0x58c>)
 8018530:	fb03 f300 	mul.w	r3, r3, r0
 8018534:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8018536:	497c      	ldr	r1, [pc, #496]	; (8018728 <tcp_slowtmr+0x588>)
 8018538:	fba1 1303 	umull	r1, r3, r1, r3
 801853c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801853e:	429a      	cmp	r2, r3
 8018540:	d911      	bls.n	8018566 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 8018542:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8018544:	f005 f820 	bl	801d588 <tcp_keepalive>
 8018548:	4603      	mov	r3, r0
 801854a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 801854e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8018552:	2b00      	cmp	r3, #0
 8018554:	d107      	bne.n	8018566 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 8018556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018558:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 801855c:	3301      	adds	r3, #1
 801855e:	b2da      	uxtb	r2, r3
 8018560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018562:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8018566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018568:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801856a:	2b00      	cmp	r3, #0
 801856c:	d011      	beq.n	8018592 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801856e:	4b6c      	ldr	r3, [pc, #432]	; (8018720 <tcp_slowtmr+0x580>)
 8018570:	681a      	ldr	r2, [r3, #0]
 8018572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018574:	6a1b      	ldr	r3, [r3, #32]
 8018576:	1ad2      	subs	r2, r2, r3
 8018578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801857a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801857e:	4619      	mov	r1, r3
 8018580:	460b      	mov	r3, r1
 8018582:	005b      	lsls	r3, r3, #1
 8018584:	440b      	add	r3, r1
 8018586:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8018588:	429a      	cmp	r2, r3
 801858a:	d302      	bcc.n	8018592 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 801858c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801858e:	f000 fecd 	bl	801932c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8018592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018594:	7d1b      	ldrb	r3, [r3, #20]
 8018596:	2b03      	cmp	r3, #3
 8018598:	d10b      	bne.n	80185b2 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801859a:	4b61      	ldr	r3, [pc, #388]	; (8018720 <tcp_slowtmr+0x580>)
 801859c:	681a      	ldr	r2, [r3, #0]
 801859e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185a0:	6a1b      	ldr	r3, [r3, #32]
 80185a2:	1ad3      	subs	r3, r2, r3
 80185a4:	2b28      	cmp	r3, #40	; 0x28
 80185a6:	d904      	bls.n	80185b2 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 80185a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80185ac:	3301      	adds	r3, #1
 80185ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 80185b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185b4:	7d1b      	ldrb	r3, [r3, #20]
 80185b6:	2b09      	cmp	r3, #9
 80185b8:	d10b      	bne.n	80185d2 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80185ba:	4b59      	ldr	r3, [pc, #356]	; (8018720 <tcp_slowtmr+0x580>)
 80185bc:	681a      	ldr	r2, [r3, #0]
 80185be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185c0:	6a1b      	ldr	r3, [r3, #32]
 80185c2:	1ad3      	subs	r3, r2, r3
 80185c4:	2bf0      	cmp	r3, #240	; 0xf0
 80185c6:	d904      	bls.n	80185d2 <tcp_slowtmr+0x432>
        ++pcb_remove;
 80185c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80185cc:	3301      	adds	r3, #1
 80185ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80185d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80185d6:	2b00      	cmp	r3, #0
 80185d8:	d060      	beq.n	801869c <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 80185da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80185e0:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80185e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80185e4:	f000 fcee 	bl	8018fc4 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 80185e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185ea:	2b00      	cmp	r3, #0
 80185ec:	d010      	beq.n	8018610 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80185ee:	4b50      	ldr	r3, [pc, #320]	; (8018730 <tcp_slowtmr+0x590>)
 80185f0:	681b      	ldr	r3, [r3, #0]
 80185f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80185f4:	429a      	cmp	r2, r3
 80185f6:	d106      	bne.n	8018606 <tcp_slowtmr+0x466>
 80185f8:	4b4e      	ldr	r3, [pc, #312]	; (8018734 <tcp_slowtmr+0x594>)
 80185fa:	f240 526d 	movw	r2, #1389	; 0x56d
 80185fe:	494e      	ldr	r1, [pc, #312]	; (8018738 <tcp_slowtmr+0x598>)
 8018600:	484e      	ldr	r0, [pc, #312]	; (801873c <tcp_slowtmr+0x59c>)
 8018602:	f008 f817 	bl	8020634 <iprintf>
        prev->next = pcb->next;
 8018606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018608:	68da      	ldr	r2, [r3, #12]
 801860a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801860c:	60da      	str	r2, [r3, #12]
 801860e:	e00f      	b.n	8018630 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8018610:	4b47      	ldr	r3, [pc, #284]	; (8018730 <tcp_slowtmr+0x590>)
 8018612:	681b      	ldr	r3, [r3, #0]
 8018614:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018616:	429a      	cmp	r2, r3
 8018618:	d006      	beq.n	8018628 <tcp_slowtmr+0x488>
 801861a:	4b46      	ldr	r3, [pc, #280]	; (8018734 <tcp_slowtmr+0x594>)
 801861c:	f240 5271 	movw	r2, #1393	; 0x571
 8018620:	4947      	ldr	r1, [pc, #284]	; (8018740 <tcp_slowtmr+0x5a0>)
 8018622:	4846      	ldr	r0, [pc, #280]	; (801873c <tcp_slowtmr+0x59c>)
 8018624:	f008 f806 	bl	8020634 <iprintf>
        tcp_active_pcbs = pcb->next;
 8018628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801862a:	68db      	ldr	r3, [r3, #12]
 801862c:	4a40      	ldr	r2, [pc, #256]	; (8018730 <tcp_slowtmr+0x590>)
 801862e:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8018630:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018634:	2b00      	cmp	r3, #0
 8018636:	d013      	beq.n	8018660 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8018638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801863a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801863c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801863e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8018640:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8018642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018644:	3304      	adds	r3, #4
 8018646:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018648:	8ad2      	ldrh	r2, [r2, #22]
 801864a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801864c:	8b09      	ldrh	r1, [r1, #24]
 801864e:	9102      	str	r1, [sp, #8]
 8018650:	9201      	str	r2, [sp, #4]
 8018652:	9300      	str	r3, [sp, #0]
 8018654:	462b      	mov	r3, r5
 8018656:	4622      	mov	r2, r4
 8018658:	4601      	mov	r1, r0
 801865a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801865c:	f004 fee0 	bl	801d420 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8018660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018662:	691b      	ldr	r3, [r3, #16]
 8018664:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8018666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018668:	7d1b      	ldrb	r3, [r3, #20]
 801866a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801866c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801866e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8018670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018672:	68db      	ldr	r3, [r3, #12]
 8018674:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8018676:	6838      	ldr	r0, [r7, #0]
 8018678:	f7ff f842 	bl	8017700 <tcp_free>

      tcp_active_pcbs_changed = 0;
 801867c:	4b31      	ldr	r3, [pc, #196]	; (8018744 <tcp_slowtmr+0x5a4>)
 801867e:	2200      	movs	r2, #0
 8018680:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8018682:	68fb      	ldr	r3, [r7, #12]
 8018684:	2b00      	cmp	r3, #0
 8018686:	d004      	beq.n	8018692 <tcp_slowtmr+0x4f2>
 8018688:	68fb      	ldr	r3, [r7, #12]
 801868a:	f06f 010c 	mvn.w	r1, #12
 801868e:	68b8      	ldr	r0, [r7, #8]
 8018690:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8018692:	4b2c      	ldr	r3, [pc, #176]	; (8018744 <tcp_slowtmr+0x5a4>)
 8018694:	781b      	ldrb	r3, [r3, #0]
 8018696:	2b00      	cmp	r3, #0
 8018698:	d037      	beq.n	801870a <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 801869a:	e592      	b.n	80181c2 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 801869c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801869e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80186a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186a2:	68db      	ldr	r3, [r3, #12]
 80186a4:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80186a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186a8:	7f1b      	ldrb	r3, [r3, #28]
 80186aa:	3301      	adds	r3, #1
 80186ac:	b2da      	uxtb	r2, r3
 80186ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186b0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80186b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186b4:	7f1a      	ldrb	r2, [r3, #28]
 80186b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186b8:	7f5b      	ldrb	r3, [r3, #29]
 80186ba:	429a      	cmp	r2, r3
 80186bc:	d325      	bcc.n	801870a <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 80186be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186c0:	2200      	movs	r2, #0
 80186c2:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80186c4:	4b1f      	ldr	r3, [pc, #124]	; (8018744 <tcp_slowtmr+0x5a4>)
 80186c6:	2200      	movs	r2, #0
 80186c8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80186ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80186d0:	2b00      	cmp	r3, #0
 80186d2:	d00b      	beq.n	80186ec <tcp_slowtmr+0x54c>
 80186d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80186da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80186dc:	6912      	ldr	r2, [r2, #16]
 80186de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80186e0:	4610      	mov	r0, r2
 80186e2:	4798      	blx	r3
 80186e4:	4603      	mov	r3, r0
 80186e6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80186ea:	e002      	b.n	80186f2 <tcp_slowtmr+0x552>
 80186ec:	2300      	movs	r3, #0
 80186ee:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 80186f2:	4b14      	ldr	r3, [pc, #80]	; (8018744 <tcp_slowtmr+0x5a4>)
 80186f4:	781b      	ldrb	r3, [r3, #0]
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	d000      	beq.n	80186fc <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 80186fa:	e562      	b.n	80181c2 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80186fc:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8018700:	2b00      	cmp	r3, #0
 8018702:	d102      	bne.n	801870a <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8018704:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018706:	f004 f8c5 	bl	801c894 <tcp_output>
  while (pcb != NULL) {
 801870a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801870c:	2b00      	cmp	r3, #0
 801870e:	f47f ad5e 	bne.w	80181ce <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8018712:	2300      	movs	r3, #0
 8018714:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8018716:	4b0c      	ldr	r3, [pc, #48]	; (8018748 <tcp_slowtmr+0x5a8>)
 8018718:	681b      	ldr	r3, [r3, #0]
 801871a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 801871c:	e069      	b.n	80187f2 <tcp_slowtmr+0x652>
 801871e:	bf00      	nop
 8018720:	2001ff34 	.word	0x2001ff34
 8018724:	000a4cb8 	.word	0x000a4cb8
 8018728:	10624dd3 	.word	0x10624dd3
 801872c:	000124f8 	.word	0x000124f8
 8018730:	2001ff30 	.word	0x2001ff30
 8018734:	0802280c 	.word	0x0802280c
 8018738:	08022c44 	.word	0x08022c44
 801873c:	08022850 	.word	0x08022850
 8018740:	08022c70 	.word	0x08022c70
 8018744:	2001ff2c 	.word	0x2001ff2c
 8018748:	2001ff40 	.word	0x2001ff40
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801874c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801874e:	7d1b      	ldrb	r3, [r3, #20]
 8018750:	2b0a      	cmp	r3, #10
 8018752:	d006      	beq.n	8018762 <tcp_slowtmr+0x5c2>
 8018754:	4b2a      	ldr	r3, [pc, #168]	; (8018800 <tcp_slowtmr+0x660>)
 8018756:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801875a:	492a      	ldr	r1, [pc, #168]	; (8018804 <tcp_slowtmr+0x664>)
 801875c:	482a      	ldr	r0, [pc, #168]	; (8018808 <tcp_slowtmr+0x668>)
 801875e:	f007 ff69 	bl	8020634 <iprintf>
    pcb_remove = 0;
 8018762:	2300      	movs	r3, #0
 8018764:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8018768:	4b28      	ldr	r3, [pc, #160]	; (801880c <tcp_slowtmr+0x66c>)
 801876a:	681a      	ldr	r2, [r3, #0]
 801876c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801876e:	6a1b      	ldr	r3, [r3, #32]
 8018770:	1ad3      	subs	r3, r2, r3
 8018772:	2bf0      	cmp	r3, #240	; 0xf0
 8018774:	d904      	bls.n	8018780 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8018776:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801877a:	3301      	adds	r3, #1
 801877c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8018780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018784:	2b00      	cmp	r3, #0
 8018786:	d02f      	beq.n	80187e8 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8018788:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801878a:	f000 fc1b 	bl	8018fc4 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801878e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018790:	2b00      	cmp	r3, #0
 8018792:	d010      	beq.n	80187b6 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8018794:	4b1e      	ldr	r3, [pc, #120]	; (8018810 <tcp_slowtmr+0x670>)
 8018796:	681b      	ldr	r3, [r3, #0]
 8018798:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801879a:	429a      	cmp	r2, r3
 801879c:	d106      	bne.n	80187ac <tcp_slowtmr+0x60c>
 801879e:	4b18      	ldr	r3, [pc, #96]	; (8018800 <tcp_slowtmr+0x660>)
 80187a0:	f240 52af 	movw	r2, #1455	; 0x5af
 80187a4:	491b      	ldr	r1, [pc, #108]	; (8018814 <tcp_slowtmr+0x674>)
 80187a6:	4818      	ldr	r0, [pc, #96]	; (8018808 <tcp_slowtmr+0x668>)
 80187a8:	f007 ff44 	bl	8020634 <iprintf>
        prev->next = pcb->next;
 80187ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187ae:	68da      	ldr	r2, [r3, #12]
 80187b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187b2:	60da      	str	r2, [r3, #12]
 80187b4:	e00f      	b.n	80187d6 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80187b6:	4b16      	ldr	r3, [pc, #88]	; (8018810 <tcp_slowtmr+0x670>)
 80187b8:	681b      	ldr	r3, [r3, #0]
 80187ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80187bc:	429a      	cmp	r2, r3
 80187be:	d006      	beq.n	80187ce <tcp_slowtmr+0x62e>
 80187c0:	4b0f      	ldr	r3, [pc, #60]	; (8018800 <tcp_slowtmr+0x660>)
 80187c2:	f240 52b3 	movw	r2, #1459	; 0x5b3
 80187c6:	4914      	ldr	r1, [pc, #80]	; (8018818 <tcp_slowtmr+0x678>)
 80187c8:	480f      	ldr	r0, [pc, #60]	; (8018808 <tcp_slowtmr+0x668>)
 80187ca:	f007 ff33 	bl	8020634 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80187ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187d0:	68db      	ldr	r3, [r3, #12]
 80187d2:	4a0f      	ldr	r2, [pc, #60]	; (8018810 <tcp_slowtmr+0x670>)
 80187d4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80187d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187d8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80187da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187dc:	68db      	ldr	r3, [r3, #12]
 80187de:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80187e0:	69f8      	ldr	r0, [r7, #28]
 80187e2:	f7fe ff8d 	bl	8017700 <tcp_free>
 80187e6:	e004      	b.n	80187f2 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 80187e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187ea:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80187ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187ee:	68db      	ldr	r3, [r3, #12]
 80187f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80187f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187f4:	2b00      	cmp	r3, #0
 80187f6:	d1a9      	bne.n	801874c <tcp_slowtmr+0x5ac>
    }
  }
}
 80187f8:	bf00      	nop
 80187fa:	3730      	adds	r7, #48	; 0x30
 80187fc:	46bd      	mov	sp, r7
 80187fe:	bdb0      	pop	{r4, r5, r7, pc}
 8018800:	0802280c 	.word	0x0802280c
 8018804:	08022c9c 	.word	0x08022c9c
 8018808:	08022850 	.word	0x08022850
 801880c:	2001ff34 	.word	0x2001ff34
 8018810:	2001ff40 	.word	0x2001ff40
 8018814:	08022ccc 	.word	0x08022ccc
 8018818:	08022cf4 	.word	0x08022cf4

0801881c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801881c:	b580      	push	{r7, lr}
 801881e:	b082      	sub	sp, #8
 8018820:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8018822:	4b2d      	ldr	r3, [pc, #180]	; (80188d8 <tcp_fasttmr+0xbc>)
 8018824:	781b      	ldrb	r3, [r3, #0]
 8018826:	3301      	adds	r3, #1
 8018828:	b2da      	uxtb	r2, r3
 801882a:	4b2b      	ldr	r3, [pc, #172]	; (80188d8 <tcp_fasttmr+0xbc>)
 801882c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801882e:	4b2b      	ldr	r3, [pc, #172]	; (80188dc <tcp_fasttmr+0xc0>)
 8018830:	681b      	ldr	r3, [r3, #0]
 8018832:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8018834:	e048      	b.n	80188c8 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8018836:	687b      	ldr	r3, [r7, #4]
 8018838:	7f9a      	ldrb	r2, [r3, #30]
 801883a:	4b27      	ldr	r3, [pc, #156]	; (80188d8 <tcp_fasttmr+0xbc>)
 801883c:	781b      	ldrb	r3, [r3, #0]
 801883e:	429a      	cmp	r2, r3
 8018840:	d03f      	beq.n	80188c2 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8018842:	4b25      	ldr	r3, [pc, #148]	; (80188d8 <tcp_fasttmr+0xbc>)
 8018844:	781a      	ldrb	r2, [r3, #0]
 8018846:	687b      	ldr	r3, [r7, #4]
 8018848:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801884a:	687b      	ldr	r3, [r7, #4]
 801884c:	8b5b      	ldrh	r3, [r3, #26]
 801884e:	f003 0301 	and.w	r3, r3, #1
 8018852:	2b00      	cmp	r3, #0
 8018854:	d010      	beq.n	8018878 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8018856:	687b      	ldr	r3, [r7, #4]
 8018858:	8b5b      	ldrh	r3, [r3, #26]
 801885a:	f043 0302 	orr.w	r3, r3, #2
 801885e:	b29a      	uxth	r2, r3
 8018860:	687b      	ldr	r3, [r7, #4]
 8018862:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8018864:	6878      	ldr	r0, [r7, #4]
 8018866:	f004 f815 	bl	801c894 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	8b5b      	ldrh	r3, [r3, #26]
 801886e:	f023 0303 	bic.w	r3, r3, #3
 8018872:	b29a      	uxth	r2, r3
 8018874:	687b      	ldr	r3, [r7, #4]
 8018876:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8018878:	687b      	ldr	r3, [r7, #4]
 801887a:	8b5b      	ldrh	r3, [r3, #26]
 801887c:	f003 0308 	and.w	r3, r3, #8
 8018880:	2b00      	cmp	r3, #0
 8018882:	d009      	beq.n	8018898 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8018884:	687b      	ldr	r3, [r7, #4]
 8018886:	8b5b      	ldrh	r3, [r3, #26]
 8018888:	f023 0308 	bic.w	r3, r3, #8
 801888c:	b29a      	uxth	r2, r3
 801888e:	687b      	ldr	r3, [r7, #4]
 8018890:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8018892:	6878      	ldr	r0, [r7, #4]
 8018894:	f7ff f8c4 	bl	8017a20 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8018898:	687b      	ldr	r3, [r7, #4]
 801889a:	68db      	ldr	r3, [r3, #12]
 801889c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801889e:	687b      	ldr	r3, [r7, #4]
 80188a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80188a2:	2b00      	cmp	r3, #0
 80188a4:	d00a      	beq.n	80188bc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80188a6:	4b0e      	ldr	r3, [pc, #56]	; (80188e0 <tcp_fasttmr+0xc4>)
 80188a8:	2200      	movs	r2, #0
 80188aa:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80188ac:	6878      	ldr	r0, [r7, #4]
 80188ae:	f000 f819 	bl	80188e4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80188b2:	4b0b      	ldr	r3, [pc, #44]	; (80188e0 <tcp_fasttmr+0xc4>)
 80188b4:	781b      	ldrb	r3, [r3, #0]
 80188b6:	2b00      	cmp	r3, #0
 80188b8:	d000      	beq.n	80188bc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80188ba:	e7b8      	b.n	801882e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80188bc:	683b      	ldr	r3, [r7, #0]
 80188be:	607b      	str	r3, [r7, #4]
 80188c0:	e002      	b.n	80188c8 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80188c2:	687b      	ldr	r3, [r7, #4]
 80188c4:	68db      	ldr	r3, [r3, #12]
 80188c6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80188c8:	687b      	ldr	r3, [r7, #4]
 80188ca:	2b00      	cmp	r3, #0
 80188cc:	d1b3      	bne.n	8018836 <tcp_fasttmr+0x1a>
    }
  }
}
 80188ce:	bf00      	nop
 80188d0:	3708      	adds	r7, #8
 80188d2:	46bd      	mov	sp, r7
 80188d4:	bd80      	pop	{r7, pc}
 80188d6:	bf00      	nop
 80188d8:	2000934a 	.word	0x2000934a
 80188dc:	2001ff30 	.word	0x2001ff30
 80188e0:	2001ff2c 	.word	0x2001ff2c

080188e4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80188e4:	b590      	push	{r4, r7, lr}
 80188e6:	b085      	sub	sp, #20
 80188e8:	af00      	add	r7, sp, #0
 80188ea:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80188ec:	687b      	ldr	r3, [r7, #4]
 80188ee:	2b00      	cmp	r3, #0
 80188f0:	d109      	bne.n	8018906 <tcp_process_refused_data+0x22>
 80188f2:	4b37      	ldr	r3, [pc, #220]	; (80189d0 <tcp_process_refused_data+0xec>)
 80188f4:	f240 6209 	movw	r2, #1545	; 0x609
 80188f8:	4936      	ldr	r1, [pc, #216]	; (80189d4 <tcp_process_refused_data+0xf0>)
 80188fa:	4837      	ldr	r0, [pc, #220]	; (80189d8 <tcp_process_refused_data+0xf4>)
 80188fc:	f007 fe9a 	bl	8020634 <iprintf>
 8018900:	f06f 030f 	mvn.w	r3, #15
 8018904:	e060      	b.n	80189c8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8018906:	687b      	ldr	r3, [r7, #4]
 8018908:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801890a:	7b5b      	ldrb	r3, [r3, #13]
 801890c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801890e:	687b      	ldr	r3, [r7, #4]
 8018910:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8018912:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	2200      	movs	r2, #0
 8018918:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801891a:	687b      	ldr	r3, [r7, #4]
 801891c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8018920:	2b00      	cmp	r3, #0
 8018922:	d00b      	beq.n	801893c <tcp_process_refused_data+0x58>
 8018924:	687b      	ldr	r3, [r7, #4]
 8018926:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801892a:	687b      	ldr	r3, [r7, #4]
 801892c:	6918      	ldr	r0, [r3, #16]
 801892e:	2300      	movs	r3, #0
 8018930:	68ba      	ldr	r2, [r7, #8]
 8018932:	6879      	ldr	r1, [r7, #4]
 8018934:	47a0      	blx	r4
 8018936:	4603      	mov	r3, r0
 8018938:	73fb      	strb	r3, [r7, #15]
 801893a:	e007      	b.n	801894c <tcp_process_refused_data+0x68>
 801893c:	2300      	movs	r3, #0
 801893e:	68ba      	ldr	r2, [r7, #8]
 8018940:	6879      	ldr	r1, [r7, #4]
 8018942:	2000      	movs	r0, #0
 8018944:	f000 f8c0 	bl	8018ac8 <tcp_recv_null>
 8018948:	4603      	mov	r3, r0
 801894a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801894c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018950:	2b00      	cmp	r3, #0
 8018952:	d12a      	bne.n	80189aa <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8018954:	7bbb      	ldrb	r3, [r7, #14]
 8018956:	f003 0320 	and.w	r3, r3, #32
 801895a:	2b00      	cmp	r3, #0
 801895c:	d033      	beq.n	80189c6 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801895e:	687b      	ldr	r3, [r7, #4]
 8018960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018962:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8018966:	d005      	beq.n	8018974 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8018968:	687b      	ldr	r3, [r7, #4]
 801896a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801896c:	3301      	adds	r3, #1
 801896e:	b29a      	uxth	r2, r3
 8018970:	687b      	ldr	r3, [r7, #4]
 8018972:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8018974:	687b      	ldr	r3, [r7, #4]
 8018976:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801897a:	2b00      	cmp	r3, #0
 801897c:	d00b      	beq.n	8018996 <tcp_process_refused_data+0xb2>
 801897e:	687b      	ldr	r3, [r7, #4]
 8018980:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8018984:	687b      	ldr	r3, [r7, #4]
 8018986:	6918      	ldr	r0, [r3, #16]
 8018988:	2300      	movs	r3, #0
 801898a:	2200      	movs	r2, #0
 801898c:	6879      	ldr	r1, [r7, #4]
 801898e:	47a0      	blx	r4
 8018990:	4603      	mov	r3, r0
 8018992:	73fb      	strb	r3, [r7, #15]
 8018994:	e001      	b.n	801899a <tcp_process_refused_data+0xb6>
 8018996:	2300      	movs	r3, #0
 8018998:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801899a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801899e:	f113 0f0d 	cmn.w	r3, #13
 80189a2:	d110      	bne.n	80189c6 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 80189a4:	f06f 030c 	mvn.w	r3, #12
 80189a8:	e00e      	b.n	80189c8 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 80189aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80189ae:	f113 0f0d 	cmn.w	r3, #13
 80189b2:	d102      	bne.n	80189ba <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80189b4:	f06f 030c 	mvn.w	r3, #12
 80189b8:	e006      	b.n	80189c8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80189ba:	687b      	ldr	r3, [r7, #4]
 80189bc:	68ba      	ldr	r2, [r7, #8]
 80189be:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 80189c0:	f06f 0304 	mvn.w	r3, #4
 80189c4:	e000      	b.n	80189c8 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80189c6:	2300      	movs	r3, #0
}
 80189c8:	4618      	mov	r0, r3
 80189ca:	3714      	adds	r7, #20
 80189cc:	46bd      	mov	sp, r7
 80189ce:	bd90      	pop	{r4, r7, pc}
 80189d0:	0802280c 	.word	0x0802280c
 80189d4:	08022d1c 	.word	0x08022d1c
 80189d8:	08022850 	.word	0x08022850

080189dc <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80189dc:	b580      	push	{r7, lr}
 80189de:	b084      	sub	sp, #16
 80189e0:	af00      	add	r7, sp, #0
 80189e2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80189e4:	e007      	b.n	80189f6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80189e6:	687b      	ldr	r3, [r7, #4]
 80189e8:	681b      	ldr	r3, [r3, #0]
 80189ea:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80189ec:	6878      	ldr	r0, [r7, #4]
 80189ee:	f000 f809 	bl	8018a04 <tcp_seg_free>
    seg = next;
 80189f2:	68fb      	ldr	r3, [r7, #12]
 80189f4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	2b00      	cmp	r3, #0
 80189fa:	d1f4      	bne.n	80189e6 <tcp_segs_free+0xa>
  }
}
 80189fc:	bf00      	nop
 80189fe:	3710      	adds	r7, #16
 8018a00:	46bd      	mov	sp, r7
 8018a02:	bd80      	pop	{r7, pc}

08018a04 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8018a04:	b580      	push	{r7, lr}
 8018a06:	b082      	sub	sp, #8
 8018a08:	af00      	add	r7, sp, #0
 8018a0a:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8018a0c:	687b      	ldr	r3, [r7, #4]
 8018a0e:	2b00      	cmp	r3, #0
 8018a10:	d00c      	beq.n	8018a2c <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8018a12:	687b      	ldr	r3, [r7, #4]
 8018a14:	685b      	ldr	r3, [r3, #4]
 8018a16:	2b00      	cmp	r3, #0
 8018a18:	d004      	beq.n	8018a24 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8018a1a:	687b      	ldr	r3, [r7, #4]
 8018a1c:	685b      	ldr	r3, [r3, #4]
 8018a1e:	4618      	mov	r0, r3
 8018a20:	f7fe fbc2 	bl	80171a8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8018a24:	6879      	ldr	r1, [r7, #4]
 8018a26:	2003      	movs	r0, #3
 8018a28:	f7fd fd1e 	bl	8016468 <memp_free>
  }
}
 8018a2c:	bf00      	nop
 8018a2e:	3708      	adds	r7, #8
 8018a30:	46bd      	mov	sp, r7
 8018a32:	bd80      	pop	{r7, pc}

08018a34 <tcp_setprio>:
 * @param pcb the tcp_pcb to manipulate
 * @param prio new priority
 */
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
 8018a34:	b580      	push	{r7, lr}
 8018a36:	b082      	sub	sp, #8
 8018a38:	af00      	add	r7, sp, #0
 8018a3a:	6078      	str	r0, [r7, #4]
 8018a3c:	460b      	mov	r3, r1
 8018a3e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 8018a40:	687b      	ldr	r3, [r7, #4]
 8018a42:	2b00      	cmp	r3, #0
 8018a44:	d107      	bne.n	8018a56 <tcp_setprio+0x22>
 8018a46:	4b07      	ldr	r3, [pc, #28]	; (8018a64 <tcp_setprio+0x30>)
 8018a48:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 8018a4c:	4906      	ldr	r1, [pc, #24]	; (8018a68 <tcp_setprio+0x34>)
 8018a4e:	4807      	ldr	r0, [pc, #28]	; (8018a6c <tcp_setprio+0x38>)
 8018a50:	f007 fdf0 	bl	8020634 <iprintf>
 8018a54:	e002      	b.n	8018a5c <tcp_setprio+0x28>

  pcb->prio = prio;
 8018a56:	687b      	ldr	r3, [r7, #4]
 8018a58:	78fa      	ldrb	r2, [r7, #3]
 8018a5a:	755a      	strb	r2, [r3, #21]
}
 8018a5c:	3708      	adds	r7, #8
 8018a5e:	46bd      	mov	sp, r7
 8018a60:	bd80      	pop	{r7, pc}
 8018a62:	bf00      	nop
 8018a64:	0802280c 	.word	0x0802280c
 8018a68:	08022d44 	.word	0x08022d44
 8018a6c:	08022850 	.word	0x08022850

08018a70 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8018a70:	b580      	push	{r7, lr}
 8018a72:	b084      	sub	sp, #16
 8018a74:	af00      	add	r7, sp, #0
 8018a76:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	2b00      	cmp	r3, #0
 8018a7c:	d106      	bne.n	8018a8c <tcp_seg_copy+0x1c>
 8018a7e:	4b0f      	ldr	r3, [pc, #60]	; (8018abc <tcp_seg_copy+0x4c>)
 8018a80:	f240 6282 	movw	r2, #1666	; 0x682
 8018a84:	490e      	ldr	r1, [pc, #56]	; (8018ac0 <tcp_seg_copy+0x50>)
 8018a86:	480f      	ldr	r0, [pc, #60]	; (8018ac4 <tcp_seg_copy+0x54>)
 8018a88:	f007 fdd4 	bl	8020634 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8018a8c:	2003      	movs	r0, #3
 8018a8e:	f7fd fc99 	bl	80163c4 <memp_malloc>
 8018a92:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8018a94:	68fb      	ldr	r3, [r7, #12]
 8018a96:	2b00      	cmp	r3, #0
 8018a98:	d101      	bne.n	8018a9e <tcp_seg_copy+0x2e>
    return NULL;
 8018a9a:	2300      	movs	r3, #0
 8018a9c:	e00a      	b.n	8018ab4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8018a9e:	2210      	movs	r2, #16
 8018aa0:	6879      	ldr	r1, [r7, #4]
 8018aa2:	68f8      	ldr	r0, [r7, #12]
 8018aa4:	f007 fdb3 	bl	802060e <memcpy>
  pbuf_ref(cseg->p);
 8018aa8:	68fb      	ldr	r3, [r7, #12]
 8018aaa:	685b      	ldr	r3, [r3, #4]
 8018aac:	4618      	mov	r0, r3
 8018aae:	f7fe fc21 	bl	80172f4 <pbuf_ref>
  return cseg;
 8018ab2:	68fb      	ldr	r3, [r7, #12]
}
 8018ab4:	4618      	mov	r0, r3
 8018ab6:	3710      	adds	r7, #16
 8018ab8:	46bd      	mov	sp, r7
 8018aba:	bd80      	pop	{r7, pc}
 8018abc:	0802280c 	.word	0x0802280c
 8018ac0:	08022d60 	.word	0x08022d60
 8018ac4:	08022850 	.word	0x08022850

08018ac8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8018ac8:	b580      	push	{r7, lr}
 8018aca:	b084      	sub	sp, #16
 8018acc:	af00      	add	r7, sp, #0
 8018ace:	60f8      	str	r0, [r7, #12]
 8018ad0:	60b9      	str	r1, [r7, #8]
 8018ad2:	607a      	str	r2, [r7, #4]
 8018ad4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8018ad6:	68bb      	ldr	r3, [r7, #8]
 8018ad8:	2b00      	cmp	r3, #0
 8018ada:	d109      	bne.n	8018af0 <tcp_recv_null+0x28>
 8018adc:	4b12      	ldr	r3, [pc, #72]	; (8018b28 <tcp_recv_null+0x60>)
 8018ade:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8018ae2:	4912      	ldr	r1, [pc, #72]	; (8018b2c <tcp_recv_null+0x64>)
 8018ae4:	4812      	ldr	r0, [pc, #72]	; (8018b30 <tcp_recv_null+0x68>)
 8018ae6:	f007 fda5 	bl	8020634 <iprintf>
 8018aea:	f06f 030f 	mvn.w	r3, #15
 8018aee:	e016      	b.n	8018b1e <tcp_recv_null+0x56>

  if (p != NULL) {
 8018af0:	687b      	ldr	r3, [r7, #4]
 8018af2:	2b00      	cmp	r3, #0
 8018af4:	d009      	beq.n	8018b0a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8018af6:	687b      	ldr	r3, [r7, #4]
 8018af8:	891b      	ldrh	r3, [r3, #8]
 8018afa:	4619      	mov	r1, r3
 8018afc:	68b8      	ldr	r0, [r7, #8]
 8018afe:	f7ff fab9 	bl	8018074 <tcp_recved>
    pbuf_free(p);
 8018b02:	6878      	ldr	r0, [r7, #4]
 8018b04:	f7fe fb50 	bl	80171a8 <pbuf_free>
 8018b08:	e008      	b.n	8018b1c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8018b0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018b0e:	2b00      	cmp	r3, #0
 8018b10:	d104      	bne.n	8018b1c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8018b12:	68b8      	ldr	r0, [r7, #8]
 8018b14:	f7fe ffea 	bl	8017aec <tcp_close>
 8018b18:	4603      	mov	r3, r0
 8018b1a:	e000      	b.n	8018b1e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8018b1c:	2300      	movs	r3, #0
}
 8018b1e:	4618      	mov	r0, r3
 8018b20:	3710      	adds	r7, #16
 8018b22:	46bd      	mov	sp, r7
 8018b24:	bd80      	pop	{r7, pc}
 8018b26:	bf00      	nop
 8018b28:	0802280c 	.word	0x0802280c
 8018b2c:	08022d7c 	.word	0x08022d7c
 8018b30:	08022850 	.word	0x08022850

08018b34 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8018b34:	b580      	push	{r7, lr}
 8018b36:	b086      	sub	sp, #24
 8018b38:	af00      	add	r7, sp, #0
 8018b3a:	4603      	mov	r3, r0
 8018b3c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8018b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018b42:	2b00      	cmp	r3, #0
 8018b44:	db01      	blt.n	8018b4a <tcp_kill_prio+0x16>
 8018b46:	79fb      	ldrb	r3, [r7, #7]
 8018b48:	e000      	b.n	8018b4c <tcp_kill_prio+0x18>
 8018b4a:	237f      	movs	r3, #127	; 0x7f
 8018b4c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8018b4e:	7afb      	ldrb	r3, [r7, #11]
 8018b50:	2b00      	cmp	r3, #0
 8018b52:	d034      	beq.n	8018bbe <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8018b54:	7afb      	ldrb	r3, [r7, #11]
 8018b56:	3b01      	subs	r3, #1
 8018b58:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8018b5a:	2300      	movs	r3, #0
 8018b5c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8018b5e:	2300      	movs	r3, #0
 8018b60:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018b62:	4b19      	ldr	r3, [pc, #100]	; (8018bc8 <tcp_kill_prio+0x94>)
 8018b64:	681b      	ldr	r3, [r3, #0]
 8018b66:	617b      	str	r3, [r7, #20]
 8018b68:	e01f      	b.n	8018baa <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8018b6a:	697b      	ldr	r3, [r7, #20]
 8018b6c:	7d5b      	ldrb	r3, [r3, #21]
 8018b6e:	7afa      	ldrb	r2, [r7, #11]
 8018b70:	429a      	cmp	r2, r3
 8018b72:	d80c      	bhi.n	8018b8e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8018b74:	697b      	ldr	r3, [r7, #20]
 8018b76:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8018b78:	7afa      	ldrb	r2, [r7, #11]
 8018b7a:	429a      	cmp	r2, r3
 8018b7c:	d112      	bne.n	8018ba4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8018b7e:	4b13      	ldr	r3, [pc, #76]	; (8018bcc <tcp_kill_prio+0x98>)
 8018b80:	681a      	ldr	r2, [r3, #0]
 8018b82:	697b      	ldr	r3, [r7, #20]
 8018b84:	6a1b      	ldr	r3, [r3, #32]
 8018b86:	1ad3      	subs	r3, r2, r3
 8018b88:	68fa      	ldr	r2, [r7, #12]
 8018b8a:	429a      	cmp	r2, r3
 8018b8c:	d80a      	bhi.n	8018ba4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8018b8e:	4b0f      	ldr	r3, [pc, #60]	; (8018bcc <tcp_kill_prio+0x98>)
 8018b90:	681a      	ldr	r2, [r3, #0]
 8018b92:	697b      	ldr	r3, [r7, #20]
 8018b94:	6a1b      	ldr	r3, [r3, #32]
 8018b96:	1ad3      	subs	r3, r2, r3
 8018b98:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8018b9a:	697b      	ldr	r3, [r7, #20]
 8018b9c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8018b9e:	697b      	ldr	r3, [r7, #20]
 8018ba0:	7d5b      	ldrb	r3, [r3, #21]
 8018ba2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018ba4:	697b      	ldr	r3, [r7, #20]
 8018ba6:	68db      	ldr	r3, [r3, #12]
 8018ba8:	617b      	str	r3, [r7, #20]
 8018baa:	697b      	ldr	r3, [r7, #20]
 8018bac:	2b00      	cmp	r3, #0
 8018bae:	d1dc      	bne.n	8018b6a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8018bb0:	693b      	ldr	r3, [r7, #16]
 8018bb2:	2b00      	cmp	r3, #0
 8018bb4:	d004      	beq.n	8018bc0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8018bb6:	6938      	ldr	r0, [r7, #16]
 8018bb8:	f7ff f882 	bl	8017cc0 <tcp_abort>
 8018bbc:	e000      	b.n	8018bc0 <tcp_kill_prio+0x8c>
    return;
 8018bbe:	bf00      	nop
  }
}
 8018bc0:	3718      	adds	r7, #24
 8018bc2:	46bd      	mov	sp, r7
 8018bc4:	bd80      	pop	{r7, pc}
 8018bc6:	bf00      	nop
 8018bc8:	2001ff30 	.word	0x2001ff30
 8018bcc:	2001ff34 	.word	0x2001ff34

08018bd0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8018bd0:	b580      	push	{r7, lr}
 8018bd2:	b086      	sub	sp, #24
 8018bd4:	af00      	add	r7, sp, #0
 8018bd6:	4603      	mov	r3, r0
 8018bd8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8018bda:	79fb      	ldrb	r3, [r7, #7]
 8018bdc:	2b08      	cmp	r3, #8
 8018bde:	d009      	beq.n	8018bf4 <tcp_kill_state+0x24>
 8018be0:	79fb      	ldrb	r3, [r7, #7]
 8018be2:	2b09      	cmp	r3, #9
 8018be4:	d006      	beq.n	8018bf4 <tcp_kill_state+0x24>
 8018be6:	4b1a      	ldr	r3, [pc, #104]	; (8018c50 <tcp_kill_state+0x80>)
 8018be8:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8018bec:	4919      	ldr	r1, [pc, #100]	; (8018c54 <tcp_kill_state+0x84>)
 8018bee:	481a      	ldr	r0, [pc, #104]	; (8018c58 <tcp_kill_state+0x88>)
 8018bf0:	f007 fd20 	bl	8020634 <iprintf>

  inactivity = 0;
 8018bf4:	2300      	movs	r3, #0
 8018bf6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8018bf8:	2300      	movs	r3, #0
 8018bfa:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018bfc:	4b17      	ldr	r3, [pc, #92]	; (8018c5c <tcp_kill_state+0x8c>)
 8018bfe:	681b      	ldr	r3, [r3, #0]
 8018c00:	617b      	str	r3, [r7, #20]
 8018c02:	e017      	b.n	8018c34 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8018c04:	697b      	ldr	r3, [r7, #20]
 8018c06:	7d1b      	ldrb	r3, [r3, #20]
 8018c08:	79fa      	ldrb	r2, [r7, #7]
 8018c0a:	429a      	cmp	r2, r3
 8018c0c:	d10f      	bne.n	8018c2e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8018c0e:	4b14      	ldr	r3, [pc, #80]	; (8018c60 <tcp_kill_state+0x90>)
 8018c10:	681a      	ldr	r2, [r3, #0]
 8018c12:	697b      	ldr	r3, [r7, #20]
 8018c14:	6a1b      	ldr	r3, [r3, #32]
 8018c16:	1ad3      	subs	r3, r2, r3
 8018c18:	68fa      	ldr	r2, [r7, #12]
 8018c1a:	429a      	cmp	r2, r3
 8018c1c:	d807      	bhi.n	8018c2e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8018c1e:	4b10      	ldr	r3, [pc, #64]	; (8018c60 <tcp_kill_state+0x90>)
 8018c20:	681a      	ldr	r2, [r3, #0]
 8018c22:	697b      	ldr	r3, [r7, #20]
 8018c24:	6a1b      	ldr	r3, [r3, #32]
 8018c26:	1ad3      	subs	r3, r2, r3
 8018c28:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8018c2a:	697b      	ldr	r3, [r7, #20]
 8018c2c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018c2e:	697b      	ldr	r3, [r7, #20]
 8018c30:	68db      	ldr	r3, [r3, #12]
 8018c32:	617b      	str	r3, [r7, #20]
 8018c34:	697b      	ldr	r3, [r7, #20]
 8018c36:	2b00      	cmp	r3, #0
 8018c38:	d1e4      	bne.n	8018c04 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8018c3a:	693b      	ldr	r3, [r7, #16]
 8018c3c:	2b00      	cmp	r3, #0
 8018c3e:	d003      	beq.n	8018c48 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8018c40:	2100      	movs	r1, #0
 8018c42:	6938      	ldr	r0, [r7, #16]
 8018c44:	f7fe ff7e 	bl	8017b44 <tcp_abandon>
  }
}
 8018c48:	bf00      	nop
 8018c4a:	3718      	adds	r7, #24
 8018c4c:	46bd      	mov	sp, r7
 8018c4e:	bd80      	pop	{r7, pc}
 8018c50:	0802280c 	.word	0x0802280c
 8018c54:	08022d98 	.word	0x08022d98
 8018c58:	08022850 	.word	0x08022850
 8018c5c:	2001ff30 	.word	0x2001ff30
 8018c60:	2001ff34 	.word	0x2001ff34

08018c64 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8018c64:	b580      	push	{r7, lr}
 8018c66:	b084      	sub	sp, #16
 8018c68:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8018c6a:	2300      	movs	r3, #0
 8018c6c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8018c6e:	2300      	movs	r3, #0
 8018c70:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018c72:	4b12      	ldr	r3, [pc, #72]	; (8018cbc <tcp_kill_timewait+0x58>)
 8018c74:	681b      	ldr	r3, [r3, #0]
 8018c76:	60fb      	str	r3, [r7, #12]
 8018c78:	e012      	b.n	8018ca0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8018c7a:	4b11      	ldr	r3, [pc, #68]	; (8018cc0 <tcp_kill_timewait+0x5c>)
 8018c7c:	681a      	ldr	r2, [r3, #0]
 8018c7e:	68fb      	ldr	r3, [r7, #12]
 8018c80:	6a1b      	ldr	r3, [r3, #32]
 8018c82:	1ad3      	subs	r3, r2, r3
 8018c84:	687a      	ldr	r2, [r7, #4]
 8018c86:	429a      	cmp	r2, r3
 8018c88:	d807      	bhi.n	8018c9a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8018c8a:	4b0d      	ldr	r3, [pc, #52]	; (8018cc0 <tcp_kill_timewait+0x5c>)
 8018c8c:	681a      	ldr	r2, [r3, #0]
 8018c8e:	68fb      	ldr	r3, [r7, #12]
 8018c90:	6a1b      	ldr	r3, [r3, #32]
 8018c92:	1ad3      	subs	r3, r2, r3
 8018c94:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8018c96:	68fb      	ldr	r3, [r7, #12]
 8018c98:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018c9a:	68fb      	ldr	r3, [r7, #12]
 8018c9c:	68db      	ldr	r3, [r3, #12]
 8018c9e:	60fb      	str	r3, [r7, #12]
 8018ca0:	68fb      	ldr	r3, [r7, #12]
 8018ca2:	2b00      	cmp	r3, #0
 8018ca4:	d1e9      	bne.n	8018c7a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8018ca6:	68bb      	ldr	r3, [r7, #8]
 8018ca8:	2b00      	cmp	r3, #0
 8018caa:	d002      	beq.n	8018cb2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8018cac:	68b8      	ldr	r0, [r7, #8]
 8018cae:	f7ff f807 	bl	8017cc0 <tcp_abort>
  }
}
 8018cb2:	bf00      	nop
 8018cb4:	3710      	adds	r7, #16
 8018cb6:	46bd      	mov	sp, r7
 8018cb8:	bd80      	pop	{r7, pc}
 8018cba:	bf00      	nop
 8018cbc:	2001ff40 	.word	0x2001ff40
 8018cc0:	2001ff34 	.word	0x2001ff34

08018cc4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8018cc4:	b580      	push	{r7, lr}
 8018cc6:	b082      	sub	sp, #8
 8018cc8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8018cca:	4b10      	ldr	r3, [pc, #64]	; (8018d0c <tcp_handle_closepend+0x48>)
 8018ccc:	681b      	ldr	r3, [r3, #0]
 8018cce:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8018cd0:	e014      	b.n	8018cfc <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8018cd2:	687b      	ldr	r3, [r7, #4]
 8018cd4:	68db      	ldr	r3, [r3, #12]
 8018cd6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8018cd8:	687b      	ldr	r3, [r7, #4]
 8018cda:	8b5b      	ldrh	r3, [r3, #26]
 8018cdc:	f003 0308 	and.w	r3, r3, #8
 8018ce0:	2b00      	cmp	r3, #0
 8018ce2:	d009      	beq.n	8018cf8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8018ce4:	687b      	ldr	r3, [r7, #4]
 8018ce6:	8b5b      	ldrh	r3, [r3, #26]
 8018ce8:	f023 0308 	bic.w	r3, r3, #8
 8018cec:	b29a      	uxth	r2, r3
 8018cee:	687b      	ldr	r3, [r7, #4]
 8018cf0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8018cf2:	6878      	ldr	r0, [r7, #4]
 8018cf4:	f7fe fe94 	bl	8017a20 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8018cf8:	683b      	ldr	r3, [r7, #0]
 8018cfa:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8018cfc:	687b      	ldr	r3, [r7, #4]
 8018cfe:	2b00      	cmp	r3, #0
 8018d00:	d1e7      	bne.n	8018cd2 <tcp_handle_closepend+0xe>
  }
}
 8018d02:	bf00      	nop
 8018d04:	3708      	adds	r7, #8
 8018d06:	46bd      	mov	sp, r7
 8018d08:	bd80      	pop	{r7, pc}
 8018d0a:	bf00      	nop
 8018d0c:	2001ff30 	.word	0x2001ff30

08018d10 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8018d10:	b580      	push	{r7, lr}
 8018d12:	b084      	sub	sp, #16
 8018d14:	af00      	add	r7, sp, #0
 8018d16:	4603      	mov	r3, r0
 8018d18:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8018d1a:	2001      	movs	r0, #1
 8018d1c:	f7fd fb52 	bl	80163c4 <memp_malloc>
 8018d20:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8018d22:	68fb      	ldr	r3, [r7, #12]
 8018d24:	2b00      	cmp	r3, #0
 8018d26:	d126      	bne.n	8018d76 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8018d28:	f7ff ffcc 	bl	8018cc4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8018d2c:	f7ff ff9a 	bl	8018c64 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8018d30:	2001      	movs	r0, #1
 8018d32:	f7fd fb47 	bl	80163c4 <memp_malloc>
 8018d36:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8018d38:	68fb      	ldr	r3, [r7, #12]
 8018d3a:	2b00      	cmp	r3, #0
 8018d3c:	d11b      	bne.n	8018d76 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8018d3e:	2009      	movs	r0, #9
 8018d40:	f7ff ff46 	bl	8018bd0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8018d44:	2001      	movs	r0, #1
 8018d46:	f7fd fb3d 	bl	80163c4 <memp_malloc>
 8018d4a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8018d4c:	68fb      	ldr	r3, [r7, #12]
 8018d4e:	2b00      	cmp	r3, #0
 8018d50:	d111      	bne.n	8018d76 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8018d52:	2008      	movs	r0, #8
 8018d54:	f7ff ff3c 	bl	8018bd0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8018d58:	2001      	movs	r0, #1
 8018d5a:	f7fd fb33 	bl	80163c4 <memp_malloc>
 8018d5e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8018d60:	68fb      	ldr	r3, [r7, #12]
 8018d62:	2b00      	cmp	r3, #0
 8018d64:	d107      	bne.n	8018d76 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8018d66:	79fb      	ldrb	r3, [r7, #7]
 8018d68:	4618      	mov	r0, r3
 8018d6a:	f7ff fee3 	bl	8018b34 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8018d6e:	2001      	movs	r0, #1
 8018d70:	f7fd fb28 	bl	80163c4 <memp_malloc>
 8018d74:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8018d76:	68fb      	ldr	r3, [r7, #12]
 8018d78:	2b00      	cmp	r3, #0
 8018d7a:	d03f      	beq.n	8018dfc <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8018d7c:	229c      	movs	r2, #156	; 0x9c
 8018d7e:	2100      	movs	r1, #0
 8018d80:	68f8      	ldr	r0, [r7, #12]
 8018d82:	f007 fc4f 	bl	8020624 <memset>
    pcb->prio = prio;
 8018d86:	68fb      	ldr	r3, [r7, #12]
 8018d88:	79fa      	ldrb	r2, [r7, #7]
 8018d8a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8018d8c:	68fb      	ldr	r3, [r7, #12]
 8018d8e:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8018d92:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8018d96:	68fb      	ldr	r3, [r7, #12]
 8018d98:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8018d9c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8018d9e:	68fb      	ldr	r3, [r7, #12]
 8018da0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8018da2:	68fb      	ldr	r3, [r7, #12]
 8018da4:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8018da6:	68fb      	ldr	r3, [r7, #12]
 8018da8:	22ff      	movs	r2, #255	; 0xff
 8018daa:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8018dac:	68fb      	ldr	r3, [r7, #12]
 8018dae:	f44f 7206 	mov.w	r2, #536	; 0x218
 8018db2:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8018db4:	68fb      	ldr	r3, [r7, #12]
 8018db6:	2206      	movs	r2, #6
 8018db8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8018dbc:	68fb      	ldr	r3, [r7, #12]
 8018dbe:	2206      	movs	r2, #6
 8018dc0:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8018dc2:	68fb      	ldr	r3, [r7, #12]
 8018dc4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018dc8:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8018dca:	68fb      	ldr	r3, [r7, #12]
 8018dcc:	2201      	movs	r2, #1
 8018dce:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8018dd2:	4b0d      	ldr	r3, [pc, #52]	; (8018e08 <tcp_alloc+0xf8>)
 8018dd4:	681a      	ldr	r2, [r3, #0]
 8018dd6:	68fb      	ldr	r3, [r7, #12]
 8018dd8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8018dda:	4b0c      	ldr	r3, [pc, #48]	; (8018e0c <tcp_alloc+0xfc>)
 8018ddc:	781a      	ldrb	r2, [r3, #0]
 8018dde:	68fb      	ldr	r3, [r7, #12]
 8018de0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8018de2:	68fb      	ldr	r3, [r7, #12]
 8018de4:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8018de8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8018dec:	68fb      	ldr	r3, [r7, #12]
 8018dee:	4a08      	ldr	r2, [pc, #32]	; (8018e10 <tcp_alloc+0x100>)
 8018df0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8018df4:	68fb      	ldr	r3, [r7, #12]
 8018df6:	4a07      	ldr	r2, [pc, #28]	; (8018e14 <tcp_alloc+0x104>)
 8018df8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8018dfc:	68fb      	ldr	r3, [r7, #12]
}
 8018dfe:	4618      	mov	r0, r3
 8018e00:	3710      	adds	r7, #16
 8018e02:	46bd      	mov	sp, r7
 8018e04:	bd80      	pop	{r7, pc}
 8018e06:	bf00      	nop
 8018e08:	2001ff34 	.word	0x2001ff34
 8018e0c:	2000934a 	.word	0x2000934a
 8018e10:	08018ac9 	.word	0x08018ac9
 8018e14:	006ddd00 	.word	0x006ddd00

08018e18 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 8018e18:	b580      	push	{r7, lr}
 8018e1a:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 8018e1c:	2040      	movs	r0, #64	; 0x40
 8018e1e:	f7ff ff77 	bl	8018d10 <tcp_alloc>
 8018e22:	4603      	mov	r3, r0
}
 8018e24:	4618      	mov	r0, r3
 8018e26:	bd80      	pop	{r7, pc}

08018e28 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8018e28:	b580      	push	{r7, lr}
 8018e2a:	b084      	sub	sp, #16
 8018e2c:	af00      	add	r7, sp, #0
 8018e2e:	4603      	mov	r3, r0
 8018e30:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8018e32:	2040      	movs	r0, #64	; 0x40
 8018e34:	f7ff ff6c 	bl	8018d10 <tcp_alloc>
 8018e38:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8018e3a:	68fb      	ldr	r3, [r7, #12]
}
 8018e3c:	4618      	mov	r0, r3
 8018e3e:	3710      	adds	r7, #16
 8018e40:	46bd      	mov	sp, r7
 8018e42:	bd80      	pop	{r7, pc}

08018e44 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8018e44:	b480      	push	{r7}
 8018e46:	b083      	sub	sp, #12
 8018e48:	af00      	add	r7, sp, #0
 8018e4a:	6078      	str	r0, [r7, #4]
 8018e4c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8018e4e:	687b      	ldr	r3, [r7, #4]
 8018e50:	2b00      	cmp	r3, #0
 8018e52:	d002      	beq.n	8018e5a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8018e54:	687b      	ldr	r3, [r7, #4]
 8018e56:	683a      	ldr	r2, [r7, #0]
 8018e58:	611a      	str	r2, [r3, #16]
  }
}
 8018e5a:	bf00      	nop
 8018e5c:	370c      	adds	r7, #12
 8018e5e:	46bd      	mov	sp, r7
 8018e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e64:	4770      	bx	lr
	...

08018e68 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8018e68:	b580      	push	{r7, lr}
 8018e6a:	b082      	sub	sp, #8
 8018e6c:	af00      	add	r7, sp, #0
 8018e6e:	6078      	str	r0, [r7, #4]
 8018e70:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8018e72:	687b      	ldr	r3, [r7, #4]
 8018e74:	2b00      	cmp	r3, #0
 8018e76:	d00e      	beq.n	8018e96 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8018e78:	687b      	ldr	r3, [r7, #4]
 8018e7a:	7d1b      	ldrb	r3, [r3, #20]
 8018e7c:	2b01      	cmp	r3, #1
 8018e7e:	d106      	bne.n	8018e8e <tcp_recv+0x26>
 8018e80:	4b07      	ldr	r3, [pc, #28]	; (8018ea0 <tcp_recv+0x38>)
 8018e82:	f240 72df 	movw	r2, #2015	; 0x7df
 8018e86:	4907      	ldr	r1, [pc, #28]	; (8018ea4 <tcp_recv+0x3c>)
 8018e88:	4807      	ldr	r0, [pc, #28]	; (8018ea8 <tcp_recv+0x40>)
 8018e8a:	f007 fbd3 	bl	8020634 <iprintf>
    pcb->recv = recv;
 8018e8e:	687b      	ldr	r3, [r7, #4]
 8018e90:	683a      	ldr	r2, [r7, #0]
 8018e92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8018e96:	bf00      	nop
 8018e98:	3708      	adds	r7, #8
 8018e9a:	46bd      	mov	sp, r7
 8018e9c:	bd80      	pop	{r7, pc}
 8018e9e:	bf00      	nop
 8018ea0:	0802280c 	.word	0x0802280c
 8018ea4:	08022da8 	.word	0x08022da8
 8018ea8:	08022850 	.word	0x08022850

08018eac <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8018eac:	b580      	push	{r7, lr}
 8018eae:	b082      	sub	sp, #8
 8018eb0:	af00      	add	r7, sp, #0
 8018eb2:	6078      	str	r0, [r7, #4]
 8018eb4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8018eb6:	687b      	ldr	r3, [r7, #4]
 8018eb8:	2b00      	cmp	r3, #0
 8018eba:	d00e      	beq.n	8018eda <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8018ebc:	687b      	ldr	r3, [r7, #4]
 8018ebe:	7d1b      	ldrb	r3, [r3, #20]
 8018ec0:	2b01      	cmp	r3, #1
 8018ec2:	d106      	bne.n	8018ed2 <tcp_sent+0x26>
 8018ec4:	4b07      	ldr	r3, [pc, #28]	; (8018ee4 <tcp_sent+0x38>)
 8018ec6:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8018eca:	4907      	ldr	r1, [pc, #28]	; (8018ee8 <tcp_sent+0x3c>)
 8018ecc:	4807      	ldr	r0, [pc, #28]	; (8018eec <tcp_sent+0x40>)
 8018ece:	f007 fbb1 	bl	8020634 <iprintf>
    pcb->sent = sent;
 8018ed2:	687b      	ldr	r3, [r7, #4]
 8018ed4:	683a      	ldr	r2, [r7, #0]
 8018ed6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8018eda:	bf00      	nop
 8018edc:	3708      	adds	r7, #8
 8018ede:	46bd      	mov	sp, r7
 8018ee0:	bd80      	pop	{r7, pc}
 8018ee2:	bf00      	nop
 8018ee4:	0802280c 	.word	0x0802280c
 8018ee8:	08022dd0 	.word	0x08022dd0
 8018eec:	08022850 	.word	0x08022850

08018ef0 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8018ef0:	b580      	push	{r7, lr}
 8018ef2:	b082      	sub	sp, #8
 8018ef4:	af00      	add	r7, sp, #0
 8018ef6:	6078      	str	r0, [r7, #4]
 8018ef8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8018efa:	687b      	ldr	r3, [r7, #4]
 8018efc:	2b00      	cmp	r3, #0
 8018efe:	d00e      	beq.n	8018f1e <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8018f00:	687b      	ldr	r3, [r7, #4]
 8018f02:	7d1b      	ldrb	r3, [r3, #20]
 8018f04:	2b01      	cmp	r3, #1
 8018f06:	d106      	bne.n	8018f16 <tcp_err+0x26>
 8018f08:	4b07      	ldr	r3, [pc, #28]	; (8018f28 <tcp_err+0x38>)
 8018f0a:	f640 020d 	movw	r2, #2061	; 0x80d
 8018f0e:	4907      	ldr	r1, [pc, #28]	; (8018f2c <tcp_err+0x3c>)
 8018f10:	4807      	ldr	r0, [pc, #28]	; (8018f30 <tcp_err+0x40>)
 8018f12:	f007 fb8f 	bl	8020634 <iprintf>
    pcb->errf = err;
 8018f16:	687b      	ldr	r3, [r7, #4]
 8018f18:	683a      	ldr	r2, [r7, #0]
 8018f1a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8018f1e:	bf00      	nop
 8018f20:	3708      	adds	r7, #8
 8018f22:	46bd      	mov	sp, r7
 8018f24:	bd80      	pop	{r7, pc}
 8018f26:	bf00      	nop
 8018f28:	0802280c 	.word	0x0802280c
 8018f2c:	08022df8 	.word	0x08022df8
 8018f30:	08022850 	.word	0x08022850

08018f34 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8018f34:	b480      	push	{r7}
 8018f36:	b085      	sub	sp, #20
 8018f38:	af00      	add	r7, sp, #0
 8018f3a:	6078      	str	r0, [r7, #4]
 8018f3c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8018f3e:	687b      	ldr	r3, [r7, #4]
 8018f40:	2b00      	cmp	r3, #0
 8018f42:	d008      	beq.n	8018f56 <tcp_accept+0x22>
 8018f44:	687b      	ldr	r3, [r7, #4]
 8018f46:	7d1b      	ldrb	r3, [r3, #20]
 8018f48:	2b01      	cmp	r3, #1
 8018f4a:	d104      	bne.n	8018f56 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8018f4c:	687b      	ldr	r3, [r7, #4]
 8018f4e:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8018f50:	68fb      	ldr	r3, [r7, #12]
 8018f52:	683a      	ldr	r2, [r7, #0]
 8018f54:	619a      	str	r2, [r3, #24]
  }
}
 8018f56:	bf00      	nop
 8018f58:	3714      	adds	r7, #20
 8018f5a:	46bd      	mov	sp, r7
 8018f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f60:	4770      	bx	lr
	...

08018f64 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8018f64:	b580      	push	{r7, lr}
 8018f66:	b084      	sub	sp, #16
 8018f68:	af00      	add	r7, sp, #0
 8018f6a:	60f8      	str	r0, [r7, #12]
 8018f6c:	60b9      	str	r1, [r7, #8]
 8018f6e:	4613      	mov	r3, r2
 8018f70:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8018f72:	68fb      	ldr	r3, [r7, #12]
 8018f74:	2b00      	cmp	r3, #0
 8018f76:	d107      	bne.n	8018f88 <tcp_poll+0x24>
 8018f78:	4b0e      	ldr	r3, [pc, #56]	; (8018fb4 <tcp_poll+0x50>)
 8018f7a:	f640 023d 	movw	r2, #2109	; 0x83d
 8018f7e:	490e      	ldr	r1, [pc, #56]	; (8018fb8 <tcp_poll+0x54>)
 8018f80:	480e      	ldr	r0, [pc, #56]	; (8018fbc <tcp_poll+0x58>)
 8018f82:	f007 fb57 	bl	8020634 <iprintf>
 8018f86:	e011      	b.n	8018fac <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8018f88:	68fb      	ldr	r3, [r7, #12]
 8018f8a:	7d1b      	ldrb	r3, [r3, #20]
 8018f8c:	2b01      	cmp	r3, #1
 8018f8e:	d106      	bne.n	8018f9e <tcp_poll+0x3a>
 8018f90:	4b08      	ldr	r3, [pc, #32]	; (8018fb4 <tcp_poll+0x50>)
 8018f92:	f640 023e 	movw	r2, #2110	; 0x83e
 8018f96:	490a      	ldr	r1, [pc, #40]	; (8018fc0 <tcp_poll+0x5c>)
 8018f98:	4808      	ldr	r0, [pc, #32]	; (8018fbc <tcp_poll+0x58>)
 8018f9a:	f007 fb4b 	bl	8020634 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8018f9e:	68fb      	ldr	r3, [r7, #12]
 8018fa0:	68ba      	ldr	r2, [r7, #8]
 8018fa2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8018fa6:	68fb      	ldr	r3, [r7, #12]
 8018fa8:	79fa      	ldrb	r2, [r7, #7]
 8018faa:	775a      	strb	r2, [r3, #29]
}
 8018fac:	3710      	adds	r7, #16
 8018fae:	46bd      	mov	sp, r7
 8018fb0:	bd80      	pop	{r7, pc}
 8018fb2:	bf00      	nop
 8018fb4:	0802280c 	.word	0x0802280c
 8018fb8:	08022e20 	.word	0x08022e20
 8018fbc:	08022850 	.word	0x08022850
 8018fc0:	08022e38 	.word	0x08022e38

08018fc4 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8018fc4:	b580      	push	{r7, lr}
 8018fc6:	b082      	sub	sp, #8
 8018fc8:	af00      	add	r7, sp, #0
 8018fca:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8018fcc:	687b      	ldr	r3, [r7, #4]
 8018fce:	2b00      	cmp	r3, #0
 8018fd0:	d107      	bne.n	8018fe2 <tcp_pcb_purge+0x1e>
 8018fd2:	4b21      	ldr	r3, [pc, #132]	; (8019058 <tcp_pcb_purge+0x94>)
 8018fd4:	f640 0251 	movw	r2, #2129	; 0x851
 8018fd8:	4920      	ldr	r1, [pc, #128]	; (801905c <tcp_pcb_purge+0x98>)
 8018fda:	4821      	ldr	r0, [pc, #132]	; (8019060 <tcp_pcb_purge+0x9c>)
 8018fdc:	f007 fb2a 	bl	8020634 <iprintf>
 8018fe0:	e037      	b.n	8019052 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8018fe2:	687b      	ldr	r3, [r7, #4]
 8018fe4:	7d1b      	ldrb	r3, [r3, #20]
 8018fe6:	2b00      	cmp	r3, #0
 8018fe8:	d033      	beq.n	8019052 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8018fea:	687b      	ldr	r3, [r7, #4]
 8018fec:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8018fee:	2b0a      	cmp	r3, #10
 8018ff0:	d02f      	beq.n	8019052 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8018ff2:	687b      	ldr	r3, [r7, #4]
 8018ff4:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8018ff6:	2b01      	cmp	r3, #1
 8018ff8:	d02b      	beq.n	8019052 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8018ffa:	687b      	ldr	r3, [r7, #4]
 8018ffc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8018ffe:	2b00      	cmp	r3, #0
 8019000:	d007      	beq.n	8019012 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8019002:	687b      	ldr	r3, [r7, #4]
 8019004:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019006:	4618      	mov	r0, r3
 8019008:	f7fe f8ce 	bl	80171a8 <pbuf_free>
      pcb->refused_data = NULL;
 801900c:	687b      	ldr	r3, [r7, #4]
 801900e:	2200      	movs	r2, #0
 8019010:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8019012:	687b      	ldr	r3, [r7, #4]
 8019014:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019016:	2b00      	cmp	r3, #0
 8019018:	d002      	beq.n	8019020 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 801901a:	6878      	ldr	r0, [r7, #4]
 801901c:	f000 f986 	bl	801932c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8019020:	687b      	ldr	r3, [r7, #4]
 8019022:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019026:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8019028:	687b      	ldr	r3, [r7, #4]
 801902a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801902c:	4618      	mov	r0, r3
 801902e:	f7ff fcd5 	bl	80189dc <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8019032:	687b      	ldr	r3, [r7, #4]
 8019034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019036:	4618      	mov	r0, r3
 8019038:	f7ff fcd0 	bl	80189dc <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 801903c:	687b      	ldr	r3, [r7, #4]
 801903e:	2200      	movs	r2, #0
 8019040:	66da      	str	r2, [r3, #108]	; 0x6c
 8019042:	687b      	ldr	r3, [r7, #4]
 8019044:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8019046:	687b      	ldr	r3, [r7, #4]
 8019048:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801904a:	687b      	ldr	r3, [r7, #4]
 801904c:	2200      	movs	r2, #0
 801904e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8019052:	3708      	adds	r7, #8
 8019054:	46bd      	mov	sp, r7
 8019056:	bd80      	pop	{r7, pc}
 8019058:	0802280c 	.word	0x0802280c
 801905c:	08022e58 	.word	0x08022e58
 8019060:	08022850 	.word	0x08022850

08019064 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8019064:	b580      	push	{r7, lr}
 8019066:	b084      	sub	sp, #16
 8019068:	af00      	add	r7, sp, #0
 801906a:	6078      	str	r0, [r7, #4]
 801906c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801906e:	683b      	ldr	r3, [r7, #0]
 8019070:	2b00      	cmp	r3, #0
 8019072:	d106      	bne.n	8019082 <tcp_pcb_remove+0x1e>
 8019074:	4b3e      	ldr	r3, [pc, #248]	; (8019170 <tcp_pcb_remove+0x10c>)
 8019076:	f640 0283 	movw	r2, #2179	; 0x883
 801907a:	493e      	ldr	r1, [pc, #248]	; (8019174 <tcp_pcb_remove+0x110>)
 801907c:	483e      	ldr	r0, [pc, #248]	; (8019178 <tcp_pcb_remove+0x114>)
 801907e:	f007 fad9 	bl	8020634 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8019082:	687b      	ldr	r3, [r7, #4]
 8019084:	2b00      	cmp	r3, #0
 8019086:	d106      	bne.n	8019096 <tcp_pcb_remove+0x32>
 8019088:	4b39      	ldr	r3, [pc, #228]	; (8019170 <tcp_pcb_remove+0x10c>)
 801908a:	f640 0284 	movw	r2, #2180	; 0x884
 801908e:	493b      	ldr	r1, [pc, #236]	; (801917c <tcp_pcb_remove+0x118>)
 8019090:	4839      	ldr	r0, [pc, #228]	; (8019178 <tcp_pcb_remove+0x114>)
 8019092:	f007 facf 	bl	8020634 <iprintf>

  TCP_RMV(pcblist, pcb);
 8019096:	687b      	ldr	r3, [r7, #4]
 8019098:	681b      	ldr	r3, [r3, #0]
 801909a:	683a      	ldr	r2, [r7, #0]
 801909c:	429a      	cmp	r2, r3
 801909e:	d105      	bne.n	80190ac <tcp_pcb_remove+0x48>
 80190a0:	687b      	ldr	r3, [r7, #4]
 80190a2:	681b      	ldr	r3, [r3, #0]
 80190a4:	68da      	ldr	r2, [r3, #12]
 80190a6:	687b      	ldr	r3, [r7, #4]
 80190a8:	601a      	str	r2, [r3, #0]
 80190aa:	e013      	b.n	80190d4 <tcp_pcb_remove+0x70>
 80190ac:	687b      	ldr	r3, [r7, #4]
 80190ae:	681b      	ldr	r3, [r3, #0]
 80190b0:	60fb      	str	r3, [r7, #12]
 80190b2:	e00c      	b.n	80190ce <tcp_pcb_remove+0x6a>
 80190b4:	68fb      	ldr	r3, [r7, #12]
 80190b6:	68db      	ldr	r3, [r3, #12]
 80190b8:	683a      	ldr	r2, [r7, #0]
 80190ba:	429a      	cmp	r2, r3
 80190bc:	d104      	bne.n	80190c8 <tcp_pcb_remove+0x64>
 80190be:	683b      	ldr	r3, [r7, #0]
 80190c0:	68da      	ldr	r2, [r3, #12]
 80190c2:	68fb      	ldr	r3, [r7, #12]
 80190c4:	60da      	str	r2, [r3, #12]
 80190c6:	e005      	b.n	80190d4 <tcp_pcb_remove+0x70>
 80190c8:	68fb      	ldr	r3, [r7, #12]
 80190ca:	68db      	ldr	r3, [r3, #12]
 80190cc:	60fb      	str	r3, [r7, #12]
 80190ce:	68fb      	ldr	r3, [r7, #12]
 80190d0:	2b00      	cmp	r3, #0
 80190d2:	d1ef      	bne.n	80190b4 <tcp_pcb_remove+0x50>
 80190d4:	683b      	ldr	r3, [r7, #0]
 80190d6:	2200      	movs	r2, #0
 80190d8:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80190da:	6838      	ldr	r0, [r7, #0]
 80190dc:	f7ff ff72 	bl	8018fc4 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80190e0:	683b      	ldr	r3, [r7, #0]
 80190e2:	7d1b      	ldrb	r3, [r3, #20]
 80190e4:	2b0a      	cmp	r3, #10
 80190e6:	d013      	beq.n	8019110 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80190e8:	683b      	ldr	r3, [r7, #0]
 80190ea:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80190ec:	2b01      	cmp	r3, #1
 80190ee:	d00f      	beq.n	8019110 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80190f0:	683b      	ldr	r3, [r7, #0]
 80190f2:	8b5b      	ldrh	r3, [r3, #26]
 80190f4:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 80190f8:	2b00      	cmp	r3, #0
 80190fa:	d009      	beq.n	8019110 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80190fc:	683b      	ldr	r3, [r7, #0]
 80190fe:	8b5b      	ldrh	r3, [r3, #26]
 8019100:	f043 0302 	orr.w	r3, r3, #2
 8019104:	b29a      	uxth	r2, r3
 8019106:	683b      	ldr	r3, [r7, #0]
 8019108:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801910a:	6838      	ldr	r0, [r7, #0]
 801910c:	f003 fbc2 	bl	801c894 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8019110:	683b      	ldr	r3, [r7, #0]
 8019112:	7d1b      	ldrb	r3, [r3, #20]
 8019114:	2b01      	cmp	r3, #1
 8019116:	d020      	beq.n	801915a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8019118:	683b      	ldr	r3, [r7, #0]
 801911a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801911c:	2b00      	cmp	r3, #0
 801911e:	d006      	beq.n	801912e <tcp_pcb_remove+0xca>
 8019120:	4b13      	ldr	r3, [pc, #76]	; (8019170 <tcp_pcb_remove+0x10c>)
 8019122:	f640 0293 	movw	r2, #2195	; 0x893
 8019126:	4916      	ldr	r1, [pc, #88]	; (8019180 <tcp_pcb_remove+0x11c>)
 8019128:	4813      	ldr	r0, [pc, #76]	; (8019178 <tcp_pcb_remove+0x114>)
 801912a:	f007 fa83 	bl	8020634 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801912e:	683b      	ldr	r3, [r7, #0]
 8019130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019132:	2b00      	cmp	r3, #0
 8019134:	d006      	beq.n	8019144 <tcp_pcb_remove+0xe0>
 8019136:	4b0e      	ldr	r3, [pc, #56]	; (8019170 <tcp_pcb_remove+0x10c>)
 8019138:	f640 0294 	movw	r2, #2196	; 0x894
 801913c:	4911      	ldr	r1, [pc, #68]	; (8019184 <tcp_pcb_remove+0x120>)
 801913e:	480e      	ldr	r0, [pc, #56]	; (8019178 <tcp_pcb_remove+0x114>)
 8019140:	f007 fa78 	bl	8020634 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8019144:	683b      	ldr	r3, [r7, #0]
 8019146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019148:	2b00      	cmp	r3, #0
 801914a:	d006      	beq.n	801915a <tcp_pcb_remove+0xf6>
 801914c:	4b08      	ldr	r3, [pc, #32]	; (8019170 <tcp_pcb_remove+0x10c>)
 801914e:	f640 0296 	movw	r2, #2198	; 0x896
 8019152:	490d      	ldr	r1, [pc, #52]	; (8019188 <tcp_pcb_remove+0x124>)
 8019154:	4808      	ldr	r0, [pc, #32]	; (8019178 <tcp_pcb_remove+0x114>)
 8019156:	f007 fa6d 	bl	8020634 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801915a:	683b      	ldr	r3, [r7, #0]
 801915c:	2200      	movs	r2, #0
 801915e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8019160:	683b      	ldr	r3, [r7, #0]
 8019162:	2200      	movs	r2, #0
 8019164:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8019166:	bf00      	nop
 8019168:	3710      	adds	r7, #16
 801916a:	46bd      	mov	sp, r7
 801916c:	bd80      	pop	{r7, pc}
 801916e:	bf00      	nop
 8019170:	0802280c 	.word	0x0802280c
 8019174:	08022e74 	.word	0x08022e74
 8019178:	08022850 	.word	0x08022850
 801917c:	08022e90 	.word	0x08022e90
 8019180:	08022eb0 	.word	0x08022eb0
 8019184:	08022ec8 	.word	0x08022ec8
 8019188:	08022ee4 	.word	0x08022ee4

0801918c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 801918c:	b580      	push	{r7, lr}
 801918e:	b082      	sub	sp, #8
 8019190:	af00      	add	r7, sp, #0
 8019192:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8019194:	687b      	ldr	r3, [r7, #4]
 8019196:	2b00      	cmp	r3, #0
 8019198:	d106      	bne.n	80191a8 <tcp_next_iss+0x1c>
 801919a:	4b0a      	ldr	r3, [pc, #40]	; (80191c4 <tcp_next_iss+0x38>)
 801919c:	f640 02af 	movw	r2, #2223	; 0x8af
 80191a0:	4909      	ldr	r1, [pc, #36]	; (80191c8 <tcp_next_iss+0x3c>)
 80191a2:	480a      	ldr	r0, [pc, #40]	; (80191cc <tcp_next_iss+0x40>)
 80191a4:	f007 fa46 	bl	8020634 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80191a8:	4b09      	ldr	r3, [pc, #36]	; (80191d0 <tcp_next_iss+0x44>)
 80191aa:	681a      	ldr	r2, [r3, #0]
 80191ac:	4b09      	ldr	r3, [pc, #36]	; (80191d4 <tcp_next_iss+0x48>)
 80191ae:	681b      	ldr	r3, [r3, #0]
 80191b0:	4413      	add	r3, r2
 80191b2:	4a07      	ldr	r2, [pc, #28]	; (80191d0 <tcp_next_iss+0x44>)
 80191b4:	6013      	str	r3, [r2, #0]
  return iss;
 80191b6:	4b06      	ldr	r3, [pc, #24]	; (80191d0 <tcp_next_iss+0x44>)
 80191b8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80191ba:	4618      	mov	r0, r3
 80191bc:	3708      	adds	r7, #8
 80191be:	46bd      	mov	sp, r7
 80191c0:	bd80      	pop	{r7, pc}
 80191c2:	bf00      	nop
 80191c4:	0802280c 	.word	0x0802280c
 80191c8:	08022efc 	.word	0x08022efc
 80191cc:	08022850 	.word	0x08022850
 80191d0:	20000054 	.word	0x20000054
 80191d4:	2001ff34 	.word	0x2001ff34

080191d8 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80191d8:	b580      	push	{r7, lr}
 80191da:	b086      	sub	sp, #24
 80191dc:	af00      	add	r7, sp, #0
 80191de:	4603      	mov	r3, r0
 80191e0:	60b9      	str	r1, [r7, #8]
 80191e2:	607a      	str	r2, [r7, #4]
 80191e4:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80191e6:	687b      	ldr	r3, [r7, #4]
 80191e8:	2b00      	cmp	r3, #0
 80191ea:	d106      	bne.n	80191fa <tcp_eff_send_mss_netif+0x22>
 80191ec:	4b14      	ldr	r3, [pc, #80]	; (8019240 <tcp_eff_send_mss_netif+0x68>)
 80191ee:	f640 02c5 	movw	r2, #2245	; 0x8c5
 80191f2:	4914      	ldr	r1, [pc, #80]	; (8019244 <tcp_eff_send_mss_netif+0x6c>)
 80191f4:	4814      	ldr	r0, [pc, #80]	; (8019248 <tcp_eff_send_mss_netif+0x70>)
 80191f6:	f007 fa1d 	bl	8020634 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80191fa:	68bb      	ldr	r3, [r7, #8]
 80191fc:	2b00      	cmp	r3, #0
 80191fe:	d101      	bne.n	8019204 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8019200:	89fb      	ldrh	r3, [r7, #14]
 8019202:	e019      	b.n	8019238 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8019204:	68bb      	ldr	r3, [r7, #8]
 8019206:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8019208:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801920a:	8afb      	ldrh	r3, [r7, #22]
 801920c:	2b00      	cmp	r3, #0
 801920e:	d012      	beq.n	8019236 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8019210:	2328      	movs	r3, #40	; 0x28
 8019212:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8019214:	8afa      	ldrh	r2, [r7, #22]
 8019216:	8abb      	ldrh	r3, [r7, #20]
 8019218:	429a      	cmp	r2, r3
 801921a:	d904      	bls.n	8019226 <tcp_eff_send_mss_netif+0x4e>
 801921c:	8afa      	ldrh	r2, [r7, #22]
 801921e:	8abb      	ldrh	r3, [r7, #20]
 8019220:	1ad3      	subs	r3, r2, r3
 8019222:	b29b      	uxth	r3, r3
 8019224:	e000      	b.n	8019228 <tcp_eff_send_mss_netif+0x50>
 8019226:	2300      	movs	r3, #0
 8019228:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801922a:	8a7a      	ldrh	r2, [r7, #18]
 801922c:	89fb      	ldrh	r3, [r7, #14]
 801922e:	4293      	cmp	r3, r2
 8019230:	bf28      	it	cs
 8019232:	4613      	movcs	r3, r2
 8019234:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8019236:	89fb      	ldrh	r3, [r7, #14]
}
 8019238:	4618      	mov	r0, r3
 801923a:	3718      	adds	r7, #24
 801923c:	46bd      	mov	sp, r7
 801923e:	bd80      	pop	{r7, pc}
 8019240:	0802280c 	.word	0x0802280c
 8019244:	08022f18 	.word	0x08022f18
 8019248:	08022850 	.word	0x08022850

0801924c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 801924c:	b580      	push	{r7, lr}
 801924e:	b084      	sub	sp, #16
 8019250:	af00      	add	r7, sp, #0
 8019252:	6078      	str	r0, [r7, #4]
 8019254:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8019256:	683b      	ldr	r3, [r7, #0]
 8019258:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801925a:	687b      	ldr	r3, [r7, #4]
 801925c:	2b00      	cmp	r3, #0
 801925e:	d119      	bne.n	8019294 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8019260:	4b10      	ldr	r3, [pc, #64]	; (80192a4 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8019262:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8019266:	4910      	ldr	r1, [pc, #64]	; (80192a8 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8019268:	4810      	ldr	r0, [pc, #64]	; (80192ac <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801926a:	f007 f9e3 	bl	8020634 <iprintf>

  while (pcb != NULL) {
 801926e:	e011      	b.n	8019294 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8019270:	68fb      	ldr	r3, [r7, #12]
 8019272:	681a      	ldr	r2, [r3, #0]
 8019274:	687b      	ldr	r3, [r7, #4]
 8019276:	681b      	ldr	r3, [r3, #0]
 8019278:	429a      	cmp	r2, r3
 801927a:	d108      	bne.n	801928e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 801927c:	68fb      	ldr	r3, [r7, #12]
 801927e:	68db      	ldr	r3, [r3, #12]
 8019280:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8019282:	68f8      	ldr	r0, [r7, #12]
 8019284:	f7fe fd1c 	bl	8017cc0 <tcp_abort>
      pcb = next;
 8019288:	68bb      	ldr	r3, [r7, #8]
 801928a:	60fb      	str	r3, [r7, #12]
 801928c:	e002      	b.n	8019294 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 801928e:	68fb      	ldr	r3, [r7, #12]
 8019290:	68db      	ldr	r3, [r3, #12]
 8019292:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8019294:	68fb      	ldr	r3, [r7, #12]
 8019296:	2b00      	cmp	r3, #0
 8019298:	d1ea      	bne.n	8019270 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 801929a:	bf00      	nop
 801929c:	3710      	adds	r7, #16
 801929e:	46bd      	mov	sp, r7
 80192a0:	bd80      	pop	{r7, pc}
 80192a2:	bf00      	nop
 80192a4:	0802280c 	.word	0x0802280c
 80192a8:	08022f40 	.word	0x08022f40
 80192ac:	08022850 	.word	0x08022850

080192b0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80192b0:	b580      	push	{r7, lr}
 80192b2:	b084      	sub	sp, #16
 80192b4:	af00      	add	r7, sp, #0
 80192b6:	6078      	str	r0, [r7, #4]
 80192b8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80192ba:	687b      	ldr	r3, [r7, #4]
 80192bc:	2b00      	cmp	r3, #0
 80192be:	d02a      	beq.n	8019316 <tcp_netif_ip_addr_changed+0x66>
 80192c0:	687b      	ldr	r3, [r7, #4]
 80192c2:	681b      	ldr	r3, [r3, #0]
 80192c4:	2b00      	cmp	r3, #0
 80192c6:	d026      	beq.n	8019316 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80192c8:	4b15      	ldr	r3, [pc, #84]	; (8019320 <tcp_netif_ip_addr_changed+0x70>)
 80192ca:	681b      	ldr	r3, [r3, #0]
 80192cc:	4619      	mov	r1, r3
 80192ce:	6878      	ldr	r0, [r7, #4]
 80192d0:	f7ff ffbc 	bl	801924c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80192d4:	4b13      	ldr	r3, [pc, #76]	; (8019324 <tcp_netif_ip_addr_changed+0x74>)
 80192d6:	681b      	ldr	r3, [r3, #0]
 80192d8:	4619      	mov	r1, r3
 80192da:	6878      	ldr	r0, [r7, #4]
 80192dc:	f7ff ffb6 	bl	801924c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80192e0:	683b      	ldr	r3, [r7, #0]
 80192e2:	2b00      	cmp	r3, #0
 80192e4:	d017      	beq.n	8019316 <tcp_netif_ip_addr_changed+0x66>
 80192e6:	683b      	ldr	r3, [r7, #0]
 80192e8:	681b      	ldr	r3, [r3, #0]
 80192ea:	2b00      	cmp	r3, #0
 80192ec:	d013      	beq.n	8019316 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80192ee:	4b0e      	ldr	r3, [pc, #56]	; (8019328 <tcp_netif_ip_addr_changed+0x78>)
 80192f0:	681b      	ldr	r3, [r3, #0]
 80192f2:	60fb      	str	r3, [r7, #12]
 80192f4:	e00c      	b.n	8019310 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80192f6:	68fb      	ldr	r3, [r7, #12]
 80192f8:	681a      	ldr	r2, [r3, #0]
 80192fa:	687b      	ldr	r3, [r7, #4]
 80192fc:	681b      	ldr	r3, [r3, #0]
 80192fe:	429a      	cmp	r2, r3
 8019300:	d103      	bne.n	801930a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8019302:	683b      	ldr	r3, [r7, #0]
 8019304:	681a      	ldr	r2, [r3, #0]
 8019306:	68fb      	ldr	r3, [r7, #12]
 8019308:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801930a:	68fb      	ldr	r3, [r7, #12]
 801930c:	68db      	ldr	r3, [r3, #12]
 801930e:	60fb      	str	r3, [r7, #12]
 8019310:	68fb      	ldr	r3, [r7, #12]
 8019312:	2b00      	cmp	r3, #0
 8019314:	d1ef      	bne.n	80192f6 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8019316:	bf00      	nop
 8019318:	3710      	adds	r7, #16
 801931a:	46bd      	mov	sp, r7
 801931c:	bd80      	pop	{r7, pc}
 801931e:	bf00      	nop
 8019320:	2001ff30 	.word	0x2001ff30
 8019324:	2001ff3c 	.word	0x2001ff3c
 8019328:	2001ff38 	.word	0x2001ff38

0801932c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 801932c:	b580      	push	{r7, lr}
 801932e:	b082      	sub	sp, #8
 8019330:	af00      	add	r7, sp, #0
 8019332:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8019334:	687b      	ldr	r3, [r7, #4]
 8019336:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019338:	2b00      	cmp	r3, #0
 801933a:	d007      	beq.n	801934c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 801933c:	687b      	ldr	r3, [r7, #4]
 801933e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019340:	4618      	mov	r0, r3
 8019342:	f7ff fb4b 	bl	80189dc <tcp_segs_free>
    pcb->ooseq = NULL;
 8019346:	687b      	ldr	r3, [r7, #4]
 8019348:	2200      	movs	r2, #0
 801934a:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 801934c:	bf00      	nop
 801934e:	3708      	adds	r7, #8
 8019350:	46bd      	mov	sp, r7
 8019352:	bd80      	pop	{r7, pc}

08019354 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8019354:	b590      	push	{r4, r7, lr}
 8019356:	b08d      	sub	sp, #52	; 0x34
 8019358:	af04      	add	r7, sp, #16
 801935a:	6078      	str	r0, [r7, #4]
 801935c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801935e:	687b      	ldr	r3, [r7, #4]
 8019360:	2b00      	cmp	r3, #0
 8019362:	d105      	bne.n	8019370 <tcp_input+0x1c>
 8019364:	4b9b      	ldr	r3, [pc, #620]	; (80195d4 <tcp_input+0x280>)
 8019366:	2283      	movs	r2, #131	; 0x83
 8019368:	499b      	ldr	r1, [pc, #620]	; (80195d8 <tcp_input+0x284>)
 801936a:	489c      	ldr	r0, [pc, #624]	; (80195dc <tcp_input+0x288>)
 801936c:	f007 f962 	bl	8020634 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8019370:	687b      	ldr	r3, [r7, #4]
 8019372:	685b      	ldr	r3, [r3, #4]
 8019374:	4a9a      	ldr	r2, [pc, #616]	; (80195e0 <tcp_input+0x28c>)
 8019376:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8019378:	687b      	ldr	r3, [r7, #4]
 801937a:	895b      	ldrh	r3, [r3, #10]
 801937c:	2b13      	cmp	r3, #19
 801937e:	f240 83c4 	bls.w	8019b0a <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8019382:	4b98      	ldr	r3, [pc, #608]	; (80195e4 <tcp_input+0x290>)
 8019384:	695a      	ldr	r2, [r3, #20]
 8019386:	4b97      	ldr	r3, [pc, #604]	; (80195e4 <tcp_input+0x290>)
 8019388:	681b      	ldr	r3, [r3, #0]
 801938a:	4619      	mov	r1, r3
 801938c:	4610      	mov	r0, r2
 801938e:	f006 f8a9 	bl	801f4e4 <ip4_addr_isbroadcast_u32>
 8019392:	4603      	mov	r3, r0
 8019394:	2b00      	cmp	r3, #0
 8019396:	f040 83ba 	bne.w	8019b0e <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801939a:	4b92      	ldr	r3, [pc, #584]	; (80195e4 <tcp_input+0x290>)
 801939c:	695b      	ldr	r3, [r3, #20]
 801939e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80193a2:	2be0      	cmp	r3, #224	; 0xe0
 80193a4:	f000 83b3 	beq.w	8019b0e <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80193a8:	4b8d      	ldr	r3, [pc, #564]	; (80195e0 <tcp_input+0x28c>)
 80193aa:	681b      	ldr	r3, [r3, #0]
 80193ac:	899b      	ldrh	r3, [r3, #12]
 80193ae:	b29b      	uxth	r3, r3
 80193b0:	4618      	mov	r0, r3
 80193b2:	f7fc fb1b 	bl	80159ec <lwip_htons>
 80193b6:	4603      	mov	r3, r0
 80193b8:	0b1b      	lsrs	r3, r3, #12
 80193ba:	b29b      	uxth	r3, r3
 80193bc:	b2db      	uxtb	r3, r3
 80193be:	009b      	lsls	r3, r3, #2
 80193c0:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80193c2:	7cbb      	ldrb	r3, [r7, #18]
 80193c4:	2b13      	cmp	r3, #19
 80193c6:	f240 83a2 	bls.w	8019b0e <tcp_input+0x7ba>
 80193ca:	7cbb      	ldrb	r3, [r7, #18]
 80193cc:	b29a      	uxth	r2, r3
 80193ce:	687b      	ldr	r3, [r7, #4]
 80193d0:	891b      	ldrh	r3, [r3, #8]
 80193d2:	429a      	cmp	r2, r3
 80193d4:	f200 839b 	bhi.w	8019b0e <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80193d8:	7cbb      	ldrb	r3, [r7, #18]
 80193da:	b29b      	uxth	r3, r3
 80193dc:	3b14      	subs	r3, #20
 80193de:	b29a      	uxth	r2, r3
 80193e0:	4b81      	ldr	r3, [pc, #516]	; (80195e8 <tcp_input+0x294>)
 80193e2:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80193e4:	4b81      	ldr	r3, [pc, #516]	; (80195ec <tcp_input+0x298>)
 80193e6:	2200      	movs	r2, #0
 80193e8:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80193ea:	687b      	ldr	r3, [r7, #4]
 80193ec:	895a      	ldrh	r2, [r3, #10]
 80193ee:	7cbb      	ldrb	r3, [r7, #18]
 80193f0:	b29b      	uxth	r3, r3
 80193f2:	429a      	cmp	r2, r3
 80193f4:	d309      	bcc.n	801940a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80193f6:	4b7c      	ldr	r3, [pc, #496]	; (80195e8 <tcp_input+0x294>)
 80193f8:	881a      	ldrh	r2, [r3, #0]
 80193fa:	4b7d      	ldr	r3, [pc, #500]	; (80195f0 <tcp_input+0x29c>)
 80193fc:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80193fe:	7cbb      	ldrb	r3, [r7, #18]
 8019400:	4619      	mov	r1, r3
 8019402:	6878      	ldr	r0, [r7, #4]
 8019404:	f7fd fe4a 	bl	801709c <pbuf_remove_header>
 8019408:	e04e      	b.n	80194a8 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801940a:	687b      	ldr	r3, [r7, #4]
 801940c:	681b      	ldr	r3, [r3, #0]
 801940e:	2b00      	cmp	r3, #0
 8019410:	d105      	bne.n	801941e <tcp_input+0xca>
 8019412:	4b70      	ldr	r3, [pc, #448]	; (80195d4 <tcp_input+0x280>)
 8019414:	22c2      	movs	r2, #194	; 0xc2
 8019416:	4977      	ldr	r1, [pc, #476]	; (80195f4 <tcp_input+0x2a0>)
 8019418:	4870      	ldr	r0, [pc, #448]	; (80195dc <tcp_input+0x288>)
 801941a:	f007 f90b 	bl	8020634 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 801941e:	2114      	movs	r1, #20
 8019420:	6878      	ldr	r0, [r7, #4]
 8019422:	f7fd fe3b 	bl	801709c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8019426:	687b      	ldr	r3, [r7, #4]
 8019428:	895a      	ldrh	r2, [r3, #10]
 801942a:	4b71      	ldr	r3, [pc, #452]	; (80195f0 <tcp_input+0x29c>)
 801942c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801942e:	4b6e      	ldr	r3, [pc, #440]	; (80195e8 <tcp_input+0x294>)
 8019430:	881a      	ldrh	r2, [r3, #0]
 8019432:	4b6f      	ldr	r3, [pc, #444]	; (80195f0 <tcp_input+0x29c>)
 8019434:	881b      	ldrh	r3, [r3, #0]
 8019436:	1ad3      	subs	r3, r2, r3
 8019438:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801943a:	4b6d      	ldr	r3, [pc, #436]	; (80195f0 <tcp_input+0x29c>)
 801943c:	881b      	ldrh	r3, [r3, #0]
 801943e:	4619      	mov	r1, r3
 8019440:	6878      	ldr	r0, [r7, #4]
 8019442:	f7fd fe2b 	bl	801709c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8019446:	687b      	ldr	r3, [r7, #4]
 8019448:	681b      	ldr	r3, [r3, #0]
 801944a:	895b      	ldrh	r3, [r3, #10]
 801944c:	8a3a      	ldrh	r2, [r7, #16]
 801944e:	429a      	cmp	r2, r3
 8019450:	f200 835f 	bhi.w	8019b12 <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8019454:	687b      	ldr	r3, [r7, #4]
 8019456:	681b      	ldr	r3, [r3, #0]
 8019458:	685b      	ldr	r3, [r3, #4]
 801945a:	4a64      	ldr	r2, [pc, #400]	; (80195ec <tcp_input+0x298>)
 801945c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801945e:	687b      	ldr	r3, [r7, #4]
 8019460:	681b      	ldr	r3, [r3, #0]
 8019462:	8a3a      	ldrh	r2, [r7, #16]
 8019464:	4611      	mov	r1, r2
 8019466:	4618      	mov	r0, r3
 8019468:	f7fd fe18 	bl	801709c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801946c:	687b      	ldr	r3, [r7, #4]
 801946e:	891a      	ldrh	r2, [r3, #8]
 8019470:	8a3b      	ldrh	r3, [r7, #16]
 8019472:	1ad3      	subs	r3, r2, r3
 8019474:	b29a      	uxth	r2, r3
 8019476:	687b      	ldr	r3, [r7, #4]
 8019478:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801947a:	687b      	ldr	r3, [r7, #4]
 801947c:	895b      	ldrh	r3, [r3, #10]
 801947e:	2b00      	cmp	r3, #0
 8019480:	d005      	beq.n	801948e <tcp_input+0x13a>
 8019482:	4b54      	ldr	r3, [pc, #336]	; (80195d4 <tcp_input+0x280>)
 8019484:	22df      	movs	r2, #223	; 0xdf
 8019486:	495c      	ldr	r1, [pc, #368]	; (80195f8 <tcp_input+0x2a4>)
 8019488:	4854      	ldr	r0, [pc, #336]	; (80195dc <tcp_input+0x288>)
 801948a:	f007 f8d3 	bl	8020634 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801948e:	687b      	ldr	r3, [r7, #4]
 8019490:	891a      	ldrh	r2, [r3, #8]
 8019492:	687b      	ldr	r3, [r7, #4]
 8019494:	681b      	ldr	r3, [r3, #0]
 8019496:	891b      	ldrh	r3, [r3, #8]
 8019498:	429a      	cmp	r2, r3
 801949a:	d005      	beq.n	80194a8 <tcp_input+0x154>
 801949c:	4b4d      	ldr	r3, [pc, #308]	; (80195d4 <tcp_input+0x280>)
 801949e:	22e0      	movs	r2, #224	; 0xe0
 80194a0:	4956      	ldr	r1, [pc, #344]	; (80195fc <tcp_input+0x2a8>)
 80194a2:	484e      	ldr	r0, [pc, #312]	; (80195dc <tcp_input+0x288>)
 80194a4:	f007 f8c6 	bl	8020634 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80194a8:	4b4d      	ldr	r3, [pc, #308]	; (80195e0 <tcp_input+0x28c>)
 80194aa:	681b      	ldr	r3, [r3, #0]
 80194ac:	881b      	ldrh	r3, [r3, #0]
 80194ae:	b29a      	uxth	r2, r3
 80194b0:	4b4b      	ldr	r3, [pc, #300]	; (80195e0 <tcp_input+0x28c>)
 80194b2:	681c      	ldr	r4, [r3, #0]
 80194b4:	4610      	mov	r0, r2
 80194b6:	f7fc fa99 	bl	80159ec <lwip_htons>
 80194ba:	4603      	mov	r3, r0
 80194bc:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80194be:	4b48      	ldr	r3, [pc, #288]	; (80195e0 <tcp_input+0x28c>)
 80194c0:	681b      	ldr	r3, [r3, #0]
 80194c2:	885b      	ldrh	r3, [r3, #2]
 80194c4:	b29a      	uxth	r2, r3
 80194c6:	4b46      	ldr	r3, [pc, #280]	; (80195e0 <tcp_input+0x28c>)
 80194c8:	681c      	ldr	r4, [r3, #0]
 80194ca:	4610      	mov	r0, r2
 80194cc:	f7fc fa8e 	bl	80159ec <lwip_htons>
 80194d0:	4603      	mov	r3, r0
 80194d2:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80194d4:	4b42      	ldr	r3, [pc, #264]	; (80195e0 <tcp_input+0x28c>)
 80194d6:	681b      	ldr	r3, [r3, #0]
 80194d8:	685a      	ldr	r2, [r3, #4]
 80194da:	4b41      	ldr	r3, [pc, #260]	; (80195e0 <tcp_input+0x28c>)
 80194dc:	681c      	ldr	r4, [r3, #0]
 80194de:	4610      	mov	r0, r2
 80194e0:	f7fc fa99 	bl	8015a16 <lwip_htonl>
 80194e4:	4603      	mov	r3, r0
 80194e6:	6063      	str	r3, [r4, #4]
 80194e8:	6863      	ldr	r3, [r4, #4]
 80194ea:	4a45      	ldr	r2, [pc, #276]	; (8019600 <tcp_input+0x2ac>)
 80194ec:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80194ee:	4b3c      	ldr	r3, [pc, #240]	; (80195e0 <tcp_input+0x28c>)
 80194f0:	681b      	ldr	r3, [r3, #0]
 80194f2:	689a      	ldr	r2, [r3, #8]
 80194f4:	4b3a      	ldr	r3, [pc, #232]	; (80195e0 <tcp_input+0x28c>)
 80194f6:	681c      	ldr	r4, [r3, #0]
 80194f8:	4610      	mov	r0, r2
 80194fa:	f7fc fa8c 	bl	8015a16 <lwip_htonl>
 80194fe:	4603      	mov	r3, r0
 8019500:	60a3      	str	r3, [r4, #8]
 8019502:	68a3      	ldr	r3, [r4, #8]
 8019504:	4a3f      	ldr	r2, [pc, #252]	; (8019604 <tcp_input+0x2b0>)
 8019506:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8019508:	4b35      	ldr	r3, [pc, #212]	; (80195e0 <tcp_input+0x28c>)
 801950a:	681b      	ldr	r3, [r3, #0]
 801950c:	89db      	ldrh	r3, [r3, #14]
 801950e:	b29a      	uxth	r2, r3
 8019510:	4b33      	ldr	r3, [pc, #204]	; (80195e0 <tcp_input+0x28c>)
 8019512:	681c      	ldr	r4, [r3, #0]
 8019514:	4610      	mov	r0, r2
 8019516:	f7fc fa69 	bl	80159ec <lwip_htons>
 801951a:	4603      	mov	r3, r0
 801951c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801951e:	4b30      	ldr	r3, [pc, #192]	; (80195e0 <tcp_input+0x28c>)
 8019520:	681b      	ldr	r3, [r3, #0]
 8019522:	899b      	ldrh	r3, [r3, #12]
 8019524:	b29b      	uxth	r3, r3
 8019526:	4618      	mov	r0, r3
 8019528:	f7fc fa60 	bl	80159ec <lwip_htons>
 801952c:	4603      	mov	r3, r0
 801952e:	b2db      	uxtb	r3, r3
 8019530:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8019534:	b2da      	uxtb	r2, r3
 8019536:	4b34      	ldr	r3, [pc, #208]	; (8019608 <tcp_input+0x2b4>)
 8019538:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	891a      	ldrh	r2, [r3, #8]
 801953e:	4b33      	ldr	r3, [pc, #204]	; (801960c <tcp_input+0x2b8>)
 8019540:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8019542:	4b31      	ldr	r3, [pc, #196]	; (8019608 <tcp_input+0x2b4>)
 8019544:	781b      	ldrb	r3, [r3, #0]
 8019546:	f003 0303 	and.w	r3, r3, #3
 801954a:	2b00      	cmp	r3, #0
 801954c:	d00c      	beq.n	8019568 <tcp_input+0x214>
    tcplen++;
 801954e:	4b2f      	ldr	r3, [pc, #188]	; (801960c <tcp_input+0x2b8>)
 8019550:	881b      	ldrh	r3, [r3, #0]
 8019552:	3301      	adds	r3, #1
 8019554:	b29a      	uxth	r2, r3
 8019556:	4b2d      	ldr	r3, [pc, #180]	; (801960c <tcp_input+0x2b8>)
 8019558:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801955a:	687b      	ldr	r3, [r7, #4]
 801955c:	891a      	ldrh	r2, [r3, #8]
 801955e:	4b2b      	ldr	r3, [pc, #172]	; (801960c <tcp_input+0x2b8>)
 8019560:	881b      	ldrh	r3, [r3, #0]
 8019562:	429a      	cmp	r2, r3
 8019564:	f200 82d7 	bhi.w	8019b16 <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8019568:	2300      	movs	r3, #0
 801956a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801956c:	4b28      	ldr	r3, [pc, #160]	; (8019610 <tcp_input+0x2bc>)
 801956e:	681b      	ldr	r3, [r3, #0]
 8019570:	61fb      	str	r3, [r7, #28]
 8019572:	e09d      	b.n	80196b0 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8019574:	69fb      	ldr	r3, [r7, #28]
 8019576:	7d1b      	ldrb	r3, [r3, #20]
 8019578:	2b00      	cmp	r3, #0
 801957a:	d105      	bne.n	8019588 <tcp_input+0x234>
 801957c:	4b15      	ldr	r3, [pc, #84]	; (80195d4 <tcp_input+0x280>)
 801957e:	22fb      	movs	r2, #251	; 0xfb
 8019580:	4924      	ldr	r1, [pc, #144]	; (8019614 <tcp_input+0x2c0>)
 8019582:	4816      	ldr	r0, [pc, #88]	; (80195dc <tcp_input+0x288>)
 8019584:	f007 f856 	bl	8020634 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8019588:	69fb      	ldr	r3, [r7, #28]
 801958a:	7d1b      	ldrb	r3, [r3, #20]
 801958c:	2b0a      	cmp	r3, #10
 801958e:	d105      	bne.n	801959c <tcp_input+0x248>
 8019590:	4b10      	ldr	r3, [pc, #64]	; (80195d4 <tcp_input+0x280>)
 8019592:	22fc      	movs	r2, #252	; 0xfc
 8019594:	4920      	ldr	r1, [pc, #128]	; (8019618 <tcp_input+0x2c4>)
 8019596:	4811      	ldr	r0, [pc, #68]	; (80195dc <tcp_input+0x288>)
 8019598:	f007 f84c 	bl	8020634 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801959c:	69fb      	ldr	r3, [r7, #28]
 801959e:	7d1b      	ldrb	r3, [r3, #20]
 80195a0:	2b01      	cmp	r3, #1
 80195a2:	d105      	bne.n	80195b0 <tcp_input+0x25c>
 80195a4:	4b0b      	ldr	r3, [pc, #44]	; (80195d4 <tcp_input+0x280>)
 80195a6:	22fd      	movs	r2, #253	; 0xfd
 80195a8:	491c      	ldr	r1, [pc, #112]	; (801961c <tcp_input+0x2c8>)
 80195aa:	480c      	ldr	r0, [pc, #48]	; (80195dc <tcp_input+0x288>)
 80195ac:	f007 f842 	bl	8020634 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80195b0:	69fb      	ldr	r3, [r7, #28]
 80195b2:	7a1b      	ldrb	r3, [r3, #8]
 80195b4:	2b00      	cmp	r3, #0
 80195b6:	d033      	beq.n	8019620 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80195b8:	69fb      	ldr	r3, [r7, #28]
 80195ba:	7a1a      	ldrb	r2, [r3, #8]
 80195bc:	4b09      	ldr	r3, [pc, #36]	; (80195e4 <tcp_input+0x290>)
 80195be:	685b      	ldr	r3, [r3, #4]
 80195c0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80195c4:	3301      	adds	r3, #1
 80195c6:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80195c8:	429a      	cmp	r2, r3
 80195ca:	d029      	beq.n	8019620 <tcp_input+0x2cc>
      prev = pcb;
 80195cc:	69fb      	ldr	r3, [r7, #28]
 80195ce:	61bb      	str	r3, [r7, #24]
      continue;
 80195d0:	e06b      	b.n	80196aa <tcp_input+0x356>
 80195d2:	bf00      	nop
 80195d4:	08022f74 	.word	0x08022f74
 80195d8:	08022fa8 	.word	0x08022fa8
 80195dc:	08022fc0 	.word	0x08022fc0
 80195e0:	2000935c 	.word	0x2000935c
 80195e4:	2001c81c 	.word	0x2001c81c
 80195e8:	20009360 	.word	0x20009360
 80195ec:	20009364 	.word	0x20009364
 80195f0:	20009362 	.word	0x20009362
 80195f4:	08022fe8 	.word	0x08022fe8
 80195f8:	08022ff8 	.word	0x08022ff8
 80195fc:	08023004 	.word	0x08023004
 8019600:	2000936c 	.word	0x2000936c
 8019604:	20009370 	.word	0x20009370
 8019608:	20009378 	.word	0x20009378
 801960c:	20009376 	.word	0x20009376
 8019610:	2001ff30 	.word	0x2001ff30
 8019614:	08023024 	.word	0x08023024
 8019618:	0802304c 	.word	0x0802304c
 801961c:	08023078 	.word	0x08023078
    }

    if (pcb->remote_port == tcphdr->src &&
 8019620:	69fb      	ldr	r3, [r7, #28]
 8019622:	8b1a      	ldrh	r2, [r3, #24]
 8019624:	4b94      	ldr	r3, [pc, #592]	; (8019878 <tcp_input+0x524>)
 8019626:	681b      	ldr	r3, [r3, #0]
 8019628:	881b      	ldrh	r3, [r3, #0]
 801962a:	b29b      	uxth	r3, r3
 801962c:	429a      	cmp	r2, r3
 801962e:	d13a      	bne.n	80196a6 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8019630:	69fb      	ldr	r3, [r7, #28]
 8019632:	8ada      	ldrh	r2, [r3, #22]
 8019634:	4b90      	ldr	r3, [pc, #576]	; (8019878 <tcp_input+0x524>)
 8019636:	681b      	ldr	r3, [r3, #0]
 8019638:	885b      	ldrh	r3, [r3, #2]
 801963a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 801963c:	429a      	cmp	r2, r3
 801963e:	d132      	bne.n	80196a6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8019640:	69fb      	ldr	r3, [r7, #28]
 8019642:	685a      	ldr	r2, [r3, #4]
 8019644:	4b8d      	ldr	r3, [pc, #564]	; (801987c <tcp_input+0x528>)
 8019646:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8019648:	429a      	cmp	r2, r3
 801964a:	d12c      	bne.n	80196a6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801964c:	69fb      	ldr	r3, [r7, #28]
 801964e:	681a      	ldr	r2, [r3, #0]
 8019650:	4b8a      	ldr	r3, [pc, #552]	; (801987c <tcp_input+0x528>)
 8019652:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8019654:	429a      	cmp	r2, r3
 8019656:	d126      	bne.n	80196a6 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8019658:	69fb      	ldr	r3, [r7, #28]
 801965a:	68db      	ldr	r3, [r3, #12]
 801965c:	69fa      	ldr	r2, [r7, #28]
 801965e:	429a      	cmp	r2, r3
 8019660:	d106      	bne.n	8019670 <tcp_input+0x31c>
 8019662:	4b87      	ldr	r3, [pc, #540]	; (8019880 <tcp_input+0x52c>)
 8019664:	f240 120d 	movw	r2, #269	; 0x10d
 8019668:	4986      	ldr	r1, [pc, #536]	; (8019884 <tcp_input+0x530>)
 801966a:	4887      	ldr	r0, [pc, #540]	; (8019888 <tcp_input+0x534>)
 801966c:	f006 ffe2 	bl	8020634 <iprintf>
      if (prev != NULL) {
 8019670:	69bb      	ldr	r3, [r7, #24]
 8019672:	2b00      	cmp	r3, #0
 8019674:	d00a      	beq.n	801968c <tcp_input+0x338>
        prev->next = pcb->next;
 8019676:	69fb      	ldr	r3, [r7, #28]
 8019678:	68da      	ldr	r2, [r3, #12]
 801967a:	69bb      	ldr	r3, [r7, #24]
 801967c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801967e:	4b83      	ldr	r3, [pc, #524]	; (801988c <tcp_input+0x538>)
 8019680:	681a      	ldr	r2, [r3, #0]
 8019682:	69fb      	ldr	r3, [r7, #28]
 8019684:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8019686:	4a81      	ldr	r2, [pc, #516]	; (801988c <tcp_input+0x538>)
 8019688:	69fb      	ldr	r3, [r7, #28]
 801968a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801968c:	69fb      	ldr	r3, [r7, #28]
 801968e:	68db      	ldr	r3, [r3, #12]
 8019690:	69fa      	ldr	r2, [r7, #28]
 8019692:	429a      	cmp	r2, r3
 8019694:	d111      	bne.n	80196ba <tcp_input+0x366>
 8019696:	4b7a      	ldr	r3, [pc, #488]	; (8019880 <tcp_input+0x52c>)
 8019698:	f240 1215 	movw	r2, #277	; 0x115
 801969c:	497c      	ldr	r1, [pc, #496]	; (8019890 <tcp_input+0x53c>)
 801969e:	487a      	ldr	r0, [pc, #488]	; (8019888 <tcp_input+0x534>)
 80196a0:	f006 ffc8 	bl	8020634 <iprintf>
      break;
 80196a4:	e009      	b.n	80196ba <tcp_input+0x366>
    }
    prev = pcb;
 80196a6:	69fb      	ldr	r3, [r7, #28]
 80196a8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80196aa:	69fb      	ldr	r3, [r7, #28]
 80196ac:	68db      	ldr	r3, [r3, #12]
 80196ae:	61fb      	str	r3, [r7, #28]
 80196b0:	69fb      	ldr	r3, [r7, #28]
 80196b2:	2b00      	cmp	r3, #0
 80196b4:	f47f af5e 	bne.w	8019574 <tcp_input+0x220>
 80196b8:	e000      	b.n	80196bc <tcp_input+0x368>
      break;
 80196ba:	bf00      	nop
  }

  if (pcb == NULL) {
 80196bc:	69fb      	ldr	r3, [r7, #28]
 80196be:	2b00      	cmp	r3, #0
 80196c0:	f040 8095 	bne.w	80197ee <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80196c4:	4b73      	ldr	r3, [pc, #460]	; (8019894 <tcp_input+0x540>)
 80196c6:	681b      	ldr	r3, [r3, #0]
 80196c8:	61fb      	str	r3, [r7, #28]
 80196ca:	e03f      	b.n	801974c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80196cc:	69fb      	ldr	r3, [r7, #28]
 80196ce:	7d1b      	ldrb	r3, [r3, #20]
 80196d0:	2b0a      	cmp	r3, #10
 80196d2:	d006      	beq.n	80196e2 <tcp_input+0x38e>
 80196d4:	4b6a      	ldr	r3, [pc, #424]	; (8019880 <tcp_input+0x52c>)
 80196d6:	f240 121f 	movw	r2, #287	; 0x11f
 80196da:	496f      	ldr	r1, [pc, #444]	; (8019898 <tcp_input+0x544>)
 80196dc:	486a      	ldr	r0, [pc, #424]	; (8019888 <tcp_input+0x534>)
 80196de:	f006 ffa9 	bl	8020634 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80196e2:	69fb      	ldr	r3, [r7, #28]
 80196e4:	7a1b      	ldrb	r3, [r3, #8]
 80196e6:	2b00      	cmp	r3, #0
 80196e8:	d009      	beq.n	80196fe <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80196ea:	69fb      	ldr	r3, [r7, #28]
 80196ec:	7a1a      	ldrb	r2, [r3, #8]
 80196ee:	4b63      	ldr	r3, [pc, #396]	; (801987c <tcp_input+0x528>)
 80196f0:	685b      	ldr	r3, [r3, #4]
 80196f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80196f6:	3301      	adds	r3, #1
 80196f8:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80196fa:	429a      	cmp	r2, r3
 80196fc:	d122      	bne.n	8019744 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80196fe:	69fb      	ldr	r3, [r7, #28]
 8019700:	8b1a      	ldrh	r2, [r3, #24]
 8019702:	4b5d      	ldr	r3, [pc, #372]	; (8019878 <tcp_input+0x524>)
 8019704:	681b      	ldr	r3, [r3, #0]
 8019706:	881b      	ldrh	r3, [r3, #0]
 8019708:	b29b      	uxth	r3, r3
 801970a:	429a      	cmp	r2, r3
 801970c:	d11b      	bne.n	8019746 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801970e:	69fb      	ldr	r3, [r7, #28]
 8019710:	8ada      	ldrh	r2, [r3, #22]
 8019712:	4b59      	ldr	r3, [pc, #356]	; (8019878 <tcp_input+0x524>)
 8019714:	681b      	ldr	r3, [r3, #0]
 8019716:	885b      	ldrh	r3, [r3, #2]
 8019718:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801971a:	429a      	cmp	r2, r3
 801971c:	d113      	bne.n	8019746 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801971e:	69fb      	ldr	r3, [r7, #28]
 8019720:	685a      	ldr	r2, [r3, #4]
 8019722:	4b56      	ldr	r3, [pc, #344]	; (801987c <tcp_input+0x528>)
 8019724:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8019726:	429a      	cmp	r2, r3
 8019728:	d10d      	bne.n	8019746 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801972a:	69fb      	ldr	r3, [r7, #28]
 801972c:	681a      	ldr	r2, [r3, #0]
 801972e:	4b53      	ldr	r3, [pc, #332]	; (801987c <tcp_input+0x528>)
 8019730:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8019732:	429a      	cmp	r2, r3
 8019734:	d107      	bne.n	8019746 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8019736:	69f8      	ldr	r0, [r7, #28]
 8019738:	f000 fb52 	bl	8019de0 <tcp_timewait_input>
        }
        pbuf_free(p);
 801973c:	6878      	ldr	r0, [r7, #4]
 801973e:	f7fd fd33 	bl	80171a8 <pbuf_free>
        return;
 8019742:	e1ee      	b.n	8019b22 <tcp_input+0x7ce>
        continue;
 8019744:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019746:	69fb      	ldr	r3, [r7, #28]
 8019748:	68db      	ldr	r3, [r3, #12]
 801974a:	61fb      	str	r3, [r7, #28]
 801974c:	69fb      	ldr	r3, [r7, #28]
 801974e:	2b00      	cmp	r3, #0
 8019750:	d1bc      	bne.n	80196cc <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8019752:	2300      	movs	r3, #0
 8019754:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8019756:	4b51      	ldr	r3, [pc, #324]	; (801989c <tcp_input+0x548>)
 8019758:	681b      	ldr	r3, [r3, #0]
 801975a:	617b      	str	r3, [r7, #20]
 801975c:	e02a      	b.n	80197b4 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801975e:	697b      	ldr	r3, [r7, #20]
 8019760:	7a1b      	ldrb	r3, [r3, #8]
 8019762:	2b00      	cmp	r3, #0
 8019764:	d00c      	beq.n	8019780 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019766:	697b      	ldr	r3, [r7, #20]
 8019768:	7a1a      	ldrb	r2, [r3, #8]
 801976a:	4b44      	ldr	r3, [pc, #272]	; (801987c <tcp_input+0x528>)
 801976c:	685b      	ldr	r3, [r3, #4]
 801976e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8019772:	3301      	adds	r3, #1
 8019774:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8019776:	429a      	cmp	r2, r3
 8019778:	d002      	beq.n	8019780 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801977a:	697b      	ldr	r3, [r7, #20]
 801977c:	61bb      	str	r3, [r7, #24]
        continue;
 801977e:	e016      	b.n	80197ae <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8019780:	697b      	ldr	r3, [r7, #20]
 8019782:	8ada      	ldrh	r2, [r3, #22]
 8019784:	4b3c      	ldr	r3, [pc, #240]	; (8019878 <tcp_input+0x524>)
 8019786:	681b      	ldr	r3, [r3, #0]
 8019788:	885b      	ldrh	r3, [r3, #2]
 801978a:	b29b      	uxth	r3, r3
 801978c:	429a      	cmp	r2, r3
 801978e:	d10c      	bne.n	80197aa <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8019790:	697b      	ldr	r3, [r7, #20]
 8019792:	681a      	ldr	r2, [r3, #0]
 8019794:	4b39      	ldr	r3, [pc, #228]	; (801987c <tcp_input+0x528>)
 8019796:	695b      	ldr	r3, [r3, #20]
 8019798:	429a      	cmp	r2, r3
 801979a:	d00f      	beq.n	80197bc <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801979c:	697b      	ldr	r3, [r7, #20]
 801979e:	2b00      	cmp	r3, #0
 80197a0:	d00d      	beq.n	80197be <tcp_input+0x46a>
 80197a2:	697b      	ldr	r3, [r7, #20]
 80197a4:	681b      	ldr	r3, [r3, #0]
 80197a6:	2b00      	cmp	r3, #0
 80197a8:	d009      	beq.n	80197be <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80197aa:	697b      	ldr	r3, [r7, #20]
 80197ac:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80197ae:	697b      	ldr	r3, [r7, #20]
 80197b0:	68db      	ldr	r3, [r3, #12]
 80197b2:	617b      	str	r3, [r7, #20]
 80197b4:	697b      	ldr	r3, [r7, #20]
 80197b6:	2b00      	cmp	r3, #0
 80197b8:	d1d1      	bne.n	801975e <tcp_input+0x40a>
 80197ba:	e000      	b.n	80197be <tcp_input+0x46a>
            break;
 80197bc:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80197be:	697b      	ldr	r3, [r7, #20]
 80197c0:	2b00      	cmp	r3, #0
 80197c2:	d014      	beq.n	80197ee <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80197c4:	69bb      	ldr	r3, [r7, #24]
 80197c6:	2b00      	cmp	r3, #0
 80197c8:	d00a      	beq.n	80197e0 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80197ca:	697b      	ldr	r3, [r7, #20]
 80197cc:	68da      	ldr	r2, [r3, #12]
 80197ce:	69bb      	ldr	r3, [r7, #24]
 80197d0:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80197d2:	4b32      	ldr	r3, [pc, #200]	; (801989c <tcp_input+0x548>)
 80197d4:	681a      	ldr	r2, [r3, #0]
 80197d6:	697b      	ldr	r3, [r7, #20]
 80197d8:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80197da:	4a30      	ldr	r2, [pc, #192]	; (801989c <tcp_input+0x548>)
 80197dc:	697b      	ldr	r3, [r7, #20]
 80197de:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80197e0:	6978      	ldr	r0, [r7, #20]
 80197e2:	f000 f9ff 	bl	8019be4 <tcp_listen_input>
      }
      pbuf_free(p);
 80197e6:	6878      	ldr	r0, [r7, #4]
 80197e8:	f7fd fcde 	bl	80171a8 <pbuf_free>
      return;
 80197ec:	e199      	b.n	8019b22 <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80197ee:	69fb      	ldr	r3, [r7, #28]
 80197f0:	2b00      	cmp	r3, #0
 80197f2:	f000 8160 	beq.w	8019ab6 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80197f6:	4b2a      	ldr	r3, [pc, #168]	; (80198a0 <tcp_input+0x54c>)
 80197f8:	2200      	movs	r2, #0
 80197fa:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80197fc:	687b      	ldr	r3, [r7, #4]
 80197fe:	891a      	ldrh	r2, [r3, #8]
 8019800:	4b27      	ldr	r3, [pc, #156]	; (80198a0 <tcp_input+0x54c>)
 8019802:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8019804:	4a26      	ldr	r2, [pc, #152]	; (80198a0 <tcp_input+0x54c>)
 8019806:	687b      	ldr	r3, [r7, #4]
 8019808:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801980a:	4b1b      	ldr	r3, [pc, #108]	; (8019878 <tcp_input+0x524>)
 801980c:	681b      	ldr	r3, [r3, #0]
 801980e:	4a24      	ldr	r2, [pc, #144]	; (80198a0 <tcp_input+0x54c>)
 8019810:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8019812:	4b24      	ldr	r3, [pc, #144]	; (80198a4 <tcp_input+0x550>)
 8019814:	2200      	movs	r2, #0
 8019816:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8019818:	4b23      	ldr	r3, [pc, #140]	; (80198a8 <tcp_input+0x554>)
 801981a:	2200      	movs	r2, #0
 801981c:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 801981e:	4b23      	ldr	r3, [pc, #140]	; (80198ac <tcp_input+0x558>)
 8019820:	2200      	movs	r2, #0
 8019822:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8019824:	4b22      	ldr	r3, [pc, #136]	; (80198b0 <tcp_input+0x55c>)
 8019826:	781b      	ldrb	r3, [r3, #0]
 8019828:	f003 0308 	and.w	r3, r3, #8
 801982c:	2b00      	cmp	r3, #0
 801982e:	d006      	beq.n	801983e <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8019830:	687b      	ldr	r3, [r7, #4]
 8019832:	7b5b      	ldrb	r3, [r3, #13]
 8019834:	f043 0301 	orr.w	r3, r3, #1
 8019838:	b2da      	uxtb	r2, r3
 801983a:	687b      	ldr	r3, [r7, #4]
 801983c:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 801983e:	69fb      	ldr	r3, [r7, #28]
 8019840:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019842:	2b00      	cmp	r3, #0
 8019844:	d038      	beq.n	80198b8 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8019846:	69f8      	ldr	r0, [r7, #28]
 8019848:	f7ff f84c 	bl	80188e4 <tcp_process_refused_data>
 801984c:	4603      	mov	r3, r0
 801984e:	f113 0f0d 	cmn.w	r3, #13
 8019852:	d007      	beq.n	8019864 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8019854:	69fb      	ldr	r3, [r7, #28]
 8019856:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8019858:	2b00      	cmp	r3, #0
 801985a:	d02d      	beq.n	80198b8 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801985c:	4b15      	ldr	r3, [pc, #84]	; (80198b4 <tcp_input+0x560>)
 801985e:	881b      	ldrh	r3, [r3, #0]
 8019860:	2b00      	cmp	r3, #0
 8019862:	d029      	beq.n	80198b8 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8019864:	69fb      	ldr	r3, [r7, #28]
 8019866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8019868:	2b00      	cmp	r3, #0
 801986a:	f040 8104 	bne.w	8019a76 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801986e:	69f8      	ldr	r0, [r7, #28]
 8019870:	f003 fe28 	bl	801d4c4 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8019874:	e0ff      	b.n	8019a76 <tcp_input+0x722>
 8019876:	bf00      	nop
 8019878:	2000935c 	.word	0x2000935c
 801987c:	2001c81c 	.word	0x2001c81c
 8019880:	08022f74 	.word	0x08022f74
 8019884:	080230a0 	.word	0x080230a0
 8019888:	08022fc0 	.word	0x08022fc0
 801988c:	2001ff30 	.word	0x2001ff30
 8019890:	080230cc 	.word	0x080230cc
 8019894:	2001ff40 	.word	0x2001ff40
 8019898:	080230f8 	.word	0x080230f8
 801989c:	2001ff38 	.word	0x2001ff38
 80198a0:	2000934c 	.word	0x2000934c
 80198a4:	2000937c 	.word	0x2000937c
 80198a8:	20009379 	.word	0x20009379
 80198ac:	20009374 	.word	0x20009374
 80198b0:	20009378 	.word	0x20009378
 80198b4:	20009376 	.word	0x20009376
      }
    }
    tcp_input_pcb = pcb;
 80198b8:	4a9b      	ldr	r2, [pc, #620]	; (8019b28 <tcp_input+0x7d4>)
 80198ba:	69fb      	ldr	r3, [r7, #28]
 80198bc:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80198be:	69f8      	ldr	r0, [r7, #28]
 80198c0:	f000 fb0a 	bl	8019ed8 <tcp_process>
 80198c4:	4603      	mov	r3, r0
 80198c6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80198c8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80198cc:	f113 0f0d 	cmn.w	r3, #13
 80198d0:	f000 80d3 	beq.w	8019a7a <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 80198d4:	4b95      	ldr	r3, [pc, #596]	; (8019b2c <tcp_input+0x7d8>)
 80198d6:	781b      	ldrb	r3, [r3, #0]
 80198d8:	f003 0308 	and.w	r3, r3, #8
 80198dc:	2b00      	cmp	r3, #0
 80198de:	d015      	beq.n	801990c <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80198e0:	69fb      	ldr	r3, [r7, #28]
 80198e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80198e6:	2b00      	cmp	r3, #0
 80198e8:	d008      	beq.n	80198fc <tcp_input+0x5a8>
 80198ea:	69fb      	ldr	r3, [r7, #28]
 80198ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80198f0:	69fa      	ldr	r2, [r7, #28]
 80198f2:	6912      	ldr	r2, [r2, #16]
 80198f4:	f06f 010d 	mvn.w	r1, #13
 80198f8:	4610      	mov	r0, r2
 80198fa:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80198fc:	69f9      	ldr	r1, [r7, #28]
 80198fe:	488c      	ldr	r0, [pc, #560]	; (8019b30 <tcp_input+0x7dc>)
 8019900:	f7ff fbb0 	bl	8019064 <tcp_pcb_remove>
        tcp_free(pcb);
 8019904:	69f8      	ldr	r0, [r7, #28]
 8019906:	f7fd fefb 	bl	8017700 <tcp_free>
 801990a:	e0c1      	b.n	8019a90 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 801990c:	2300      	movs	r3, #0
 801990e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8019910:	4b88      	ldr	r3, [pc, #544]	; (8019b34 <tcp_input+0x7e0>)
 8019912:	881b      	ldrh	r3, [r3, #0]
 8019914:	2b00      	cmp	r3, #0
 8019916:	d01d      	beq.n	8019954 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8019918:	4b86      	ldr	r3, [pc, #536]	; (8019b34 <tcp_input+0x7e0>)
 801991a:	881b      	ldrh	r3, [r3, #0]
 801991c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801991e:	69fb      	ldr	r3, [r7, #28]
 8019920:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8019924:	2b00      	cmp	r3, #0
 8019926:	d00a      	beq.n	801993e <tcp_input+0x5ea>
 8019928:	69fb      	ldr	r3, [r7, #28]
 801992a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801992e:	69fa      	ldr	r2, [r7, #28]
 8019930:	6910      	ldr	r0, [r2, #16]
 8019932:	89fa      	ldrh	r2, [r7, #14]
 8019934:	69f9      	ldr	r1, [r7, #28]
 8019936:	4798      	blx	r3
 8019938:	4603      	mov	r3, r0
 801993a:	74fb      	strb	r3, [r7, #19]
 801993c:	e001      	b.n	8019942 <tcp_input+0x5ee>
 801993e:	2300      	movs	r3, #0
 8019940:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8019942:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019946:	f113 0f0d 	cmn.w	r3, #13
 801994a:	f000 8098 	beq.w	8019a7e <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 801994e:	4b79      	ldr	r3, [pc, #484]	; (8019b34 <tcp_input+0x7e0>)
 8019950:	2200      	movs	r2, #0
 8019952:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8019954:	69f8      	ldr	r0, [r7, #28]
 8019956:	f000 f905 	bl	8019b64 <tcp_input_delayed_close>
 801995a:	4603      	mov	r3, r0
 801995c:	2b00      	cmp	r3, #0
 801995e:	f040 8090 	bne.w	8019a82 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8019962:	4b75      	ldr	r3, [pc, #468]	; (8019b38 <tcp_input+0x7e4>)
 8019964:	681b      	ldr	r3, [r3, #0]
 8019966:	2b00      	cmp	r3, #0
 8019968:	d041      	beq.n	80199ee <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801996a:	69fb      	ldr	r3, [r7, #28]
 801996c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801996e:	2b00      	cmp	r3, #0
 8019970:	d006      	beq.n	8019980 <tcp_input+0x62c>
 8019972:	4b72      	ldr	r3, [pc, #456]	; (8019b3c <tcp_input+0x7e8>)
 8019974:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8019978:	4971      	ldr	r1, [pc, #452]	; (8019b40 <tcp_input+0x7ec>)
 801997a:	4872      	ldr	r0, [pc, #456]	; (8019b44 <tcp_input+0x7f0>)
 801997c:	f006 fe5a 	bl	8020634 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8019980:	69fb      	ldr	r3, [r7, #28]
 8019982:	8b5b      	ldrh	r3, [r3, #26]
 8019984:	f003 0310 	and.w	r3, r3, #16
 8019988:	2b00      	cmp	r3, #0
 801998a:	d008      	beq.n	801999e <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 801998c:	4b6a      	ldr	r3, [pc, #424]	; (8019b38 <tcp_input+0x7e4>)
 801998e:	681b      	ldr	r3, [r3, #0]
 8019990:	4618      	mov	r0, r3
 8019992:	f7fd fc09 	bl	80171a8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8019996:	69f8      	ldr	r0, [r7, #28]
 8019998:	f7fe f992 	bl	8017cc0 <tcp_abort>
            goto aborted;
 801999c:	e078      	b.n	8019a90 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801999e:	69fb      	ldr	r3, [r7, #28]
 80199a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80199a4:	2b00      	cmp	r3, #0
 80199a6:	d00c      	beq.n	80199c2 <tcp_input+0x66e>
 80199a8:	69fb      	ldr	r3, [r7, #28]
 80199aa:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80199ae:	69fb      	ldr	r3, [r7, #28]
 80199b0:	6918      	ldr	r0, [r3, #16]
 80199b2:	4b61      	ldr	r3, [pc, #388]	; (8019b38 <tcp_input+0x7e4>)
 80199b4:	681a      	ldr	r2, [r3, #0]
 80199b6:	2300      	movs	r3, #0
 80199b8:	69f9      	ldr	r1, [r7, #28]
 80199ba:	47a0      	blx	r4
 80199bc:	4603      	mov	r3, r0
 80199be:	74fb      	strb	r3, [r7, #19]
 80199c0:	e008      	b.n	80199d4 <tcp_input+0x680>
 80199c2:	4b5d      	ldr	r3, [pc, #372]	; (8019b38 <tcp_input+0x7e4>)
 80199c4:	681a      	ldr	r2, [r3, #0]
 80199c6:	2300      	movs	r3, #0
 80199c8:	69f9      	ldr	r1, [r7, #28]
 80199ca:	2000      	movs	r0, #0
 80199cc:	f7ff f87c 	bl	8018ac8 <tcp_recv_null>
 80199d0:	4603      	mov	r3, r0
 80199d2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80199d4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80199d8:	f113 0f0d 	cmn.w	r3, #13
 80199dc:	d053      	beq.n	8019a86 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80199de:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80199e2:	2b00      	cmp	r3, #0
 80199e4:	d003      	beq.n	80199ee <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80199e6:	4b54      	ldr	r3, [pc, #336]	; (8019b38 <tcp_input+0x7e4>)
 80199e8:	681a      	ldr	r2, [r3, #0]
 80199ea:	69fb      	ldr	r3, [r7, #28]
 80199ec:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80199ee:	4b4f      	ldr	r3, [pc, #316]	; (8019b2c <tcp_input+0x7d8>)
 80199f0:	781b      	ldrb	r3, [r3, #0]
 80199f2:	f003 0320 	and.w	r3, r3, #32
 80199f6:	2b00      	cmp	r3, #0
 80199f8:	d030      	beq.n	8019a5c <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 80199fa:	69fb      	ldr	r3, [r7, #28]
 80199fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80199fe:	2b00      	cmp	r3, #0
 8019a00:	d009      	beq.n	8019a16 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8019a02:	69fb      	ldr	r3, [r7, #28]
 8019a04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019a06:	7b5a      	ldrb	r2, [r3, #13]
 8019a08:	69fb      	ldr	r3, [r7, #28]
 8019a0a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019a0c:	f042 0220 	orr.w	r2, r2, #32
 8019a10:	b2d2      	uxtb	r2, r2
 8019a12:	735a      	strb	r2, [r3, #13]
 8019a14:	e022      	b.n	8019a5c <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8019a16:	69fb      	ldr	r3, [r7, #28]
 8019a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8019a1a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8019a1e:	d005      	beq.n	8019a2c <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8019a20:	69fb      	ldr	r3, [r7, #28]
 8019a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8019a24:	3301      	adds	r3, #1
 8019a26:	b29a      	uxth	r2, r3
 8019a28:	69fb      	ldr	r3, [r7, #28]
 8019a2a:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8019a2c:	69fb      	ldr	r3, [r7, #28]
 8019a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8019a32:	2b00      	cmp	r3, #0
 8019a34:	d00b      	beq.n	8019a4e <tcp_input+0x6fa>
 8019a36:	69fb      	ldr	r3, [r7, #28]
 8019a38:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8019a3c:	69fb      	ldr	r3, [r7, #28]
 8019a3e:	6918      	ldr	r0, [r3, #16]
 8019a40:	2300      	movs	r3, #0
 8019a42:	2200      	movs	r2, #0
 8019a44:	69f9      	ldr	r1, [r7, #28]
 8019a46:	47a0      	blx	r4
 8019a48:	4603      	mov	r3, r0
 8019a4a:	74fb      	strb	r3, [r7, #19]
 8019a4c:	e001      	b.n	8019a52 <tcp_input+0x6fe>
 8019a4e:	2300      	movs	r3, #0
 8019a50:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8019a52:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019a56:	f113 0f0d 	cmn.w	r3, #13
 8019a5a:	d016      	beq.n	8019a8a <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8019a5c:	4b32      	ldr	r3, [pc, #200]	; (8019b28 <tcp_input+0x7d4>)
 8019a5e:	2200      	movs	r2, #0
 8019a60:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8019a62:	69f8      	ldr	r0, [r7, #28]
 8019a64:	f000 f87e 	bl	8019b64 <tcp_input_delayed_close>
 8019a68:	4603      	mov	r3, r0
 8019a6a:	2b00      	cmp	r3, #0
 8019a6c:	d10f      	bne.n	8019a8e <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8019a6e:	69f8      	ldr	r0, [r7, #28]
 8019a70:	f002 ff10 	bl	801c894 <tcp_output>
 8019a74:	e00c      	b.n	8019a90 <tcp_input+0x73c>
        goto aborted;
 8019a76:	bf00      	nop
 8019a78:	e00a      	b.n	8019a90 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8019a7a:	bf00      	nop
 8019a7c:	e008      	b.n	8019a90 <tcp_input+0x73c>
              goto aborted;
 8019a7e:	bf00      	nop
 8019a80:	e006      	b.n	8019a90 <tcp_input+0x73c>
          goto aborted;
 8019a82:	bf00      	nop
 8019a84:	e004      	b.n	8019a90 <tcp_input+0x73c>
            goto aborted;
 8019a86:	bf00      	nop
 8019a88:	e002      	b.n	8019a90 <tcp_input+0x73c>
              goto aborted;
 8019a8a:	bf00      	nop
 8019a8c:	e000      	b.n	8019a90 <tcp_input+0x73c>
          goto aborted;
 8019a8e:	bf00      	nop
    tcp_input_pcb = NULL;
 8019a90:	4b25      	ldr	r3, [pc, #148]	; (8019b28 <tcp_input+0x7d4>)
 8019a92:	2200      	movs	r2, #0
 8019a94:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8019a96:	4b28      	ldr	r3, [pc, #160]	; (8019b38 <tcp_input+0x7e4>)
 8019a98:	2200      	movs	r2, #0
 8019a9a:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8019a9c:	4b2a      	ldr	r3, [pc, #168]	; (8019b48 <tcp_input+0x7f4>)
 8019a9e:	685b      	ldr	r3, [r3, #4]
 8019aa0:	2b00      	cmp	r3, #0
 8019aa2:	d03d      	beq.n	8019b20 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 8019aa4:	4b28      	ldr	r3, [pc, #160]	; (8019b48 <tcp_input+0x7f4>)
 8019aa6:	685b      	ldr	r3, [r3, #4]
 8019aa8:	4618      	mov	r0, r3
 8019aaa:	f7fd fb7d 	bl	80171a8 <pbuf_free>
      inseg.p = NULL;
 8019aae:	4b26      	ldr	r3, [pc, #152]	; (8019b48 <tcp_input+0x7f4>)
 8019ab0:	2200      	movs	r2, #0
 8019ab2:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8019ab4:	e034      	b.n	8019b20 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8019ab6:	4b25      	ldr	r3, [pc, #148]	; (8019b4c <tcp_input+0x7f8>)
 8019ab8:	681b      	ldr	r3, [r3, #0]
 8019aba:	899b      	ldrh	r3, [r3, #12]
 8019abc:	b29b      	uxth	r3, r3
 8019abe:	4618      	mov	r0, r3
 8019ac0:	f7fb ff94 	bl	80159ec <lwip_htons>
 8019ac4:	4603      	mov	r3, r0
 8019ac6:	b2db      	uxtb	r3, r3
 8019ac8:	f003 0304 	and.w	r3, r3, #4
 8019acc:	2b00      	cmp	r3, #0
 8019ace:	d118      	bne.n	8019b02 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019ad0:	4b1f      	ldr	r3, [pc, #124]	; (8019b50 <tcp_input+0x7fc>)
 8019ad2:	6819      	ldr	r1, [r3, #0]
 8019ad4:	4b1f      	ldr	r3, [pc, #124]	; (8019b54 <tcp_input+0x800>)
 8019ad6:	881b      	ldrh	r3, [r3, #0]
 8019ad8:	461a      	mov	r2, r3
 8019ada:	4b1f      	ldr	r3, [pc, #124]	; (8019b58 <tcp_input+0x804>)
 8019adc:	681b      	ldr	r3, [r3, #0]
 8019ade:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019ae0:	4b1a      	ldr	r3, [pc, #104]	; (8019b4c <tcp_input+0x7f8>)
 8019ae2:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019ae4:	885b      	ldrh	r3, [r3, #2]
 8019ae6:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019ae8:	4a18      	ldr	r2, [pc, #96]	; (8019b4c <tcp_input+0x7f8>)
 8019aea:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019aec:	8812      	ldrh	r2, [r2, #0]
 8019aee:	b292      	uxth	r2, r2
 8019af0:	9202      	str	r2, [sp, #8]
 8019af2:	9301      	str	r3, [sp, #4]
 8019af4:	4b19      	ldr	r3, [pc, #100]	; (8019b5c <tcp_input+0x808>)
 8019af6:	9300      	str	r3, [sp, #0]
 8019af8:	4b19      	ldr	r3, [pc, #100]	; (8019b60 <tcp_input+0x80c>)
 8019afa:	4602      	mov	r2, r0
 8019afc:	2000      	movs	r0, #0
 8019afe:	f003 fc8f 	bl	801d420 <tcp_rst>
    pbuf_free(p);
 8019b02:	6878      	ldr	r0, [r7, #4]
 8019b04:	f7fd fb50 	bl	80171a8 <pbuf_free>
  return;
 8019b08:	e00a      	b.n	8019b20 <tcp_input+0x7cc>
    goto dropped;
 8019b0a:	bf00      	nop
 8019b0c:	e004      	b.n	8019b18 <tcp_input+0x7c4>
dropped:
 8019b0e:	bf00      	nop
 8019b10:	e002      	b.n	8019b18 <tcp_input+0x7c4>
      goto dropped;
 8019b12:	bf00      	nop
 8019b14:	e000      	b.n	8019b18 <tcp_input+0x7c4>
      goto dropped;
 8019b16:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8019b18:	6878      	ldr	r0, [r7, #4]
 8019b1a:	f7fd fb45 	bl	80171a8 <pbuf_free>
 8019b1e:	e000      	b.n	8019b22 <tcp_input+0x7ce>
  return;
 8019b20:	bf00      	nop
}
 8019b22:	3724      	adds	r7, #36	; 0x24
 8019b24:	46bd      	mov	sp, r7
 8019b26:	bd90      	pop	{r4, r7, pc}
 8019b28:	2001ff44 	.word	0x2001ff44
 8019b2c:	20009379 	.word	0x20009379
 8019b30:	2001ff30 	.word	0x2001ff30
 8019b34:	20009374 	.word	0x20009374
 8019b38:	2000937c 	.word	0x2000937c
 8019b3c:	08022f74 	.word	0x08022f74
 8019b40:	08023128 	.word	0x08023128
 8019b44:	08022fc0 	.word	0x08022fc0
 8019b48:	2000934c 	.word	0x2000934c
 8019b4c:	2000935c 	.word	0x2000935c
 8019b50:	20009370 	.word	0x20009370
 8019b54:	20009376 	.word	0x20009376
 8019b58:	2000936c 	.word	0x2000936c
 8019b5c:	2001c82c 	.word	0x2001c82c
 8019b60:	2001c830 	.word	0x2001c830

08019b64 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8019b64:	b580      	push	{r7, lr}
 8019b66:	b082      	sub	sp, #8
 8019b68:	af00      	add	r7, sp, #0
 8019b6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8019b6c:	687b      	ldr	r3, [r7, #4]
 8019b6e:	2b00      	cmp	r3, #0
 8019b70:	d106      	bne.n	8019b80 <tcp_input_delayed_close+0x1c>
 8019b72:	4b17      	ldr	r3, [pc, #92]	; (8019bd0 <tcp_input_delayed_close+0x6c>)
 8019b74:	f240 225a 	movw	r2, #602	; 0x25a
 8019b78:	4916      	ldr	r1, [pc, #88]	; (8019bd4 <tcp_input_delayed_close+0x70>)
 8019b7a:	4817      	ldr	r0, [pc, #92]	; (8019bd8 <tcp_input_delayed_close+0x74>)
 8019b7c:	f006 fd5a 	bl	8020634 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8019b80:	4b16      	ldr	r3, [pc, #88]	; (8019bdc <tcp_input_delayed_close+0x78>)
 8019b82:	781b      	ldrb	r3, [r3, #0]
 8019b84:	f003 0310 	and.w	r3, r3, #16
 8019b88:	2b00      	cmp	r3, #0
 8019b8a:	d01c      	beq.n	8019bc6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8019b8c:	687b      	ldr	r3, [r7, #4]
 8019b8e:	8b5b      	ldrh	r3, [r3, #26]
 8019b90:	f003 0310 	and.w	r3, r3, #16
 8019b94:	2b00      	cmp	r3, #0
 8019b96:	d10d      	bne.n	8019bb4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8019b98:	687b      	ldr	r3, [r7, #4]
 8019b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8019b9e:	2b00      	cmp	r3, #0
 8019ba0:	d008      	beq.n	8019bb4 <tcp_input_delayed_close+0x50>
 8019ba2:	687b      	ldr	r3, [r7, #4]
 8019ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8019ba8:	687a      	ldr	r2, [r7, #4]
 8019baa:	6912      	ldr	r2, [r2, #16]
 8019bac:	f06f 010e 	mvn.w	r1, #14
 8019bb0:	4610      	mov	r0, r2
 8019bb2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8019bb4:	6879      	ldr	r1, [r7, #4]
 8019bb6:	480a      	ldr	r0, [pc, #40]	; (8019be0 <tcp_input_delayed_close+0x7c>)
 8019bb8:	f7ff fa54 	bl	8019064 <tcp_pcb_remove>
    tcp_free(pcb);
 8019bbc:	6878      	ldr	r0, [r7, #4]
 8019bbe:	f7fd fd9f 	bl	8017700 <tcp_free>
    return 1;
 8019bc2:	2301      	movs	r3, #1
 8019bc4:	e000      	b.n	8019bc8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8019bc6:	2300      	movs	r3, #0
}
 8019bc8:	4618      	mov	r0, r3
 8019bca:	3708      	adds	r7, #8
 8019bcc:	46bd      	mov	sp, r7
 8019bce:	bd80      	pop	{r7, pc}
 8019bd0:	08022f74 	.word	0x08022f74
 8019bd4:	08023144 	.word	0x08023144
 8019bd8:	08022fc0 	.word	0x08022fc0
 8019bdc:	20009379 	.word	0x20009379
 8019be0:	2001ff30 	.word	0x2001ff30

08019be4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8019be4:	b590      	push	{r4, r7, lr}
 8019be6:	b08b      	sub	sp, #44	; 0x2c
 8019be8:	af04      	add	r7, sp, #16
 8019bea:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8019bec:	4b6f      	ldr	r3, [pc, #444]	; (8019dac <tcp_listen_input+0x1c8>)
 8019bee:	781b      	ldrb	r3, [r3, #0]
 8019bf0:	f003 0304 	and.w	r3, r3, #4
 8019bf4:	2b00      	cmp	r3, #0
 8019bf6:	f040 80d3 	bne.w	8019da0 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8019bfa:	687b      	ldr	r3, [r7, #4]
 8019bfc:	2b00      	cmp	r3, #0
 8019bfe:	d106      	bne.n	8019c0e <tcp_listen_input+0x2a>
 8019c00:	4b6b      	ldr	r3, [pc, #428]	; (8019db0 <tcp_listen_input+0x1cc>)
 8019c02:	f240 2281 	movw	r2, #641	; 0x281
 8019c06:	496b      	ldr	r1, [pc, #428]	; (8019db4 <tcp_listen_input+0x1d0>)
 8019c08:	486b      	ldr	r0, [pc, #428]	; (8019db8 <tcp_listen_input+0x1d4>)
 8019c0a:	f006 fd13 	bl	8020634 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8019c0e:	4b67      	ldr	r3, [pc, #412]	; (8019dac <tcp_listen_input+0x1c8>)
 8019c10:	781b      	ldrb	r3, [r3, #0]
 8019c12:	f003 0310 	and.w	r3, r3, #16
 8019c16:	2b00      	cmp	r3, #0
 8019c18:	d019      	beq.n	8019c4e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019c1a:	4b68      	ldr	r3, [pc, #416]	; (8019dbc <tcp_listen_input+0x1d8>)
 8019c1c:	6819      	ldr	r1, [r3, #0]
 8019c1e:	4b68      	ldr	r3, [pc, #416]	; (8019dc0 <tcp_listen_input+0x1dc>)
 8019c20:	881b      	ldrh	r3, [r3, #0]
 8019c22:	461a      	mov	r2, r3
 8019c24:	4b67      	ldr	r3, [pc, #412]	; (8019dc4 <tcp_listen_input+0x1e0>)
 8019c26:	681b      	ldr	r3, [r3, #0]
 8019c28:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019c2a:	4b67      	ldr	r3, [pc, #412]	; (8019dc8 <tcp_listen_input+0x1e4>)
 8019c2c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019c2e:	885b      	ldrh	r3, [r3, #2]
 8019c30:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019c32:	4a65      	ldr	r2, [pc, #404]	; (8019dc8 <tcp_listen_input+0x1e4>)
 8019c34:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019c36:	8812      	ldrh	r2, [r2, #0]
 8019c38:	b292      	uxth	r2, r2
 8019c3a:	9202      	str	r2, [sp, #8]
 8019c3c:	9301      	str	r3, [sp, #4]
 8019c3e:	4b63      	ldr	r3, [pc, #396]	; (8019dcc <tcp_listen_input+0x1e8>)
 8019c40:	9300      	str	r3, [sp, #0]
 8019c42:	4b63      	ldr	r3, [pc, #396]	; (8019dd0 <tcp_listen_input+0x1ec>)
 8019c44:	4602      	mov	r2, r0
 8019c46:	6878      	ldr	r0, [r7, #4]
 8019c48:	f003 fbea 	bl	801d420 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8019c4c:	e0aa      	b.n	8019da4 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 8019c4e:	4b57      	ldr	r3, [pc, #348]	; (8019dac <tcp_listen_input+0x1c8>)
 8019c50:	781b      	ldrb	r3, [r3, #0]
 8019c52:	f003 0302 	and.w	r3, r3, #2
 8019c56:	2b00      	cmp	r3, #0
 8019c58:	f000 80a4 	beq.w	8019da4 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 8019c5c:	687b      	ldr	r3, [r7, #4]
 8019c5e:	7d5b      	ldrb	r3, [r3, #21]
 8019c60:	4618      	mov	r0, r3
 8019c62:	f7ff f855 	bl	8018d10 <tcp_alloc>
 8019c66:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8019c68:	697b      	ldr	r3, [r7, #20]
 8019c6a:	2b00      	cmp	r3, #0
 8019c6c:	d111      	bne.n	8019c92 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8019c6e:	687b      	ldr	r3, [r7, #4]
 8019c70:	699b      	ldr	r3, [r3, #24]
 8019c72:	2b00      	cmp	r3, #0
 8019c74:	d00a      	beq.n	8019c8c <tcp_listen_input+0xa8>
 8019c76:	687b      	ldr	r3, [r7, #4]
 8019c78:	699b      	ldr	r3, [r3, #24]
 8019c7a:	687a      	ldr	r2, [r7, #4]
 8019c7c:	6910      	ldr	r0, [r2, #16]
 8019c7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019c82:	2100      	movs	r1, #0
 8019c84:	4798      	blx	r3
 8019c86:	4603      	mov	r3, r0
 8019c88:	73bb      	strb	r3, [r7, #14]
      return;
 8019c8a:	e08c      	b.n	8019da6 <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8019c8c:	23f0      	movs	r3, #240	; 0xf0
 8019c8e:	73bb      	strb	r3, [r7, #14]
      return;
 8019c90:	e089      	b.n	8019da6 <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8019c92:	4b50      	ldr	r3, [pc, #320]	; (8019dd4 <tcp_listen_input+0x1f0>)
 8019c94:	695a      	ldr	r2, [r3, #20]
 8019c96:	697b      	ldr	r3, [r7, #20]
 8019c98:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8019c9a:	4b4e      	ldr	r3, [pc, #312]	; (8019dd4 <tcp_listen_input+0x1f0>)
 8019c9c:	691a      	ldr	r2, [r3, #16]
 8019c9e:	697b      	ldr	r3, [r7, #20]
 8019ca0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8019ca2:	687b      	ldr	r3, [r7, #4]
 8019ca4:	8ada      	ldrh	r2, [r3, #22]
 8019ca6:	697b      	ldr	r3, [r7, #20]
 8019ca8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8019caa:	4b47      	ldr	r3, [pc, #284]	; (8019dc8 <tcp_listen_input+0x1e4>)
 8019cac:	681b      	ldr	r3, [r3, #0]
 8019cae:	881b      	ldrh	r3, [r3, #0]
 8019cb0:	b29a      	uxth	r2, r3
 8019cb2:	697b      	ldr	r3, [r7, #20]
 8019cb4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8019cb6:	697b      	ldr	r3, [r7, #20]
 8019cb8:	2203      	movs	r2, #3
 8019cba:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8019cbc:	4b41      	ldr	r3, [pc, #260]	; (8019dc4 <tcp_listen_input+0x1e0>)
 8019cbe:	681b      	ldr	r3, [r3, #0]
 8019cc0:	1c5a      	adds	r2, r3, #1
 8019cc2:	697b      	ldr	r3, [r7, #20]
 8019cc4:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8019cc6:	697b      	ldr	r3, [r7, #20]
 8019cc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019cca:	697b      	ldr	r3, [r7, #20]
 8019ccc:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8019cce:	6978      	ldr	r0, [r7, #20]
 8019cd0:	f7ff fa5c 	bl	801918c <tcp_next_iss>
 8019cd4:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8019cd6:	697b      	ldr	r3, [r7, #20]
 8019cd8:	693a      	ldr	r2, [r7, #16]
 8019cda:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8019cdc:	697b      	ldr	r3, [r7, #20]
 8019cde:	693a      	ldr	r2, [r7, #16]
 8019ce0:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8019ce2:	697b      	ldr	r3, [r7, #20]
 8019ce4:	693a      	ldr	r2, [r7, #16]
 8019ce6:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8019ce8:	697b      	ldr	r3, [r7, #20]
 8019cea:	693a      	ldr	r2, [r7, #16]
 8019cec:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8019cee:	4b35      	ldr	r3, [pc, #212]	; (8019dc4 <tcp_listen_input+0x1e0>)
 8019cf0:	681b      	ldr	r3, [r3, #0]
 8019cf2:	1e5a      	subs	r2, r3, #1
 8019cf4:	697b      	ldr	r3, [r7, #20]
 8019cf6:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8019cf8:	687b      	ldr	r3, [r7, #4]
 8019cfa:	691a      	ldr	r2, [r3, #16]
 8019cfc:	697b      	ldr	r3, [r7, #20]
 8019cfe:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8019d00:	697b      	ldr	r3, [r7, #20]
 8019d02:	687a      	ldr	r2, [r7, #4]
 8019d04:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8019d06:	687b      	ldr	r3, [r7, #4]
 8019d08:	7a5b      	ldrb	r3, [r3, #9]
 8019d0a:	f003 030c 	and.w	r3, r3, #12
 8019d0e:	b2da      	uxtb	r2, r3
 8019d10:	697b      	ldr	r3, [r7, #20]
 8019d12:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8019d14:	687b      	ldr	r3, [r7, #4]
 8019d16:	7a1a      	ldrb	r2, [r3, #8]
 8019d18:	697b      	ldr	r3, [r7, #20]
 8019d1a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8019d1c:	4b2e      	ldr	r3, [pc, #184]	; (8019dd8 <tcp_listen_input+0x1f4>)
 8019d1e:	681a      	ldr	r2, [r3, #0]
 8019d20:	697b      	ldr	r3, [r7, #20]
 8019d22:	60da      	str	r2, [r3, #12]
 8019d24:	4a2c      	ldr	r2, [pc, #176]	; (8019dd8 <tcp_listen_input+0x1f4>)
 8019d26:	697b      	ldr	r3, [r7, #20]
 8019d28:	6013      	str	r3, [r2, #0]
 8019d2a:	f003 fd3b 	bl	801d7a4 <tcp_timer_needed>
 8019d2e:	4b2b      	ldr	r3, [pc, #172]	; (8019ddc <tcp_listen_input+0x1f8>)
 8019d30:	2201      	movs	r2, #1
 8019d32:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8019d34:	6978      	ldr	r0, [r7, #20]
 8019d36:	f001 fd8f 	bl	801b858 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8019d3a:	4b23      	ldr	r3, [pc, #140]	; (8019dc8 <tcp_listen_input+0x1e4>)
 8019d3c:	681b      	ldr	r3, [r3, #0]
 8019d3e:	89db      	ldrh	r3, [r3, #14]
 8019d40:	b29a      	uxth	r2, r3
 8019d42:	697b      	ldr	r3, [r7, #20]
 8019d44:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8019d48:	697b      	ldr	r3, [r7, #20]
 8019d4a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8019d4e:	697b      	ldr	r3, [r7, #20]
 8019d50:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8019d54:	697b      	ldr	r3, [r7, #20]
 8019d56:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8019d58:	697b      	ldr	r3, [r7, #20]
 8019d5a:	3304      	adds	r3, #4
 8019d5c:	4618      	mov	r0, r3
 8019d5e:	f005 f92d 	bl	801efbc <ip4_route>
 8019d62:	4601      	mov	r1, r0
 8019d64:	697b      	ldr	r3, [r7, #20]
 8019d66:	3304      	adds	r3, #4
 8019d68:	461a      	mov	r2, r3
 8019d6a:	4620      	mov	r0, r4
 8019d6c:	f7ff fa34 	bl	80191d8 <tcp_eff_send_mss_netif>
 8019d70:	4603      	mov	r3, r0
 8019d72:	461a      	mov	r2, r3
 8019d74:	697b      	ldr	r3, [r7, #20]
 8019d76:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8019d78:	2112      	movs	r1, #18
 8019d7a:	6978      	ldr	r0, [r7, #20]
 8019d7c:	f002 fc9c 	bl	801c6b8 <tcp_enqueue_flags>
 8019d80:	4603      	mov	r3, r0
 8019d82:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8019d84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019d88:	2b00      	cmp	r3, #0
 8019d8a:	d004      	beq.n	8019d96 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8019d8c:	2100      	movs	r1, #0
 8019d8e:	6978      	ldr	r0, [r7, #20]
 8019d90:	f7fd fed8 	bl	8017b44 <tcp_abandon>
      return;
 8019d94:	e007      	b.n	8019da6 <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 8019d96:	6978      	ldr	r0, [r7, #20]
 8019d98:	f002 fd7c 	bl	801c894 <tcp_output>
  return;
 8019d9c:	bf00      	nop
 8019d9e:	e001      	b.n	8019da4 <tcp_listen_input+0x1c0>
    return;
 8019da0:	bf00      	nop
 8019da2:	e000      	b.n	8019da6 <tcp_listen_input+0x1c2>
  return;
 8019da4:	bf00      	nop
}
 8019da6:	371c      	adds	r7, #28
 8019da8:	46bd      	mov	sp, r7
 8019daa:	bd90      	pop	{r4, r7, pc}
 8019dac:	20009378 	.word	0x20009378
 8019db0:	08022f74 	.word	0x08022f74
 8019db4:	0802316c 	.word	0x0802316c
 8019db8:	08022fc0 	.word	0x08022fc0
 8019dbc:	20009370 	.word	0x20009370
 8019dc0:	20009376 	.word	0x20009376
 8019dc4:	2000936c 	.word	0x2000936c
 8019dc8:	2000935c 	.word	0x2000935c
 8019dcc:	2001c82c 	.word	0x2001c82c
 8019dd0:	2001c830 	.word	0x2001c830
 8019dd4:	2001c81c 	.word	0x2001c81c
 8019dd8:	2001ff30 	.word	0x2001ff30
 8019ddc:	2001ff2c 	.word	0x2001ff2c

08019de0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8019de0:	b580      	push	{r7, lr}
 8019de2:	b086      	sub	sp, #24
 8019de4:	af04      	add	r7, sp, #16
 8019de6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8019de8:	4b30      	ldr	r3, [pc, #192]	; (8019eac <tcp_timewait_input+0xcc>)
 8019dea:	781b      	ldrb	r3, [r3, #0]
 8019dec:	f003 0304 	and.w	r3, r3, #4
 8019df0:	2b00      	cmp	r3, #0
 8019df2:	d154      	bne.n	8019e9e <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8019df4:	687b      	ldr	r3, [r7, #4]
 8019df6:	2b00      	cmp	r3, #0
 8019df8:	d106      	bne.n	8019e08 <tcp_timewait_input+0x28>
 8019dfa:	4b2d      	ldr	r3, [pc, #180]	; (8019eb0 <tcp_timewait_input+0xd0>)
 8019dfc:	f240 22ee 	movw	r2, #750	; 0x2ee
 8019e00:	492c      	ldr	r1, [pc, #176]	; (8019eb4 <tcp_timewait_input+0xd4>)
 8019e02:	482d      	ldr	r0, [pc, #180]	; (8019eb8 <tcp_timewait_input+0xd8>)
 8019e04:	f006 fc16 	bl	8020634 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8019e08:	4b28      	ldr	r3, [pc, #160]	; (8019eac <tcp_timewait_input+0xcc>)
 8019e0a:	781b      	ldrb	r3, [r3, #0]
 8019e0c:	f003 0302 	and.w	r3, r3, #2
 8019e10:	2b00      	cmp	r3, #0
 8019e12:	d02a      	beq.n	8019e6a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8019e14:	4b29      	ldr	r3, [pc, #164]	; (8019ebc <tcp_timewait_input+0xdc>)
 8019e16:	681a      	ldr	r2, [r3, #0]
 8019e18:	687b      	ldr	r3, [r7, #4]
 8019e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019e1c:	1ad3      	subs	r3, r2, r3
 8019e1e:	2b00      	cmp	r3, #0
 8019e20:	db2d      	blt.n	8019e7e <tcp_timewait_input+0x9e>
 8019e22:	4b26      	ldr	r3, [pc, #152]	; (8019ebc <tcp_timewait_input+0xdc>)
 8019e24:	681a      	ldr	r2, [r3, #0]
 8019e26:	687b      	ldr	r3, [r7, #4]
 8019e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019e2a:	6879      	ldr	r1, [r7, #4]
 8019e2c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8019e2e:	440b      	add	r3, r1
 8019e30:	1ad3      	subs	r3, r2, r3
 8019e32:	2b00      	cmp	r3, #0
 8019e34:	dc23      	bgt.n	8019e7e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019e36:	4b22      	ldr	r3, [pc, #136]	; (8019ec0 <tcp_timewait_input+0xe0>)
 8019e38:	6819      	ldr	r1, [r3, #0]
 8019e3a:	4b22      	ldr	r3, [pc, #136]	; (8019ec4 <tcp_timewait_input+0xe4>)
 8019e3c:	881b      	ldrh	r3, [r3, #0]
 8019e3e:	461a      	mov	r2, r3
 8019e40:	4b1e      	ldr	r3, [pc, #120]	; (8019ebc <tcp_timewait_input+0xdc>)
 8019e42:	681b      	ldr	r3, [r3, #0]
 8019e44:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019e46:	4b20      	ldr	r3, [pc, #128]	; (8019ec8 <tcp_timewait_input+0xe8>)
 8019e48:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019e4a:	885b      	ldrh	r3, [r3, #2]
 8019e4c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019e4e:	4a1e      	ldr	r2, [pc, #120]	; (8019ec8 <tcp_timewait_input+0xe8>)
 8019e50:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019e52:	8812      	ldrh	r2, [r2, #0]
 8019e54:	b292      	uxth	r2, r2
 8019e56:	9202      	str	r2, [sp, #8]
 8019e58:	9301      	str	r3, [sp, #4]
 8019e5a:	4b1c      	ldr	r3, [pc, #112]	; (8019ecc <tcp_timewait_input+0xec>)
 8019e5c:	9300      	str	r3, [sp, #0]
 8019e5e:	4b1c      	ldr	r3, [pc, #112]	; (8019ed0 <tcp_timewait_input+0xf0>)
 8019e60:	4602      	mov	r2, r0
 8019e62:	6878      	ldr	r0, [r7, #4]
 8019e64:	f003 fadc 	bl	801d420 <tcp_rst>
      return;
 8019e68:	e01c      	b.n	8019ea4 <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 8019e6a:	4b10      	ldr	r3, [pc, #64]	; (8019eac <tcp_timewait_input+0xcc>)
 8019e6c:	781b      	ldrb	r3, [r3, #0]
 8019e6e:	f003 0301 	and.w	r3, r3, #1
 8019e72:	2b00      	cmp	r3, #0
 8019e74:	d003      	beq.n	8019e7e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8019e76:	4b17      	ldr	r3, [pc, #92]	; (8019ed4 <tcp_timewait_input+0xf4>)
 8019e78:	681a      	ldr	r2, [r3, #0]
 8019e7a:	687b      	ldr	r3, [r7, #4]
 8019e7c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8019e7e:	4b11      	ldr	r3, [pc, #68]	; (8019ec4 <tcp_timewait_input+0xe4>)
 8019e80:	881b      	ldrh	r3, [r3, #0]
 8019e82:	2b00      	cmp	r3, #0
 8019e84:	d00d      	beq.n	8019ea2 <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8019e86:	687b      	ldr	r3, [r7, #4]
 8019e88:	8b5b      	ldrh	r3, [r3, #26]
 8019e8a:	f043 0302 	orr.w	r3, r3, #2
 8019e8e:	b29a      	uxth	r2, r3
 8019e90:	687b      	ldr	r3, [r7, #4]
 8019e92:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8019e94:	6878      	ldr	r0, [r7, #4]
 8019e96:	f002 fcfd 	bl	801c894 <tcp_output>
  }
  return;
 8019e9a:	bf00      	nop
 8019e9c:	e001      	b.n	8019ea2 <tcp_timewait_input+0xc2>
    return;
 8019e9e:	bf00      	nop
 8019ea0:	e000      	b.n	8019ea4 <tcp_timewait_input+0xc4>
  return;
 8019ea2:	bf00      	nop
}
 8019ea4:	3708      	adds	r7, #8
 8019ea6:	46bd      	mov	sp, r7
 8019ea8:	bd80      	pop	{r7, pc}
 8019eaa:	bf00      	nop
 8019eac:	20009378 	.word	0x20009378
 8019eb0:	08022f74 	.word	0x08022f74
 8019eb4:	0802318c 	.word	0x0802318c
 8019eb8:	08022fc0 	.word	0x08022fc0
 8019ebc:	2000936c 	.word	0x2000936c
 8019ec0:	20009370 	.word	0x20009370
 8019ec4:	20009376 	.word	0x20009376
 8019ec8:	2000935c 	.word	0x2000935c
 8019ecc:	2001c82c 	.word	0x2001c82c
 8019ed0:	2001c830 	.word	0x2001c830
 8019ed4:	2001ff34 	.word	0x2001ff34

08019ed8 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8019ed8:	b590      	push	{r4, r7, lr}
 8019eda:	b08d      	sub	sp, #52	; 0x34
 8019edc:	af04      	add	r7, sp, #16
 8019ede:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8019ee0:	2300      	movs	r3, #0
 8019ee2:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8019ee4:	2300      	movs	r3, #0
 8019ee6:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8019ee8:	687b      	ldr	r3, [r7, #4]
 8019eea:	2b00      	cmp	r3, #0
 8019eec:	d106      	bne.n	8019efc <tcp_process+0x24>
 8019eee:	4ba5      	ldr	r3, [pc, #660]	; (801a184 <tcp_process+0x2ac>)
 8019ef0:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8019ef4:	49a4      	ldr	r1, [pc, #656]	; (801a188 <tcp_process+0x2b0>)
 8019ef6:	48a5      	ldr	r0, [pc, #660]	; (801a18c <tcp_process+0x2b4>)
 8019ef8:	f006 fb9c 	bl	8020634 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8019efc:	4ba4      	ldr	r3, [pc, #656]	; (801a190 <tcp_process+0x2b8>)
 8019efe:	781b      	ldrb	r3, [r3, #0]
 8019f00:	f003 0304 	and.w	r3, r3, #4
 8019f04:	2b00      	cmp	r3, #0
 8019f06:	d04e      	beq.n	8019fa6 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8019f08:	687b      	ldr	r3, [r7, #4]
 8019f0a:	7d1b      	ldrb	r3, [r3, #20]
 8019f0c:	2b02      	cmp	r3, #2
 8019f0e:	d108      	bne.n	8019f22 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8019f10:	687b      	ldr	r3, [r7, #4]
 8019f12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8019f14:	4b9f      	ldr	r3, [pc, #636]	; (801a194 <tcp_process+0x2bc>)
 8019f16:	681b      	ldr	r3, [r3, #0]
 8019f18:	429a      	cmp	r2, r3
 8019f1a:	d123      	bne.n	8019f64 <tcp_process+0x8c>
        acceptable = 1;
 8019f1c:	2301      	movs	r3, #1
 8019f1e:	76fb      	strb	r3, [r7, #27]
 8019f20:	e020      	b.n	8019f64 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8019f22:	687b      	ldr	r3, [r7, #4]
 8019f24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019f26:	4b9c      	ldr	r3, [pc, #624]	; (801a198 <tcp_process+0x2c0>)
 8019f28:	681b      	ldr	r3, [r3, #0]
 8019f2a:	429a      	cmp	r2, r3
 8019f2c:	d102      	bne.n	8019f34 <tcp_process+0x5c>
        acceptable = 1;
 8019f2e:	2301      	movs	r3, #1
 8019f30:	76fb      	strb	r3, [r7, #27]
 8019f32:	e017      	b.n	8019f64 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8019f34:	4b98      	ldr	r3, [pc, #608]	; (801a198 <tcp_process+0x2c0>)
 8019f36:	681a      	ldr	r2, [r3, #0]
 8019f38:	687b      	ldr	r3, [r7, #4]
 8019f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019f3c:	1ad3      	subs	r3, r2, r3
 8019f3e:	2b00      	cmp	r3, #0
 8019f40:	db10      	blt.n	8019f64 <tcp_process+0x8c>
 8019f42:	4b95      	ldr	r3, [pc, #596]	; (801a198 <tcp_process+0x2c0>)
 8019f44:	681a      	ldr	r2, [r3, #0]
 8019f46:	687b      	ldr	r3, [r7, #4]
 8019f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019f4a:	6879      	ldr	r1, [r7, #4]
 8019f4c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8019f4e:	440b      	add	r3, r1
 8019f50:	1ad3      	subs	r3, r2, r3
 8019f52:	2b00      	cmp	r3, #0
 8019f54:	dc06      	bgt.n	8019f64 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8019f56:	687b      	ldr	r3, [r7, #4]
 8019f58:	8b5b      	ldrh	r3, [r3, #26]
 8019f5a:	f043 0302 	orr.w	r3, r3, #2
 8019f5e:	b29a      	uxth	r2, r3
 8019f60:	687b      	ldr	r3, [r7, #4]
 8019f62:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8019f64:	7efb      	ldrb	r3, [r7, #27]
 8019f66:	2b00      	cmp	r3, #0
 8019f68:	d01b      	beq.n	8019fa2 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8019f6a:	687b      	ldr	r3, [r7, #4]
 8019f6c:	7d1b      	ldrb	r3, [r3, #20]
 8019f6e:	2b00      	cmp	r3, #0
 8019f70:	d106      	bne.n	8019f80 <tcp_process+0xa8>
 8019f72:	4b84      	ldr	r3, [pc, #528]	; (801a184 <tcp_process+0x2ac>)
 8019f74:	f44f 724e 	mov.w	r2, #824	; 0x338
 8019f78:	4988      	ldr	r1, [pc, #544]	; (801a19c <tcp_process+0x2c4>)
 8019f7a:	4884      	ldr	r0, [pc, #528]	; (801a18c <tcp_process+0x2b4>)
 8019f7c:	f006 fb5a 	bl	8020634 <iprintf>
      recv_flags |= TF_RESET;
 8019f80:	4b87      	ldr	r3, [pc, #540]	; (801a1a0 <tcp_process+0x2c8>)
 8019f82:	781b      	ldrb	r3, [r3, #0]
 8019f84:	f043 0308 	orr.w	r3, r3, #8
 8019f88:	b2da      	uxtb	r2, r3
 8019f8a:	4b85      	ldr	r3, [pc, #532]	; (801a1a0 <tcp_process+0x2c8>)
 8019f8c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8019f8e:	687b      	ldr	r3, [r7, #4]
 8019f90:	8b5b      	ldrh	r3, [r3, #26]
 8019f92:	f023 0301 	bic.w	r3, r3, #1
 8019f96:	b29a      	uxth	r2, r3
 8019f98:	687b      	ldr	r3, [r7, #4]
 8019f9a:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8019f9c:	f06f 030d 	mvn.w	r3, #13
 8019fa0:	e37a      	b.n	801a698 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8019fa2:	2300      	movs	r3, #0
 8019fa4:	e378      	b.n	801a698 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8019fa6:	4b7a      	ldr	r3, [pc, #488]	; (801a190 <tcp_process+0x2b8>)
 8019fa8:	781b      	ldrb	r3, [r3, #0]
 8019faa:	f003 0302 	and.w	r3, r3, #2
 8019fae:	2b00      	cmp	r3, #0
 8019fb0:	d010      	beq.n	8019fd4 <tcp_process+0xfc>
 8019fb2:	687b      	ldr	r3, [r7, #4]
 8019fb4:	7d1b      	ldrb	r3, [r3, #20]
 8019fb6:	2b02      	cmp	r3, #2
 8019fb8:	d00c      	beq.n	8019fd4 <tcp_process+0xfc>
 8019fba:	687b      	ldr	r3, [r7, #4]
 8019fbc:	7d1b      	ldrb	r3, [r3, #20]
 8019fbe:	2b03      	cmp	r3, #3
 8019fc0:	d008      	beq.n	8019fd4 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8019fc2:	687b      	ldr	r3, [r7, #4]
 8019fc4:	8b5b      	ldrh	r3, [r3, #26]
 8019fc6:	f043 0302 	orr.w	r3, r3, #2
 8019fca:	b29a      	uxth	r2, r3
 8019fcc:	687b      	ldr	r3, [r7, #4]
 8019fce:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8019fd0:	2300      	movs	r3, #0
 8019fd2:	e361      	b.n	801a698 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8019fd4:	687b      	ldr	r3, [r7, #4]
 8019fd6:	8b5b      	ldrh	r3, [r3, #26]
 8019fd8:	f003 0310 	and.w	r3, r3, #16
 8019fdc:	2b00      	cmp	r3, #0
 8019fde:	d103      	bne.n	8019fe8 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8019fe0:	4b70      	ldr	r3, [pc, #448]	; (801a1a4 <tcp_process+0x2cc>)
 8019fe2:	681a      	ldr	r2, [r3, #0]
 8019fe4:	687b      	ldr	r3, [r7, #4]
 8019fe6:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8019fe8:	687b      	ldr	r3, [r7, #4]
 8019fea:	2200      	movs	r2, #0
 8019fec:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8019ff0:	687b      	ldr	r3, [r7, #4]
 8019ff2:	2200      	movs	r2, #0
 8019ff4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8019ff8:	6878      	ldr	r0, [r7, #4]
 8019ffa:	f001 fc2d 	bl	801b858 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8019ffe:	687b      	ldr	r3, [r7, #4]
 801a000:	7d1b      	ldrb	r3, [r3, #20]
 801a002:	3b02      	subs	r3, #2
 801a004:	2b07      	cmp	r3, #7
 801a006:	f200 8337 	bhi.w	801a678 <tcp_process+0x7a0>
 801a00a:	a201      	add	r2, pc, #4	; (adr r2, 801a010 <tcp_process+0x138>)
 801a00c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a010:	0801a031 	.word	0x0801a031
 801a014:	0801a261 	.word	0x0801a261
 801a018:	0801a3d9 	.word	0x0801a3d9
 801a01c:	0801a403 	.word	0x0801a403
 801a020:	0801a527 	.word	0x0801a527
 801a024:	0801a3d9 	.word	0x0801a3d9
 801a028:	0801a5b3 	.word	0x0801a5b3
 801a02c:	0801a643 	.word	0x0801a643
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801a030:	4b57      	ldr	r3, [pc, #348]	; (801a190 <tcp_process+0x2b8>)
 801a032:	781b      	ldrb	r3, [r3, #0]
 801a034:	f003 0310 	and.w	r3, r3, #16
 801a038:	2b00      	cmp	r3, #0
 801a03a:	f000 80e4 	beq.w	801a206 <tcp_process+0x32e>
 801a03e:	4b54      	ldr	r3, [pc, #336]	; (801a190 <tcp_process+0x2b8>)
 801a040:	781b      	ldrb	r3, [r3, #0]
 801a042:	f003 0302 	and.w	r3, r3, #2
 801a046:	2b00      	cmp	r3, #0
 801a048:	f000 80dd 	beq.w	801a206 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 801a04c:	687b      	ldr	r3, [r7, #4]
 801a04e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a050:	1c5a      	adds	r2, r3, #1
 801a052:	4b50      	ldr	r3, [pc, #320]	; (801a194 <tcp_process+0x2bc>)
 801a054:	681b      	ldr	r3, [r3, #0]
 801a056:	429a      	cmp	r2, r3
 801a058:	f040 80d5 	bne.w	801a206 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 801a05c:	4b4e      	ldr	r3, [pc, #312]	; (801a198 <tcp_process+0x2c0>)
 801a05e:	681b      	ldr	r3, [r3, #0]
 801a060:	1c5a      	adds	r2, r3, #1
 801a062:	687b      	ldr	r3, [r7, #4]
 801a064:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801a066:	687b      	ldr	r3, [r7, #4]
 801a068:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801a06a:	687b      	ldr	r3, [r7, #4]
 801a06c:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 801a06e:	4b49      	ldr	r3, [pc, #292]	; (801a194 <tcp_process+0x2bc>)
 801a070:	681a      	ldr	r2, [r3, #0]
 801a072:	687b      	ldr	r3, [r7, #4]
 801a074:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801a076:	4b4c      	ldr	r3, [pc, #304]	; (801a1a8 <tcp_process+0x2d0>)
 801a078:	681b      	ldr	r3, [r3, #0]
 801a07a:	89db      	ldrh	r3, [r3, #14]
 801a07c:	b29a      	uxth	r2, r3
 801a07e:	687b      	ldr	r3, [r7, #4]
 801a080:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 801a084:	687b      	ldr	r3, [r7, #4]
 801a086:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801a08a:	687b      	ldr	r3, [r7, #4]
 801a08c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801a090:	4b41      	ldr	r3, [pc, #260]	; (801a198 <tcp_process+0x2c0>)
 801a092:	681b      	ldr	r3, [r3, #0]
 801a094:	1e5a      	subs	r2, r3, #1
 801a096:	687b      	ldr	r3, [r7, #4]
 801a098:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 801a09a:	687b      	ldr	r3, [r7, #4]
 801a09c:	2204      	movs	r2, #4
 801a09e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801a0a0:	687b      	ldr	r3, [r7, #4]
 801a0a2:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 801a0a4:	687b      	ldr	r3, [r7, #4]
 801a0a6:	3304      	adds	r3, #4
 801a0a8:	4618      	mov	r0, r3
 801a0aa:	f004 ff87 	bl	801efbc <ip4_route>
 801a0ae:	4601      	mov	r1, r0
 801a0b0:	687b      	ldr	r3, [r7, #4]
 801a0b2:	3304      	adds	r3, #4
 801a0b4:	461a      	mov	r2, r3
 801a0b6:	4620      	mov	r0, r4
 801a0b8:	f7ff f88e 	bl	80191d8 <tcp_eff_send_mss_netif>
 801a0bc:	4603      	mov	r3, r0
 801a0be:	461a      	mov	r2, r3
 801a0c0:	687b      	ldr	r3, [r7, #4]
 801a0c2:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801a0c4:	687b      	ldr	r3, [r7, #4]
 801a0c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a0c8:	009a      	lsls	r2, r3, #2
 801a0ca:	687b      	ldr	r3, [r7, #4]
 801a0cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a0ce:	005b      	lsls	r3, r3, #1
 801a0d0:	f241 111c 	movw	r1, #4380	; 0x111c
 801a0d4:	428b      	cmp	r3, r1
 801a0d6:	bf38      	it	cc
 801a0d8:	460b      	movcc	r3, r1
 801a0da:	429a      	cmp	r2, r3
 801a0dc:	d204      	bcs.n	801a0e8 <tcp_process+0x210>
 801a0de:	687b      	ldr	r3, [r7, #4]
 801a0e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a0e2:	009b      	lsls	r3, r3, #2
 801a0e4:	b29b      	uxth	r3, r3
 801a0e6:	e00d      	b.n	801a104 <tcp_process+0x22c>
 801a0e8:	687b      	ldr	r3, [r7, #4]
 801a0ea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a0ec:	005b      	lsls	r3, r3, #1
 801a0ee:	f241 121c 	movw	r2, #4380	; 0x111c
 801a0f2:	4293      	cmp	r3, r2
 801a0f4:	d904      	bls.n	801a100 <tcp_process+0x228>
 801a0f6:	687b      	ldr	r3, [r7, #4]
 801a0f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a0fa:	005b      	lsls	r3, r3, #1
 801a0fc:	b29b      	uxth	r3, r3
 801a0fe:	e001      	b.n	801a104 <tcp_process+0x22c>
 801a100:	f241 131c 	movw	r3, #4380	; 0x111c
 801a104:	687a      	ldr	r2, [r7, #4]
 801a106:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801a10a:	687b      	ldr	r3, [r7, #4]
 801a10c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a110:	2b00      	cmp	r3, #0
 801a112:	d106      	bne.n	801a122 <tcp_process+0x24a>
 801a114:	4b1b      	ldr	r3, [pc, #108]	; (801a184 <tcp_process+0x2ac>)
 801a116:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801a11a:	4924      	ldr	r1, [pc, #144]	; (801a1ac <tcp_process+0x2d4>)
 801a11c:	481b      	ldr	r0, [pc, #108]	; (801a18c <tcp_process+0x2b4>)
 801a11e:	f006 fa89 	bl	8020634 <iprintf>
        --pcb->snd_queuelen;
 801a122:	687b      	ldr	r3, [r7, #4]
 801a124:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a128:	3b01      	subs	r3, #1
 801a12a:	b29a      	uxth	r2, r3
 801a12c:	687b      	ldr	r3, [r7, #4]
 801a12e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801a132:	687b      	ldr	r3, [r7, #4]
 801a134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a136:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 801a138:	69fb      	ldr	r3, [r7, #28]
 801a13a:	2b00      	cmp	r3, #0
 801a13c:	d111      	bne.n	801a162 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801a13e:	687b      	ldr	r3, [r7, #4]
 801a140:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a142:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801a144:	69fb      	ldr	r3, [r7, #28]
 801a146:	2b00      	cmp	r3, #0
 801a148:	d106      	bne.n	801a158 <tcp_process+0x280>
 801a14a:	4b0e      	ldr	r3, [pc, #56]	; (801a184 <tcp_process+0x2ac>)
 801a14c:	f44f 725d 	mov.w	r2, #884	; 0x374
 801a150:	4917      	ldr	r1, [pc, #92]	; (801a1b0 <tcp_process+0x2d8>)
 801a152:	480e      	ldr	r0, [pc, #56]	; (801a18c <tcp_process+0x2b4>)
 801a154:	f006 fa6e 	bl	8020634 <iprintf>
          pcb->unsent = rseg->next;
 801a158:	69fb      	ldr	r3, [r7, #28]
 801a15a:	681a      	ldr	r2, [r3, #0]
 801a15c:	687b      	ldr	r3, [r7, #4]
 801a15e:	66da      	str	r2, [r3, #108]	; 0x6c
 801a160:	e003      	b.n	801a16a <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 801a162:	69fb      	ldr	r3, [r7, #28]
 801a164:	681a      	ldr	r2, [r3, #0]
 801a166:	687b      	ldr	r3, [r7, #4]
 801a168:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 801a16a:	69f8      	ldr	r0, [r7, #28]
 801a16c:	f7fe fc4a 	bl	8018a04 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801a170:	687b      	ldr	r3, [r7, #4]
 801a172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a174:	2b00      	cmp	r3, #0
 801a176:	d11d      	bne.n	801a1b4 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801a178:	687b      	ldr	r3, [r7, #4]
 801a17a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a17e:	861a      	strh	r2, [r3, #48]	; 0x30
 801a180:	e01f      	b.n	801a1c2 <tcp_process+0x2ea>
 801a182:	bf00      	nop
 801a184:	08022f74 	.word	0x08022f74
 801a188:	080231ac 	.word	0x080231ac
 801a18c:	08022fc0 	.word	0x08022fc0
 801a190:	20009378 	.word	0x20009378
 801a194:	20009370 	.word	0x20009370
 801a198:	2000936c 	.word	0x2000936c
 801a19c:	080231c8 	.word	0x080231c8
 801a1a0:	20009379 	.word	0x20009379
 801a1a4:	2001ff34 	.word	0x2001ff34
 801a1a8:	2000935c 	.word	0x2000935c
 801a1ac:	080231e8 	.word	0x080231e8
 801a1b0:	08023200 	.word	0x08023200
        } else {
          pcb->rtime = 0;
 801a1b4:	687b      	ldr	r3, [r7, #4]
 801a1b6:	2200      	movs	r2, #0
 801a1b8:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 801a1ba:	687b      	ldr	r3, [r7, #4]
 801a1bc:	2200      	movs	r2, #0
 801a1be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801a1c2:	687b      	ldr	r3, [r7, #4]
 801a1c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801a1c8:	2b00      	cmp	r3, #0
 801a1ca:	d00a      	beq.n	801a1e2 <tcp_process+0x30a>
 801a1cc:	687b      	ldr	r3, [r7, #4]
 801a1ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801a1d2:	687a      	ldr	r2, [r7, #4]
 801a1d4:	6910      	ldr	r0, [r2, #16]
 801a1d6:	2200      	movs	r2, #0
 801a1d8:	6879      	ldr	r1, [r7, #4]
 801a1da:	4798      	blx	r3
 801a1dc:	4603      	mov	r3, r0
 801a1de:	76bb      	strb	r3, [r7, #26]
 801a1e0:	e001      	b.n	801a1e6 <tcp_process+0x30e>
 801a1e2:	2300      	movs	r3, #0
 801a1e4:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801a1e6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801a1ea:	f113 0f0d 	cmn.w	r3, #13
 801a1ee:	d102      	bne.n	801a1f6 <tcp_process+0x31e>
          return ERR_ABRT;
 801a1f0:	f06f 030c 	mvn.w	r3, #12
 801a1f4:	e250      	b.n	801a698 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801a1f6:	687b      	ldr	r3, [r7, #4]
 801a1f8:	8b5b      	ldrh	r3, [r3, #26]
 801a1fa:	f043 0302 	orr.w	r3, r3, #2
 801a1fe:	b29a      	uxth	r2, r3
 801a200:	687b      	ldr	r3, [r7, #4]
 801a202:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 801a204:	e23a      	b.n	801a67c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801a206:	4b9d      	ldr	r3, [pc, #628]	; (801a47c <tcp_process+0x5a4>)
 801a208:	781b      	ldrb	r3, [r3, #0]
 801a20a:	f003 0310 	and.w	r3, r3, #16
 801a20e:	2b00      	cmp	r3, #0
 801a210:	f000 8234 	beq.w	801a67c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a214:	4b9a      	ldr	r3, [pc, #616]	; (801a480 <tcp_process+0x5a8>)
 801a216:	6819      	ldr	r1, [r3, #0]
 801a218:	4b9a      	ldr	r3, [pc, #616]	; (801a484 <tcp_process+0x5ac>)
 801a21a:	881b      	ldrh	r3, [r3, #0]
 801a21c:	461a      	mov	r2, r3
 801a21e:	4b9a      	ldr	r3, [pc, #616]	; (801a488 <tcp_process+0x5b0>)
 801a220:	681b      	ldr	r3, [r3, #0]
 801a222:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801a224:	4b99      	ldr	r3, [pc, #612]	; (801a48c <tcp_process+0x5b4>)
 801a226:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a228:	885b      	ldrh	r3, [r3, #2]
 801a22a:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801a22c:	4a97      	ldr	r2, [pc, #604]	; (801a48c <tcp_process+0x5b4>)
 801a22e:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a230:	8812      	ldrh	r2, [r2, #0]
 801a232:	b292      	uxth	r2, r2
 801a234:	9202      	str	r2, [sp, #8]
 801a236:	9301      	str	r3, [sp, #4]
 801a238:	4b95      	ldr	r3, [pc, #596]	; (801a490 <tcp_process+0x5b8>)
 801a23a:	9300      	str	r3, [sp, #0]
 801a23c:	4b95      	ldr	r3, [pc, #596]	; (801a494 <tcp_process+0x5bc>)
 801a23e:	4602      	mov	r2, r0
 801a240:	6878      	ldr	r0, [r7, #4]
 801a242:	f003 f8ed 	bl	801d420 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801a246:	687b      	ldr	r3, [r7, #4]
 801a248:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801a24c:	2b05      	cmp	r3, #5
 801a24e:	f200 8215 	bhi.w	801a67c <tcp_process+0x7a4>
          pcb->rtime = 0;
 801a252:	687b      	ldr	r3, [r7, #4]
 801a254:	2200      	movs	r2, #0
 801a256:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 801a258:	6878      	ldr	r0, [r7, #4]
 801a25a:	f002 feab 	bl	801cfb4 <tcp_rexmit_rto>
      break;
 801a25e:	e20d      	b.n	801a67c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801a260:	4b86      	ldr	r3, [pc, #536]	; (801a47c <tcp_process+0x5a4>)
 801a262:	781b      	ldrb	r3, [r3, #0]
 801a264:	f003 0310 	and.w	r3, r3, #16
 801a268:	2b00      	cmp	r3, #0
 801a26a:	f000 80a1 	beq.w	801a3b0 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a26e:	4b84      	ldr	r3, [pc, #528]	; (801a480 <tcp_process+0x5a8>)
 801a270:	681a      	ldr	r2, [r3, #0]
 801a272:	687b      	ldr	r3, [r7, #4]
 801a274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a276:	1ad3      	subs	r3, r2, r3
 801a278:	3b01      	subs	r3, #1
 801a27a:	2b00      	cmp	r3, #0
 801a27c:	db7e      	blt.n	801a37c <tcp_process+0x4a4>
 801a27e:	4b80      	ldr	r3, [pc, #512]	; (801a480 <tcp_process+0x5a8>)
 801a280:	681a      	ldr	r2, [r3, #0]
 801a282:	687b      	ldr	r3, [r7, #4]
 801a284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801a286:	1ad3      	subs	r3, r2, r3
 801a288:	2b00      	cmp	r3, #0
 801a28a:	dc77      	bgt.n	801a37c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 801a28c:	687b      	ldr	r3, [r7, #4]
 801a28e:	2204      	movs	r2, #4
 801a290:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801a292:	687b      	ldr	r3, [r7, #4]
 801a294:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801a296:	2b00      	cmp	r3, #0
 801a298:	d102      	bne.n	801a2a0 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 801a29a:	23fa      	movs	r3, #250	; 0xfa
 801a29c:	76bb      	strb	r3, [r7, #26]
 801a29e:	e01d      	b.n	801a2dc <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801a2a0:	687b      	ldr	r3, [r7, #4]
 801a2a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801a2a4:	699b      	ldr	r3, [r3, #24]
 801a2a6:	2b00      	cmp	r3, #0
 801a2a8:	d106      	bne.n	801a2b8 <tcp_process+0x3e0>
 801a2aa:	4b7b      	ldr	r3, [pc, #492]	; (801a498 <tcp_process+0x5c0>)
 801a2ac:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 801a2b0:	497a      	ldr	r1, [pc, #488]	; (801a49c <tcp_process+0x5c4>)
 801a2b2:	487b      	ldr	r0, [pc, #492]	; (801a4a0 <tcp_process+0x5c8>)
 801a2b4:	f006 f9be 	bl	8020634 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801a2b8:	687b      	ldr	r3, [r7, #4]
 801a2ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801a2bc:	699b      	ldr	r3, [r3, #24]
 801a2be:	2b00      	cmp	r3, #0
 801a2c0:	d00a      	beq.n	801a2d8 <tcp_process+0x400>
 801a2c2:	687b      	ldr	r3, [r7, #4]
 801a2c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801a2c6:	699b      	ldr	r3, [r3, #24]
 801a2c8:	687a      	ldr	r2, [r7, #4]
 801a2ca:	6910      	ldr	r0, [r2, #16]
 801a2cc:	2200      	movs	r2, #0
 801a2ce:	6879      	ldr	r1, [r7, #4]
 801a2d0:	4798      	blx	r3
 801a2d2:	4603      	mov	r3, r0
 801a2d4:	76bb      	strb	r3, [r7, #26]
 801a2d6:	e001      	b.n	801a2dc <tcp_process+0x404>
 801a2d8:	23f0      	movs	r3, #240	; 0xf0
 801a2da:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 801a2dc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801a2e0:	2b00      	cmp	r3, #0
 801a2e2:	d00a      	beq.n	801a2fa <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 801a2e4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801a2e8:	f113 0f0d 	cmn.w	r3, #13
 801a2ec:	d002      	beq.n	801a2f4 <tcp_process+0x41c>
              tcp_abort(pcb);
 801a2ee:	6878      	ldr	r0, [r7, #4]
 801a2f0:	f7fd fce6 	bl	8017cc0 <tcp_abort>
            }
            return ERR_ABRT;
 801a2f4:	f06f 030c 	mvn.w	r3, #12
 801a2f8:	e1ce      	b.n	801a698 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801a2fa:	6878      	ldr	r0, [r7, #4]
 801a2fc:	f000 fae0 	bl	801a8c0 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 801a300:	4b68      	ldr	r3, [pc, #416]	; (801a4a4 <tcp_process+0x5cc>)
 801a302:	881b      	ldrh	r3, [r3, #0]
 801a304:	2b00      	cmp	r3, #0
 801a306:	d005      	beq.n	801a314 <tcp_process+0x43c>
            recv_acked--;
 801a308:	4b66      	ldr	r3, [pc, #408]	; (801a4a4 <tcp_process+0x5cc>)
 801a30a:	881b      	ldrh	r3, [r3, #0]
 801a30c:	3b01      	subs	r3, #1
 801a30e:	b29a      	uxth	r2, r3
 801a310:	4b64      	ldr	r3, [pc, #400]	; (801a4a4 <tcp_process+0x5cc>)
 801a312:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801a314:	687b      	ldr	r3, [r7, #4]
 801a316:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a318:	009a      	lsls	r2, r3, #2
 801a31a:	687b      	ldr	r3, [r7, #4]
 801a31c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a31e:	005b      	lsls	r3, r3, #1
 801a320:	f241 111c 	movw	r1, #4380	; 0x111c
 801a324:	428b      	cmp	r3, r1
 801a326:	bf38      	it	cc
 801a328:	460b      	movcc	r3, r1
 801a32a:	429a      	cmp	r2, r3
 801a32c:	d204      	bcs.n	801a338 <tcp_process+0x460>
 801a32e:	687b      	ldr	r3, [r7, #4]
 801a330:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a332:	009b      	lsls	r3, r3, #2
 801a334:	b29b      	uxth	r3, r3
 801a336:	e00d      	b.n	801a354 <tcp_process+0x47c>
 801a338:	687b      	ldr	r3, [r7, #4]
 801a33a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a33c:	005b      	lsls	r3, r3, #1
 801a33e:	f241 121c 	movw	r2, #4380	; 0x111c
 801a342:	4293      	cmp	r3, r2
 801a344:	d904      	bls.n	801a350 <tcp_process+0x478>
 801a346:	687b      	ldr	r3, [r7, #4]
 801a348:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a34a:	005b      	lsls	r3, r3, #1
 801a34c:	b29b      	uxth	r3, r3
 801a34e:	e001      	b.n	801a354 <tcp_process+0x47c>
 801a350:	f241 131c 	movw	r3, #4380	; 0x111c
 801a354:	687a      	ldr	r2, [r7, #4]
 801a356:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801a35a:	4b53      	ldr	r3, [pc, #332]	; (801a4a8 <tcp_process+0x5d0>)
 801a35c:	781b      	ldrb	r3, [r3, #0]
 801a35e:	f003 0320 	and.w	r3, r3, #32
 801a362:	2b00      	cmp	r3, #0
 801a364:	d037      	beq.n	801a3d6 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801a366:	687b      	ldr	r3, [r7, #4]
 801a368:	8b5b      	ldrh	r3, [r3, #26]
 801a36a:	f043 0302 	orr.w	r3, r3, #2
 801a36e:	b29a      	uxth	r2, r3
 801a370:	687b      	ldr	r3, [r7, #4]
 801a372:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 801a374:	687b      	ldr	r3, [r7, #4]
 801a376:	2207      	movs	r2, #7
 801a378:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801a37a:	e02c      	b.n	801a3d6 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a37c:	4b40      	ldr	r3, [pc, #256]	; (801a480 <tcp_process+0x5a8>)
 801a37e:	6819      	ldr	r1, [r3, #0]
 801a380:	4b40      	ldr	r3, [pc, #256]	; (801a484 <tcp_process+0x5ac>)
 801a382:	881b      	ldrh	r3, [r3, #0]
 801a384:	461a      	mov	r2, r3
 801a386:	4b40      	ldr	r3, [pc, #256]	; (801a488 <tcp_process+0x5b0>)
 801a388:	681b      	ldr	r3, [r3, #0]
 801a38a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801a38c:	4b3f      	ldr	r3, [pc, #252]	; (801a48c <tcp_process+0x5b4>)
 801a38e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a390:	885b      	ldrh	r3, [r3, #2]
 801a392:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801a394:	4a3d      	ldr	r2, [pc, #244]	; (801a48c <tcp_process+0x5b4>)
 801a396:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a398:	8812      	ldrh	r2, [r2, #0]
 801a39a:	b292      	uxth	r2, r2
 801a39c:	9202      	str	r2, [sp, #8]
 801a39e:	9301      	str	r3, [sp, #4]
 801a3a0:	4b3b      	ldr	r3, [pc, #236]	; (801a490 <tcp_process+0x5b8>)
 801a3a2:	9300      	str	r3, [sp, #0]
 801a3a4:	4b3b      	ldr	r3, [pc, #236]	; (801a494 <tcp_process+0x5bc>)
 801a3a6:	4602      	mov	r2, r0
 801a3a8:	6878      	ldr	r0, [r7, #4]
 801a3aa:	f003 f839 	bl	801d420 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801a3ae:	e167      	b.n	801a680 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801a3b0:	4b32      	ldr	r3, [pc, #200]	; (801a47c <tcp_process+0x5a4>)
 801a3b2:	781b      	ldrb	r3, [r3, #0]
 801a3b4:	f003 0302 	and.w	r3, r3, #2
 801a3b8:	2b00      	cmp	r3, #0
 801a3ba:	f000 8161 	beq.w	801a680 <tcp_process+0x7a8>
 801a3be:	687b      	ldr	r3, [r7, #4]
 801a3c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a3c2:	1e5a      	subs	r2, r3, #1
 801a3c4:	4b30      	ldr	r3, [pc, #192]	; (801a488 <tcp_process+0x5b0>)
 801a3c6:	681b      	ldr	r3, [r3, #0]
 801a3c8:	429a      	cmp	r2, r3
 801a3ca:	f040 8159 	bne.w	801a680 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 801a3ce:	6878      	ldr	r0, [r7, #4]
 801a3d0:	f002 fe12 	bl	801cff8 <tcp_rexmit>
      break;
 801a3d4:	e154      	b.n	801a680 <tcp_process+0x7a8>
 801a3d6:	e153      	b.n	801a680 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801a3d8:	6878      	ldr	r0, [r7, #4]
 801a3da:	f000 fa71 	bl	801a8c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801a3de:	4b32      	ldr	r3, [pc, #200]	; (801a4a8 <tcp_process+0x5d0>)
 801a3e0:	781b      	ldrb	r3, [r3, #0]
 801a3e2:	f003 0320 	and.w	r3, r3, #32
 801a3e6:	2b00      	cmp	r3, #0
 801a3e8:	f000 814c 	beq.w	801a684 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 801a3ec:	687b      	ldr	r3, [r7, #4]
 801a3ee:	8b5b      	ldrh	r3, [r3, #26]
 801a3f0:	f043 0302 	orr.w	r3, r3, #2
 801a3f4:	b29a      	uxth	r2, r3
 801a3f6:	687b      	ldr	r3, [r7, #4]
 801a3f8:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801a3fa:	687b      	ldr	r3, [r7, #4]
 801a3fc:	2207      	movs	r2, #7
 801a3fe:	751a      	strb	r2, [r3, #20]
      }
      break;
 801a400:	e140      	b.n	801a684 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801a402:	6878      	ldr	r0, [r7, #4]
 801a404:	f000 fa5c 	bl	801a8c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801a408:	4b27      	ldr	r3, [pc, #156]	; (801a4a8 <tcp_process+0x5d0>)
 801a40a:	781b      	ldrb	r3, [r3, #0]
 801a40c:	f003 0320 	and.w	r3, r3, #32
 801a410:	2b00      	cmp	r3, #0
 801a412:	d071      	beq.n	801a4f8 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801a414:	4b19      	ldr	r3, [pc, #100]	; (801a47c <tcp_process+0x5a4>)
 801a416:	781b      	ldrb	r3, [r3, #0]
 801a418:	f003 0310 	and.w	r3, r3, #16
 801a41c:	2b00      	cmp	r3, #0
 801a41e:	d060      	beq.n	801a4e2 <tcp_process+0x60a>
 801a420:	687b      	ldr	r3, [r7, #4]
 801a422:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801a424:	4b16      	ldr	r3, [pc, #88]	; (801a480 <tcp_process+0x5a8>)
 801a426:	681b      	ldr	r3, [r3, #0]
 801a428:	429a      	cmp	r2, r3
 801a42a:	d15a      	bne.n	801a4e2 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 801a42c:	687b      	ldr	r3, [r7, #4]
 801a42e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801a430:	2b00      	cmp	r3, #0
 801a432:	d156      	bne.n	801a4e2 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 801a434:	687b      	ldr	r3, [r7, #4]
 801a436:	8b5b      	ldrh	r3, [r3, #26]
 801a438:	f043 0302 	orr.w	r3, r3, #2
 801a43c:	b29a      	uxth	r2, r3
 801a43e:	687b      	ldr	r3, [r7, #4]
 801a440:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801a442:	6878      	ldr	r0, [r7, #4]
 801a444:	f7fe fdbe 	bl	8018fc4 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801a448:	4b18      	ldr	r3, [pc, #96]	; (801a4ac <tcp_process+0x5d4>)
 801a44a:	681b      	ldr	r3, [r3, #0]
 801a44c:	687a      	ldr	r2, [r7, #4]
 801a44e:	429a      	cmp	r2, r3
 801a450:	d105      	bne.n	801a45e <tcp_process+0x586>
 801a452:	4b16      	ldr	r3, [pc, #88]	; (801a4ac <tcp_process+0x5d4>)
 801a454:	681b      	ldr	r3, [r3, #0]
 801a456:	68db      	ldr	r3, [r3, #12]
 801a458:	4a14      	ldr	r2, [pc, #80]	; (801a4ac <tcp_process+0x5d4>)
 801a45a:	6013      	str	r3, [r2, #0]
 801a45c:	e02e      	b.n	801a4bc <tcp_process+0x5e4>
 801a45e:	4b13      	ldr	r3, [pc, #76]	; (801a4ac <tcp_process+0x5d4>)
 801a460:	681b      	ldr	r3, [r3, #0]
 801a462:	617b      	str	r3, [r7, #20]
 801a464:	e027      	b.n	801a4b6 <tcp_process+0x5de>
 801a466:	697b      	ldr	r3, [r7, #20]
 801a468:	68db      	ldr	r3, [r3, #12]
 801a46a:	687a      	ldr	r2, [r7, #4]
 801a46c:	429a      	cmp	r2, r3
 801a46e:	d11f      	bne.n	801a4b0 <tcp_process+0x5d8>
 801a470:	687b      	ldr	r3, [r7, #4]
 801a472:	68da      	ldr	r2, [r3, #12]
 801a474:	697b      	ldr	r3, [r7, #20]
 801a476:	60da      	str	r2, [r3, #12]
 801a478:	e020      	b.n	801a4bc <tcp_process+0x5e4>
 801a47a:	bf00      	nop
 801a47c:	20009378 	.word	0x20009378
 801a480:	20009370 	.word	0x20009370
 801a484:	20009376 	.word	0x20009376
 801a488:	2000936c 	.word	0x2000936c
 801a48c:	2000935c 	.word	0x2000935c
 801a490:	2001c82c 	.word	0x2001c82c
 801a494:	2001c830 	.word	0x2001c830
 801a498:	08022f74 	.word	0x08022f74
 801a49c:	08023214 	.word	0x08023214
 801a4a0:	08022fc0 	.word	0x08022fc0
 801a4a4:	20009374 	.word	0x20009374
 801a4a8:	20009379 	.word	0x20009379
 801a4ac:	2001ff30 	.word	0x2001ff30
 801a4b0:	697b      	ldr	r3, [r7, #20]
 801a4b2:	68db      	ldr	r3, [r3, #12]
 801a4b4:	617b      	str	r3, [r7, #20]
 801a4b6:	697b      	ldr	r3, [r7, #20]
 801a4b8:	2b00      	cmp	r3, #0
 801a4ba:	d1d4      	bne.n	801a466 <tcp_process+0x58e>
 801a4bc:	687b      	ldr	r3, [r7, #4]
 801a4be:	2200      	movs	r2, #0
 801a4c0:	60da      	str	r2, [r3, #12]
 801a4c2:	4b77      	ldr	r3, [pc, #476]	; (801a6a0 <tcp_process+0x7c8>)
 801a4c4:	2201      	movs	r2, #1
 801a4c6:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801a4c8:	687b      	ldr	r3, [r7, #4]
 801a4ca:	220a      	movs	r2, #10
 801a4cc:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 801a4ce:	4b75      	ldr	r3, [pc, #468]	; (801a6a4 <tcp_process+0x7cc>)
 801a4d0:	681a      	ldr	r2, [r3, #0]
 801a4d2:	687b      	ldr	r3, [r7, #4]
 801a4d4:	60da      	str	r2, [r3, #12]
 801a4d6:	4a73      	ldr	r2, [pc, #460]	; (801a6a4 <tcp_process+0x7cc>)
 801a4d8:	687b      	ldr	r3, [r7, #4]
 801a4da:	6013      	str	r3, [r2, #0]
 801a4dc:	f003 f962 	bl	801d7a4 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 801a4e0:	e0d2      	b.n	801a688 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801a4e2:	687b      	ldr	r3, [r7, #4]
 801a4e4:	8b5b      	ldrh	r3, [r3, #26]
 801a4e6:	f043 0302 	orr.w	r3, r3, #2
 801a4ea:	b29a      	uxth	r2, r3
 801a4ec:	687b      	ldr	r3, [r7, #4]
 801a4ee:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 801a4f0:	687b      	ldr	r3, [r7, #4]
 801a4f2:	2208      	movs	r2, #8
 801a4f4:	751a      	strb	r2, [r3, #20]
      break;
 801a4f6:	e0c7      	b.n	801a688 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801a4f8:	4b6b      	ldr	r3, [pc, #428]	; (801a6a8 <tcp_process+0x7d0>)
 801a4fa:	781b      	ldrb	r3, [r3, #0]
 801a4fc:	f003 0310 	and.w	r3, r3, #16
 801a500:	2b00      	cmp	r3, #0
 801a502:	f000 80c1 	beq.w	801a688 <tcp_process+0x7b0>
 801a506:	687b      	ldr	r3, [r7, #4]
 801a508:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801a50a:	4b68      	ldr	r3, [pc, #416]	; (801a6ac <tcp_process+0x7d4>)
 801a50c:	681b      	ldr	r3, [r3, #0]
 801a50e:	429a      	cmp	r2, r3
 801a510:	f040 80ba 	bne.w	801a688 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 801a514:	687b      	ldr	r3, [r7, #4]
 801a516:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801a518:	2b00      	cmp	r3, #0
 801a51a:	f040 80b5 	bne.w	801a688 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801a51e:	687b      	ldr	r3, [r7, #4]
 801a520:	2206      	movs	r2, #6
 801a522:	751a      	strb	r2, [r3, #20]
      break;
 801a524:	e0b0      	b.n	801a688 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801a526:	6878      	ldr	r0, [r7, #4]
 801a528:	f000 f9ca 	bl	801a8c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801a52c:	4b60      	ldr	r3, [pc, #384]	; (801a6b0 <tcp_process+0x7d8>)
 801a52e:	781b      	ldrb	r3, [r3, #0]
 801a530:	f003 0320 	and.w	r3, r3, #32
 801a534:	2b00      	cmp	r3, #0
 801a536:	f000 80a9 	beq.w	801a68c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801a53a:	687b      	ldr	r3, [r7, #4]
 801a53c:	8b5b      	ldrh	r3, [r3, #26]
 801a53e:	f043 0302 	orr.w	r3, r3, #2
 801a542:	b29a      	uxth	r2, r3
 801a544:	687b      	ldr	r3, [r7, #4]
 801a546:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 801a548:	6878      	ldr	r0, [r7, #4]
 801a54a:	f7fe fd3b 	bl	8018fc4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801a54e:	4b59      	ldr	r3, [pc, #356]	; (801a6b4 <tcp_process+0x7dc>)
 801a550:	681b      	ldr	r3, [r3, #0]
 801a552:	687a      	ldr	r2, [r7, #4]
 801a554:	429a      	cmp	r2, r3
 801a556:	d105      	bne.n	801a564 <tcp_process+0x68c>
 801a558:	4b56      	ldr	r3, [pc, #344]	; (801a6b4 <tcp_process+0x7dc>)
 801a55a:	681b      	ldr	r3, [r3, #0]
 801a55c:	68db      	ldr	r3, [r3, #12]
 801a55e:	4a55      	ldr	r2, [pc, #340]	; (801a6b4 <tcp_process+0x7dc>)
 801a560:	6013      	str	r3, [r2, #0]
 801a562:	e013      	b.n	801a58c <tcp_process+0x6b4>
 801a564:	4b53      	ldr	r3, [pc, #332]	; (801a6b4 <tcp_process+0x7dc>)
 801a566:	681b      	ldr	r3, [r3, #0]
 801a568:	613b      	str	r3, [r7, #16]
 801a56a:	e00c      	b.n	801a586 <tcp_process+0x6ae>
 801a56c:	693b      	ldr	r3, [r7, #16]
 801a56e:	68db      	ldr	r3, [r3, #12]
 801a570:	687a      	ldr	r2, [r7, #4]
 801a572:	429a      	cmp	r2, r3
 801a574:	d104      	bne.n	801a580 <tcp_process+0x6a8>
 801a576:	687b      	ldr	r3, [r7, #4]
 801a578:	68da      	ldr	r2, [r3, #12]
 801a57a:	693b      	ldr	r3, [r7, #16]
 801a57c:	60da      	str	r2, [r3, #12]
 801a57e:	e005      	b.n	801a58c <tcp_process+0x6b4>
 801a580:	693b      	ldr	r3, [r7, #16]
 801a582:	68db      	ldr	r3, [r3, #12]
 801a584:	613b      	str	r3, [r7, #16]
 801a586:	693b      	ldr	r3, [r7, #16]
 801a588:	2b00      	cmp	r3, #0
 801a58a:	d1ef      	bne.n	801a56c <tcp_process+0x694>
 801a58c:	687b      	ldr	r3, [r7, #4]
 801a58e:	2200      	movs	r2, #0
 801a590:	60da      	str	r2, [r3, #12]
 801a592:	4b43      	ldr	r3, [pc, #268]	; (801a6a0 <tcp_process+0x7c8>)
 801a594:	2201      	movs	r2, #1
 801a596:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801a598:	687b      	ldr	r3, [r7, #4]
 801a59a:	220a      	movs	r2, #10
 801a59c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801a59e:	4b41      	ldr	r3, [pc, #260]	; (801a6a4 <tcp_process+0x7cc>)
 801a5a0:	681a      	ldr	r2, [r3, #0]
 801a5a2:	687b      	ldr	r3, [r7, #4]
 801a5a4:	60da      	str	r2, [r3, #12]
 801a5a6:	4a3f      	ldr	r2, [pc, #252]	; (801a6a4 <tcp_process+0x7cc>)
 801a5a8:	687b      	ldr	r3, [r7, #4]
 801a5aa:	6013      	str	r3, [r2, #0]
 801a5ac:	f003 f8fa 	bl	801d7a4 <tcp_timer_needed>
      }
      break;
 801a5b0:	e06c      	b.n	801a68c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801a5b2:	6878      	ldr	r0, [r7, #4]
 801a5b4:	f000 f984 	bl	801a8c0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801a5b8:	4b3b      	ldr	r3, [pc, #236]	; (801a6a8 <tcp_process+0x7d0>)
 801a5ba:	781b      	ldrb	r3, [r3, #0]
 801a5bc:	f003 0310 	and.w	r3, r3, #16
 801a5c0:	2b00      	cmp	r3, #0
 801a5c2:	d065      	beq.n	801a690 <tcp_process+0x7b8>
 801a5c4:	687b      	ldr	r3, [r7, #4]
 801a5c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801a5c8:	4b38      	ldr	r3, [pc, #224]	; (801a6ac <tcp_process+0x7d4>)
 801a5ca:	681b      	ldr	r3, [r3, #0]
 801a5cc:	429a      	cmp	r2, r3
 801a5ce:	d15f      	bne.n	801a690 <tcp_process+0x7b8>
 801a5d0:	687b      	ldr	r3, [r7, #4]
 801a5d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a5d4:	2b00      	cmp	r3, #0
 801a5d6:	d15b      	bne.n	801a690 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801a5d8:	6878      	ldr	r0, [r7, #4]
 801a5da:	f7fe fcf3 	bl	8018fc4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801a5de:	4b35      	ldr	r3, [pc, #212]	; (801a6b4 <tcp_process+0x7dc>)
 801a5e0:	681b      	ldr	r3, [r3, #0]
 801a5e2:	687a      	ldr	r2, [r7, #4]
 801a5e4:	429a      	cmp	r2, r3
 801a5e6:	d105      	bne.n	801a5f4 <tcp_process+0x71c>
 801a5e8:	4b32      	ldr	r3, [pc, #200]	; (801a6b4 <tcp_process+0x7dc>)
 801a5ea:	681b      	ldr	r3, [r3, #0]
 801a5ec:	68db      	ldr	r3, [r3, #12]
 801a5ee:	4a31      	ldr	r2, [pc, #196]	; (801a6b4 <tcp_process+0x7dc>)
 801a5f0:	6013      	str	r3, [r2, #0]
 801a5f2:	e013      	b.n	801a61c <tcp_process+0x744>
 801a5f4:	4b2f      	ldr	r3, [pc, #188]	; (801a6b4 <tcp_process+0x7dc>)
 801a5f6:	681b      	ldr	r3, [r3, #0]
 801a5f8:	60fb      	str	r3, [r7, #12]
 801a5fa:	e00c      	b.n	801a616 <tcp_process+0x73e>
 801a5fc:	68fb      	ldr	r3, [r7, #12]
 801a5fe:	68db      	ldr	r3, [r3, #12]
 801a600:	687a      	ldr	r2, [r7, #4]
 801a602:	429a      	cmp	r2, r3
 801a604:	d104      	bne.n	801a610 <tcp_process+0x738>
 801a606:	687b      	ldr	r3, [r7, #4]
 801a608:	68da      	ldr	r2, [r3, #12]
 801a60a:	68fb      	ldr	r3, [r7, #12]
 801a60c:	60da      	str	r2, [r3, #12]
 801a60e:	e005      	b.n	801a61c <tcp_process+0x744>
 801a610:	68fb      	ldr	r3, [r7, #12]
 801a612:	68db      	ldr	r3, [r3, #12]
 801a614:	60fb      	str	r3, [r7, #12]
 801a616:	68fb      	ldr	r3, [r7, #12]
 801a618:	2b00      	cmp	r3, #0
 801a61a:	d1ef      	bne.n	801a5fc <tcp_process+0x724>
 801a61c:	687b      	ldr	r3, [r7, #4]
 801a61e:	2200      	movs	r2, #0
 801a620:	60da      	str	r2, [r3, #12]
 801a622:	4b1f      	ldr	r3, [pc, #124]	; (801a6a0 <tcp_process+0x7c8>)
 801a624:	2201      	movs	r2, #1
 801a626:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801a628:	687b      	ldr	r3, [r7, #4]
 801a62a:	220a      	movs	r2, #10
 801a62c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801a62e:	4b1d      	ldr	r3, [pc, #116]	; (801a6a4 <tcp_process+0x7cc>)
 801a630:	681a      	ldr	r2, [r3, #0]
 801a632:	687b      	ldr	r3, [r7, #4]
 801a634:	60da      	str	r2, [r3, #12]
 801a636:	4a1b      	ldr	r2, [pc, #108]	; (801a6a4 <tcp_process+0x7cc>)
 801a638:	687b      	ldr	r3, [r7, #4]
 801a63a:	6013      	str	r3, [r2, #0]
 801a63c:	f003 f8b2 	bl	801d7a4 <tcp_timer_needed>
      }
      break;
 801a640:	e026      	b.n	801a690 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801a642:	6878      	ldr	r0, [r7, #4]
 801a644:	f000 f93c 	bl	801a8c0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801a648:	4b17      	ldr	r3, [pc, #92]	; (801a6a8 <tcp_process+0x7d0>)
 801a64a:	781b      	ldrb	r3, [r3, #0]
 801a64c:	f003 0310 	and.w	r3, r3, #16
 801a650:	2b00      	cmp	r3, #0
 801a652:	d01f      	beq.n	801a694 <tcp_process+0x7bc>
 801a654:	687b      	ldr	r3, [r7, #4]
 801a656:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801a658:	4b14      	ldr	r3, [pc, #80]	; (801a6ac <tcp_process+0x7d4>)
 801a65a:	681b      	ldr	r3, [r3, #0]
 801a65c:	429a      	cmp	r2, r3
 801a65e:	d119      	bne.n	801a694 <tcp_process+0x7bc>
 801a660:	687b      	ldr	r3, [r7, #4]
 801a662:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a664:	2b00      	cmp	r3, #0
 801a666:	d115      	bne.n	801a694 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 801a668:	4b11      	ldr	r3, [pc, #68]	; (801a6b0 <tcp_process+0x7d8>)
 801a66a:	781b      	ldrb	r3, [r3, #0]
 801a66c:	f043 0310 	orr.w	r3, r3, #16
 801a670:	b2da      	uxtb	r2, r3
 801a672:	4b0f      	ldr	r3, [pc, #60]	; (801a6b0 <tcp_process+0x7d8>)
 801a674:	701a      	strb	r2, [r3, #0]
      }
      break;
 801a676:	e00d      	b.n	801a694 <tcp_process+0x7bc>
    default:
      break;
 801a678:	bf00      	nop
 801a67a:	e00c      	b.n	801a696 <tcp_process+0x7be>
      break;
 801a67c:	bf00      	nop
 801a67e:	e00a      	b.n	801a696 <tcp_process+0x7be>
      break;
 801a680:	bf00      	nop
 801a682:	e008      	b.n	801a696 <tcp_process+0x7be>
      break;
 801a684:	bf00      	nop
 801a686:	e006      	b.n	801a696 <tcp_process+0x7be>
      break;
 801a688:	bf00      	nop
 801a68a:	e004      	b.n	801a696 <tcp_process+0x7be>
      break;
 801a68c:	bf00      	nop
 801a68e:	e002      	b.n	801a696 <tcp_process+0x7be>
      break;
 801a690:	bf00      	nop
 801a692:	e000      	b.n	801a696 <tcp_process+0x7be>
      break;
 801a694:	bf00      	nop
  }
  return ERR_OK;
 801a696:	2300      	movs	r3, #0
}
 801a698:	4618      	mov	r0, r3
 801a69a:	3724      	adds	r7, #36	; 0x24
 801a69c:	46bd      	mov	sp, r7
 801a69e:	bd90      	pop	{r4, r7, pc}
 801a6a0:	2001ff2c 	.word	0x2001ff2c
 801a6a4:	2001ff40 	.word	0x2001ff40
 801a6a8:	20009378 	.word	0x20009378
 801a6ac:	20009370 	.word	0x20009370
 801a6b0:	20009379 	.word	0x20009379
 801a6b4:	2001ff30 	.word	0x2001ff30

0801a6b8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801a6b8:	b590      	push	{r4, r7, lr}
 801a6ba:	b085      	sub	sp, #20
 801a6bc:	af00      	add	r7, sp, #0
 801a6be:	6078      	str	r0, [r7, #4]
 801a6c0:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801a6c2:	687b      	ldr	r3, [r7, #4]
 801a6c4:	2b00      	cmp	r3, #0
 801a6c6:	d106      	bne.n	801a6d6 <tcp_oos_insert_segment+0x1e>
 801a6c8:	4b3b      	ldr	r3, [pc, #236]	; (801a7b8 <tcp_oos_insert_segment+0x100>)
 801a6ca:	f240 421f 	movw	r2, #1055	; 0x41f
 801a6ce:	493b      	ldr	r1, [pc, #236]	; (801a7bc <tcp_oos_insert_segment+0x104>)
 801a6d0:	483b      	ldr	r0, [pc, #236]	; (801a7c0 <tcp_oos_insert_segment+0x108>)
 801a6d2:	f005 ffaf 	bl	8020634 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801a6d6:	687b      	ldr	r3, [r7, #4]
 801a6d8:	68db      	ldr	r3, [r3, #12]
 801a6da:	899b      	ldrh	r3, [r3, #12]
 801a6dc:	b29b      	uxth	r3, r3
 801a6de:	4618      	mov	r0, r3
 801a6e0:	f7fb f984 	bl	80159ec <lwip_htons>
 801a6e4:	4603      	mov	r3, r0
 801a6e6:	b2db      	uxtb	r3, r3
 801a6e8:	f003 0301 	and.w	r3, r3, #1
 801a6ec:	2b00      	cmp	r3, #0
 801a6ee:	d028      	beq.n	801a742 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801a6f0:	6838      	ldr	r0, [r7, #0]
 801a6f2:	f7fe f973 	bl	80189dc <tcp_segs_free>
    next = NULL;
 801a6f6:	2300      	movs	r3, #0
 801a6f8:	603b      	str	r3, [r7, #0]
 801a6fa:	e056      	b.n	801a7aa <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801a6fc:	683b      	ldr	r3, [r7, #0]
 801a6fe:	68db      	ldr	r3, [r3, #12]
 801a700:	899b      	ldrh	r3, [r3, #12]
 801a702:	b29b      	uxth	r3, r3
 801a704:	4618      	mov	r0, r3
 801a706:	f7fb f971 	bl	80159ec <lwip_htons>
 801a70a:	4603      	mov	r3, r0
 801a70c:	b2db      	uxtb	r3, r3
 801a70e:	f003 0301 	and.w	r3, r3, #1
 801a712:	2b00      	cmp	r3, #0
 801a714:	d00d      	beq.n	801a732 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801a716:	687b      	ldr	r3, [r7, #4]
 801a718:	68db      	ldr	r3, [r3, #12]
 801a71a:	899b      	ldrh	r3, [r3, #12]
 801a71c:	b29c      	uxth	r4, r3
 801a71e:	2001      	movs	r0, #1
 801a720:	f7fb f964 	bl	80159ec <lwip_htons>
 801a724:	4603      	mov	r3, r0
 801a726:	461a      	mov	r2, r3
 801a728:	687b      	ldr	r3, [r7, #4]
 801a72a:	68db      	ldr	r3, [r3, #12]
 801a72c:	4322      	orrs	r2, r4
 801a72e:	b292      	uxth	r2, r2
 801a730:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801a732:	683b      	ldr	r3, [r7, #0]
 801a734:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801a736:	683b      	ldr	r3, [r7, #0]
 801a738:	681b      	ldr	r3, [r3, #0]
 801a73a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801a73c:	68f8      	ldr	r0, [r7, #12]
 801a73e:	f7fe f961 	bl	8018a04 <tcp_seg_free>
    while (next &&
 801a742:	683b      	ldr	r3, [r7, #0]
 801a744:	2b00      	cmp	r3, #0
 801a746:	d00e      	beq.n	801a766 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801a748:	687b      	ldr	r3, [r7, #4]
 801a74a:	891b      	ldrh	r3, [r3, #8]
 801a74c:	461a      	mov	r2, r3
 801a74e:	4b1d      	ldr	r3, [pc, #116]	; (801a7c4 <tcp_oos_insert_segment+0x10c>)
 801a750:	681b      	ldr	r3, [r3, #0]
 801a752:	441a      	add	r2, r3
 801a754:	683b      	ldr	r3, [r7, #0]
 801a756:	68db      	ldr	r3, [r3, #12]
 801a758:	685b      	ldr	r3, [r3, #4]
 801a75a:	6839      	ldr	r1, [r7, #0]
 801a75c:	8909      	ldrh	r1, [r1, #8]
 801a75e:	440b      	add	r3, r1
 801a760:	1ad3      	subs	r3, r2, r3
    while (next &&
 801a762:	2b00      	cmp	r3, #0
 801a764:	daca      	bge.n	801a6fc <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801a766:	683b      	ldr	r3, [r7, #0]
 801a768:	2b00      	cmp	r3, #0
 801a76a:	d01e      	beq.n	801a7aa <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801a76c:	687b      	ldr	r3, [r7, #4]
 801a76e:	891b      	ldrh	r3, [r3, #8]
 801a770:	461a      	mov	r2, r3
 801a772:	4b14      	ldr	r3, [pc, #80]	; (801a7c4 <tcp_oos_insert_segment+0x10c>)
 801a774:	681b      	ldr	r3, [r3, #0]
 801a776:	441a      	add	r2, r3
 801a778:	683b      	ldr	r3, [r7, #0]
 801a77a:	68db      	ldr	r3, [r3, #12]
 801a77c:	685b      	ldr	r3, [r3, #4]
 801a77e:	1ad3      	subs	r3, r2, r3
    if (next &&
 801a780:	2b00      	cmp	r3, #0
 801a782:	dd12      	ble.n	801a7aa <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801a784:	683b      	ldr	r3, [r7, #0]
 801a786:	68db      	ldr	r3, [r3, #12]
 801a788:	685b      	ldr	r3, [r3, #4]
 801a78a:	b29a      	uxth	r2, r3
 801a78c:	4b0d      	ldr	r3, [pc, #52]	; (801a7c4 <tcp_oos_insert_segment+0x10c>)
 801a78e:	681b      	ldr	r3, [r3, #0]
 801a790:	b29b      	uxth	r3, r3
 801a792:	1ad3      	subs	r3, r2, r3
 801a794:	b29a      	uxth	r2, r3
 801a796:	687b      	ldr	r3, [r7, #4]
 801a798:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801a79a:	687b      	ldr	r3, [r7, #4]
 801a79c:	685a      	ldr	r2, [r3, #4]
 801a79e:	687b      	ldr	r3, [r7, #4]
 801a7a0:	891b      	ldrh	r3, [r3, #8]
 801a7a2:	4619      	mov	r1, r3
 801a7a4:	4610      	mov	r0, r2
 801a7a6:	f7fc fb79 	bl	8016e9c <pbuf_realloc>
    }
  }
  cseg->next = next;
 801a7aa:	687b      	ldr	r3, [r7, #4]
 801a7ac:	683a      	ldr	r2, [r7, #0]
 801a7ae:	601a      	str	r2, [r3, #0]
}
 801a7b0:	bf00      	nop
 801a7b2:	3714      	adds	r7, #20
 801a7b4:	46bd      	mov	sp, r7
 801a7b6:	bd90      	pop	{r4, r7, pc}
 801a7b8:	08022f74 	.word	0x08022f74
 801a7bc:	08023234 	.word	0x08023234
 801a7c0:	08022fc0 	.word	0x08022fc0
 801a7c4:	2000936c 	.word	0x2000936c

0801a7c8 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801a7c8:	b5b0      	push	{r4, r5, r7, lr}
 801a7ca:	b086      	sub	sp, #24
 801a7cc:	af00      	add	r7, sp, #0
 801a7ce:	60f8      	str	r0, [r7, #12]
 801a7d0:	60b9      	str	r1, [r7, #8]
 801a7d2:	607a      	str	r2, [r7, #4]
 801a7d4:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801a7d6:	e03e      	b.n	801a856 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801a7d8:	68bb      	ldr	r3, [r7, #8]
 801a7da:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 801a7dc:	68bb      	ldr	r3, [r7, #8]
 801a7de:	681b      	ldr	r3, [r3, #0]
 801a7e0:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801a7e2:	697b      	ldr	r3, [r7, #20]
 801a7e4:	685b      	ldr	r3, [r3, #4]
 801a7e6:	4618      	mov	r0, r3
 801a7e8:	f7fc fd6c 	bl	80172c4 <pbuf_clen>
 801a7ec:	4603      	mov	r3, r0
 801a7ee:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801a7f0:	68fb      	ldr	r3, [r7, #12]
 801a7f2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a7f6:	8a7a      	ldrh	r2, [r7, #18]
 801a7f8:	429a      	cmp	r2, r3
 801a7fa:	d906      	bls.n	801a80a <tcp_free_acked_segments+0x42>
 801a7fc:	4b2a      	ldr	r3, [pc, #168]	; (801a8a8 <tcp_free_acked_segments+0xe0>)
 801a7fe:	f240 4257 	movw	r2, #1111	; 0x457
 801a802:	492a      	ldr	r1, [pc, #168]	; (801a8ac <tcp_free_acked_segments+0xe4>)
 801a804:	482a      	ldr	r0, [pc, #168]	; (801a8b0 <tcp_free_acked_segments+0xe8>)
 801a806:	f005 ff15 	bl	8020634 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801a80a:	68fb      	ldr	r3, [r7, #12]
 801a80c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 801a810:	8a7b      	ldrh	r3, [r7, #18]
 801a812:	1ad3      	subs	r3, r2, r3
 801a814:	b29a      	uxth	r2, r3
 801a816:	68fb      	ldr	r3, [r7, #12]
 801a818:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801a81c:	697b      	ldr	r3, [r7, #20]
 801a81e:	891a      	ldrh	r2, [r3, #8]
 801a820:	4b24      	ldr	r3, [pc, #144]	; (801a8b4 <tcp_free_acked_segments+0xec>)
 801a822:	881b      	ldrh	r3, [r3, #0]
 801a824:	4413      	add	r3, r2
 801a826:	b29a      	uxth	r2, r3
 801a828:	4b22      	ldr	r3, [pc, #136]	; (801a8b4 <tcp_free_acked_segments+0xec>)
 801a82a:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 801a82c:	6978      	ldr	r0, [r7, #20]
 801a82e:	f7fe f8e9 	bl	8018a04 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801a832:	68fb      	ldr	r3, [r7, #12]
 801a834:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a838:	2b00      	cmp	r3, #0
 801a83a:	d00c      	beq.n	801a856 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801a83c:	68bb      	ldr	r3, [r7, #8]
 801a83e:	2b00      	cmp	r3, #0
 801a840:	d109      	bne.n	801a856 <tcp_free_acked_segments+0x8e>
 801a842:	683b      	ldr	r3, [r7, #0]
 801a844:	2b00      	cmp	r3, #0
 801a846:	d106      	bne.n	801a856 <tcp_free_acked_segments+0x8e>
 801a848:	4b17      	ldr	r3, [pc, #92]	; (801a8a8 <tcp_free_acked_segments+0xe0>)
 801a84a:	f240 4262 	movw	r2, #1122	; 0x462
 801a84e:	491a      	ldr	r1, [pc, #104]	; (801a8b8 <tcp_free_acked_segments+0xf0>)
 801a850:	4817      	ldr	r0, [pc, #92]	; (801a8b0 <tcp_free_acked_segments+0xe8>)
 801a852:	f005 feef 	bl	8020634 <iprintf>
  while (seg_list != NULL &&
 801a856:	68bb      	ldr	r3, [r7, #8]
 801a858:	2b00      	cmp	r3, #0
 801a85a:	d020      	beq.n	801a89e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801a85c:	68bb      	ldr	r3, [r7, #8]
 801a85e:	68db      	ldr	r3, [r3, #12]
 801a860:	685b      	ldr	r3, [r3, #4]
 801a862:	4618      	mov	r0, r3
 801a864:	f7fb f8d7 	bl	8015a16 <lwip_htonl>
 801a868:	4604      	mov	r4, r0
 801a86a:	68bb      	ldr	r3, [r7, #8]
 801a86c:	891b      	ldrh	r3, [r3, #8]
 801a86e:	461d      	mov	r5, r3
 801a870:	68bb      	ldr	r3, [r7, #8]
 801a872:	68db      	ldr	r3, [r3, #12]
 801a874:	899b      	ldrh	r3, [r3, #12]
 801a876:	b29b      	uxth	r3, r3
 801a878:	4618      	mov	r0, r3
 801a87a:	f7fb f8b7 	bl	80159ec <lwip_htons>
 801a87e:	4603      	mov	r3, r0
 801a880:	b2db      	uxtb	r3, r3
 801a882:	f003 0303 	and.w	r3, r3, #3
 801a886:	2b00      	cmp	r3, #0
 801a888:	d001      	beq.n	801a88e <tcp_free_acked_segments+0xc6>
 801a88a:	2301      	movs	r3, #1
 801a88c:	e000      	b.n	801a890 <tcp_free_acked_segments+0xc8>
 801a88e:	2300      	movs	r3, #0
 801a890:	442b      	add	r3, r5
 801a892:	18e2      	adds	r2, r4, r3
 801a894:	4b09      	ldr	r3, [pc, #36]	; (801a8bc <tcp_free_acked_segments+0xf4>)
 801a896:	681b      	ldr	r3, [r3, #0]
 801a898:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801a89a:	2b00      	cmp	r3, #0
 801a89c:	dd9c      	ble.n	801a7d8 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801a89e:	68bb      	ldr	r3, [r7, #8]
}
 801a8a0:	4618      	mov	r0, r3
 801a8a2:	3718      	adds	r7, #24
 801a8a4:	46bd      	mov	sp, r7
 801a8a6:	bdb0      	pop	{r4, r5, r7, pc}
 801a8a8:	08022f74 	.word	0x08022f74
 801a8ac:	0802325c 	.word	0x0802325c
 801a8b0:	08022fc0 	.word	0x08022fc0
 801a8b4:	20009374 	.word	0x20009374
 801a8b8:	08023284 	.word	0x08023284
 801a8bc:	20009370 	.word	0x20009370

0801a8c0 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801a8c0:	b5b0      	push	{r4, r5, r7, lr}
 801a8c2:	b094      	sub	sp, #80	; 0x50
 801a8c4:	af00      	add	r7, sp, #0
 801a8c6:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 801a8c8:	2300      	movs	r3, #0
 801a8ca:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801a8cc:	687b      	ldr	r3, [r7, #4]
 801a8ce:	2b00      	cmp	r3, #0
 801a8d0:	d106      	bne.n	801a8e0 <tcp_receive+0x20>
 801a8d2:	4ba6      	ldr	r3, [pc, #664]	; (801ab6c <tcp_receive+0x2ac>)
 801a8d4:	f240 427b 	movw	r2, #1147	; 0x47b
 801a8d8:	49a5      	ldr	r1, [pc, #660]	; (801ab70 <tcp_receive+0x2b0>)
 801a8da:	48a6      	ldr	r0, [pc, #664]	; (801ab74 <tcp_receive+0x2b4>)
 801a8dc:	f005 feaa 	bl	8020634 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801a8e0:	687b      	ldr	r3, [r7, #4]
 801a8e2:	7d1b      	ldrb	r3, [r3, #20]
 801a8e4:	2b03      	cmp	r3, #3
 801a8e6:	d806      	bhi.n	801a8f6 <tcp_receive+0x36>
 801a8e8:	4ba0      	ldr	r3, [pc, #640]	; (801ab6c <tcp_receive+0x2ac>)
 801a8ea:	f240 427c 	movw	r2, #1148	; 0x47c
 801a8ee:	49a2      	ldr	r1, [pc, #648]	; (801ab78 <tcp_receive+0x2b8>)
 801a8f0:	48a0      	ldr	r0, [pc, #640]	; (801ab74 <tcp_receive+0x2b4>)
 801a8f2:	f005 fe9f 	bl	8020634 <iprintf>

  if (flags & TCP_ACK) {
 801a8f6:	4ba1      	ldr	r3, [pc, #644]	; (801ab7c <tcp_receive+0x2bc>)
 801a8f8:	781b      	ldrb	r3, [r3, #0]
 801a8fa:	f003 0310 	and.w	r3, r3, #16
 801a8fe:	2b00      	cmp	r3, #0
 801a900:	f000 8263 	beq.w	801adca <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801a904:	687b      	ldr	r3, [r7, #4]
 801a906:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801a90a:	461a      	mov	r2, r3
 801a90c:	687b      	ldr	r3, [r7, #4]
 801a90e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a910:	4413      	add	r3, r2
 801a912:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801a914:	687b      	ldr	r3, [r7, #4]
 801a916:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801a918:	4b99      	ldr	r3, [pc, #612]	; (801ab80 <tcp_receive+0x2c0>)
 801a91a:	681b      	ldr	r3, [r3, #0]
 801a91c:	1ad3      	subs	r3, r2, r3
 801a91e:	2b00      	cmp	r3, #0
 801a920:	db1b      	blt.n	801a95a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a922:	687b      	ldr	r3, [r7, #4]
 801a924:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801a926:	4b96      	ldr	r3, [pc, #600]	; (801ab80 <tcp_receive+0x2c0>)
 801a928:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801a92a:	429a      	cmp	r2, r3
 801a92c:	d106      	bne.n	801a93c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a92e:	687b      	ldr	r3, [r7, #4]
 801a930:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801a932:	4b94      	ldr	r3, [pc, #592]	; (801ab84 <tcp_receive+0x2c4>)
 801a934:	681b      	ldr	r3, [r3, #0]
 801a936:	1ad3      	subs	r3, r2, r3
 801a938:	2b00      	cmp	r3, #0
 801a93a:	db0e      	blt.n	801a95a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801a93c:	687b      	ldr	r3, [r7, #4]
 801a93e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801a940:	4b90      	ldr	r3, [pc, #576]	; (801ab84 <tcp_receive+0x2c4>)
 801a942:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a944:	429a      	cmp	r2, r3
 801a946:	d125      	bne.n	801a994 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801a948:	4b8f      	ldr	r3, [pc, #572]	; (801ab88 <tcp_receive+0x2c8>)
 801a94a:	681b      	ldr	r3, [r3, #0]
 801a94c:	89db      	ldrh	r3, [r3, #14]
 801a94e:	b29a      	uxth	r2, r3
 801a950:	687b      	ldr	r3, [r7, #4]
 801a952:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801a956:	429a      	cmp	r2, r3
 801a958:	d91c      	bls.n	801a994 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801a95a:	4b8b      	ldr	r3, [pc, #556]	; (801ab88 <tcp_receive+0x2c8>)
 801a95c:	681b      	ldr	r3, [r3, #0]
 801a95e:	89db      	ldrh	r3, [r3, #14]
 801a960:	b29a      	uxth	r2, r3
 801a962:	687b      	ldr	r3, [r7, #4]
 801a964:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801a968:	687b      	ldr	r3, [r7, #4]
 801a96a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 801a96e:	687b      	ldr	r3, [r7, #4]
 801a970:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801a974:	429a      	cmp	r2, r3
 801a976:	d205      	bcs.n	801a984 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 801a978:	687b      	ldr	r3, [r7, #4]
 801a97a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801a97e:	687b      	ldr	r3, [r7, #4]
 801a980:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 801a984:	4b7e      	ldr	r3, [pc, #504]	; (801ab80 <tcp_receive+0x2c0>)
 801a986:	681a      	ldr	r2, [r3, #0]
 801a988:	687b      	ldr	r3, [r7, #4]
 801a98a:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 801a98c:	4b7d      	ldr	r3, [pc, #500]	; (801ab84 <tcp_receive+0x2c4>)
 801a98e:	681a      	ldr	r2, [r3, #0]
 801a990:	687b      	ldr	r3, [r7, #4]
 801a992:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801a994:	4b7b      	ldr	r3, [pc, #492]	; (801ab84 <tcp_receive+0x2c4>)
 801a996:	681a      	ldr	r2, [r3, #0]
 801a998:	687b      	ldr	r3, [r7, #4]
 801a99a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a99c:	1ad3      	subs	r3, r2, r3
 801a99e:	2b00      	cmp	r3, #0
 801a9a0:	dc58      	bgt.n	801aa54 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801a9a2:	4b7a      	ldr	r3, [pc, #488]	; (801ab8c <tcp_receive+0x2cc>)
 801a9a4:	881b      	ldrh	r3, [r3, #0]
 801a9a6:	2b00      	cmp	r3, #0
 801a9a8:	d14b      	bne.n	801aa42 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801a9aa:	687b      	ldr	r3, [r7, #4]
 801a9ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a9ae:	687a      	ldr	r2, [r7, #4]
 801a9b0:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 801a9b4:	4413      	add	r3, r2
 801a9b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801a9b8:	429a      	cmp	r2, r3
 801a9ba:	d142      	bne.n	801aa42 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 801a9bc:	687b      	ldr	r3, [r7, #4]
 801a9be:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801a9c2:	2b00      	cmp	r3, #0
 801a9c4:	db3d      	blt.n	801aa42 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801a9c6:	687b      	ldr	r3, [r7, #4]
 801a9c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801a9ca:	4b6e      	ldr	r3, [pc, #440]	; (801ab84 <tcp_receive+0x2c4>)
 801a9cc:	681b      	ldr	r3, [r3, #0]
 801a9ce:	429a      	cmp	r2, r3
 801a9d0:	d137      	bne.n	801aa42 <tcp_receive+0x182>
              found_dupack = 1;
 801a9d2:	2301      	movs	r3, #1
 801a9d4:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801a9d6:	687b      	ldr	r3, [r7, #4]
 801a9d8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801a9dc:	2bff      	cmp	r3, #255	; 0xff
 801a9de:	d007      	beq.n	801a9f0 <tcp_receive+0x130>
                ++pcb->dupacks;
 801a9e0:	687b      	ldr	r3, [r7, #4]
 801a9e2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801a9e6:	3301      	adds	r3, #1
 801a9e8:	b2da      	uxtb	r2, r3
 801a9ea:	687b      	ldr	r3, [r7, #4]
 801a9ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 801a9f0:	687b      	ldr	r3, [r7, #4]
 801a9f2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801a9f6:	2b03      	cmp	r3, #3
 801a9f8:	d91b      	bls.n	801aa32 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801a9fa:	687b      	ldr	r3, [r7, #4]
 801a9fc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801aa00:	687b      	ldr	r3, [r7, #4]
 801aa02:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801aa04:	4413      	add	r3, r2
 801aa06:	b29a      	uxth	r2, r3
 801aa08:	687b      	ldr	r3, [r7, #4]
 801aa0a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801aa0e:	429a      	cmp	r2, r3
 801aa10:	d30a      	bcc.n	801aa28 <tcp_receive+0x168>
 801aa12:	687b      	ldr	r3, [r7, #4]
 801aa14:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801aa18:	687b      	ldr	r3, [r7, #4]
 801aa1a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801aa1c:	4413      	add	r3, r2
 801aa1e:	b29a      	uxth	r2, r3
 801aa20:	687b      	ldr	r3, [r7, #4]
 801aa22:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801aa26:	e004      	b.n	801aa32 <tcp_receive+0x172>
 801aa28:	687b      	ldr	r3, [r7, #4]
 801aa2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801aa2e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 801aa32:	687b      	ldr	r3, [r7, #4]
 801aa34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801aa38:	2b02      	cmp	r3, #2
 801aa3a:	d902      	bls.n	801aa42 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801aa3c:	6878      	ldr	r0, [r7, #4]
 801aa3e:	f002 fb47 	bl	801d0d0 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801aa42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801aa44:	2b00      	cmp	r3, #0
 801aa46:	f040 8160 	bne.w	801ad0a <tcp_receive+0x44a>
        pcb->dupacks = 0;
 801aa4a:	687b      	ldr	r3, [r7, #4]
 801aa4c:	2200      	movs	r2, #0
 801aa4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801aa52:	e15a      	b.n	801ad0a <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801aa54:	4b4b      	ldr	r3, [pc, #300]	; (801ab84 <tcp_receive+0x2c4>)
 801aa56:	681a      	ldr	r2, [r3, #0]
 801aa58:	687b      	ldr	r3, [r7, #4]
 801aa5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801aa5c:	1ad3      	subs	r3, r2, r3
 801aa5e:	3b01      	subs	r3, #1
 801aa60:	2b00      	cmp	r3, #0
 801aa62:	f2c0 814d 	blt.w	801ad00 <tcp_receive+0x440>
 801aa66:	4b47      	ldr	r3, [pc, #284]	; (801ab84 <tcp_receive+0x2c4>)
 801aa68:	681a      	ldr	r2, [r3, #0]
 801aa6a:	687b      	ldr	r3, [r7, #4]
 801aa6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801aa6e:	1ad3      	subs	r3, r2, r3
 801aa70:	2b00      	cmp	r3, #0
 801aa72:	f300 8145 	bgt.w	801ad00 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801aa76:	687b      	ldr	r3, [r7, #4]
 801aa78:	8b5b      	ldrh	r3, [r3, #26]
 801aa7a:	f003 0304 	and.w	r3, r3, #4
 801aa7e:	2b00      	cmp	r3, #0
 801aa80:	d010      	beq.n	801aaa4 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801aa82:	687b      	ldr	r3, [r7, #4]
 801aa84:	8b5b      	ldrh	r3, [r3, #26]
 801aa86:	f023 0304 	bic.w	r3, r3, #4
 801aa8a:	b29a      	uxth	r2, r3
 801aa8c:	687b      	ldr	r3, [r7, #4]
 801aa8e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 801aa90:	687b      	ldr	r3, [r7, #4]
 801aa92:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801aa96:	687b      	ldr	r3, [r7, #4]
 801aa98:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 801aa9c:	687b      	ldr	r3, [r7, #4]
 801aa9e:	2200      	movs	r2, #0
 801aaa0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801aaa4:	687b      	ldr	r3, [r7, #4]
 801aaa6:	2200      	movs	r2, #0
 801aaa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801aaac:	687b      	ldr	r3, [r7, #4]
 801aaae:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801aab2:	10db      	asrs	r3, r3, #3
 801aab4:	b21b      	sxth	r3, r3
 801aab6:	b29a      	uxth	r2, r3
 801aab8:	687b      	ldr	r3, [r7, #4]
 801aaba:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801aabe:	b29b      	uxth	r3, r3
 801aac0:	4413      	add	r3, r2
 801aac2:	b29b      	uxth	r3, r3
 801aac4:	b21a      	sxth	r2, r3
 801aac6:	687b      	ldr	r3, [r7, #4]
 801aac8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801aacc:	4b2d      	ldr	r3, [pc, #180]	; (801ab84 <tcp_receive+0x2c4>)
 801aace:	681b      	ldr	r3, [r3, #0]
 801aad0:	b29a      	uxth	r2, r3
 801aad2:	687b      	ldr	r3, [r7, #4]
 801aad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801aad6:	b29b      	uxth	r3, r3
 801aad8:	1ad3      	subs	r3, r2, r3
 801aada:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801aadc:	687b      	ldr	r3, [r7, #4]
 801aade:	2200      	movs	r2, #0
 801aae0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 801aae4:	4b27      	ldr	r3, [pc, #156]	; (801ab84 <tcp_receive+0x2c4>)
 801aae6:	681a      	ldr	r2, [r3, #0]
 801aae8:	687b      	ldr	r3, [r7, #4]
 801aaea:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801aaec:	687b      	ldr	r3, [r7, #4]
 801aaee:	7d1b      	ldrb	r3, [r3, #20]
 801aaf0:	2b03      	cmp	r3, #3
 801aaf2:	f240 8096 	bls.w	801ac22 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 801aaf6:	687b      	ldr	r3, [r7, #4]
 801aaf8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801aafc:	687b      	ldr	r3, [r7, #4]
 801aafe:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801ab02:	429a      	cmp	r2, r3
 801ab04:	d244      	bcs.n	801ab90 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801ab06:	687b      	ldr	r3, [r7, #4]
 801ab08:	8b5b      	ldrh	r3, [r3, #26]
 801ab0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801ab0e:	2b00      	cmp	r3, #0
 801ab10:	d001      	beq.n	801ab16 <tcp_receive+0x256>
 801ab12:	2301      	movs	r3, #1
 801ab14:	e000      	b.n	801ab18 <tcp_receive+0x258>
 801ab16:	2302      	movs	r3, #2
 801ab18:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801ab1c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 801ab20:	b29a      	uxth	r2, r3
 801ab22:	687b      	ldr	r3, [r7, #4]
 801ab24:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ab26:	fb12 f303 	smulbb	r3, r2, r3
 801ab2a:	b29b      	uxth	r3, r3
 801ab2c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801ab2e:	4293      	cmp	r3, r2
 801ab30:	bf28      	it	cs
 801ab32:	4613      	movcs	r3, r2
 801ab34:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801ab36:	687b      	ldr	r3, [r7, #4]
 801ab38:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801ab3c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801ab3e:	4413      	add	r3, r2
 801ab40:	b29a      	uxth	r2, r3
 801ab42:	687b      	ldr	r3, [r7, #4]
 801ab44:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801ab48:	429a      	cmp	r2, r3
 801ab4a:	d309      	bcc.n	801ab60 <tcp_receive+0x2a0>
 801ab4c:	687b      	ldr	r3, [r7, #4]
 801ab4e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801ab52:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801ab54:	4413      	add	r3, r2
 801ab56:	b29a      	uxth	r2, r3
 801ab58:	687b      	ldr	r3, [r7, #4]
 801ab5a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801ab5e:	e060      	b.n	801ac22 <tcp_receive+0x362>
 801ab60:	687b      	ldr	r3, [r7, #4]
 801ab62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ab66:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801ab6a:	e05a      	b.n	801ac22 <tcp_receive+0x362>
 801ab6c:	08022f74 	.word	0x08022f74
 801ab70:	080232a4 	.word	0x080232a4
 801ab74:	08022fc0 	.word	0x08022fc0
 801ab78:	080232c0 	.word	0x080232c0
 801ab7c:	20009378 	.word	0x20009378
 801ab80:	2000936c 	.word	0x2000936c
 801ab84:	20009370 	.word	0x20009370
 801ab88:	2000935c 	.word	0x2000935c
 801ab8c:	20009376 	.word	0x20009376
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 801ab90:	687b      	ldr	r3, [r7, #4]
 801ab92:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801ab96:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801ab98:	4413      	add	r3, r2
 801ab9a:	b29a      	uxth	r2, r3
 801ab9c:	687b      	ldr	r3, [r7, #4]
 801ab9e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801aba2:	429a      	cmp	r2, r3
 801aba4:	d309      	bcc.n	801abba <tcp_receive+0x2fa>
 801aba6:	687b      	ldr	r3, [r7, #4]
 801aba8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801abac:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801abae:	4413      	add	r3, r2
 801abb0:	b29a      	uxth	r2, r3
 801abb2:	687b      	ldr	r3, [r7, #4]
 801abb4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801abb8:	e004      	b.n	801abc4 <tcp_receive+0x304>
 801abba:	687b      	ldr	r3, [r7, #4]
 801abbc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801abc0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801abc4:	687b      	ldr	r3, [r7, #4]
 801abc6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801abca:	687b      	ldr	r3, [r7, #4]
 801abcc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801abd0:	429a      	cmp	r2, r3
 801abd2:	d326      	bcc.n	801ac22 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801abd4:	687b      	ldr	r3, [r7, #4]
 801abd6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801abda:	687b      	ldr	r3, [r7, #4]
 801abdc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801abe0:	1ad3      	subs	r3, r2, r3
 801abe2:	b29a      	uxth	r2, r3
 801abe4:	687b      	ldr	r3, [r7, #4]
 801abe6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801abea:	687b      	ldr	r3, [r7, #4]
 801abec:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801abf0:	687b      	ldr	r3, [r7, #4]
 801abf2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801abf4:	4413      	add	r3, r2
 801abf6:	b29a      	uxth	r2, r3
 801abf8:	687b      	ldr	r3, [r7, #4]
 801abfa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801abfe:	429a      	cmp	r2, r3
 801ac00:	d30a      	bcc.n	801ac18 <tcp_receive+0x358>
 801ac02:	687b      	ldr	r3, [r7, #4]
 801ac04:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801ac08:	687b      	ldr	r3, [r7, #4]
 801ac0a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ac0c:	4413      	add	r3, r2
 801ac0e:	b29a      	uxth	r2, r3
 801ac10:	687b      	ldr	r3, [r7, #4]
 801ac12:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801ac16:	e004      	b.n	801ac22 <tcp_receive+0x362>
 801ac18:	687b      	ldr	r3, [r7, #4]
 801ac1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ac1e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801ac22:	687b      	ldr	r3, [r7, #4]
 801ac24:	6f19      	ldr	r1, [r3, #112]	; 0x70
 801ac26:	687b      	ldr	r3, [r7, #4]
 801ac28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ac2a:	4a98      	ldr	r2, [pc, #608]	; (801ae8c <tcp_receive+0x5cc>)
 801ac2c:	6878      	ldr	r0, [r7, #4]
 801ac2e:	f7ff fdcb 	bl	801a7c8 <tcp_free_acked_segments>
 801ac32:	4602      	mov	r2, r0
 801ac34:	687b      	ldr	r3, [r7, #4]
 801ac36:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801ac38:	687b      	ldr	r3, [r7, #4]
 801ac3a:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 801ac3c:	687b      	ldr	r3, [r7, #4]
 801ac3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ac40:	4a93      	ldr	r2, [pc, #588]	; (801ae90 <tcp_receive+0x5d0>)
 801ac42:	6878      	ldr	r0, [r7, #4]
 801ac44:	f7ff fdc0 	bl	801a7c8 <tcp_free_acked_segments>
 801ac48:	4602      	mov	r2, r0
 801ac4a:	687b      	ldr	r3, [r7, #4]
 801ac4c:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801ac4e:	687b      	ldr	r3, [r7, #4]
 801ac50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ac52:	2b00      	cmp	r3, #0
 801ac54:	d104      	bne.n	801ac60 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 801ac56:	687b      	ldr	r3, [r7, #4]
 801ac58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ac5c:	861a      	strh	r2, [r3, #48]	; 0x30
 801ac5e:	e002      	b.n	801ac66 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 801ac60:	687b      	ldr	r3, [r7, #4]
 801ac62:	2200      	movs	r2, #0
 801ac64:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 801ac66:	687b      	ldr	r3, [r7, #4]
 801ac68:	2200      	movs	r2, #0
 801ac6a:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801ac6c:	687b      	ldr	r3, [r7, #4]
 801ac6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ac70:	2b00      	cmp	r3, #0
 801ac72:	d103      	bne.n	801ac7c <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 801ac74:	687b      	ldr	r3, [r7, #4]
 801ac76:	2200      	movs	r2, #0
 801ac78:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801ac7c:	687b      	ldr	r3, [r7, #4]
 801ac7e:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801ac82:	4b84      	ldr	r3, [pc, #528]	; (801ae94 <tcp_receive+0x5d4>)
 801ac84:	881b      	ldrh	r3, [r3, #0]
 801ac86:	4413      	add	r3, r2
 801ac88:	b29a      	uxth	r2, r3
 801ac8a:	687b      	ldr	r3, [r7, #4]
 801ac8c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 801ac90:	687b      	ldr	r3, [r7, #4]
 801ac92:	8b5b      	ldrh	r3, [r3, #26]
 801ac94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801ac98:	2b00      	cmp	r3, #0
 801ac9a:	d035      	beq.n	801ad08 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801ac9c:	687b      	ldr	r3, [r7, #4]
 801ac9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801aca0:	2b00      	cmp	r3, #0
 801aca2:	d118      	bne.n	801acd6 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 801aca4:	687b      	ldr	r3, [r7, #4]
 801aca6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801aca8:	2b00      	cmp	r3, #0
 801acaa:	d00c      	beq.n	801acc6 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801acac:	687b      	ldr	r3, [r7, #4]
 801acae:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801acb0:	687b      	ldr	r3, [r7, #4]
 801acb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801acb4:	68db      	ldr	r3, [r3, #12]
 801acb6:	685b      	ldr	r3, [r3, #4]
 801acb8:	4618      	mov	r0, r3
 801acba:	f7fa feac 	bl	8015a16 <lwip_htonl>
 801acbe:	4603      	mov	r3, r0
 801acc0:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 801acc2:	2b00      	cmp	r3, #0
 801acc4:	dc20      	bgt.n	801ad08 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 801acc6:	687b      	ldr	r3, [r7, #4]
 801acc8:	8b5b      	ldrh	r3, [r3, #26]
 801acca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801acce:	b29a      	uxth	r2, r3
 801acd0:	687b      	ldr	r3, [r7, #4]
 801acd2:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801acd4:	e018      	b.n	801ad08 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801acd6:	687b      	ldr	r3, [r7, #4]
 801acd8:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801acda:	687b      	ldr	r3, [r7, #4]
 801acdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801acde:	68db      	ldr	r3, [r3, #12]
 801ace0:	685b      	ldr	r3, [r3, #4]
 801ace2:	4618      	mov	r0, r3
 801ace4:	f7fa fe97 	bl	8015a16 <lwip_htonl>
 801ace8:	4603      	mov	r3, r0
 801acea:	1ae3      	subs	r3, r4, r3
 801acec:	2b00      	cmp	r3, #0
 801acee:	dc0b      	bgt.n	801ad08 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 801acf0:	687b      	ldr	r3, [r7, #4]
 801acf2:	8b5b      	ldrh	r3, [r3, #26]
 801acf4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801acf8:	b29a      	uxth	r2, r3
 801acfa:	687b      	ldr	r3, [r7, #4]
 801acfc:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801acfe:	e003      	b.n	801ad08 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 801ad00:	6878      	ldr	r0, [r7, #4]
 801ad02:	f002 fbdf 	bl	801d4c4 <tcp_send_empty_ack>
 801ad06:	e000      	b.n	801ad0a <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801ad08:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801ad0a:	687b      	ldr	r3, [r7, #4]
 801ad0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801ad0e:	2b00      	cmp	r3, #0
 801ad10:	d05b      	beq.n	801adca <tcp_receive+0x50a>
 801ad12:	687b      	ldr	r3, [r7, #4]
 801ad14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801ad16:	4b60      	ldr	r3, [pc, #384]	; (801ae98 <tcp_receive+0x5d8>)
 801ad18:	681b      	ldr	r3, [r3, #0]
 801ad1a:	1ad3      	subs	r3, r2, r3
 801ad1c:	2b00      	cmp	r3, #0
 801ad1e:	da54      	bge.n	801adca <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801ad20:	4b5e      	ldr	r3, [pc, #376]	; (801ae9c <tcp_receive+0x5dc>)
 801ad22:	681b      	ldr	r3, [r3, #0]
 801ad24:	b29a      	uxth	r2, r3
 801ad26:	687b      	ldr	r3, [r7, #4]
 801ad28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801ad2a:	b29b      	uxth	r3, r3
 801ad2c:	1ad3      	subs	r3, r2, r3
 801ad2e:	b29b      	uxth	r3, r3
 801ad30:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 801ad34:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801ad38:	687b      	ldr	r3, [r7, #4]
 801ad3a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801ad3e:	10db      	asrs	r3, r3, #3
 801ad40:	b21b      	sxth	r3, r3
 801ad42:	b29b      	uxth	r3, r3
 801ad44:	1ad3      	subs	r3, r2, r3
 801ad46:	b29b      	uxth	r3, r3
 801ad48:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801ad4c:	687b      	ldr	r3, [r7, #4]
 801ad4e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801ad52:	b29a      	uxth	r2, r3
 801ad54:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801ad58:	4413      	add	r3, r2
 801ad5a:	b29b      	uxth	r3, r3
 801ad5c:	b21a      	sxth	r2, r3
 801ad5e:	687b      	ldr	r3, [r7, #4]
 801ad60:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 801ad62:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 801ad66:	2b00      	cmp	r3, #0
 801ad68:	da05      	bge.n	801ad76 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 801ad6a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801ad6e:	425b      	negs	r3, r3
 801ad70:	b29b      	uxth	r3, r3
 801ad72:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801ad76:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801ad7a:	687b      	ldr	r3, [r7, #4]
 801ad7c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801ad80:	109b      	asrs	r3, r3, #2
 801ad82:	b21b      	sxth	r3, r3
 801ad84:	b29b      	uxth	r3, r3
 801ad86:	1ad3      	subs	r3, r2, r3
 801ad88:	b29b      	uxth	r3, r3
 801ad8a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801ad8e:	687b      	ldr	r3, [r7, #4]
 801ad90:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801ad94:	b29a      	uxth	r2, r3
 801ad96:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801ad9a:	4413      	add	r3, r2
 801ad9c:	b29b      	uxth	r3, r3
 801ad9e:	b21a      	sxth	r2, r3
 801ada0:	687b      	ldr	r3, [r7, #4]
 801ada2:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801ada4:	687b      	ldr	r3, [r7, #4]
 801ada6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801adaa:	10db      	asrs	r3, r3, #3
 801adac:	b21b      	sxth	r3, r3
 801adae:	b29a      	uxth	r2, r3
 801adb0:	687b      	ldr	r3, [r7, #4]
 801adb2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801adb6:	b29b      	uxth	r3, r3
 801adb8:	4413      	add	r3, r2
 801adba:	b29b      	uxth	r3, r3
 801adbc:	b21a      	sxth	r2, r3
 801adbe:	687b      	ldr	r3, [r7, #4]
 801adc0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801adc4:	687b      	ldr	r3, [r7, #4]
 801adc6:	2200      	movs	r2, #0
 801adc8:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801adca:	4b35      	ldr	r3, [pc, #212]	; (801aea0 <tcp_receive+0x5e0>)
 801adcc:	881b      	ldrh	r3, [r3, #0]
 801adce:	2b00      	cmp	r3, #0
 801add0:	f000 84e1 	beq.w	801b796 <tcp_receive+0xed6>
 801add4:	687b      	ldr	r3, [r7, #4]
 801add6:	7d1b      	ldrb	r3, [r3, #20]
 801add8:	2b06      	cmp	r3, #6
 801adda:	f200 84dc 	bhi.w	801b796 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801adde:	687b      	ldr	r3, [r7, #4]
 801ade0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801ade2:	4b30      	ldr	r3, [pc, #192]	; (801aea4 <tcp_receive+0x5e4>)
 801ade4:	681b      	ldr	r3, [r3, #0]
 801ade6:	1ad3      	subs	r3, r2, r3
 801ade8:	3b01      	subs	r3, #1
 801adea:	2b00      	cmp	r3, #0
 801adec:	f2c0 808e 	blt.w	801af0c <tcp_receive+0x64c>
 801adf0:	687b      	ldr	r3, [r7, #4]
 801adf2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801adf4:	4b2a      	ldr	r3, [pc, #168]	; (801aea0 <tcp_receive+0x5e0>)
 801adf6:	881b      	ldrh	r3, [r3, #0]
 801adf8:	4619      	mov	r1, r3
 801adfa:	4b2a      	ldr	r3, [pc, #168]	; (801aea4 <tcp_receive+0x5e4>)
 801adfc:	681b      	ldr	r3, [r3, #0]
 801adfe:	440b      	add	r3, r1
 801ae00:	1ad3      	subs	r3, r2, r3
 801ae02:	3301      	adds	r3, #1
 801ae04:	2b00      	cmp	r3, #0
 801ae06:	f300 8081 	bgt.w	801af0c <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801ae0a:	4b27      	ldr	r3, [pc, #156]	; (801aea8 <tcp_receive+0x5e8>)
 801ae0c:	685b      	ldr	r3, [r3, #4]
 801ae0e:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 801ae10:	687b      	ldr	r3, [r7, #4]
 801ae12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801ae14:	4b23      	ldr	r3, [pc, #140]	; (801aea4 <tcp_receive+0x5e4>)
 801ae16:	681b      	ldr	r3, [r3, #0]
 801ae18:	1ad3      	subs	r3, r2, r3
 801ae1a:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801ae1c:	4b22      	ldr	r3, [pc, #136]	; (801aea8 <tcp_receive+0x5e8>)
 801ae1e:	685b      	ldr	r3, [r3, #4]
 801ae20:	2b00      	cmp	r3, #0
 801ae22:	d106      	bne.n	801ae32 <tcp_receive+0x572>
 801ae24:	4b21      	ldr	r3, [pc, #132]	; (801aeac <tcp_receive+0x5ec>)
 801ae26:	f240 5294 	movw	r2, #1428	; 0x594
 801ae2a:	4921      	ldr	r1, [pc, #132]	; (801aeb0 <tcp_receive+0x5f0>)
 801ae2c:	4821      	ldr	r0, [pc, #132]	; (801aeb4 <tcp_receive+0x5f4>)
 801ae2e:	f005 fc01 	bl	8020634 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801ae32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ae34:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801ae38:	4293      	cmp	r3, r2
 801ae3a:	d906      	bls.n	801ae4a <tcp_receive+0x58a>
 801ae3c:	4b1b      	ldr	r3, [pc, #108]	; (801aeac <tcp_receive+0x5ec>)
 801ae3e:	f240 5295 	movw	r2, #1429	; 0x595
 801ae42:	491d      	ldr	r1, [pc, #116]	; (801aeb8 <tcp_receive+0x5f8>)
 801ae44:	481b      	ldr	r0, [pc, #108]	; (801aeb4 <tcp_receive+0x5f4>)
 801ae46:	f005 fbf5 	bl	8020634 <iprintf>
      off = (u16_t)off32;
 801ae4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ae4c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801ae50:	4b15      	ldr	r3, [pc, #84]	; (801aea8 <tcp_receive+0x5e8>)
 801ae52:	685b      	ldr	r3, [r3, #4]
 801ae54:	891b      	ldrh	r3, [r3, #8]
 801ae56:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801ae5a:	429a      	cmp	r2, r3
 801ae5c:	d906      	bls.n	801ae6c <tcp_receive+0x5ac>
 801ae5e:	4b13      	ldr	r3, [pc, #76]	; (801aeac <tcp_receive+0x5ec>)
 801ae60:	f240 5297 	movw	r2, #1431	; 0x597
 801ae64:	4915      	ldr	r1, [pc, #84]	; (801aebc <tcp_receive+0x5fc>)
 801ae66:	4813      	ldr	r0, [pc, #76]	; (801aeb4 <tcp_receive+0x5f4>)
 801ae68:	f005 fbe4 	bl	8020634 <iprintf>
      inseg.len -= off;
 801ae6c:	4b0e      	ldr	r3, [pc, #56]	; (801aea8 <tcp_receive+0x5e8>)
 801ae6e:	891a      	ldrh	r2, [r3, #8]
 801ae70:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801ae74:	1ad3      	subs	r3, r2, r3
 801ae76:	b29a      	uxth	r2, r3
 801ae78:	4b0b      	ldr	r3, [pc, #44]	; (801aea8 <tcp_receive+0x5e8>)
 801ae7a:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801ae7c:	4b0a      	ldr	r3, [pc, #40]	; (801aea8 <tcp_receive+0x5e8>)
 801ae7e:	685b      	ldr	r3, [r3, #4]
 801ae80:	891a      	ldrh	r2, [r3, #8]
 801ae82:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801ae86:	1ad3      	subs	r3, r2, r3
 801ae88:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 801ae8a:	e029      	b.n	801aee0 <tcp_receive+0x620>
 801ae8c:	080232dc 	.word	0x080232dc
 801ae90:	080232e4 	.word	0x080232e4
 801ae94:	20009374 	.word	0x20009374
 801ae98:	20009370 	.word	0x20009370
 801ae9c:	2001ff34 	.word	0x2001ff34
 801aea0:	20009376 	.word	0x20009376
 801aea4:	2000936c 	.word	0x2000936c
 801aea8:	2000934c 	.word	0x2000934c
 801aeac:	08022f74 	.word	0x08022f74
 801aeb0:	080232ec 	.word	0x080232ec
 801aeb4:	08022fc0 	.word	0x08022fc0
 801aeb8:	080232fc 	.word	0x080232fc
 801aebc:	0802330c 	.word	0x0802330c
        off -= p->len;
 801aec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801aec2:	895b      	ldrh	r3, [r3, #10]
 801aec4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801aec8:	1ad3      	subs	r3, r2, r3
 801aeca:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801aece:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801aed0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801aed2:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801aed4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801aed6:	2200      	movs	r2, #0
 801aed8:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801aeda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801aedc:	681b      	ldr	r3, [r3, #0]
 801aede:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 801aee0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801aee2:	895b      	ldrh	r3, [r3, #10]
 801aee4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801aee8:	429a      	cmp	r2, r3
 801aeea:	d8e9      	bhi.n	801aec0 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801aeec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801aef0:	4619      	mov	r1, r3
 801aef2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801aef4:	f7fc f8d2 	bl	801709c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801aef8:	687b      	ldr	r3, [r7, #4]
 801aefa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801aefc:	4a91      	ldr	r2, [pc, #580]	; (801b144 <tcp_receive+0x884>)
 801aefe:	6013      	str	r3, [r2, #0]
 801af00:	4b91      	ldr	r3, [pc, #580]	; (801b148 <tcp_receive+0x888>)
 801af02:	68db      	ldr	r3, [r3, #12]
 801af04:	4a8f      	ldr	r2, [pc, #572]	; (801b144 <tcp_receive+0x884>)
 801af06:	6812      	ldr	r2, [r2, #0]
 801af08:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801af0a:	e00d      	b.n	801af28 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801af0c:	4b8d      	ldr	r3, [pc, #564]	; (801b144 <tcp_receive+0x884>)
 801af0e:	681a      	ldr	r2, [r3, #0]
 801af10:	687b      	ldr	r3, [r7, #4]
 801af12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801af14:	1ad3      	subs	r3, r2, r3
 801af16:	2b00      	cmp	r3, #0
 801af18:	da06      	bge.n	801af28 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801af1a:	687b      	ldr	r3, [r7, #4]
 801af1c:	8b5b      	ldrh	r3, [r3, #26]
 801af1e:	f043 0302 	orr.w	r3, r3, #2
 801af22:	b29a      	uxth	r2, r3
 801af24:	687b      	ldr	r3, [r7, #4]
 801af26:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801af28:	4b86      	ldr	r3, [pc, #536]	; (801b144 <tcp_receive+0x884>)
 801af2a:	681a      	ldr	r2, [r3, #0]
 801af2c:	687b      	ldr	r3, [r7, #4]
 801af2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801af30:	1ad3      	subs	r3, r2, r3
 801af32:	2b00      	cmp	r3, #0
 801af34:	f2c0 842a 	blt.w	801b78c <tcp_receive+0xecc>
 801af38:	4b82      	ldr	r3, [pc, #520]	; (801b144 <tcp_receive+0x884>)
 801af3a:	681a      	ldr	r2, [r3, #0]
 801af3c:	687b      	ldr	r3, [r7, #4]
 801af3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801af40:	6879      	ldr	r1, [r7, #4]
 801af42:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801af44:	440b      	add	r3, r1
 801af46:	1ad3      	subs	r3, r2, r3
 801af48:	3301      	adds	r3, #1
 801af4a:	2b00      	cmp	r3, #0
 801af4c:	f300 841e 	bgt.w	801b78c <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801af50:	687b      	ldr	r3, [r7, #4]
 801af52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801af54:	4b7b      	ldr	r3, [pc, #492]	; (801b144 <tcp_receive+0x884>)
 801af56:	681b      	ldr	r3, [r3, #0]
 801af58:	429a      	cmp	r2, r3
 801af5a:	f040 829a 	bne.w	801b492 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801af5e:	4b7a      	ldr	r3, [pc, #488]	; (801b148 <tcp_receive+0x888>)
 801af60:	891c      	ldrh	r4, [r3, #8]
 801af62:	4b79      	ldr	r3, [pc, #484]	; (801b148 <tcp_receive+0x888>)
 801af64:	68db      	ldr	r3, [r3, #12]
 801af66:	899b      	ldrh	r3, [r3, #12]
 801af68:	b29b      	uxth	r3, r3
 801af6a:	4618      	mov	r0, r3
 801af6c:	f7fa fd3e 	bl	80159ec <lwip_htons>
 801af70:	4603      	mov	r3, r0
 801af72:	b2db      	uxtb	r3, r3
 801af74:	f003 0303 	and.w	r3, r3, #3
 801af78:	2b00      	cmp	r3, #0
 801af7a:	d001      	beq.n	801af80 <tcp_receive+0x6c0>
 801af7c:	2301      	movs	r3, #1
 801af7e:	e000      	b.n	801af82 <tcp_receive+0x6c2>
 801af80:	2300      	movs	r3, #0
 801af82:	4423      	add	r3, r4
 801af84:	b29a      	uxth	r2, r3
 801af86:	4b71      	ldr	r3, [pc, #452]	; (801b14c <tcp_receive+0x88c>)
 801af88:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801af8a:	687b      	ldr	r3, [r7, #4]
 801af8c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801af8e:	4b6f      	ldr	r3, [pc, #444]	; (801b14c <tcp_receive+0x88c>)
 801af90:	881b      	ldrh	r3, [r3, #0]
 801af92:	429a      	cmp	r2, r3
 801af94:	d275      	bcs.n	801b082 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801af96:	4b6c      	ldr	r3, [pc, #432]	; (801b148 <tcp_receive+0x888>)
 801af98:	68db      	ldr	r3, [r3, #12]
 801af9a:	899b      	ldrh	r3, [r3, #12]
 801af9c:	b29b      	uxth	r3, r3
 801af9e:	4618      	mov	r0, r3
 801afa0:	f7fa fd24 	bl	80159ec <lwip_htons>
 801afa4:	4603      	mov	r3, r0
 801afa6:	b2db      	uxtb	r3, r3
 801afa8:	f003 0301 	and.w	r3, r3, #1
 801afac:	2b00      	cmp	r3, #0
 801afae:	d01f      	beq.n	801aff0 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801afb0:	4b65      	ldr	r3, [pc, #404]	; (801b148 <tcp_receive+0x888>)
 801afb2:	68db      	ldr	r3, [r3, #12]
 801afb4:	899b      	ldrh	r3, [r3, #12]
 801afb6:	b29b      	uxth	r3, r3
 801afb8:	b21b      	sxth	r3, r3
 801afba:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801afbe:	b21c      	sxth	r4, r3
 801afc0:	4b61      	ldr	r3, [pc, #388]	; (801b148 <tcp_receive+0x888>)
 801afc2:	68db      	ldr	r3, [r3, #12]
 801afc4:	899b      	ldrh	r3, [r3, #12]
 801afc6:	b29b      	uxth	r3, r3
 801afc8:	4618      	mov	r0, r3
 801afca:	f7fa fd0f 	bl	80159ec <lwip_htons>
 801afce:	4603      	mov	r3, r0
 801afd0:	b2db      	uxtb	r3, r3
 801afd2:	b29b      	uxth	r3, r3
 801afd4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801afd8:	b29b      	uxth	r3, r3
 801afda:	4618      	mov	r0, r3
 801afdc:	f7fa fd06 	bl	80159ec <lwip_htons>
 801afe0:	4603      	mov	r3, r0
 801afe2:	b21b      	sxth	r3, r3
 801afe4:	4323      	orrs	r3, r4
 801afe6:	b21a      	sxth	r2, r3
 801afe8:	4b57      	ldr	r3, [pc, #348]	; (801b148 <tcp_receive+0x888>)
 801afea:	68db      	ldr	r3, [r3, #12]
 801afec:	b292      	uxth	r2, r2
 801afee:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801aff0:	687b      	ldr	r3, [r7, #4]
 801aff2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801aff4:	4b54      	ldr	r3, [pc, #336]	; (801b148 <tcp_receive+0x888>)
 801aff6:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801aff8:	4b53      	ldr	r3, [pc, #332]	; (801b148 <tcp_receive+0x888>)
 801affa:	68db      	ldr	r3, [r3, #12]
 801affc:	899b      	ldrh	r3, [r3, #12]
 801affe:	b29b      	uxth	r3, r3
 801b000:	4618      	mov	r0, r3
 801b002:	f7fa fcf3 	bl	80159ec <lwip_htons>
 801b006:	4603      	mov	r3, r0
 801b008:	b2db      	uxtb	r3, r3
 801b00a:	f003 0302 	and.w	r3, r3, #2
 801b00e:	2b00      	cmp	r3, #0
 801b010:	d005      	beq.n	801b01e <tcp_receive+0x75e>
            inseg.len -= 1;
 801b012:	4b4d      	ldr	r3, [pc, #308]	; (801b148 <tcp_receive+0x888>)
 801b014:	891b      	ldrh	r3, [r3, #8]
 801b016:	3b01      	subs	r3, #1
 801b018:	b29a      	uxth	r2, r3
 801b01a:	4b4b      	ldr	r3, [pc, #300]	; (801b148 <tcp_receive+0x888>)
 801b01c:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801b01e:	4b4a      	ldr	r3, [pc, #296]	; (801b148 <tcp_receive+0x888>)
 801b020:	685a      	ldr	r2, [r3, #4]
 801b022:	4b49      	ldr	r3, [pc, #292]	; (801b148 <tcp_receive+0x888>)
 801b024:	891b      	ldrh	r3, [r3, #8]
 801b026:	4619      	mov	r1, r3
 801b028:	4610      	mov	r0, r2
 801b02a:	f7fb ff37 	bl	8016e9c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801b02e:	4b46      	ldr	r3, [pc, #280]	; (801b148 <tcp_receive+0x888>)
 801b030:	891c      	ldrh	r4, [r3, #8]
 801b032:	4b45      	ldr	r3, [pc, #276]	; (801b148 <tcp_receive+0x888>)
 801b034:	68db      	ldr	r3, [r3, #12]
 801b036:	899b      	ldrh	r3, [r3, #12]
 801b038:	b29b      	uxth	r3, r3
 801b03a:	4618      	mov	r0, r3
 801b03c:	f7fa fcd6 	bl	80159ec <lwip_htons>
 801b040:	4603      	mov	r3, r0
 801b042:	b2db      	uxtb	r3, r3
 801b044:	f003 0303 	and.w	r3, r3, #3
 801b048:	2b00      	cmp	r3, #0
 801b04a:	d001      	beq.n	801b050 <tcp_receive+0x790>
 801b04c:	2301      	movs	r3, #1
 801b04e:	e000      	b.n	801b052 <tcp_receive+0x792>
 801b050:	2300      	movs	r3, #0
 801b052:	4423      	add	r3, r4
 801b054:	b29a      	uxth	r2, r3
 801b056:	4b3d      	ldr	r3, [pc, #244]	; (801b14c <tcp_receive+0x88c>)
 801b058:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801b05a:	4b3c      	ldr	r3, [pc, #240]	; (801b14c <tcp_receive+0x88c>)
 801b05c:	881b      	ldrh	r3, [r3, #0]
 801b05e:	461a      	mov	r2, r3
 801b060:	4b38      	ldr	r3, [pc, #224]	; (801b144 <tcp_receive+0x884>)
 801b062:	681b      	ldr	r3, [r3, #0]
 801b064:	441a      	add	r2, r3
 801b066:	687b      	ldr	r3, [r7, #4]
 801b068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b06a:	6879      	ldr	r1, [r7, #4]
 801b06c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801b06e:	440b      	add	r3, r1
 801b070:	429a      	cmp	r2, r3
 801b072:	d006      	beq.n	801b082 <tcp_receive+0x7c2>
 801b074:	4b36      	ldr	r3, [pc, #216]	; (801b150 <tcp_receive+0x890>)
 801b076:	f240 52cc 	movw	r2, #1484	; 0x5cc
 801b07a:	4936      	ldr	r1, [pc, #216]	; (801b154 <tcp_receive+0x894>)
 801b07c:	4836      	ldr	r0, [pc, #216]	; (801b158 <tcp_receive+0x898>)
 801b07e:	f005 fad9 	bl	8020634 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801b082:	687b      	ldr	r3, [r7, #4]
 801b084:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801b086:	2b00      	cmp	r3, #0
 801b088:	f000 80e7 	beq.w	801b25a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801b08c:	4b2e      	ldr	r3, [pc, #184]	; (801b148 <tcp_receive+0x888>)
 801b08e:	68db      	ldr	r3, [r3, #12]
 801b090:	899b      	ldrh	r3, [r3, #12]
 801b092:	b29b      	uxth	r3, r3
 801b094:	4618      	mov	r0, r3
 801b096:	f7fa fca9 	bl	80159ec <lwip_htons>
 801b09a:	4603      	mov	r3, r0
 801b09c:	b2db      	uxtb	r3, r3
 801b09e:	f003 0301 	and.w	r3, r3, #1
 801b0a2:	2b00      	cmp	r3, #0
 801b0a4:	d010      	beq.n	801b0c8 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801b0a6:	e00a      	b.n	801b0be <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801b0a8:	687b      	ldr	r3, [r7, #4]
 801b0aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801b0ac:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801b0ae:	687b      	ldr	r3, [r7, #4]
 801b0b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801b0b2:	681a      	ldr	r2, [r3, #0]
 801b0b4:	687b      	ldr	r3, [r7, #4]
 801b0b6:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 801b0b8:	68f8      	ldr	r0, [r7, #12]
 801b0ba:	f7fd fca3 	bl	8018a04 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801b0be:	687b      	ldr	r3, [r7, #4]
 801b0c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801b0c2:	2b00      	cmp	r3, #0
 801b0c4:	d1f0      	bne.n	801b0a8 <tcp_receive+0x7e8>
 801b0c6:	e0c8      	b.n	801b25a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801b0c8:	687b      	ldr	r3, [r7, #4]
 801b0ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801b0cc:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801b0ce:	e052      	b.n	801b176 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801b0d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801b0d2:	68db      	ldr	r3, [r3, #12]
 801b0d4:	899b      	ldrh	r3, [r3, #12]
 801b0d6:	b29b      	uxth	r3, r3
 801b0d8:	4618      	mov	r0, r3
 801b0da:	f7fa fc87 	bl	80159ec <lwip_htons>
 801b0de:	4603      	mov	r3, r0
 801b0e0:	b2db      	uxtb	r3, r3
 801b0e2:	f003 0301 	and.w	r3, r3, #1
 801b0e6:	2b00      	cmp	r3, #0
 801b0e8:	d03d      	beq.n	801b166 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801b0ea:	4b17      	ldr	r3, [pc, #92]	; (801b148 <tcp_receive+0x888>)
 801b0ec:	68db      	ldr	r3, [r3, #12]
 801b0ee:	899b      	ldrh	r3, [r3, #12]
 801b0f0:	b29b      	uxth	r3, r3
 801b0f2:	4618      	mov	r0, r3
 801b0f4:	f7fa fc7a 	bl	80159ec <lwip_htons>
 801b0f8:	4603      	mov	r3, r0
 801b0fa:	b2db      	uxtb	r3, r3
 801b0fc:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801b100:	2b00      	cmp	r3, #0
 801b102:	d130      	bne.n	801b166 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801b104:	4b10      	ldr	r3, [pc, #64]	; (801b148 <tcp_receive+0x888>)
 801b106:	68db      	ldr	r3, [r3, #12]
 801b108:	899b      	ldrh	r3, [r3, #12]
 801b10a:	b29c      	uxth	r4, r3
 801b10c:	2001      	movs	r0, #1
 801b10e:	f7fa fc6d 	bl	80159ec <lwip_htons>
 801b112:	4603      	mov	r3, r0
 801b114:	461a      	mov	r2, r3
 801b116:	4b0c      	ldr	r3, [pc, #48]	; (801b148 <tcp_receive+0x888>)
 801b118:	68db      	ldr	r3, [r3, #12]
 801b11a:	4322      	orrs	r2, r4
 801b11c:	b292      	uxth	r2, r2
 801b11e:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801b120:	4b09      	ldr	r3, [pc, #36]	; (801b148 <tcp_receive+0x888>)
 801b122:	891c      	ldrh	r4, [r3, #8]
 801b124:	4b08      	ldr	r3, [pc, #32]	; (801b148 <tcp_receive+0x888>)
 801b126:	68db      	ldr	r3, [r3, #12]
 801b128:	899b      	ldrh	r3, [r3, #12]
 801b12a:	b29b      	uxth	r3, r3
 801b12c:	4618      	mov	r0, r3
 801b12e:	f7fa fc5d 	bl	80159ec <lwip_htons>
 801b132:	4603      	mov	r3, r0
 801b134:	b2db      	uxtb	r3, r3
 801b136:	f003 0303 	and.w	r3, r3, #3
 801b13a:	2b00      	cmp	r3, #0
 801b13c:	d00e      	beq.n	801b15c <tcp_receive+0x89c>
 801b13e:	2301      	movs	r3, #1
 801b140:	e00d      	b.n	801b15e <tcp_receive+0x89e>
 801b142:	bf00      	nop
 801b144:	2000936c 	.word	0x2000936c
 801b148:	2000934c 	.word	0x2000934c
 801b14c:	20009376 	.word	0x20009376
 801b150:	08022f74 	.word	0x08022f74
 801b154:	0802331c 	.word	0x0802331c
 801b158:	08022fc0 	.word	0x08022fc0
 801b15c:	2300      	movs	r3, #0
 801b15e:	4423      	add	r3, r4
 801b160:	b29a      	uxth	r2, r3
 801b162:	4b98      	ldr	r3, [pc, #608]	; (801b3c4 <tcp_receive+0xb04>)
 801b164:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801b166:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801b168:	613b      	str	r3, [r7, #16]
              next = next->next;
 801b16a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801b16c:	681b      	ldr	r3, [r3, #0]
 801b16e:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 801b170:	6938      	ldr	r0, [r7, #16]
 801b172:	f7fd fc47 	bl	8018a04 <tcp_seg_free>
            while (next &&
 801b176:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801b178:	2b00      	cmp	r3, #0
 801b17a:	d00e      	beq.n	801b19a <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801b17c:	4b91      	ldr	r3, [pc, #580]	; (801b3c4 <tcp_receive+0xb04>)
 801b17e:	881b      	ldrh	r3, [r3, #0]
 801b180:	461a      	mov	r2, r3
 801b182:	4b91      	ldr	r3, [pc, #580]	; (801b3c8 <tcp_receive+0xb08>)
 801b184:	681b      	ldr	r3, [r3, #0]
 801b186:	441a      	add	r2, r3
 801b188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801b18a:	68db      	ldr	r3, [r3, #12]
 801b18c:	685b      	ldr	r3, [r3, #4]
 801b18e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801b190:	8909      	ldrh	r1, [r1, #8]
 801b192:	440b      	add	r3, r1
 801b194:	1ad3      	subs	r3, r2, r3
            while (next &&
 801b196:	2b00      	cmp	r3, #0
 801b198:	da9a      	bge.n	801b0d0 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801b19a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801b19c:	2b00      	cmp	r3, #0
 801b19e:	d059      	beq.n	801b254 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 801b1a0:	4b88      	ldr	r3, [pc, #544]	; (801b3c4 <tcp_receive+0xb04>)
 801b1a2:	881b      	ldrh	r3, [r3, #0]
 801b1a4:	461a      	mov	r2, r3
 801b1a6:	4b88      	ldr	r3, [pc, #544]	; (801b3c8 <tcp_receive+0xb08>)
 801b1a8:	681b      	ldr	r3, [r3, #0]
 801b1aa:	441a      	add	r2, r3
 801b1ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801b1ae:	68db      	ldr	r3, [r3, #12]
 801b1b0:	685b      	ldr	r3, [r3, #4]
 801b1b2:	1ad3      	subs	r3, r2, r3
            if (next &&
 801b1b4:	2b00      	cmp	r3, #0
 801b1b6:	dd4d      	ble.n	801b254 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801b1b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801b1ba:	68db      	ldr	r3, [r3, #12]
 801b1bc:	685b      	ldr	r3, [r3, #4]
 801b1be:	b29a      	uxth	r2, r3
 801b1c0:	4b81      	ldr	r3, [pc, #516]	; (801b3c8 <tcp_receive+0xb08>)
 801b1c2:	681b      	ldr	r3, [r3, #0]
 801b1c4:	b29b      	uxth	r3, r3
 801b1c6:	1ad3      	subs	r3, r2, r3
 801b1c8:	b29a      	uxth	r2, r3
 801b1ca:	4b80      	ldr	r3, [pc, #512]	; (801b3cc <tcp_receive+0xb0c>)
 801b1cc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801b1ce:	4b7f      	ldr	r3, [pc, #508]	; (801b3cc <tcp_receive+0xb0c>)
 801b1d0:	68db      	ldr	r3, [r3, #12]
 801b1d2:	899b      	ldrh	r3, [r3, #12]
 801b1d4:	b29b      	uxth	r3, r3
 801b1d6:	4618      	mov	r0, r3
 801b1d8:	f7fa fc08 	bl	80159ec <lwip_htons>
 801b1dc:	4603      	mov	r3, r0
 801b1de:	b2db      	uxtb	r3, r3
 801b1e0:	f003 0302 	and.w	r3, r3, #2
 801b1e4:	2b00      	cmp	r3, #0
 801b1e6:	d005      	beq.n	801b1f4 <tcp_receive+0x934>
                inseg.len -= 1;
 801b1e8:	4b78      	ldr	r3, [pc, #480]	; (801b3cc <tcp_receive+0xb0c>)
 801b1ea:	891b      	ldrh	r3, [r3, #8]
 801b1ec:	3b01      	subs	r3, #1
 801b1ee:	b29a      	uxth	r2, r3
 801b1f0:	4b76      	ldr	r3, [pc, #472]	; (801b3cc <tcp_receive+0xb0c>)
 801b1f2:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801b1f4:	4b75      	ldr	r3, [pc, #468]	; (801b3cc <tcp_receive+0xb0c>)
 801b1f6:	685a      	ldr	r2, [r3, #4]
 801b1f8:	4b74      	ldr	r3, [pc, #464]	; (801b3cc <tcp_receive+0xb0c>)
 801b1fa:	891b      	ldrh	r3, [r3, #8]
 801b1fc:	4619      	mov	r1, r3
 801b1fe:	4610      	mov	r0, r2
 801b200:	f7fb fe4c 	bl	8016e9c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801b204:	4b71      	ldr	r3, [pc, #452]	; (801b3cc <tcp_receive+0xb0c>)
 801b206:	891c      	ldrh	r4, [r3, #8]
 801b208:	4b70      	ldr	r3, [pc, #448]	; (801b3cc <tcp_receive+0xb0c>)
 801b20a:	68db      	ldr	r3, [r3, #12]
 801b20c:	899b      	ldrh	r3, [r3, #12]
 801b20e:	b29b      	uxth	r3, r3
 801b210:	4618      	mov	r0, r3
 801b212:	f7fa fbeb 	bl	80159ec <lwip_htons>
 801b216:	4603      	mov	r3, r0
 801b218:	b2db      	uxtb	r3, r3
 801b21a:	f003 0303 	and.w	r3, r3, #3
 801b21e:	2b00      	cmp	r3, #0
 801b220:	d001      	beq.n	801b226 <tcp_receive+0x966>
 801b222:	2301      	movs	r3, #1
 801b224:	e000      	b.n	801b228 <tcp_receive+0x968>
 801b226:	2300      	movs	r3, #0
 801b228:	4423      	add	r3, r4
 801b22a:	b29a      	uxth	r2, r3
 801b22c:	4b65      	ldr	r3, [pc, #404]	; (801b3c4 <tcp_receive+0xb04>)
 801b22e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801b230:	4b64      	ldr	r3, [pc, #400]	; (801b3c4 <tcp_receive+0xb04>)
 801b232:	881b      	ldrh	r3, [r3, #0]
 801b234:	461a      	mov	r2, r3
 801b236:	4b64      	ldr	r3, [pc, #400]	; (801b3c8 <tcp_receive+0xb08>)
 801b238:	681b      	ldr	r3, [r3, #0]
 801b23a:	441a      	add	r2, r3
 801b23c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801b23e:	68db      	ldr	r3, [r3, #12]
 801b240:	685b      	ldr	r3, [r3, #4]
 801b242:	429a      	cmp	r2, r3
 801b244:	d006      	beq.n	801b254 <tcp_receive+0x994>
 801b246:	4b62      	ldr	r3, [pc, #392]	; (801b3d0 <tcp_receive+0xb10>)
 801b248:	f240 52fd 	movw	r2, #1533	; 0x5fd
 801b24c:	4961      	ldr	r1, [pc, #388]	; (801b3d4 <tcp_receive+0xb14>)
 801b24e:	4862      	ldr	r0, [pc, #392]	; (801b3d8 <tcp_receive+0xb18>)
 801b250:	f005 f9f0 	bl	8020634 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801b254:	687b      	ldr	r3, [r7, #4]
 801b256:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801b258:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801b25a:	4b5a      	ldr	r3, [pc, #360]	; (801b3c4 <tcp_receive+0xb04>)
 801b25c:	881b      	ldrh	r3, [r3, #0]
 801b25e:	461a      	mov	r2, r3
 801b260:	4b59      	ldr	r3, [pc, #356]	; (801b3c8 <tcp_receive+0xb08>)
 801b262:	681b      	ldr	r3, [r3, #0]
 801b264:	441a      	add	r2, r3
 801b266:	687b      	ldr	r3, [r7, #4]
 801b268:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801b26a:	687b      	ldr	r3, [r7, #4]
 801b26c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801b26e:	4b55      	ldr	r3, [pc, #340]	; (801b3c4 <tcp_receive+0xb04>)
 801b270:	881b      	ldrh	r3, [r3, #0]
 801b272:	429a      	cmp	r2, r3
 801b274:	d206      	bcs.n	801b284 <tcp_receive+0x9c4>
 801b276:	4b56      	ldr	r3, [pc, #344]	; (801b3d0 <tcp_receive+0xb10>)
 801b278:	f240 6207 	movw	r2, #1543	; 0x607
 801b27c:	4957      	ldr	r1, [pc, #348]	; (801b3dc <tcp_receive+0xb1c>)
 801b27e:	4856      	ldr	r0, [pc, #344]	; (801b3d8 <tcp_receive+0xb18>)
 801b280:	f005 f9d8 	bl	8020634 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801b284:	687b      	ldr	r3, [r7, #4]
 801b286:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801b288:	4b4e      	ldr	r3, [pc, #312]	; (801b3c4 <tcp_receive+0xb04>)
 801b28a:	881b      	ldrh	r3, [r3, #0]
 801b28c:	1ad3      	subs	r3, r2, r3
 801b28e:	b29a      	uxth	r2, r3
 801b290:	687b      	ldr	r3, [r7, #4]
 801b292:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801b294:	6878      	ldr	r0, [r7, #4]
 801b296:	f7fc fe93 	bl	8017fc0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801b29a:	4b4c      	ldr	r3, [pc, #304]	; (801b3cc <tcp_receive+0xb0c>)
 801b29c:	685b      	ldr	r3, [r3, #4]
 801b29e:	891b      	ldrh	r3, [r3, #8]
 801b2a0:	2b00      	cmp	r3, #0
 801b2a2:	d006      	beq.n	801b2b2 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 801b2a4:	4b49      	ldr	r3, [pc, #292]	; (801b3cc <tcp_receive+0xb0c>)
 801b2a6:	685b      	ldr	r3, [r3, #4]
 801b2a8:	4a4d      	ldr	r2, [pc, #308]	; (801b3e0 <tcp_receive+0xb20>)
 801b2aa:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 801b2ac:	4b47      	ldr	r3, [pc, #284]	; (801b3cc <tcp_receive+0xb0c>)
 801b2ae:	2200      	movs	r2, #0
 801b2b0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801b2b2:	4b46      	ldr	r3, [pc, #280]	; (801b3cc <tcp_receive+0xb0c>)
 801b2b4:	68db      	ldr	r3, [r3, #12]
 801b2b6:	899b      	ldrh	r3, [r3, #12]
 801b2b8:	b29b      	uxth	r3, r3
 801b2ba:	4618      	mov	r0, r3
 801b2bc:	f7fa fb96 	bl	80159ec <lwip_htons>
 801b2c0:	4603      	mov	r3, r0
 801b2c2:	b2db      	uxtb	r3, r3
 801b2c4:	f003 0301 	and.w	r3, r3, #1
 801b2c8:	2b00      	cmp	r3, #0
 801b2ca:	f000 80b8 	beq.w	801b43e <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801b2ce:	4b45      	ldr	r3, [pc, #276]	; (801b3e4 <tcp_receive+0xb24>)
 801b2d0:	781b      	ldrb	r3, [r3, #0]
 801b2d2:	f043 0320 	orr.w	r3, r3, #32
 801b2d6:	b2da      	uxtb	r2, r3
 801b2d8:	4b42      	ldr	r3, [pc, #264]	; (801b3e4 <tcp_receive+0xb24>)
 801b2da:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 801b2dc:	e0af      	b.n	801b43e <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801b2de:	687b      	ldr	r3, [r7, #4]
 801b2e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801b2e2:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801b2e4:	687b      	ldr	r3, [r7, #4]
 801b2e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801b2e8:	68db      	ldr	r3, [r3, #12]
 801b2ea:	685b      	ldr	r3, [r3, #4]
 801b2ec:	4a36      	ldr	r2, [pc, #216]	; (801b3c8 <tcp_receive+0xb08>)
 801b2ee:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801b2f0:	68bb      	ldr	r3, [r7, #8]
 801b2f2:	891b      	ldrh	r3, [r3, #8]
 801b2f4:	461c      	mov	r4, r3
 801b2f6:	68bb      	ldr	r3, [r7, #8]
 801b2f8:	68db      	ldr	r3, [r3, #12]
 801b2fa:	899b      	ldrh	r3, [r3, #12]
 801b2fc:	b29b      	uxth	r3, r3
 801b2fe:	4618      	mov	r0, r3
 801b300:	f7fa fb74 	bl	80159ec <lwip_htons>
 801b304:	4603      	mov	r3, r0
 801b306:	b2db      	uxtb	r3, r3
 801b308:	f003 0303 	and.w	r3, r3, #3
 801b30c:	2b00      	cmp	r3, #0
 801b30e:	d001      	beq.n	801b314 <tcp_receive+0xa54>
 801b310:	2301      	movs	r3, #1
 801b312:	e000      	b.n	801b316 <tcp_receive+0xa56>
 801b314:	2300      	movs	r3, #0
 801b316:	191a      	adds	r2, r3, r4
 801b318:	687b      	ldr	r3, [r7, #4]
 801b31a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b31c:	441a      	add	r2, r3
 801b31e:	687b      	ldr	r3, [r7, #4]
 801b320:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801b322:	687b      	ldr	r3, [r7, #4]
 801b324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801b326:	461c      	mov	r4, r3
 801b328:	68bb      	ldr	r3, [r7, #8]
 801b32a:	891b      	ldrh	r3, [r3, #8]
 801b32c:	461d      	mov	r5, r3
 801b32e:	68bb      	ldr	r3, [r7, #8]
 801b330:	68db      	ldr	r3, [r3, #12]
 801b332:	899b      	ldrh	r3, [r3, #12]
 801b334:	b29b      	uxth	r3, r3
 801b336:	4618      	mov	r0, r3
 801b338:	f7fa fb58 	bl	80159ec <lwip_htons>
 801b33c:	4603      	mov	r3, r0
 801b33e:	b2db      	uxtb	r3, r3
 801b340:	f003 0303 	and.w	r3, r3, #3
 801b344:	2b00      	cmp	r3, #0
 801b346:	d001      	beq.n	801b34c <tcp_receive+0xa8c>
 801b348:	2301      	movs	r3, #1
 801b34a:	e000      	b.n	801b34e <tcp_receive+0xa8e>
 801b34c:	2300      	movs	r3, #0
 801b34e:	442b      	add	r3, r5
 801b350:	429c      	cmp	r4, r3
 801b352:	d206      	bcs.n	801b362 <tcp_receive+0xaa2>
 801b354:	4b1e      	ldr	r3, [pc, #120]	; (801b3d0 <tcp_receive+0xb10>)
 801b356:	f240 622c 	movw	r2, #1580	; 0x62c
 801b35a:	4923      	ldr	r1, [pc, #140]	; (801b3e8 <tcp_receive+0xb28>)
 801b35c:	481e      	ldr	r0, [pc, #120]	; (801b3d8 <tcp_receive+0xb18>)
 801b35e:	f005 f969 	bl	8020634 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801b362:	68bb      	ldr	r3, [r7, #8]
 801b364:	891b      	ldrh	r3, [r3, #8]
 801b366:	461c      	mov	r4, r3
 801b368:	68bb      	ldr	r3, [r7, #8]
 801b36a:	68db      	ldr	r3, [r3, #12]
 801b36c:	899b      	ldrh	r3, [r3, #12]
 801b36e:	b29b      	uxth	r3, r3
 801b370:	4618      	mov	r0, r3
 801b372:	f7fa fb3b 	bl	80159ec <lwip_htons>
 801b376:	4603      	mov	r3, r0
 801b378:	b2db      	uxtb	r3, r3
 801b37a:	f003 0303 	and.w	r3, r3, #3
 801b37e:	2b00      	cmp	r3, #0
 801b380:	d001      	beq.n	801b386 <tcp_receive+0xac6>
 801b382:	2301      	movs	r3, #1
 801b384:	e000      	b.n	801b388 <tcp_receive+0xac8>
 801b386:	2300      	movs	r3, #0
 801b388:	1919      	adds	r1, r3, r4
 801b38a:	687b      	ldr	r3, [r7, #4]
 801b38c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801b38e:	b28b      	uxth	r3, r1
 801b390:	1ad3      	subs	r3, r2, r3
 801b392:	b29a      	uxth	r2, r3
 801b394:	687b      	ldr	r3, [r7, #4]
 801b396:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801b398:	6878      	ldr	r0, [r7, #4]
 801b39a:	f7fc fe11 	bl	8017fc0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801b39e:	68bb      	ldr	r3, [r7, #8]
 801b3a0:	685b      	ldr	r3, [r3, #4]
 801b3a2:	891b      	ldrh	r3, [r3, #8]
 801b3a4:	2b00      	cmp	r3, #0
 801b3a6:	d028      	beq.n	801b3fa <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801b3a8:	4b0d      	ldr	r3, [pc, #52]	; (801b3e0 <tcp_receive+0xb20>)
 801b3aa:	681b      	ldr	r3, [r3, #0]
 801b3ac:	2b00      	cmp	r3, #0
 801b3ae:	d01d      	beq.n	801b3ec <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801b3b0:	4b0b      	ldr	r3, [pc, #44]	; (801b3e0 <tcp_receive+0xb20>)
 801b3b2:	681a      	ldr	r2, [r3, #0]
 801b3b4:	68bb      	ldr	r3, [r7, #8]
 801b3b6:	685b      	ldr	r3, [r3, #4]
 801b3b8:	4619      	mov	r1, r3
 801b3ba:	4610      	mov	r0, r2
 801b3bc:	f7fb ffc2 	bl	8017344 <pbuf_cat>
 801b3c0:	e018      	b.n	801b3f4 <tcp_receive+0xb34>
 801b3c2:	bf00      	nop
 801b3c4:	20009376 	.word	0x20009376
 801b3c8:	2000936c 	.word	0x2000936c
 801b3cc:	2000934c 	.word	0x2000934c
 801b3d0:	08022f74 	.word	0x08022f74
 801b3d4:	08023354 	.word	0x08023354
 801b3d8:	08022fc0 	.word	0x08022fc0
 801b3dc:	08023390 	.word	0x08023390
 801b3e0:	2000937c 	.word	0x2000937c
 801b3e4:	20009379 	.word	0x20009379
 801b3e8:	080233b0 	.word	0x080233b0
            } else {
              recv_data = cseg->p;
 801b3ec:	68bb      	ldr	r3, [r7, #8]
 801b3ee:	685b      	ldr	r3, [r3, #4]
 801b3f0:	4a70      	ldr	r2, [pc, #448]	; (801b5b4 <tcp_receive+0xcf4>)
 801b3f2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 801b3f4:	68bb      	ldr	r3, [r7, #8]
 801b3f6:	2200      	movs	r2, #0
 801b3f8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801b3fa:	68bb      	ldr	r3, [r7, #8]
 801b3fc:	68db      	ldr	r3, [r3, #12]
 801b3fe:	899b      	ldrh	r3, [r3, #12]
 801b400:	b29b      	uxth	r3, r3
 801b402:	4618      	mov	r0, r3
 801b404:	f7fa faf2 	bl	80159ec <lwip_htons>
 801b408:	4603      	mov	r3, r0
 801b40a:	b2db      	uxtb	r3, r3
 801b40c:	f003 0301 	and.w	r3, r3, #1
 801b410:	2b00      	cmp	r3, #0
 801b412:	d00d      	beq.n	801b430 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 801b414:	4b68      	ldr	r3, [pc, #416]	; (801b5b8 <tcp_receive+0xcf8>)
 801b416:	781b      	ldrb	r3, [r3, #0]
 801b418:	f043 0320 	orr.w	r3, r3, #32
 801b41c:	b2da      	uxtb	r2, r3
 801b41e:	4b66      	ldr	r3, [pc, #408]	; (801b5b8 <tcp_receive+0xcf8>)
 801b420:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801b422:	687b      	ldr	r3, [r7, #4]
 801b424:	7d1b      	ldrb	r3, [r3, #20]
 801b426:	2b04      	cmp	r3, #4
 801b428:	d102      	bne.n	801b430 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801b42a:	687b      	ldr	r3, [r7, #4]
 801b42c:	2207      	movs	r2, #7
 801b42e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801b430:	68bb      	ldr	r3, [r7, #8]
 801b432:	681a      	ldr	r2, [r3, #0]
 801b434:	687b      	ldr	r3, [r7, #4]
 801b436:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 801b438:	68b8      	ldr	r0, [r7, #8]
 801b43a:	f7fd fae3 	bl	8018a04 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801b43e:	687b      	ldr	r3, [r7, #4]
 801b440:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801b442:	2b00      	cmp	r3, #0
 801b444:	d008      	beq.n	801b458 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801b446:	687b      	ldr	r3, [r7, #4]
 801b448:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801b44a:	68db      	ldr	r3, [r3, #12]
 801b44c:	685a      	ldr	r2, [r3, #4]
 801b44e:	687b      	ldr	r3, [r7, #4]
 801b450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801b452:	429a      	cmp	r2, r3
 801b454:	f43f af43 	beq.w	801b2de <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801b458:	687b      	ldr	r3, [r7, #4]
 801b45a:	8b5b      	ldrh	r3, [r3, #26]
 801b45c:	f003 0301 	and.w	r3, r3, #1
 801b460:	2b00      	cmp	r3, #0
 801b462:	d00e      	beq.n	801b482 <tcp_receive+0xbc2>
 801b464:	687b      	ldr	r3, [r7, #4]
 801b466:	8b5b      	ldrh	r3, [r3, #26]
 801b468:	f023 0301 	bic.w	r3, r3, #1
 801b46c:	b29a      	uxth	r2, r3
 801b46e:	687b      	ldr	r3, [r7, #4]
 801b470:	835a      	strh	r2, [r3, #26]
 801b472:	687b      	ldr	r3, [r7, #4]
 801b474:	8b5b      	ldrh	r3, [r3, #26]
 801b476:	f043 0302 	orr.w	r3, r3, #2
 801b47a:	b29a      	uxth	r2, r3
 801b47c:	687b      	ldr	r3, [r7, #4]
 801b47e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801b480:	e188      	b.n	801b794 <tcp_receive+0xed4>
        tcp_ack(pcb);
 801b482:	687b      	ldr	r3, [r7, #4]
 801b484:	8b5b      	ldrh	r3, [r3, #26]
 801b486:	f043 0301 	orr.w	r3, r3, #1
 801b48a:	b29a      	uxth	r2, r3
 801b48c:	687b      	ldr	r3, [r7, #4]
 801b48e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801b490:	e180      	b.n	801b794 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801b492:	687b      	ldr	r3, [r7, #4]
 801b494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801b496:	2b00      	cmp	r3, #0
 801b498:	d106      	bne.n	801b4a8 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801b49a:	4848      	ldr	r0, [pc, #288]	; (801b5bc <tcp_receive+0xcfc>)
 801b49c:	f7fd fae8 	bl	8018a70 <tcp_seg_copy>
 801b4a0:	4602      	mov	r2, r0
 801b4a2:	687b      	ldr	r3, [r7, #4]
 801b4a4:	675a      	str	r2, [r3, #116]	; 0x74
 801b4a6:	e16d      	b.n	801b784 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801b4a8:	2300      	movs	r3, #0
 801b4aa:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801b4ac:	687b      	ldr	r3, [r7, #4]
 801b4ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801b4b0:	63bb      	str	r3, [r7, #56]	; 0x38
 801b4b2:	e157      	b.n	801b764 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 801b4b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b4b6:	68db      	ldr	r3, [r3, #12]
 801b4b8:	685a      	ldr	r2, [r3, #4]
 801b4ba:	4b41      	ldr	r3, [pc, #260]	; (801b5c0 <tcp_receive+0xd00>)
 801b4bc:	681b      	ldr	r3, [r3, #0]
 801b4be:	429a      	cmp	r2, r3
 801b4c0:	d11d      	bne.n	801b4fe <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801b4c2:	4b3e      	ldr	r3, [pc, #248]	; (801b5bc <tcp_receive+0xcfc>)
 801b4c4:	891a      	ldrh	r2, [r3, #8]
 801b4c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b4c8:	891b      	ldrh	r3, [r3, #8]
 801b4ca:	429a      	cmp	r2, r3
 801b4cc:	f240 814f 	bls.w	801b76e <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801b4d0:	483a      	ldr	r0, [pc, #232]	; (801b5bc <tcp_receive+0xcfc>)
 801b4d2:	f7fd facd 	bl	8018a70 <tcp_seg_copy>
 801b4d6:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801b4d8:	697b      	ldr	r3, [r7, #20]
 801b4da:	2b00      	cmp	r3, #0
 801b4dc:	f000 8149 	beq.w	801b772 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 801b4e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b4e2:	2b00      	cmp	r3, #0
 801b4e4:	d003      	beq.n	801b4ee <tcp_receive+0xc2e>
                    prev->next = cseg;
 801b4e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b4e8:	697a      	ldr	r2, [r7, #20]
 801b4ea:	601a      	str	r2, [r3, #0]
 801b4ec:	e002      	b.n	801b4f4 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801b4ee:	687b      	ldr	r3, [r7, #4]
 801b4f0:	697a      	ldr	r2, [r7, #20]
 801b4f2:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 801b4f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801b4f6:	6978      	ldr	r0, [r7, #20]
 801b4f8:	f7ff f8de 	bl	801a6b8 <tcp_oos_insert_segment>
                }
                break;
 801b4fc:	e139      	b.n	801b772 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801b4fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b500:	2b00      	cmp	r3, #0
 801b502:	d117      	bne.n	801b534 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801b504:	4b2e      	ldr	r3, [pc, #184]	; (801b5c0 <tcp_receive+0xd00>)
 801b506:	681a      	ldr	r2, [r3, #0]
 801b508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b50a:	68db      	ldr	r3, [r3, #12]
 801b50c:	685b      	ldr	r3, [r3, #4]
 801b50e:	1ad3      	subs	r3, r2, r3
 801b510:	2b00      	cmp	r3, #0
 801b512:	da57      	bge.n	801b5c4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801b514:	4829      	ldr	r0, [pc, #164]	; (801b5bc <tcp_receive+0xcfc>)
 801b516:	f7fd faab 	bl	8018a70 <tcp_seg_copy>
 801b51a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 801b51c:	69bb      	ldr	r3, [r7, #24]
 801b51e:	2b00      	cmp	r3, #0
 801b520:	f000 8129 	beq.w	801b776 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 801b524:	687b      	ldr	r3, [r7, #4]
 801b526:	69ba      	ldr	r2, [r7, #24]
 801b528:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 801b52a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801b52c:	69b8      	ldr	r0, [r7, #24]
 801b52e:	f7ff f8c3 	bl	801a6b8 <tcp_oos_insert_segment>
                  }
                  break;
 801b532:	e120      	b.n	801b776 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801b534:	4b22      	ldr	r3, [pc, #136]	; (801b5c0 <tcp_receive+0xd00>)
 801b536:	681a      	ldr	r2, [r3, #0]
 801b538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b53a:	68db      	ldr	r3, [r3, #12]
 801b53c:	685b      	ldr	r3, [r3, #4]
 801b53e:	1ad3      	subs	r3, r2, r3
 801b540:	3b01      	subs	r3, #1
 801b542:	2b00      	cmp	r3, #0
 801b544:	db3e      	blt.n	801b5c4 <tcp_receive+0xd04>
 801b546:	4b1e      	ldr	r3, [pc, #120]	; (801b5c0 <tcp_receive+0xd00>)
 801b548:	681a      	ldr	r2, [r3, #0]
 801b54a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b54c:	68db      	ldr	r3, [r3, #12]
 801b54e:	685b      	ldr	r3, [r3, #4]
 801b550:	1ad3      	subs	r3, r2, r3
 801b552:	3301      	adds	r3, #1
 801b554:	2b00      	cmp	r3, #0
 801b556:	dc35      	bgt.n	801b5c4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801b558:	4818      	ldr	r0, [pc, #96]	; (801b5bc <tcp_receive+0xcfc>)
 801b55a:	f7fd fa89 	bl	8018a70 <tcp_seg_copy>
 801b55e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801b560:	69fb      	ldr	r3, [r7, #28]
 801b562:	2b00      	cmp	r3, #0
 801b564:	f000 8109 	beq.w	801b77a <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801b568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b56a:	68db      	ldr	r3, [r3, #12]
 801b56c:	685b      	ldr	r3, [r3, #4]
 801b56e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801b570:	8912      	ldrh	r2, [r2, #8]
 801b572:	441a      	add	r2, r3
 801b574:	4b12      	ldr	r3, [pc, #72]	; (801b5c0 <tcp_receive+0xd00>)
 801b576:	681b      	ldr	r3, [r3, #0]
 801b578:	1ad3      	subs	r3, r2, r3
 801b57a:	2b00      	cmp	r3, #0
 801b57c:	dd12      	ble.n	801b5a4 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801b57e:	4b10      	ldr	r3, [pc, #64]	; (801b5c0 <tcp_receive+0xd00>)
 801b580:	681b      	ldr	r3, [r3, #0]
 801b582:	b29a      	uxth	r2, r3
 801b584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b586:	68db      	ldr	r3, [r3, #12]
 801b588:	685b      	ldr	r3, [r3, #4]
 801b58a:	b29b      	uxth	r3, r3
 801b58c:	1ad3      	subs	r3, r2, r3
 801b58e:	b29a      	uxth	r2, r3
 801b590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b592:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801b594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b596:	685a      	ldr	r2, [r3, #4]
 801b598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b59a:	891b      	ldrh	r3, [r3, #8]
 801b59c:	4619      	mov	r1, r3
 801b59e:	4610      	mov	r0, r2
 801b5a0:	f7fb fc7c 	bl	8016e9c <pbuf_realloc>
                    }
                    prev->next = cseg;
 801b5a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b5a6:	69fa      	ldr	r2, [r7, #28]
 801b5a8:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801b5aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801b5ac:	69f8      	ldr	r0, [r7, #28]
 801b5ae:	f7ff f883 	bl	801a6b8 <tcp_oos_insert_segment>
                  }
                  break;
 801b5b2:	e0e2      	b.n	801b77a <tcp_receive+0xeba>
 801b5b4:	2000937c 	.word	0x2000937c
 801b5b8:	20009379 	.word	0x20009379
 801b5bc:	2000934c 	.word	0x2000934c
 801b5c0:	2000936c 	.word	0x2000936c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801b5c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b5c6:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801b5c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b5ca:	681b      	ldr	r3, [r3, #0]
 801b5cc:	2b00      	cmp	r3, #0
 801b5ce:	f040 80c6 	bne.w	801b75e <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801b5d2:	4b80      	ldr	r3, [pc, #512]	; (801b7d4 <tcp_receive+0xf14>)
 801b5d4:	681a      	ldr	r2, [r3, #0]
 801b5d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b5d8:	68db      	ldr	r3, [r3, #12]
 801b5da:	685b      	ldr	r3, [r3, #4]
 801b5dc:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801b5de:	2b00      	cmp	r3, #0
 801b5e0:	f340 80bd 	ble.w	801b75e <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801b5e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b5e6:	68db      	ldr	r3, [r3, #12]
 801b5e8:	899b      	ldrh	r3, [r3, #12]
 801b5ea:	b29b      	uxth	r3, r3
 801b5ec:	4618      	mov	r0, r3
 801b5ee:	f7fa f9fd 	bl	80159ec <lwip_htons>
 801b5f2:	4603      	mov	r3, r0
 801b5f4:	b2db      	uxtb	r3, r3
 801b5f6:	f003 0301 	and.w	r3, r3, #1
 801b5fa:	2b00      	cmp	r3, #0
 801b5fc:	f040 80bf 	bne.w	801b77e <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801b600:	4875      	ldr	r0, [pc, #468]	; (801b7d8 <tcp_receive+0xf18>)
 801b602:	f7fd fa35 	bl	8018a70 <tcp_seg_copy>
 801b606:	4602      	mov	r2, r0
 801b608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b60a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801b60c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b60e:	681b      	ldr	r3, [r3, #0]
 801b610:	2b00      	cmp	r3, #0
 801b612:	f000 80b6 	beq.w	801b782 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801b616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b618:	68db      	ldr	r3, [r3, #12]
 801b61a:	685b      	ldr	r3, [r3, #4]
 801b61c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801b61e:	8912      	ldrh	r2, [r2, #8]
 801b620:	441a      	add	r2, r3
 801b622:	4b6c      	ldr	r3, [pc, #432]	; (801b7d4 <tcp_receive+0xf14>)
 801b624:	681b      	ldr	r3, [r3, #0]
 801b626:	1ad3      	subs	r3, r2, r3
 801b628:	2b00      	cmp	r3, #0
 801b62a:	dd12      	ble.n	801b652 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801b62c:	4b69      	ldr	r3, [pc, #420]	; (801b7d4 <tcp_receive+0xf14>)
 801b62e:	681b      	ldr	r3, [r3, #0]
 801b630:	b29a      	uxth	r2, r3
 801b632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b634:	68db      	ldr	r3, [r3, #12]
 801b636:	685b      	ldr	r3, [r3, #4]
 801b638:	b29b      	uxth	r3, r3
 801b63a:	1ad3      	subs	r3, r2, r3
 801b63c:	b29a      	uxth	r2, r3
 801b63e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b640:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801b642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b644:	685a      	ldr	r2, [r3, #4]
 801b646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b648:	891b      	ldrh	r3, [r3, #8]
 801b64a:	4619      	mov	r1, r3
 801b64c:	4610      	mov	r0, r2
 801b64e:	f7fb fc25 	bl	8016e9c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801b652:	4b62      	ldr	r3, [pc, #392]	; (801b7dc <tcp_receive+0xf1c>)
 801b654:	881b      	ldrh	r3, [r3, #0]
 801b656:	461a      	mov	r2, r3
 801b658:	4b5e      	ldr	r3, [pc, #376]	; (801b7d4 <tcp_receive+0xf14>)
 801b65a:	681b      	ldr	r3, [r3, #0]
 801b65c:	441a      	add	r2, r3
 801b65e:	687b      	ldr	r3, [r7, #4]
 801b660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b662:	6879      	ldr	r1, [r7, #4]
 801b664:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801b666:	440b      	add	r3, r1
 801b668:	1ad3      	subs	r3, r2, r3
 801b66a:	2b00      	cmp	r3, #0
 801b66c:	f340 8089 	ble.w	801b782 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801b670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b672:	681b      	ldr	r3, [r3, #0]
 801b674:	68db      	ldr	r3, [r3, #12]
 801b676:	899b      	ldrh	r3, [r3, #12]
 801b678:	b29b      	uxth	r3, r3
 801b67a:	4618      	mov	r0, r3
 801b67c:	f7fa f9b6 	bl	80159ec <lwip_htons>
 801b680:	4603      	mov	r3, r0
 801b682:	b2db      	uxtb	r3, r3
 801b684:	f003 0301 	and.w	r3, r3, #1
 801b688:	2b00      	cmp	r3, #0
 801b68a:	d022      	beq.n	801b6d2 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801b68c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b68e:	681b      	ldr	r3, [r3, #0]
 801b690:	68db      	ldr	r3, [r3, #12]
 801b692:	899b      	ldrh	r3, [r3, #12]
 801b694:	b29b      	uxth	r3, r3
 801b696:	b21b      	sxth	r3, r3
 801b698:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801b69c:	b21c      	sxth	r4, r3
 801b69e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b6a0:	681b      	ldr	r3, [r3, #0]
 801b6a2:	68db      	ldr	r3, [r3, #12]
 801b6a4:	899b      	ldrh	r3, [r3, #12]
 801b6a6:	b29b      	uxth	r3, r3
 801b6a8:	4618      	mov	r0, r3
 801b6aa:	f7fa f99f 	bl	80159ec <lwip_htons>
 801b6ae:	4603      	mov	r3, r0
 801b6b0:	b2db      	uxtb	r3, r3
 801b6b2:	b29b      	uxth	r3, r3
 801b6b4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801b6b8:	b29b      	uxth	r3, r3
 801b6ba:	4618      	mov	r0, r3
 801b6bc:	f7fa f996 	bl	80159ec <lwip_htons>
 801b6c0:	4603      	mov	r3, r0
 801b6c2:	b21b      	sxth	r3, r3
 801b6c4:	4323      	orrs	r3, r4
 801b6c6:	b21a      	sxth	r2, r3
 801b6c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b6ca:	681b      	ldr	r3, [r3, #0]
 801b6cc:	68db      	ldr	r3, [r3, #12]
 801b6ce:	b292      	uxth	r2, r2
 801b6d0:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801b6d2:	687b      	ldr	r3, [r7, #4]
 801b6d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b6d6:	b29a      	uxth	r2, r3
 801b6d8:	687b      	ldr	r3, [r7, #4]
 801b6da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801b6dc:	4413      	add	r3, r2
 801b6de:	b299      	uxth	r1, r3
 801b6e0:	4b3c      	ldr	r3, [pc, #240]	; (801b7d4 <tcp_receive+0xf14>)
 801b6e2:	681b      	ldr	r3, [r3, #0]
 801b6e4:	b29a      	uxth	r2, r3
 801b6e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b6e8:	681b      	ldr	r3, [r3, #0]
 801b6ea:	1a8a      	subs	r2, r1, r2
 801b6ec:	b292      	uxth	r2, r2
 801b6ee:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801b6f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b6f2:	681b      	ldr	r3, [r3, #0]
 801b6f4:	685a      	ldr	r2, [r3, #4]
 801b6f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b6f8:	681b      	ldr	r3, [r3, #0]
 801b6fa:	891b      	ldrh	r3, [r3, #8]
 801b6fc:	4619      	mov	r1, r3
 801b6fe:	4610      	mov	r0, r2
 801b700:	f7fb fbcc 	bl	8016e9c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801b704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b706:	681b      	ldr	r3, [r3, #0]
 801b708:	891c      	ldrh	r4, [r3, #8]
 801b70a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b70c:	681b      	ldr	r3, [r3, #0]
 801b70e:	68db      	ldr	r3, [r3, #12]
 801b710:	899b      	ldrh	r3, [r3, #12]
 801b712:	b29b      	uxth	r3, r3
 801b714:	4618      	mov	r0, r3
 801b716:	f7fa f969 	bl	80159ec <lwip_htons>
 801b71a:	4603      	mov	r3, r0
 801b71c:	b2db      	uxtb	r3, r3
 801b71e:	f003 0303 	and.w	r3, r3, #3
 801b722:	2b00      	cmp	r3, #0
 801b724:	d001      	beq.n	801b72a <tcp_receive+0xe6a>
 801b726:	2301      	movs	r3, #1
 801b728:	e000      	b.n	801b72c <tcp_receive+0xe6c>
 801b72a:	2300      	movs	r3, #0
 801b72c:	4423      	add	r3, r4
 801b72e:	b29a      	uxth	r2, r3
 801b730:	4b2a      	ldr	r3, [pc, #168]	; (801b7dc <tcp_receive+0xf1c>)
 801b732:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801b734:	4b29      	ldr	r3, [pc, #164]	; (801b7dc <tcp_receive+0xf1c>)
 801b736:	881b      	ldrh	r3, [r3, #0]
 801b738:	461a      	mov	r2, r3
 801b73a:	4b26      	ldr	r3, [pc, #152]	; (801b7d4 <tcp_receive+0xf14>)
 801b73c:	681b      	ldr	r3, [r3, #0]
 801b73e:	441a      	add	r2, r3
 801b740:	687b      	ldr	r3, [r7, #4]
 801b742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b744:	6879      	ldr	r1, [r7, #4]
 801b746:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801b748:	440b      	add	r3, r1
 801b74a:	429a      	cmp	r2, r3
 801b74c:	d019      	beq.n	801b782 <tcp_receive+0xec2>
 801b74e:	4b24      	ldr	r3, [pc, #144]	; (801b7e0 <tcp_receive+0xf20>)
 801b750:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801b754:	4923      	ldr	r1, [pc, #140]	; (801b7e4 <tcp_receive+0xf24>)
 801b756:	4824      	ldr	r0, [pc, #144]	; (801b7e8 <tcp_receive+0xf28>)
 801b758:	f004 ff6c 	bl	8020634 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801b75c:	e011      	b.n	801b782 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801b75e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b760:	681b      	ldr	r3, [r3, #0]
 801b762:	63bb      	str	r3, [r7, #56]	; 0x38
 801b764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b766:	2b00      	cmp	r3, #0
 801b768:	f47f aea4 	bne.w	801b4b4 <tcp_receive+0xbf4>
 801b76c:	e00a      	b.n	801b784 <tcp_receive+0xec4>
                break;
 801b76e:	bf00      	nop
 801b770:	e008      	b.n	801b784 <tcp_receive+0xec4>
                break;
 801b772:	bf00      	nop
 801b774:	e006      	b.n	801b784 <tcp_receive+0xec4>
                  break;
 801b776:	bf00      	nop
 801b778:	e004      	b.n	801b784 <tcp_receive+0xec4>
                  break;
 801b77a:	bf00      	nop
 801b77c:	e002      	b.n	801b784 <tcp_receive+0xec4>
                  break;
 801b77e:	bf00      	nop
 801b780:	e000      	b.n	801b784 <tcp_receive+0xec4>
                break;
 801b782:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801b784:	6878      	ldr	r0, [r7, #4]
 801b786:	f001 fe9d 	bl	801d4c4 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801b78a:	e003      	b.n	801b794 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801b78c:	6878      	ldr	r0, [r7, #4]
 801b78e:	f001 fe99 	bl	801d4c4 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801b792:	e01a      	b.n	801b7ca <tcp_receive+0xf0a>
 801b794:	e019      	b.n	801b7ca <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801b796:	4b0f      	ldr	r3, [pc, #60]	; (801b7d4 <tcp_receive+0xf14>)
 801b798:	681a      	ldr	r2, [r3, #0]
 801b79a:	687b      	ldr	r3, [r7, #4]
 801b79c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b79e:	1ad3      	subs	r3, r2, r3
 801b7a0:	2b00      	cmp	r3, #0
 801b7a2:	db0a      	blt.n	801b7ba <tcp_receive+0xefa>
 801b7a4:	4b0b      	ldr	r3, [pc, #44]	; (801b7d4 <tcp_receive+0xf14>)
 801b7a6:	681a      	ldr	r2, [r3, #0]
 801b7a8:	687b      	ldr	r3, [r7, #4]
 801b7aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b7ac:	6879      	ldr	r1, [r7, #4]
 801b7ae:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801b7b0:	440b      	add	r3, r1
 801b7b2:	1ad3      	subs	r3, r2, r3
 801b7b4:	3301      	adds	r3, #1
 801b7b6:	2b00      	cmp	r3, #0
 801b7b8:	dd07      	ble.n	801b7ca <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 801b7ba:	687b      	ldr	r3, [r7, #4]
 801b7bc:	8b5b      	ldrh	r3, [r3, #26]
 801b7be:	f043 0302 	orr.w	r3, r3, #2
 801b7c2:	b29a      	uxth	r2, r3
 801b7c4:	687b      	ldr	r3, [r7, #4]
 801b7c6:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801b7c8:	e7ff      	b.n	801b7ca <tcp_receive+0xf0a>
 801b7ca:	bf00      	nop
 801b7cc:	3750      	adds	r7, #80	; 0x50
 801b7ce:	46bd      	mov	sp, r7
 801b7d0:	bdb0      	pop	{r4, r5, r7, pc}
 801b7d2:	bf00      	nop
 801b7d4:	2000936c 	.word	0x2000936c
 801b7d8:	2000934c 	.word	0x2000934c
 801b7dc:	20009376 	.word	0x20009376
 801b7e0:	08022f74 	.word	0x08022f74
 801b7e4:	0802331c 	.word	0x0802331c
 801b7e8:	08022fc0 	.word	0x08022fc0

0801b7ec <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801b7ec:	b480      	push	{r7}
 801b7ee:	b083      	sub	sp, #12
 801b7f0:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801b7f2:	4b15      	ldr	r3, [pc, #84]	; (801b848 <tcp_get_next_optbyte+0x5c>)
 801b7f4:	881b      	ldrh	r3, [r3, #0]
 801b7f6:	1c5a      	adds	r2, r3, #1
 801b7f8:	b291      	uxth	r1, r2
 801b7fa:	4a13      	ldr	r2, [pc, #76]	; (801b848 <tcp_get_next_optbyte+0x5c>)
 801b7fc:	8011      	strh	r1, [r2, #0]
 801b7fe:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801b800:	4b12      	ldr	r3, [pc, #72]	; (801b84c <tcp_get_next_optbyte+0x60>)
 801b802:	681b      	ldr	r3, [r3, #0]
 801b804:	2b00      	cmp	r3, #0
 801b806:	d004      	beq.n	801b812 <tcp_get_next_optbyte+0x26>
 801b808:	4b11      	ldr	r3, [pc, #68]	; (801b850 <tcp_get_next_optbyte+0x64>)
 801b80a:	881b      	ldrh	r3, [r3, #0]
 801b80c:	88fa      	ldrh	r2, [r7, #6]
 801b80e:	429a      	cmp	r2, r3
 801b810:	d208      	bcs.n	801b824 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801b812:	4b10      	ldr	r3, [pc, #64]	; (801b854 <tcp_get_next_optbyte+0x68>)
 801b814:	681b      	ldr	r3, [r3, #0]
 801b816:	3314      	adds	r3, #20
 801b818:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801b81a:	88fb      	ldrh	r3, [r7, #6]
 801b81c:	683a      	ldr	r2, [r7, #0]
 801b81e:	4413      	add	r3, r2
 801b820:	781b      	ldrb	r3, [r3, #0]
 801b822:	e00b      	b.n	801b83c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801b824:	88fb      	ldrh	r3, [r7, #6]
 801b826:	b2da      	uxtb	r2, r3
 801b828:	4b09      	ldr	r3, [pc, #36]	; (801b850 <tcp_get_next_optbyte+0x64>)
 801b82a:	881b      	ldrh	r3, [r3, #0]
 801b82c:	b2db      	uxtb	r3, r3
 801b82e:	1ad3      	subs	r3, r2, r3
 801b830:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801b832:	4b06      	ldr	r3, [pc, #24]	; (801b84c <tcp_get_next_optbyte+0x60>)
 801b834:	681a      	ldr	r2, [r3, #0]
 801b836:	797b      	ldrb	r3, [r7, #5]
 801b838:	4413      	add	r3, r2
 801b83a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801b83c:	4618      	mov	r0, r3
 801b83e:	370c      	adds	r7, #12
 801b840:	46bd      	mov	sp, r7
 801b842:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b846:	4770      	bx	lr
 801b848:	20009368 	.word	0x20009368
 801b84c:	20009364 	.word	0x20009364
 801b850:	20009362 	.word	0x20009362
 801b854:	2000935c 	.word	0x2000935c

0801b858 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801b858:	b580      	push	{r7, lr}
 801b85a:	b084      	sub	sp, #16
 801b85c:	af00      	add	r7, sp, #0
 801b85e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801b860:	687b      	ldr	r3, [r7, #4]
 801b862:	2b00      	cmp	r3, #0
 801b864:	d106      	bne.n	801b874 <tcp_parseopt+0x1c>
 801b866:	4b31      	ldr	r3, [pc, #196]	; (801b92c <tcp_parseopt+0xd4>)
 801b868:	f240 727d 	movw	r2, #1917	; 0x77d
 801b86c:	4930      	ldr	r1, [pc, #192]	; (801b930 <tcp_parseopt+0xd8>)
 801b86e:	4831      	ldr	r0, [pc, #196]	; (801b934 <tcp_parseopt+0xdc>)
 801b870:	f004 fee0 	bl	8020634 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801b874:	4b30      	ldr	r3, [pc, #192]	; (801b938 <tcp_parseopt+0xe0>)
 801b876:	881b      	ldrh	r3, [r3, #0]
 801b878:	2b00      	cmp	r3, #0
 801b87a:	d053      	beq.n	801b924 <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801b87c:	4b2f      	ldr	r3, [pc, #188]	; (801b93c <tcp_parseopt+0xe4>)
 801b87e:	2200      	movs	r2, #0
 801b880:	801a      	strh	r2, [r3, #0]
 801b882:	e043      	b.n	801b90c <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 801b884:	f7ff ffb2 	bl	801b7ec <tcp_get_next_optbyte>
 801b888:	4603      	mov	r3, r0
 801b88a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801b88c:	7bfb      	ldrb	r3, [r7, #15]
 801b88e:	2b01      	cmp	r3, #1
 801b890:	d03c      	beq.n	801b90c <tcp_parseopt+0xb4>
 801b892:	2b02      	cmp	r3, #2
 801b894:	d002      	beq.n	801b89c <tcp_parseopt+0x44>
 801b896:	2b00      	cmp	r3, #0
 801b898:	d03f      	beq.n	801b91a <tcp_parseopt+0xc2>
 801b89a:	e026      	b.n	801b8ea <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801b89c:	f7ff ffa6 	bl	801b7ec <tcp_get_next_optbyte>
 801b8a0:	4603      	mov	r3, r0
 801b8a2:	2b04      	cmp	r3, #4
 801b8a4:	d13b      	bne.n	801b91e <tcp_parseopt+0xc6>
 801b8a6:	4b25      	ldr	r3, [pc, #148]	; (801b93c <tcp_parseopt+0xe4>)
 801b8a8:	881b      	ldrh	r3, [r3, #0]
 801b8aa:	3302      	adds	r3, #2
 801b8ac:	4a22      	ldr	r2, [pc, #136]	; (801b938 <tcp_parseopt+0xe0>)
 801b8ae:	8812      	ldrh	r2, [r2, #0]
 801b8b0:	4293      	cmp	r3, r2
 801b8b2:	dc34      	bgt.n	801b91e <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801b8b4:	f7ff ff9a 	bl	801b7ec <tcp_get_next_optbyte>
 801b8b8:	4603      	mov	r3, r0
 801b8ba:	b29b      	uxth	r3, r3
 801b8bc:	021b      	lsls	r3, r3, #8
 801b8be:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801b8c0:	f7ff ff94 	bl	801b7ec <tcp_get_next_optbyte>
 801b8c4:	4603      	mov	r3, r0
 801b8c6:	b29a      	uxth	r2, r3
 801b8c8:	89bb      	ldrh	r3, [r7, #12]
 801b8ca:	4313      	orrs	r3, r2
 801b8cc:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801b8ce:	89bb      	ldrh	r3, [r7, #12]
 801b8d0:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801b8d4:	d804      	bhi.n	801b8e0 <tcp_parseopt+0x88>
 801b8d6:	89bb      	ldrh	r3, [r7, #12]
 801b8d8:	2b00      	cmp	r3, #0
 801b8da:	d001      	beq.n	801b8e0 <tcp_parseopt+0x88>
 801b8dc:	89ba      	ldrh	r2, [r7, #12]
 801b8de:	e001      	b.n	801b8e4 <tcp_parseopt+0x8c>
 801b8e0:	f44f 7206 	mov.w	r2, #536	; 0x218
 801b8e4:	687b      	ldr	r3, [r7, #4]
 801b8e6:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 801b8e8:	e010      	b.n	801b90c <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801b8ea:	f7ff ff7f 	bl	801b7ec <tcp_get_next_optbyte>
 801b8ee:	4603      	mov	r3, r0
 801b8f0:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801b8f2:	7afb      	ldrb	r3, [r7, #11]
 801b8f4:	2b01      	cmp	r3, #1
 801b8f6:	d914      	bls.n	801b922 <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801b8f8:	7afb      	ldrb	r3, [r7, #11]
 801b8fa:	b29a      	uxth	r2, r3
 801b8fc:	4b0f      	ldr	r3, [pc, #60]	; (801b93c <tcp_parseopt+0xe4>)
 801b8fe:	881b      	ldrh	r3, [r3, #0]
 801b900:	4413      	add	r3, r2
 801b902:	b29b      	uxth	r3, r3
 801b904:	3b02      	subs	r3, #2
 801b906:	b29a      	uxth	r2, r3
 801b908:	4b0c      	ldr	r3, [pc, #48]	; (801b93c <tcp_parseopt+0xe4>)
 801b90a:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801b90c:	4b0b      	ldr	r3, [pc, #44]	; (801b93c <tcp_parseopt+0xe4>)
 801b90e:	881a      	ldrh	r2, [r3, #0]
 801b910:	4b09      	ldr	r3, [pc, #36]	; (801b938 <tcp_parseopt+0xe0>)
 801b912:	881b      	ldrh	r3, [r3, #0]
 801b914:	429a      	cmp	r2, r3
 801b916:	d3b5      	bcc.n	801b884 <tcp_parseopt+0x2c>
 801b918:	e004      	b.n	801b924 <tcp_parseopt+0xcc>
          return;
 801b91a:	bf00      	nop
 801b91c:	e002      	b.n	801b924 <tcp_parseopt+0xcc>
            return;
 801b91e:	bf00      	nop
 801b920:	e000      	b.n	801b924 <tcp_parseopt+0xcc>
            return;
 801b922:	bf00      	nop
      }
    }
  }
}
 801b924:	3710      	adds	r7, #16
 801b926:	46bd      	mov	sp, r7
 801b928:	bd80      	pop	{r7, pc}
 801b92a:	bf00      	nop
 801b92c:	08022f74 	.word	0x08022f74
 801b930:	080233d8 	.word	0x080233d8
 801b934:	08022fc0 	.word	0x08022fc0
 801b938:	20009360 	.word	0x20009360
 801b93c:	20009368 	.word	0x20009368

0801b940 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801b940:	b480      	push	{r7}
 801b942:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 801b944:	4b05      	ldr	r3, [pc, #20]	; (801b95c <tcp_trigger_input_pcb_close+0x1c>)
 801b946:	781b      	ldrb	r3, [r3, #0]
 801b948:	f043 0310 	orr.w	r3, r3, #16
 801b94c:	b2da      	uxtb	r2, r3
 801b94e:	4b03      	ldr	r3, [pc, #12]	; (801b95c <tcp_trigger_input_pcb_close+0x1c>)
 801b950:	701a      	strb	r2, [r3, #0]
}
 801b952:	bf00      	nop
 801b954:	46bd      	mov	sp, r7
 801b956:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b95a:	4770      	bx	lr
 801b95c:	20009379 	.word	0x20009379

0801b960 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801b960:	b580      	push	{r7, lr}
 801b962:	b084      	sub	sp, #16
 801b964:	af00      	add	r7, sp, #0
 801b966:	60f8      	str	r0, [r7, #12]
 801b968:	60b9      	str	r1, [r7, #8]
 801b96a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801b96c:	68fb      	ldr	r3, [r7, #12]
 801b96e:	2b00      	cmp	r3, #0
 801b970:	d00a      	beq.n	801b988 <tcp_route+0x28>
 801b972:	68fb      	ldr	r3, [r7, #12]
 801b974:	7a1b      	ldrb	r3, [r3, #8]
 801b976:	2b00      	cmp	r3, #0
 801b978:	d006      	beq.n	801b988 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801b97a:	68fb      	ldr	r3, [r7, #12]
 801b97c:	7a1b      	ldrb	r3, [r3, #8]
 801b97e:	4618      	mov	r0, r3
 801b980:	f7fb f888 	bl	8016a94 <netif_get_by_index>
 801b984:	4603      	mov	r3, r0
 801b986:	e003      	b.n	801b990 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801b988:	6878      	ldr	r0, [r7, #4]
 801b98a:	f003 fb17 	bl	801efbc <ip4_route>
 801b98e:	4603      	mov	r3, r0
  }
}
 801b990:	4618      	mov	r0, r3
 801b992:	3710      	adds	r7, #16
 801b994:	46bd      	mov	sp, r7
 801b996:	bd80      	pop	{r7, pc}

0801b998 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801b998:	b590      	push	{r4, r7, lr}
 801b99a:	b087      	sub	sp, #28
 801b99c:	af00      	add	r7, sp, #0
 801b99e:	60f8      	str	r0, [r7, #12]
 801b9a0:	60b9      	str	r1, [r7, #8]
 801b9a2:	603b      	str	r3, [r7, #0]
 801b9a4:	4613      	mov	r3, r2
 801b9a6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801b9a8:	68fb      	ldr	r3, [r7, #12]
 801b9aa:	2b00      	cmp	r3, #0
 801b9ac:	d105      	bne.n	801b9ba <tcp_create_segment+0x22>
 801b9ae:	4b44      	ldr	r3, [pc, #272]	; (801bac0 <tcp_create_segment+0x128>)
 801b9b0:	22a3      	movs	r2, #163	; 0xa3
 801b9b2:	4944      	ldr	r1, [pc, #272]	; (801bac4 <tcp_create_segment+0x12c>)
 801b9b4:	4844      	ldr	r0, [pc, #272]	; (801bac8 <tcp_create_segment+0x130>)
 801b9b6:	f004 fe3d 	bl	8020634 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801b9ba:	68bb      	ldr	r3, [r7, #8]
 801b9bc:	2b00      	cmp	r3, #0
 801b9be:	d105      	bne.n	801b9cc <tcp_create_segment+0x34>
 801b9c0:	4b3f      	ldr	r3, [pc, #252]	; (801bac0 <tcp_create_segment+0x128>)
 801b9c2:	22a4      	movs	r2, #164	; 0xa4
 801b9c4:	4941      	ldr	r1, [pc, #260]	; (801bacc <tcp_create_segment+0x134>)
 801b9c6:	4840      	ldr	r0, [pc, #256]	; (801bac8 <tcp_create_segment+0x130>)
 801b9c8:	f004 fe34 	bl	8020634 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801b9cc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801b9d0:	009b      	lsls	r3, r3, #2
 801b9d2:	b2db      	uxtb	r3, r3
 801b9d4:	f003 0304 	and.w	r3, r3, #4
 801b9d8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801b9da:	2003      	movs	r0, #3
 801b9dc:	f7fa fcf2 	bl	80163c4 <memp_malloc>
 801b9e0:	6138      	str	r0, [r7, #16]
 801b9e2:	693b      	ldr	r3, [r7, #16]
 801b9e4:	2b00      	cmp	r3, #0
 801b9e6:	d104      	bne.n	801b9f2 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801b9e8:	68b8      	ldr	r0, [r7, #8]
 801b9ea:	f7fb fbdd 	bl	80171a8 <pbuf_free>
    return NULL;
 801b9ee:	2300      	movs	r3, #0
 801b9f0:	e061      	b.n	801bab6 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801b9f2:	693b      	ldr	r3, [r7, #16]
 801b9f4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801b9f8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801b9fa:	693b      	ldr	r3, [r7, #16]
 801b9fc:	2200      	movs	r2, #0
 801b9fe:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801ba00:	693b      	ldr	r3, [r7, #16]
 801ba02:	68ba      	ldr	r2, [r7, #8]
 801ba04:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801ba06:	68bb      	ldr	r3, [r7, #8]
 801ba08:	891a      	ldrh	r2, [r3, #8]
 801ba0a:	7dfb      	ldrb	r3, [r7, #23]
 801ba0c:	b29b      	uxth	r3, r3
 801ba0e:	429a      	cmp	r2, r3
 801ba10:	d205      	bcs.n	801ba1e <tcp_create_segment+0x86>
 801ba12:	4b2b      	ldr	r3, [pc, #172]	; (801bac0 <tcp_create_segment+0x128>)
 801ba14:	22b0      	movs	r2, #176	; 0xb0
 801ba16:	492e      	ldr	r1, [pc, #184]	; (801bad0 <tcp_create_segment+0x138>)
 801ba18:	482b      	ldr	r0, [pc, #172]	; (801bac8 <tcp_create_segment+0x130>)
 801ba1a:	f004 fe0b 	bl	8020634 <iprintf>
  seg->len = p->tot_len - optlen;
 801ba1e:	68bb      	ldr	r3, [r7, #8]
 801ba20:	891a      	ldrh	r2, [r3, #8]
 801ba22:	7dfb      	ldrb	r3, [r7, #23]
 801ba24:	b29b      	uxth	r3, r3
 801ba26:	1ad3      	subs	r3, r2, r3
 801ba28:	b29a      	uxth	r2, r3
 801ba2a:	693b      	ldr	r3, [r7, #16]
 801ba2c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801ba2e:	2114      	movs	r1, #20
 801ba30:	68b8      	ldr	r0, [r7, #8]
 801ba32:	f7fb fb23 	bl	801707c <pbuf_add_header>
 801ba36:	4603      	mov	r3, r0
 801ba38:	2b00      	cmp	r3, #0
 801ba3a:	d004      	beq.n	801ba46 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801ba3c:	6938      	ldr	r0, [r7, #16]
 801ba3e:	f7fc ffe1 	bl	8018a04 <tcp_seg_free>
    return NULL;
 801ba42:	2300      	movs	r3, #0
 801ba44:	e037      	b.n	801bab6 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801ba46:	693b      	ldr	r3, [r7, #16]
 801ba48:	685b      	ldr	r3, [r3, #4]
 801ba4a:	685a      	ldr	r2, [r3, #4]
 801ba4c:	693b      	ldr	r3, [r7, #16]
 801ba4e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801ba50:	68fb      	ldr	r3, [r7, #12]
 801ba52:	8ada      	ldrh	r2, [r3, #22]
 801ba54:	693b      	ldr	r3, [r7, #16]
 801ba56:	68dc      	ldr	r4, [r3, #12]
 801ba58:	4610      	mov	r0, r2
 801ba5a:	f7f9 ffc7 	bl	80159ec <lwip_htons>
 801ba5e:	4603      	mov	r3, r0
 801ba60:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801ba62:	68fb      	ldr	r3, [r7, #12]
 801ba64:	8b1a      	ldrh	r2, [r3, #24]
 801ba66:	693b      	ldr	r3, [r7, #16]
 801ba68:	68dc      	ldr	r4, [r3, #12]
 801ba6a:	4610      	mov	r0, r2
 801ba6c:	f7f9 ffbe 	bl	80159ec <lwip_htons>
 801ba70:	4603      	mov	r3, r0
 801ba72:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801ba74:	693b      	ldr	r3, [r7, #16]
 801ba76:	68dc      	ldr	r4, [r3, #12]
 801ba78:	6838      	ldr	r0, [r7, #0]
 801ba7a:	f7f9 ffcc 	bl	8015a16 <lwip_htonl>
 801ba7e:	4603      	mov	r3, r0
 801ba80:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801ba82:	7dfb      	ldrb	r3, [r7, #23]
 801ba84:	089b      	lsrs	r3, r3, #2
 801ba86:	b2db      	uxtb	r3, r3
 801ba88:	b29b      	uxth	r3, r3
 801ba8a:	3305      	adds	r3, #5
 801ba8c:	b29b      	uxth	r3, r3
 801ba8e:	031b      	lsls	r3, r3, #12
 801ba90:	b29a      	uxth	r2, r3
 801ba92:	79fb      	ldrb	r3, [r7, #7]
 801ba94:	b29b      	uxth	r3, r3
 801ba96:	4313      	orrs	r3, r2
 801ba98:	b29a      	uxth	r2, r3
 801ba9a:	693b      	ldr	r3, [r7, #16]
 801ba9c:	68dc      	ldr	r4, [r3, #12]
 801ba9e:	4610      	mov	r0, r2
 801baa0:	f7f9 ffa4 	bl	80159ec <lwip_htons>
 801baa4:	4603      	mov	r3, r0
 801baa6:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801baa8:	693b      	ldr	r3, [r7, #16]
 801baaa:	68db      	ldr	r3, [r3, #12]
 801baac:	2200      	movs	r2, #0
 801baae:	749a      	strb	r2, [r3, #18]
 801bab0:	2200      	movs	r2, #0
 801bab2:	74da      	strb	r2, [r3, #19]
  return seg;
 801bab4:	693b      	ldr	r3, [r7, #16]
}
 801bab6:	4618      	mov	r0, r3
 801bab8:	371c      	adds	r7, #28
 801baba:	46bd      	mov	sp, r7
 801babc:	bd90      	pop	{r4, r7, pc}
 801babe:	bf00      	nop
 801bac0:	080233f4 	.word	0x080233f4
 801bac4:	08023428 	.word	0x08023428
 801bac8:	08023448 	.word	0x08023448
 801bacc:	08023470 	.word	0x08023470
 801bad0:	08023494 	.word	0x08023494

0801bad4 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 801bad4:	b580      	push	{r7, lr}
 801bad6:	b086      	sub	sp, #24
 801bad8:	af00      	add	r7, sp, #0
 801bada:	607b      	str	r3, [r7, #4]
 801badc:	4603      	mov	r3, r0
 801bade:	73fb      	strb	r3, [r7, #15]
 801bae0:	460b      	mov	r3, r1
 801bae2:	81bb      	strh	r3, [r7, #12]
 801bae4:	4613      	mov	r3, r2
 801bae6:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 801bae8:	89bb      	ldrh	r3, [r7, #12]
 801baea:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 801baec:	687b      	ldr	r3, [r7, #4]
 801baee:	2b00      	cmp	r3, #0
 801baf0:	d105      	bne.n	801bafe <tcp_pbuf_prealloc+0x2a>
 801baf2:	4b30      	ldr	r3, [pc, #192]	; (801bbb4 <tcp_pbuf_prealloc+0xe0>)
 801baf4:	22e8      	movs	r2, #232	; 0xe8
 801baf6:	4930      	ldr	r1, [pc, #192]	; (801bbb8 <tcp_pbuf_prealloc+0xe4>)
 801baf8:	4830      	ldr	r0, [pc, #192]	; (801bbbc <tcp_pbuf_prealloc+0xe8>)
 801bafa:	f004 fd9b 	bl	8020634 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801bafe:	6a3b      	ldr	r3, [r7, #32]
 801bb00:	2b00      	cmp	r3, #0
 801bb02:	d105      	bne.n	801bb10 <tcp_pbuf_prealloc+0x3c>
 801bb04:	4b2b      	ldr	r3, [pc, #172]	; (801bbb4 <tcp_pbuf_prealloc+0xe0>)
 801bb06:	22e9      	movs	r2, #233	; 0xe9
 801bb08:	492d      	ldr	r1, [pc, #180]	; (801bbc0 <tcp_pbuf_prealloc+0xec>)
 801bb0a:	482c      	ldr	r0, [pc, #176]	; (801bbbc <tcp_pbuf_prealloc+0xe8>)
 801bb0c:	f004 fd92 	bl	8020634 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 801bb10:	89ba      	ldrh	r2, [r7, #12]
 801bb12:	897b      	ldrh	r3, [r7, #10]
 801bb14:	429a      	cmp	r2, r3
 801bb16:	d221      	bcs.n	801bb5c <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801bb18:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801bb1c:	f003 0302 	and.w	r3, r3, #2
 801bb20:	2b00      	cmp	r3, #0
 801bb22:	d111      	bne.n	801bb48 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 801bb24:	6a3b      	ldr	r3, [r7, #32]
 801bb26:	8b5b      	ldrh	r3, [r3, #26]
 801bb28:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801bb2c:	2b00      	cmp	r3, #0
 801bb2e:	d115      	bne.n	801bb5c <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 801bb30:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801bb34:	2b00      	cmp	r3, #0
 801bb36:	d007      	beq.n	801bb48 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 801bb38:	6a3b      	ldr	r3, [r7, #32]
 801bb3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 801bb3c:	2b00      	cmp	r3, #0
 801bb3e:	d103      	bne.n	801bb48 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 801bb40:	6a3b      	ldr	r3, [r7, #32]
 801bb42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 801bb44:	2b00      	cmp	r3, #0
 801bb46:	d009      	beq.n	801bb5c <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801bb48:	89bb      	ldrh	r3, [r7, #12]
 801bb4a:	f203 231b 	addw	r3, r3, #539	; 0x21b
 801bb4e:	f023 0203 	bic.w	r2, r3, #3
 801bb52:	897b      	ldrh	r3, [r7, #10]
 801bb54:	4293      	cmp	r3, r2
 801bb56:	bf28      	it	cs
 801bb58:	4613      	movcs	r3, r2
 801bb5a:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801bb5c:	8af9      	ldrh	r1, [r7, #22]
 801bb5e:	7bfb      	ldrb	r3, [r7, #15]
 801bb60:	f44f 7220 	mov.w	r2, #640	; 0x280
 801bb64:	4618      	mov	r0, r3
 801bb66:	f7fb f83f 	bl	8016be8 <pbuf_alloc>
 801bb6a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801bb6c:	693b      	ldr	r3, [r7, #16]
 801bb6e:	2b00      	cmp	r3, #0
 801bb70:	d101      	bne.n	801bb76 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801bb72:	2300      	movs	r3, #0
 801bb74:	e019      	b.n	801bbaa <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801bb76:	693b      	ldr	r3, [r7, #16]
 801bb78:	681b      	ldr	r3, [r3, #0]
 801bb7a:	2b00      	cmp	r3, #0
 801bb7c:	d006      	beq.n	801bb8c <tcp_pbuf_prealloc+0xb8>
 801bb7e:	4b0d      	ldr	r3, [pc, #52]	; (801bbb4 <tcp_pbuf_prealloc+0xe0>)
 801bb80:	f240 120b 	movw	r2, #267	; 0x10b
 801bb84:	490f      	ldr	r1, [pc, #60]	; (801bbc4 <tcp_pbuf_prealloc+0xf0>)
 801bb86:	480d      	ldr	r0, [pc, #52]	; (801bbbc <tcp_pbuf_prealloc+0xe8>)
 801bb88:	f004 fd54 	bl	8020634 <iprintf>
  *oversize = p->len - length;
 801bb8c:	693b      	ldr	r3, [r7, #16]
 801bb8e:	895a      	ldrh	r2, [r3, #10]
 801bb90:	89bb      	ldrh	r3, [r7, #12]
 801bb92:	1ad3      	subs	r3, r2, r3
 801bb94:	b29a      	uxth	r2, r3
 801bb96:	687b      	ldr	r3, [r7, #4]
 801bb98:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801bb9a:	693b      	ldr	r3, [r7, #16]
 801bb9c:	89ba      	ldrh	r2, [r7, #12]
 801bb9e:	811a      	strh	r2, [r3, #8]
 801bba0:	693b      	ldr	r3, [r7, #16]
 801bba2:	891a      	ldrh	r2, [r3, #8]
 801bba4:	693b      	ldr	r3, [r7, #16]
 801bba6:	815a      	strh	r2, [r3, #10]
  return p;
 801bba8:	693b      	ldr	r3, [r7, #16]
}
 801bbaa:	4618      	mov	r0, r3
 801bbac:	3718      	adds	r7, #24
 801bbae:	46bd      	mov	sp, r7
 801bbb0:	bd80      	pop	{r7, pc}
 801bbb2:	bf00      	nop
 801bbb4:	080233f4 	.word	0x080233f4
 801bbb8:	080234ac 	.word	0x080234ac
 801bbbc:	08023448 	.word	0x08023448
 801bbc0:	080234d0 	.word	0x080234d0
 801bbc4:	080234f0 	.word	0x080234f0

0801bbc8 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 801bbc8:	b580      	push	{r7, lr}
 801bbca:	b082      	sub	sp, #8
 801bbcc:	af00      	add	r7, sp, #0
 801bbce:	6078      	str	r0, [r7, #4]
 801bbd0:	460b      	mov	r3, r1
 801bbd2:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 801bbd4:	687b      	ldr	r3, [r7, #4]
 801bbd6:	2b00      	cmp	r3, #0
 801bbd8:	d106      	bne.n	801bbe8 <tcp_write_checks+0x20>
 801bbda:	4b33      	ldr	r3, [pc, #204]	; (801bca8 <tcp_write_checks+0xe0>)
 801bbdc:	f240 1233 	movw	r2, #307	; 0x133
 801bbe0:	4932      	ldr	r1, [pc, #200]	; (801bcac <tcp_write_checks+0xe4>)
 801bbe2:	4833      	ldr	r0, [pc, #204]	; (801bcb0 <tcp_write_checks+0xe8>)
 801bbe4:	f004 fd26 	bl	8020634 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 801bbe8:	687b      	ldr	r3, [r7, #4]
 801bbea:	7d1b      	ldrb	r3, [r3, #20]
 801bbec:	2b04      	cmp	r3, #4
 801bbee:	d00e      	beq.n	801bc0e <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 801bbf0:	687b      	ldr	r3, [r7, #4]
 801bbf2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 801bbf4:	2b07      	cmp	r3, #7
 801bbf6:	d00a      	beq.n	801bc0e <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 801bbf8:	687b      	ldr	r3, [r7, #4]
 801bbfa:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 801bbfc:	2b02      	cmp	r3, #2
 801bbfe:	d006      	beq.n	801bc0e <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 801bc00:	687b      	ldr	r3, [r7, #4]
 801bc02:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 801bc04:	2b03      	cmp	r3, #3
 801bc06:	d002      	beq.n	801bc0e <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 801bc08:	f06f 030a 	mvn.w	r3, #10
 801bc0c:	e048      	b.n	801bca0 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 801bc0e:	887b      	ldrh	r3, [r7, #2]
 801bc10:	2b00      	cmp	r3, #0
 801bc12:	d101      	bne.n	801bc18 <tcp_write_checks+0x50>
    return ERR_OK;
 801bc14:	2300      	movs	r3, #0
 801bc16:	e043      	b.n	801bca0 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 801bc18:	687b      	ldr	r3, [r7, #4]
 801bc1a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801bc1e:	887a      	ldrh	r2, [r7, #2]
 801bc20:	429a      	cmp	r2, r3
 801bc22:	d909      	bls.n	801bc38 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801bc24:	687b      	ldr	r3, [r7, #4]
 801bc26:	8b5b      	ldrh	r3, [r3, #26]
 801bc28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bc2c:	b29a      	uxth	r2, r3
 801bc2e:	687b      	ldr	r3, [r7, #4]
 801bc30:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801bc32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801bc36:	e033      	b.n	801bca0 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801bc38:	687b      	ldr	r3, [r7, #4]
 801bc3a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801bc3e:	2b08      	cmp	r3, #8
 801bc40:	d909      	bls.n	801bc56 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801bc42:	687b      	ldr	r3, [r7, #4]
 801bc44:	8b5b      	ldrh	r3, [r3, #26]
 801bc46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bc4a:	b29a      	uxth	r2, r3
 801bc4c:	687b      	ldr	r3, [r7, #4]
 801bc4e:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801bc50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801bc54:	e024      	b.n	801bca0 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 801bc56:	687b      	ldr	r3, [r7, #4]
 801bc58:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801bc5c:	2b00      	cmp	r3, #0
 801bc5e:	d00f      	beq.n	801bc80 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801bc60:	687b      	ldr	r3, [r7, #4]
 801bc62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801bc64:	2b00      	cmp	r3, #0
 801bc66:	d11a      	bne.n	801bc9e <tcp_write_checks+0xd6>
 801bc68:	687b      	ldr	r3, [r7, #4]
 801bc6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801bc6c:	2b00      	cmp	r3, #0
 801bc6e:	d116      	bne.n	801bc9e <tcp_write_checks+0xd6>
 801bc70:	4b0d      	ldr	r3, [pc, #52]	; (801bca8 <tcp_write_checks+0xe0>)
 801bc72:	f44f 72ab 	mov.w	r2, #342	; 0x156
 801bc76:	490f      	ldr	r1, [pc, #60]	; (801bcb4 <tcp_write_checks+0xec>)
 801bc78:	480d      	ldr	r0, [pc, #52]	; (801bcb0 <tcp_write_checks+0xe8>)
 801bc7a:	f004 fcdb 	bl	8020634 <iprintf>
 801bc7e:	e00e      	b.n	801bc9e <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801bc80:	687b      	ldr	r3, [r7, #4]
 801bc82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801bc84:	2b00      	cmp	r3, #0
 801bc86:	d103      	bne.n	801bc90 <tcp_write_checks+0xc8>
 801bc88:	687b      	ldr	r3, [r7, #4]
 801bc8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801bc8c:	2b00      	cmp	r3, #0
 801bc8e:	d006      	beq.n	801bc9e <tcp_write_checks+0xd6>
 801bc90:	4b05      	ldr	r3, [pc, #20]	; (801bca8 <tcp_write_checks+0xe0>)
 801bc92:	f240 1259 	movw	r2, #345	; 0x159
 801bc96:	4908      	ldr	r1, [pc, #32]	; (801bcb8 <tcp_write_checks+0xf0>)
 801bc98:	4805      	ldr	r0, [pc, #20]	; (801bcb0 <tcp_write_checks+0xe8>)
 801bc9a:	f004 fccb 	bl	8020634 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801bc9e:	2300      	movs	r3, #0
}
 801bca0:	4618      	mov	r0, r3
 801bca2:	3708      	adds	r7, #8
 801bca4:	46bd      	mov	sp, r7
 801bca6:	bd80      	pop	{r7, pc}
 801bca8:	080233f4 	.word	0x080233f4
 801bcac:	08023504 	.word	0x08023504
 801bcb0:	08023448 	.word	0x08023448
 801bcb4:	08023524 	.word	0x08023524
 801bcb8:	08023560 	.word	0x08023560

0801bcbc <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 801bcbc:	b590      	push	{r4, r7, lr}
 801bcbe:	b09b      	sub	sp, #108	; 0x6c
 801bcc0:	af04      	add	r7, sp, #16
 801bcc2:	60f8      	str	r0, [r7, #12]
 801bcc4:	60b9      	str	r1, [r7, #8]
 801bcc6:	4611      	mov	r1, r2
 801bcc8:	461a      	mov	r2, r3
 801bcca:	460b      	mov	r3, r1
 801bccc:	80fb      	strh	r3, [r7, #6]
 801bcce:	4613      	mov	r3, r2
 801bcd0:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801bcd2:	2300      	movs	r3, #0
 801bcd4:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801bcd6:	2300      	movs	r3, #0
 801bcd8:	653b      	str	r3, [r7, #80]	; 0x50
 801bcda:	2300      	movs	r3, #0
 801bcdc:	64fb      	str	r3, [r7, #76]	; 0x4c
 801bcde:	2300      	movs	r3, #0
 801bce0:	64bb      	str	r3, [r7, #72]	; 0x48
 801bce2:	2300      	movs	r3, #0
 801bce4:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801bce6:	2300      	movs	r3, #0
 801bce8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 801bcec:	2300      	movs	r3, #0
 801bcee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801bcf2:	2300      	movs	r3, #0
 801bcf4:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801bcf6:	2300      	movs	r3, #0
 801bcf8:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 801bcfa:	2300      	movs	r3, #0
 801bcfc:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801bcfe:	68fb      	ldr	r3, [r7, #12]
 801bd00:	2b00      	cmp	r3, #0
 801bd02:	d109      	bne.n	801bd18 <tcp_write+0x5c>
 801bd04:	4ba5      	ldr	r3, [pc, #660]	; (801bf9c <tcp_write+0x2e0>)
 801bd06:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801bd0a:	49a5      	ldr	r1, [pc, #660]	; (801bfa0 <tcp_write+0x2e4>)
 801bd0c:	48a5      	ldr	r0, [pc, #660]	; (801bfa4 <tcp_write+0x2e8>)
 801bd0e:	f004 fc91 	bl	8020634 <iprintf>
 801bd12:	f06f 030f 	mvn.w	r3, #15
 801bd16:	e32c      	b.n	801c372 <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801bd18:	68fb      	ldr	r3, [r7, #12]
 801bd1a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801bd1e:	085b      	lsrs	r3, r3, #1
 801bd20:	b29a      	uxth	r2, r3
 801bd22:	68fb      	ldr	r3, [r7, #12]
 801bd24:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801bd26:	4293      	cmp	r3, r2
 801bd28:	bf28      	it	cs
 801bd2a:	4613      	movcs	r3, r2
 801bd2c:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 801bd2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801bd30:	2b00      	cmp	r3, #0
 801bd32:	d102      	bne.n	801bd3a <tcp_write+0x7e>
 801bd34:	68fb      	ldr	r3, [r7, #12]
 801bd36:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801bd38:	e000      	b.n	801bd3c <tcp_write+0x80>
 801bd3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801bd3c:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801bd3e:	68bb      	ldr	r3, [r7, #8]
 801bd40:	2b00      	cmp	r3, #0
 801bd42:	d109      	bne.n	801bd58 <tcp_write+0x9c>
 801bd44:	4b95      	ldr	r3, [pc, #596]	; (801bf9c <tcp_write+0x2e0>)
 801bd46:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 801bd4a:	4997      	ldr	r1, [pc, #604]	; (801bfa8 <tcp_write+0x2ec>)
 801bd4c:	4895      	ldr	r0, [pc, #596]	; (801bfa4 <tcp_write+0x2e8>)
 801bd4e:	f004 fc71 	bl	8020634 <iprintf>
 801bd52:	f06f 030f 	mvn.w	r3, #15
 801bd56:	e30c      	b.n	801c372 <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 801bd58:	88fb      	ldrh	r3, [r7, #6]
 801bd5a:	4619      	mov	r1, r3
 801bd5c:	68f8      	ldr	r0, [r7, #12]
 801bd5e:	f7ff ff33 	bl	801bbc8 <tcp_write_checks>
 801bd62:	4603      	mov	r3, r0
 801bd64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 801bd68:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801bd6c:	2b00      	cmp	r3, #0
 801bd6e:	d002      	beq.n	801bd76 <tcp_write+0xba>
    return err;
 801bd70:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801bd74:	e2fd      	b.n	801c372 <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 801bd76:	68fb      	ldr	r3, [r7, #12]
 801bd78:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801bd7c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801bd80:	2300      	movs	r3, #0
 801bd82:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801bd86:	68fb      	ldr	r3, [r7, #12]
 801bd88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801bd8a:	2b00      	cmp	r3, #0
 801bd8c:	f000 80f7 	beq.w	801bf7e <tcp_write+0x2c2>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801bd90:	68fb      	ldr	r3, [r7, #12]
 801bd92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801bd94:	653b      	str	r3, [r7, #80]	; 0x50
 801bd96:	e002      	b.n	801bd9e <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 801bd98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801bd9a:	681b      	ldr	r3, [r3, #0]
 801bd9c:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801bd9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801bda0:	681b      	ldr	r3, [r3, #0]
 801bda2:	2b00      	cmp	r3, #0
 801bda4:	d1f8      	bne.n	801bd98 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801bda6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801bda8:	7a9b      	ldrb	r3, [r3, #10]
 801bdaa:	009b      	lsls	r3, r3, #2
 801bdac:	b29b      	uxth	r3, r3
 801bdae:	f003 0304 	and.w	r3, r3, #4
 801bdb2:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801bdb4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801bdb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801bdb8:	891b      	ldrh	r3, [r3, #8]
 801bdba:	4619      	mov	r1, r3
 801bdbc:	8c3b      	ldrh	r3, [r7, #32]
 801bdbe:	440b      	add	r3, r1
 801bdc0:	429a      	cmp	r2, r3
 801bdc2:	da06      	bge.n	801bdd2 <tcp_write+0x116>
 801bdc4:	4b75      	ldr	r3, [pc, #468]	; (801bf9c <tcp_write+0x2e0>)
 801bdc6:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801bdca:	4978      	ldr	r1, [pc, #480]	; (801bfac <tcp_write+0x2f0>)
 801bdcc:	4875      	ldr	r0, [pc, #468]	; (801bfa4 <tcp_write+0x2e8>)
 801bdce:	f004 fc31 	bl	8020634 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801bdd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801bdd4:	891a      	ldrh	r2, [r3, #8]
 801bdd6:	8c3b      	ldrh	r3, [r7, #32]
 801bdd8:	4413      	add	r3, r2
 801bdda:	b29b      	uxth	r3, r3
 801bddc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801bdde:	1ad3      	subs	r3, r2, r3
 801bde0:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 801bde2:	68fb      	ldr	r3, [r7, #12]
 801bde4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801bde8:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 801bdea:	8a7b      	ldrh	r3, [r7, #18]
 801bdec:	2b00      	cmp	r3, #0
 801bdee:	d027      	beq.n	801be40 <tcp_write+0x184>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801bdf0:	8a7b      	ldrh	r3, [r7, #18]
 801bdf2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801bdf4:	429a      	cmp	r2, r3
 801bdf6:	d206      	bcs.n	801be06 <tcp_write+0x14a>
 801bdf8:	4b68      	ldr	r3, [pc, #416]	; (801bf9c <tcp_write+0x2e0>)
 801bdfa:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801bdfe:	496c      	ldr	r1, [pc, #432]	; (801bfb0 <tcp_write+0x2f4>)
 801be00:	4868      	ldr	r0, [pc, #416]	; (801bfa4 <tcp_write+0x2e8>)
 801be02:	f004 fc17 	bl	8020634 <iprintf>
      seg = last_unsent;
 801be06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801be08:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801be0a:	8a7b      	ldrh	r3, [r7, #18]
 801be0c:	88fa      	ldrh	r2, [r7, #6]
 801be0e:	429a      	cmp	r2, r3
 801be10:	d901      	bls.n	801be16 <tcp_write+0x15a>
 801be12:	8a7b      	ldrh	r3, [r7, #18]
 801be14:	e000      	b.n	801be18 <tcp_write+0x15c>
 801be16:	88fb      	ldrh	r3, [r7, #6]
 801be18:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801be1a:	4293      	cmp	r3, r2
 801be1c:	bfa8      	it	ge
 801be1e:	4613      	movge	r3, r2
 801be20:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 801be22:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801be26:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801be28:	4413      	add	r3, r2
 801be2a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 801be2e:	8a7a      	ldrh	r2, [r7, #18]
 801be30:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801be32:	1ad3      	subs	r3, r2, r3
 801be34:	b29b      	uxth	r3, r3
 801be36:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 801be38:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801be3a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801be3c:	1ad3      	subs	r3, r2, r3
 801be3e:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801be40:	8a7b      	ldrh	r3, [r7, #18]
 801be42:	2b00      	cmp	r3, #0
 801be44:	d00b      	beq.n	801be5e <tcp_write+0x1a2>
 801be46:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801be4a:	88fb      	ldrh	r3, [r7, #6]
 801be4c:	429a      	cmp	r2, r3
 801be4e:	d006      	beq.n	801be5e <tcp_write+0x1a2>
 801be50:	4b52      	ldr	r3, [pc, #328]	; (801bf9c <tcp_write+0x2e0>)
 801be52:	f44f 7200 	mov.w	r2, #512	; 0x200
 801be56:	4957      	ldr	r1, [pc, #348]	; (801bfb4 <tcp_write+0x2f8>)
 801be58:	4852      	ldr	r0, [pc, #328]	; (801bfa4 <tcp_write+0x2e8>)
 801be5a:	f004 fbeb 	bl	8020634 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801be5e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801be62:	88fb      	ldrh	r3, [r7, #6]
 801be64:	429a      	cmp	r2, r3
 801be66:	f080 8168 	bcs.w	801c13a <tcp_write+0x47e>
 801be6a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801be6c:	2b00      	cmp	r3, #0
 801be6e:	f000 8164 	beq.w	801c13a <tcp_write+0x47e>
 801be72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801be74:	891b      	ldrh	r3, [r3, #8]
 801be76:	2b00      	cmp	r3, #0
 801be78:	f000 815f 	beq.w	801c13a <tcp_write+0x47e>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801be7c:	88fa      	ldrh	r2, [r7, #6]
 801be7e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801be82:	1ad2      	subs	r2, r2, r3
 801be84:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801be86:	4293      	cmp	r3, r2
 801be88:	bfa8      	it	ge
 801be8a:	4613      	movge	r3, r2
 801be8c:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 801be8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801be90:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801be92:	797b      	ldrb	r3, [r7, #5]
 801be94:	f003 0301 	and.w	r3, r3, #1
 801be98:	2b00      	cmp	r3, #0
 801be9a:	d027      	beq.n	801beec <tcp_write+0x230>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801be9c:	f107 0012 	add.w	r0, r7, #18
 801bea0:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801bea2:	8bf9      	ldrh	r1, [r7, #30]
 801bea4:	2301      	movs	r3, #1
 801bea6:	9302      	str	r3, [sp, #8]
 801bea8:	797b      	ldrb	r3, [r7, #5]
 801beaa:	9301      	str	r3, [sp, #4]
 801beac:	68fb      	ldr	r3, [r7, #12]
 801beae:	9300      	str	r3, [sp, #0]
 801beb0:	4603      	mov	r3, r0
 801beb2:	2000      	movs	r0, #0
 801beb4:	f7ff fe0e 	bl	801bad4 <tcp_pbuf_prealloc>
 801beb8:	6578      	str	r0, [r7, #84]	; 0x54
 801beba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801bebc:	2b00      	cmp	r3, #0
 801bebe:	f000 8226 	beq.w	801c30e <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801bec2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801bec4:	6858      	ldr	r0, [r3, #4]
 801bec6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801beca:	68ba      	ldr	r2, [r7, #8]
 801becc:	4413      	add	r3, r2
 801bece:	8bfa      	ldrh	r2, [r7, #30]
 801bed0:	4619      	mov	r1, r3
 801bed2:	f004 fb9c 	bl	802060e <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 801bed6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801bed8:	f7fb f9f4 	bl	80172c4 <pbuf_clen>
 801bedc:	4603      	mov	r3, r0
 801bede:	461a      	mov	r2, r3
 801bee0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801bee4:	4413      	add	r3, r2
 801bee6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801beea:	e041      	b.n	801bf70 <tcp_write+0x2b4>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801beec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801beee:	685b      	ldr	r3, [r3, #4]
 801bef0:	637b      	str	r3, [r7, #52]	; 0x34
 801bef2:	e002      	b.n	801befa <tcp_write+0x23e>
 801bef4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bef6:	681b      	ldr	r3, [r3, #0]
 801bef8:	637b      	str	r3, [r7, #52]	; 0x34
 801befa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801befc:	681b      	ldr	r3, [r3, #0]
 801befe:	2b00      	cmp	r3, #0
 801bf00:	d1f8      	bne.n	801bef4 <tcp_write+0x238>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801bf02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bf04:	7b1b      	ldrb	r3, [r3, #12]
 801bf06:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801bf0a:	2b00      	cmp	r3, #0
 801bf0c:	d115      	bne.n	801bf3a <tcp_write+0x27e>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801bf0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bf10:	685b      	ldr	r3, [r3, #4]
 801bf12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801bf14:	8952      	ldrh	r2, [r2, #10]
 801bf16:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801bf18:	68ba      	ldr	r2, [r7, #8]
 801bf1a:	429a      	cmp	r2, r3
 801bf1c:	d10d      	bne.n	801bf3a <tcp_write+0x27e>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801bf1e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801bf22:	2b00      	cmp	r3, #0
 801bf24:	d006      	beq.n	801bf34 <tcp_write+0x278>
 801bf26:	4b1d      	ldr	r3, [pc, #116]	; (801bf9c <tcp_write+0x2e0>)
 801bf28:	f240 2231 	movw	r2, #561	; 0x231
 801bf2c:	4922      	ldr	r1, [pc, #136]	; (801bfb8 <tcp_write+0x2fc>)
 801bf2e:	481d      	ldr	r0, [pc, #116]	; (801bfa4 <tcp_write+0x2e8>)
 801bf30:	f004 fb80 	bl	8020634 <iprintf>
          extendlen = seglen;
 801bf34:	8bfb      	ldrh	r3, [r7, #30]
 801bf36:	87bb      	strh	r3, [r7, #60]	; 0x3c
 801bf38:	e01a      	b.n	801bf70 <tcp_write+0x2b4>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801bf3a:	8bfb      	ldrh	r3, [r7, #30]
 801bf3c:	2201      	movs	r2, #1
 801bf3e:	4619      	mov	r1, r3
 801bf40:	2000      	movs	r0, #0
 801bf42:	f7fa fe51 	bl	8016be8 <pbuf_alloc>
 801bf46:	6578      	str	r0, [r7, #84]	; 0x54
 801bf48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801bf4a:	2b00      	cmp	r3, #0
 801bf4c:	f000 81e1 	beq.w	801c312 <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801bf50:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801bf54:	68ba      	ldr	r2, [r7, #8]
 801bf56:	441a      	add	r2, r3
 801bf58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801bf5a:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801bf5c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801bf5e:	f7fb f9b1 	bl	80172c4 <pbuf_clen>
 801bf62:	4603      	mov	r3, r0
 801bf64:	461a      	mov	r2, r3
 801bf66:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801bf6a:	4413      	add	r3, r2
 801bf6c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801bf70:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801bf74:	8bfb      	ldrh	r3, [r7, #30]
 801bf76:	4413      	add	r3, r2
 801bf78:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801bf7c:	e0dd      	b.n	801c13a <tcp_write+0x47e>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801bf7e:	68fb      	ldr	r3, [r7, #12]
 801bf80:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801bf84:	2b00      	cmp	r3, #0
 801bf86:	f000 80d8 	beq.w	801c13a <tcp_write+0x47e>
 801bf8a:	4b04      	ldr	r3, [pc, #16]	; (801bf9c <tcp_write+0x2e0>)
 801bf8c:	f240 224b 	movw	r2, #587	; 0x24b
 801bf90:	490a      	ldr	r1, [pc, #40]	; (801bfbc <tcp_write+0x300>)
 801bf92:	4804      	ldr	r0, [pc, #16]	; (801bfa4 <tcp_write+0x2e8>)
 801bf94:	f004 fb4e 	bl	8020634 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 801bf98:	e0cf      	b.n	801c13a <tcp_write+0x47e>
 801bf9a:	bf00      	nop
 801bf9c:	080233f4 	.word	0x080233f4
 801bfa0:	08023594 	.word	0x08023594
 801bfa4:	08023448 	.word	0x08023448
 801bfa8:	080235ac 	.word	0x080235ac
 801bfac:	080235e0 	.word	0x080235e0
 801bfb0:	080235f8 	.word	0x080235f8
 801bfb4:	08023618 	.word	0x08023618
 801bfb8:	08023638 	.word	0x08023638
 801bfbc:	08023664 	.word	0x08023664
    struct pbuf *p;
    u16_t left = len - pos;
 801bfc0:	88fa      	ldrh	r2, [r7, #6]
 801bfc2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801bfc6:	1ad3      	subs	r3, r2, r3
 801bfc8:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801bfca:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801bfce:	b29b      	uxth	r3, r3
 801bfd0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801bfd2:	1ad3      	subs	r3, r2, r3
 801bfd4:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801bfd6:	8b7a      	ldrh	r2, [r7, #26]
 801bfd8:	8bbb      	ldrh	r3, [r7, #28]
 801bfda:	4293      	cmp	r3, r2
 801bfdc:	bf28      	it	cs
 801bfde:	4613      	movcs	r3, r2
 801bfe0:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801bfe2:	797b      	ldrb	r3, [r7, #5]
 801bfe4:	f003 0301 	and.w	r3, r3, #1
 801bfe8:	2b00      	cmp	r3, #0
 801bfea:	d036      	beq.n	801c05a <tcp_write+0x39e>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801bfec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801bff0:	b29a      	uxth	r2, r3
 801bff2:	8b3b      	ldrh	r3, [r7, #24]
 801bff4:	4413      	add	r3, r2
 801bff6:	b299      	uxth	r1, r3
 801bff8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801bffa:	2b00      	cmp	r3, #0
 801bffc:	bf0c      	ite	eq
 801bffe:	2301      	moveq	r3, #1
 801c000:	2300      	movne	r3, #0
 801c002:	b2db      	uxtb	r3, r3
 801c004:	f107 0012 	add.w	r0, r7, #18
 801c008:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801c00a:	9302      	str	r3, [sp, #8]
 801c00c:	797b      	ldrb	r3, [r7, #5]
 801c00e:	9301      	str	r3, [sp, #4]
 801c010:	68fb      	ldr	r3, [r7, #12]
 801c012:	9300      	str	r3, [sp, #0]
 801c014:	4603      	mov	r3, r0
 801c016:	2036      	movs	r0, #54	; 0x36
 801c018:	f7ff fd5c 	bl	801bad4 <tcp_pbuf_prealloc>
 801c01c:	6338      	str	r0, [r7, #48]	; 0x30
 801c01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c020:	2b00      	cmp	r3, #0
 801c022:	f000 8178 	beq.w	801c316 <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801c026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c028:	895b      	ldrh	r3, [r3, #10]
 801c02a:	8b3a      	ldrh	r2, [r7, #24]
 801c02c:	429a      	cmp	r2, r3
 801c02e:	d906      	bls.n	801c03e <tcp_write+0x382>
 801c030:	4b8c      	ldr	r3, [pc, #560]	; (801c264 <tcp_write+0x5a8>)
 801c032:	f240 2267 	movw	r2, #615	; 0x267
 801c036:	498c      	ldr	r1, [pc, #560]	; (801c268 <tcp_write+0x5ac>)
 801c038:	488c      	ldr	r0, [pc, #560]	; (801c26c <tcp_write+0x5b0>)
 801c03a:	f004 fafb 	bl	8020634 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801c03e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c040:	685a      	ldr	r2, [r3, #4]
 801c042:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801c046:	18d0      	adds	r0, r2, r3
 801c048:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801c04c:	68ba      	ldr	r2, [r7, #8]
 801c04e:	4413      	add	r3, r2
 801c050:	8b3a      	ldrh	r2, [r7, #24]
 801c052:	4619      	mov	r1, r3
 801c054:	f004 fadb 	bl	802060e <memcpy>
 801c058:	e02f      	b.n	801c0ba <tcp_write+0x3fe>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801c05a:	8a7b      	ldrh	r3, [r7, #18]
 801c05c:	2b00      	cmp	r3, #0
 801c05e:	d006      	beq.n	801c06e <tcp_write+0x3b2>
 801c060:	4b80      	ldr	r3, [pc, #512]	; (801c264 <tcp_write+0x5a8>)
 801c062:	f240 2271 	movw	r2, #625	; 0x271
 801c066:	4982      	ldr	r1, [pc, #520]	; (801c270 <tcp_write+0x5b4>)
 801c068:	4880      	ldr	r0, [pc, #512]	; (801c26c <tcp_write+0x5b0>)
 801c06a:	f004 fae3 	bl	8020634 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801c06e:	8b3b      	ldrh	r3, [r7, #24]
 801c070:	2201      	movs	r2, #1
 801c072:	4619      	mov	r1, r3
 801c074:	2036      	movs	r0, #54	; 0x36
 801c076:	f7fa fdb7 	bl	8016be8 <pbuf_alloc>
 801c07a:	6178      	str	r0, [r7, #20]
 801c07c:	697b      	ldr	r3, [r7, #20]
 801c07e:	2b00      	cmp	r3, #0
 801c080:	f000 814b 	beq.w	801c31a <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801c084:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801c088:	68ba      	ldr	r2, [r7, #8]
 801c08a:	441a      	add	r2, r3
 801c08c:	697b      	ldr	r3, [r7, #20]
 801c08e:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801c090:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801c094:	b29b      	uxth	r3, r3
 801c096:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c09a:	4619      	mov	r1, r3
 801c09c:	2036      	movs	r0, #54	; 0x36
 801c09e:	f7fa fda3 	bl	8016be8 <pbuf_alloc>
 801c0a2:	6338      	str	r0, [r7, #48]	; 0x30
 801c0a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c0a6:	2b00      	cmp	r3, #0
 801c0a8:	d103      	bne.n	801c0b2 <tcp_write+0x3f6>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 801c0aa:	6978      	ldr	r0, [r7, #20]
 801c0ac:	f7fb f87c 	bl	80171a8 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 801c0b0:	e136      	b.n	801c320 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 801c0b2:	6979      	ldr	r1, [r7, #20]
 801c0b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801c0b6:	f7fb f945 	bl	8017344 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 801c0ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801c0bc:	f7fb f902 	bl	80172c4 <pbuf_clen>
 801c0c0:	4603      	mov	r3, r0
 801c0c2:	461a      	mov	r2, r3
 801c0c4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801c0c8:	4413      	add	r3, r2
 801c0ca:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801c0ce:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801c0d2:	2b09      	cmp	r3, #9
 801c0d4:	d903      	bls.n	801c0de <tcp_write+0x422>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 801c0d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801c0d8:	f7fb f866 	bl	80171a8 <pbuf_free>
      goto memerr;
 801c0dc:	e120      	b.n	801c320 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801c0de:	68fb      	ldr	r3, [r7, #12]
 801c0e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801c0e2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801c0e6:	441a      	add	r2, r3
 801c0e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c0ec:	9300      	str	r3, [sp, #0]
 801c0ee:	4613      	mov	r3, r2
 801c0f0:	2200      	movs	r2, #0
 801c0f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801c0f4:	68f8      	ldr	r0, [r7, #12]
 801c0f6:	f7ff fc4f 	bl	801b998 <tcp_create_segment>
 801c0fa:	64f8      	str	r0, [r7, #76]	; 0x4c
 801c0fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c0fe:	2b00      	cmp	r3, #0
 801c100:	f000 810d 	beq.w	801c31e <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 801c104:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801c106:	2b00      	cmp	r3, #0
 801c108:	d102      	bne.n	801c110 <tcp_write+0x454>
      queue = seg;
 801c10a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c10c:	647b      	str	r3, [r7, #68]	; 0x44
 801c10e:	e00c      	b.n	801c12a <tcp_write+0x46e>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801c110:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801c112:	2b00      	cmp	r3, #0
 801c114:	d106      	bne.n	801c124 <tcp_write+0x468>
 801c116:	4b53      	ldr	r3, [pc, #332]	; (801c264 <tcp_write+0x5a8>)
 801c118:	f240 22ab 	movw	r2, #683	; 0x2ab
 801c11c:	4955      	ldr	r1, [pc, #340]	; (801c274 <tcp_write+0x5b8>)
 801c11e:	4853      	ldr	r0, [pc, #332]	; (801c26c <tcp_write+0x5b0>)
 801c120:	f004 fa88 	bl	8020634 <iprintf>
      prev_seg->next = seg;
 801c124:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801c126:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801c128:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801c12a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c12c:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801c12e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801c132:	8b3b      	ldrh	r3, [r7, #24]
 801c134:	4413      	add	r3, r2
 801c136:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 801c13a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801c13e:	88fb      	ldrh	r3, [r7, #6]
 801c140:	429a      	cmp	r2, r3
 801c142:	f4ff af3d 	bcc.w	801bfc0 <tcp_write+0x304>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 801c146:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801c148:	2b00      	cmp	r3, #0
 801c14a:	d02c      	beq.n	801c1a6 <tcp_write+0x4ea>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801c14c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c14e:	685b      	ldr	r3, [r3, #4]
 801c150:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c152:	e01e      	b.n	801c192 <tcp_write+0x4d6>
      p->tot_len += oversize_used;
 801c154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c156:	891a      	ldrh	r2, [r3, #8]
 801c158:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801c15a:	4413      	add	r3, r2
 801c15c:	b29a      	uxth	r2, r3
 801c15e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c160:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 801c162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c164:	681b      	ldr	r3, [r3, #0]
 801c166:	2b00      	cmp	r3, #0
 801c168:	d110      	bne.n	801c18c <tcp_write+0x4d0>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801c16a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c16c:	685b      	ldr	r3, [r3, #4]
 801c16e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c170:	8952      	ldrh	r2, [r2, #10]
 801c172:	4413      	add	r3, r2
 801c174:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801c176:	68b9      	ldr	r1, [r7, #8]
 801c178:	4618      	mov	r0, r3
 801c17a:	f004 fa48 	bl	802060e <memcpy>
        p->len += oversize_used;
 801c17e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c180:	895a      	ldrh	r2, [r3, #10]
 801c182:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801c184:	4413      	add	r3, r2
 801c186:	b29a      	uxth	r2, r3
 801c188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c18a:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801c18c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c18e:	681b      	ldr	r3, [r3, #0]
 801c190:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c194:	2b00      	cmp	r3, #0
 801c196:	d1dd      	bne.n	801c154 <tcp_write+0x498>
      }
    }
    last_unsent->len += oversize_used;
 801c198:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c19a:	891a      	ldrh	r2, [r3, #8]
 801c19c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801c19e:	4413      	add	r3, r2
 801c1a0:	b29a      	uxth	r2, r3
 801c1a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c1a4:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 801c1a6:	8a7a      	ldrh	r2, [r7, #18]
 801c1a8:	68fb      	ldr	r3, [r7, #12]
 801c1aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801c1ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801c1b0:	2b00      	cmp	r3, #0
 801c1b2:	d018      	beq.n	801c1e6 <tcp_write+0x52a>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801c1b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c1b6:	2b00      	cmp	r3, #0
 801c1b8:	d106      	bne.n	801c1c8 <tcp_write+0x50c>
 801c1ba:	4b2a      	ldr	r3, [pc, #168]	; (801c264 <tcp_write+0x5a8>)
 801c1bc:	f240 22e1 	movw	r2, #737	; 0x2e1
 801c1c0:	492d      	ldr	r1, [pc, #180]	; (801c278 <tcp_write+0x5bc>)
 801c1c2:	482a      	ldr	r0, [pc, #168]	; (801c26c <tcp_write+0x5b0>)
 801c1c4:	f004 fa36 	bl	8020634 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 801c1c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c1ca:	685b      	ldr	r3, [r3, #4]
 801c1cc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801c1ce:	4618      	mov	r0, r3
 801c1d0:	f7fb f8b8 	bl	8017344 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 801c1d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c1d6:	891a      	ldrh	r2, [r3, #8]
 801c1d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801c1da:	891b      	ldrh	r3, [r3, #8]
 801c1dc:	4413      	add	r3, r2
 801c1de:	b29a      	uxth	r2, r3
 801c1e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c1e2:	811a      	strh	r2, [r3, #8]
 801c1e4:	e037      	b.n	801c256 <tcp_write+0x59a>
  } else if (extendlen > 0) {
 801c1e6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c1e8:	2b00      	cmp	r3, #0
 801c1ea:	d034      	beq.n	801c256 <tcp_write+0x59a>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801c1ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c1ee:	2b00      	cmp	r3, #0
 801c1f0:	d003      	beq.n	801c1fa <tcp_write+0x53e>
 801c1f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c1f4:	685b      	ldr	r3, [r3, #4]
 801c1f6:	2b00      	cmp	r3, #0
 801c1f8:	d106      	bne.n	801c208 <tcp_write+0x54c>
 801c1fa:	4b1a      	ldr	r3, [pc, #104]	; (801c264 <tcp_write+0x5a8>)
 801c1fc:	f240 22e7 	movw	r2, #743	; 0x2e7
 801c200:	491e      	ldr	r1, [pc, #120]	; (801c27c <tcp_write+0x5c0>)
 801c202:	481a      	ldr	r0, [pc, #104]	; (801c26c <tcp_write+0x5b0>)
 801c204:	f004 fa16 	bl	8020634 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801c208:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c20a:	685b      	ldr	r3, [r3, #4]
 801c20c:	62bb      	str	r3, [r7, #40]	; 0x28
 801c20e:	e009      	b.n	801c224 <tcp_write+0x568>
      p->tot_len += extendlen;
 801c210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c212:	891a      	ldrh	r2, [r3, #8]
 801c214:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c216:	4413      	add	r3, r2
 801c218:	b29a      	uxth	r2, r3
 801c21a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c21c:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801c21e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c220:	681b      	ldr	r3, [r3, #0]
 801c222:	62bb      	str	r3, [r7, #40]	; 0x28
 801c224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c226:	681b      	ldr	r3, [r3, #0]
 801c228:	2b00      	cmp	r3, #0
 801c22a:	d1f1      	bne.n	801c210 <tcp_write+0x554>
    }
    p->tot_len += extendlen;
 801c22c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c22e:	891a      	ldrh	r2, [r3, #8]
 801c230:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c232:	4413      	add	r3, r2
 801c234:	b29a      	uxth	r2, r3
 801c236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c238:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801c23a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c23c:	895a      	ldrh	r2, [r3, #10]
 801c23e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c240:	4413      	add	r3, r2
 801c242:	b29a      	uxth	r2, r3
 801c244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c246:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801c248:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c24a:	891a      	ldrh	r2, [r3, #8]
 801c24c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c24e:	4413      	add	r3, r2
 801c250:	b29a      	uxth	r2, r3
 801c252:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c254:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 801c256:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c258:	2b00      	cmp	r3, #0
 801c25a:	d111      	bne.n	801c280 <tcp_write+0x5c4>
    pcb->unsent = queue;
 801c25c:	68fb      	ldr	r3, [r7, #12]
 801c25e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801c260:	66da      	str	r2, [r3, #108]	; 0x6c
 801c262:	e010      	b.n	801c286 <tcp_write+0x5ca>
 801c264:	080233f4 	.word	0x080233f4
 801c268:	08023694 	.word	0x08023694
 801c26c:	08023448 	.word	0x08023448
 801c270:	080236d4 	.word	0x080236d4
 801c274:	080236e4 	.word	0x080236e4
 801c278:	080236f8 	.word	0x080236f8
 801c27c:	08023730 	.word	0x08023730
  } else {
    last_unsent->next = queue;
 801c280:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c282:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801c284:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 801c286:	68fb      	ldr	r3, [r7, #12]
 801c288:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801c28a:	88fb      	ldrh	r3, [r7, #6]
 801c28c:	441a      	add	r2, r3
 801c28e:	68fb      	ldr	r3, [r7, #12]
 801c290:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 801c292:	68fb      	ldr	r3, [r7, #12]
 801c294:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801c298:	88fb      	ldrh	r3, [r7, #6]
 801c29a:	1ad3      	subs	r3, r2, r3
 801c29c:	b29a      	uxth	r2, r3
 801c29e:	68fb      	ldr	r3, [r7, #12]
 801c2a0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 801c2a4:	68fb      	ldr	r3, [r7, #12]
 801c2a6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801c2aa:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801c2ae:	68fb      	ldr	r3, [r7, #12]
 801c2b0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801c2b4:	2b00      	cmp	r3, #0
 801c2b6:	d00e      	beq.n	801c2d6 <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 801c2b8:	68fb      	ldr	r3, [r7, #12]
 801c2ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c2bc:	2b00      	cmp	r3, #0
 801c2be:	d10a      	bne.n	801c2d6 <tcp_write+0x61a>
 801c2c0:	68fb      	ldr	r3, [r7, #12]
 801c2c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c2c4:	2b00      	cmp	r3, #0
 801c2c6:	d106      	bne.n	801c2d6 <tcp_write+0x61a>
 801c2c8:	4b2c      	ldr	r3, [pc, #176]	; (801c37c <tcp_write+0x6c0>)
 801c2ca:	f240 3213 	movw	r2, #787	; 0x313
 801c2ce:	492c      	ldr	r1, [pc, #176]	; (801c380 <tcp_write+0x6c4>)
 801c2d0:	482c      	ldr	r0, [pc, #176]	; (801c384 <tcp_write+0x6c8>)
 801c2d2:	f004 f9af 	bl	8020634 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801c2d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c2d8:	2b00      	cmp	r3, #0
 801c2da:	d016      	beq.n	801c30a <tcp_write+0x64e>
 801c2dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c2de:	68db      	ldr	r3, [r3, #12]
 801c2e0:	2b00      	cmp	r3, #0
 801c2e2:	d012      	beq.n	801c30a <tcp_write+0x64e>
 801c2e4:	797b      	ldrb	r3, [r7, #5]
 801c2e6:	f003 0302 	and.w	r3, r3, #2
 801c2ea:	2b00      	cmp	r3, #0
 801c2ec:	d10d      	bne.n	801c30a <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801c2ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c2f0:	68db      	ldr	r3, [r3, #12]
 801c2f2:	899b      	ldrh	r3, [r3, #12]
 801c2f4:	b29c      	uxth	r4, r3
 801c2f6:	2008      	movs	r0, #8
 801c2f8:	f7f9 fb78 	bl	80159ec <lwip_htons>
 801c2fc:	4603      	mov	r3, r0
 801c2fe:	461a      	mov	r2, r3
 801c300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c302:	68db      	ldr	r3, [r3, #12]
 801c304:	4322      	orrs	r2, r4
 801c306:	b292      	uxth	r2, r2
 801c308:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801c30a:	2300      	movs	r3, #0
 801c30c:	e031      	b.n	801c372 <tcp_write+0x6b6>
          goto memerr;
 801c30e:	bf00      	nop
 801c310:	e006      	b.n	801c320 <tcp_write+0x664>
            goto memerr;
 801c312:	bf00      	nop
 801c314:	e004      	b.n	801c320 <tcp_write+0x664>
        goto memerr;
 801c316:	bf00      	nop
 801c318:	e002      	b.n	801c320 <tcp_write+0x664>
        goto memerr;
 801c31a:	bf00      	nop
 801c31c:	e000      	b.n	801c320 <tcp_write+0x664>
      goto memerr;
 801c31e:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c320:	68fb      	ldr	r3, [r7, #12]
 801c322:	8b5b      	ldrh	r3, [r3, #26]
 801c324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c328:	b29a      	uxth	r2, r3
 801c32a:	68fb      	ldr	r3, [r7, #12]
 801c32c:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801c32e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801c330:	2b00      	cmp	r3, #0
 801c332:	d002      	beq.n	801c33a <tcp_write+0x67e>
    pbuf_free(concat_p);
 801c334:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801c336:	f7fa ff37 	bl	80171a8 <pbuf_free>
  }
  if (queue != NULL) {
 801c33a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801c33c:	2b00      	cmp	r3, #0
 801c33e:	d002      	beq.n	801c346 <tcp_write+0x68a>
    tcp_segs_free(queue);
 801c340:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801c342:	f7fc fb4b 	bl	80189dc <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801c346:	68fb      	ldr	r3, [r7, #12]
 801c348:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801c34c:	2b00      	cmp	r3, #0
 801c34e:	d00e      	beq.n	801c36e <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801c350:	68fb      	ldr	r3, [r7, #12]
 801c352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c354:	2b00      	cmp	r3, #0
 801c356:	d10a      	bne.n	801c36e <tcp_write+0x6b2>
 801c358:	68fb      	ldr	r3, [r7, #12]
 801c35a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c35c:	2b00      	cmp	r3, #0
 801c35e:	d106      	bne.n	801c36e <tcp_write+0x6b2>
 801c360:	4b06      	ldr	r3, [pc, #24]	; (801c37c <tcp_write+0x6c0>)
 801c362:	f44f 724a 	mov.w	r2, #808	; 0x328
 801c366:	4906      	ldr	r1, [pc, #24]	; (801c380 <tcp_write+0x6c4>)
 801c368:	4806      	ldr	r0, [pc, #24]	; (801c384 <tcp_write+0x6c8>)
 801c36a:	f004 f963 	bl	8020634 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801c36e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 801c372:	4618      	mov	r0, r3
 801c374:	375c      	adds	r7, #92	; 0x5c
 801c376:	46bd      	mov	sp, r7
 801c378:	bd90      	pop	{r4, r7, pc}
 801c37a:	bf00      	nop
 801c37c:	080233f4 	.word	0x080233f4
 801c380:	08023768 	.word	0x08023768
 801c384:	08023448 	.word	0x08023448

0801c388 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801c388:	b590      	push	{r4, r7, lr}
 801c38a:	b08b      	sub	sp, #44	; 0x2c
 801c38c:	af02      	add	r7, sp, #8
 801c38e:	6078      	str	r0, [r7, #4]
 801c390:	460b      	mov	r3, r1
 801c392:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801c394:	2300      	movs	r3, #0
 801c396:	61fb      	str	r3, [r7, #28]
 801c398:	2300      	movs	r3, #0
 801c39a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801c39c:	2300      	movs	r3, #0
 801c39e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801c3a0:	687b      	ldr	r3, [r7, #4]
 801c3a2:	2b00      	cmp	r3, #0
 801c3a4:	d106      	bne.n	801c3b4 <tcp_split_unsent_seg+0x2c>
 801c3a6:	4b95      	ldr	r3, [pc, #596]	; (801c5fc <tcp_split_unsent_seg+0x274>)
 801c3a8:	f240 324b 	movw	r2, #843	; 0x34b
 801c3ac:	4994      	ldr	r1, [pc, #592]	; (801c600 <tcp_split_unsent_seg+0x278>)
 801c3ae:	4895      	ldr	r0, [pc, #596]	; (801c604 <tcp_split_unsent_seg+0x27c>)
 801c3b0:	f004 f940 	bl	8020634 <iprintf>

  useg = pcb->unsent;
 801c3b4:	687b      	ldr	r3, [r7, #4]
 801c3b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c3b8:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801c3ba:	697b      	ldr	r3, [r7, #20]
 801c3bc:	2b00      	cmp	r3, #0
 801c3be:	d102      	bne.n	801c3c6 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801c3c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c3c4:	e116      	b.n	801c5f4 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801c3c6:	887b      	ldrh	r3, [r7, #2]
 801c3c8:	2b00      	cmp	r3, #0
 801c3ca:	d109      	bne.n	801c3e0 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801c3cc:	4b8b      	ldr	r3, [pc, #556]	; (801c5fc <tcp_split_unsent_seg+0x274>)
 801c3ce:	f240 3253 	movw	r2, #851	; 0x353
 801c3d2:	498d      	ldr	r1, [pc, #564]	; (801c608 <tcp_split_unsent_seg+0x280>)
 801c3d4:	488b      	ldr	r0, [pc, #556]	; (801c604 <tcp_split_unsent_seg+0x27c>)
 801c3d6:	f004 f92d 	bl	8020634 <iprintf>
    return ERR_VAL;
 801c3da:	f06f 0305 	mvn.w	r3, #5
 801c3de:	e109      	b.n	801c5f4 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801c3e0:	697b      	ldr	r3, [r7, #20]
 801c3e2:	891b      	ldrh	r3, [r3, #8]
 801c3e4:	887a      	ldrh	r2, [r7, #2]
 801c3e6:	429a      	cmp	r2, r3
 801c3e8:	d301      	bcc.n	801c3ee <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801c3ea:	2300      	movs	r3, #0
 801c3ec:	e102      	b.n	801c5f4 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801c3ee:	687b      	ldr	r3, [r7, #4]
 801c3f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801c3f2:	887a      	ldrh	r2, [r7, #2]
 801c3f4:	429a      	cmp	r2, r3
 801c3f6:	d906      	bls.n	801c406 <tcp_split_unsent_seg+0x7e>
 801c3f8:	4b80      	ldr	r3, [pc, #512]	; (801c5fc <tcp_split_unsent_seg+0x274>)
 801c3fa:	f240 325b 	movw	r2, #859	; 0x35b
 801c3fe:	4983      	ldr	r1, [pc, #524]	; (801c60c <tcp_split_unsent_seg+0x284>)
 801c400:	4880      	ldr	r0, [pc, #512]	; (801c604 <tcp_split_unsent_seg+0x27c>)
 801c402:	f004 f917 	bl	8020634 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801c406:	697b      	ldr	r3, [r7, #20]
 801c408:	891b      	ldrh	r3, [r3, #8]
 801c40a:	2b00      	cmp	r3, #0
 801c40c:	d106      	bne.n	801c41c <tcp_split_unsent_seg+0x94>
 801c40e:	4b7b      	ldr	r3, [pc, #492]	; (801c5fc <tcp_split_unsent_seg+0x274>)
 801c410:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801c414:	497e      	ldr	r1, [pc, #504]	; (801c610 <tcp_split_unsent_seg+0x288>)
 801c416:	487b      	ldr	r0, [pc, #492]	; (801c604 <tcp_split_unsent_seg+0x27c>)
 801c418:	f004 f90c 	bl	8020634 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801c41c:	697b      	ldr	r3, [r7, #20]
 801c41e:	7a9b      	ldrb	r3, [r3, #10]
 801c420:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801c422:	7bfb      	ldrb	r3, [r7, #15]
 801c424:	009b      	lsls	r3, r3, #2
 801c426:	b2db      	uxtb	r3, r3
 801c428:	f003 0304 	and.w	r3, r3, #4
 801c42c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801c42e:	697b      	ldr	r3, [r7, #20]
 801c430:	891a      	ldrh	r2, [r3, #8]
 801c432:	887b      	ldrh	r3, [r7, #2]
 801c434:	1ad3      	subs	r3, r2, r3
 801c436:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801c438:	7bbb      	ldrb	r3, [r7, #14]
 801c43a:	b29a      	uxth	r2, r3
 801c43c:	89bb      	ldrh	r3, [r7, #12]
 801c43e:	4413      	add	r3, r2
 801c440:	b29b      	uxth	r3, r3
 801c442:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c446:	4619      	mov	r1, r3
 801c448:	2036      	movs	r0, #54	; 0x36
 801c44a:	f7fa fbcd 	bl	8016be8 <pbuf_alloc>
 801c44e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801c450:	693b      	ldr	r3, [r7, #16]
 801c452:	2b00      	cmp	r3, #0
 801c454:	f000 80b7 	beq.w	801c5c6 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801c458:	697b      	ldr	r3, [r7, #20]
 801c45a:	685b      	ldr	r3, [r3, #4]
 801c45c:	891a      	ldrh	r2, [r3, #8]
 801c45e:	697b      	ldr	r3, [r7, #20]
 801c460:	891b      	ldrh	r3, [r3, #8]
 801c462:	1ad3      	subs	r3, r2, r3
 801c464:	b29a      	uxth	r2, r3
 801c466:	887b      	ldrh	r3, [r7, #2]
 801c468:	4413      	add	r3, r2
 801c46a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801c46c:	697b      	ldr	r3, [r7, #20]
 801c46e:	6858      	ldr	r0, [r3, #4]
 801c470:	693b      	ldr	r3, [r7, #16]
 801c472:	685a      	ldr	r2, [r3, #4]
 801c474:	7bbb      	ldrb	r3, [r7, #14]
 801c476:	18d1      	adds	r1, r2, r3
 801c478:	897b      	ldrh	r3, [r7, #10]
 801c47a:	89ba      	ldrh	r2, [r7, #12]
 801c47c:	f7fb f88a 	bl	8017594 <pbuf_copy_partial>
 801c480:	4603      	mov	r3, r0
 801c482:	461a      	mov	r2, r3
 801c484:	89bb      	ldrh	r3, [r7, #12]
 801c486:	4293      	cmp	r3, r2
 801c488:	f040 809f 	bne.w	801c5ca <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801c48c:	697b      	ldr	r3, [r7, #20]
 801c48e:	68db      	ldr	r3, [r3, #12]
 801c490:	899b      	ldrh	r3, [r3, #12]
 801c492:	b29b      	uxth	r3, r3
 801c494:	4618      	mov	r0, r3
 801c496:	f7f9 faa9 	bl	80159ec <lwip_htons>
 801c49a:	4603      	mov	r3, r0
 801c49c:	b2db      	uxtb	r3, r3
 801c49e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801c4a2:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801c4a4:	2300      	movs	r3, #0
 801c4a6:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801c4a8:	7efb      	ldrb	r3, [r7, #27]
 801c4aa:	f003 0308 	and.w	r3, r3, #8
 801c4ae:	2b00      	cmp	r3, #0
 801c4b0:	d007      	beq.n	801c4c2 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801c4b2:	7efb      	ldrb	r3, [r7, #27]
 801c4b4:	f023 0308 	bic.w	r3, r3, #8
 801c4b8:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801c4ba:	7ebb      	ldrb	r3, [r7, #26]
 801c4bc:	f043 0308 	orr.w	r3, r3, #8
 801c4c0:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801c4c2:	7efb      	ldrb	r3, [r7, #27]
 801c4c4:	f003 0301 	and.w	r3, r3, #1
 801c4c8:	2b00      	cmp	r3, #0
 801c4ca:	d007      	beq.n	801c4dc <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801c4cc:	7efb      	ldrb	r3, [r7, #27]
 801c4ce:	f023 0301 	bic.w	r3, r3, #1
 801c4d2:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801c4d4:	7ebb      	ldrb	r3, [r7, #26]
 801c4d6:	f043 0301 	orr.w	r3, r3, #1
 801c4da:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801c4dc:	697b      	ldr	r3, [r7, #20]
 801c4de:	68db      	ldr	r3, [r3, #12]
 801c4e0:	685b      	ldr	r3, [r3, #4]
 801c4e2:	4618      	mov	r0, r3
 801c4e4:	f7f9 fa97 	bl	8015a16 <lwip_htonl>
 801c4e8:	4602      	mov	r2, r0
 801c4ea:	887b      	ldrh	r3, [r7, #2]
 801c4ec:	18d1      	adds	r1, r2, r3
 801c4ee:	7eba      	ldrb	r2, [r7, #26]
 801c4f0:	7bfb      	ldrb	r3, [r7, #15]
 801c4f2:	9300      	str	r3, [sp, #0]
 801c4f4:	460b      	mov	r3, r1
 801c4f6:	6939      	ldr	r1, [r7, #16]
 801c4f8:	6878      	ldr	r0, [r7, #4]
 801c4fa:	f7ff fa4d 	bl	801b998 <tcp_create_segment>
 801c4fe:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801c500:	69fb      	ldr	r3, [r7, #28]
 801c502:	2b00      	cmp	r3, #0
 801c504:	d063      	beq.n	801c5ce <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801c506:	697b      	ldr	r3, [r7, #20]
 801c508:	685b      	ldr	r3, [r3, #4]
 801c50a:	4618      	mov	r0, r3
 801c50c:	f7fa feda 	bl	80172c4 <pbuf_clen>
 801c510:	4603      	mov	r3, r0
 801c512:	461a      	mov	r2, r3
 801c514:	687b      	ldr	r3, [r7, #4]
 801c516:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801c51a:	1a9b      	subs	r3, r3, r2
 801c51c:	b29a      	uxth	r2, r3
 801c51e:	687b      	ldr	r3, [r7, #4]
 801c520:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801c524:	697b      	ldr	r3, [r7, #20]
 801c526:	6858      	ldr	r0, [r3, #4]
 801c528:	697b      	ldr	r3, [r7, #20]
 801c52a:	685b      	ldr	r3, [r3, #4]
 801c52c:	891a      	ldrh	r2, [r3, #8]
 801c52e:	89bb      	ldrh	r3, [r7, #12]
 801c530:	1ad3      	subs	r3, r2, r3
 801c532:	b29b      	uxth	r3, r3
 801c534:	4619      	mov	r1, r3
 801c536:	f7fa fcb1 	bl	8016e9c <pbuf_realloc>
  useg->len -= remainder;
 801c53a:	697b      	ldr	r3, [r7, #20]
 801c53c:	891a      	ldrh	r2, [r3, #8]
 801c53e:	89bb      	ldrh	r3, [r7, #12]
 801c540:	1ad3      	subs	r3, r2, r3
 801c542:	b29a      	uxth	r2, r3
 801c544:	697b      	ldr	r3, [r7, #20]
 801c546:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801c548:	697b      	ldr	r3, [r7, #20]
 801c54a:	68db      	ldr	r3, [r3, #12]
 801c54c:	899b      	ldrh	r3, [r3, #12]
 801c54e:	b29c      	uxth	r4, r3
 801c550:	7efb      	ldrb	r3, [r7, #27]
 801c552:	b29b      	uxth	r3, r3
 801c554:	4618      	mov	r0, r3
 801c556:	f7f9 fa49 	bl	80159ec <lwip_htons>
 801c55a:	4603      	mov	r3, r0
 801c55c:	461a      	mov	r2, r3
 801c55e:	697b      	ldr	r3, [r7, #20]
 801c560:	68db      	ldr	r3, [r3, #12]
 801c562:	4322      	orrs	r2, r4
 801c564:	b292      	uxth	r2, r2
 801c566:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801c568:	697b      	ldr	r3, [r7, #20]
 801c56a:	685b      	ldr	r3, [r3, #4]
 801c56c:	4618      	mov	r0, r3
 801c56e:	f7fa fea9 	bl	80172c4 <pbuf_clen>
 801c572:	4603      	mov	r3, r0
 801c574:	461a      	mov	r2, r3
 801c576:	687b      	ldr	r3, [r7, #4]
 801c578:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801c57c:	4413      	add	r3, r2
 801c57e:	b29a      	uxth	r2, r3
 801c580:	687b      	ldr	r3, [r7, #4]
 801c582:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801c586:	69fb      	ldr	r3, [r7, #28]
 801c588:	685b      	ldr	r3, [r3, #4]
 801c58a:	4618      	mov	r0, r3
 801c58c:	f7fa fe9a 	bl	80172c4 <pbuf_clen>
 801c590:	4603      	mov	r3, r0
 801c592:	461a      	mov	r2, r3
 801c594:	687b      	ldr	r3, [r7, #4]
 801c596:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801c59a:	4413      	add	r3, r2
 801c59c:	b29a      	uxth	r2, r3
 801c59e:	687b      	ldr	r3, [r7, #4]
 801c5a0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801c5a4:	697b      	ldr	r3, [r7, #20]
 801c5a6:	681a      	ldr	r2, [r3, #0]
 801c5a8:	69fb      	ldr	r3, [r7, #28]
 801c5aa:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801c5ac:	697b      	ldr	r3, [r7, #20]
 801c5ae:	69fa      	ldr	r2, [r7, #28]
 801c5b0:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801c5b2:	69fb      	ldr	r3, [r7, #28]
 801c5b4:	681b      	ldr	r3, [r3, #0]
 801c5b6:	2b00      	cmp	r3, #0
 801c5b8:	d103      	bne.n	801c5c2 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801c5ba:	687b      	ldr	r3, [r7, #4]
 801c5bc:	2200      	movs	r2, #0
 801c5be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801c5c2:	2300      	movs	r3, #0
 801c5c4:	e016      	b.n	801c5f4 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801c5c6:	bf00      	nop
 801c5c8:	e002      	b.n	801c5d0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801c5ca:	bf00      	nop
 801c5cc:	e000      	b.n	801c5d0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801c5ce:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801c5d0:	69fb      	ldr	r3, [r7, #28]
 801c5d2:	2b00      	cmp	r3, #0
 801c5d4:	d006      	beq.n	801c5e4 <tcp_split_unsent_seg+0x25c>
 801c5d6:	4b09      	ldr	r3, [pc, #36]	; (801c5fc <tcp_split_unsent_seg+0x274>)
 801c5d8:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 801c5dc:	490d      	ldr	r1, [pc, #52]	; (801c614 <tcp_split_unsent_seg+0x28c>)
 801c5de:	4809      	ldr	r0, [pc, #36]	; (801c604 <tcp_split_unsent_seg+0x27c>)
 801c5e0:	f004 f828 	bl	8020634 <iprintf>
  if (p != NULL) {
 801c5e4:	693b      	ldr	r3, [r7, #16]
 801c5e6:	2b00      	cmp	r3, #0
 801c5e8:	d002      	beq.n	801c5f0 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801c5ea:	6938      	ldr	r0, [r7, #16]
 801c5ec:	f7fa fddc 	bl	80171a8 <pbuf_free>
  }

  return ERR_MEM;
 801c5f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 801c5f4:	4618      	mov	r0, r3
 801c5f6:	3724      	adds	r7, #36	; 0x24
 801c5f8:	46bd      	mov	sp, r7
 801c5fa:	bd90      	pop	{r4, r7, pc}
 801c5fc:	080233f4 	.word	0x080233f4
 801c600:	08023788 	.word	0x08023788
 801c604:	08023448 	.word	0x08023448
 801c608:	080237ac 	.word	0x080237ac
 801c60c:	080237d0 	.word	0x080237d0
 801c610:	080237e0 	.word	0x080237e0
 801c614:	080237f0 	.word	0x080237f0

0801c618 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801c618:	b590      	push	{r4, r7, lr}
 801c61a:	b085      	sub	sp, #20
 801c61c:	af00      	add	r7, sp, #0
 801c61e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801c620:	687b      	ldr	r3, [r7, #4]
 801c622:	2b00      	cmp	r3, #0
 801c624:	d106      	bne.n	801c634 <tcp_send_fin+0x1c>
 801c626:	4b21      	ldr	r3, [pc, #132]	; (801c6ac <tcp_send_fin+0x94>)
 801c628:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801c62c:	4920      	ldr	r1, [pc, #128]	; (801c6b0 <tcp_send_fin+0x98>)
 801c62e:	4821      	ldr	r0, [pc, #132]	; (801c6b4 <tcp_send_fin+0x9c>)
 801c630:	f004 f800 	bl	8020634 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801c634:	687b      	ldr	r3, [r7, #4]
 801c636:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c638:	2b00      	cmp	r3, #0
 801c63a:	d02e      	beq.n	801c69a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801c63c:	687b      	ldr	r3, [r7, #4]
 801c63e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c640:	60fb      	str	r3, [r7, #12]
 801c642:	e002      	b.n	801c64a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801c644:	68fb      	ldr	r3, [r7, #12]
 801c646:	681b      	ldr	r3, [r3, #0]
 801c648:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801c64a:	68fb      	ldr	r3, [r7, #12]
 801c64c:	681b      	ldr	r3, [r3, #0]
 801c64e:	2b00      	cmp	r3, #0
 801c650:	d1f8      	bne.n	801c644 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801c652:	68fb      	ldr	r3, [r7, #12]
 801c654:	68db      	ldr	r3, [r3, #12]
 801c656:	899b      	ldrh	r3, [r3, #12]
 801c658:	b29b      	uxth	r3, r3
 801c65a:	4618      	mov	r0, r3
 801c65c:	f7f9 f9c6 	bl	80159ec <lwip_htons>
 801c660:	4603      	mov	r3, r0
 801c662:	b2db      	uxtb	r3, r3
 801c664:	f003 0307 	and.w	r3, r3, #7
 801c668:	2b00      	cmp	r3, #0
 801c66a:	d116      	bne.n	801c69a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801c66c:	68fb      	ldr	r3, [r7, #12]
 801c66e:	68db      	ldr	r3, [r3, #12]
 801c670:	899b      	ldrh	r3, [r3, #12]
 801c672:	b29c      	uxth	r4, r3
 801c674:	2001      	movs	r0, #1
 801c676:	f7f9 f9b9 	bl	80159ec <lwip_htons>
 801c67a:	4603      	mov	r3, r0
 801c67c:	461a      	mov	r2, r3
 801c67e:	68fb      	ldr	r3, [r7, #12]
 801c680:	68db      	ldr	r3, [r3, #12]
 801c682:	4322      	orrs	r2, r4
 801c684:	b292      	uxth	r2, r2
 801c686:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801c688:	687b      	ldr	r3, [r7, #4]
 801c68a:	8b5b      	ldrh	r3, [r3, #26]
 801c68c:	f043 0320 	orr.w	r3, r3, #32
 801c690:	b29a      	uxth	r2, r3
 801c692:	687b      	ldr	r3, [r7, #4]
 801c694:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801c696:	2300      	movs	r3, #0
 801c698:	e004      	b.n	801c6a4 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801c69a:	2101      	movs	r1, #1
 801c69c:	6878      	ldr	r0, [r7, #4]
 801c69e:	f000 f80b 	bl	801c6b8 <tcp_enqueue_flags>
 801c6a2:	4603      	mov	r3, r0
}
 801c6a4:	4618      	mov	r0, r3
 801c6a6:	3714      	adds	r7, #20
 801c6a8:	46bd      	mov	sp, r7
 801c6aa:	bd90      	pop	{r4, r7, pc}
 801c6ac:	080233f4 	.word	0x080233f4
 801c6b0:	080237fc 	.word	0x080237fc
 801c6b4:	08023448 	.word	0x08023448

0801c6b8 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801c6b8:	b580      	push	{r7, lr}
 801c6ba:	b08a      	sub	sp, #40	; 0x28
 801c6bc:	af02      	add	r7, sp, #8
 801c6be:	6078      	str	r0, [r7, #4]
 801c6c0:	460b      	mov	r3, r1
 801c6c2:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801c6c4:	2300      	movs	r3, #0
 801c6c6:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801c6c8:	2300      	movs	r3, #0
 801c6ca:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801c6cc:	78fb      	ldrb	r3, [r7, #3]
 801c6ce:	f003 0303 	and.w	r3, r3, #3
 801c6d2:	2b00      	cmp	r3, #0
 801c6d4:	d106      	bne.n	801c6e4 <tcp_enqueue_flags+0x2c>
 801c6d6:	4b67      	ldr	r3, [pc, #412]	; (801c874 <tcp_enqueue_flags+0x1bc>)
 801c6d8:	f240 4212 	movw	r2, #1042	; 0x412
 801c6dc:	4966      	ldr	r1, [pc, #408]	; (801c878 <tcp_enqueue_flags+0x1c0>)
 801c6de:	4867      	ldr	r0, [pc, #412]	; (801c87c <tcp_enqueue_flags+0x1c4>)
 801c6e0:	f003 ffa8 	bl	8020634 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801c6e4:	687b      	ldr	r3, [r7, #4]
 801c6e6:	2b00      	cmp	r3, #0
 801c6e8:	d106      	bne.n	801c6f8 <tcp_enqueue_flags+0x40>
 801c6ea:	4b62      	ldr	r3, [pc, #392]	; (801c874 <tcp_enqueue_flags+0x1bc>)
 801c6ec:	f240 4213 	movw	r2, #1043	; 0x413
 801c6f0:	4963      	ldr	r1, [pc, #396]	; (801c880 <tcp_enqueue_flags+0x1c8>)
 801c6f2:	4862      	ldr	r0, [pc, #392]	; (801c87c <tcp_enqueue_flags+0x1c4>)
 801c6f4:	f003 ff9e 	bl	8020634 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801c6f8:	78fb      	ldrb	r3, [r7, #3]
 801c6fa:	f003 0302 	and.w	r3, r3, #2
 801c6fe:	2b00      	cmp	r3, #0
 801c700:	d001      	beq.n	801c706 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801c702:	2301      	movs	r3, #1
 801c704:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801c706:	7ffb      	ldrb	r3, [r7, #31]
 801c708:	009b      	lsls	r3, r3, #2
 801c70a:	b2db      	uxtb	r3, r3
 801c70c:	f003 0304 	and.w	r3, r3, #4
 801c710:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801c712:	7dfb      	ldrb	r3, [r7, #23]
 801c714:	b29b      	uxth	r3, r3
 801c716:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c71a:	4619      	mov	r1, r3
 801c71c:	2036      	movs	r0, #54	; 0x36
 801c71e:	f7fa fa63 	bl	8016be8 <pbuf_alloc>
 801c722:	6138      	str	r0, [r7, #16]
 801c724:	693b      	ldr	r3, [r7, #16]
 801c726:	2b00      	cmp	r3, #0
 801c728:	d109      	bne.n	801c73e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c72a:	687b      	ldr	r3, [r7, #4]
 801c72c:	8b5b      	ldrh	r3, [r3, #26]
 801c72e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c732:	b29a      	uxth	r2, r3
 801c734:	687b      	ldr	r3, [r7, #4]
 801c736:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801c738:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c73c:	e095      	b.n	801c86a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801c73e:	693b      	ldr	r3, [r7, #16]
 801c740:	895a      	ldrh	r2, [r3, #10]
 801c742:	7dfb      	ldrb	r3, [r7, #23]
 801c744:	b29b      	uxth	r3, r3
 801c746:	429a      	cmp	r2, r3
 801c748:	d206      	bcs.n	801c758 <tcp_enqueue_flags+0xa0>
 801c74a:	4b4a      	ldr	r3, [pc, #296]	; (801c874 <tcp_enqueue_flags+0x1bc>)
 801c74c:	f240 423a 	movw	r2, #1082	; 0x43a
 801c750:	494c      	ldr	r1, [pc, #304]	; (801c884 <tcp_enqueue_flags+0x1cc>)
 801c752:	484a      	ldr	r0, [pc, #296]	; (801c87c <tcp_enqueue_flags+0x1c4>)
 801c754:	f003 ff6e 	bl	8020634 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801c758:	687b      	ldr	r3, [r7, #4]
 801c75a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 801c75c:	78fa      	ldrb	r2, [r7, #3]
 801c75e:	7ffb      	ldrb	r3, [r7, #31]
 801c760:	9300      	str	r3, [sp, #0]
 801c762:	460b      	mov	r3, r1
 801c764:	6939      	ldr	r1, [r7, #16]
 801c766:	6878      	ldr	r0, [r7, #4]
 801c768:	f7ff f916 	bl	801b998 <tcp_create_segment>
 801c76c:	60f8      	str	r0, [r7, #12]
 801c76e:	68fb      	ldr	r3, [r7, #12]
 801c770:	2b00      	cmp	r3, #0
 801c772:	d109      	bne.n	801c788 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c774:	687b      	ldr	r3, [r7, #4]
 801c776:	8b5b      	ldrh	r3, [r3, #26]
 801c778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c77c:	b29a      	uxth	r2, r3
 801c77e:	687b      	ldr	r3, [r7, #4]
 801c780:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801c782:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c786:	e070      	b.n	801c86a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801c788:	68fb      	ldr	r3, [r7, #12]
 801c78a:	68db      	ldr	r3, [r3, #12]
 801c78c:	f003 0303 	and.w	r3, r3, #3
 801c790:	2b00      	cmp	r3, #0
 801c792:	d006      	beq.n	801c7a2 <tcp_enqueue_flags+0xea>
 801c794:	4b37      	ldr	r3, [pc, #220]	; (801c874 <tcp_enqueue_flags+0x1bc>)
 801c796:	f240 4242 	movw	r2, #1090	; 0x442
 801c79a:	493b      	ldr	r1, [pc, #236]	; (801c888 <tcp_enqueue_flags+0x1d0>)
 801c79c:	4837      	ldr	r0, [pc, #220]	; (801c87c <tcp_enqueue_flags+0x1c4>)
 801c79e:	f003 ff49 	bl	8020634 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801c7a2:	68fb      	ldr	r3, [r7, #12]
 801c7a4:	891b      	ldrh	r3, [r3, #8]
 801c7a6:	2b00      	cmp	r3, #0
 801c7a8:	d006      	beq.n	801c7b8 <tcp_enqueue_flags+0x100>
 801c7aa:	4b32      	ldr	r3, [pc, #200]	; (801c874 <tcp_enqueue_flags+0x1bc>)
 801c7ac:	f240 4243 	movw	r2, #1091	; 0x443
 801c7b0:	4936      	ldr	r1, [pc, #216]	; (801c88c <tcp_enqueue_flags+0x1d4>)
 801c7b2:	4832      	ldr	r0, [pc, #200]	; (801c87c <tcp_enqueue_flags+0x1c4>)
 801c7b4:	f003 ff3e 	bl	8020634 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801c7b8:	687b      	ldr	r3, [r7, #4]
 801c7ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c7bc:	2b00      	cmp	r3, #0
 801c7be:	d103      	bne.n	801c7c8 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801c7c0:	687b      	ldr	r3, [r7, #4]
 801c7c2:	68fa      	ldr	r2, [r7, #12]
 801c7c4:	66da      	str	r2, [r3, #108]	; 0x6c
 801c7c6:	e00d      	b.n	801c7e4 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801c7c8:	687b      	ldr	r3, [r7, #4]
 801c7ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c7cc:	61bb      	str	r3, [r7, #24]
 801c7ce:	e002      	b.n	801c7d6 <tcp_enqueue_flags+0x11e>
 801c7d0:	69bb      	ldr	r3, [r7, #24]
 801c7d2:	681b      	ldr	r3, [r3, #0]
 801c7d4:	61bb      	str	r3, [r7, #24]
 801c7d6:	69bb      	ldr	r3, [r7, #24]
 801c7d8:	681b      	ldr	r3, [r3, #0]
 801c7da:	2b00      	cmp	r3, #0
 801c7dc:	d1f8      	bne.n	801c7d0 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801c7de:	69bb      	ldr	r3, [r7, #24]
 801c7e0:	68fa      	ldr	r2, [r7, #12]
 801c7e2:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801c7e4:	687b      	ldr	r3, [r7, #4]
 801c7e6:	2200      	movs	r2, #0
 801c7e8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801c7ec:	78fb      	ldrb	r3, [r7, #3]
 801c7ee:	f003 0302 	and.w	r3, r3, #2
 801c7f2:	2b00      	cmp	r3, #0
 801c7f4:	d104      	bne.n	801c800 <tcp_enqueue_flags+0x148>
 801c7f6:	78fb      	ldrb	r3, [r7, #3]
 801c7f8:	f003 0301 	and.w	r3, r3, #1
 801c7fc:	2b00      	cmp	r3, #0
 801c7fe:	d004      	beq.n	801c80a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801c800:	687b      	ldr	r3, [r7, #4]
 801c802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801c804:	1c5a      	adds	r2, r3, #1
 801c806:	687b      	ldr	r3, [r7, #4]
 801c808:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801c80a:	78fb      	ldrb	r3, [r7, #3]
 801c80c:	f003 0301 	and.w	r3, r3, #1
 801c810:	2b00      	cmp	r3, #0
 801c812:	d006      	beq.n	801c822 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801c814:	687b      	ldr	r3, [r7, #4]
 801c816:	8b5b      	ldrh	r3, [r3, #26]
 801c818:	f043 0320 	orr.w	r3, r3, #32
 801c81c:	b29a      	uxth	r2, r3
 801c81e:	687b      	ldr	r3, [r7, #4]
 801c820:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801c822:	68fb      	ldr	r3, [r7, #12]
 801c824:	685b      	ldr	r3, [r3, #4]
 801c826:	4618      	mov	r0, r3
 801c828:	f7fa fd4c 	bl	80172c4 <pbuf_clen>
 801c82c:	4603      	mov	r3, r0
 801c82e:	461a      	mov	r2, r3
 801c830:	687b      	ldr	r3, [r7, #4]
 801c832:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801c836:	4413      	add	r3, r2
 801c838:	b29a      	uxth	r2, r3
 801c83a:	687b      	ldr	r3, [r7, #4]
 801c83c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801c840:	687b      	ldr	r3, [r7, #4]
 801c842:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801c846:	2b00      	cmp	r3, #0
 801c848:	d00e      	beq.n	801c868 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801c84a:	687b      	ldr	r3, [r7, #4]
 801c84c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c84e:	2b00      	cmp	r3, #0
 801c850:	d10a      	bne.n	801c868 <tcp_enqueue_flags+0x1b0>
 801c852:	687b      	ldr	r3, [r7, #4]
 801c854:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c856:	2b00      	cmp	r3, #0
 801c858:	d106      	bne.n	801c868 <tcp_enqueue_flags+0x1b0>
 801c85a:	4b06      	ldr	r3, [pc, #24]	; (801c874 <tcp_enqueue_flags+0x1bc>)
 801c85c:	f240 4266 	movw	r2, #1126	; 0x466
 801c860:	490b      	ldr	r1, [pc, #44]	; (801c890 <tcp_enqueue_flags+0x1d8>)
 801c862:	4806      	ldr	r0, [pc, #24]	; (801c87c <tcp_enqueue_flags+0x1c4>)
 801c864:	f003 fee6 	bl	8020634 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801c868:	2300      	movs	r3, #0
}
 801c86a:	4618      	mov	r0, r3
 801c86c:	3720      	adds	r7, #32
 801c86e:	46bd      	mov	sp, r7
 801c870:	bd80      	pop	{r7, pc}
 801c872:	bf00      	nop
 801c874:	080233f4 	.word	0x080233f4
 801c878:	08023818 	.word	0x08023818
 801c87c:	08023448 	.word	0x08023448
 801c880:	08023870 	.word	0x08023870
 801c884:	08023890 	.word	0x08023890
 801c888:	080238cc 	.word	0x080238cc
 801c88c:	080238e4 	.word	0x080238e4
 801c890:	08023910 	.word	0x08023910

0801c894 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801c894:	b5b0      	push	{r4, r5, r7, lr}
 801c896:	b08a      	sub	sp, #40	; 0x28
 801c898:	af00      	add	r7, sp, #0
 801c89a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801c89c:	687b      	ldr	r3, [r7, #4]
 801c89e:	2b00      	cmp	r3, #0
 801c8a0:	d106      	bne.n	801c8b0 <tcp_output+0x1c>
 801c8a2:	4ba0      	ldr	r3, [pc, #640]	; (801cb24 <tcp_output+0x290>)
 801c8a4:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801c8a8:	499f      	ldr	r1, [pc, #636]	; (801cb28 <tcp_output+0x294>)
 801c8aa:	48a0      	ldr	r0, [pc, #640]	; (801cb2c <tcp_output+0x298>)
 801c8ac:	f003 fec2 	bl	8020634 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801c8b0:	687b      	ldr	r3, [r7, #4]
 801c8b2:	7d1b      	ldrb	r3, [r3, #20]
 801c8b4:	2b01      	cmp	r3, #1
 801c8b6:	d106      	bne.n	801c8c6 <tcp_output+0x32>
 801c8b8:	4b9a      	ldr	r3, [pc, #616]	; (801cb24 <tcp_output+0x290>)
 801c8ba:	f240 42e4 	movw	r2, #1252	; 0x4e4
 801c8be:	499c      	ldr	r1, [pc, #624]	; (801cb30 <tcp_output+0x29c>)
 801c8c0:	489a      	ldr	r0, [pc, #616]	; (801cb2c <tcp_output+0x298>)
 801c8c2:	f003 feb7 	bl	8020634 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801c8c6:	4b9b      	ldr	r3, [pc, #620]	; (801cb34 <tcp_output+0x2a0>)
 801c8c8:	681b      	ldr	r3, [r3, #0]
 801c8ca:	687a      	ldr	r2, [r7, #4]
 801c8cc:	429a      	cmp	r2, r3
 801c8ce:	d101      	bne.n	801c8d4 <tcp_output+0x40>
    return ERR_OK;
 801c8d0:	2300      	movs	r3, #0
 801c8d2:	e1d2      	b.n	801cc7a <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801c8d4:	687b      	ldr	r3, [r7, #4]
 801c8d6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801c8da:	687b      	ldr	r3, [r7, #4]
 801c8dc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801c8e0:	429a      	cmp	r2, r3
 801c8e2:	d203      	bcs.n	801c8ec <tcp_output+0x58>
 801c8e4:	687b      	ldr	r3, [r7, #4]
 801c8e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801c8ea:	e002      	b.n	801c8f2 <tcp_output+0x5e>
 801c8ec:	687b      	ldr	r3, [r7, #4]
 801c8ee:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801c8f2:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801c8f4:	687b      	ldr	r3, [r7, #4]
 801c8f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c8f8:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801c8fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c8fc:	2b00      	cmp	r3, #0
 801c8fe:	d10b      	bne.n	801c918 <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801c900:	687b      	ldr	r3, [r7, #4]
 801c902:	8b5b      	ldrh	r3, [r3, #26]
 801c904:	f003 0302 	and.w	r3, r3, #2
 801c908:	2b00      	cmp	r3, #0
 801c90a:	f000 81a9 	beq.w	801cc60 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 801c90e:	6878      	ldr	r0, [r7, #4]
 801c910:	f000 fdd8 	bl	801d4c4 <tcp_send_empty_ack>
 801c914:	4603      	mov	r3, r0
 801c916:	e1b0      	b.n	801cc7a <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801c918:	6879      	ldr	r1, [r7, #4]
 801c91a:	687b      	ldr	r3, [r7, #4]
 801c91c:	3304      	adds	r3, #4
 801c91e:	461a      	mov	r2, r3
 801c920:	6878      	ldr	r0, [r7, #4]
 801c922:	f7ff f81d 	bl	801b960 <tcp_route>
 801c926:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801c928:	697b      	ldr	r3, [r7, #20]
 801c92a:	2b00      	cmp	r3, #0
 801c92c:	d102      	bne.n	801c934 <tcp_output+0xa0>
    return ERR_RTE;
 801c92e:	f06f 0303 	mvn.w	r3, #3
 801c932:	e1a2      	b.n	801cc7a <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801c934:	687b      	ldr	r3, [r7, #4]
 801c936:	2b00      	cmp	r3, #0
 801c938:	d003      	beq.n	801c942 <tcp_output+0xae>
 801c93a:	687b      	ldr	r3, [r7, #4]
 801c93c:	681b      	ldr	r3, [r3, #0]
 801c93e:	2b00      	cmp	r3, #0
 801c940:	d111      	bne.n	801c966 <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801c942:	697b      	ldr	r3, [r7, #20]
 801c944:	2b00      	cmp	r3, #0
 801c946:	d002      	beq.n	801c94e <tcp_output+0xba>
 801c948:	697b      	ldr	r3, [r7, #20]
 801c94a:	3304      	adds	r3, #4
 801c94c:	e000      	b.n	801c950 <tcp_output+0xbc>
 801c94e:	2300      	movs	r3, #0
 801c950:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801c952:	693b      	ldr	r3, [r7, #16]
 801c954:	2b00      	cmp	r3, #0
 801c956:	d102      	bne.n	801c95e <tcp_output+0xca>
      return ERR_RTE;
 801c958:	f06f 0303 	mvn.w	r3, #3
 801c95c:	e18d      	b.n	801cc7a <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801c95e:	693b      	ldr	r3, [r7, #16]
 801c960:	681a      	ldr	r2, [r3, #0]
 801c962:	687b      	ldr	r3, [r7, #4]
 801c964:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801c966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c968:	68db      	ldr	r3, [r3, #12]
 801c96a:	685b      	ldr	r3, [r3, #4]
 801c96c:	4618      	mov	r0, r3
 801c96e:	f7f9 f852 	bl	8015a16 <lwip_htonl>
 801c972:	4602      	mov	r2, r0
 801c974:	687b      	ldr	r3, [r7, #4]
 801c976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801c978:	1ad3      	subs	r3, r2, r3
 801c97a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801c97c:	8912      	ldrh	r2, [r2, #8]
 801c97e:	4413      	add	r3, r2
 801c980:	69ba      	ldr	r2, [r7, #24]
 801c982:	429a      	cmp	r2, r3
 801c984:	d227      	bcs.n	801c9d6 <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801c986:	687b      	ldr	r3, [r7, #4]
 801c988:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801c98c:	461a      	mov	r2, r3
 801c98e:	69bb      	ldr	r3, [r7, #24]
 801c990:	4293      	cmp	r3, r2
 801c992:	d114      	bne.n	801c9be <tcp_output+0x12a>
 801c994:	687b      	ldr	r3, [r7, #4]
 801c996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c998:	2b00      	cmp	r3, #0
 801c99a:	d110      	bne.n	801c9be <tcp_output+0x12a>
 801c99c:	687b      	ldr	r3, [r7, #4]
 801c99e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801c9a2:	2b00      	cmp	r3, #0
 801c9a4:	d10b      	bne.n	801c9be <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 801c9a6:	687b      	ldr	r3, [r7, #4]
 801c9a8:	2200      	movs	r2, #0
 801c9aa:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801c9ae:	687b      	ldr	r3, [r7, #4]
 801c9b0:	2201      	movs	r2, #1
 801c9b2:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 801c9b6:	687b      	ldr	r3, [r7, #4]
 801c9b8:	2200      	movs	r2, #0
 801c9ba:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801c9be:	687b      	ldr	r3, [r7, #4]
 801c9c0:	8b5b      	ldrh	r3, [r3, #26]
 801c9c2:	f003 0302 	and.w	r3, r3, #2
 801c9c6:	2b00      	cmp	r3, #0
 801c9c8:	f000 814c 	beq.w	801cc64 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 801c9cc:	6878      	ldr	r0, [r7, #4]
 801c9ce:	f000 fd79 	bl	801d4c4 <tcp_send_empty_ack>
 801c9d2:	4603      	mov	r3, r0
 801c9d4:	e151      	b.n	801cc7a <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801c9d6:	687b      	ldr	r3, [r7, #4]
 801c9d8:	2200      	movs	r2, #0
 801c9da:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801c9de:	687b      	ldr	r3, [r7, #4]
 801c9e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c9e2:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801c9e4:	6a3b      	ldr	r3, [r7, #32]
 801c9e6:	2b00      	cmp	r3, #0
 801c9e8:	f000 811b 	beq.w	801cc22 <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 801c9ec:	e002      	b.n	801c9f4 <tcp_output+0x160>
 801c9ee:	6a3b      	ldr	r3, [r7, #32]
 801c9f0:	681b      	ldr	r3, [r3, #0]
 801c9f2:	623b      	str	r3, [r7, #32]
 801c9f4:	6a3b      	ldr	r3, [r7, #32]
 801c9f6:	681b      	ldr	r3, [r3, #0]
 801c9f8:	2b00      	cmp	r3, #0
 801c9fa:	d1f8      	bne.n	801c9ee <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801c9fc:	e111      	b.n	801cc22 <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801c9fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ca00:	68db      	ldr	r3, [r3, #12]
 801ca02:	899b      	ldrh	r3, [r3, #12]
 801ca04:	b29b      	uxth	r3, r3
 801ca06:	4618      	mov	r0, r3
 801ca08:	f7f8 fff0 	bl	80159ec <lwip_htons>
 801ca0c:	4603      	mov	r3, r0
 801ca0e:	b2db      	uxtb	r3, r3
 801ca10:	f003 0304 	and.w	r3, r3, #4
 801ca14:	2b00      	cmp	r3, #0
 801ca16:	d006      	beq.n	801ca26 <tcp_output+0x192>
 801ca18:	4b42      	ldr	r3, [pc, #264]	; (801cb24 <tcp_output+0x290>)
 801ca1a:	f240 5237 	movw	r2, #1335	; 0x537
 801ca1e:	4946      	ldr	r1, [pc, #280]	; (801cb38 <tcp_output+0x2a4>)
 801ca20:	4842      	ldr	r0, [pc, #264]	; (801cb2c <tcp_output+0x298>)
 801ca22:	f003 fe07 	bl	8020634 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801ca26:	687b      	ldr	r3, [r7, #4]
 801ca28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ca2a:	2b00      	cmp	r3, #0
 801ca2c:	d01f      	beq.n	801ca6e <tcp_output+0x1da>
 801ca2e:	687b      	ldr	r3, [r7, #4]
 801ca30:	8b5b      	ldrh	r3, [r3, #26]
 801ca32:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801ca36:	2b00      	cmp	r3, #0
 801ca38:	d119      	bne.n	801ca6e <tcp_output+0x1da>
 801ca3a:	687b      	ldr	r3, [r7, #4]
 801ca3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ca3e:	2b00      	cmp	r3, #0
 801ca40:	d00b      	beq.n	801ca5a <tcp_output+0x1c6>
 801ca42:	687b      	ldr	r3, [r7, #4]
 801ca44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ca46:	681b      	ldr	r3, [r3, #0]
 801ca48:	2b00      	cmp	r3, #0
 801ca4a:	d110      	bne.n	801ca6e <tcp_output+0x1da>
 801ca4c:	687b      	ldr	r3, [r7, #4]
 801ca4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ca50:	891a      	ldrh	r2, [r3, #8]
 801ca52:	687b      	ldr	r3, [r7, #4]
 801ca54:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ca56:	429a      	cmp	r2, r3
 801ca58:	d209      	bcs.n	801ca6e <tcp_output+0x1da>
 801ca5a:	687b      	ldr	r3, [r7, #4]
 801ca5c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801ca60:	2b00      	cmp	r3, #0
 801ca62:	d004      	beq.n	801ca6e <tcp_output+0x1da>
 801ca64:	687b      	ldr	r3, [r7, #4]
 801ca66:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801ca6a:	2b08      	cmp	r3, #8
 801ca6c:	d901      	bls.n	801ca72 <tcp_output+0x1de>
 801ca6e:	2301      	movs	r3, #1
 801ca70:	e000      	b.n	801ca74 <tcp_output+0x1e0>
 801ca72:	2300      	movs	r3, #0
 801ca74:	2b00      	cmp	r3, #0
 801ca76:	d106      	bne.n	801ca86 <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801ca78:	687b      	ldr	r3, [r7, #4]
 801ca7a:	8b5b      	ldrh	r3, [r3, #26]
 801ca7c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801ca80:	2b00      	cmp	r3, #0
 801ca82:	f000 80e3 	beq.w	801cc4c <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801ca86:	687b      	ldr	r3, [r7, #4]
 801ca88:	7d1b      	ldrb	r3, [r3, #20]
 801ca8a:	2b02      	cmp	r3, #2
 801ca8c:	d00d      	beq.n	801caaa <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801ca8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ca90:	68db      	ldr	r3, [r3, #12]
 801ca92:	899b      	ldrh	r3, [r3, #12]
 801ca94:	b29c      	uxth	r4, r3
 801ca96:	2010      	movs	r0, #16
 801ca98:	f7f8 ffa8 	bl	80159ec <lwip_htons>
 801ca9c:	4603      	mov	r3, r0
 801ca9e:	461a      	mov	r2, r3
 801caa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801caa2:	68db      	ldr	r3, [r3, #12]
 801caa4:	4322      	orrs	r2, r4
 801caa6:	b292      	uxth	r2, r2
 801caa8:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801caaa:	697a      	ldr	r2, [r7, #20]
 801caac:	6879      	ldr	r1, [r7, #4]
 801caae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801cab0:	f000 f908 	bl	801ccc4 <tcp_output_segment>
 801cab4:	4603      	mov	r3, r0
 801cab6:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801cab8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801cabc:	2b00      	cmp	r3, #0
 801cabe:	d009      	beq.n	801cad4 <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801cac0:	687b      	ldr	r3, [r7, #4]
 801cac2:	8b5b      	ldrh	r3, [r3, #26]
 801cac4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801cac8:	b29a      	uxth	r2, r3
 801caca:	687b      	ldr	r3, [r7, #4]
 801cacc:	835a      	strh	r2, [r3, #26]
      return err;
 801cace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801cad2:	e0d2      	b.n	801cc7a <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801cad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cad6:	681a      	ldr	r2, [r3, #0]
 801cad8:	687b      	ldr	r3, [r7, #4]
 801cada:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801cadc:	687b      	ldr	r3, [r7, #4]
 801cade:	7d1b      	ldrb	r3, [r3, #20]
 801cae0:	2b02      	cmp	r3, #2
 801cae2:	d006      	beq.n	801caf2 <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801cae4:	687b      	ldr	r3, [r7, #4]
 801cae6:	8b5b      	ldrh	r3, [r3, #26]
 801cae8:	f023 0303 	bic.w	r3, r3, #3
 801caec:	b29a      	uxth	r2, r3
 801caee:	687b      	ldr	r3, [r7, #4]
 801caf0:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801caf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801caf4:	68db      	ldr	r3, [r3, #12]
 801caf6:	685b      	ldr	r3, [r3, #4]
 801caf8:	4618      	mov	r0, r3
 801cafa:	f7f8 ff8c 	bl	8015a16 <lwip_htonl>
 801cafe:	4604      	mov	r4, r0
 801cb00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cb02:	891b      	ldrh	r3, [r3, #8]
 801cb04:	461d      	mov	r5, r3
 801cb06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cb08:	68db      	ldr	r3, [r3, #12]
 801cb0a:	899b      	ldrh	r3, [r3, #12]
 801cb0c:	b29b      	uxth	r3, r3
 801cb0e:	4618      	mov	r0, r3
 801cb10:	f7f8 ff6c 	bl	80159ec <lwip_htons>
 801cb14:	4603      	mov	r3, r0
 801cb16:	b2db      	uxtb	r3, r3
 801cb18:	f003 0303 	and.w	r3, r3, #3
 801cb1c:	2b00      	cmp	r3, #0
 801cb1e:	d00d      	beq.n	801cb3c <tcp_output+0x2a8>
 801cb20:	2301      	movs	r3, #1
 801cb22:	e00c      	b.n	801cb3e <tcp_output+0x2aa>
 801cb24:	080233f4 	.word	0x080233f4
 801cb28:	08023938 	.word	0x08023938
 801cb2c:	08023448 	.word	0x08023448
 801cb30:	08023950 	.word	0x08023950
 801cb34:	2001ff44 	.word	0x2001ff44
 801cb38:	08023978 	.word	0x08023978
 801cb3c:	2300      	movs	r3, #0
 801cb3e:	442b      	add	r3, r5
 801cb40:	4423      	add	r3, r4
 801cb42:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801cb44:	687b      	ldr	r3, [r7, #4]
 801cb46:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801cb48:	68bb      	ldr	r3, [r7, #8]
 801cb4a:	1ad3      	subs	r3, r2, r3
 801cb4c:	2b00      	cmp	r3, #0
 801cb4e:	da02      	bge.n	801cb56 <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 801cb50:	687b      	ldr	r3, [r7, #4]
 801cb52:	68ba      	ldr	r2, [r7, #8]
 801cb54:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801cb56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cb58:	891b      	ldrh	r3, [r3, #8]
 801cb5a:	461c      	mov	r4, r3
 801cb5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cb5e:	68db      	ldr	r3, [r3, #12]
 801cb60:	899b      	ldrh	r3, [r3, #12]
 801cb62:	b29b      	uxth	r3, r3
 801cb64:	4618      	mov	r0, r3
 801cb66:	f7f8 ff41 	bl	80159ec <lwip_htons>
 801cb6a:	4603      	mov	r3, r0
 801cb6c:	b2db      	uxtb	r3, r3
 801cb6e:	f003 0303 	and.w	r3, r3, #3
 801cb72:	2b00      	cmp	r3, #0
 801cb74:	d001      	beq.n	801cb7a <tcp_output+0x2e6>
 801cb76:	2301      	movs	r3, #1
 801cb78:	e000      	b.n	801cb7c <tcp_output+0x2e8>
 801cb7a:	2300      	movs	r3, #0
 801cb7c:	4423      	add	r3, r4
 801cb7e:	2b00      	cmp	r3, #0
 801cb80:	d049      	beq.n	801cc16 <tcp_output+0x382>
      seg->next = NULL;
 801cb82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cb84:	2200      	movs	r2, #0
 801cb86:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801cb88:	687b      	ldr	r3, [r7, #4]
 801cb8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801cb8c:	2b00      	cmp	r3, #0
 801cb8e:	d105      	bne.n	801cb9c <tcp_output+0x308>
        pcb->unacked = seg;
 801cb90:	687b      	ldr	r3, [r7, #4]
 801cb92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801cb94:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801cb96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cb98:	623b      	str	r3, [r7, #32]
 801cb9a:	e03f      	b.n	801cc1c <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801cb9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cb9e:	68db      	ldr	r3, [r3, #12]
 801cba0:	685b      	ldr	r3, [r3, #4]
 801cba2:	4618      	mov	r0, r3
 801cba4:	f7f8 ff37 	bl	8015a16 <lwip_htonl>
 801cba8:	4604      	mov	r4, r0
 801cbaa:	6a3b      	ldr	r3, [r7, #32]
 801cbac:	68db      	ldr	r3, [r3, #12]
 801cbae:	685b      	ldr	r3, [r3, #4]
 801cbb0:	4618      	mov	r0, r3
 801cbb2:	f7f8 ff30 	bl	8015a16 <lwip_htonl>
 801cbb6:	4603      	mov	r3, r0
 801cbb8:	1ae3      	subs	r3, r4, r3
 801cbba:	2b00      	cmp	r3, #0
 801cbbc:	da24      	bge.n	801cc08 <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801cbbe:	687b      	ldr	r3, [r7, #4]
 801cbc0:	3370      	adds	r3, #112	; 0x70
 801cbc2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801cbc4:	e002      	b.n	801cbcc <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801cbc6:	69fb      	ldr	r3, [r7, #28]
 801cbc8:	681b      	ldr	r3, [r3, #0]
 801cbca:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801cbcc:	69fb      	ldr	r3, [r7, #28]
 801cbce:	681b      	ldr	r3, [r3, #0]
 801cbd0:	2b00      	cmp	r3, #0
 801cbd2:	d011      	beq.n	801cbf8 <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801cbd4:	69fb      	ldr	r3, [r7, #28]
 801cbd6:	681b      	ldr	r3, [r3, #0]
 801cbd8:	68db      	ldr	r3, [r3, #12]
 801cbda:	685b      	ldr	r3, [r3, #4]
 801cbdc:	4618      	mov	r0, r3
 801cbde:	f7f8 ff1a 	bl	8015a16 <lwip_htonl>
 801cbe2:	4604      	mov	r4, r0
 801cbe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cbe6:	68db      	ldr	r3, [r3, #12]
 801cbe8:	685b      	ldr	r3, [r3, #4]
 801cbea:	4618      	mov	r0, r3
 801cbec:	f7f8 ff13 	bl	8015a16 <lwip_htonl>
 801cbf0:	4603      	mov	r3, r0
 801cbf2:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801cbf4:	2b00      	cmp	r3, #0
 801cbf6:	dbe6      	blt.n	801cbc6 <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 801cbf8:	69fb      	ldr	r3, [r7, #28]
 801cbfa:	681a      	ldr	r2, [r3, #0]
 801cbfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cbfe:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801cc00:	69fb      	ldr	r3, [r7, #28]
 801cc02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801cc04:	601a      	str	r2, [r3, #0]
 801cc06:	e009      	b.n	801cc1c <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801cc08:	6a3b      	ldr	r3, [r7, #32]
 801cc0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801cc0c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801cc0e:	6a3b      	ldr	r3, [r7, #32]
 801cc10:	681b      	ldr	r3, [r3, #0]
 801cc12:	623b      	str	r3, [r7, #32]
 801cc14:	e002      	b.n	801cc1c <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801cc16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801cc18:	f7fb fef4 	bl	8018a04 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801cc1c:	687b      	ldr	r3, [r7, #4]
 801cc1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801cc20:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 801cc22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cc24:	2b00      	cmp	r3, #0
 801cc26:	d012      	beq.n	801cc4e <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801cc28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cc2a:	68db      	ldr	r3, [r3, #12]
 801cc2c:	685b      	ldr	r3, [r3, #4]
 801cc2e:	4618      	mov	r0, r3
 801cc30:	f7f8 fef1 	bl	8015a16 <lwip_htonl>
 801cc34:	4602      	mov	r2, r0
 801cc36:	687b      	ldr	r3, [r7, #4]
 801cc38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801cc3a:	1ad3      	subs	r3, r2, r3
 801cc3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801cc3e:	8912      	ldrh	r2, [r2, #8]
 801cc40:	4413      	add	r3, r2
  while (seg != NULL &&
 801cc42:	69ba      	ldr	r2, [r7, #24]
 801cc44:	429a      	cmp	r2, r3
 801cc46:	f4bf aeda 	bcs.w	801c9fe <tcp_output+0x16a>
 801cc4a:	e000      	b.n	801cc4e <tcp_output+0x3ba>
      break;
 801cc4c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801cc4e:	687b      	ldr	r3, [r7, #4]
 801cc50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801cc52:	2b00      	cmp	r3, #0
 801cc54:	d108      	bne.n	801cc68 <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801cc56:	687b      	ldr	r3, [r7, #4]
 801cc58:	2200      	movs	r2, #0
 801cc5a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801cc5e:	e004      	b.n	801cc6a <tcp_output+0x3d6>
    goto output_done;
 801cc60:	bf00      	nop
 801cc62:	e002      	b.n	801cc6a <tcp_output+0x3d6>
    goto output_done;
 801cc64:	bf00      	nop
 801cc66:	e000      	b.n	801cc6a <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801cc68:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801cc6a:	687b      	ldr	r3, [r7, #4]
 801cc6c:	8b5b      	ldrh	r3, [r3, #26]
 801cc6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801cc72:	b29a      	uxth	r2, r3
 801cc74:	687b      	ldr	r3, [r7, #4]
 801cc76:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801cc78:	2300      	movs	r3, #0
}
 801cc7a:	4618      	mov	r0, r3
 801cc7c:	3728      	adds	r7, #40	; 0x28
 801cc7e:	46bd      	mov	sp, r7
 801cc80:	bdb0      	pop	{r4, r5, r7, pc}
 801cc82:	bf00      	nop

0801cc84 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801cc84:	b580      	push	{r7, lr}
 801cc86:	b082      	sub	sp, #8
 801cc88:	af00      	add	r7, sp, #0
 801cc8a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801cc8c:	687b      	ldr	r3, [r7, #4]
 801cc8e:	2b00      	cmp	r3, #0
 801cc90:	d106      	bne.n	801cca0 <tcp_output_segment_busy+0x1c>
 801cc92:	4b09      	ldr	r3, [pc, #36]	; (801ccb8 <tcp_output_segment_busy+0x34>)
 801cc94:	f240 529a 	movw	r2, #1434	; 0x59a
 801cc98:	4908      	ldr	r1, [pc, #32]	; (801ccbc <tcp_output_segment_busy+0x38>)
 801cc9a:	4809      	ldr	r0, [pc, #36]	; (801ccc0 <tcp_output_segment_busy+0x3c>)
 801cc9c:	f003 fcca 	bl	8020634 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801cca0:	687b      	ldr	r3, [r7, #4]
 801cca2:	685b      	ldr	r3, [r3, #4]
 801cca4:	7b9b      	ldrb	r3, [r3, #14]
 801cca6:	2b01      	cmp	r3, #1
 801cca8:	d001      	beq.n	801ccae <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801ccaa:	2301      	movs	r3, #1
 801ccac:	e000      	b.n	801ccb0 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801ccae:	2300      	movs	r3, #0
}
 801ccb0:	4618      	mov	r0, r3
 801ccb2:	3708      	adds	r7, #8
 801ccb4:	46bd      	mov	sp, r7
 801ccb6:	bd80      	pop	{r7, pc}
 801ccb8:	080233f4 	.word	0x080233f4
 801ccbc:	08023990 	.word	0x08023990
 801ccc0:	08023448 	.word	0x08023448

0801ccc4 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801ccc4:	b5b0      	push	{r4, r5, r7, lr}
 801ccc6:	b08c      	sub	sp, #48	; 0x30
 801ccc8:	af04      	add	r7, sp, #16
 801ccca:	60f8      	str	r0, [r7, #12]
 801cccc:	60b9      	str	r1, [r7, #8]
 801ccce:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801ccd0:	68fb      	ldr	r3, [r7, #12]
 801ccd2:	2b00      	cmp	r3, #0
 801ccd4:	d106      	bne.n	801cce4 <tcp_output_segment+0x20>
 801ccd6:	4b64      	ldr	r3, [pc, #400]	; (801ce68 <tcp_output_segment+0x1a4>)
 801ccd8:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801ccdc:	4963      	ldr	r1, [pc, #396]	; (801ce6c <tcp_output_segment+0x1a8>)
 801ccde:	4864      	ldr	r0, [pc, #400]	; (801ce70 <tcp_output_segment+0x1ac>)
 801cce0:	f003 fca8 	bl	8020634 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801cce4:	68bb      	ldr	r3, [r7, #8]
 801cce6:	2b00      	cmp	r3, #0
 801cce8:	d106      	bne.n	801ccf8 <tcp_output_segment+0x34>
 801ccea:	4b5f      	ldr	r3, [pc, #380]	; (801ce68 <tcp_output_segment+0x1a4>)
 801ccec:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801ccf0:	4960      	ldr	r1, [pc, #384]	; (801ce74 <tcp_output_segment+0x1b0>)
 801ccf2:	485f      	ldr	r0, [pc, #380]	; (801ce70 <tcp_output_segment+0x1ac>)
 801ccf4:	f003 fc9e 	bl	8020634 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801ccf8:	687b      	ldr	r3, [r7, #4]
 801ccfa:	2b00      	cmp	r3, #0
 801ccfc:	d106      	bne.n	801cd0c <tcp_output_segment+0x48>
 801ccfe:	4b5a      	ldr	r3, [pc, #360]	; (801ce68 <tcp_output_segment+0x1a4>)
 801cd00:	f240 52ba 	movw	r2, #1466	; 0x5ba
 801cd04:	495c      	ldr	r1, [pc, #368]	; (801ce78 <tcp_output_segment+0x1b4>)
 801cd06:	485a      	ldr	r0, [pc, #360]	; (801ce70 <tcp_output_segment+0x1ac>)
 801cd08:	f003 fc94 	bl	8020634 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801cd0c:	68f8      	ldr	r0, [r7, #12]
 801cd0e:	f7ff ffb9 	bl	801cc84 <tcp_output_segment_busy>
 801cd12:	4603      	mov	r3, r0
 801cd14:	2b00      	cmp	r3, #0
 801cd16:	d001      	beq.n	801cd1c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801cd18:	2300      	movs	r3, #0
 801cd1a:	e0a0      	b.n	801ce5e <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801cd1c:	68bb      	ldr	r3, [r7, #8]
 801cd1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801cd20:	68fb      	ldr	r3, [r7, #12]
 801cd22:	68dc      	ldr	r4, [r3, #12]
 801cd24:	4610      	mov	r0, r2
 801cd26:	f7f8 fe76 	bl	8015a16 <lwip_htonl>
 801cd2a:	4603      	mov	r3, r0
 801cd2c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801cd2e:	68bb      	ldr	r3, [r7, #8]
 801cd30:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801cd32:	68fb      	ldr	r3, [r7, #12]
 801cd34:	68dc      	ldr	r4, [r3, #12]
 801cd36:	4610      	mov	r0, r2
 801cd38:	f7f8 fe58 	bl	80159ec <lwip_htons>
 801cd3c:	4603      	mov	r3, r0
 801cd3e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801cd40:	68bb      	ldr	r3, [r7, #8]
 801cd42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cd44:	68ba      	ldr	r2, [r7, #8]
 801cd46:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801cd48:	441a      	add	r2, r3
 801cd4a:	68bb      	ldr	r3, [r7, #8]
 801cd4c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801cd4e:	68fb      	ldr	r3, [r7, #12]
 801cd50:	68db      	ldr	r3, [r3, #12]
 801cd52:	3314      	adds	r3, #20
 801cd54:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801cd56:	68fb      	ldr	r3, [r7, #12]
 801cd58:	7a9b      	ldrb	r3, [r3, #10]
 801cd5a:	f003 0301 	and.w	r3, r3, #1
 801cd5e:	2b00      	cmp	r3, #0
 801cd60:	d015      	beq.n	801cd8e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801cd62:	68bb      	ldr	r3, [r7, #8]
 801cd64:	3304      	adds	r3, #4
 801cd66:	461a      	mov	r2, r3
 801cd68:	6879      	ldr	r1, [r7, #4]
 801cd6a:	f44f 7006 	mov.w	r0, #536	; 0x218
 801cd6e:	f7fc fa33 	bl	80191d8 <tcp_eff_send_mss_netif>
 801cd72:	4603      	mov	r3, r0
 801cd74:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801cd76:	8b7b      	ldrh	r3, [r7, #26]
 801cd78:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801cd7c:	4618      	mov	r0, r3
 801cd7e:	f7f8 fe4a 	bl	8015a16 <lwip_htonl>
 801cd82:	4602      	mov	r2, r0
 801cd84:	69fb      	ldr	r3, [r7, #28]
 801cd86:	601a      	str	r2, [r3, #0]
    opts += 1;
 801cd88:	69fb      	ldr	r3, [r7, #28]
 801cd8a:	3304      	adds	r3, #4
 801cd8c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801cd8e:	68bb      	ldr	r3, [r7, #8]
 801cd90:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801cd94:	2b00      	cmp	r3, #0
 801cd96:	da02      	bge.n	801cd9e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801cd98:	68bb      	ldr	r3, [r7, #8]
 801cd9a:	2200      	movs	r2, #0
 801cd9c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801cd9e:	68bb      	ldr	r3, [r7, #8]
 801cda0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801cda2:	2b00      	cmp	r3, #0
 801cda4:	d10c      	bne.n	801cdc0 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801cda6:	4b35      	ldr	r3, [pc, #212]	; (801ce7c <tcp_output_segment+0x1b8>)
 801cda8:	681a      	ldr	r2, [r3, #0]
 801cdaa:	68bb      	ldr	r3, [r7, #8]
 801cdac:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801cdae:	68fb      	ldr	r3, [r7, #12]
 801cdb0:	68db      	ldr	r3, [r3, #12]
 801cdb2:	685b      	ldr	r3, [r3, #4]
 801cdb4:	4618      	mov	r0, r3
 801cdb6:	f7f8 fe2e 	bl	8015a16 <lwip_htonl>
 801cdba:	4602      	mov	r2, r0
 801cdbc:	68bb      	ldr	r3, [r7, #8]
 801cdbe:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801cdc0:	68fb      	ldr	r3, [r7, #12]
 801cdc2:	68db      	ldr	r3, [r3, #12]
 801cdc4:	461a      	mov	r2, r3
 801cdc6:	68fb      	ldr	r3, [r7, #12]
 801cdc8:	685b      	ldr	r3, [r3, #4]
 801cdca:	685b      	ldr	r3, [r3, #4]
 801cdcc:	1ad3      	subs	r3, r2, r3
 801cdce:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801cdd0:	68fb      	ldr	r3, [r7, #12]
 801cdd2:	685b      	ldr	r3, [r3, #4]
 801cdd4:	8959      	ldrh	r1, [r3, #10]
 801cdd6:	68fb      	ldr	r3, [r7, #12]
 801cdd8:	685b      	ldr	r3, [r3, #4]
 801cdda:	8b3a      	ldrh	r2, [r7, #24]
 801cddc:	1a8a      	subs	r2, r1, r2
 801cdde:	b292      	uxth	r2, r2
 801cde0:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801cde2:	68fb      	ldr	r3, [r7, #12]
 801cde4:	685b      	ldr	r3, [r3, #4]
 801cde6:	8919      	ldrh	r1, [r3, #8]
 801cde8:	68fb      	ldr	r3, [r7, #12]
 801cdea:	685b      	ldr	r3, [r3, #4]
 801cdec:	8b3a      	ldrh	r2, [r7, #24]
 801cdee:	1a8a      	subs	r2, r1, r2
 801cdf0:	b292      	uxth	r2, r2
 801cdf2:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801cdf4:	68fb      	ldr	r3, [r7, #12]
 801cdf6:	685b      	ldr	r3, [r3, #4]
 801cdf8:	68fa      	ldr	r2, [r7, #12]
 801cdfa:	68d2      	ldr	r2, [r2, #12]
 801cdfc:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801cdfe:	68fb      	ldr	r3, [r7, #12]
 801ce00:	68db      	ldr	r3, [r3, #12]
 801ce02:	2200      	movs	r2, #0
 801ce04:	741a      	strb	r2, [r3, #16]
 801ce06:	2200      	movs	r2, #0
 801ce08:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801ce0a:	68fb      	ldr	r3, [r7, #12]
 801ce0c:	68db      	ldr	r3, [r3, #12]
 801ce0e:	f103 0214 	add.w	r2, r3, #20
 801ce12:	68fb      	ldr	r3, [r7, #12]
 801ce14:	7a9b      	ldrb	r3, [r3, #10]
 801ce16:	009b      	lsls	r3, r3, #2
 801ce18:	f003 0304 	and.w	r3, r3, #4
 801ce1c:	4413      	add	r3, r2
 801ce1e:	69fa      	ldr	r2, [r7, #28]
 801ce20:	429a      	cmp	r2, r3
 801ce22:	d006      	beq.n	801ce32 <tcp_output_segment+0x16e>
 801ce24:	4b10      	ldr	r3, [pc, #64]	; (801ce68 <tcp_output_segment+0x1a4>)
 801ce26:	f240 621c 	movw	r2, #1564	; 0x61c
 801ce2a:	4915      	ldr	r1, [pc, #84]	; (801ce80 <tcp_output_segment+0x1bc>)
 801ce2c:	4810      	ldr	r0, [pc, #64]	; (801ce70 <tcp_output_segment+0x1ac>)
 801ce2e:	f003 fc01 	bl	8020634 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801ce32:	68fb      	ldr	r3, [r7, #12]
 801ce34:	6858      	ldr	r0, [r3, #4]
 801ce36:	68b9      	ldr	r1, [r7, #8]
 801ce38:	68bb      	ldr	r3, [r7, #8]
 801ce3a:	1d1c      	adds	r4, r3, #4
 801ce3c:	68bb      	ldr	r3, [r7, #8]
 801ce3e:	7add      	ldrb	r5, [r3, #11]
 801ce40:	68bb      	ldr	r3, [r7, #8]
 801ce42:	7a9b      	ldrb	r3, [r3, #10]
 801ce44:	687a      	ldr	r2, [r7, #4]
 801ce46:	9202      	str	r2, [sp, #8]
 801ce48:	2206      	movs	r2, #6
 801ce4a:	9201      	str	r2, [sp, #4]
 801ce4c:	9300      	str	r3, [sp, #0]
 801ce4e:	462b      	mov	r3, r5
 801ce50:	4622      	mov	r2, r4
 801ce52:	f002 fa6f 	bl	801f334 <ip4_output_if>
 801ce56:	4603      	mov	r3, r0
 801ce58:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801ce5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801ce5e:	4618      	mov	r0, r3
 801ce60:	3720      	adds	r7, #32
 801ce62:	46bd      	mov	sp, r7
 801ce64:	bdb0      	pop	{r4, r5, r7, pc}
 801ce66:	bf00      	nop
 801ce68:	080233f4 	.word	0x080233f4
 801ce6c:	080239b8 	.word	0x080239b8
 801ce70:	08023448 	.word	0x08023448
 801ce74:	080239d8 	.word	0x080239d8
 801ce78:	080239f8 	.word	0x080239f8
 801ce7c:	2001ff34 	.word	0x2001ff34
 801ce80:	08023a1c 	.word	0x08023a1c

0801ce84 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801ce84:	b5b0      	push	{r4, r5, r7, lr}
 801ce86:	b084      	sub	sp, #16
 801ce88:	af00      	add	r7, sp, #0
 801ce8a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801ce8c:	687b      	ldr	r3, [r7, #4]
 801ce8e:	2b00      	cmp	r3, #0
 801ce90:	d106      	bne.n	801cea0 <tcp_rexmit_rto_prepare+0x1c>
 801ce92:	4b31      	ldr	r3, [pc, #196]	; (801cf58 <tcp_rexmit_rto_prepare+0xd4>)
 801ce94:	f240 6263 	movw	r2, #1635	; 0x663
 801ce98:	4930      	ldr	r1, [pc, #192]	; (801cf5c <tcp_rexmit_rto_prepare+0xd8>)
 801ce9a:	4831      	ldr	r0, [pc, #196]	; (801cf60 <tcp_rexmit_rto_prepare+0xdc>)
 801ce9c:	f003 fbca 	bl	8020634 <iprintf>

  if (pcb->unacked == NULL) {
 801cea0:	687b      	ldr	r3, [r7, #4]
 801cea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801cea4:	2b00      	cmp	r3, #0
 801cea6:	d102      	bne.n	801ceae <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801cea8:	f06f 0305 	mvn.w	r3, #5
 801ceac:	e050      	b.n	801cf50 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801ceae:	687b      	ldr	r3, [r7, #4]
 801ceb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ceb2:	60fb      	str	r3, [r7, #12]
 801ceb4:	e00b      	b.n	801cece <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801ceb6:	68f8      	ldr	r0, [r7, #12]
 801ceb8:	f7ff fee4 	bl	801cc84 <tcp_output_segment_busy>
 801cebc:	4603      	mov	r3, r0
 801cebe:	2b00      	cmp	r3, #0
 801cec0:	d002      	beq.n	801cec8 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801cec2:	f06f 0305 	mvn.w	r3, #5
 801cec6:	e043      	b.n	801cf50 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801cec8:	68fb      	ldr	r3, [r7, #12]
 801ceca:	681b      	ldr	r3, [r3, #0]
 801cecc:	60fb      	str	r3, [r7, #12]
 801cece:	68fb      	ldr	r3, [r7, #12]
 801ced0:	681b      	ldr	r3, [r3, #0]
 801ced2:	2b00      	cmp	r3, #0
 801ced4:	d1ef      	bne.n	801ceb6 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801ced6:	68f8      	ldr	r0, [r7, #12]
 801ced8:	f7ff fed4 	bl	801cc84 <tcp_output_segment_busy>
 801cedc:	4603      	mov	r3, r0
 801cede:	2b00      	cmp	r3, #0
 801cee0:	d002      	beq.n	801cee8 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801cee2:	f06f 0305 	mvn.w	r3, #5
 801cee6:	e033      	b.n	801cf50 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801cee8:	687b      	ldr	r3, [r7, #4]
 801ceea:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801ceec:	68fb      	ldr	r3, [r7, #12]
 801ceee:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801cef0:	687b      	ldr	r3, [r7, #4]
 801cef2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801cef4:	687b      	ldr	r3, [r7, #4]
 801cef6:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801cef8:	687b      	ldr	r3, [r7, #4]
 801cefa:	2200      	movs	r2, #0
 801cefc:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801cefe:	687b      	ldr	r3, [r7, #4]
 801cf00:	8b5b      	ldrh	r3, [r3, #26]
 801cf02:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801cf06:	b29a      	uxth	r2, r3
 801cf08:	687b      	ldr	r3, [r7, #4]
 801cf0a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801cf0c:	68fb      	ldr	r3, [r7, #12]
 801cf0e:	68db      	ldr	r3, [r3, #12]
 801cf10:	685b      	ldr	r3, [r3, #4]
 801cf12:	4618      	mov	r0, r3
 801cf14:	f7f8 fd7f 	bl	8015a16 <lwip_htonl>
 801cf18:	4604      	mov	r4, r0
 801cf1a:	68fb      	ldr	r3, [r7, #12]
 801cf1c:	891b      	ldrh	r3, [r3, #8]
 801cf1e:	461d      	mov	r5, r3
 801cf20:	68fb      	ldr	r3, [r7, #12]
 801cf22:	68db      	ldr	r3, [r3, #12]
 801cf24:	899b      	ldrh	r3, [r3, #12]
 801cf26:	b29b      	uxth	r3, r3
 801cf28:	4618      	mov	r0, r3
 801cf2a:	f7f8 fd5f 	bl	80159ec <lwip_htons>
 801cf2e:	4603      	mov	r3, r0
 801cf30:	b2db      	uxtb	r3, r3
 801cf32:	f003 0303 	and.w	r3, r3, #3
 801cf36:	2b00      	cmp	r3, #0
 801cf38:	d001      	beq.n	801cf3e <tcp_rexmit_rto_prepare+0xba>
 801cf3a:	2301      	movs	r3, #1
 801cf3c:	e000      	b.n	801cf40 <tcp_rexmit_rto_prepare+0xbc>
 801cf3e:	2300      	movs	r3, #0
 801cf40:	442b      	add	r3, r5
 801cf42:	18e2      	adds	r2, r4, r3
 801cf44:	687b      	ldr	r3, [r7, #4]
 801cf46:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801cf48:	687b      	ldr	r3, [r7, #4]
 801cf4a:	2200      	movs	r2, #0
 801cf4c:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 801cf4e:	2300      	movs	r3, #0
}
 801cf50:	4618      	mov	r0, r3
 801cf52:	3710      	adds	r7, #16
 801cf54:	46bd      	mov	sp, r7
 801cf56:	bdb0      	pop	{r4, r5, r7, pc}
 801cf58:	080233f4 	.word	0x080233f4
 801cf5c:	08023a30 	.word	0x08023a30
 801cf60:	08023448 	.word	0x08023448

0801cf64 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801cf64:	b580      	push	{r7, lr}
 801cf66:	b082      	sub	sp, #8
 801cf68:	af00      	add	r7, sp, #0
 801cf6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801cf6c:	687b      	ldr	r3, [r7, #4]
 801cf6e:	2b00      	cmp	r3, #0
 801cf70:	d106      	bne.n	801cf80 <tcp_rexmit_rto_commit+0x1c>
 801cf72:	4b0d      	ldr	r3, [pc, #52]	; (801cfa8 <tcp_rexmit_rto_commit+0x44>)
 801cf74:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801cf78:	490c      	ldr	r1, [pc, #48]	; (801cfac <tcp_rexmit_rto_commit+0x48>)
 801cf7a:	480d      	ldr	r0, [pc, #52]	; (801cfb0 <tcp_rexmit_rto_commit+0x4c>)
 801cf7c:	f003 fb5a 	bl	8020634 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801cf80:	687b      	ldr	r3, [r7, #4]
 801cf82:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801cf86:	2bff      	cmp	r3, #255	; 0xff
 801cf88:	d007      	beq.n	801cf9a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801cf8a:	687b      	ldr	r3, [r7, #4]
 801cf8c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801cf90:	3301      	adds	r3, #1
 801cf92:	b2da      	uxtb	r2, r3
 801cf94:	687b      	ldr	r3, [r7, #4]
 801cf96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801cf9a:	6878      	ldr	r0, [r7, #4]
 801cf9c:	f7ff fc7a 	bl	801c894 <tcp_output>
}
 801cfa0:	bf00      	nop
 801cfa2:	3708      	adds	r7, #8
 801cfa4:	46bd      	mov	sp, r7
 801cfa6:	bd80      	pop	{r7, pc}
 801cfa8:	080233f4 	.word	0x080233f4
 801cfac:	08023a54 	.word	0x08023a54
 801cfb0:	08023448 	.word	0x08023448

0801cfb4 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801cfb4:	b580      	push	{r7, lr}
 801cfb6:	b082      	sub	sp, #8
 801cfb8:	af00      	add	r7, sp, #0
 801cfba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801cfbc:	687b      	ldr	r3, [r7, #4]
 801cfbe:	2b00      	cmp	r3, #0
 801cfc0:	d106      	bne.n	801cfd0 <tcp_rexmit_rto+0x1c>
 801cfc2:	4b0a      	ldr	r3, [pc, #40]	; (801cfec <tcp_rexmit_rto+0x38>)
 801cfc4:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801cfc8:	4909      	ldr	r1, [pc, #36]	; (801cff0 <tcp_rexmit_rto+0x3c>)
 801cfca:	480a      	ldr	r0, [pc, #40]	; (801cff4 <tcp_rexmit_rto+0x40>)
 801cfcc:	f003 fb32 	bl	8020634 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801cfd0:	6878      	ldr	r0, [r7, #4]
 801cfd2:	f7ff ff57 	bl	801ce84 <tcp_rexmit_rto_prepare>
 801cfd6:	4603      	mov	r3, r0
 801cfd8:	2b00      	cmp	r3, #0
 801cfda:	d102      	bne.n	801cfe2 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801cfdc:	6878      	ldr	r0, [r7, #4]
 801cfde:	f7ff ffc1 	bl	801cf64 <tcp_rexmit_rto_commit>
  }
}
 801cfe2:	bf00      	nop
 801cfe4:	3708      	adds	r7, #8
 801cfe6:	46bd      	mov	sp, r7
 801cfe8:	bd80      	pop	{r7, pc}
 801cfea:	bf00      	nop
 801cfec:	080233f4 	.word	0x080233f4
 801cff0:	08023a78 	.word	0x08023a78
 801cff4:	08023448 	.word	0x08023448

0801cff8 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801cff8:	b590      	push	{r4, r7, lr}
 801cffa:	b085      	sub	sp, #20
 801cffc:	af00      	add	r7, sp, #0
 801cffe:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801d000:	687b      	ldr	r3, [r7, #4]
 801d002:	2b00      	cmp	r3, #0
 801d004:	d106      	bne.n	801d014 <tcp_rexmit+0x1c>
 801d006:	4b2f      	ldr	r3, [pc, #188]	; (801d0c4 <tcp_rexmit+0xcc>)
 801d008:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801d00c:	492e      	ldr	r1, [pc, #184]	; (801d0c8 <tcp_rexmit+0xd0>)
 801d00e:	482f      	ldr	r0, [pc, #188]	; (801d0cc <tcp_rexmit+0xd4>)
 801d010:	f003 fb10 	bl	8020634 <iprintf>

  if (pcb->unacked == NULL) {
 801d014:	687b      	ldr	r3, [r7, #4]
 801d016:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d018:	2b00      	cmp	r3, #0
 801d01a:	d102      	bne.n	801d022 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801d01c:	f06f 0305 	mvn.w	r3, #5
 801d020:	e04c      	b.n	801d0bc <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801d022:	687b      	ldr	r3, [r7, #4]
 801d024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d026:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801d028:	68b8      	ldr	r0, [r7, #8]
 801d02a:	f7ff fe2b 	bl	801cc84 <tcp_output_segment_busy>
 801d02e:	4603      	mov	r3, r0
 801d030:	2b00      	cmp	r3, #0
 801d032:	d002      	beq.n	801d03a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801d034:	f06f 0305 	mvn.w	r3, #5
 801d038:	e040      	b.n	801d0bc <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801d03a:	68bb      	ldr	r3, [r7, #8]
 801d03c:	681a      	ldr	r2, [r3, #0]
 801d03e:	687b      	ldr	r3, [r7, #4]
 801d040:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801d042:	687b      	ldr	r3, [r7, #4]
 801d044:	336c      	adds	r3, #108	; 0x6c
 801d046:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801d048:	e002      	b.n	801d050 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801d04a:	68fb      	ldr	r3, [r7, #12]
 801d04c:	681b      	ldr	r3, [r3, #0]
 801d04e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801d050:	68fb      	ldr	r3, [r7, #12]
 801d052:	681b      	ldr	r3, [r3, #0]
 801d054:	2b00      	cmp	r3, #0
 801d056:	d011      	beq.n	801d07c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801d058:	68fb      	ldr	r3, [r7, #12]
 801d05a:	681b      	ldr	r3, [r3, #0]
 801d05c:	68db      	ldr	r3, [r3, #12]
 801d05e:	685b      	ldr	r3, [r3, #4]
 801d060:	4618      	mov	r0, r3
 801d062:	f7f8 fcd8 	bl	8015a16 <lwip_htonl>
 801d066:	4604      	mov	r4, r0
 801d068:	68bb      	ldr	r3, [r7, #8]
 801d06a:	68db      	ldr	r3, [r3, #12]
 801d06c:	685b      	ldr	r3, [r3, #4]
 801d06e:	4618      	mov	r0, r3
 801d070:	f7f8 fcd1 	bl	8015a16 <lwip_htonl>
 801d074:	4603      	mov	r3, r0
 801d076:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801d078:	2b00      	cmp	r3, #0
 801d07a:	dbe6      	blt.n	801d04a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801d07c:	68fb      	ldr	r3, [r7, #12]
 801d07e:	681a      	ldr	r2, [r3, #0]
 801d080:	68bb      	ldr	r3, [r7, #8]
 801d082:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801d084:	68fb      	ldr	r3, [r7, #12]
 801d086:	68ba      	ldr	r2, [r7, #8]
 801d088:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801d08a:	68bb      	ldr	r3, [r7, #8]
 801d08c:	681b      	ldr	r3, [r3, #0]
 801d08e:	2b00      	cmp	r3, #0
 801d090:	d103      	bne.n	801d09a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801d092:	687b      	ldr	r3, [r7, #4]
 801d094:	2200      	movs	r2, #0
 801d096:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801d09a:	687b      	ldr	r3, [r7, #4]
 801d09c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801d0a0:	2bff      	cmp	r3, #255	; 0xff
 801d0a2:	d007      	beq.n	801d0b4 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801d0a4:	687b      	ldr	r3, [r7, #4]
 801d0a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801d0aa:	3301      	adds	r3, #1
 801d0ac:	b2da      	uxtb	r2, r3
 801d0ae:	687b      	ldr	r3, [r7, #4]
 801d0b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801d0b4:	687b      	ldr	r3, [r7, #4]
 801d0b6:	2200      	movs	r2, #0
 801d0b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801d0ba:	2300      	movs	r3, #0
}
 801d0bc:	4618      	mov	r0, r3
 801d0be:	3714      	adds	r7, #20
 801d0c0:	46bd      	mov	sp, r7
 801d0c2:	bd90      	pop	{r4, r7, pc}
 801d0c4:	080233f4 	.word	0x080233f4
 801d0c8:	08023a94 	.word	0x08023a94
 801d0cc:	08023448 	.word	0x08023448

0801d0d0 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801d0d0:	b580      	push	{r7, lr}
 801d0d2:	b082      	sub	sp, #8
 801d0d4:	af00      	add	r7, sp, #0
 801d0d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801d0d8:	687b      	ldr	r3, [r7, #4]
 801d0da:	2b00      	cmp	r3, #0
 801d0dc:	d106      	bne.n	801d0ec <tcp_rexmit_fast+0x1c>
 801d0de:	4b2f      	ldr	r3, [pc, #188]	; (801d19c <tcp_rexmit_fast+0xcc>)
 801d0e0:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801d0e4:	492e      	ldr	r1, [pc, #184]	; (801d1a0 <tcp_rexmit_fast+0xd0>)
 801d0e6:	482f      	ldr	r0, [pc, #188]	; (801d1a4 <tcp_rexmit_fast+0xd4>)
 801d0e8:	f003 faa4 	bl	8020634 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801d0ec:	687b      	ldr	r3, [r7, #4]
 801d0ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d0f0:	2b00      	cmp	r3, #0
 801d0f2:	d04f      	beq.n	801d194 <tcp_rexmit_fast+0xc4>
 801d0f4:	687b      	ldr	r3, [r7, #4]
 801d0f6:	8b5b      	ldrh	r3, [r3, #26]
 801d0f8:	f003 0304 	and.w	r3, r3, #4
 801d0fc:	2b00      	cmp	r3, #0
 801d0fe:	d149      	bne.n	801d194 <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801d100:	6878      	ldr	r0, [r7, #4]
 801d102:	f7ff ff79 	bl	801cff8 <tcp_rexmit>
 801d106:	4603      	mov	r3, r0
 801d108:	2b00      	cmp	r3, #0
 801d10a:	d143      	bne.n	801d194 <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801d10c:	687b      	ldr	r3, [r7, #4]
 801d10e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801d112:	687b      	ldr	r3, [r7, #4]
 801d114:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801d118:	429a      	cmp	r2, r3
 801d11a:	d208      	bcs.n	801d12e <tcp_rexmit_fast+0x5e>
 801d11c:	687b      	ldr	r3, [r7, #4]
 801d11e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801d122:	2b00      	cmp	r3, #0
 801d124:	da00      	bge.n	801d128 <tcp_rexmit_fast+0x58>
 801d126:	3301      	adds	r3, #1
 801d128:	105b      	asrs	r3, r3, #1
 801d12a:	b29b      	uxth	r3, r3
 801d12c:	e007      	b.n	801d13e <tcp_rexmit_fast+0x6e>
 801d12e:	687b      	ldr	r3, [r7, #4]
 801d130:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801d134:	2b00      	cmp	r3, #0
 801d136:	da00      	bge.n	801d13a <tcp_rexmit_fast+0x6a>
 801d138:	3301      	adds	r3, #1
 801d13a:	105b      	asrs	r3, r3, #1
 801d13c:	b29b      	uxth	r3, r3
 801d13e:	687a      	ldr	r2, [r7, #4]
 801d140:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801d144:	687b      	ldr	r3, [r7, #4]
 801d146:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801d14a:	461a      	mov	r2, r3
 801d14c:	687b      	ldr	r3, [r7, #4]
 801d14e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801d150:	005b      	lsls	r3, r3, #1
 801d152:	429a      	cmp	r2, r3
 801d154:	d206      	bcs.n	801d164 <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801d156:	687b      	ldr	r3, [r7, #4]
 801d158:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801d15a:	005b      	lsls	r3, r3, #1
 801d15c:	b29a      	uxth	r2, r3
 801d15e:	687b      	ldr	r3, [r7, #4]
 801d160:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801d164:	687b      	ldr	r3, [r7, #4]
 801d166:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801d16a:	687b      	ldr	r3, [r7, #4]
 801d16c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801d16e:	4619      	mov	r1, r3
 801d170:	0049      	lsls	r1, r1, #1
 801d172:	440b      	add	r3, r1
 801d174:	b29b      	uxth	r3, r3
 801d176:	4413      	add	r3, r2
 801d178:	b29a      	uxth	r2, r3
 801d17a:	687b      	ldr	r3, [r7, #4]
 801d17c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801d180:	687b      	ldr	r3, [r7, #4]
 801d182:	8b5b      	ldrh	r3, [r3, #26]
 801d184:	f043 0304 	orr.w	r3, r3, #4
 801d188:	b29a      	uxth	r2, r3
 801d18a:	687b      	ldr	r3, [r7, #4]
 801d18c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801d18e:	687b      	ldr	r3, [r7, #4]
 801d190:	2200      	movs	r2, #0
 801d192:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801d194:	bf00      	nop
 801d196:	3708      	adds	r7, #8
 801d198:	46bd      	mov	sp, r7
 801d19a:	bd80      	pop	{r7, pc}
 801d19c:	080233f4 	.word	0x080233f4
 801d1a0:	08023aac 	.word	0x08023aac
 801d1a4:	08023448 	.word	0x08023448

0801d1a8 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801d1a8:	b580      	push	{r7, lr}
 801d1aa:	b086      	sub	sp, #24
 801d1ac:	af00      	add	r7, sp, #0
 801d1ae:	60f8      	str	r0, [r7, #12]
 801d1b0:	607b      	str	r3, [r7, #4]
 801d1b2:	460b      	mov	r3, r1
 801d1b4:	817b      	strh	r3, [r7, #10]
 801d1b6:	4613      	mov	r3, r2
 801d1b8:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801d1ba:	897a      	ldrh	r2, [r7, #10]
 801d1bc:	893b      	ldrh	r3, [r7, #8]
 801d1be:	4413      	add	r3, r2
 801d1c0:	b29b      	uxth	r3, r3
 801d1c2:	3314      	adds	r3, #20
 801d1c4:	b29b      	uxth	r3, r3
 801d1c6:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d1ca:	4619      	mov	r1, r3
 801d1cc:	2022      	movs	r0, #34	; 0x22
 801d1ce:	f7f9 fd0b 	bl	8016be8 <pbuf_alloc>
 801d1d2:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801d1d4:	697b      	ldr	r3, [r7, #20]
 801d1d6:	2b00      	cmp	r3, #0
 801d1d8:	d04e      	beq.n	801d278 <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801d1da:	697b      	ldr	r3, [r7, #20]
 801d1dc:	895b      	ldrh	r3, [r3, #10]
 801d1de:	461a      	mov	r2, r3
 801d1e0:	897b      	ldrh	r3, [r7, #10]
 801d1e2:	3314      	adds	r3, #20
 801d1e4:	429a      	cmp	r2, r3
 801d1e6:	da06      	bge.n	801d1f6 <tcp_output_alloc_header_common+0x4e>
 801d1e8:	4b26      	ldr	r3, [pc, #152]	; (801d284 <tcp_output_alloc_header_common+0xdc>)
 801d1ea:	f240 7224 	movw	r2, #1828	; 0x724
 801d1ee:	4926      	ldr	r1, [pc, #152]	; (801d288 <tcp_output_alloc_header_common+0xe0>)
 801d1f0:	4826      	ldr	r0, [pc, #152]	; (801d28c <tcp_output_alloc_header_common+0xe4>)
 801d1f2:	f003 fa1f 	bl	8020634 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801d1f6:	697b      	ldr	r3, [r7, #20]
 801d1f8:	685b      	ldr	r3, [r3, #4]
 801d1fa:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801d1fc:	8c3b      	ldrh	r3, [r7, #32]
 801d1fe:	4618      	mov	r0, r3
 801d200:	f7f8 fbf4 	bl	80159ec <lwip_htons>
 801d204:	4603      	mov	r3, r0
 801d206:	461a      	mov	r2, r3
 801d208:	693b      	ldr	r3, [r7, #16]
 801d20a:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801d20c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801d20e:	4618      	mov	r0, r3
 801d210:	f7f8 fbec 	bl	80159ec <lwip_htons>
 801d214:	4603      	mov	r3, r0
 801d216:	461a      	mov	r2, r3
 801d218:	693b      	ldr	r3, [r7, #16]
 801d21a:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801d21c:	693b      	ldr	r3, [r7, #16]
 801d21e:	687a      	ldr	r2, [r7, #4]
 801d220:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801d222:	68f8      	ldr	r0, [r7, #12]
 801d224:	f7f8 fbf7 	bl	8015a16 <lwip_htonl>
 801d228:	4602      	mov	r2, r0
 801d22a:	693b      	ldr	r3, [r7, #16]
 801d22c:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801d22e:	897b      	ldrh	r3, [r7, #10]
 801d230:	089b      	lsrs	r3, r3, #2
 801d232:	b29b      	uxth	r3, r3
 801d234:	3305      	adds	r3, #5
 801d236:	b29b      	uxth	r3, r3
 801d238:	031b      	lsls	r3, r3, #12
 801d23a:	b29a      	uxth	r2, r3
 801d23c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801d240:	b29b      	uxth	r3, r3
 801d242:	4313      	orrs	r3, r2
 801d244:	b29b      	uxth	r3, r3
 801d246:	4618      	mov	r0, r3
 801d248:	f7f8 fbd0 	bl	80159ec <lwip_htons>
 801d24c:	4603      	mov	r3, r0
 801d24e:	461a      	mov	r2, r3
 801d250:	693b      	ldr	r3, [r7, #16]
 801d252:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801d254:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801d256:	4618      	mov	r0, r3
 801d258:	f7f8 fbc8 	bl	80159ec <lwip_htons>
 801d25c:	4603      	mov	r3, r0
 801d25e:	461a      	mov	r2, r3
 801d260:	693b      	ldr	r3, [r7, #16]
 801d262:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801d264:	693b      	ldr	r3, [r7, #16]
 801d266:	2200      	movs	r2, #0
 801d268:	741a      	strb	r2, [r3, #16]
 801d26a:	2200      	movs	r2, #0
 801d26c:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801d26e:	693b      	ldr	r3, [r7, #16]
 801d270:	2200      	movs	r2, #0
 801d272:	749a      	strb	r2, [r3, #18]
 801d274:	2200      	movs	r2, #0
 801d276:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801d278:	697b      	ldr	r3, [r7, #20]
}
 801d27a:	4618      	mov	r0, r3
 801d27c:	3718      	adds	r7, #24
 801d27e:	46bd      	mov	sp, r7
 801d280:	bd80      	pop	{r7, pc}
 801d282:	bf00      	nop
 801d284:	080233f4 	.word	0x080233f4
 801d288:	08023acc 	.word	0x08023acc
 801d28c:	08023448 	.word	0x08023448

0801d290 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801d290:	b5b0      	push	{r4, r5, r7, lr}
 801d292:	b08a      	sub	sp, #40	; 0x28
 801d294:	af04      	add	r7, sp, #16
 801d296:	60f8      	str	r0, [r7, #12]
 801d298:	607b      	str	r3, [r7, #4]
 801d29a:	460b      	mov	r3, r1
 801d29c:	817b      	strh	r3, [r7, #10]
 801d29e:	4613      	mov	r3, r2
 801d2a0:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801d2a2:	68fb      	ldr	r3, [r7, #12]
 801d2a4:	2b00      	cmp	r3, #0
 801d2a6:	d106      	bne.n	801d2b6 <tcp_output_alloc_header+0x26>
 801d2a8:	4b15      	ldr	r3, [pc, #84]	; (801d300 <tcp_output_alloc_header+0x70>)
 801d2aa:	f240 7242 	movw	r2, #1858	; 0x742
 801d2ae:	4915      	ldr	r1, [pc, #84]	; (801d304 <tcp_output_alloc_header+0x74>)
 801d2b0:	4815      	ldr	r0, [pc, #84]	; (801d308 <tcp_output_alloc_header+0x78>)
 801d2b2:	f003 f9bf 	bl	8020634 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801d2b6:	68fb      	ldr	r3, [r7, #12]
 801d2b8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801d2ba:	68fb      	ldr	r3, [r7, #12]
 801d2bc:	8adb      	ldrh	r3, [r3, #22]
 801d2be:	68fa      	ldr	r2, [r7, #12]
 801d2c0:	8b12      	ldrh	r2, [r2, #24]
 801d2c2:	68f9      	ldr	r1, [r7, #12]
 801d2c4:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801d2c6:	893d      	ldrh	r5, [r7, #8]
 801d2c8:	897c      	ldrh	r4, [r7, #10]
 801d2ca:	9103      	str	r1, [sp, #12]
 801d2cc:	2110      	movs	r1, #16
 801d2ce:	9102      	str	r1, [sp, #8]
 801d2d0:	9201      	str	r2, [sp, #4]
 801d2d2:	9300      	str	r3, [sp, #0]
 801d2d4:	687b      	ldr	r3, [r7, #4]
 801d2d6:	462a      	mov	r2, r5
 801d2d8:	4621      	mov	r1, r4
 801d2da:	f7ff ff65 	bl	801d1a8 <tcp_output_alloc_header_common>
 801d2de:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801d2e0:	697b      	ldr	r3, [r7, #20]
 801d2e2:	2b00      	cmp	r3, #0
 801d2e4:	d006      	beq.n	801d2f4 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801d2e6:	68fb      	ldr	r3, [r7, #12]
 801d2e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d2ea:	68fa      	ldr	r2, [r7, #12]
 801d2ec:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801d2ee:	441a      	add	r2, r3
 801d2f0:	68fb      	ldr	r3, [r7, #12]
 801d2f2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 801d2f4:	697b      	ldr	r3, [r7, #20]
}
 801d2f6:	4618      	mov	r0, r3
 801d2f8:	3718      	adds	r7, #24
 801d2fa:	46bd      	mov	sp, r7
 801d2fc:	bdb0      	pop	{r4, r5, r7, pc}
 801d2fe:	bf00      	nop
 801d300:	080233f4 	.word	0x080233f4
 801d304:	08023afc 	.word	0x08023afc
 801d308:	08023448 	.word	0x08023448

0801d30c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801d30c:	b580      	push	{r7, lr}
 801d30e:	b088      	sub	sp, #32
 801d310:	af00      	add	r7, sp, #0
 801d312:	60f8      	str	r0, [r7, #12]
 801d314:	60b9      	str	r1, [r7, #8]
 801d316:	4611      	mov	r1, r2
 801d318:	461a      	mov	r2, r3
 801d31a:	460b      	mov	r3, r1
 801d31c:	71fb      	strb	r3, [r7, #7]
 801d31e:	4613      	mov	r3, r2
 801d320:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801d322:	2300      	movs	r3, #0
 801d324:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801d326:	68bb      	ldr	r3, [r7, #8]
 801d328:	2b00      	cmp	r3, #0
 801d32a:	d106      	bne.n	801d33a <tcp_output_fill_options+0x2e>
 801d32c:	4b13      	ldr	r3, [pc, #76]	; (801d37c <tcp_output_fill_options+0x70>)
 801d32e:	f240 7256 	movw	r2, #1878	; 0x756
 801d332:	4913      	ldr	r1, [pc, #76]	; (801d380 <tcp_output_fill_options+0x74>)
 801d334:	4813      	ldr	r0, [pc, #76]	; (801d384 <tcp_output_fill_options+0x78>)
 801d336:	f003 f97d 	bl	8020634 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801d33a:	68bb      	ldr	r3, [r7, #8]
 801d33c:	685b      	ldr	r3, [r3, #4]
 801d33e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801d340:	69bb      	ldr	r3, [r7, #24]
 801d342:	3314      	adds	r3, #20
 801d344:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801d346:	69bb      	ldr	r3, [r7, #24]
 801d348:	f103 0214 	add.w	r2, r3, #20
 801d34c:	8bfb      	ldrh	r3, [r7, #30]
 801d34e:	009b      	lsls	r3, r3, #2
 801d350:	4619      	mov	r1, r3
 801d352:	79fb      	ldrb	r3, [r7, #7]
 801d354:	009b      	lsls	r3, r3, #2
 801d356:	f003 0304 	and.w	r3, r3, #4
 801d35a:	440b      	add	r3, r1
 801d35c:	4413      	add	r3, r2
 801d35e:	697a      	ldr	r2, [r7, #20]
 801d360:	429a      	cmp	r2, r3
 801d362:	d006      	beq.n	801d372 <tcp_output_fill_options+0x66>
 801d364:	4b05      	ldr	r3, [pc, #20]	; (801d37c <tcp_output_fill_options+0x70>)
 801d366:	f240 7275 	movw	r2, #1909	; 0x775
 801d36a:	4907      	ldr	r1, [pc, #28]	; (801d388 <tcp_output_fill_options+0x7c>)
 801d36c:	4805      	ldr	r0, [pc, #20]	; (801d384 <tcp_output_fill_options+0x78>)
 801d36e:	f003 f961 	bl	8020634 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801d372:	bf00      	nop
 801d374:	3720      	adds	r7, #32
 801d376:	46bd      	mov	sp, r7
 801d378:	bd80      	pop	{r7, pc}
 801d37a:	bf00      	nop
 801d37c:	080233f4 	.word	0x080233f4
 801d380:	08023b24 	.word	0x08023b24
 801d384:	08023448 	.word	0x08023448
 801d388:	08023a1c 	.word	0x08023a1c

0801d38c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801d38c:	b580      	push	{r7, lr}
 801d38e:	b08a      	sub	sp, #40	; 0x28
 801d390:	af04      	add	r7, sp, #16
 801d392:	60f8      	str	r0, [r7, #12]
 801d394:	60b9      	str	r1, [r7, #8]
 801d396:	607a      	str	r2, [r7, #4]
 801d398:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801d39a:	68bb      	ldr	r3, [r7, #8]
 801d39c:	2b00      	cmp	r3, #0
 801d39e:	d106      	bne.n	801d3ae <tcp_output_control_segment+0x22>
 801d3a0:	4b1c      	ldr	r3, [pc, #112]	; (801d414 <tcp_output_control_segment+0x88>)
 801d3a2:	f240 7287 	movw	r2, #1927	; 0x787
 801d3a6:	491c      	ldr	r1, [pc, #112]	; (801d418 <tcp_output_control_segment+0x8c>)
 801d3a8:	481c      	ldr	r0, [pc, #112]	; (801d41c <tcp_output_control_segment+0x90>)
 801d3aa:	f003 f943 	bl	8020634 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801d3ae:	683a      	ldr	r2, [r7, #0]
 801d3b0:	6879      	ldr	r1, [r7, #4]
 801d3b2:	68f8      	ldr	r0, [r7, #12]
 801d3b4:	f7fe fad4 	bl	801b960 <tcp_route>
 801d3b8:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801d3ba:	693b      	ldr	r3, [r7, #16]
 801d3bc:	2b00      	cmp	r3, #0
 801d3be:	d102      	bne.n	801d3c6 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801d3c0:	23fc      	movs	r3, #252	; 0xfc
 801d3c2:	75fb      	strb	r3, [r7, #23]
 801d3c4:	e01c      	b.n	801d400 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801d3c6:	68fb      	ldr	r3, [r7, #12]
 801d3c8:	2b00      	cmp	r3, #0
 801d3ca:	d006      	beq.n	801d3da <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801d3cc:	68fb      	ldr	r3, [r7, #12]
 801d3ce:	7adb      	ldrb	r3, [r3, #11]
 801d3d0:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801d3d2:	68fb      	ldr	r3, [r7, #12]
 801d3d4:	7a9b      	ldrb	r3, [r3, #10]
 801d3d6:	757b      	strb	r3, [r7, #21]
 801d3d8:	e003      	b.n	801d3e2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801d3da:	23ff      	movs	r3, #255	; 0xff
 801d3dc:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801d3de:	2300      	movs	r3, #0
 801d3e0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801d3e2:	7dba      	ldrb	r2, [r7, #22]
 801d3e4:	693b      	ldr	r3, [r7, #16]
 801d3e6:	9302      	str	r3, [sp, #8]
 801d3e8:	2306      	movs	r3, #6
 801d3ea:	9301      	str	r3, [sp, #4]
 801d3ec:	7d7b      	ldrb	r3, [r7, #21]
 801d3ee:	9300      	str	r3, [sp, #0]
 801d3f0:	4613      	mov	r3, r2
 801d3f2:	683a      	ldr	r2, [r7, #0]
 801d3f4:	6879      	ldr	r1, [r7, #4]
 801d3f6:	68b8      	ldr	r0, [r7, #8]
 801d3f8:	f001 ff9c 	bl	801f334 <ip4_output_if>
 801d3fc:	4603      	mov	r3, r0
 801d3fe:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801d400:	68b8      	ldr	r0, [r7, #8]
 801d402:	f7f9 fed1 	bl	80171a8 <pbuf_free>
  return err;
 801d406:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801d40a:	4618      	mov	r0, r3
 801d40c:	3718      	adds	r7, #24
 801d40e:	46bd      	mov	sp, r7
 801d410:	bd80      	pop	{r7, pc}
 801d412:	bf00      	nop
 801d414:	080233f4 	.word	0x080233f4
 801d418:	08023b4c 	.word	0x08023b4c
 801d41c:	08023448 	.word	0x08023448

0801d420 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801d420:	b590      	push	{r4, r7, lr}
 801d422:	b08b      	sub	sp, #44	; 0x2c
 801d424:	af04      	add	r7, sp, #16
 801d426:	60f8      	str	r0, [r7, #12]
 801d428:	60b9      	str	r1, [r7, #8]
 801d42a:	607a      	str	r2, [r7, #4]
 801d42c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801d42e:	683b      	ldr	r3, [r7, #0]
 801d430:	2b00      	cmp	r3, #0
 801d432:	d106      	bne.n	801d442 <tcp_rst+0x22>
 801d434:	4b1f      	ldr	r3, [pc, #124]	; (801d4b4 <tcp_rst+0x94>)
 801d436:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801d43a:	491f      	ldr	r1, [pc, #124]	; (801d4b8 <tcp_rst+0x98>)
 801d43c:	481f      	ldr	r0, [pc, #124]	; (801d4bc <tcp_rst+0x9c>)
 801d43e:	f003 f8f9 	bl	8020634 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801d442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d444:	2b00      	cmp	r3, #0
 801d446:	d106      	bne.n	801d456 <tcp_rst+0x36>
 801d448:	4b1a      	ldr	r3, [pc, #104]	; (801d4b4 <tcp_rst+0x94>)
 801d44a:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801d44e:	491c      	ldr	r1, [pc, #112]	; (801d4c0 <tcp_rst+0xa0>)
 801d450:	481a      	ldr	r0, [pc, #104]	; (801d4bc <tcp_rst+0x9c>)
 801d452:	f003 f8ef 	bl	8020634 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801d456:	2300      	movs	r3, #0
 801d458:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801d45a:	f246 0308 	movw	r3, #24584	; 0x6008
 801d45e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801d460:	7dfb      	ldrb	r3, [r7, #23]
 801d462:	b29c      	uxth	r4, r3
 801d464:	68b8      	ldr	r0, [r7, #8]
 801d466:	f7f8 fad6 	bl	8015a16 <lwip_htonl>
 801d46a:	4602      	mov	r2, r0
 801d46c:	8abb      	ldrh	r3, [r7, #20]
 801d46e:	9303      	str	r3, [sp, #12]
 801d470:	2314      	movs	r3, #20
 801d472:	9302      	str	r3, [sp, #8]
 801d474:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801d476:	9301      	str	r3, [sp, #4]
 801d478:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801d47a:	9300      	str	r3, [sp, #0]
 801d47c:	4613      	mov	r3, r2
 801d47e:	2200      	movs	r2, #0
 801d480:	4621      	mov	r1, r4
 801d482:	6878      	ldr	r0, [r7, #4]
 801d484:	f7ff fe90 	bl	801d1a8 <tcp_output_alloc_header_common>
 801d488:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801d48a:	693b      	ldr	r3, [r7, #16]
 801d48c:	2b00      	cmp	r3, #0
 801d48e:	d00c      	beq.n	801d4aa <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801d490:	7dfb      	ldrb	r3, [r7, #23]
 801d492:	2200      	movs	r2, #0
 801d494:	6939      	ldr	r1, [r7, #16]
 801d496:	68f8      	ldr	r0, [r7, #12]
 801d498:	f7ff ff38 	bl	801d30c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801d49c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d49e:	683a      	ldr	r2, [r7, #0]
 801d4a0:	6939      	ldr	r1, [r7, #16]
 801d4a2:	68f8      	ldr	r0, [r7, #12]
 801d4a4:	f7ff ff72 	bl	801d38c <tcp_output_control_segment>
 801d4a8:	e000      	b.n	801d4ac <tcp_rst+0x8c>
    return;
 801d4aa:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801d4ac:	371c      	adds	r7, #28
 801d4ae:	46bd      	mov	sp, r7
 801d4b0:	bd90      	pop	{r4, r7, pc}
 801d4b2:	bf00      	nop
 801d4b4:	080233f4 	.word	0x080233f4
 801d4b8:	08023b78 	.word	0x08023b78
 801d4bc:	08023448 	.word	0x08023448
 801d4c0:	08023b94 	.word	0x08023b94

0801d4c4 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801d4c4:	b590      	push	{r4, r7, lr}
 801d4c6:	b087      	sub	sp, #28
 801d4c8:	af00      	add	r7, sp, #0
 801d4ca:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801d4cc:	2300      	movs	r3, #0
 801d4ce:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801d4d0:	2300      	movs	r3, #0
 801d4d2:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801d4d4:	687b      	ldr	r3, [r7, #4]
 801d4d6:	2b00      	cmp	r3, #0
 801d4d8:	d106      	bne.n	801d4e8 <tcp_send_empty_ack+0x24>
 801d4da:	4b28      	ldr	r3, [pc, #160]	; (801d57c <tcp_send_empty_ack+0xb8>)
 801d4dc:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801d4e0:	4927      	ldr	r1, [pc, #156]	; (801d580 <tcp_send_empty_ack+0xbc>)
 801d4e2:	4828      	ldr	r0, [pc, #160]	; (801d584 <tcp_send_empty_ack+0xc0>)
 801d4e4:	f003 f8a6 	bl	8020634 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801d4e8:	7dfb      	ldrb	r3, [r7, #23]
 801d4ea:	009b      	lsls	r3, r3, #2
 801d4ec:	b2db      	uxtb	r3, r3
 801d4ee:	f003 0304 	and.w	r3, r3, #4
 801d4f2:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801d4f4:	7d7b      	ldrb	r3, [r7, #21]
 801d4f6:	b29c      	uxth	r4, r3
 801d4f8:	687b      	ldr	r3, [r7, #4]
 801d4fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801d4fc:	4618      	mov	r0, r3
 801d4fe:	f7f8 fa8a 	bl	8015a16 <lwip_htonl>
 801d502:	4603      	mov	r3, r0
 801d504:	2200      	movs	r2, #0
 801d506:	4621      	mov	r1, r4
 801d508:	6878      	ldr	r0, [r7, #4]
 801d50a:	f7ff fec1 	bl	801d290 <tcp_output_alloc_header>
 801d50e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801d510:	693b      	ldr	r3, [r7, #16]
 801d512:	2b00      	cmp	r3, #0
 801d514:	d109      	bne.n	801d52a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801d516:	687b      	ldr	r3, [r7, #4]
 801d518:	8b5b      	ldrh	r3, [r3, #26]
 801d51a:	f043 0303 	orr.w	r3, r3, #3
 801d51e:	b29a      	uxth	r2, r3
 801d520:	687b      	ldr	r3, [r7, #4]
 801d522:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801d524:	f06f 0301 	mvn.w	r3, #1
 801d528:	e023      	b.n	801d572 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801d52a:	7dbb      	ldrb	r3, [r7, #22]
 801d52c:	7dfa      	ldrb	r2, [r7, #23]
 801d52e:	6939      	ldr	r1, [r7, #16]
 801d530:	6878      	ldr	r0, [r7, #4]
 801d532:	f7ff feeb 	bl	801d30c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801d536:	687a      	ldr	r2, [r7, #4]
 801d538:	687b      	ldr	r3, [r7, #4]
 801d53a:	3304      	adds	r3, #4
 801d53c:	6939      	ldr	r1, [r7, #16]
 801d53e:	6878      	ldr	r0, [r7, #4]
 801d540:	f7ff ff24 	bl	801d38c <tcp_output_control_segment>
 801d544:	4603      	mov	r3, r0
 801d546:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801d548:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d54c:	2b00      	cmp	r3, #0
 801d54e:	d007      	beq.n	801d560 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801d550:	687b      	ldr	r3, [r7, #4]
 801d552:	8b5b      	ldrh	r3, [r3, #26]
 801d554:	f043 0303 	orr.w	r3, r3, #3
 801d558:	b29a      	uxth	r2, r3
 801d55a:	687b      	ldr	r3, [r7, #4]
 801d55c:	835a      	strh	r2, [r3, #26]
 801d55e:	e006      	b.n	801d56e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801d560:	687b      	ldr	r3, [r7, #4]
 801d562:	8b5b      	ldrh	r3, [r3, #26]
 801d564:	f023 0303 	bic.w	r3, r3, #3
 801d568:	b29a      	uxth	r2, r3
 801d56a:	687b      	ldr	r3, [r7, #4]
 801d56c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801d56e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801d572:	4618      	mov	r0, r3
 801d574:	371c      	adds	r7, #28
 801d576:	46bd      	mov	sp, r7
 801d578:	bd90      	pop	{r4, r7, pc}
 801d57a:	bf00      	nop
 801d57c:	080233f4 	.word	0x080233f4
 801d580:	08023bb0 	.word	0x08023bb0
 801d584:	08023448 	.word	0x08023448

0801d588 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801d588:	b590      	push	{r4, r7, lr}
 801d58a:	b087      	sub	sp, #28
 801d58c:	af00      	add	r7, sp, #0
 801d58e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801d590:	2300      	movs	r3, #0
 801d592:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801d594:	687b      	ldr	r3, [r7, #4]
 801d596:	2b00      	cmp	r3, #0
 801d598:	d106      	bne.n	801d5a8 <tcp_keepalive+0x20>
 801d59a:	4b18      	ldr	r3, [pc, #96]	; (801d5fc <tcp_keepalive+0x74>)
 801d59c:	f640 0224 	movw	r2, #2084	; 0x824
 801d5a0:	4917      	ldr	r1, [pc, #92]	; (801d600 <tcp_keepalive+0x78>)
 801d5a2:	4818      	ldr	r0, [pc, #96]	; (801d604 <tcp_keepalive+0x7c>)
 801d5a4:	f003 f846 	bl	8020634 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801d5a8:	7dfb      	ldrb	r3, [r7, #23]
 801d5aa:	b29c      	uxth	r4, r3
 801d5ac:	687b      	ldr	r3, [r7, #4]
 801d5ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801d5b0:	3b01      	subs	r3, #1
 801d5b2:	4618      	mov	r0, r3
 801d5b4:	f7f8 fa2f 	bl	8015a16 <lwip_htonl>
 801d5b8:	4603      	mov	r3, r0
 801d5ba:	2200      	movs	r2, #0
 801d5bc:	4621      	mov	r1, r4
 801d5be:	6878      	ldr	r0, [r7, #4]
 801d5c0:	f7ff fe66 	bl	801d290 <tcp_output_alloc_header>
 801d5c4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801d5c6:	693b      	ldr	r3, [r7, #16]
 801d5c8:	2b00      	cmp	r3, #0
 801d5ca:	d102      	bne.n	801d5d2 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801d5cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d5d0:	e010      	b.n	801d5f4 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801d5d2:	7dfb      	ldrb	r3, [r7, #23]
 801d5d4:	2200      	movs	r2, #0
 801d5d6:	6939      	ldr	r1, [r7, #16]
 801d5d8:	6878      	ldr	r0, [r7, #4]
 801d5da:	f7ff fe97 	bl	801d30c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801d5de:	687a      	ldr	r2, [r7, #4]
 801d5e0:	687b      	ldr	r3, [r7, #4]
 801d5e2:	3304      	adds	r3, #4
 801d5e4:	6939      	ldr	r1, [r7, #16]
 801d5e6:	6878      	ldr	r0, [r7, #4]
 801d5e8:	f7ff fed0 	bl	801d38c <tcp_output_control_segment>
 801d5ec:	4603      	mov	r3, r0
 801d5ee:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801d5f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801d5f4:	4618      	mov	r0, r3
 801d5f6:	371c      	adds	r7, #28
 801d5f8:	46bd      	mov	sp, r7
 801d5fa:	bd90      	pop	{r4, r7, pc}
 801d5fc:	080233f4 	.word	0x080233f4
 801d600:	08023bd0 	.word	0x08023bd0
 801d604:	08023448 	.word	0x08023448

0801d608 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801d608:	b590      	push	{r4, r7, lr}
 801d60a:	b08b      	sub	sp, #44	; 0x2c
 801d60c:	af00      	add	r7, sp, #0
 801d60e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801d610:	2300      	movs	r3, #0
 801d612:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801d616:	687b      	ldr	r3, [r7, #4]
 801d618:	2b00      	cmp	r3, #0
 801d61a:	d106      	bne.n	801d62a <tcp_zero_window_probe+0x22>
 801d61c:	4b4c      	ldr	r3, [pc, #304]	; (801d750 <tcp_zero_window_probe+0x148>)
 801d61e:	f640 024f 	movw	r2, #2127	; 0x84f
 801d622:	494c      	ldr	r1, [pc, #304]	; (801d754 <tcp_zero_window_probe+0x14c>)
 801d624:	484c      	ldr	r0, [pc, #304]	; (801d758 <tcp_zero_window_probe+0x150>)
 801d626:	f003 f805 	bl	8020634 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801d62a:	687b      	ldr	r3, [r7, #4]
 801d62c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d62e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801d630:	6a3b      	ldr	r3, [r7, #32]
 801d632:	2b00      	cmp	r3, #0
 801d634:	d101      	bne.n	801d63a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801d636:	2300      	movs	r3, #0
 801d638:	e086      	b.n	801d748 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801d63a:	687b      	ldr	r3, [r7, #4]
 801d63c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801d640:	2bff      	cmp	r3, #255	; 0xff
 801d642:	d007      	beq.n	801d654 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801d644:	687b      	ldr	r3, [r7, #4]
 801d646:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801d64a:	3301      	adds	r3, #1
 801d64c:	b2da      	uxtb	r2, r3
 801d64e:	687b      	ldr	r3, [r7, #4]
 801d650:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801d654:	6a3b      	ldr	r3, [r7, #32]
 801d656:	68db      	ldr	r3, [r3, #12]
 801d658:	899b      	ldrh	r3, [r3, #12]
 801d65a:	b29b      	uxth	r3, r3
 801d65c:	4618      	mov	r0, r3
 801d65e:	f7f8 f9c5 	bl	80159ec <lwip_htons>
 801d662:	4603      	mov	r3, r0
 801d664:	b2db      	uxtb	r3, r3
 801d666:	f003 0301 	and.w	r3, r3, #1
 801d66a:	2b00      	cmp	r3, #0
 801d66c:	d005      	beq.n	801d67a <tcp_zero_window_probe+0x72>
 801d66e:	6a3b      	ldr	r3, [r7, #32]
 801d670:	891b      	ldrh	r3, [r3, #8]
 801d672:	2b00      	cmp	r3, #0
 801d674:	d101      	bne.n	801d67a <tcp_zero_window_probe+0x72>
 801d676:	2301      	movs	r3, #1
 801d678:	e000      	b.n	801d67c <tcp_zero_window_probe+0x74>
 801d67a:	2300      	movs	r3, #0
 801d67c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801d67e:	7ffb      	ldrb	r3, [r7, #31]
 801d680:	2b00      	cmp	r3, #0
 801d682:	bf0c      	ite	eq
 801d684:	2301      	moveq	r3, #1
 801d686:	2300      	movne	r3, #0
 801d688:	b2db      	uxtb	r3, r3
 801d68a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801d68c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d690:	b299      	uxth	r1, r3
 801d692:	6a3b      	ldr	r3, [r7, #32]
 801d694:	68db      	ldr	r3, [r3, #12]
 801d696:	685b      	ldr	r3, [r3, #4]
 801d698:	8bba      	ldrh	r2, [r7, #28]
 801d69a:	6878      	ldr	r0, [r7, #4]
 801d69c:	f7ff fdf8 	bl	801d290 <tcp_output_alloc_header>
 801d6a0:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801d6a2:	69bb      	ldr	r3, [r7, #24]
 801d6a4:	2b00      	cmp	r3, #0
 801d6a6:	d102      	bne.n	801d6ae <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801d6a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d6ac:	e04c      	b.n	801d748 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801d6ae:	69bb      	ldr	r3, [r7, #24]
 801d6b0:	685b      	ldr	r3, [r3, #4]
 801d6b2:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801d6b4:	7ffb      	ldrb	r3, [r7, #31]
 801d6b6:	2b00      	cmp	r3, #0
 801d6b8:	d011      	beq.n	801d6de <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801d6ba:	697b      	ldr	r3, [r7, #20]
 801d6bc:	899b      	ldrh	r3, [r3, #12]
 801d6be:	b29b      	uxth	r3, r3
 801d6c0:	b21b      	sxth	r3, r3
 801d6c2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801d6c6:	b21c      	sxth	r4, r3
 801d6c8:	2011      	movs	r0, #17
 801d6ca:	f7f8 f98f 	bl	80159ec <lwip_htons>
 801d6ce:	4603      	mov	r3, r0
 801d6d0:	b21b      	sxth	r3, r3
 801d6d2:	4323      	orrs	r3, r4
 801d6d4:	b21b      	sxth	r3, r3
 801d6d6:	b29a      	uxth	r2, r3
 801d6d8:	697b      	ldr	r3, [r7, #20]
 801d6da:	819a      	strh	r2, [r3, #12]
 801d6dc:	e010      	b.n	801d700 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801d6de:	69bb      	ldr	r3, [r7, #24]
 801d6e0:	685b      	ldr	r3, [r3, #4]
 801d6e2:	3314      	adds	r3, #20
 801d6e4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801d6e6:	6a3b      	ldr	r3, [r7, #32]
 801d6e8:	6858      	ldr	r0, [r3, #4]
 801d6ea:	6a3b      	ldr	r3, [r7, #32]
 801d6ec:	685b      	ldr	r3, [r3, #4]
 801d6ee:	891a      	ldrh	r2, [r3, #8]
 801d6f0:	6a3b      	ldr	r3, [r7, #32]
 801d6f2:	891b      	ldrh	r3, [r3, #8]
 801d6f4:	1ad3      	subs	r3, r2, r3
 801d6f6:	b29b      	uxth	r3, r3
 801d6f8:	2201      	movs	r2, #1
 801d6fa:	6939      	ldr	r1, [r7, #16]
 801d6fc:	f7f9 ff4a 	bl	8017594 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801d700:	6a3b      	ldr	r3, [r7, #32]
 801d702:	68db      	ldr	r3, [r3, #12]
 801d704:	685b      	ldr	r3, [r3, #4]
 801d706:	4618      	mov	r0, r3
 801d708:	f7f8 f985 	bl	8015a16 <lwip_htonl>
 801d70c:	4603      	mov	r3, r0
 801d70e:	3301      	adds	r3, #1
 801d710:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801d712:	687b      	ldr	r3, [r7, #4]
 801d714:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801d716:	68fb      	ldr	r3, [r7, #12]
 801d718:	1ad3      	subs	r3, r2, r3
 801d71a:	2b00      	cmp	r3, #0
 801d71c:	da02      	bge.n	801d724 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801d71e:	687b      	ldr	r3, [r7, #4]
 801d720:	68fa      	ldr	r2, [r7, #12]
 801d722:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801d724:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d728:	2200      	movs	r2, #0
 801d72a:	69b9      	ldr	r1, [r7, #24]
 801d72c:	6878      	ldr	r0, [r7, #4]
 801d72e:	f7ff fded 	bl	801d30c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801d732:	687a      	ldr	r2, [r7, #4]
 801d734:	687b      	ldr	r3, [r7, #4]
 801d736:	3304      	adds	r3, #4
 801d738:	69b9      	ldr	r1, [r7, #24]
 801d73a:	6878      	ldr	r0, [r7, #4]
 801d73c:	f7ff fe26 	bl	801d38c <tcp_output_control_segment>
 801d740:	4603      	mov	r3, r0
 801d742:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801d744:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801d748:	4618      	mov	r0, r3
 801d74a:	372c      	adds	r7, #44	; 0x2c
 801d74c:	46bd      	mov	sp, r7
 801d74e:	bd90      	pop	{r4, r7, pc}
 801d750:	080233f4 	.word	0x080233f4
 801d754:	08023bec 	.word	0x08023bec
 801d758:	08023448 	.word	0x08023448

0801d75c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801d75c:	b580      	push	{r7, lr}
 801d75e:	b082      	sub	sp, #8
 801d760:	af00      	add	r7, sp, #0
 801d762:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801d764:	f7fa f804 	bl	8017770 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801d768:	4b0a      	ldr	r3, [pc, #40]	; (801d794 <tcpip_tcp_timer+0x38>)
 801d76a:	681b      	ldr	r3, [r3, #0]
 801d76c:	2b00      	cmp	r3, #0
 801d76e:	d103      	bne.n	801d778 <tcpip_tcp_timer+0x1c>
 801d770:	4b09      	ldr	r3, [pc, #36]	; (801d798 <tcpip_tcp_timer+0x3c>)
 801d772:	681b      	ldr	r3, [r3, #0]
 801d774:	2b00      	cmp	r3, #0
 801d776:	d005      	beq.n	801d784 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801d778:	2200      	movs	r2, #0
 801d77a:	4908      	ldr	r1, [pc, #32]	; (801d79c <tcpip_tcp_timer+0x40>)
 801d77c:	20fa      	movs	r0, #250	; 0xfa
 801d77e:	f000 f8f1 	bl	801d964 <sys_timeout>
 801d782:	e002      	b.n	801d78a <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801d784:	4b06      	ldr	r3, [pc, #24]	; (801d7a0 <tcpip_tcp_timer+0x44>)
 801d786:	2200      	movs	r2, #0
 801d788:	601a      	str	r2, [r3, #0]
  }
}
 801d78a:	bf00      	nop
 801d78c:	3708      	adds	r7, #8
 801d78e:	46bd      	mov	sp, r7
 801d790:	bd80      	pop	{r7, pc}
 801d792:	bf00      	nop
 801d794:	2001ff30 	.word	0x2001ff30
 801d798:	2001ff40 	.word	0x2001ff40
 801d79c:	0801d75d 	.word	0x0801d75d
 801d7a0:	20009388 	.word	0x20009388

0801d7a4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801d7a4:	b580      	push	{r7, lr}
 801d7a6:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801d7a8:	4b0a      	ldr	r3, [pc, #40]	; (801d7d4 <tcp_timer_needed+0x30>)
 801d7aa:	681b      	ldr	r3, [r3, #0]
 801d7ac:	2b00      	cmp	r3, #0
 801d7ae:	d10f      	bne.n	801d7d0 <tcp_timer_needed+0x2c>
 801d7b0:	4b09      	ldr	r3, [pc, #36]	; (801d7d8 <tcp_timer_needed+0x34>)
 801d7b2:	681b      	ldr	r3, [r3, #0]
 801d7b4:	2b00      	cmp	r3, #0
 801d7b6:	d103      	bne.n	801d7c0 <tcp_timer_needed+0x1c>
 801d7b8:	4b08      	ldr	r3, [pc, #32]	; (801d7dc <tcp_timer_needed+0x38>)
 801d7ba:	681b      	ldr	r3, [r3, #0]
 801d7bc:	2b00      	cmp	r3, #0
 801d7be:	d007      	beq.n	801d7d0 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801d7c0:	4b04      	ldr	r3, [pc, #16]	; (801d7d4 <tcp_timer_needed+0x30>)
 801d7c2:	2201      	movs	r2, #1
 801d7c4:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801d7c6:	2200      	movs	r2, #0
 801d7c8:	4905      	ldr	r1, [pc, #20]	; (801d7e0 <tcp_timer_needed+0x3c>)
 801d7ca:	20fa      	movs	r0, #250	; 0xfa
 801d7cc:	f000 f8ca 	bl	801d964 <sys_timeout>
  }
}
 801d7d0:	bf00      	nop
 801d7d2:	bd80      	pop	{r7, pc}
 801d7d4:	20009388 	.word	0x20009388
 801d7d8:	2001ff30 	.word	0x2001ff30
 801d7dc:	2001ff40 	.word	0x2001ff40
 801d7e0:	0801d75d 	.word	0x0801d75d

0801d7e4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801d7e4:	b580      	push	{r7, lr}
 801d7e6:	b086      	sub	sp, #24
 801d7e8:	af00      	add	r7, sp, #0
 801d7ea:	60f8      	str	r0, [r7, #12]
 801d7ec:	60b9      	str	r1, [r7, #8]
 801d7ee:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801d7f0:	200a      	movs	r0, #10
 801d7f2:	f7f8 fde7 	bl	80163c4 <memp_malloc>
 801d7f6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801d7f8:	693b      	ldr	r3, [r7, #16]
 801d7fa:	2b00      	cmp	r3, #0
 801d7fc:	d109      	bne.n	801d812 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801d7fe:	693b      	ldr	r3, [r7, #16]
 801d800:	2b00      	cmp	r3, #0
 801d802:	d151      	bne.n	801d8a8 <sys_timeout_abs+0xc4>
 801d804:	4b2a      	ldr	r3, [pc, #168]	; (801d8b0 <sys_timeout_abs+0xcc>)
 801d806:	22be      	movs	r2, #190	; 0xbe
 801d808:	492a      	ldr	r1, [pc, #168]	; (801d8b4 <sys_timeout_abs+0xd0>)
 801d80a:	482b      	ldr	r0, [pc, #172]	; (801d8b8 <sys_timeout_abs+0xd4>)
 801d80c:	f002 ff12 	bl	8020634 <iprintf>
    return;
 801d810:	e04a      	b.n	801d8a8 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801d812:	693b      	ldr	r3, [r7, #16]
 801d814:	2200      	movs	r2, #0
 801d816:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801d818:	693b      	ldr	r3, [r7, #16]
 801d81a:	68ba      	ldr	r2, [r7, #8]
 801d81c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801d81e:	693b      	ldr	r3, [r7, #16]
 801d820:	687a      	ldr	r2, [r7, #4]
 801d822:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801d824:	693b      	ldr	r3, [r7, #16]
 801d826:	68fa      	ldr	r2, [r7, #12]
 801d828:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801d82a:	4b24      	ldr	r3, [pc, #144]	; (801d8bc <sys_timeout_abs+0xd8>)
 801d82c:	681b      	ldr	r3, [r3, #0]
 801d82e:	2b00      	cmp	r3, #0
 801d830:	d103      	bne.n	801d83a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801d832:	4a22      	ldr	r2, [pc, #136]	; (801d8bc <sys_timeout_abs+0xd8>)
 801d834:	693b      	ldr	r3, [r7, #16]
 801d836:	6013      	str	r3, [r2, #0]
    return;
 801d838:	e037      	b.n	801d8aa <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801d83a:	693b      	ldr	r3, [r7, #16]
 801d83c:	685a      	ldr	r2, [r3, #4]
 801d83e:	4b1f      	ldr	r3, [pc, #124]	; (801d8bc <sys_timeout_abs+0xd8>)
 801d840:	681b      	ldr	r3, [r3, #0]
 801d842:	685b      	ldr	r3, [r3, #4]
 801d844:	1ad3      	subs	r3, r2, r3
 801d846:	0fdb      	lsrs	r3, r3, #31
 801d848:	f003 0301 	and.w	r3, r3, #1
 801d84c:	b2db      	uxtb	r3, r3
 801d84e:	2b00      	cmp	r3, #0
 801d850:	d007      	beq.n	801d862 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801d852:	4b1a      	ldr	r3, [pc, #104]	; (801d8bc <sys_timeout_abs+0xd8>)
 801d854:	681a      	ldr	r2, [r3, #0]
 801d856:	693b      	ldr	r3, [r7, #16]
 801d858:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801d85a:	4a18      	ldr	r2, [pc, #96]	; (801d8bc <sys_timeout_abs+0xd8>)
 801d85c:	693b      	ldr	r3, [r7, #16]
 801d85e:	6013      	str	r3, [r2, #0]
 801d860:	e023      	b.n	801d8aa <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801d862:	4b16      	ldr	r3, [pc, #88]	; (801d8bc <sys_timeout_abs+0xd8>)
 801d864:	681b      	ldr	r3, [r3, #0]
 801d866:	617b      	str	r3, [r7, #20]
 801d868:	e01a      	b.n	801d8a0 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801d86a:	697b      	ldr	r3, [r7, #20]
 801d86c:	681b      	ldr	r3, [r3, #0]
 801d86e:	2b00      	cmp	r3, #0
 801d870:	d00b      	beq.n	801d88a <sys_timeout_abs+0xa6>
 801d872:	693b      	ldr	r3, [r7, #16]
 801d874:	685a      	ldr	r2, [r3, #4]
 801d876:	697b      	ldr	r3, [r7, #20]
 801d878:	681b      	ldr	r3, [r3, #0]
 801d87a:	685b      	ldr	r3, [r3, #4]
 801d87c:	1ad3      	subs	r3, r2, r3
 801d87e:	0fdb      	lsrs	r3, r3, #31
 801d880:	f003 0301 	and.w	r3, r3, #1
 801d884:	b2db      	uxtb	r3, r3
 801d886:	2b00      	cmp	r3, #0
 801d888:	d007      	beq.n	801d89a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801d88a:	697b      	ldr	r3, [r7, #20]
 801d88c:	681a      	ldr	r2, [r3, #0]
 801d88e:	693b      	ldr	r3, [r7, #16]
 801d890:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801d892:	697b      	ldr	r3, [r7, #20]
 801d894:	693a      	ldr	r2, [r7, #16]
 801d896:	601a      	str	r2, [r3, #0]
        break;
 801d898:	e007      	b.n	801d8aa <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801d89a:	697b      	ldr	r3, [r7, #20]
 801d89c:	681b      	ldr	r3, [r3, #0]
 801d89e:	617b      	str	r3, [r7, #20]
 801d8a0:	697b      	ldr	r3, [r7, #20]
 801d8a2:	2b00      	cmp	r3, #0
 801d8a4:	d1e1      	bne.n	801d86a <sys_timeout_abs+0x86>
 801d8a6:	e000      	b.n	801d8aa <sys_timeout_abs+0xc6>
    return;
 801d8a8:	bf00      	nop
      }
    }
  }
}
 801d8aa:	3718      	adds	r7, #24
 801d8ac:	46bd      	mov	sp, r7
 801d8ae:	bd80      	pop	{r7, pc}
 801d8b0:	08023c10 	.word	0x08023c10
 801d8b4:	08023c44 	.word	0x08023c44
 801d8b8:	08023c84 	.word	0x08023c84
 801d8bc:	20009380 	.word	0x20009380

0801d8c0 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801d8c0:	b580      	push	{r7, lr}
 801d8c2:	b086      	sub	sp, #24
 801d8c4:	af00      	add	r7, sp, #0
 801d8c6:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801d8c8:	687b      	ldr	r3, [r7, #4]
 801d8ca:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801d8cc:	697b      	ldr	r3, [r7, #20]
 801d8ce:	685b      	ldr	r3, [r3, #4]
 801d8d0:	4798      	blx	r3

  now = sys_now();
 801d8d2:	f7f4 f8e1 	bl	8011a98 <sys_now>
 801d8d6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801d8d8:	697b      	ldr	r3, [r7, #20]
 801d8da:	681a      	ldr	r2, [r3, #0]
 801d8dc:	4b0f      	ldr	r3, [pc, #60]	; (801d91c <lwip_cyclic_timer+0x5c>)
 801d8de:	681b      	ldr	r3, [r3, #0]
 801d8e0:	4413      	add	r3, r2
 801d8e2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801d8e4:	68fa      	ldr	r2, [r7, #12]
 801d8e6:	693b      	ldr	r3, [r7, #16]
 801d8e8:	1ad3      	subs	r3, r2, r3
 801d8ea:	0fdb      	lsrs	r3, r3, #31
 801d8ec:	f003 0301 	and.w	r3, r3, #1
 801d8f0:	b2db      	uxtb	r3, r3
 801d8f2:	2b00      	cmp	r3, #0
 801d8f4:	d009      	beq.n	801d90a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801d8f6:	697b      	ldr	r3, [r7, #20]
 801d8f8:	681a      	ldr	r2, [r3, #0]
 801d8fa:	693b      	ldr	r3, [r7, #16]
 801d8fc:	4413      	add	r3, r2
 801d8fe:	687a      	ldr	r2, [r7, #4]
 801d900:	4907      	ldr	r1, [pc, #28]	; (801d920 <lwip_cyclic_timer+0x60>)
 801d902:	4618      	mov	r0, r3
 801d904:	f7ff ff6e 	bl	801d7e4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801d908:	e004      	b.n	801d914 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801d90a:	687a      	ldr	r2, [r7, #4]
 801d90c:	4904      	ldr	r1, [pc, #16]	; (801d920 <lwip_cyclic_timer+0x60>)
 801d90e:	68f8      	ldr	r0, [r7, #12]
 801d910:	f7ff ff68 	bl	801d7e4 <sys_timeout_abs>
}
 801d914:	bf00      	nop
 801d916:	3718      	adds	r7, #24
 801d918:	46bd      	mov	sp, r7
 801d91a:	bd80      	pop	{r7, pc}
 801d91c:	20009384 	.word	0x20009384
 801d920:	0801d8c1 	.word	0x0801d8c1

0801d924 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801d924:	b580      	push	{r7, lr}
 801d926:	b082      	sub	sp, #8
 801d928:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801d92a:	2301      	movs	r3, #1
 801d92c:	607b      	str	r3, [r7, #4]
 801d92e:	e00e      	b.n	801d94e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801d930:	4a0a      	ldr	r2, [pc, #40]	; (801d95c <sys_timeouts_init+0x38>)
 801d932:	687b      	ldr	r3, [r7, #4]
 801d934:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801d938:	687b      	ldr	r3, [r7, #4]
 801d93a:	00db      	lsls	r3, r3, #3
 801d93c:	4a07      	ldr	r2, [pc, #28]	; (801d95c <sys_timeouts_init+0x38>)
 801d93e:	4413      	add	r3, r2
 801d940:	461a      	mov	r2, r3
 801d942:	4907      	ldr	r1, [pc, #28]	; (801d960 <sys_timeouts_init+0x3c>)
 801d944:	f000 f80e 	bl	801d964 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801d948:	687b      	ldr	r3, [r7, #4]
 801d94a:	3301      	adds	r3, #1
 801d94c:	607b      	str	r3, [r7, #4]
 801d94e:	687b      	ldr	r3, [r7, #4]
 801d950:	2b02      	cmp	r3, #2
 801d952:	d9ed      	bls.n	801d930 <sys_timeouts_init+0xc>
  }
}
 801d954:	bf00      	nop
 801d956:	3708      	adds	r7, #8
 801d958:	46bd      	mov	sp, r7
 801d95a:	bd80      	pop	{r7, pc}
 801d95c:	08035378 	.word	0x08035378
 801d960:	0801d8c1 	.word	0x0801d8c1

0801d964 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801d964:	b580      	push	{r7, lr}
 801d966:	b086      	sub	sp, #24
 801d968:	af00      	add	r7, sp, #0
 801d96a:	60f8      	str	r0, [r7, #12]
 801d96c:	60b9      	str	r1, [r7, #8]
 801d96e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801d970:	68fb      	ldr	r3, [r7, #12]
 801d972:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801d976:	d306      	bcc.n	801d986 <sys_timeout+0x22>
 801d978:	4b0a      	ldr	r3, [pc, #40]	; (801d9a4 <sys_timeout+0x40>)
 801d97a:	f240 1229 	movw	r2, #297	; 0x129
 801d97e:	490a      	ldr	r1, [pc, #40]	; (801d9a8 <sys_timeout+0x44>)
 801d980:	480a      	ldr	r0, [pc, #40]	; (801d9ac <sys_timeout+0x48>)
 801d982:	f002 fe57 	bl	8020634 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801d986:	f7f4 f887 	bl	8011a98 <sys_now>
 801d98a:	4602      	mov	r2, r0
 801d98c:	68fb      	ldr	r3, [r7, #12]
 801d98e:	4413      	add	r3, r2
 801d990:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801d992:	687a      	ldr	r2, [r7, #4]
 801d994:	68b9      	ldr	r1, [r7, #8]
 801d996:	6978      	ldr	r0, [r7, #20]
 801d998:	f7ff ff24 	bl	801d7e4 <sys_timeout_abs>
#endif
}
 801d99c:	bf00      	nop
 801d99e:	3718      	adds	r7, #24
 801d9a0:	46bd      	mov	sp, r7
 801d9a2:	bd80      	pop	{r7, pc}
 801d9a4:	08023c10 	.word	0x08023c10
 801d9a8:	08023cac 	.word	0x08023cac
 801d9ac:	08023c84 	.word	0x08023c84

0801d9b0 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801d9b0:	b580      	push	{r7, lr}
 801d9b2:	b084      	sub	sp, #16
 801d9b4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801d9b6:	f7f4 f86f 	bl	8011a98 <sys_now>
 801d9ba:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801d9bc:	4b17      	ldr	r3, [pc, #92]	; (801da1c <sys_check_timeouts+0x6c>)
 801d9be:	681b      	ldr	r3, [r3, #0]
 801d9c0:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801d9c2:	68bb      	ldr	r3, [r7, #8]
 801d9c4:	2b00      	cmp	r3, #0
 801d9c6:	d022      	beq.n	801da0e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801d9c8:	68bb      	ldr	r3, [r7, #8]
 801d9ca:	685b      	ldr	r3, [r3, #4]
 801d9cc:	68fa      	ldr	r2, [r7, #12]
 801d9ce:	1ad3      	subs	r3, r2, r3
 801d9d0:	0fdb      	lsrs	r3, r3, #31
 801d9d2:	f003 0301 	and.w	r3, r3, #1
 801d9d6:	b2db      	uxtb	r3, r3
 801d9d8:	2b00      	cmp	r3, #0
 801d9da:	d11a      	bne.n	801da12 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801d9dc:	68bb      	ldr	r3, [r7, #8]
 801d9de:	681b      	ldr	r3, [r3, #0]
 801d9e0:	4a0e      	ldr	r2, [pc, #56]	; (801da1c <sys_check_timeouts+0x6c>)
 801d9e2:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801d9e4:	68bb      	ldr	r3, [r7, #8]
 801d9e6:	689b      	ldr	r3, [r3, #8]
 801d9e8:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801d9ea:	68bb      	ldr	r3, [r7, #8]
 801d9ec:	68db      	ldr	r3, [r3, #12]
 801d9ee:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801d9f0:	68bb      	ldr	r3, [r7, #8]
 801d9f2:	685b      	ldr	r3, [r3, #4]
 801d9f4:	4a0a      	ldr	r2, [pc, #40]	; (801da20 <sys_check_timeouts+0x70>)
 801d9f6:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801d9f8:	68b9      	ldr	r1, [r7, #8]
 801d9fa:	200a      	movs	r0, #10
 801d9fc:	f7f8 fd34 	bl	8016468 <memp_free>
    if (handler != NULL) {
 801da00:	687b      	ldr	r3, [r7, #4]
 801da02:	2b00      	cmp	r3, #0
 801da04:	d0da      	beq.n	801d9bc <sys_check_timeouts+0xc>
      handler(arg);
 801da06:	687b      	ldr	r3, [r7, #4]
 801da08:	6838      	ldr	r0, [r7, #0]
 801da0a:	4798      	blx	r3
  do {
 801da0c:	e7d6      	b.n	801d9bc <sys_check_timeouts+0xc>
      return;
 801da0e:	bf00      	nop
 801da10:	e000      	b.n	801da14 <sys_check_timeouts+0x64>
      return;
 801da12:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801da14:	3710      	adds	r7, #16
 801da16:	46bd      	mov	sp, r7
 801da18:	bd80      	pop	{r7, pc}
 801da1a:	bf00      	nop
 801da1c:	20009380 	.word	0x20009380
 801da20:	20009384 	.word	0x20009384

0801da24 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801da24:	b580      	push	{r7, lr}
 801da26:	b082      	sub	sp, #8
 801da28:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801da2a:	4b16      	ldr	r3, [pc, #88]	; (801da84 <sys_timeouts_sleeptime+0x60>)
 801da2c:	681b      	ldr	r3, [r3, #0]
 801da2e:	2b00      	cmp	r3, #0
 801da30:	d102      	bne.n	801da38 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801da32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801da36:	e020      	b.n	801da7a <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801da38:	f7f4 f82e 	bl	8011a98 <sys_now>
 801da3c:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801da3e:	4b11      	ldr	r3, [pc, #68]	; (801da84 <sys_timeouts_sleeptime+0x60>)
 801da40:	681b      	ldr	r3, [r3, #0]
 801da42:	685a      	ldr	r2, [r3, #4]
 801da44:	687b      	ldr	r3, [r7, #4]
 801da46:	1ad3      	subs	r3, r2, r3
 801da48:	0fdb      	lsrs	r3, r3, #31
 801da4a:	f003 0301 	and.w	r3, r3, #1
 801da4e:	b2db      	uxtb	r3, r3
 801da50:	2b00      	cmp	r3, #0
 801da52:	d001      	beq.n	801da58 <sys_timeouts_sleeptime+0x34>
    return 0;
 801da54:	2300      	movs	r3, #0
 801da56:	e010      	b.n	801da7a <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801da58:	4b0a      	ldr	r3, [pc, #40]	; (801da84 <sys_timeouts_sleeptime+0x60>)
 801da5a:	681b      	ldr	r3, [r3, #0]
 801da5c:	685a      	ldr	r2, [r3, #4]
 801da5e:	687b      	ldr	r3, [r7, #4]
 801da60:	1ad3      	subs	r3, r2, r3
 801da62:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801da64:	683b      	ldr	r3, [r7, #0]
 801da66:	2b00      	cmp	r3, #0
 801da68:	da06      	bge.n	801da78 <sys_timeouts_sleeptime+0x54>
 801da6a:	4b07      	ldr	r3, [pc, #28]	; (801da88 <sys_timeouts_sleeptime+0x64>)
 801da6c:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 801da70:	4906      	ldr	r1, [pc, #24]	; (801da8c <sys_timeouts_sleeptime+0x68>)
 801da72:	4807      	ldr	r0, [pc, #28]	; (801da90 <sys_timeouts_sleeptime+0x6c>)
 801da74:	f002 fdde 	bl	8020634 <iprintf>
    return ret;
 801da78:	683b      	ldr	r3, [r7, #0]
  }
}
 801da7a:	4618      	mov	r0, r3
 801da7c:	3708      	adds	r7, #8
 801da7e:	46bd      	mov	sp, r7
 801da80:	bd80      	pop	{r7, pc}
 801da82:	bf00      	nop
 801da84:	20009380 	.word	0x20009380
 801da88:	08023c10 	.word	0x08023c10
 801da8c:	08023ce4 	.word	0x08023ce4
 801da90:	08023c84 	.word	0x08023c84

0801da94 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801da94:	b580      	push	{r7, lr}
 801da96:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801da98:	f002 fde4 	bl	8020664 <rand>
 801da9c:	4603      	mov	r3, r0
 801da9e:	b29b      	uxth	r3, r3
 801daa0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801daa4:	b29b      	uxth	r3, r3
 801daa6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801daaa:	b29a      	uxth	r2, r3
 801daac:	4b01      	ldr	r3, [pc, #4]	; (801dab4 <udp_init+0x20>)
 801daae:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801dab0:	bf00      	nop
 801dab2:	bd80      	pop	{r7, pc}
 801dab4:	20000058 	.word	0x20000058

0801dab8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801dab8:	b580      	push	{r7, lr}
 801daba:	b084      	sub	sp, #16
 801dabc:	af00      	add	r7, sp, #0
 801dabe:	60f8      	str	r0, [r7, #12]
 801dac0:	60b9      	str	r1, [r7, #8]
 801dac2:	4613      	mov	r3, r2
 801dac4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801dac6:	68fb      	ldr	r3, [r7, #12]
 801dac8:	2b00      	cmp	r3, #0
 801daca:	d105      	bne.n	801dad8 <udp_input_local_match+0x20>
 801dacc:	4b27      	ldr	r3, [pc, #156]	; (801db6c <udp_input_local_match+0xb4>)
 801dace:	2287      	movs	r2, #135	; 0x87
 801dad0:	4927      	ldr	r1, [pc, #156]	; (801db70 <udp_input_local_match+0xb8>)
 801dad2:	4828      	ldr	r0, [pc, #160]	; (801db74 <udp_input_local_match+0xbc>)
 801dad4:	f002 fdae 	bl	8020634 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801dad8:	68bb      	ldr	r3, [r7, #8]
 801dada:	2b00      	cmp	r3, #0
 801dadc:	d105      	bne.n	801daea <udp_input_local_match+0x32>
 801dade:	4b23      	ldr	r3, [pc, #140]	; (801db6c <udp_input_local_match+0xb4>)
 801dae0:	2288      	movs	r2, #136	; 0x88
 801dae2:	4925      	ldr	r1, [pc, #148]	; (801db78 <udp_input_local_match+0xc0>)
 801dae4:	4823      	ldr	r0, [pc, #140]	; (801db74 <udp_input_local_match+0xbc>)
 801dae6:	f002 fda5 	bl	8020634 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801daea:	68fb      	ldr	r3, [r7, #12]
 801daec:	7a1b      	ldrb	r3, [r3, #8]
 801daee:	2b00      	cmp	r3, #0
 801daf0:	d00b      	beq.n	801db0a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801daf2:	68fb      	ldr	r3, [r7, #12]
 801daf4:	7a1a      	ldrb	r2, [r3, #8]
 801daf6:	4b21      	ldr	r3, [pc, #132]	; (801db7c <udp_input_local_match+0xc4>)
 801daf8:	685b      	ldr	r3, [r3, #4]
 801dafa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801dafe:	3301      	adds	r3, #1
 801db00:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801db02:	429a      	cmp	r2, r3
 801db04:	d001      	beq.n	801db0a <udp_input_local_match+0x52>
    return 0;
 801db06:	2300      	movs	r3, #0
 801db08:	e02b      	b.n	801db62 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801db0a:	79fb      	ldrb	r3, [r7, #7]
 801db0c:	2b00      	cmp	r3, #0
 801db0e:	d018      	beq.n	801db42 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801db10:	68fb      	ldr	r3, [r7, #12]
 801db12:	2b00      	cmp	r3, #0
 801db14:	d013      	beq.n	801db3e <udp_input_local_match+0x86>
 801db16:	68fb      	ldr	r3, [r7, #12]
 801db18:	681b      	ldr	r3, [r3, #0]
 801db1a:	2b00      	cmp	r3, #0
 801db1c:	d00f      	beq.n	801db3e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801db1e:	4b17      	ldr	r3, [pc, #92]	; (801db7c <udp_input_local_match+0xc4>)
 801db20:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801db22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801db26:	d00a      	beq.n	801db3e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801db28:	68fb      	ldr	r3, [r7, #12]
 801db2a:	681a      	ldr	r2, [r3, #0]
 801db2c:	4b13      	ldr	r3, [pc, #76]	; (801db7c <udp_input_local_match+0xc4>)
 801db2e:	695b      	ldr	r3, [r3, #20]
 801db30:	405a      	eors	r2, r3
 801db32:	68bb      	ldr	r3, [r7, #8]
 801db34:	3308      	adds	r3, #8
 801db36:	681b      	ldr	r3, [r3, #0]
 801db38:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801db3a:	2b00      	cmp	r3, #0
 801db3c:	d110      	bne.n	801db60 <udp_input_local_match+0xa8>
          return 1;
 801db3e:	2301      	movs	r3, #1
 801db40:	e00f      	b.n	801db62 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801db42:	68fb      	ldr	r3, [r7, #12]
 801db44:	2b00      	cmp	r3, #0
 801db46:	d009      	beq.n	801db5c <udp_input_local_match+0xa4>
 801db48:	68fb      	ldr	r3, [r7, #12]
 801db4a:	681b      	ldr	r3, [r3, #0]
 801db4c:	2b00      	cmp	r3, #0
 801db4e:	d005      	beq.n	801db5c <udp_input_local_match+0xa4>
 801db50:	68fb      	ldr	r3, [r7, #12]
 801db52:	681a      	ldr	r2, [r3, #0]
 801db54:	4b09      	ldr	r3, [pc, #36]	; (801db7c <udp_input_local_match+0xc4>)
 801db56:	695b      	ldr	r3, [r3, #20]
 801db58:	429a      	cmp	r2, r3
 801db5a:	d101      	bne.n	801db60 <udp_input_local_match+0xa8>
        return 1;
 801db5c:	2301      	movs	r3, #1
 801db5e:	e000      	b.n	801db62 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801db60:	2300      	movs	r3, #0
}
 801db62:	4618      	mov	r0, r3
 801db64:	3710      	adds	r7, #16
 801db66:	46bd      	mov	sp, r7
 801db68:	bd80      	pop	{r7, pc}
 801db6a:	bf00      	nop
 801db6c:	08023cf8 	.word	0x08023cf8
 801db70:	08023d28 	.word	0x08023d28
 801db74:	08023d4c 	.word	0x08023d4c
 801db78:	08023d74 	.word	0x08023d74
 801db7c:	2001c81c 	.word	0x2001c81c

0801db80 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801db80:	b590      	push	{r4, r7, lr}
 801db82:	b08d      	sub	sp, #52	; 0x34
 801db84:	af02      	add	r7, sp, #8
 801db86:	6078      	str	r0, [r7, #4]
 801db88:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801db8a:	2300      	movs	r3, #0
 801db8c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801db8e:	687b      	ldr	r3, [r7, #4]
 801db90:	2b00      	cmp	r3, #0
 801db92:	d105      	bne.n	801dba0 <udp_input+0x20>
 801db94:	4b7c      	ldr	r3, [pc, #496]	; (801dd88 <udp_input+0x208>)
 801db96:	22cf      	movs	r2, #207	; 0xcf
 801db98:	497c      	ldr	r1, [pc, #496]	; (801dd8c <udp_input+0x20c>)
 801db9a:	487d      	ldr	r0, [pc, #500]	; (801dd90 <udp_input+0x210>)
 801db9c:	f002 fd4a 	bl	8020634 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801dba0:	683b      	ldr	r3, [r7, #0]
 801dba2:	2b00      	cmp	r3, #0
 801dba4:	d105      	bne.n	801dbb2 <udp_input+0x32>
 801dba6:	4b78      	ldr	r3, [pc, #480]	; (801dd88 <udp_input+0x208>)
 801dba8:	22d0      	movs	r2, #208	; 0xd0
 801dbaa:	497a      	ldr	r1, [pc, #488]	; (801dd94 <udp_input+0x214>)
 801dbac:	4878      	ldr	r0, [pc, #480]	; (801dd90 <udp_input+0x210>)
 801dbae:	f002 fd41 	bl	8020634 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801dbb2:	687b      	ldr	r3, [r7, #4]
 801dbb4:	895b      	ldrh	r3, [r3, #10]
 801dbb6:	2b07      	cmp	r3, #7
 801dbb8:	d803      	bhi.n	801dbc2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801dbba:	6878      	ldr	r0, [r7, #4]
 801dbbc:	f7f9 faf4 	bl	80171a8 <pbuf_free>
    goto end;
 801dbc0:	e0de      	b.n	801dd80 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801dbc2:	687b      	ldr	r3, [r7, #4]
 801dbc4:	685b      	ldr	r3, [r3, #4]
 801dbc6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801dbc8:	4b73      	ldr	r3, [pc, #460]	; (801dd98 <udp_input+0x218>)
 801dbca:	695a      	ldr	r2, [r3, #20]
 801dbcc:	4b72      	ldr	r3, [pc, #456]	; (801dd98 <udp_input+0x218>)
 801dbce:	681b      	ldr	r3, [r3, #0]
 801dbd0:	4619      	mov	r1, r3
 801dbd2:	4610      	mov	r0, r2
 801dbd4:	f001 fc86 	bl	801f4e4 <ip4_addr_isbroadcast_u32>
 801dbd8:	4603      	mov	r3, r0
 801dbda:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801dbdc:	697b      	ldr	r3, [r7, #20]
 801dbde:	881b      	ldrh	r3, [r3, #0]
 801dbe0:	b29b      	uxth	r3, r3
 801dbe2:	4618      	mov	r0, r3
 801dbe4:	f7f7 ff02 	bl	80159ec <lwip_htons>
 801dbe8:	4603      	mov	r3, r0
 801dbea:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801dbec:	697b      	ldr	r3, [r7, #20]
 801dbee:	885b      	ldrh	r3, [r3, #2]
 801dbf0:	b29b      	uxth	r3, r3
 801dbf2:	4618      	mov	r0, r3
 801dbf4:	f7f7 fefa 	bl	80159ec <lwip_htons>
 801dbf8:	4603      	mov	r3, r0
 801dbfa:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801dbfc:	2300      	movs	r3, #0
 801dbfe:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801dc00:	2300      	movs	r3, #0
 801dc02:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801dc04:	2300      	movs	r3, #0
 801dc06:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801dc08:	4b64      	ldr	r3, [pc, #400]	; (801dd9c <udp_input+0x21c>)
 801dc0a:	681b      	ldr	r3, [r3, #0]
 801dc0c:	627b      	str	r3, [r7, #36]	; 0x24
 801dc0e:	e054      	b.n	801dcba <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801dc10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc12:	8a5b      	ldrh	r3, [r3, #18]
 801dc14:	89fa      	ldrh	r2, [r7, #14]
 801dc16:	429a      	cmp	r2, r3
 801dc18:	d14a      	bne.n	801dcb0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801dc1a:	7cfb      	ldrb	r3, [r7, #19]
 801dc1c:	461a      	mov	r2, r3
 801dc1e:	6839      	ldr	r1, [r7, #0]
 801dc20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801dc22:	f7ff ff49 	bl	801dab8 <udp_input_local_match>
 801dc26:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801dc28:	2b00      	cmp	r3, #0
 801dc2a:	d041      	beq.n	801dcb0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801dc2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc2e:	7c1b      	ldrb	r3, [r3, #16]
 801dc30:	f003 0304 	and.w	r3, r3, #4
 801dc34:	2b00      	cmp	r3, #0
 801dc36:	d11d      	bne.n	801dc74 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801dc38:	69fb      	ldr	r3, [r7, #28]
 801dc3a:	2b00      	cmp	r3, #0
 801dc3c:	d102      	bne.n	801dc44 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801dc3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc40:	61fb      	str	r3, [r7, #28]
 801dc42:	e017      	b.n	801dc74 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801dc44:	7cfb      	ldrb	r3, [r7, #19]
 801dc46:	2b00      	cmp	r3, #0
 801dc48:	d014      	beq.n	801dc74 <udp_input+0xf4>
 801dc4a:	4b53      	ldr	r3, [pc, #332]	; (801dd98 <udp_input+0x218>)
 801dc4c:	695b      	ldr	r3, [r3, #20]
 801dc4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801dc52:	d10f      	bne.n	801dc74 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801dc54:	69fb      	ldr	r3, [r7, #28]
 801dc56:	681a      	ldr	r2, [r3, #0]
 801dc58:	683b      	ldr	r3, [r7, #0]
 801dc5a:	3304      	adds	r3, #4
 801dc5c:	681b      	ldr	r3, [r3, #0]
 801dc5e:	429a      	cmp	r2, r3
 801dc60:	d008      	beq.n	801dc74 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801dc62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc64:	681a      	ldr	r2, [r3, #0]
 801dc66:	683b      	ldr	r3, [r7, #0]
 801dc68:	3304      	adds	r3, #4
 801dc6a:	681b      	ldr	r3, [r3, #0]
 801dc6c:	429a      	cmp	r2, r3
 801dc6e:	d101      	bne.n	801dc74 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801dc70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc72:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801dc74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc76:	8a9b      	ldrh	r3, [r3, #20]
 801dc78:	8a3a      	ldrh	r2, [r7, #16]
 801dc7a:	429a      	cmp	r2, r3
 801dc7c:	d118      	bne.n	801dcb0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801dc7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc80:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801dc82:	2b00      	cmp	r3, #0
 801dc84:	d005      	beq.n	801dc92 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801dc86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc88:	685a      	ldr	r2, [r3, #4]
 801dc8a:	4b43      	ldr	r3, [pc, #268]	; (801dd98 <udp_input+0x218>)
 801dc8c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801dc8e:	429a      	cmp	r2, r3
 801dc90:	d10e      	bne.n	801dcb0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801dc92:	6a3b      	ldr	r3, [r7, #32]
 801dc94:	2b00      	cmp	r3, #0
 801dc96:	d014      	beq.n	801dcc2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801dc98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc9a:	68da      	ldr	r2, [r3, #12]
 801dc9c:	6a3b      	ldr	r3, [r7, #32]
 801dc9e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801dca0:	4b3e      	ldr	r3, [pc, #248]	; (801dd9c <udp_input+0x21c>)
 801dca2:	681a      	ldr	r2, [r3, #0]
 801dca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dca6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801dca8:	4a3c      	ldr	r2, [pc, #240]	; (801dd9c <udp_input+0x21c>)
 801dcaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dcac:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801dcae:	e008      	b.n	801dcc2 <udp_input+0x142>
      }
    }

    prev = pcb;
 801dcb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dcb2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801dcb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dcb6:	68db      	ldr	r3, [r3, #12]
 801dcb8:	627b      	str	r3, [r7, #36]	; 0x24
 801dcba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dcbc:	2b00      	cmp	r3, #0
 801dcbe:	d1a7      	bne.n	801dc10 <udp_input+0x90>
 801dcc0:	e000      	b.n	801dcc4 <udp_input+0x144>
        break;
 801dcc2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801dcc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dcc6:	2b00      	cmp	r3, #0
 801dcc8:	d101      	bne.n	801dcce <udp_input+0x14e>
    pcb = uncon_pcb;
 801dcca:	69fb      	ldr	r3, [r7, #28]
 801dccc:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801dcce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dcd0:	2b00      	cmp	r3, #0
 801dcd2:	d002      	beq.n	801dcda <udp_input+0x15a>
    for_us = 1;
 801dcd4:	2301      	movs	r3, #1
 801dcd6:	76fb      	strb	r3, [r7, #27]
 801dcd8:	e00a      	b.n	801dcf0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801dcda:	683b      	ldr	r3, [r7, #0]
 801dcdc:	3304      	adds	r3, #4
 801dcde:	681a      	ldr	r2, [r3, #0]
 801dce0:	4b2d      	ldr	r3, [pc, #180]	; (801dd98 <udp_input+0x218>)
 801dce2:	695b      	ldr	r3, [r3, #20]
 801dce4:	429a      	cmp	r2, r3
 801dce6:	bf0c      	ite	eq
 801dce8:	2301      	moveq	r3, #1
 801dcea:	2300      	movne	r3, #0
 801dcec:	b2db      	uxtb	r3, r3
 801dcee:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801dcf0:	7efb      	ldrb	r3, [r7, #27]
 801dcf2:	2b00      	cmp	r3, #0
 801dcf4:	d041      	beq.n	801dd7a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801dcf6:	2108      	movs	r1, #8
 801dcf8:	6878      	ldr	r0, [r7, #4]
 801dcfa:	f7f9 f9cf 	bl	801709c <pbuf_remove_header>
 801dcfe:	4603      	mov	r3, r0
 801dd00:	2b00      	cmp	r3, #0
 801dd02:	d00a      	beq.n	801dd1a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801dd04:	4b20      	ldr	r3, [pc, #128]	; (801dd88 <udp_input+0x208>)
 801dd06:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801dd0a:	4925      	ldr	r1, [pc, #148]	; (801dda0 <udp_input+0x220>)
 801dd0c:	4820      	ldr	r0, [pc, #128]	; (801dd90 <udp_input+0x210>)
 801dd0e:	f002 fc91 	bl	8020634 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801dd12:	6878      	ldr	r0, [r7, #4]
 801dd14:	f7f9 fa48 	bl	80171a8 <pbuf_free>
      goto end;
 801dd18:	e032      	b.n	801dd80 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801dd1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dd1c:	2b00      	cmp	r3, #0
 801dd1e:	d012      	beq.n	801dd46 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801dd20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dd22:	699b      	ldr	r3, [r3, #24]
 801dd24:	2b00      	cmp	r3, #0
 801dd26:	d00a      	beq.n	801dd3e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801dd28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dd2a:	699c      	ldr	r4, [r3, #24]
 801dd2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dd2e:	69d8      	ldr	r0, [r3, #28]
 801dd30:	8a3b      	ldrh	r3, [r7, #16]
 801dd32:	9300      	str	r3, [sp, #0]
 801dd34:	4b1b      	ldr	r3, [pc, #108]	; (801dda4 <udp_input+0x224>)
 801dd36:	687a      	ldr	r2, [r7, #4]
 801dd38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801dd3a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801dd3c:	e021      	b.n	801dd82 <udp_input+0x202>
        pbuf_free(p);
 801dd3e:	6878      	ldr	r0, [r7, #4]
 801dd40:	f7f9 fa32 	bl	80171a8 <pbuf_free>
        goto end;
 801dd44:	e01c      	b.n	801dd80 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801dd46:	7cfb      	ldrb	r3, [r7, #19]
 801dd48:	2b00      	cmp	r3, #0
 801dd4a:	d112      	bne.n	801dd72 <udp_input+0x1f2>
 801dd4c:	4b12      	ldr	r3, [pc, #72]	; (801dd98 <udp_input+0x218>)
 801dd4e:	695b      	ldr	r3, [r3, #20]
 801dd50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801dd54:	2be0      	cmp	r3, #224	; 0xe0
 801dd56:	d00c      	beq.n	801dd72 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801dd58:	4b0f      	ldr	r3, [pc, #60]	; (801dd98 <udp_input+0x218>)
 801dd5a:	899b      	ldrh	r3, [r3, #12]
 801dd5c:	3308      	adds	r3, #8
 801dd5e:	b29b      	uxth	r3, r3
 801dd60:	b21b      	sxth	r3, r3
 801dd62:	4619      	mov	r1, r3
 801dd64:	6878      	ldr	r0, [r7, #4]
 801dd66:	f7f9 fa0c 	bl	8017182 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801dd6a:	2103      	movs	r1, #3
 801dd6c:	6878      	ldr	r0, [r7, #4]
 801dd6e:	f001 f89b 	bl	801eea8 <icmp_dest_unreach>
      pbuf_free(p);
 801dd72:	6878      	ldr	r0, [r7, #4]
 801dd74:	f7f9 fa18 	bl	80171a8 <pbuf_free>
  return;
 801dd78:	e003      	b.n	801dd82 <udp_input+0x202>
    pbuf_free(p);
 801dd7a:	6878      	ldr	r0, [r7, #4]
 801dd7c:	f7f9 fa14 	bl	80171a8 <pbuf_free>
  return;
 801dd80:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801dd82:	372c      	adds	r7, #44	; 0x2c
 801dd84:	46bd      	mov	sp, r7
 801dd86:	bd90      	pop	{r4, r7, pc}
 801dd88:	08023cf8 	.word	0x08023cf8
 801dd8c:	08023d9c 	.word	0x08023d9c
 801dd90:	08023d4c 	.word	0x08023d4c
 801dd94:	08023db4 	.word	0x08023db4
 801dd98:	2001c81c 	.word	0x2001c81c
 801dd9c:	2001ff48 	.word	0x2001ff48
 801dda0:	08023dd0 	.word	0x08023dd0
 801dda4:	2001c82c 	.word	0x2001c82c

0801dda8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801dda8:	b480      	push	{r7}
 801ddaa:	b085      	sub	sp, #20
 801ddac:	af00      	add	r7, sp, #0
 801ddae:	6078      	str	r0, [r7, #4]
 801ddb0:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801ddb2:	687b      	ldr	r3, [r7, #4]
 801ddb4:	2b00      	cmp	r3, #0
 801ddb6:	d01e      	beq.n	801ddf6 <udp_netif_ip_addr_changed+0x4e>
 801ddb8:	687b      	ldr	r3, [r7, #4]
 801ddba:	681b      	ldr	r3, [r3, #0]
 801ddbc:	2b00      	cmp	r3, #0
 801ddbe:	d01a      	beq.n	801ddf6 <udp_netif_ip_addr_changed+0x4e>
 801ddc0:	683b      	ldr	r3, [r7, #0]
 801ddc2:	2b00      	cmp	r3, #0
 801ddc4:	d017      	beq.n	801ddf6 <udp_netif_ip_addr_changed+0x4e>
 801ddc6:	683b      	ldr	r3, [r7, #0]
 801ddc8:	681b      	ldr	r3, [r3, #0]
 801ddca:	2b00      	cmp	r3, #0
 801ddcc:	d013      	beq.n	801ddf6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801ddce:	4b0d      	ldr	r3, [pc, #52]	; (801de04 <udp_netif_ip_addr_changed+0x5c>)
 801ddd0:	681b      	ldr	r3, [r3, #0]
 801ddd2:	60fb      	str	r3, [r7, #12]
 801ddd4:	e00c      	b.n	801ddf0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801ddd6:	68fb      	ldr	r3, [r7, #12]
 801ddd8:	681a      	ldr	r2, [r3, #0]
 801ddda:	687b      	ldr	r3, [r7, #4]
 801dddc:	681b      	ldr	r3, [r3, #0]
 801ddde:	429a      	cmp	r2, r3
 801dde0:	d103      	bne.n	801ddea <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801dde2:	683b      	ldr	r3, [r7, #0]
 801dde4:	681a      	ldr	r2, [r3, #0]
 801dde6:	68fb      	ldr	r3, [r7, #12]
 801dde8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801ddea:	68fb      	ldr	r3, [r7, #12]
 801ddec:	68db      	ldr	r3, [r3, #12]
 801ddee:	60fb      	str	r3, [r7, #12]
 801ddf0:	68fb      	ldr	r3, [r7, #12]
 801ddf2:	2b00      	cmp	r3, #0
 801ddf4:	d1ef      	bne.n	801ddd6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801ddf6:	bf00      	nop
 801ddf8:	3714      	adds	r7, #20
 801ddfa:	46bd      	mov	sp, r7
 801ddfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801de00:	4770      	bx	lr
 801de02:	bf00      	nop
 801de04:	2001ff48 	.word	0x2001ff48

0801de08 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801de08:	b580      	push	{r7, lr}
 801de0a:	b082      	sub	sp, #8
 801de0c:	af00      	add	r7, sp, #0
 801de0e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801de10:	4915      	ldr	r1, [pc, #84]	; (801de68 <etharp_free_entry+0x60>)
 801de12:	687a      	ldr	r2, [r7, #4]
 801de14:	4613      	mov	r3, r2
 801de16:	005b      	lsls	r3, r3, #1
 801de18:	4413      	add	r3, r2
 801de1a:	00db      	lsls	r3, r3, #3
 801de1c:	440b      	add	r3, r1
 801de1e:	681b      	ldr	r3, [r3, #0]
 801de20:	2b00      	cmp	r3, #0
 801de22:	d013      	beq.n	801de4c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801de24:	4910      	ldr	r1, [pc, #64]	; (801de68 <etharp_free_entry+0x60>)
 801de26:	687a      	ldr	r2, [r7, #4]
 801de28:	4613      	mov	r3, r2
 801de2a:	005b      	lsls	r3, r3, #1
 801de2c:	4413      	add	r3, r2
 801de2e:	00db      	lsls	r3, r3, #3
 801de30:	440b      	add	r3, r1
 801de32:	681b      	ldr	r3, [r3, #0]
 801de34:	4618      	mov	r0, r3
 801de36:	f7f9 f9b7 	bl	80171a8 <pbuf_free>
    arp_table[i].q = NULL;
 801de3a:	490b      	ldr	r1, [pc, #44]	; (801de68 <etharp_free_entry+0x60>)
 801de3c:	687a      	ldr	r2, [r7, #4]
 801de3e:	4613      	mov	r3, r2
 801de40:	005b      	lsls	r3, r3, #1
 801de42:	4413      	add	r3, r2
 801de44:	00db      	lsls	r3, r3, #3
 801de46:	440b      	add	r3, r1
 801de48:	2200      	movs	r2, #0
 801de4a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801de4c:	4906      	ldr	r1, [pc, #24]	; (801de68 <etharp_free_entry+0x60>)
 801de4e:	687a      	ldr	r2, [r7, #4]
 801de50:	4613      	mov	r3, r2
 801de52:	005b      	lsls	r3, r3, #1
 801de54:	4413      	add	r3, r2
 801de56:	00db      	lsls	r3, r3, #3
 801de58:	440b      	add	r3, r1
 801de5a:	3314      	adds	r3, #20
 801de5c:	2200      	movs	r2, #0
 801de5e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801de60:	bf00      	nop
 801de62:	3708      	adds	r7, #8
 801de64:	46bd      	mov	sp, r7
 801de66:	bd80      	pop	{r7, pc}
 801de68:	2000938c 	.word	0x2000938c

0801de6c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801de6c:	b580      	push	{r7, lr}
 801de6e:	b082      	sub	sp, #8
 801de70:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801de72:	2300      	movs	r3, #0
 801de74:	607b      	str	r3, [r7, #4]
 801de76:	e096      	b.n	801dfa6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801de78:	494f      	ldr	r1, [pc, #316]	; (801dfb8 <etharp_tmr+0x14c>)
 801de7a:	687a      	ldr	r2, [r7, #4]
 801de7c:	4613      	mov	r3, r2
 801de7e:	005b      	lsls	r3, r3, #1
 801de80:	4413      	add	r3, r2
 801de82:	00db      	lsls	r3, r3, #3
 801de84:	440b      	add	r3, r1
 801de86:	3314      	adds	r3, #20
 801de88:	781b      	ldrb	r3, [r3, #0]
 801de8a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801de8c:	78fb      	ldrb	r3, [r7, #3]
 801de8e:	2b00      	cmp	r3, #0
 801de90:	f000 8086 	beq.w	801dfa0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801de94:	4948      	ldr	r1, [pc, #288]	; (801dfb8 <etharp_tmr+0x14c>)
 801de96:	687a      	ldr	r2, [r7, #4]
 801de98:	4613      	mov	r3, r2
 801de9a:	005b      	lsls	r3, r3, #1
 801de9c:	4413      	add	r3, r2
 801de9e:	00db      	lsls	r3, r3, #3
 801dea0:	440b      	add	r3, r1
 801dea2:	3312      	adds	r3, #18
 801dea4:	881b      	ldrh	r3, [r3, #0]
 801dea6:	3301      	adds	r3, #1
 801dea8:	b298      	uxth	r0, r3
 801deaa:	4943      	ldr	r1, [pc, #268]	; (801dfb8 <etharp_tmr+0x14c>)
 801deac:	687a      	ldr	r2, [r7, #4]
 801deae:	4613      	mov	r3, r2
 801deb0:	005b      	lsls	r3, r3, #1
 801deb2:	4413      	add	r3, r2
 801deb4:	00db      	lsls	r3, r3, #3
 801deb6:	440b      	add	r3, r1
 801deb8:	3312      	adds	r3, #18
 801deba:	4602      	mov	r2, r0
 801debc:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801debe:	493e      	ldr	r1, [pc, #248]	; (801dfb8 <etharp_tmr+0x14c>)
 801dec0:	687a      	ldr	r2, [r7, #4]
 801dec2:	4613      	mov	r3, r2
 801dec4:	005b      	lsls	r3, r3, #1
 801dec6:	4413      	add	r3, r2
 801dec8:	00db      	lsls	r3, r3, #3
 801deca:	440b      	add	r3, r1
 801decc:	3312      	adds	r3, #18
 801dece:	881b      	ldrh	r3, [r3, #0]
 801ded0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801ded4:	d215      	bcs.n	801df02 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ded6:	4938      	ldr	r1, [pc, #224]	; (801dfb8 <etharp_tmr+0x14c>)
 801ded8:	687a      	ldr	r2, [r7, #4]
 801deda:	4613      	mov	r3, r2
 801dedc:	005b      	lsls	r3, r3, #1
 801dede:	4413      	add	r3, r2
 801dee0:	00db      	lsls	r3, r3, #3
 801dee2:	440b      	add	r3, r1
 801dee4:	3314      	adds	r3, #20
 801dee6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801dee8:	2b01      	cmp	r3, #1
 801deea:	d10e      	bne.n	801df0a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801deec:	4932      	ldr	r1, [pc, #200]	; (801dfb8 <etharp_tmr+0x14c>)
 801deee:	687a      	ldr	r2, [r7, #4]
 801def0:	4613      	mov	r3, r2
 801def2:	005b      	lsls	r3, r3, #1
 801def4:	4413      	add	r3, r2
 801def6:	00db      	lsls	r3, r3, #3
 801def8:	440b      	add	r3, r1
 801defa:	3312      	adds	r3, #18
 801defc:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801defe:	2b04      	cmp	r3, #4
 801df00:	d903      	bls.n	801df0a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801df02:	6878      	ldr	r0, [r7, #4]
 801df04:	f7ff ff80 	bl	801de08 <etharp_free_entry>
 801df08:	e04a      	b.n	801dfa0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801df0a:	492b      	ldr	r1, [pc, #172]	; (801dfb8 <etharp_tmr+0x14c>)
 801df0c:	687a      	ldr	r2, [r7, #4]
 801df0e:	4613      	mov	r3, r2
 801df10:	005b      	lsls	r3, r3, #1
 801df12:	4413      	add	r3, r2
 801df14:	00db      	lsls	r3, r3, #3
 801df16:	440b      	add	r3, r1
 801df18:	3314      	adds	r3, #20
 801df1a:	781b      	ldrb	r3, [r3, #0]
 801df1c:	2b03      	cmp	r3, #3
 801df1e:	d10a      	bne.n	801df36 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801df20:	4925      	ldr	r1, [pc, #148]	; (801dfb8 <etharp_tmr+0x14c>)
 801df22:	687a      	ldr	r2, [r7, #4]
 801df24:	4613      	mov	r3, r2
 801df26:	005b      	lsls	r3, r3, #1
 801df28:	4413      	add	r3, r2
 801df2a:	00db      	lsls	r3, r3, #3
 801df2c:	440b      	add	r3, r1
 801df2e:	3314      	adds	r3, #20
 801df30:	2204      	movs	r2, #4
 801df32:	701a      	strb	r2, [r3, #0]
 801df34:	e034      	b.n	801dfa0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801df36:	4920      	ldr	r1, [pc, #128]	; (801dfb8 <etharp_tmr+0x14c>)
 801df38:	687a      	ldr	r2, [r7, #4]
 801df3a:	4613      	mov	r3, r2
 801df3c:	005b      	lsls	r3, r3, #1
 801df3e:	4413      	add	r3, r2
 801df40:	00db      	lsls	r3, r3, #3
 801df42:	440b      	add	r3, r1
 801df44:	3314      	adds	r3, #20
 801df46:	781b      	ldrb	r3, [r3, #0]
 801df48:	2b04      	cmp	r3, #4
 801df4a:	d10a      	bne.n	801df62 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801df4c:	491a      	ldr	r1, [pc, #104]	; (801dfb8 <etharp_tmr+0x14c>)
 801df4e:	687a      	ldr	r2, [r7, #4]
 801df50:	4613      	mov	r3, r2
 801df52:	005b      	lsls	r3, r3, #1
 801df54:	4413      	add	r3, r2
 801df56:	00db      	lsls	r3, r3, #3
 801df58:	440b      	add	r3, r1
 801df5a:	3314      	adds	r3, #20
 801df5c:	2202      	movs	r2, #2
 801df5e:	701a      	strb	r2, [r3, #0]
 801df60:	e01e      	b.n	801dfa0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801df62:	4915      	ldr	r1, [pc, #84]	; (801dfb8 <etharp_tmr+0x14c>)
 801df64:	687a      	ldr	r2, [r7, #4]
 801df66:	4613      	mov	r3, r2
 801df68:	005b      	lsls	r3, r3, #1
 801df6a:	4413      	add	r3, r2
 801df6c:	00db      	lsls	r3, r3, #3
 801df6e:	440b      	add	r3, r1
 801df70:	3314      	adds	r3, #20
 801df72:	781b      	ldrb	r3, [r3, #0]
 801df74:	2b01      	cmp	r3, #1
 801df76:	d113      	bne.n	801dfa0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801df78:	490f      	ldr	r1, [pc, #60]	; (801dfb8 <etharp_tmr+0x14c>)
 801df7a:	687a      	ldr	r2, [r7, #4]
 801df7c:	4613      	mov	r3, r2
 801df7e:	005b      	lsls	r3, r3, #1
 801df80:	4413      	add	r3, r2
 801df82:	00db      	lsls	r3, r3, #3
 801df84:	440b      	add	r3, r1
 801df86:	3308      	adds	r3, #8
 801df88:	6818      	ldr	r0, [r3, #0]
 801df8a:	687a      	ldr	r2, [r7, #4]
 801df8c:	4613      	mov	r3, r2
 801df8e:	005b      	lsls	r3, r3, #1
 801df90:	4413      	add	r3, r2
 801df92:	00db      	lsls	r3, r3, #3
 801df94:	4a08      	ldr	r2, [pc, #32]	; (801dfb8 <etharp_tmr+0x14c>)
 801df96:	4413      	add	r3, r2
 801df98:	3304      	adds	r3, #4
 801df9a:	4619      	mov	r1, r3
 801df9c:	f000 fe6e 	bl	801ec7c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801dfa0:	687b      	ldr	r3, [r7, #4]
 801dfa2:	3301      	adds	r3, #1
 801dfa4:	607b      	str	r3, [r7, #4]
 801dfa6:	687b      	ldr	r3, [r7, #4]
 801dfa8:	2b09      	cmp	r3, #9
 801dfaa:	f77f af65 	ble.w	801de78 <etharp_tmr+0xc>
      }
    }
  }
}
 801dfae:	bf00      	nop
 801dfb0:	3708      	adds	r7, #8
 801dfb2:	46bd      	mov	sp, r7
 801dfb4:	bd80      	pop	{r7, pc}
 801dfb6:	bf00      	nop
 801dfb8:	2000938c 	.word	0x2000938c

0801dfbc <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801dfbc:	b580      	push	{r7, lr}
 801dfbe:	b08a      	sub	sp, #40	; 0x28
 801dfc0:	af00      	add	r7, sp, #0
 801dfc2:	60f8      	str	r0, [r7, #12]
 801dfc4:	460b      	mov	r3, r1
 801dfc6:	607a      	str	r2, [r7, #4]
 801dfc8:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801dfca:	230a      	movs	r3, #10
 801dfcc:	84fb      	strh	r3, [r7, #38]	; 0x26
 801dfce:	230a      	movs	r3, #10
 801dfd0:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801dfd2:	230a      	movs	r3, #10
 801dfd4:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801dfd6:	2300      	movs	r3, #0
 801dfd8:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801dfda:	230a      	movs	r3, #10
 801dfdc:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801dfde:	2300      	movs	r3, #0
 801dfe0:	83bb      	strh	r3, [r7, #28]
 801dfe2:	2300      	movs	r3, #0
 801dfe4:	837b      	strh	r3, [r7, #26]
 801dfe6:	2300      	movs	r3, #0
 801dfe8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801dfea:	2300      	movs	r3, #0
 801dfec:	843b      	strh	r3, [r7, #32]
 801dfee:	e0ae      	b.n	801e14e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801dff0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801dff4:	49a6      	ldr	r1, [pc, #664]	; (801e290 <etharp_find_entry+0x2d4>)
 801dff6:	4613      	mov	r3, r2
 801dff8:	005b      	lsls	r3, r3, #1
 801dffa:	4413      	add	r3, r2
 801dffc:	00db      	lsls	r3, r3, #3
 801dffe:	440b      	add	r3, r1
 801e000:	3314      	adds	r3, #20
 801e002:	781b      	ldrb	r3, [r3, #0]
 801e004:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801e006:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801e00a:	2b0a      	cmp	r3, #10
 801e00c:	d105      	bne.n	801e01a <etharp_find_entry+0x5e>
 801e00e:	7dfb      	ldrb	r3, [r7, #23]
 801e010:	2b00      	cmp	r3, #0
 801e012:	d102      	bne.n	801e01a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801e014:	8c3b      	ldrh	r3, [r7, #32]
 801e016:	847b      	strh	r3, [r7, #34]	; 0x22
 801e018:	e095      	b.n	801e146 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801e01a:	7dfb      	ldrb	r3, [r7, #23]
 801e01c:	2b00      	cmp	r3, #0
 801e01e:	f000 8092 	beq.w	801e146 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801e022:	7dfb      	ldrb	r3, [r7, #23]
 801e024:	2b01      	cmp	r3, #1
 801e026:	d009      	beq.n	801e03c <etharp_find_entry+0x80>
 801e028:	7dfb      	ldrb	r3, [r7, #23]
 801e02a:	2b01      	cmp	r3, #1
 801e02c:	d806      	bhi.n	801e03c <etharp_find_entry+0x80>
 801e02e:	4b99      	ldr	r3, [pc, #612]	; (801e294 <etharp_find_entry+0x2d8>)
 801e030:	f44f 7292 	mov.w	r2, #292	; 0x124
 801e034:	4998      	ldr	r1, [pc, #608]	; (801e298 <etharp_find_entry+0x2dc>)
 801e036:	4899      	ldr	r0, [pc, #612]	; (801e29c <etharp_find_entry+0x2e0>)
 801e038:	f002 fafc 	bl	8020634 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801e03c:	68fb      	ldr	r3, [r7, #12]
 801e03e:	2b00      	cmp	r3, #0
 801e040:	d020      	beq.n	801e084 <etharp_find_entry+0xc8>
 801e042:	68fb      	ldr	r3, [r7, #12]
 801e044:	6819      	ldr	r1, [r3, #0]
 801e046:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e04a:	4891      	ldr	r0, [pc, #580]	; (801e290 <etharp_find_entry+0x2d4>)
 801e04c:	4613      	mov	r3, r2
 801e04e:	005b      	lsls	r3, r3, #1
 801e050:	4413      	add	r3, r2
 801e052:	00db      	lsls	r3, r3, #3
 801e054:	4403      	add	r3, r0
 801e056:	3304      	adds	r3, #4
 801e058:	681b      	ldr	r3, [r3, #0]
 801e05a:	4299      	cmp	r1, r3
 801e05c:	d112      	bne.n	801e084 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801e05e:	687b      	ldr	r3, [r7, #4]
 801e060:	2b00      	cmp	r3, #0
 801e062:	d00c      	beq.n	801e07e <etharp_find_entry+0xc2>
 801e064:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e068:	4989      	ldr	r1, [pc, #548]	; (801e290 <etharp_find_entry+0x2d4>)
 801e06a:	4613      	mov	r3, r2
 801e06c:	005b      	lsls	r3, r3, #1
 801e06e:	4413      	add	r3, r2
 801e070:	00db      	lsls	r3, r3, #3
 801e072:	440b      	add	r3, r1
 801e074:	3308      	adds	r3, #8
 801e076:	681b      	ldr	r3, [r3, #0]
 801e078:	687a      	ldr	r2, [r7, #4]
 801e07a:	429a      	cmp	r2, r3
 801e07c:	d102      	bne.n	801e084 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801e07e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801e082:	e100      	b.n	801e286 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801e084:	7dfb      	ldrb	r3, [r7, #23]
 801e086:	2b01      	cmp	r3, #1
 801e088:	d140      	bne.n	801e10c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801e08a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e08e:	4980      	ldr	r1, [pc, #512]	; (801e290 <etharp_find_entry+0x2d4>)
 801e090:	4613      	mov	r3, r2
 801e092:	005b      	lsls	r3, r3, #1
 801e094:	4413      	add	r3, r2
 801e096:	00db      	lsls	r3, r3, #3
 801e098:	440b      	add	r3, r1
 801e09a:	681b      	ldr	r3, [r3, #0]
 801e09c:	2b00      	cmp	r3, #0
 801e09e:	d01a      	beq.n	801e0d6 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801e0a0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e0a4:	497a      	ldr	r1, [pc, #488]	; (801e290 <etharp_find_entry+0x2d4>)
 801e0a6:	4613      	mov	r3, r2
 801e0a8:	005b      	lsls	r3, r3, #1
 801e0aa:	4413      	add	r3, r2
 801e0ac:	00db      	lsls	r3, r3, #3
 801e0ae:	440b      	add	r3, r1
 801e0b0:	3312      	adds	r3, #18
 801e0b2:	881b      	ldrh	r3, [r3, #0]
 801e0b4:	8bba      	ldrh	r2, [r7, #28]
 801e0b6:	429a      	cmp	r2, r3
 801e0b8:	d845      	bhi.n	801e146 <etharp_find_entry+0x18a>
            old_queue = i;
 801e0ba:	8c3b      	ldrh	r3, [r7, #32]
 801e0bc:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801e0be:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e0c2:	4973      	ldr	r1, [pc, #460]	; (801e290 <etharp_find_entry+0x2d4>)
 801e0c4:	4613      	mov	r3, r2
 801e0c6:	005b      	lsls	r3, r3, #1
 801e0c8:	4413      	add	r3, r2
 801e0ca:	00db      	lsls	r3, r3, #3
 801e0cc:	440b      	add	r3, r1
 801e0ce:	3312      	adds	r3, #18
 801e0d0:	881b      	ldrh	r3, [r3, #0]
 801e0d2:	83bb      	strh	r3, [r7, #28]
 801e0d4:	e037      	b.n	801e146 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801e0d6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e0da:	496d      	ldr	r1, [pc, #436]	; (801e290 <etharp_find_entry+0x2d4>)
 801e0dc:	4613      	mov	r3, r2
 801e0de:	005b      	lsls	r3, r3, #1
 801e0e0:	4413      	add	r3, r2
 801e0e2:	00db      	lsls	r3, r3, #3
 801e0e4:	440b      	add	r3, r1
 801e0e6:	3312      	adds	r3, #18
 801e0e8:	881b      	ldrh	r3, [r3, #0]
 801e0ea:	8b7a      	ldrh	r2, [r7, #26]
 801e0ec:	429a      	cmp	r2, r3
 801e0ee:	d82a      	bhi.n	801e146 <etharp_find_entry+0x18a>
            old_pending = i;
 801e0f0:	8c3b      	ldrh	r3, [r7, #32]
 801e0f2:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801e0f4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e0f8:	4965      	ldr	r1, [pc, #404]	; (801e290 <etharp_find_entry+0x2d4>)
 801e0fa:	4613      	mov	r3, r2
 801e0fc:	005b      	lsls	r3, r3, #1
 801e0fe:	4413      	add	r3, r2
 801e100:	00db      	lsls	r3, r3, #3
 801e102:	440b      	add	r3, r1
 801e104:	3312      	adds	r3, #18
 801e106:	881b      	ldrh	r3, [r3, #0]
 801e108:	837b      	strh	r3, [r7, #26]
 801e10a:	e01c      	b.n	801e146 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801e10c:	7dfb      	ldrb	r3, [r7, #23]
 801e10e:	2b01      	cmp	r3, #1
 801e110:	d919      	bls.n	801e146 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801e112:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e116:	495e      	ldr	r1, [pc, #376]	; (801e290 <etharp_find_entry+0x2d4>)
 801e118:	4613      	mov	r3, r2
 801e11a:	005b      	lsls	r3, r3, #1
 801e11c:	4413      	add	r3, r2
 801e11e:	00db      	lsls	r3, r3, #3
 801e120:	440b      	add	r3, r1
 801e122:	3312      	adds	r3, #18
 801e124:	881b      	ldrh	r3, [r3, #0]
 801e126:	8b3a      	ldrh	r2, [r7, #24]
 801e128:	429a      	cmp	r2, r3
 801e12a:	d80c      	bhi.n	801e146 <etharp_find_entry+0x18a>
            old_stable = i;
 801e12c:	8c3b      	ldrh	r3, [r7, #32]
 801e12e:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801e130:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e134:	4956      	ldr	r1, [pc, #344]	; (801e290 <etharp_find_entry+0x2d4>)
 801e136:	4613      	mov	r3, r2
 801e138:	005b      	lsls	r3, r3, #1
 801e13a:	4413      	add	r3, r2
 801e13c:	00db      	lsls	r3, r3, #3
 801e13e:	440b      	add	r3, r1
 801e140:	3312      	adds	r3, #18
 801e142:	881b      	ldrh	r3, [r3, #0]
 801e144:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801e146:	8c3b      	ldrh	r3, [r7, #32]
 801e148:	3301      	adds	r3, #1
 801e14a:	b29b      	uxth	r3, r3
 801e14c:	843b      	strh	r3, [r7, #32]
 801e14e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801e152:	2b09      	cmp	r3, #9
 801e154:	f77f af4c 	ble.w	801dff0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801e158:	7afb      	ldrb	r3, [r7, #11]
 801e15a:	f003 0302 	and.w	r3, r3, #2
 801e15e:	2b00      	cmp	r3, #0
 801e160:	d108      	bne.n	801e174 <etharp_find_entry+0x1b8>
 801e162:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801e166:	2b0a      	cmp	r3, #10
 801e168:	d107      	bne.n	801e17a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801e16a:	7afb      	ldrb	r3, [r7, #11]
 801e16c:	f003 0301 	and.w	r3, r3, #1
 801e170:	2b00      	cmp	r3, #0
 801e172:	d102      	bne.n	801e17a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801e174:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801e178:	e085      	b.n	801e286 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801e17a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801e17e:	2b09      	cmp	r3, #9
 801e180:	dc02      	bgt.n	801e188 <etharp_find_entry+0x1cc>
    i = empty;
 801e182:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801e184:	843b      	strh	r3, [r7, #32]
 801e186:	e039      	b.n	801e1fc <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801e188:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801e18c:	2b09      	cmp	r3, #9
 801e18e:	dc14      	bgt.n	801e1ba <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801e190:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801e192:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801e194:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e198:	493d      	ldr	r1, [pc, #244]	; (801e290 <etharp_find_entry+0x2d4>)
 801e19a:	4613      	mov	r3, r2
 801e19c:	005b      	lsls	r3, r3, #1
 801e19e:	4413      	add	r3, r2
 801e1a0:	00db      	lsls	r3, r3, #3
 801e1a2:	440b      	add	r3, r1
 801e1a4:	681b      	ldr	r3, [r3, #0]
 801e1a6:	2b00      	cmp	r3, #0
 801e1a8:	d018      	beq.n	801e1dc <etharp_find_entry+0x220>
 801e1aa:	4b3a      	ldr	r3, [pc, #232]	; (801e294 <etharp_find_entry+0x2d8>)
 801e1ac:	f240 126d 	movw	r2, #365	; 0x16d
 801e1b0:	493b      	ldr	r1, [pc, #236]	; (801e2a0 <etharp_find_entry+0x2e4>)
 801e1b2:	483a      	ldr	r0, [pc, #232]	; (801e29c <etharp_find_entry+0x2e0>)
 801e1b4:	f002 fa3e 	bl	8020634 <iprintf>
 801e1b8:	e010      	b.n	801e1dc <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801e1ba:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801e1be:	2b09      	cmp	r3, #9
 801e1c0:	dc02      	bgt.n	801e1c8 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801e1c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801e1c4:	843b      	strh	r3, [r7, #32]
 801e1c6:	e009      	b.n	801e1dc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801e1c8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801e1cc:	2b09      	cmp	r3, #9
 801e1ce:	dc02      	bgt.n	801e1d6 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801e1d0:	8bfb      	ldrh	r3, [r7, #30]
 801e1d2:	843b      	strh	r3, [r7, #32]
 801e1d4:	e002      	b.n	801e1dc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801e1d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801e1da:	e054      	b.n	801e286 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801e1dc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801e1e0:	2b09      	cmp	r3, #9
 801e1e2:	dd06      	ble.n	801e1f2 <etharp_find_entry+0x236>
 801e1e4:	4b2b      	ldr	r3, [pc, #172]	; (801e294 <etharp_find_entry+0x2d8>)
 801e1e6:	f240 127f 	movw	r2, #383	; 0x17f
 801e1ea:	492e      	ldr	r1, [pc, #184]	; (801e2a4 <etharp_find_entry+0x2e8>)
 801e1ec:	482b      	ldr	r0, [pc, #172]	; (801e29c <etharp_find_entry+0x2e0>)
 801e1ee:	f002 fa21 	bl	8020634 <iprintf>
    etharp_free_entry(i);
 801e1f2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801e1f6:	4618      	mov	r0, r3
 801e1f8:	f7ff fe06 	bl	801de08 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801e1fc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801e200:	2b09      	cmp	r3, #9
 801e202:	dd06      	ble.n	801e212 <etharp_find_entry+0x256>
 801e204:	4b23      	ldr	r3, [pc, #140]	; (801e294 <etharp_find_entry+0x2d8>)
 801e206:	f240 1283 	movw	r2, #387	; 0x183
 801e20a:	4926      	ldr	r1, [pc, #152]	; (801e2a4 <etharp_find_entry+0x2e8>)
 801e20c:	4823      	ldr	r0, [pc, #140]	; (801e29c <etharp_find_entry+0x2e0>)
 801e20e:	f002 fa11 	bl	8020634 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801e212:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e216:	491e      	ldr	r1, [pc, #120]	; (801e290 <etharp_find_entry+0x2d4>)
 801e218:	4613      	mov	r3, r2
 801e21a:	005b      	lsls	r3, r3, #1
 801e21c:	4413      	add	r3, r2
 801e21e:	00db      	lsls	r3, r3, #3
 801e220:	440b      	add	r3, r1
 801e222:	3314      	adds	r3, #20
 801e224:	781b      	ldrb	r3, [r3, #0]
 801e226:	2b00      	cmp	r3, #0
 801e228:	d006      	beq.n	801e238 <etharp_find_entry+0x27c>
 801e22a:	4b1a      	ldr	r3, [pc, #104]	; (801e294 <etharp_find_entry+0x2d8>)
 801e22c:	f240 1285 	movw	r2, #389	; 0x185
 801e230:	491d      	ldr	r1, [pc, #116]	; (801e2a8 <etharp_find_entry+0x2ec>)
 801e232:	481a      	ldr	r0, [pc, #104]	; (801e29c <etharp_find_entry+0x2e0>)
 801e234:	f002 f9fe 	bl	8020634 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801e238:	68fb      	ldr	r3, [r7, #12]
 801e23a:	2b00      	cmp	r3, #0
 801e23c:	d00b      	beq.n	801e256 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801e23e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e242:	68fb      	ldr	r3, [r7, #12]
 801e244:	6819      	ldr	r1, [r3, #0]
 801e246:	4812      	ldr	r0, [pc, #72]	; (801e290 <etharp_find_entry+0x2d4>)
 801e248:	4613      	mov	r3, r2
 801e24a:	005b      	lsls	r3, r3, #1
 801e24c:	4413      	add	r3, r2
 801e24e:	00db      	lsls	r3, r3, #3
 801e250:	4403      	add	r3, r0
 801e252:	3304      	adds	r3, #4
 801e254:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801e256:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e25a:	490d      	ldr	r1, [pc, #52]	; (801e290 <etharp_find_entry+0x2d4>)
 801e25c:	4613      	mov	r3, r2
 801e25e:	005b      	lsls	r3, r3, #1
 801e260:	4413      	add	r3, r2
 801e262:	00db      	lsls	r3, r3, #3
 801e264:	440b      	add	r3, r1
 801e266:	3312      	adds	r3, #18
 801e268:	2200      	movs	r2, #0
 801e26a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801e26c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801e270:	4907      	ldr	r1, [pc, #28]	; (801e290 <etharp_find_entry+0x2d4>)
 801e272:	4613      	mov	r3, r2
 801e274:	005b      	lsls	r3, r3, #1
 801e276:	4413      	add	r3, r2
 801e278:	00db      	lsls	r3, r3, #3
 801e27a:	440b      	add	r3, r1
 801e27c:	3308      	adds	r3, #8
 801e27e:	687a      	ldr	r2, [r7, #4]
 801e280:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801e282:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801e286:	4618      	mov	r0, r3
 801e288:	3728      	adds	r7, #40	; 0x28
 801e28a:	46bd      	mov	sp, r7
 801e28c:	bd80      	pop	{r7, pc}
 801e28e:	bf00      	nop
 801e290:	2000938c 	.word	0x2000938c
 801e294:	0802405c 	.word	0x0802405c
 801e298:	08024094 	.word	0x08024094
 801e29c:	080240d4 	.word	0x080240d4
 801e2a0:	080240fc 	.word	0x080240fc
 801e2a4:	08024114 	.word	0x08024114
 801e2a8:	08024128 	.word	0x08024128

0801e2ac <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801e2ac:	b580      	push	{r7, lr}
 801e2ae:	b088      	sub	sp, #32
 801e2b0:	af02      	add	r7, sp, #8
 801e2b2:	60f8      	str	r0, [r7, #12]
 801e2b4:	60b9      	str	r1, [r7, #8]
 801e2b6:	607a      	str	r2, [r7, #4]
 801e2b8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801e2ba:	68fb      	ldr	r3, [r7, #12]
 801e2bc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801e2c0:	2b06      	cmp	r3, #6
 801e2c2:	d006      	beq.n	801e2d2 <etharp_update_arp_entry+0x26>
 801e2c4:	4b48      	ldr	r3, [pc, #288]	; (801e3e8 <etharp_update_arp_entry+0x13c>)
 801e2c6:	f240 12a9 	movw	r2, #425	; 0x1a9
 801e2ca:	4948      	ldr	r1, [pc, #288]	; (801e3ec <etharp_update_arp_entry+0x140>)
 801e2cc:	4848      	ldr	r0, [pc, #288]	; (801e3f0 <etharp_update_arp_entry+0x144>)
 801e2ce:	f002 f9b1 	bl	8020634 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801e2d2:	68bb      	ldr	r3, [r7, #8]
 801e2d4:	2b00      	cmp	r3, #0
 801e2d6:	d012      	beq.n	801e2fe <etharp_update_arp_entry+0x52>
 801e2d8:	68bb      	ldr	r3, [r7, #8]
 801e2da:	681b      	ldr	r3, [r3, #0]
 801e2dc:	2b00      	cmp	r3, #0
 801e2de:	d00e      	beq.n	801e2fe <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801e2e0:	68bb      	ldr	r3, [r7, #8]
 801e2e2:	681b      	ldr	r3, [r3, #0]
 801e2e4:	68f9      	ldr	r1, [r7, #12]
 801e2e6:	4618      	mov	r0, r3
 801e2e8:	f001 f8fc 	bl	801f4e4 <ip4_addr_isbroadcast_u32>
 801e2ec:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801e2ee:	2b00      	cmp	r3, #0
 801e2f0:	d105      	bne.n	801e2fe <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801e2f2:	68bb      	ldr	r3, [r7, #8]
 801e2f4:	681b      	ldr	r3, [r3, #0]
 801e2f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801e2fa:	2be0      	cmp	r3, #224	; 0xe0
 801e2fc:	d102      	bne.n	801e304 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801e2fe:	f06f 030f 	mvn.w	r3, #15
 801e302:	e06c      	b.n	801e3de <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801e304:	78fb      	ldrb	r3, [r7, #3]
 801e306:	68fa      	ldr	r2, [r7, #12]
 801e308:	4619      	mov	r1, r3
 801e30a:	68b8      	ldr	r0, [r7, #8]
 801e30c:	f7ff fe56 	bl	801dfbc <etharp_find_entry>
 801e310:	4603      	mov	r3, r0
 801e312:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801e314:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801e318:	2b00      	cmp	r3, #0
 801e31a:	da02      	bge.n	801e322 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801e31c:	8afb      	ldrh	r3, [r7, #22]
 801e31e:	b25b      	sxtb	r3, r3
 801e320:	e05d      	b.n	801e3de <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801e322:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801e326:	4933      	ldr	r1, [pc, #204]	; (801e3f4 <etharp_update_arp_entry+0x148>)
 801e328:	4613      	mov	r3, r2
 801e32a:	005b      	lsls	r3, r3, #1
 801e32c:	4413      	add	r3, r2
 801e32e:	00db      	lsls	r3, r3, #3
 801e330:	440b      	add	r3, r1
 801e332:	3314      	adds	r3, #20
 801e334:	2202      	movs	r2, #2
 801e336:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801e338:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801e33c:	492d      	ldr	r1, [pc, #180]	; (801e3f4 <etharp_update_arp_entry+0x148>)
 801e33e:	4613      	mov	r3, r2
 801e340:	005b      	lsls	r3, r3, #1
 801e342:	4413      	add	r3, r2
 801e344:	00db      	lsls	r3, r3, #3
 801e346:	440b      	add	r3, r1
 801e348:	3308      	adds	r3, #8
 801e34a:	68fa      	ldr	r2, [r7, #12]
 801e34c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801e34e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801e352:	4613      	mov	r3, r2
 801e354:	005b      	lsls	r3, r3, #1
 801e356:	4413      	add	r3, r2
 801e358:	00db      	lsls	r3, r3, #3
 801e35a:	3308      	adds	r3, #8
 801e35c:	4a25      	ldr	r2, [pc, #148]	; (801e3f4 <etharp_update_arp_entry+0x148>)
 801e35e:	4413      	add	r3, r2
 801e360:	3304      	adds	r3, #4
 801e362:	2206      	movs	r2, #6
 801e364:	6879      	ldr	r1, [r7, #4]
 801e366:	4618      	mov	r0, r3
 801e368:	f002 f951 	bl	802060e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801e36c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801e370:	4920      	ldr	r1, [pc, #128]	; (801e3f4 <etharp_update_arp_entry+0x148>)
 801e372:	4613      	mov	r3, r2
 801e374:	005b      	lsls	r3, r3, #1
 801e376:	4413      	add	r3, r2
 801e378:	00db      	lsls	r3, r3, #3
 801e37a:	440b      	add	r3, r1
 801e37c:	3312      	adds	r3, #18
 801e37e:	2200      	movs	r2, #0
 801e380:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801e382:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801e386:	491b      	ldr	r1, [pc, #108]	; (801e3f4 <etharp_update_arp_entry+0x148>)
 801e388:	4613      	mov	r3, r2
 801e38a:	005b      	lsls	r3, r3, #1
 801e38c:	4413      	add	r3, r2
 801e38e:	00db      	lsls	r3, r3, #3
 801e390:	440b      	add	r3, r1
 801e392:	681b      	ldr	r3, [r3, #0]
 801e394:	2b00      	cmp	r3, #0
 801e396:	d021      	beq.n	801e3dc <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801e398:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801e39c:	4915      	ldr	r1, [pc, #84]	; (801e3f4 <etharp_update_arp_entry+0x148>)
 801e39e:	4613      	mov	r3, r2
 801e3a0:	005b      	lsls	r3, r3, #1
 801e3a2:	4413      	add	r3, r2
 801e3a4:	00db      	lsls	r3, r3, #3
 801e3a6:	440b      	add	r3, r1
 801e3a8:	681b      	ldr	r3, [r3, #0]
 801e3aa:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801e3ac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801e3b0:	4910      	ldr	r1, [pc, #64]	; (801e3f4 <etharp_update_arp_entry+0x148>)
 801e3b2:	4613      	mov	r3, r2
 801e3b4:	005b      	lsls	r3, r3, #1
 801e3b6:	4413      	add	r3, r2
 801e3b8:	00db      	lsls	r3, r3, #3
 801e3ba:	440b      	add	r3, r1
 801e3bc:	2200      	movs	r2, #0
 801e3be:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801e3c0:	68fb      	ldr	r3, [r7, #12]
 801e3c2:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801e3c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801e3ca:	9300      	str	r3, [sp, #0]
 801e3cc:	687b      	ldr	r3, [r7, #4]
 801e3ce:	6939      	ldr	r1, [r7, #16]
 801e3d0:	68f8      	ldr	r0, [r7, #12]
 801e3d2:	f001 ff8b 	bl	80202ec <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801e3d6:	6938      	ldr	r0, [r7, #16]
 801e3d8:	f7f8 fee6 	bl	80171a8 <pbuf_free>
  }
  return ERR_OK;
 801e3dc:	2300      	movs	r3, #0
}
 801e3de:	4618      	mov	r0, r3
 801e3e0:	3718      	adds	r7, #24
 801e3e2:	46bd      	mov	sp, r7
 801e3e4:	bd80      	pop	{r7, pc}
 801e3e6:	bf00      	nop
 801e3e8:	0802405c 	.word	0x0802405c
 801e3ec:	08024154 	.word	0x08024154
 801e3f0:	080240d4 	.word	0x080240d4
 801e3f4:	2000938c 	.word	0x2000938c

0801e3f8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801e3f8:	b580      	push	{r7, lr}
 801e3fa:	b084      	sub	sp, #16
 801e3fc:	af00      	add	r7, sp, #0
 801e3fe:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801e400:	2300      	movs	r3, #0
 801e402:	60fb      	str	r3, [r7, #12]
 801e404:	e01e      	b.n	801e444 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801e406:	4913      	ldr	r1, [pc, #76]	; (801e454 <etharp_cleanup_netif+0x5c>)
 801e408:	68fa      	ldr	r2, [r7, #12]
 801e40a:	4613      	mov	r3, r2
 801e40c:	005b      	lsls	r3, r3, #1
 801e40e:	4413      	add	r3, r2
 801e410:	00db      	lsls	r3, r3, #3
 801e412:	440b      	add	r3, r1
 801e414:	3314      	adds	r3, #20
 801e416:	781b      	ldrb	r3, [r3, #0]
 801e418:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801e41a:	7afb      	ldrb	r3, [r7, #11]
 801e41c:	2b00      	cmp	r3, #0
 801e41e:	d00e      	beq.n	801e43e <etharp_cleanup_netif+0x46>
 801e420:	490c      	ldr	r1, [pc, #48]	; (801e454 <etharp_cleanup_netif+0x5c>)
 801e422:	68fa      	ldr	r2, [r7, #12]
 801e424:	4613      	mov	r3, r2
 801e426:	005b      	lsls	r3, r3, #1
 801e428:	4413      	add	r3, r2
 801e42a:	00db      	lsls	r3, r3, #3
 801e42c:	440b      	add	r3, r1
 801e42e:	3308      	adds	r3, #8
 801e430:	681b      	ldr	r3, [r3, #0]
 801e432:	687a      	ldr	r2, [r7, #4]
 801e434:	429a      	cmp	r2, r3
 801e436:	d102      	bne.n	801e43e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801e438:	68f8      	ldr	r0, [r7, #12]
 801e43a:	f7ff fce5 	bl	801de08 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801e43e:	68fb      	ldr	r3, [r7, #12]
 801e440:	3301      	adds	r3, #1
 801e442:	60fb      	str	r3, [r7, #12]
 801e444:	68fb      	ldr	r3, [r7, #12]
 801e446:	2b09      	cmp	r3, #9
 801e448:	dddd      	ble.n	801e406 <etharp_cleanup_netif+0xe>
    }
  }
}
 801e44a:	bf00      	nop
 801e44c:	3710      	adds	r7, #16
 801e44e:	46bd      	mov	sp, r7
 801e450:	bd80      	pop	{r7, pc}
 801e452:	bf00      	nop
 801e454:	2000938c 	.word	0x2000938c

0801e458 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801e458:	b5b0      	push	{r4, r5, r7, lr}
 801e45a:	b08a      	sub	sp, #40	; 0x28
 801e45c:	af04      	add	r7, sp, #16
 801e45e:	6078      	str	r0, [r7, #4]
 801e460:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801e462:	683b      	ldr	r3, [r7, #0]
 801e464:	2b00      	cmp	r3, #0
 801e466:	d107      	bne.n	801e478 <etharp_input+0x20>
 801e468:	4b3d      	ldr	r3, [pc, #244]	; (801e560 <etharp_input+0x108>)
 801e46a:	f240 228a 	movw	r2, #650	; 0x28a
 801e46e:	493d      	ldr	r1, [pc, #244]	; (801e564 <etharp_input+0x10c>)
 801e470:	483d      	ldr	r0, [pc, #244]	; (801e568 <etharp_input+0x110>)
 801e472:	f002 f8df 	bl	8020634 <iprintf>
 801e476:	e06f      	b.n	801e558 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801e478:	687b      	ldr	r3, [r7, #4]
 801e47a:	685b      	ldr	r3, [r3, #4]
 801e47c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801e47e:	693b      	ldr	r3, [r7, #16]
 801e480:	881b      	ldrh	r3, [r3, #0]
 801e482:	b29b      	uxth	r3, r3
 801e484:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801e488:	d10c      	bne.n	801e4a4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801e48a:	693b      	ldr	r3, [r7, #16]
 801e48c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801e48e:	2b06      	cmp	r3, #6
 801e490:	d108      	bne.n	801e4a4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801e492:	693b      	ldr	r3, [r7, #16]
 801e494:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801e496:	2b04      	cmp	r3, #4
 801e498:	d104      	bne.n	801e4a4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801e49a:	693b      	ldr	r3, [r7, #16]
 801e49c:	885b      	ldrh	r3, [r3, #2]
 801e49e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801e4a0:	2b08      	cmp	r3, #8
 801e4a2:	d003      	beq.n	801e4ac <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801e4a4:	6878      	ldr	r0, [r7, #4]
 801e4a6:	f7f8 fe7f 	bl	80171a8 <pbuf_free>
    return;
 801e4aa:	e055      	b.n	801e558 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801e4ac:	693b      	ldr	r3, [r7, #16]
 801e4ae:	330e      	adds	r3, #14
 801e4b0:	681b      	ldr	r3, [r3, #0]
 801e4b2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801e4b4:	693b      	ldr	r3, [r7, #16]
 801e4b6:	3318      	adds	r3, #24
 801e4b8:	681b      	ldr	r3, [r3, #0]
 801e4ba:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801e4bc:	683b      	ldr	r3, [r7, #0]
 801e4be:	3304      	adds	r3, #4
 801e4c0:	681b      	ldr	r3, [r3, #0]
 801e4c2:	2b00      	cmp	r3, #0
 801e4c4:	d102      	bne.n	801e4cc <etharp_input+0x74>
    for_us = 0;
 801e4c6:	2300      	movs	r3, #0
 801e4c8:	75fb      	strb	r3, [r7, #23]
 801e4ca:	e009      	b.n	801e4e0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801e4cc:	68ba      	ldr	r2, [r7, #8]
 801e4ce:	683b      	ldr	r3, [r7, #0]
 801e4d0:	3304      	adds	r3, #4
 801e4d2:	681b      	ldr	r3, [r3, #0]
 801e4d4:	429a      	cmp	r2, r3
 801e4d6:	bf0c      	ite	eq
 801e4d8:	2301      	moveq	r3, #1
 801e4da:	2300      	movne	r3, #0
 801e4dc:	b2db      	uxtb	r3, r3
 801e4de:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801e4e0:	693b      	ldr	r3, [r7, #16]
 801e4e2:	f103 0208 	add.w	r2, r3, #8
 801e4e6:	7dfb      	ldrb	r3, [r7, #23]
 801e4e8:	2b00      	cmp	r3, #0
 801e4ea:	d001      	beq.n	801e4f0 <etharp_input+0x98>
 801e4ec:	2301      	movs	r3, #1
 801e4ee:	e000      	b.n	801e4f2 <etharp_input+0x9a>
 801e4f0:	2302      	movs	r3, #2
 801e4f2:	f107 010c 	add.w	r1, r7, #12
 801e4f6:	6838      	ldr	r0, [r7, #0]
 801e4f8:	f7ff fed8 	bl	801e2ac <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801e4fc:	693b      	ldr	r3, [r7, #16]
 801e4fe:	88db      	ldrh	r3, [r3, #6]
 801e500:	b29b      	uxth	r3, r3
 801e502:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801e506:	d003      	beq.n	801e510 <etharp_input+0xb8>
 801e508:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801e50c:	d01e      	beq.n	801e54c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801e50e:	e020      	b.n	801e552 <etharp_input+0xfa>
      if (for_us) {
 801e510:	7dfb      	ldrb	r3, [r7, #23]
 801e512:	2b00      	cmp	r3, #0
 801e514:	d01c      	beq.n	801e550 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801e516:	683b      	ldr	r3, [r7, #0]
 801e518:	f103 0026 	add.w	r0, r3, #38	; 0x26
 801e51c:	693b      	ldr	r3, [r7, #16]
 801e51e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801e522:	683b      	ldr	r3, [r7, #0]
 801e524:	f103 0526 	add.w	r5, r3, #38	; 0x26
 801e528:	683b      	ldr	r3, [r7, #0]
 801e52a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801e52c:	693a      	ldr	r2, [r7, #16]
 801e52e:	3208      	adds	r2, #8
        etharp_raw(netif,
 801e530:	2102      	movs	r1, #2
 801e532:	9103      	str	r1, [sp, #12]
 801e534:	f107 010c 	add.w	r1, r7, #12
 801e538:	9102      	str	r1, [sp, #8]
 801e53a:	9201      	str	r2, [sp, #4]
 801e53c:	9300      	str	r3, [sp, #0]
 801e53e:	462b      	mov	r3, r5
 801e540:	4622      	mov	r2, r4
 801e542:	4601      	mov	r1, r0
 801e544:	6838      	ldr	r0, [r7, #0]
 801e546:	f000 faeb 	bl	801eb20 <etharp_raw>
      break;
 801e54a:	e001      	b.n	801e550 <etharp_input+0xf8>
      break;
 801e54c:	bf00      	nop
 801e54e:	e000      	b.n	801e552 <etharp_input+0xfa>
      break;
 801e550:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801e552:	6878      	ldr	r0, [r7, #4]
 801e554:	f7f8 fe28 	bl	80171a8 <pbuf_free>
}
 801e558:	3718      	adds	r7, #24
 801e55a:	46bd      	mov	sp, r7
 801e55c:	bdb0      	pop	{r4, r5, r7, pc}
 801e55e:	bf00      	nop
 801e560:	0802405c 	.word	0x0802405c
 801e564:	080241ac 	.word	0x080241ac
 801e568:	080240d4 	.word	0x080240d4

0801e56c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801e56c:	b580      	push	{r7, lr}
 801e56e:	b086      	sub	sp, #24
 801e570:	af02      	add	r7, sp, #8
 801e572:	60f8      	str	r0, [r7, #12]
 801e574:	60b9      	str	r1, [r7, #8]
 801e576:	4613      	mov	r3, r2
 801e578:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801e57a:	79fa      	ldrb	r2, [r7, #7]
 801e57c:	4944      	ldr	r1, [pc, #272]	; (801e690 <etharp_output_to_arp_index+0x124>)
 801e57e:	4613      	mov	r3, r2
 801e580:	005b      	lsls	r3, r3, #1
 801e582:	4413      	add	r3, r2
 801e584:	00db      	lsls	r3, r3, #3
 801e586:	440b      	add	r3, r1
 801e588:	3314      	adds	r3, #20
 801e58a:	781b      	ldrb	r3, [r3, #0]
 801e58c:	2b01      	cmp	r3, #1
 801e58e:	d806      	bhi.n	801e59e <etharp_output_to_arp_index+0x32>
 801e590:	4b40      	ldr	r3, [pc, #256]	; (801e694 <etharp_output_to_arp_index+0x128>)
 801e592:	f240 22ef 	movw	r2, #751	; 0x2ef
 801e596:	4940      	ldr	r1, [pc, #256]	; (801e698 <etharp_output_to_arp_index+0x12c>)
 801e598:	4840      	ldr	r0, [pc, #256]	; (801e69c <etharp_output_to_arp_index+0x130>)
 801e59a:	f002 f84b 	bl	8020634 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801e59e:	79fa      	ldrb	r2, [r7, #7]
 801e5a0:	493b      	ldr	r1, [pc, #236]	; (801e690 <etharp_output_to_arp_index+0x124>)
 801e5a2:	4613      	mov	r3, r2
 801e5a4:	005b      	lsls	r3, r3, #1
 801e5a6:	4413      	add	r3, r2
 801e5a8:	00db      	lsls	r3, r3, #3
 801e5aa:	440b      	add	r3, r1
 801e5ac:	3314      	adds	r3, #20
 801e5ae:	781b      	ldrb	r3, [r3, #0]
 801e5b0:	2b02      	cmp	r3, #2
 801e5b2:	d153      	bne.n	801e65c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801e5b4:	79fa      	ldrb	r2, [r7, #7]
 801e5b6:	4936      	ldr	r1, [pc, #216]	; (801e690 <etharp_output_to_arp_index+0x124>)
 801e5b8:	4613      	mov	r3, r2
 801e5ba:	005b      	lsls	r3, r3, #1
 801e5bc:	4413      	add	r3, r2
 801e5be:	00db      	lsls	r3, r3, #3
 801e5c0:	440b      	add	r3, r1
 801e5c2:	3312      	adds	r3, #18
 801e5c4:	881b      	ldrh	r3, [r3, #0]
 801e5c6:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801e5ca:	d919      	bls.n	801e600 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801e5cc:	79fa      	ldrb	r2, [r7, #7]
 801e5ce:	4613      	mov	r3, r2
 801e5d0:	005b      	lsls	r3, r3, #1
 801e5d2:	4413      	add	r3, r2
 801e5d4:	00db      	lsls	r3, r3, #3
 801e5d6:	4a2e      	ldr	r2, [pc, #184]	; (801e690 <etharp_output_to_arp_index+0x124>)
 801e5d8:	4413      	add	r3, r2
 801e5da:	3304      	adds	r3, #4
 801e5dc:	4619      	mov	r1, r3
 801e5de:	68f8      	ldr	r0, [r7, #12]
 801e5e0:	f000 fb4c 	bl	801ec7c <etharp_request>
 801e5e4:	4603      	mov	r3, r0
 801e5e6:	2b00      	cmp	r3, #0
 801e5e8:	d138      	bne.n	801e65c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801e5ea:	79fa      	ldrb	r2, [r7, #7]
 801e5ec:	4928      	ldr	r1, [pc, #160]	; (801e690 <etharp_output_to_arp_index+0x124>)
 801e5ee:	4613      	mov	r3, r2
 801e5f0:	005b      	lsls	r3, r3, #1
 801e5f2:	4413      	add	r3, r2
 801e5f4:	00db      	lsls	r3, r3, #3
 801e5f6:	440b      	add	r3, r1
 801e5f8:	3314      	adds	r3, #20
 801e5fa:	2203      	movs	r2, #3
 801e5fc:	701a      	strb	r2, [r3, #0]
 801e5fe:	e02d      	b.n	801e65c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801e600:	79fa      	ldrb	r2, [r7, #7]
 801e602:	4923      	ldr	r1, [pc, #140]	; (801e690 <etharp_output_to_arp_index+0x124>)
 801e604:	4613      	mov	r3, r2
 801e606:	005b      	lsls	r3, r3, #1
 801e608:	4413      	add	r3, r2
 801e60a:	00db      	lsls	r3, r3, #3
 801e60c:	440b      	add	r3, r1
 801e60e:	3312      	adds	r3, #18
 801e610:	881b      	ldrh	r3, [r3, #0]
 801e612:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801e616:	d321      	bcc.n	801e65c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801e618:	79fa      	ldrb	r2, [r7, #7]
 801e61a:	4613      	mov	r3, r2
 801e61c:	005b      	lsls	r3, r3, #1
 801e61e:	4413      	add	r3, r2
 801e620:	00db      	lsls	r3, r3, #3
 801e622:	4a1b      	ldr	r2, [pc, #108]	; (801e690 <etharp_output_to_arp_index+0x124>)
 801e624:	4413      	add	r3, r2
 801e626:	1d19      	adds	r1, r3, #4
 801e628:	79fa      	ldrb	r2, [r7, #7]
 801e62a:	4613      	mov	r3, r2
 801e62c:	005b      	lsls	r3, r3, #1
 801e62e:	4413      	add	r3, r2
 801e630:	00db      	lsls	r3, r3, #3
 801e632:	3308      	adds	r3, #8
 801e634:	4a16      	ldr	r2, [pc, #88]	; (801e690 <etharp_output_to_arp_index+0x124>)
 801e636:	4413      	add	r3, r2
 801e638:	3304      	adds	r3, #4
 801e63a:	461a      	mov	r2, r3
 801e63c:	68f8      	ldr	r0, [r7, #12]
 801e63e:	f000 fafb 	bl	801ec38 <etharp_request_dst>
 801e642:	4603      	mov	r3, r0
 801e644:	2b00      	cmp	r3, #0
 801e646:	d109      	bne.n	801e65c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801e648:	79fa      	ldrb	r2, [r7, #7]
 801e64a:	4911      	ldr	r1, [pc, #68]	; (801e690 <etharp_output_to_arp_index+0x124>)
 801e64c:	4613      	mov	r3, r2
 801e64e:	005b      	lsls	r3, r3, #1
 801e650:	4413      	add	r3, r2
 801e652:	00db      	lsls	r3, r3, #3
 801e654:	440b      	add	r3, r1
 801e656:	3314      	adds	r3, #20
 801e658:	2203      	movs	r2, #3
 801e65a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801e65c:	68fb      	ldr	r3, [r7, #12]
 801e65e:	f103 0126 	add.w	r1, r3, #38	; 0x26
 801e662:	79fa      	ldrb	r2, [r7, #7]
 801e664:	4613      	mov	r3, r2
 801e666:	005b      	lsls	r3, r3, #1
 801e668:	4413      	add	r3, r2
 801e66a:	00db      	lsls	r3, r3, #3
 801e66c:	3308      	adds	r3, #8
 801e66e:	4a08      	ldr	r2, [pc, #32]	; (801e690 <etharp_output_to_arp_index+0x124>)
 801e670:	4413      	add	r3, r2
 801e672:	1d1a      	adds	r2, r3, #4
 801e674:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801e678:	9300      	str	r3, [sp, #0]
 801e67a:	4613      	mov	r3, r2
 801e67c:	460a      	mov	r2, r1
 801e67e:	68b9      	ldr	r1, [r7, #8]
 801e680:	68f8      	ldr	r0, [r7, #12]
 801e682:	f001 fe33 	bl	80202ec <ethernet_output>
 801e686:	4603      	mov	r3, r0
}
 801e688:	4618      	mov	r0, r3
 801e68a:	3710      	adds	r7, #16
 801e68c:	46bd      	mov	sp, r7
 801e68e:	bd80      	pop	{r7, pc}
 801e690:	2000938c 	.word	0x2000938c
 801e694:	0802405c 	.word	0x0802405c
 801e698:	080241cc 	.word	0x080241cc
 801e69c:	080240d4 	.word	0x080240d4

0801e6a0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801e6a0:	b580      	push	{r7, lr}
 801e6a2:	b08a      	sub	sp, #40	; 0x28
 801e6a4:	af02      	add	r7, sp, #8
 801e6a6:	60f8      	str	r0, [r7, #12]
 801e6a8:	60b9      	str	r1, [r7, #8]
 801e6aa:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801e6ac:	687b      	ldr	r3, [r7, #4]
 801e6ae:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801e6b0:	68fb      	ldr	r3, [r7, #12]
 801e6b2:	2b00      	cmp	r3, #0
 801e6b4:	d106      	bne.n	801e6c4 <etharp_output+0x24>
 801e6b6:	4b73      	ldr	r3, [pc, #460]	; (801e884 <etharp_output+0x1e4>)
 801e6b8:	f240 321e 	movw	r2, #798	; 0x31e
 801e6bc:	4972      	ldr	r1, [pc, #456]	; (801e888 <etharp_output+0x1e8>)
 801e6be:	4873      	ldr	r0, [pc, #460]	; (801e88c <etharp_output+0x1ec>)
 801e6c0:	f001 ffb8 	bl	8020634 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801e6c4:	68bb      	ldr	r3, [r7, #8]
 801e6c6:	2b00      	cmp	r3, #0
 801e6c8:	d106      	bne.n	801e6d8 <etharp_output+0x38>
 801e6ca:	4b6e      	ldr	r3, [pc, #440]	; (801e884 <etharp_output+0x1e4>)
 801e6cc:	f240 321f 	movw	r2, #799	; 0x31f
 801e6d0:	496f      	ldr	r1, [pc, #444]	; (801e890 <etharp_output+0x1f0>)
 801e6d2:	486e      	ldr	r0, [pc, #440]	; (801e88c <etharp_output+0x1ec>)
 801e6d4:	f001 ffae 	bl	8020634 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801e6d8:	687b      	ldr	r3, [r7, #4]
 801e6da:	2b00      	cmp	r3, #0
 801e6dc:	d106      	bne.n	801e6ec <etharp_output+0x4c>
 801e6de:	4b69      	ldr	r3, [pc, #420]	; (801e884 <etharp_output+0x1e4>)
 801e6e0:	f44f 7248 	mov.w	r2, #800	; 0x320
 801e6e4:	496b      	ldr	r1, [pc, #428]	; (801e894 <etharp_output+0x1f4>)
 801e6e6:	4869      	ldr	r0, [pc, #420]	; (801e88c <etharp_output+0x1ec>)
 801e6e8:	f001 ffa4 	bl	8020634 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801e6ec:	687b      	ldr	r3, [r7, #4]
 801e6ee:	681b      	ldr	r3, [r3, #0]
 801e6f0:	68f9      	ldr	r1, [r7, #12]
 801e6f2:	4618      	mov	r0, r3
 801e6f4:	f000 fef6 	bl	801f4e4 <ip4_addr_isbroadcast_u32>
 801e6f8:	4603      	mov	r3, r0
 801e6fa:	2b00      	cmp	r3, #0
 801e6fc:	d002      	beq.n	801e704 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801e6fe:	4b66      	ldr	r3, [pc, #408]	; (801e898 <etharp_output+0x1f8>)
 801e700:	61fb      	str	r3, [r7, #28]
 801e702:	e0af      	b.n	801e864 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801e704:	687b      	ldr	r3, [r7, #4]
 801e706:	681b      	ldr	r3, [r3, #0]
 801e708:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801e70c:	2be0      	cmp	r3, #224	; 0xe0
 801e70e:	d118      	bne.n	801e742 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801e710:	2301      	movs	r3, #1
 801e712:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801e714:	2300      	movs	r3, #0
 801e716:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801e718:	235e      	movs	r3, #94	; 0x5e
 801e71a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801e71c:	687b      	ldr	r3, [r7, #4]
 801e71e:	3301      	adds	r3, #1
 801e720:	781b      	ldrb	r3, [r3, #0]
 801e722:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801e726:	b2db      	uxtb	r3, r3
 801e728:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801e72a:	687b      	ldr	r3, [r7, #4]
 801e72c:	3302      	adds	r3, #2
 801e72e:	781b      	ldrb	r3, [r3, #0]
 801e730:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801e732:	687b      	ldr	r3, [r7, #4]
 801e734:	3303      	adds	r3, #3
 801e736:	781b      	ldrb	r3, [r3, #0]
 801e738:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801e73a:	f107 0310 	add.w	r3, r7, #16
 801e73e:	61fb      	str	r3, [r7, #28]
 801e740:	e090      	b.n	801e864 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801e742:	687b      	ldr	r3, [r7, #4]
 801e744:	681a      	ldr	r2, [r3, #0]
 801e746:	68fb      	ldr	r3, [r7, #12]
 801e748:	3304      	adds	r3, #4
 801e74a:	681b      	ldr	r3, [r3, #0]
 801e74c:	405a      	eors	r2, r3
 801e74e:	68fb      	ldr	r3, [r7, #12]
 801e750:	3308      	adds	r3, #8
 801e752:	681b      	ldr	r3, [r3, #0]
 801e754:	4013      	ands	r3, r2
 801e756:	2b00      	cmp	r3, #0
 801e758:	d012      	beq.n	801e780 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801e75a:	687b      	ldr	r3, [r7, #4]
 801e75c:	681b      	ldr	r3, [r3, #0]
 801e75e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801e760:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801e764:	4293      	cmp	r3, r2
 801e766:	d00b      	beq.n	801e780 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801e768:	68fb      	ldr	r3, [r7, #12]
 801e76a:	330c      	adds	r3, #12
 801e76c:	681b      	ldr	r3, [r3, #0]
 801e76e:	2b00      	cmp	r3, #0
 801e770:	d003      	beq.n	801e77a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801e772:	68fb      	ldr	r3, [r7, #12]
 801e774:	330c      	adds	r3, #12
 801e776:	61bb      	str	r3, [r7, #24]
 801e778:	e002      	b.n	801e780 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801e77a:	f06f 0303 	mvn.w	r3, #3
 801e77e:	e07d      	b.n	801e87c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801e780:	4b46      	ldr	r3, [pc, #280]	; (801e89c <etharp_output+0x1fc>)
 801e782:	781b      	ldrb	r3, [r3, #0]
 801e784:	4619      	mov	r1, r3
 801e786:	4a46      	ldr	r2, [pc, #280]	; (801e8a0 <etharp_output+0x200>)
 801e788:	460b      	mov	r3, r1
 801e78a:	005b      	lsls	r3, r3, #1
 801e78c:	440b      	add	r3, r1
 801e78e:	00db      	lsls	r3, r3, #3
 801e790:	4413      	add	r3, r2
 801e792:	3314      	adds	r3, #20
 801e794:	781b      	ldrb	r3, [r3, #0]
 801e796:	2b01      	cmp	r3, #1
 801e798:	d925      	bls.n	801e7e6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801e79a:	4b40      	ldr	r3, [pc, #256]	; (801e89c <etharp_output+0x1fc>)
 801e79c:	781b      	ldrb	r3, [r3, #0]
 801e79e:	4619      	mov	r1, r3
 801e7a0:	4a3f      	ldr	r2, [pc, #252]	; (801e8a0 <etharp_output+0x200>)
 801e7a2:	460b      	mov	r3, r1
 801e7a4:	005b      	lsls	r3, r3, #1
 801e7a6:	440b      	add	r3, r1
 801e7a8:	00db      	lsls	r3, r3, #3
 801e7aa:	4413      	add	r3, r2
 801e7ac:	3308      	adds	r3, #8
 801e7ae:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801e7b0:	68fa      	ldr	r2, [r7, #12]
 801e7b2:	429a      	cmp	r2, r3
 801e7b4:	d117      	bne.n	801e7e6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801e7b6:	69bb      	ldr	r3, [r7, #24]
 801e7b8:	681a      	ldr	r2, [r3, #0]
 801e7ba:	4b38      	ldr	r3, [pc, #224]	; (801e89c <etharp_output+0x1fc>)
 801e7bc:	781b      	ldrb	r3, [r3, #0]
 801e7be:	4618      	mov	r0, r3
 801e7c0:	4937      	ldr	r1, [pc, #220]	; (801e8a0 <etharp_output+0x200>)
 801e7c2:	4603      	mov	r3, r0
 801e7c4:	005b      	lsls	r3, r3, #1
 801e7c6:	4403      	add	r3, r0
 801e7c8:	00db      	lsls	r3, r3, #3
 801e7ca:	440b      	add	r3, r1
 801e7cc:	3304      	adds	r3, #4
 801e7ce:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801e7d0:	429a      	cmp	r2, r3
 801e7d2:	d108      	bne.n	801e7e6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801e7d4:	4b31      	ldr	r3, [pc, #196]	; (801e89c <etharp_output+0x1fc>)
 801e7d6:	781b      	ldrb	r3, [r3, #0]
 801e7d8:	461a      	mov	r2, r3
 801e7da:	68b9      	ldr	r1, [r7, #8]
 801e7dc:	68f8      	ldr	r0, [r7, #12]
 801e7de:	f7ff fec5 	bl	801e56c <etharp_output_to_arp_index>
 801e7e2:	4603      	mov	r3, r0
 801e7e4:	e04a      	b.n	801e87c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801e7e6:	2300      	movs	r3, #0
 801e7e8:	75fb      	strb	r3, [r7, #23]
 801e7ea:	e031      	b.n	801e850 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801e7ec:	7dfa      	ldrb	r2, [r7, #23]
 801e7ee:	492c      	ldr	r1, [pc, #176]	; (801e8a0 <etharp_output+0x200>)
 801e7f0:	4613      	mov	r3, r2
 801e7f2:	005b      	lsls	r3, r3, #1
 801e7f4:	4413      	add	r3, r2
 801e7f6:	00db      	lsls	r3, r3, #3
 801e7f8:	440b      	add	r3, r1
 801e7fa:	3314      	adds	r3, #20
 801e7fc:	781b      	ldrb	r3, [r3, #0]
 801e7fe:	2b01      	cmp	r3, #1
 801e800:	d923      	bls.n	801e84a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801e802:	7dfa      	ldrb	r2, [r7, #23]
 801e804:	4926      	ldr	r1, [pc, #152]	; (801e8a0 <etharp_output+0x200>)
 801e806:	4613      	mov	r3, r2
 801e808:	005b      	lsls	r3, r3, #1
 801e80a:	4413      	add	r3, r2
 801e80c:	00db      	lsls	r3, r3, #3
 801e80e:	440b      	add	r3, r1
 801e810:	3308      	adds	r3, #8
 801e812:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801e814:	68fa      	ldr	r2, [r7, #12]
 801e816:	429a      	cmp	r2, r3
 801e818:	d117      	bne.n	801e84a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801e81a:	69bb      	ldr	r3, [r7, #24]
 801e81c:	6819      	ldr	r1, [r3, #0]
 801e81e:	7dfa      	ldrb	r2, [r7, #23]
 801e820:	481f      	ldr	r0, [pc, #124]	; (801e8a0 <etharp_output+0x200>)
 801e822:	4613      	mov	r3, r2
 801e824:	005b      	lsls	r3, r3, #1
 801e826:	4413      	add	r3, r2
 801e828:	00db      	lsls	r3, r3, #3
 801e82a:	4403      	add	r3, r0
 801e82c:	3304      	adds	r3, #4
 801e82e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801e830:	4299      	cmp	r1, r3
 801e832:	d10a      	bne.n	801e84a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801e834:	4a19      	ldr	r2, [pc, #100]	; (801e89c <etharp_output+0x1fc>)
 801e836:	7dfb      	ldrb	r3, [r7, #23]
 801e838:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801e83a:	7dfb      	ldrb	r3, [r7, #23]
 801e83c:	461a      	mov	r2, r3
 801e83e:	68b9      	ldr	r1, [r7, #8]
 801e840:	68f8      	ldr	r0, [r7, #12]
 801e842:	f7ff fe93 	bl	801e56c <etharp_output_to_arp_index>
 801e846:	4603      	mov	r3, r0
 801e848:	e018      	b.n	801e87c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801e84a:	7dfb      	ldrb	r3, [r7, #23]
 801e84c:	3301      	adds	r3, #1
 801e84e:	75fb      	strb	r3, [r7, #23]
 801e850:	7dfb      	ldrb	r3, [r7, #23]
 801e852:	2b09      	cmp	r3, #9
 801e854:	d9ca      	bls.n	801e7ec <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801e856:	68ba      	ldr	r2, [r7, #8]
 801e858:	69b9      	ldr	r1, [r7, #24]
 801e85a:	68f8      	ldr	r0, [r7, #12]
 801e85c:	f000 f822 	bl	801e8a4 <etharp_query>
 801e860:	4603      	mov	r3, r0
 801e862:	e00b      	b.n	801e87c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801e864:	68fb      	ldr	r3, [r7, #12]
 801e866:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801e86a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801e86e:	9300      	str	r3, [sp, #0]
 801e870:	69fb      	ldr	r3, [r7, #28]
 801e872:	68b9      	ldr	r1, [r7, #8]
 801e874:	68f8      	ldr	r0, [r7, #12]
 801e876:	f001 fd39 	bl	80202ec <ethernet_output>
 801e87a:	4603      	mov	r3, r0
}
 801e87c:	4618      	mov	r0, r3
 801e87e:	3720      	adds	r7, #32
 801e880:	46bd      	mov	sp, r7
 801e882:	bd80      	pop	{r7, pc}
 801e884:	0802405c 	.word	0x0802405c
 801e888:	080241ac 	.word	0x080241ac
 801e88c:	080240d4 	.word	0x080240d4
 801e890:	080241fc 	.word	0x080241fc
 801e894:	0802419c 	.word	0x0802419c
 801e898:	08035394 	.word	0x08035394
 801e89c:	2000947c 	.word	0x2000947c
 801e8a0:	2000938c 	.word	0x2000938c

0801e8a4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801e8a4:	b580      	push	{r7, lr}
 801e8a6:	b08c      	sub	sp, #48	; 0x30
 801e8a8:	af02      	add	r7, sp, #8
 801e8aa:	60f8      	str	r0, [r7, #12]
 801e8ac:	60b9      	str	r1, [r7, #8]
 801e8ae:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801e8b0:	68fb      	ldr	r3, [r7, #12]
 801e8b2:	3326      	adds	r3, #38	; 0x26
 801e8b4:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801e8b6:	23ff      	movs	r3, #255	; 0xff
 801e8b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801e8bc:	2300      	movs	r3, #0
 801e8be:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801e8c0:	68bb      	ldr	r3, [r7, #8]
 801e8c2:	681b      	ldr	r3, [r3, #0]
 801e8c4:	68f9      	ldr	r1, [r7, #12]
 801e8c6:	4618      	mov	r0, r3
 801e8c8:	f000 fe0c 	bl	801f4e4 <ip4_addr_isbroadcast_u32>
 801e8cc:	4603      	mov	r3, r0
 801e8ce:	2b00      	cmp	r3, #0
 801e8d0:	d10c      	bne.n	801e8ec <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801e8d2:	68bb      	ldr	r3, [r7, #8]
 801e8d4:	681b      	ldr	r3, [r3, #0]
 801e8d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801e8da:	2be0      	cmp	r3, #224	; 0xe0
 801e8dc:	d006      	beq.n	801e8ec <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801e8de:	68bb      	ldr	r3, [r7, #8]
 801e8e0:	2b00      	cmp	r3, #0
 801e8e2:	d003      	beq.n	801e8ec <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801e8e4:	68bb      	ldr	r3, [r7, #8]
 801e8e6:	681b      	ldr	r3, [r3, #0]
 801e8e8:	2b00      	cmp	r3, #0
 801e8ea:	d102      	bne.n	801e8f2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801e8ec:	f06f 030f 	mvn.w	r3, #15
 801e8f0:	e102      	b.n	801eaf8 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801e8f2:	68fa      	ldr	r2, [r7, #12]
 801e8f4:	2101      	movs	r1, #1
 801e8f6:	68b8      	ldr	r0, [r7, #8]
 801e8f8:	f7ff fb60 	bl	801dfbc <etharp_find_entry>
 801e8fc:	4603      	mov	r3, r0
 801e8fe:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801e900:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801e904:	2b00      	cmp	r3, #0
 801e906:	da02      	bge.n	801e90e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801e908:	8a7b      	ldrh	r3, [r7, #18]
 801e90a:	b25b      	sxtb	r3, r3
 801e90c:	e0f4      	b.n	801eaf8 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801e90e:	8a7b      	ldrh	r3, [r7, #18]
 801e910:	2b7e      	cmp	r3, #126	; 0x7e
 801e912:	d906      	bls.n	801e922 <etharp_query+0x7e>
 801e914:	4b7a      	ldr	r3, [pc, #488]	; (801eb00 <etharp_query+0x25c>)
 801e916:	f240 32c1 	movw	r2, #961	; 0x3c1
 801e91a:	497a      	ldr	r1, [pc, #488]	; (801eb04 <etharp_query+0x260>)
 801e91c:	487a      	ldr	r0, [pc, #488]	; (801eb08 <etharp_query+0x264>)
 801e91e:	f001 fe89 	bl	8020634 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801e922:	8a7b      	ldrh	r3, [r7, #18]
 801e924:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801e926:	7c7a      	ldrb	r2, [r7, #17]
 801e928:	4978      	ldr	r1, [pc, #480]	; (801eb0c <etharp_query+0x268>)
 801e92a:	4613      	mov	r3, r2
 801e92c:	005b      	lsls	r3, r3, #1
 801e92e:	4413      	add	r3, r2
 801e930:	00db      	lsls	r3, r3, #3
 801e932:	440b      	add	r3, r1
 801e934:	3314      	adds	r3, #20
 801e936:	781b      	ldrb	r3, [r3, #0]
 801e938:	2b00      	cmp	r3, #0
 801e93a:	d115      	bne.n	801e968 <etharp_query+0xc4>
    is_new_entry = 1;
 801e93c:	2301      	movs	r3, #1
 801e93e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801e940:	7c7a      	ldrb	r2, [r7, #17]
 801e942:	4972      	ldr	r1, [pc, #456]	; (801eb0c <etharp_query+0x268>)
 801e944:	4613      	mov	r3, r2
 801e946:	005b      	lsls	r3, r3, #1
 801e948:	4413      	add	r3, r2
 801e94a:	00db      	lsls	r3, r3, #3
 801e94c:	440b      	add	r3, r1
 801e94e:	3314      	adds	r3, #20
 801e950:	2201      	movs	r2, #1
 801e952:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801e954:	7c7a      	ldrb	r2, [r7, #17]
 801e956:	496d      	ldr	r1, [pc, #436]	; (801eb0c <etharp_query+0x268>)
 801e958:	4613      	mov	r3, r2
 801e95a:	005b      	lsls	r3, r3, #1
 801e95c:	4413      	add	r3, r2
 801e95e:	00db      	lsls	r3, r3, #3
 801e960:	440b      	add	r3, r1
 801e962:	3308      	adds	r3, #8
 801e964:	68fa      	ldr	r2, [r7, #12]
 801e966:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801e968:	7c7a      	ldrb	r2, [r7, #17]
 801e96a:	4968      	ldr	r1, [pc, #416]	; (801eb0c <etharp_query+0x268>)
 801e96c:	4613      	mov	r3, r2
 801e96e:	005b      	lsls	r3, r3, #1
 801e970:	4413      	add	r3, r2
 801e972:	00db      	lsls	r3, r3, #3
 801e974:	440b      	add	r3, r1
 801e976:	3314      	adds	r3, #20
 801e978:	781b      	ldrb	r3, [r3, #0]
 801e97a:	2b01      	cmp	r3, #1
 801e97c:	d011      	beq.n	801e9a2 <etharp_query+0xfe>
 801e97e:	7c7a      	ldrb	r2, [r7, #17]
 801e980:	4962      	ldr	r1, [pc, #392]	; (801eb0c <etharp_query+0x268>)
 801e982:	4613      	mov	r3, r2
 801e984:	005b      	lsls	r3, r3, #1
 801e986:	4413      	add	r3, r2
 801e988:	00db      	lsls	r3, r3, #3
 801e98a:	440b      	add	r3, r1
 801e98c:	3314      	adds	r3, #20
 801e98e:	781b      	ldrb	r3, [r3, #0]
 801e990:	2b01      	cmp	r3, #1
 801e992:	d806      	bhi.n	801e9a2 <etharp_query+0xfe>
 801e994:	4b5a      	ldr	r3, [pc, #360]	; (801eb00 <etharp_query+0x25c>)
 801e996:	f240 32cf 	movw	r2, #975	; 0x3cf
 801e99a:	495d      	ldr	r1, [pc, #372]	; (801eb10 <etharp_query+0x26c>)
 801e99c:	485a      	ldr	r0, [pc, #360]	; (801eb08 <etharp_query+0x264>)
 801e99e:	f001 fe49 	bl	8020634 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801e9a2:	6a3b      	ldr	r3, [r7, #32]
 801e9a4:	2b00      	cmp	r3, #0
 801e9a6:	d102      	bne.n	801e9ae <etharp_query+0x10a>
 801e9a8:	687b      	ldr	r3, [r7, #4]
 801e9aa:	2b00      	cmp	r3, #0
 801e9ac:	d10c      	bne.n	801e9c8 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801e9ae:	68b9      	ldr	r1, [r7, #8]
 801e9b0:	68f8      	ldr	r0, [r7, #12]
 801e9b2:	f000 f963 	bl	801ec7c <etharp_request>
 801e9b6:	4603      	mov	r3, r0
 801e9b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801e9bc:	687b      	ldr	r3, [r7, #4]
 801e9be:	2b00      	cmp	r3, #0
 801e9c0:	d102      	bne.n	801e9c8 <etharp_query+0x124>
      return result;
 801e9c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801e9c6:	e097      	b.n	801eaf8 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801e9c8:	687b      	ldr	r3, [r7, #4]
 801e9ca:	2b00      	cmp	r3, #0
 801e9cc:	d106      	bne.n	801e9dc <etharp_query+0x138>
 801e9ce:	4b4c      	ldr	r3, [pc, #304]	; (801eb00 <etharp_query+0x25c>)
 801e9d0:	f240 32e1 	movw	r2, #993	; 0x3e1
 801e9d4:	494f      	ldr	r1, [pc, #316]	; (801eb14 <etharp_query+0x270>)
 801e9d6:	484c      	ldr	r0, [pc, #304]	; (801eb08 <etharp_query+0x264>)
 801e9d8:	f001 fe2c 	bl	8020634 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801e9dc:	7c7a      	ldrb	r2, [r7, #17]
 801e9de:	494b      	ldr	r1, [pc, #300]	; (801eb0c <etharp_query+0x268>)
 801e9e0:	4613      	mov	r3, r2
 801e9e2:	005b      	lsls	r3, r3, #1
 801e9e4:	4413      	add	r3, r2
 801e9e6:	00db      	lsls	r3, r3, #3
 801e9e8:	440b      	add	r3, r1
 801e9ea:	3314      	adds	r3, #20
 801e9ec:	781b      	ldrb	r3, [r3, #0]
 801e9ee:	2b01      	cmp	r3, #1
 801e9f0:	d918      	bls.n	801ea24 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801e9f2:	4a49      	ldr	r2, [pc, #292]	; (801eb18 <etharp_query+0x274>)
 801e9f4:	7c7b      	ldrb	r3, [r7, #17]
 801e9f6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801e9f8:	7c7a      	ldrb	r2, [r7, #17]
 801e9fa:	4613      	mov	r3, r2
 801e9fc:	005b      	lsls	r3, r3, #1
 801e9fe:	4413      	add	r3, r2
 801ea00:	00db      	lsls	r3, r3, #3
 801ea02:	3308      	adds	r3, #8
 801ea04:	4a41      	ldr	r2, [pc, #260]	; (801eb0c <etharp_query+0x268>)
 801ea06:	4413      	add	r3, r2
 801ea08:	1d1a      	adds	r2, r3, #4
 801ea0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ea0e:	9300      	str	r3, [sp, #0]
 801ea10:	4613      	mov	r3, r2
 801ea12:	697a      	ldr	r2, [r7, #20]
 801ea14:	6879      	ldr	r1, [r7, #4]
 801ea16:	68f8      	ldr	r0, [r7, #12]
 801ea18:	f001 fc68 	bl	80202ec <ethernet_output>
 801ea1c:	4603      	mov	r3, r0
 801ea1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801ea22:	e067      	b.n	801eaf4 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801ea24:	7c7a      	ldrb	r2, [r7, #17]
 801ea26:	4939      	ldr	r1, [pc, #228]	; (801eb0c <etharp_query+0x268>)
 801ea28:	4613      	mov	r3, r2
 801ea2a:	005b      	lsls	r3, r3, #1
 801ea2c:	4413      	add	r3, r2
 801ea2e:	00db      	lsls	r3, r3, #3
 801ea30:	440b      	add	r3, r1
 801ea32:	3314      	adds	r3, #20
 801ea34:	781b      	ldrb	r3, [r3, #0]
 801ea36:	2b01      	cmp	r3, #1
 801ea38:	d15c      	bne.n	801eaf4 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801ea3a:	2300      	movs	r3, #0
 801ea3c:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801ea3e:	687b      	ldr	r3, [r7, #4]
 801ea40:	61fb      	str	r3, [r7, #28]
    while (p) {
 801ea42:	e01c      	b.n	801ea7e <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801ea44:	69fb      	ldr	r3, [r7, #28]
 801ea46:	895a      	ldrh	r2, [r3, #10]
 801ea48:	69fb      	ldr	r3, [r7, #28]
 801ea4a:	891b      	ldrh	r3, [r3, #8]
 801ea4c:	429a      	cmp	r2, r3
 801ea4e:	d10a      	bne.n	801ea66 <etharp_query+0x1c2>
 801ea50:	69fb      	ldr	r3, [r7, #28]
 801ea52:	681b      	ldr	r3, [r3, #0]
 801ea54:	2b00      	cmp	r3, #0
 801ea56:	d006      	beq.n	801ea66 <etharp_query+0x1c2>
 801ea58:	4b29      	ldr	r3, [pc, #164]	; (801eb00 <etharp_query+0x25c>)
 801ea5a:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801ea5e:	492f      	ldr	r1, [pc, #188]	; (801eb1c <etharp_query+0x278>)
 801ea60:	4829      	ldr	r0, [pc, #164]	; (801eb08 <etharp_query+0x264>)
 801ea62:	f001 fde7 	bl	8020634 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801ea66:	69fb      	ldr	r3, [r7, #28]
 801ea68:	7b1b      	ldrb	r3, [r3, #12]
 801ea6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801ea6e:	2b00      	cmp	r3, #0
 801ea70:	d002      	beq.n	801ea78 <etharp_query+0x1d4>
        copy_needed = 1;
 801ea72:	2301      	movs	r3, #1
 801ea74:	61bb      	str	r3, [r7, #24]
        break;
 801ea76:	e005      	b.n	801ea84 <etharp_query+0x1e0>
      }
      p = p->next;
 801ea78:	69fb      	ldr	r3, [r7, #28]
 801ea7a:	681b      	ldr	r3, [r3, #0]
 801ea7c:	61fb      	str	r3, [r7, #28]
    while (p) {
 801ea7e:	69fb      	ldr	r3, [r7, #28]
 801ea80:	2b00      	cmp	r3, #0
 801ea82:	d1df      	bne.n	801ea44 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 801ea84:	69bb      	ldr	r3, [r7, #24]
 801ea86:	2b00      	cmp	r3, #0
 801ea88:	d007      	beq.n	801ea9a <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801ea8a:	687a      	ldr	r2, [r7, #4]
 801ea8c:	f44f 7120 	mov.w	r1, #640	; 0x280
 801ea90:	200e      	movs	r0, #14
 801ea92:	f7f8 fdf1 	bl	8017678 <pbuf_clone>
 801ea96:	61f8      	str	r0, [r7, #28]
 801ea98:	e004      	b.n	801eaa4 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801ea9a:	687b      	ldr	r3, [r7, #4]
 801ea9c:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801ea9e:	69f8      	ldr	r0, [r7, #28]
 801eaa0:	f7f8 fc28 	bl	80172f4 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801eaa4:	69fb      	ldr	r3, [r7, #28]
 801eaa6:	2b00      	cmp	r3, #0
 801eaa8:	d021      	beq.n	801eaee <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801eaaa:	7c7a      	ldrb	r2, [r7, #17]
 801eaac:	4917      	ldr	r1, [pc, #92]	; (801eb0c <etharp_query+0x268>)
 801eaae:	4613      	mov	r3, r2
 801eab0:	005b      	lsls	r3, r3, #1
 801eab2:	4413      	add	r3, r2
 801eab4:	00db      	lsls	r3, r3, #3
 801eab6:	440b      	add	r3, r1
 801eab8:	681b      	ldr	r3, [r3, #0]
 801eaba:	2b00      	cmp	r3, #0
 801eabc:	d00a      	beq.n	801ead4 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801eabe:	7c7a      	ldrb	r2, [r7, #17]
 801eac0:	4912      	ldr	r1, [pc, #72]	; (801eb0c <etharp_query+0x268>)
 801eac2:	4613      	mov	r3, r2
 801eac4:	005b      	lsls	r3, r3, #1
 801eac6:	4413      	add	r3, r2
 801eac8:	00db      	lsls	r3, r3, #3
 801eaca:	440b      	add	r3, r1
 801eacc:	681b      	ldr	r3, [r3, #0]
 801eace:	4618      	mov	r0, r3
 801ead0:	f7f8 fb6a 	bl	80171a8 <pbuf_free>
      }
      arp_table[i].q = p;
 801ead4:	7c7a      	ldrb	r2, [r7, #17]
 801ead6:	490d      	ldr	r1, [pc, #52]	; (801eb0c <etharp_query+0x268>)
 801ead8:	4613      	mov	r3, r2
 801eada:	005b      	lsls	r3, r3, #1
 801eadc:	4413      	add	r3, r2
 801eade:	00db      	lsls	r3, r3, #3
 801eae0:	440b      	add	r3, r1
 801eae2:	69fa      	ldr	r2, [r7, #28]
 801eae4:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801eae6:	2300      	movs	r3, #0
 801eae8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801eaec:	e002      	b.n	801eaf4 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801eaee:	23ff      	movs	r3, #255	; 0xff
 801eaf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801eaf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801eaf8:	4618      	mov	r0, r3
 801eafa:	3728      	adds	r7, #40	; 0x28
 801eafc:	46bd      	mov	sp, r7
 801eafe:	bd80      	pop	{r7, pc}
 801eb00:	0802405c 	.word	0x0802405c
 801eb04:	08024208 	.word	0x08024208
 801eb08:	080240d4 	.word	0x080240d4
 801eb0c:	2000938c 	.word	0x2000938c
 801eb10:	08024218 	.word	0x08024218
 801eb14:	080241fc 	.word	0x080241fc
 801eb18:	2000947c 	.word	0x2000947c
 801eb1c:	08024240 	.word	0x08024240

0801eb20 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801eb20:	b580      	push	{r7, lr}
 801eb22:	b08a      	sub	sp, #40	; 0x28
 801eb24:	af02      	add	r7, sp, #8
 801eb26:	60f8      	str	r0, [r7, #12]
 801eb28:	60b9      	str	r1, [r7, #8]
 801eb2a:	607a      	str	r2, [r7, #4]
 801eb2c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801eb2e:	2300      	movs	r3, #0
 801eb30:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801eb32:	68fb      	ldr	r3, [r7, #12]
 801eb34:	2b00      	cmp	r3, #0
 801eb36:	d106      	bne.n	801eb46 <etharp_raw+0x26>
 801eb38:	4b3a      	ldr	r3, [pc, #232]	; (801ec24 <etharp_raw+0x104>)
 801eb3a:	f240 4257 	movw	r2, #1111	; 0x457
 801eb3e:	493a      	ldr	r1, [pc, #232]	; (801ec28 <etharp_raw+0x108>)
 801eb40:	483a      	ldr	r0, [pc, #232]	; (801ec2c <etharp_raw+0x10c>)
 801eb42:	f001 fd77 	bl	8020634 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801eb46:	f44f 7220 	mov.w	r2, #640	; 0x280
 801eb4a:	211c      	movs	r1, #28
 801eb4c:	200e      	movs	r0, #14
 801eb4e:	f7f8 f84b 	bl	8016be8 <pbuf_alloc>
 801eb52:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801eb54:	69bb      	ldr	r3, [r7, #24]
 801eb56:	2b00      	cmp	r3, #0
 801eb58:	d102      	bne.n	801eb60 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801eb5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801eb5e:	e05d      	b.n	801ec1c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801eb60:	69bb      	ldr	r3, [r7, #24]
 801eb62:	895b      	ldrh	r3, [r3, #10]
 801eb64:	2b1b      	cmp	r3, #27
 801eb66:	d806      	bhi.n	801eb76 <etharp_raw+0x56>
 801eb68:	4b2e      	ldr	r3, [pc, #184]	; (801ec24 <etharp_raw+0x104>)
 801eb6a:	f240 4263 	movw	r2, #1123	; 0x463
 801eb6e:	4930      	ldr	r1, [pc, #192]	; (801ec30 <etharp_raw+0x110>)
 801eb70:	482e      	ldr	r0, [pc, #184]	; (801ec2c <etharp_raw+0x10c>)
 801eb72:	f001 fd5f 	bl	8020634 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801eb76:	69bb      	ldr	r3, [r7, #24]
 801eb78:	685b      	ldr	r3, [r3, #4]
 801eb7a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801eb7c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801eb7e:	4618      	mov	r0, r3
 801eb80:	f7f6 ff34 	bl	80159ec <lwip_htons>
 801eb84:	4603      	mov	r3, r0
 801eb86:	461a      	mov	r2, r3
 801eb88:	697b      	ldr	r3, [r7, #20]
 801eb8a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801eb8c:	68fb      	ldr	r3, [r7, #12]
 801eb8e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801eb92:	2b06      	cmp	r3, #6
 801eb94:	d006      	beq.n	801eba4 <etharp_raw+0x84>
 801eb96:	4b23      	ldr	r3, [pc, #140]	; (801ec24 <etharp_raw+0x104>)
 801eb98:	f240 426a 	movw	r2, #1130	; 0x46a
 801eb9c:	4925      	ldr	r1, [pc, #148]	; (801ec34 <etharp_raw+0x114>)
 801eb9e:	4823      	ldr	r0, [pc, #140]	; (801ec2c <etharp_raw+0x10c>)
 801eba0:	f001 fd48 	bl	8020634 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801eba4:	697b      	ldr	r3, [r7, #20]
 801eba6:	3308      	adds	r3, #8
 801eba8:	2206      	movs	r2, #6
 801ebaa:	6839      	ldr	r1, [r7, #0]
 801ebac:	4618      	mov	r0, r3
 801ebae:	f001 fd2e 	bl	802060e <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801ebb2:	697b      	ldr	r3, [r7, #20]
 801ebb4:	3312      	adds	r3, #18
 801ebb6:	2206      	movs	r2, #6
 801ebb8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801ebba:	4618      	mov	r0, r3
 801ebbc:	f001 fd27 	bl	802060e <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801ebc0:	697b      	ldr	r3, [r7, #20]
 801ebc2:	330e      	adds	r3, #14
 801ebc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801ebc6:	6812      	ldr	r2, [r2, #0]
 801ebc8:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801ebca:	697b      	ldr	r3, [r7, #20]
 801ebcc:	3318      	adds	r3, #24
 801ebce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801ebd0:	6812      	ldr	r2, [r2, #0]
 801ebd2:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801ebd4:	697b      	ldr	r3, [r7, #20]
 801ebd6:	2200      	movs	r2, #0
 801ebd8:	701a      	strb	r2, [r3, #0]
 801ebda:	2200      	movs	r2, #0
 801ebdc:	f042 0201 	orr.w	r2, r2, #1
 801ebe0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801ebe2:	697b      	ldr	r3, [r7, #20]
 801ebe4:	2200      	movs	r2, #0
 801ebe6:	f042 0208 	orr.w	r2, r2, #8
 801ebea:	709a      	strb	r2, [r3, #2]
 801ebec:	2200      	movs	r2, #0
 801ebee:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801ebf0:	697b      	ldr	r3, [r7, #20]
 801ebf2:	2206      	movs	r2, #6
 801ebf4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801ebf6:	697b      	ldr	r3, [r7, #20]
 801ebf8:	2204      	movs	r2, #4
 801ebfa:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801ebfc:	f640 0306 	movw	r3, #2054	; 0x806
 801ec00:	9300      	str	r3, [sp, #0]
 801ec02:	687b      	ldr	r3, [r7, #4]
 801ec04:	68ba      	ldr	r2, [r7, #8]
 801ec06:	69b9      	ldr	r1, [r7, #24]
 801ec08:	68f8      	ldr	r0, [r7, #12]
 801ec0a:	f001 fb6f 	bl	80202ec <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801ec0e:	69b8      	ldr	r0, [r7, #24]
 801ec10:	f7f8 faca 	bl	80171a8 <pbuf_free>
  p = NULL;
 801ec14:	2300      	movs	r3, #0
 801ec16:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801ec18:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801ec1c:	4618      	mov	r0, r3
 801ec1e:	3720      	adds	r7, #32
 801ec20:	46bd      	mov	sp, r7
 801ec22:	bd80      	pop	{r7, pc}
 801ec24:	0802405c 	.word	0x0802405c
 801ec28:	080241ac 	.word	0x080241ac
 801ec2c:	080240d4 	.word	0x080240d4
 801ec30:	0802425c 	.word	0x0802425c
 801ec34:	08024290 	.word	0x08024290

0801ec38 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801ec38:	b580      	push	{r7, lr}
 801ec3a:	b088      	sub	sp, #32
 801ec3c:	af04      	add	r7, sp, #16
 801ec3e:	60f8      	str	r0, [r7, #12]
 801ec40:	60b9      	str	r1, [r7, #8]
 801ec42:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ec44:	68fb      	ldr	r3, [r7, #12]
 801ec46:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801ec4a:	68fb      	ldr	r3, [r7, #12]
 801ec4c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 801ec50:	68fb      	ldr	r3, [r7, #12]
 801ec52:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ec54:	2201      	movs	r2, #1
 801ec56:	9203      	str	r2, [sp, #12]
 801ec58:	68ba      	ldr	r2, [r7, #8]
 801ec5a:	9202      	str	r2, [sp, #8]
 801ec5c:	4a06      	ldr	r2, [pc, #24]	; (801ec78 <etharp_request_dst+0x40>)
 801ec5e:	9201      	str	r2, [sp, #4]
 801ec60:	9300      	str	r3, [sp, #0]
 801ec62:	4603      	mov	r3, r0
 801ec64:	687a      	ldr	r2, [r7, #4]
 801ec66:	68f8      	ldr	r0, [r7, #12]
 801ec68:	f7ff ff5a 	bl	801eb20 <etharp_raw>
 801ec6c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801ec6e:	4618      	mov	r0, r3
 801ec70:	3710      	adds	r7, #16
 801ec72:	46bd      	mov	sp, r7
 801ec74:	bd80      	pop	{r7, pc}
 801ec76:	bf00      	nop
 801ec78:	0803539c 	.word	0x0803539c

0801ec7c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801ec7c:	b580      	push	{r7, lr}
 801ec7e:	b082      	sub	sp, #8
 801ec80:	af00      	add	r7, sp, #0
 801ec82:	6078      	str	r0, [r7, #4]
 801ec84:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801ec86:	4a05      	ldr	r2, [pc, #20]	; (801ec9c <etharp_request+0x20>)
 801ec88:	6839      	ldr	r1, [r7, #0]
 801ec8a:	6878      	ldr	r0, [r7, #4]
 801ec8c:	f7ff ffd4 	bl	801ec38 <etharp_request_dst>
 801ec90:	4603      	mov	r3, r0
}
 801ec92:	4618      	mov	r0, r3
 801ec94:	3708      	adds	r7, #8
 801ec96:	46bd      	mov	sp, r7
 801ec98:	bd80      	pop	{r7, pc}
 801ec9a:	bf00      	nop
 801ec9c:	08035394 	.word	0x08035394

0801eca0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801eca0:	b580      	push	{r7, lr}
 801eca2:	b08e      	sub	sp, #56	; 0x38
 801eca4:	af04      	add	r7, sp, #16
 801eca6:	6078      	str	r0, [r7, #4]
 801eca8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801ecaa:	4b79      	ldr	r3, [pc, #484]	; (801ee90 <icmp_input+0x1f0>)
 801ecac:	689b      	ldr	r3, [r3, #8]
 801ecae:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801ecb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ecb2:	781b      	ldrb	r3, [r3, #0]
 801ecb4:	f003 030f 	and.w	r3, r3, #15
 801ecb8:	b2db      	uxtb	r3, r3
 801ecba:	009b      	lsls	r3, r3, #2
 801ecbc:	b2db      	uxtb	r3, r3
 801ecbe:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801ecc0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ecc2:	2b13      	cmp	r3, #19
 801ecc4:	f240 80cd 	bls.w	801ee62 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801ecc8:	687b      	ldr	r3, [r7, #4]
 801ecca:	895b      	ldrh	r3, [r3, #10]
 801eccc:	2b03      	cmp	r3, #3
 801ecce:	f240 80ca 	bls.w	801ee66 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801ecd2:	687b      	ldr	r3, [r7, #4]
 801ecd4:	685b      	ldr	r3, [r3, #4]
 801ecd6:	781b      	ldrb	r3, [r3, #0]
 801ecd8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801ecdc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801ece0:	2b00      	cmp	r3, #0
 801ece2:	f000 80b7 	beq.w	801ee54 <icmp_input+0x1b4>
 801ece6:	2b08      	cmp	r3, #8
 801ece8:	f040 80b7 	bne.w	801ee5a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801ecec:	4b69      	ldr	r3, [pc, #420]	; (801ee94 <icmp_input+0x1f4>)
 801ecee:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ecf0:	4b67      	ldr	r3, [pc, #412]	; (801ee90 <icmp_input+0x1f0>)
 801ecf2:	695b      	ldr	r3, [r3, #20]
 801ecf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801ecf8:	2be0      	cmp	r3, #224	; 0xe0
 801ecfa:	f000 80bb 	beq.w	801ee74 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801ecfe:	4b64      	ldr	r3, [pc, #400]	; (801ee90 <icmp_input+0x1f0>)
 801ed00:	695a      	ldr	r2, [r3, #20]
 801ed02:	4b63      	ldr	r3, [pc, #396]	; (801ee90 <icmp_input+0x1f0>)
 801ed04:	681b      	ldr	r3, [r3, #0]
 801ed06:	4619      	mov	r1, r3
 801ed08:	4610      	mov	r0, r2
 801ed0a:	f000 fbeb 	bl	801f4e4 <ip4_addr_isbroadcast_u32>
 801ed0e:	4603      	mov	r3, r0
 801ed10:	2b00      	cmp	r3, #0
 801ed12:	f040 80b1 	bne.w	801ee78 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801ed16:	687b      	ldr	r3, [r7, #4]
 801ed18:	891b      	ldrh	r3, [r3, #8]
 801ed1a:	2b07      	cmp	r3, #7
 801ed1c:	f240 80a5 	bls.w	801ee6a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801ed20:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ed22:	330e      	adds	r3, #14
 801ed24:	4619      	mov	r1, r3
 801ed26:	6878      	ldr	r0, [r7, #4]
 801ed28:	f7f8 f9a8 	bl	801707c <pbuf_add_header>
 801ed2c:	4603      	mov	r3, r0
 801ed2e:	2b00      	cmp	r3, #0
 801ed30:	d04b      	beq.n	801edca <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801ed32:	687b      	ldr	r3, [r7, #4]
 801ed34:	891a      	ldrh	r2, [r3, #8]
 801ed36:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ed38:	4413      	add	r3, r2
 801ed3a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801ed3c:	687b      	ldr	r3, [r7, #4]
 801ed3e:	891b      	ldrh	r3, [r3, #8]
 801ed40:	8b7a      	ldrh	r2, [r7, #26]
 801ed42:	429a      	cmp	r2, r3
 801ed44:	f0c0 809a 	bcc.w	801ee7c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801ed48:	8b7b      	ldrh	r3, [r7, #26]
 801ed4a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ed4e:	4619      	mov	r1, r3
 801ed50:	200e      	movs	r0, #14
 801ed52:	f7f7 ff49 	bl	8016be8 <pbuf_alloc>
 801ed56:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801ed58:	697b      	ldr	r3, [r7, #20]
 801ed5a:	2b00      	cmp	r3, #0
 801ed5c:	f000 8090 	beq.w	801ee80 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801ed60:	697b      	ldr	r3, [r7, #20]
 801ed62:	895b      	ldrh	r3, [r3, #10]
 801ed64:	461a      	mov	r2, r3
 801ed66:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ed68:	3308      	adds	r3, #8
 801ed6a:	429a      	cmp	r2, r3
 801ed6c:	d203      	bcs.n	801ed76 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801ed6e:	6978      	ldr	r0, [r7, #20]
 801ed70:	f7f8 fa1a 	bl	80171a8 <pbuf_free>
          goto icmperr;
 801ed74:	e085      	b.n	801ee82 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801ed76:	697b      	ldr	r3, [r7, #20]
 801ed78:	685b      	ldr	r3, [r3, #4]
 801ed7a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801ed7c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801ed7e:	4618      	mov	r0, r3
 801ed80:	f001 fc45 	bl	802060e <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801ed84:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ed86:	4619      	mov	r1, r3
 801ed88:	6978      	ldr	r0, [r7, #20]
 801ed8a:	f7f8 f987 	bl	801709c <pbuf_remove_header>
 801ed8e:	4603      	mov	r3, r0
 801ed90:	2b00      	cmp	r3, #0
 801ed92:	d009      	beq.n	801eda8 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801ed94:	4b40      	ldr	r3, [pc, #256]	; (801ee98 <icmp_input+0x1f8>)
 801ed96:	22b6      	movs	r2, #182	; 0xb6
 801ed98:	4940      	ldr	r1, [pc, #256]	; (801ee9c <icmp_input+0x1fc>)
 801ed9a:	4841      	ldr	r0, [pc, #260]	; (801eea0 <icmp_input+0x200>)
 801ed9c:	f001 fc4a 	bl	8020634 <iprintf>
          pbuf_free(r);
 801eda0:	6978      	ldr	r0, [r7, #20]
 801eda2:	f7f8 fa01 	bl	80171a8 <pbuf_free>
          goto icmperr;
 801eda6:	e06c      	b.n	801ee82 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801eda8:	6879      	ldr	r1, [r7, #4]
 801edaa:	6978      	ldr	r0, [r7, #20]
 801edac:	f7f8 fb20 	bl	80173f0 <pbuf_copy>
 801edb0:	4603      	mov	r3, r0
 801edb2:	2b00      	cmp	r3, #0
 801edb4:	d003      	beq.n	801edbe <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801edb6:	6978      	ldr	r0, [r7, #20]
 801edb8:	f7f8 f9f6 	bl	80171a8 <pbuf_free>
          goto icmperr;
 801edbc:	e061      	b.n	801ee82 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801edbe:	6878      	ldr	r0, [r7, #4]
 801edc0:	f7f8 f9f2 	bl	80171a8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801edc4:	697b      	ldr	r3, [r7, #20]
 801edc6:	607b      	str	r3, [r7, #4]
 801edc8:	e00f      	b.n	801edea <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801edca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801edcc:	330e      	adds	r3, #14
 801edce:	4619      	mov	r1, r3
 801edd0:	6878      	ldr	r0, [r7, #4]
 801edd2:	f7f8 f963 	bl	801709c <pbuf_remove_header>
 801edd6:	4603      	mov	r3, r0
 801edd8:	2b00      	cmp	r3, #0
 801edda:	d006      	beq.n	801edea <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801eddc:	4b2e      	ldr	r3, [pc, #184]	; (801ee98 <icmp_input+0x1f8>)
 801edde:	22c7      	movs	r2, #199	; 0xc7
 801ede0:	4930      	ldr	r1, [pc, #192]	; (801eea4 <icmp_input+0x204>)
 801ede2:	482f      	ldr	r0, [pc, #188]	; (801eea0 <icmp_input+0x200>)
 801ede4:	f001 fc26 	bl	8020634 <iprintf>
          goto icmperr;
 801ede8:	e04b      	b.n	801ee82 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801edea:	687b      	ldr	r3, [r7, #4]
 801edec:	685b      	ldr	r3, [r3, #4]
 801edee:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801edf0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801edf2:	4619      	mov	r1, r3
 801edf4:	6878      	ldr	r0, [r7, #4]
 801edf6:	f7f8 f941 	bl	801707c <pbuf_add_header>
 801edfa:	4603      	mov	r3, r0
 801edfc:	2b00      	cmp	r3, #0
 801edfe:	d12b      	bne.n	801ee58 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801ee00:	687b      	ldr	r3, [r7, #4]
 801ee02:	685b      	ldr	r3, [r3, #4]
 801ee04:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801ee06:	69fb      	ldr	r3, [r7, #28]
 801ee08:	681a      	ldr	r2, [r3, #0]
 801ee0a:	68fb      	ldr	r3, [r7, #12]
 801ee0c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801ee0e:	4b20      	ldr	r3, [pc, #128]	; (801ee90 <icmp_input+0x1f0>)
 801ee10:	691a      	ldr	r2, [r3, #16]
 801ee12:	68fb      	ldr	r3, [r7, #12]
 801ee14:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801ee16:	693b      	ldr	r3, [r7, #16]
 801ee18:	2200      	movs	r2, #0
 801ee1a:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801ee1c:	693b      	ldr	r3, [r7, #16]
 801ee1e:	2200      	movs	r2, #0
 801ee20:	709a      	strb	r2, [r3, #2]
 801ee22:	2200      	movs	r2, #0
 801ee24:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801ee26:	68fb      	ldr	r3, [r7, #12]
 801ee28:	22ff      	movs	r2, #255	; 0xff
 801ee2a:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801ee2c:	68fb      	ldr	r3, [r7, #12]
 801ee2e:	2200      	movs	r2, #0
 801ee30:	729a      	strb	r2, [r3, #10]
 801ee32:	2200      	movs	r2, #0
 801ee34:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801ee36:	683b      	ldr	r3, [r7, #0]
 801ee38:	9302      	str	r3, [sp, #8]
 801ee3a:	2301      	movs	r3, #1
 801ee3c:	9301      	str	r3, [sp, #4]
 801ee3e:	2300      	movs	r3, #0
 801ee40:	9300      	str	r3, [sp, #0]
 801ee42:	23ff      	movs	r3, #255	; 0xff
 801ee44:	2200      	movs	r2, #0
 801ee46:	69f9      	ldr	r1, [r7, #28]
 801ee48:	6878      	ldr	r0, [r7, #4]
 801ee4a:	f000 fa73 	bl	801f334 <ip4_output_if>
 801ee4e:	4603      	mov	r3, r0
 801ee50:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801ee52:	e001      	b.n	801ee58 <icmp_input+0x1b8>
      break;
 801ee54:	bf00      	nop
 801ee56:	e000      	b.n	801ee5a <icmp_input+0x1ba>
      break;
 801ee58:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801ee5a:	6878      	ldr	r0, [r7, #4]
 801ee5c:	f7f8 f9a4 	bl	80171a8 <pbuf_free>
  return;
 801ee60:	e013      	b.n	801ee8a <icmp_input+0x1ea>
    goto lenerr;
 801ee62:	bf00      	nop
 801ee64:	e002      	b.n	801ee6c <icmp_input+0x1cc>
    goto lenerr;
 801ee66:	bf00      	nop
 801ee68:	e000      	b.n	801ee6c <icmp_input+0x1cc>
        goto lenerr;
 801ee6a:	bf00      	nop
lenerr:
  pbuf_free(p);
 801ee6c:	6878      	ldr	r0, [r7, #4]
 801ee6e:	f7f8 f99b 	bl	80171a8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ee72:	e00a      	b.n	801ee8a <icmp_input+0x1ea>
        goto icmperr;
 801ee74:	bf00      	nop
 801ee76:	e004      	b.n	801ee82 <icmp_input+0x1e2>
        goto icmperr;
 801ee78:	bf00      	nop
 801ee7a:	e002      	b.n	801ee82 <icmp_input+0x1e2>
          goto icmperr;
 801ee7c:	bf00      	nop
 801ee7e:	e000      	b.n	801ee82 <icmp_input+0x1e2>
          goto icmperr;
 801ee80:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801ee82:	6878      	ldr	r0, [r7, #4]
 801ee84:	f7f8 f990 	bl	80171a8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ee88:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801ee8a:	3728      	adds	r7, #40	; 0x28
 801ee8c:	46bd      	mov	sp, r7
 801ee8e:	bd80      	pop	{r7, pc}
 801ee90:	2001c81c 	.word	0x2001c81c
 801ee94:	2001c830 	.word	0x2001c830
 801ee98:	080242d4 	.word	0x080242d4
 801ee9c:	0802430c 	.word	0x0802430c
 801eea0:	08024344 	.word	0x08024344
 801eea4:	0802436c 	.word	0x0802436c

0801eea8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801eea8:	b580      	push	{r7, lr}
 801eeaa:	b082      	sub	sp, #8
 801eeac:	af00      	add	r7, sp, #0
 801eeae:	6078      	str	r0, [r7, #4]
 801eeb0:	460b      	mov	r3, r1
 801eeb2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801eeb4:	78fb      	ldrb	r3, [r7, #3]
 801eeb6:	461a      	mov	r2, r3
 801eeb8:	2103      	movs	r1, #3
 801eeba:	6878      	ldr	r0, [r7, #4]
 801eebc:	f000 f814 	bl	801eee8 <icmp_send_response>
}
 801eec0:	bf00      	nop
 801eec2:	3708      	adds	r7, #8
 801eec4:	46bd      	mov	sp, r7
 801eec6:	bd80      	pop	{r7, pc}

0801eec8 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801eec8:	b580      	push	{r7, lr}
 801eeca:	b082      	sub	sp, #8
 801eecc:	af00      	add	r7, sp, #0
 801eece:	6078      	str	r0, [r7, #4]
 801eed0:	460b      	mov	r3, r1
 801eed2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801eed4:	78fb      	ldrb	r3, [r7, #3]
 801eed6:	461a      	mov	r2, r3
 801eed8:	210b      	movs	r1, #11
 801eeda:	6878      	ldr	r0, [r7, #4]
 801eedc:	f000 f804 	bl	801eee8 <icmp_send_response>
}
 801eee0:	bf00      	nop
 801eee2:	3708      	adds	r7, #8
 801eee4:	46bd      	mov	sp, r7
 801eee6:	bd80      	pop	{r7, pc}

0801eee8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801eee8:	b580      	push	{r7, lr}
 801eeea:	b08c      	sub	sp, #48	; 0x30
 801eeec:	af04      	add	r7, sp, #16
 801eeee:	6078      	str	r0, [r7, #4]
 801eef0:	460b      	mov	r3, r1
 801eef2:	70fb      	strb	r3, [r7, #3]
 801eef4:	4613      	mov	r3, r2
 801eef6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801eef8:	f44f 7220 	mov.w	r2, #640	; 0x280
 801eefc:	2124      	movs	r1, #36	; 0x24
 801eefe:	2022      	movs	r0, #34	; 0x22
 801ef00:	f7f7 fe72 	bl	8016be8 <pbuf_alloc>
 801ef04:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801ef06:	69fb      	ldr	r3, [r7, #28]
 801ef08:	2b00      	cmp	r3, #0
 801ef0a:	d04c      	beq.n	801efa6 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801ef0c:	69fb      	ldr	r3, [r7, #28]
 801ef0e:	895b      	ldrh	r3, [r3, #10]
 801ef10:	2b23      	cmp	r3, #35	; 0x23
 801ef12:	d806      	bhi.n	801ef22 <icmp_send_response+0x3a>
 801ef14:	4b26      	ldr	r3, [pc, #152]	; (801efb0 <icmp_send_response+0xc8>)
 801ef16:	f240 1269 	movw	r2, #361	; 0x169
 801ef1a:	4926      	ldr	r1, [pc, #152]	; (801efb4 <icmp_send_response+0xcc>)
 801ef1c:	4826      	ldr	r0, [pc, #152]	; (801efb8 <icmp_send_response+0xd0>)
 801ef1e:	f001 fb89 	bl	8020634 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801ef22:	687b      	ldr	r3, [r7, #4]
 801ef24:	685b      	ldr	r3, [r3, #4]
 801ef26:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801ef28:	69fb      	ldr	r3, [r7, #28]
 801ef2a:	685b      	ldr	r3, [r3, #4]
 801ef2c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801ef2e:	697b      	ldr	r3, [r7, #20]
 801ef30:	78fa      	ldrb	r2, [r7, #3]
 801ef32:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801ef34:	697b      	ldr	r3, [r7, #20]
 801ef36:	78ba      	ldrb	r2, [r7, #2]
 801ef38:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801ef3a:	697b      	ldr	r3, [r7, #20]
 801ef3c:	2200      	movs	r2, #0
 801ef3e:	711a      	strb	r2, [r3, #4]
 801ef40:	2200      	movs	r2, #0
 801ef42:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801ef44:	697b      	ldr	r3, [r7, #20]
 801ef46:	2200      	movs	r2, #0
 801ef48:	719a      	strb	r2, [r3, #6]
 801ef4a:	2200      	movs	r2, #0
 801ef4c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801ef4e:	69fb      	ldr	r3, [r7, #28]
 801ef50:	685b      	ldr	r3, [r3, #4]
 801ef52:	f103 0008 	add.w	r0, r3, #8
 801ef56:	687b      	ldr	r3, [r7, #4]
 801ef58:	685b      	ldr	r3, [r3, #4]
 801ef5a:	221c      	movs	r2, #28
 801ef5c:	4619      	mov	r1, r3
 801ef5e:	f001 fb56 	bl	802060e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801ef62:	69bb      	ldr	r3, [r7, #24]
 801ef64:	68db      	ldr	r3, [r3, #12]
 801ef66:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801ef68:	f107 030c 	add.w	r3, r7, #12
 801ef6c:	4618      	mov	r0, r3
 801ef6e:	f000 f825 	bl	801efbc <ip4_route>
 801ef72:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801ef74:	693b      	ldr	r3, [r7, #16]
 801ef76:	2b00      	cmp	r3, #0
 801ef78:	d011      	beq.n	801ef9e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801ef7a:	697b      	ldr	r3, [r7, #20]
 801ef7c:	2200      	movs	r2, #0
 801ef7e:	709a      	strb	r2, [r3, #2]
 801ef80:	2200      	movs	r2, #0
 801ef82:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801ef84:	f107 020c 	add.w	r2, r7, #12
 801ef88:	693b      	ldr	r3, [r7, #16]
 801ef8a:	9302      	str	r3, [sp, #8]
 801ef8c:	2301      	movs	r3, #1
 801ef8e:	9301      	str	r3, [sp, #4]
 801ef90:	2300      	movs	r3, #0
 801ef92:	9300      	str	r3, [sp, #0]
 801ef94:	23ff      	movs	r3, #255	; 0xff
 801ef96:	2100      	movs	r1, #0
 801ef98:	69f8      	ldr	r0, [r7, #28]
 801ef9a:	f000 f9cb 	bl	801f334 <ip4_output_if>
  }
  pbuf_free(q);
 801ef9e:	69f8      	ldr	r0, [r7, #28]
 801efa0:	f7f8 f902 	bl	80171a8 <pbuf_free>
 801efa4:	e000      	b.n	801efa8 <icmp_send_response+0xc0>
    return;
 801efa6:	bf00      	nop
}
 801efa8:	3720      	adds	r7, #32
 801efaa:	46bd      	mov	sp, r7
 801efac:	bd80      	pop	{r7, pc}
 801efae:	bf00      	nop
 801efb0:	080242d4 	.word	0x080242d4
 801efb4:	080243a0 	.word	0x080243a0
 801efb8:	08024344 	.word	0x08024344

0801efbc <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801efbc:	b480      	push	{r7}
 801efbe:	b085      	sub	sp, #20
 801efc0:	af00      	add	r7, sp, #0
 801efc2:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801efc4:	4b33      	ldr	r3, [pc, #204]	; (801f094 <ip4_route+0xd8>)
 801efc6:	681b      	ldr	r3, [r3, #0]
 801efc8:	60fb      	str	r3, [r7, #12]
 801efca:	e036      	b.n	801f03a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801efcc:	68fb      	ldr	r3, [r7, #12]
 801efce:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801efd2:	f003 0301 	and.w	r3, r3, #1
 801efd6:	b2db      	uxtb	r3, r3
 801efd8:	2b00      	cmp	r3, #0
 801efda:	d02b      	beq.n	801f034 <ip4_route+0x78>
 801efdc:	68fb      	ldr	r3, [r7, #12]
 801efde:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801efe2:	089b      	lsrs	r3, r3, #2
 801efe4:	f003 0301 	and.w	r3, r3, #1
 801efe8:	b2db      	uxtb	r3, r3
 801efea:	2b00      	cmp	r3, #0
 801efec:	d022      	beq.n	801f034 <ip4_route+0x78>
 801efee:	68fb      	ldr	r3, [r7, #12]
 801eff0:	3304      	adds	r3, #4
 801eff2:	681b      	ldr	r3, [r3, #0]
 801eff4:	2b00      	cmp	r3, #0
 801eff6:	d01d      	beq.n	801f034 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801eff8:	687b      	ldr	r3, [r7, #4]
 801effa:	681a      	ldr	r2, [r3, #0]
 801effc:	68fb      	ldr	r3, [r7, #12]
 801effe:	3304      	adds	r3, #4
 801f000:	681b      	ldr	r3, [r3, #0]
 801f002:	405a      	eors	r2, r3
 801f004:	68fb      	ldr	r3, [r7, #12]
 801f006:	3308      	adds	r3, #8
 801f008:	681b      	ldr	r3, [r3, #0]
 801f00a:	4013      	ands	r3, r2
 801f00c:	2b00      	cmp	r3, #0
 801f00e:	d101      	bne.n	801f014 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801f010:	68fb      	ldr	r3, [r7, #12]
 801f012:	e038      	b.n	801f086 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801f014:	68fb      	ldr	r3, [r7, #12]
 801f016:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801f01a:	f003 0302 	and.w	r3, r3, #2
 801f01e:	2b00      	cmp	r3, #0
 801f020:	d108      	bne.n	801f034 <ip4_route+0x78>
 801f022:	687b      	ldr	r3, [r7, #4]
 801f024:	681a      	ldr	r2, [r3, #0]
 801f026:	68fb      	ldr	r3, [r7, #12]
 801f028:	330c      	adds	r3, #12
 801f02a:	681b      	ldr	r3, [r3, #0]
 801f02c:	429a      	cmp	r2, r3
 801f02e:	d101      	bne.n	801f034 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801f030:	68fb      	ldr	r3, [r7, #12]
 801f032:	e028      	b.n	801f086 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801f034:	68fb      	ldr	r3, [r7, #12]
 801f036:	681b      	ldr	r3, [r3, #0]
 801f038:	60fb      	str	r3, [r7, #12]
 801f03a:	68fb      	ldr	r3, [r7, #12]
 801f03c:	2b00      	cmp	r3, #0
 801f03e:	d1c5      	bne.n	801efcc <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801f040:	4b15      	ldr	r3, [pc, #84]	; (801f098 <ip4_route+0xdc>)
 801f042:	681b      	ldr	r3, [r3, #0]
 801f044:	2b00      	cmp	r3, #0
 801f046:	d01a      	beq.n	801f07e <ip4_route+0xc2>
 801f048:	4b13      	ldr	r3, [pc, #76]	; (801f098 <ip4_route+0xdc>)
 801f04a:	681b      	ldr	r3, [r3, #0]
 801f04c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801f050:	f003 0301 	and.w	r3, r3, #1
 801f054:	2b00      	cmp	r3, #0
 801f056:	d012      	beq.n	801f07e <ip4_route+0xc2>
 801f058:	4b0f      	ldr	r3, [pc, #60]	; (801f098 <ip4_route+0xdc>)
 801f05a:	681b      	ldr	r3, [r3, #0]
 801f05c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801f060:	f003 0304 	and.w	r3, r3, #4
 801f064:	2b00      	cmp	r3, #0
 801f066:	d00a      	beq.n	801f07e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801f068:	4b0b      	ldr	r3, [pc, #44]	; (801f098 <ip4_route+0xdc>)
 801f06a:	681b      	ldr	r3, [r3, #0]
 801f06c:	3304      	adds	r3, #4
 801f06e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801f070:	2b00      	cmp	r3, #0
 801f072:	d004      	beq.n	801f07e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801f074:	687b      	ldr	r3, [r7, #4]
 801f076:	681b      	ldr	r3, [r3, #0]
 801f078:	b2db      	uxtb	r3, r3
 801f07a:	2b7f      	cmp	r3, #127	; 0x7f
 801f07c:	d101      	bne.n	801f082 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801f07e:	2300      	movs	r3, #0
 801f080:	e001      	b.n	801f086 <ip4_route+0xca>
  }

  return netif_default;
 801f082:	4b05      	ldr	r3, [pc, #20]	; (801f098 <ip4_route+0xdc>)
 801f084:	681b      	ldr	r3, [r3, #0]
}
 801f086:	4618      	mov	r0, r3
 801f088:	3714      	adds	r7, #20
 801f08a:	46bd      	mov	sp, r7
 801f08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f090:	4770      	bx	lr
 801f092:	bf00      	nop
 801f094:	2001ff20 	.word	0x2001ff20
 801f098:	2001ff24 	.word	0x2001ff24

0801f09c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801f09c:	b580      	push	{r7, lr}
 801f09e:	b082      	sub	sp, #8
 801f0a0:	af00      	add	r7, sp, #0
 801f0a2:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801f0a4:	687b      	ldr	r3, [r7, #4]
 801f0a6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801f0aa:	f003 0301 	and.w	r3, r3, #1
 801f0ae:	b2db      	uxtb	r3, r3
 801f0b0:	2b00      	cmp	r3, #0
 801f0b2:	d016      	beq.n	801f0e2 <ip4_input_accept+0x46>
 801f0b4:	687b      	ldr	r3, [r7, #4]
 801f0b6:	3304      	adds	r3, #4
 801f0b8:	681b      	ldr	r3, [r3, #0]
 801f0ba:	2b00      	cmp	r3, #0
 801f0bc:	d011      	beq.n	801f0e2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801f0be:	4b0b      	ldr	r3, [pc, #44]	; (801f0ec <ip4_input_accept+0x50>)
 801f0c0:	695a      	ldr	r2, [r3, #20]
 801f0c2:	687b      	ldr	r3, [r7, #4]
 801f0c4:	3304      	adds	r3, #4
 801f0c6:	681b      	ldr	r3, [r3, #0]
 801f0c8:	429a      	cmp	r2, r3
 801f0ca:	d008      	beq.n	801f0de <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801f0cc:	4b07      	ldr	r3, [pc, #28]	; (801f0ec <ip4_input_accept+0x50>)
 801f0ce:	695b      	ldr	r3, [r3, #20]
 801f0d0:	6879      	ldr	r1, [r7, #4]
 801f0d2:	4618      	mov	r0, r3
 801f0d4:	f000 fa06 	bl	801f4e4 <ip4_addr_isbroadcast_u32>
 801f0d8:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801f0da:	2b00      	cmp	r3, #0
 801f0dc:	d001      	beq.n	801f0e2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801f0de:	2301      	movs	r3, #1
 801f0e0:	e000      	b.n	801f0e4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801f0e2:	2300      	movs	r3, #0
}
 801f0e4:	4618      	mov	r0, r3
 801f0e6:	3708      	adds	r7, #8
 801f0e8:	46bd      	mov	sp, r7
 801f0ea:	bd80      	pop	{r7, pc}
 801f0ec:	2001c81c 	.word	0x2001c81c

0801f0f0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801f0f0:	b580      	push	{r7, lr}
 801f0f2:	b086      	sub	sp, #24
 801f0f4:	af00      	add	r7, sp, #0
 801f0f6:	6078      	str	r0, [r7, #4]
 801f0f8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801f0fa:	687b      	ldr	r3, [r7, #4]
 801f0fc:	685b      	ldr	r3, [r3, #4]
 801f0fe:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801f100:	697b      	ldr	r3, [r7, #20]
 801f102:	781b      	ldrb	r3, [r3, #0]
 801f104:	091b      	lsrs	r3, r3, #4
 801f106:	b2db      	uxtb	r3, r3
 801f108:	2b04      	cmp	r3, #4
 801f10a:	d004      	beq.n	801f116 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801f10c:	6878      	ldr	r0, [r7, #4]
 801f10e:	f7f8 f84b 	bl	80171a8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801f112:	2300      	movs	r3, #0
 801f114:	e105      	b.n	801f322 <ip4_input+0x232>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801f116:	697b      	ldr	r3, [r7, #20]
 801f118:	781b      	ldrb	r3, [r3, #0]
 801f11a:	f003 030f 	and.w	r3, r3, #15
 801f11e:	b2db      	uxtb	r3, r3
 801f120:	009b      	lsls	r3, r3, #2
 801f122:	b2db      	uxtb	r3, r3
 801f124:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801f126:	697b      	ldr	r3, [r7, #20]
 801f128:	885b      	ldrh	r3, [r3, #2]
 801f12a:	b29b      	uxth	r3, r3
 801f12c:	4618      	mov	r0, r3
 801f12e:	f7f6 fc5d 	bl	80159ec <lwip_htons>
 801f132:	4603      	mov	r3, r0
 801f134:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801f136:	687b      	ldr	r3, [r7, #4]
 801f138:	891b      	ldrh	r3, [r3, #8]
 801f13a:	89ba      	ldrh	r2, [r7, #12]
 801f13c:	429a      	cmp	r2, r3
 801f13e:	d204      	bcs.n	801f14a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801f140:	89bb      	ldrh	r3, [r7, #12]
 801f142:	4619      	mov	r1, r3
 801f144:	6878      	ldr	r0, [r7, #4]
 801f146:	f7f7 fea9 	bl	8016e9c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801f14a:	687b      	ldr	r3, [r7, #4]
 801f14c:	895b      	ldrh	r3, [r3, #10]
 801f14e:	89fa      	ldrh	r2, [r7, #14]
 801f150:	429a      	cmp	r2, r3
 801f152:	d807      	bhi.n	801f164 <ip4_input+0x74>
 801f154:	687b      	ldr	r3, [r7, #4]
 801f156:	891b      	ldrh	r3, [r3, #8]
 801f158:	89ba      	ldrh	r2, [r7, #12]
 801f15a:	429a      	cmp	r2, r3
 801f15c:	d802      	bhi.n	801f164 <ip4_input+0x74>
 801f15e:	89fb      	ldrh	r3, [r7, #14]
 801f160:	2b13      	cmp	r3, #19
 801f162:	d804      	bhi.n	801f16e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801f164:	6878      	ldr	r0, [r7, #4]
 801f166:	f7f8 f81f 	bl	80171a8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801f16a:	2300      	movs	r3, #0
 801f16c:	e0d9      	b.n	801f322 <ip4_input+0x232>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801f16e:	697b      	ldr	r3, [r7, #20]
 801f170:	691b      	ldr	r3, [r3, #16]
 801f172:	4a6e      	ldr	r2, [pc, #440]	; (801f32c <ip4_input+0x23c>)
 801f174:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801f176:	697b      	ldr	r3, [r7, #20]
 801f178:	68db      	ldr	r3, [r3, #12]
 801f17a:	4a6c      	ldr	r2, [pc, #432]	; (801f32c <ip4_input+0x23c>)
 801f17c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801f17e:	4b6b      	ldr	r3, [pc, #428]	; (801f32c <ip4_input+0x23c>)
 801f180:	695b      	ldr	r3, [r3, #20]
 801f182:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801f186:	2be0      	cmp	r3, #224	; 0xe0
 801f188:	d112      	bne.n	801f1b0 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801f18a:	683b      	ldr	r3, [r7, #0]
 801f18c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801f190:	f003 0301 	and.w	r3, r3, #1
 801f194:	b2db      	uxtb	r3, r3
 801f196:	2b00      	cmp	r3, #0
 801f198:	d007      	beq.n	801f1aa <ip4_input+0xba>
 801f19a:	683b      	ldr	r3, [r7, #0]
 801f19c:	3304      	adds	r3, #4
 801f19e:	681b      	ldr	r3, [r3, #0]
 801f1a0:	2b00      	cmp	r3, #0
 801f1a2:	d002      	beq.n	801f1aa <ip4_input+0xba>
      netif = inp;
 801f1a4:	683b      	ldr	r3, [r7, #0]
 801f1a6:	613b      	str	r3, [r7, #16]
 801f1a8:	e02a      	b.n	801f200 <ip4_input+0x110>
    } else {
      netif = NULL;
 801f1aa:	2300      	movs	r3, #0
 801f1ac:	613b      	str	r3, [r7, #16]
 801f1ae:	e027      	b.n	801f200 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801f1b0:	6838      	ldr	r0, [r7, #0]
 801f1b2:	f7ff ff73 	bl	801f09c <ip4_input_accept>
 801f1b6:	4603      	mov	r3, r0
 801f1b8:	2b00      	cmp	r3, #0
 801f1ba:	d002      	beq.n	801f1c2 <ip4_input+0xd2>
      netif = inp;
 801f1bc:	683b      	ldr	r3, [r7, #0]
 801f1be:	613b      	str	r3, [r7, #16]
 801f1c0:	e01e      	b.n	801f200 <ip4_input+0x110>
    } else {
      netif = NULL;
 801f1c2:	2300      	movs	r3, #0
 801f1c4:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801f1c6:	4b59      	ldr	r3, [pc, #356]	; (801f32c <ip4_input+0x23c>)
 801f1c8:	695b      	ldr	r3, [r3, #20]
 801f1ca:	b2db      	uxtb	r3, r3
 801f1cc:	2b7f      	cmp	r3, #127	; 0x7f
 801f1ce:	d017      	beq.n	801f200 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801f1d0:	4b57      	ldr	r3, [pc, #348]	; (801f330 <ip4_input+0x240>)
 801f1d2:	681b      	ldr	r3, [r3, #0]
 801f1d4:	613b      	str	r3, [r7, #16]
 801f1d6:	e00e      	b.n	801f1f6 <ip4_input+0x106>
          if (netif == inp) {
 801f1d8:	693a      	ldr	r2, [r7, #16]
 801f1da:	683b      	ldr	r3, [r7, #0]
 801f1dc:	429a      	cmp	r2, r3
 801f1de:	d006      	beq.n	801f1ee <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801f1e0:	6938      	ldr	r0, [r7, #16]
 801f1e2:	f7ff ff5b 	bl	801f09c <ip4_input_accept>
 801f1e6:	4603      	mov	r3, r0
 801f1e8:	2b00      	cmp	r3, #0
 801f1ea:	d108      	bne.n	801f1fe <ip4_input+0x10e>
 801f1ec:	e000      	b.n	801f1f0 <ip4_input+0x100>
            continue;
 801f1ee:	bf00      	nop
        NETIF_FOREACH(netif) {
 801f1f0:	693b      	ldr	r3, [r7, #16]
 801f1f2:	681b      	ldr	r3, [r3, #0]
 801f1f4:	613b      	str	r3, [r7, #16]
 801f1f6:	693b      	ldr	r3, [r7, #16]
 801f1f8:	2b00      	cmp	r3, #0
 801f1fa:	d1ed      	bne.n	801f1d8 <ip4_input+0xe8>
 801f1fc:	e000      	b.n	801f200 <ip4_input+0x110>
            break;
 801f1fe:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801f200:	4b4a      	ldr	r3, [pc, #296]	; (801f32c <ip4_input+0x23c>)
 801f202:	691b      	ldr	r3, [r3, #16]
 801f204:	6839      	ldr	r1, [r7, #0]
 801f206:	4618      	mov	r0, r3
 801f208:	f000 f96c 	bl	801f4e4 <ip4_addr_isbroadcast_u32>
 801f20c:	4603      	mov	r3, r0
 801f20e:	2b00      	cmp	r3, #0
 801f210:	d105      	bne.n	801f21e <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801f212:	4b46      	ldr	r3, [pc, #280]	; (801f32c <ip4_input+0x23c>)
 801f214:	691b      	ldr	r3, [r3, #16]
 801f216:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801f21a:	2be0      	cmp	r3, #224	; 0xe0
 801f21c:	d104      	bne.n	801f228 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801f21e:	6878      	ldr	r0, [r7, #4]
 801f220:	f7f7 ffc2 	bl	80171a8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801f224:	2300      	movs	r3, #0
 801f226:	e07c      	b.n	801f322 <ip4_input+0x232>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801f228:	693b      	ldr	r3, [r7, #16]
 801f22a:	2b00      	cmp	r3, #0
 801f22c:	d104      	bne.n	801f238 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801f22e:	6878      	ldr	r0, [r7, #4]
 801f230:	f7f7 ffba 	bl	80171a8 <pbuf_free>
    return ERR_OK;
 801f234:	2300      	movs	r3, #0
 801f236:	e074      	b.n	801f322 <ip4_input+0x232>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801f238:	697b      	ldr	r3, [r7, #20]
 801f23a:	88db      	ldrh	r3, [r3, #6]
 801f23c:	b29b      	uxth	r3, r3
 801f23e:	461a      	mov	r2, r3
 801f240:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801f244:	4013      	ands	r3, r2
 801f246:	2b00      	cmp	r3, #0
 801f248:	d00b      	beq.n	801f262 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801f24a:	6878      	ldr	r0, [r7, #4]
 801f24c:	f000 fc90 	bl	801fb70 <ip4_reass>
 801f250:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801f252:	687b      	ldr	r3, [r7, #4]
 801f254:	2b00      	cmp	r3, #0
 801f256:	d101      	bne.n	801f25c <ip4_input+0x16c>
      return ERR_OK;
 801f258:	2300      	movs	r3, #0
 801f25a:	e062      	b.n	801f322 <ip4_input+0x232>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801f25c:	687b      	ldr	r3, [r7, #4]
 801f25e:	685b      	ldr	r3, [r3, #4]
 801f260:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801f262:	4a32      	ldr	r2, [pc, #200]	; (801f32c <ip4_input+0x23c>)
 801f264:	693b      	ldr	r3, [r7, #16]
 801f266:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801f268:	4a30      	ldr	r2, [pc, #192]	; (801f32c <ip4_input+0x23c>)
 801f26a:	683b      	ldr	r3, [r7, #0]
 801f26c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801f26e:	4a2f      	ldr	r2, [pc, #188]	; (801f32c <ip4_input+0x23c>)
 801f270:	697b      	ldr	r3, [r7, #20]
 801f272:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801f274:	697b      	ldr	r3, [r7, #20]
 801f276:	781b      	ldrb	r3, [r3, #0]
 801f278:	f003 030f 	and.w	r3, r3, #15
 801f27c:	b2db      	uxtb	r3, r3
 801f27e:	009b      	lsls	r3, r3, #2
 801f280:	b2db      	uxtb	r3, r3
 801f282:	b29a      	uxth	r2, r3
 801f284:	4b29      	ldr	r3, [pc, #164]	; (801f32c <ip4_input+0x23c>)
 801f286:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801f288:	89fb      	ldrh	r3, [r7, #14]
 801f28a:	4619      	mov	r1, r3
 801f28c:	6878      	ldr	r0, [r7, #4]
 801f28e:	f7f7 ff05 	bl	801709c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801f292:	697b      	ldr	r3, [r7, #20]
 801f294:	7a5b      	ldrb	r3, [r3, #9]
 801f296:	2b06      	cmp	r3, #6
 801f298:	d009      	beq.n	801f2ae <ip4_input+0x1be>
 801f29a:	2b11      	cmp	r3, #17
 801f29c:	d002      	beq.n	801f2a4 <ip4_input+0x1b4>
 801f29e:	2b01      	cmp	r3, #1
 801f2a0:	d00a      	beq.n	801f2b8 <ip4_input+0x1c8>
 801f2a2:	e00e      	b.n	801f2c2 <ip4_input+0x1d2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801f2a4:	6839      	ldr	r1, [r7, #0]
 801f2a6:	6878      	ldr	r0, [r7, #4]
 801f2a8:	f7fe fc6a 	bl	801db80 <udp_input>
        break;
 801f2ac:	e026      	b.n	801f2fc <ip4_input+0x20c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801f2ae:	6839      	ldr	r1, [r7, #0]
 801f2b0:	6878      	ldr	r0, [r7, #4]
 801f2b2:	f7fa f84f 	bl	8019354 <tcp_input>
        break;
 801f2b6:	e021      	b.n	801f2fc <ip4_input+0x20c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801f2b8:	6839      	ldr	r1, [r7, #0]
 801f2ba:	6878      	ldr	r0, [r7, #4]
 801f2bc:	f7ff fcf0 	bl	801eca0 <icmp_input>
        break;
 801f2c0:	e01c      	b.n	801f2fc <ip4_input+0x20c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801f2c2:	4b1a      	ldr	r3, [pc, #104]	; (801f32c <ip4_input+0x23c>)
 801f2c4:	695b      	ldr	r3, [r3, #20]
 801f2c6:	6939      	ldr	r1, [r7, #16]
 801f2c8:	4618      	mov	r0, r3
 801f2ca:	f000 f90b 	bl	801f4e4 <ip4_addr_isbroadcast_u32>
 801f2ce:	4603      	mov	r3, r0
 801f2d0:	2b00      	cmp	r3, #0
 801f2d2:	d10f      	bne.n	801f2f4 <ip4_input+0x204>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801f2d4:	4b15      	ldr	r3, [pc, #84]	; (801f32c <ip4_input+0x23c>)
 801f2d6:	695b      	ldr	r3, [r3, #20]
 801f2d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801f2dc:	2be0      	cmp	r3, #224	; 0xe0
 801f2de:	d009      	beq.n	801f2f4 <ip4_input+0x204>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801f2e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801f2e4:	4619      	mov	r1, r3
 801f2e6:	6878      	ldr	r0, [r7, #4]
 801f2e8:	f7f7 ff4b 	bl	8017182 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801f2ec:	2102      	movs	r1, #2
 801f2ee:	6878      	ldr	r0, [r7, #4]
 801f2f0:	f7ff fdda 	bl	801eea8 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801f2f4:	6878      	ldr	r0, [r7, #4]
 801f2f6:	f7f7 ff57 	bl	80171a8 <pbuf_free>
        break;
 801f2fa:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801f2fc:	4b0b      	ldr	r3, [pc, #44]	; (801f32c <ip4_input+0x23c>)
 801f2fe:	2200      	movs	r2, #0
 801f300:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801f302:	4b0a      	ldr	r3, [pc, #40]	; (801f32c <ip4_input+0x23c>)
 801f304:	2200      	movs	r2, #0
 801f306:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801f308:	4b08      	ldr	r3, [pc, #32]	; (801f32c <ip4_input+0x23c>)
 801f30a:	2200      	movs	r2, #0
 801f30c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801f30e:	4b07      	ldr	r3, [pc, #28]	; (801f32c <ip4_input+0x23c>)
 801f310:	2200      	movs	r2, #0
 801f312:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801f314:	4b05      	ldr	r3, [pc, #20]	; (801f32c <ip4_input+0x23c>)
 801f316:	2200      	movs	r2, #0
 801f318:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801f31a:	4b04      	ldr	r3, [pc, #16]	; (801f32c <ip4_input+0x23c>)
 801f31c:	2200      	movs	r2, #0
 801f31e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801f320:	2300      	movs	r3, #0
}
 801f322:	4618      	mov	r0, r3
 801f324:	3718      	adds	r7, #24
 801f326:	46bd      	mov	sp, r7
 801f328:	bd80      	pop	{r7, pc}
 801f32a:	bf00      	nop
 801f32c:	2001c81c 	.word	0x2001c81c
 801f330:	2001ff20 	.word	0x2001ff20

0801f334 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801f334:	b580      	push	{r7, lr}
 801f336:	b08a      	sub	sp, #40	; 0x28
 801f338:	af04      	add	r7, sp, #16
 801f33a:	60f8      	str	r0, [r7, #12]
 801f33c:	60b9      	str	r1, [r7, #8]
 801f33e:	607a      	str	r2, [r7, #4]
 801f340:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801f342:	68bb      	ldr	r3, [r7, #8]
 801f344:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801f346:	687b      	ldr	r3, [r7, #4]
 801f348:	2b00      	cmp	r3, #0
 801f34a:	d009      	beq.n	801f360 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801f34c:	68bb      	ldr	r3, [r7, #8]
 801f34e:	2b00      	cmp	r3, #0
 801f350:	d003      	beq.n	801f35a <ip4_output_if+0x26>
 801f352:	68bb      	ldr	r3, [r7, #8]
 801f354:	681b      	ldr	r3, [r3, #0]
 801f356:	2b00      	cmp	r3, #0
 801f358:	d102      	bne.n	801f360 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801f35a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f35c:	3304      	adds	r3, #4
 801f35e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801f360:	78fa      	ldrb	r2, [r7, #3]
 801f362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f364:	9302      	str	r3, [sp, #8]
 801f366:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801f36a:	9301      	str	r3, [sp, #4]
 801f36c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801f370:	9300      	str	r3, [sp, #0]
 801f372:	4613      	mov	r3, r2
 801f374:	687a      	ldr	r2, [r7, #4]
 801f376:	6979      	ldr	r1, [r7, #20]
 801f378:	68f8      	ldr	r0, [r7, #12]
 801f37a:	f000 f805 	bl	801f388 <ip4_output_if_src>
 801f37e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801f380:	4618      	mov	r0, r3
 801f382:	3718      	adds	r7, #24
 801f384:	46bd      	mov	sp, r7
 801f386:	bd80      	pop	{r7, pc}

0801f388 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801f388:	b580      	push	{r7, lr}
 801f38a:	b088      	sub	sp, #32
 801f38c:	af00      	add	r7, sp, #0
 801f38e:	60f8      	str	r0, [r7, #12]
 801f390:	60b9      	str	r1, [r7, #8]
 801f392:	607a      	str	r2, [r7, #4]
 801f394:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801f396:	68fb      	ldr	r3, [r7, #12]
 801f398:	7b9b      	ldrb	r3, [r3, #14]
 801f39a:	2b01      	cmp	r3, #1
 801f39c:	d006      	beq.n	801f3ac <ip4_output_if_src+0x24>
 801f39e:	4b4b      	ldr	r3, [pc, #300]	; (801f4cc <ip4_output_if_src+0x144>)
 801f3a0:	f44f 7255 	mov.w	r2, #852	; 0x354
 801f3a4:	494a      	ldr	r1, [pc, #296]	; (801f4d0 <ip4_output_if_src+0x148>)
 801f3a6:	484b      	ldr	r0, [pc, #300]	; (801f4d4 <ip4_output_if_src+0x14c>)
 801f3a8:	f001 f944 	bl	8020634 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801f3ac:	687b      	ldr	r3, [r7, #4]
 801f3ae:	2b00      	cmp	r3, #0
 801f3b0:	d060      	beq.n	801f474 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801f3b2:	2314      	movs	r3, #20
 801f3b4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801f3b6:	2114      	movs	r1, #20
 801f3b8:	68f8      	ldr	r0, [r7, #12]
 801f3ba:	f7f7 fe5f 	bl	801707c <pbuf_add_header>
 801f3be:	4603      	mov	r3, r0
 801f3c0:	2b00      	cmp	r3, #0
 801f3c2:	d002      	beq.n	801f3ca <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801f3c4:	f06f 0301 	mvn.w	r3, #1
 801f3c8:	e07c      	b.n	801f4c4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801f3ca:	68fb      	ldr	r3, [r7, #12]
 801f3cc:	685b      	ldr	r3, [r3, #4]
 801f3ce:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801f3d0:	68fb      	ldr	r3, [r7, #12]
 801f3d2:	895b      	ldrh	r3, [r3, #10]
 801f3d4:	2b13      	cmp	r3, #19
 801f3d6:	d806      	bhi.n	801f3e6 <ip4_output_if_src+0x5e>
 801f3d8:	4b3c      	ldr	r3, [pc, #240]	; (801f4cc <ip4_output_if_src+0x144>)
 801f3da:	f240 3289 	movw	r2, #905	; 0x389
 801f3de:	493e      	ldr	r1, [pc, #248]	; (801f4d8 <ip4_output_if_src+0x150>)
 801f3e0:	483c      	ldr	r0, [pc, #240]	; (801f4d4 <ip4_output_if_src+0x14c>)
 801f3e2:	f001 f927 	bl	8020634 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801f3e6:	69fb      	ldr	r3, [r7, #28]
 801f3e8:	78fa      	ldrb	r2, [r7, #3]
 801f3ea:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801f3ec:	69fb      	ldr	r3, [r7, #28]
 801f3ee:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801f3f2:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801f3f4:	687b      	ldr	r3, [r7, #4]
 801f3f6:	681a      	ldr	r2, [r3, #0]
 801f3f8:	69fb      	ldr	r3, [r7, #28]
 801f3fa:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801f3fc:	8b7b      	ldrh	r3, [r7, #26]
 801f3fe:	089b      	lsrs	r3, r3, #2
 801f400:	b29b      	uxth	r3, r3
 801f402:	b2db      	uxtb	r3, r3
 801f404:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f408:	b2da      	uxtb	r2, r3
 801f40a:	69fb      	ldr	r3, [r7, #28]
 801f40c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801f40e:	69fb      	ldr	r3, [r7, #28]
 801f410:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801f414:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801f416:	68fb      	ldr	r3, [r7, #12]
 801f418:	891b      	ldrh	r3, [r3, #8]
 801f41a:	4618      	mov	r0, r3
 801f41c:	f7f6 fae6 	bl	80159ec <lwip_htons>
 801f420:	4603      	mov	r3, r0
 801f422:	461a      	mov	r2, r3
 801f424:	69fb      	ldr	r3, [r7, #28]
 801f426:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801f428:	69fb      	ldr	r3, [r7, #28]
 801f42a:	2200      	movs	r2, #0
 801f42c:	719a      	strb	r2, [r3, #6]
 801f42e:	2200      	movs	r2, #0
 801f430:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801f432:	4b2a      	ldr	r3, [pc, #168]	; (801f4dc <ip4_output_if_src+0x154>)
 801f434:	881b      	ldrh	r3, [r3, #0]
 801f436:	4618      	mov	r0, r3
 801f438:	f7f6 fad8 	bl	80159ec <lwip_htons>
 801f43c:	4603      	mov	r3, r0
 801f43e:	461a      	mov	r2, r3
 801f440:	69fb      	ldr	r3, [r7, #28]
 801f442:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801f444:	4b25      	ldr	r3, [pc, #148]	; (801f4dc <ip4_output_if_src+0x154>)
 801f446:	881b      	ldrh	r3, [r3, #0]
 801f448:	3301      	adds	r3, #1
 801f44a:	b29a      	uxth	r2, r3
 801f44c:	4b23      	ldr	r3, [pc, #140]	; (801f4dc <ip4_output_if_src+0x154>)
 801f44e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801f450:	68bb      	ldr	r3, [r7, #8]
 801f452:	2b00      	cmp	r3, #0
 801f454:	d104      	bne.n	801f460 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801f456:	4b22      	ldr	r3, [pc, #136]	; (801f4e0 <ip4_output_if_src+0x158>)
 801f458:	681a      	ldr	r2, [r3, #0]
 801f45a:	69fb      	ldr	r3, [r7, #28]
 801f45c:	60da      	str	r2, [r3, #12]
 801f45e:	e003      	b.n	801f468 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801f460:	68bb      	ldr	r3, [r7, #8]
 801f462:	681a      	ldr	r2, [r3, #0]
 801f464:	69fb      	ldr	r3, [r7, #28]
 801f466:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801f468:	69fb      	ldr	r3, [r7, #28]
 801f46a:	2200      	movs	r2, #0
 801f46c:	729a      	strb	r2, [r3, #10]
 801f46e:	2200      	movs	r2, #0
 801f470:	72da      	strb	r2, [r3, #11]
 801f472:	e00f      	b.n	801f494 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801f474:	68fb      	ldr	r3, [r7, #12]
 801f476:	895b      	ldrh	r3, [r3, #10]
 801f478:	2b13      	cmp	r3, #19
 801f47a:	d802      	bhi.n	801f482 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801f47c:	f06f 0301 	mvn.w	r3, #1
 801f480:	e020      	b.n	801f4c4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801f482:	68fb      	ldr	r3, [r7, #12]
 801f484:	685b      	ldr	r3, [r3, #4]
 801f486:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801f488:	69fb      	ldr	r3, [r7, #28]
 801f48a:	691b      	ldr	r3, [r3, #16]
 801f48c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801f48e:	f107 0314 	add.w	r3, r7, #20
 801f492:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801f494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f496:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801f498:	2b00      	cmp	r3, #0
 801f49a:	d00c      	beq.n	801f4b6 <ip4_output_if_src+0x12e>
 801f49c:	68fb      	ldr	r3, [r7, #12]
 801f49e:	891a      	ldrh	r2, [r3, #8]
 801f4a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f4a2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801f4a4:	429a      	cmp	r2, r3
 801f4a6:	d906      	bls.n	801f4b6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801f4a8:	687a      	ldr	r2, [r7, #4]
 801f4aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801f4ac:	68f8      	ldr	r0, [r7, #12]
 801f4ae:	f000 fd4b 	bl	801ff48 <ip4_frag>
 801f4b2:	4603      	mov	r3, r0
 801f4b4:	e006      	b.n	801f4c4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801f4b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f4b8:	695b      	ldr	r3, [r3, #20]
 801f4ba:	687a      	ldr	r2, [r7, #4]
 801f4bc:	68f9      	ldr	r1, [r7, #12]
 801f4be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801f4c0:	4798      	blx	r3
 801f4c2:	4603      	mov	r3, r0
}
 801f4c4:	4618      	mov	r0, r3
 801f4c6:	3720      	adds	r7, #32
 801f4c8:	46bd      	mov	sp, r7
 801f4ca:	bd80      	pop	{r7, pc}
 801f4cc:	080243cc 	.word	0x080243cc
 801f4d0:	08024400 	.word	0x08024400
 801f4d4:	0802440c 	.word	0x0802440c
 801f4d8:	08024434 	.word	0x08024434
 801f4dc:	2000947e 	.word	0x2000947e
 801f4e0:	08035390 	.word	0x08035390

0801f4e4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801f4e4:	b480      	push	{r7}
 801f4e6:	b085      	sub	sp, #20
 801f4e8:	af00      	add	r7, sp, #0
 801f4ea:	6078      	str	r0, [r7, #4]
 801f4ec:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801f4ee:	687b      	ldr	r3, [r7, #4]
 801f4f0:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801f4f2:	687b      	ldr	r3, [r7, #4]
 801f4f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801f4f8:	d002      	beq.n	801f500 <ip4_addr_isbroadcast_u32+0x1c>
 801f4fa:	687b      	ldr	r3, [r7, #4]
 801f4fc:	2b00      	cmp	r3, #0
 801f4fe:	d101      	bne.n	801f504 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801f500:	2301      	movs	r3, #1
 801f502:	e02a      	b.n	801f55a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801f504:	683b      	ldr	r3, [r7, #0]
 801f506:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801f50a:	f003 0302 	and.w	r3, r3, #2
 801f50e:	2b00      	cmp	r3, #0
 801f510:	d101      	bne.n	801f516 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801f512:	2300      	movs	r3, #0
 801f514:	e021      	b.n	801f55a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801f516:	683b      	ldr	r3, [r7, #0]
 801f518:	3304      	adds	r3, #4
 801f51a:	681b      	ldr	r3, [r3, #0]
 801f51c:	687a      	ldr	r2, [r7, #4]
 801f51e:	429a      	cmp	r2, r3
 801f520:	d101      	bne.n	801f526 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801f522:	2300      	movs	r3, #0
 801f524:	e019      	b.n	801f55a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801f526:	68fa      	ldr	r2, [r7, #12]
 801f528:	683b      	ldr	r3, [r7, #0]
 801f52a:	3304      	adds	r3, #4
 801f52c:	681b      	ldr	r3, [r3, #0]
 801f52e:	405a      	eors	r2, r3
 801f530:	683b      	ldr	r3, [r7, #0]
 801f532:	3308      	adds	r3, #8
 801f534:	681b      	ldr	r3, [r3, #0]
 801f536:	4013      	ands	r3, r2
 801f538:	2b00      	cmp	r3, #0
 801f53a:	d10d      	bne.n	801f558 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801f53c:	683b      	ldr	r3, [r7, #0]
 801f53e:	3308      	adds	r3, #8
 801f540:	681b      	ldr	r3, [r3, #0]
 801f542:	43da      	mvns	r2, r3
 801f544:	687b      	ldr	r3, [r7, #4]
 801f546:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801f548:	683b      	ldr	r3, [r7, #0]
 801f54a:	3308      	adds	r3, #8
 801f54c:	681b      	ldr	r3, [r3, #0]
 801f54e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801f550:	429a      	cmp	r2, r3
 801f552:	d101      	bne.n	801f558 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801f554:	2301      	movs	r3, #1
 801f556:	e000      	b.n	801f55a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801f558:	2300      	movs	r3, #0
  }
}
 801f55a:	4618      	mov	r0, r3
 801f55c:	3714      	adds	r7, #20
 801f55e:	46bd      	mov	sp, r7
 801f560:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f564:	4770      	bx	lr
	...

0801f568 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801f568:	b580      	push	{r7, lr}
 801f56a:	b084      	sub	sp, #16
 801f56c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801f56e:	2300      	movs	r3, #0
 801f570:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801f572:	4b12      	ldr	r3, [pc, #72]	; (801f5bc <ip_reass_tmr+0x54>)
 801f574:	681b      	ldr	r3, [r3, #0]
 801f576:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801f578:	e018      	b.n	801f5ac <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801f57a:	68fb      	ldr	r3, [r7, #12]
 801f57c:	7fdb      	ldrb	r3, [r3, #31]
 801f57e:	2b00      	cmp	r3, #0
 801f580:	d00b      	beq.n	801f59a <ip_reass_tmr+0x32>
      r->timer--;
 801f582:	68fb      	ldr	r3, [r7, #12]
 801f584:	7fdb      	ldrb	r3, [r3, #31]
 801f586:	3b01      	subs	r3, #1
 801f588:	b2da      	uxtb	r2, r3
 801f58a:	68fb      	ldr	r3, [r7, #12]
 801f58c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801f58e:	68fb      	ldr	r3, [r7, #12]
 801f590:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801f592:	68fb      	ldr	r3, [r7, #12]
 801f594:	681b      	ldr	r3, [r3, #0]
 801f596:	60fb      	str	r3, [r7, #12]
 801f598:	e008      	b.n	801f5ac <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801f59a:	68fb      	ldr	r3, [r7, #12]
 801f59c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801f59e:	68fb      	ldr	r3, [r7, #12]
 801f5a0:	681b      	ldr	r3, [r3, #0]
 801f5a2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801f5a4:	68b9      	ldr	r1, [r7, #8]
 801f5a6:	6878      	ldr	r0, [r7, #4]
 801f5a8:	f000 f80a 	bl	801f5c0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801f5ac:	68fb      	ldr	r3, [r7, #12]
 801f5ae:	2b00      	cmp	r3, #0
 801f5b0:	d1e3      	bne.n	801f57a <ip_reass_tmr+0x12>
    }
  }
}
 801f5b2:	bf00      	nop
 801f5b4:	3710      	adds	r7, #16
 801f5b6:	46bd      	mov	sp, r7
 801f5b8:	bd80      	pop	{r7, pc}
 801f5ba:	bf00      	nop
 801f5bc:	20009480 	.word	0x20009480

0801f5c0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801f5c0:	b580      	push	{r7, lr}
 801f5c2:	b088      	sub	sp, #32
 801f5c4:	af00      	add	r7, sp, #0
 801f5c6:	6078      	str	r0, [r7, #4]
 801f5c8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801f5ca:	2300      	movs	r3, #0
 801f5cc:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801f5ce:	683a      	ldr	r2, [r7, #0]
 801f5d0:	687b      	ldr	r3, [r7, #4]
 801f5d2:	429a      	cmp	r2, r3
 801f5d4:	d105      	bne.n	801f5e2 <ip_reass_free_complete_datagram+0x22>
 801f5d6:	4b45      	ldr	r3, [pc, #276]	; (801f6ec <ip_reass_free_complete_datagram+0x12c>)
 801f5d8:	22ab      	movs	r2, #171	; 0xab
 801f5da:	4945      	ldr	r1, [pc, #276]	; (801f6f0 <ip_reass_free_complete_datagram+0x130>)
 801f5dc:	4845      	ldr	r0, [pc, #276]	; (801f6f4 <ip_reass_free_complete_datagram+0x134>)
 801f5de:	f001 f829 	bl	8020634 <iprintf>
  if (prev != NULL) {
 801f5e2:	683b      	ldr	r3, [r7, #0]
 801f5e4:	2b00      	cmp	r3, #0
 801f5e6:	d00a      	beq.n	801f5fe <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801f5e8:	683b      	ldr	r3, [r7, #0]
 801f5ea:	681b      	ldr	r3, [r3, #0]
 801f5ec:	687a      	ldr	r2, [r7, #4]
 801f5ee:	429a      	cmp	r2, r3
 801f5f0:	d005      	beq.n	801f5fe <ip_reass_free_complete_datagram+0x3e>
 801f5f2:	4b3e      	ldr	r3, [pc, #248]	; (801f6ec <ip_reass_free_complete_datagram+0x12c>)
 801f5f4:	22ad      	movs	r2, #173	; 0xad
 801f5f6:	4940      	ldr	r1, [pc, #256]	; (801f6f8 <ip_reass_free_complete_datagram+0x138>)
 801f5f8:	483e      	ldr	r0, [pc, #248]	; (801f6f4 <ip_reass_free_complete_datagram+0x134>)
 801f5fa:	f001 f81b 	bl	8020634 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801f5fe:	687b      	ldr	r3, [r7, #4]
 801f600:	685b      	ldr	r3, [r3, #4]
 801f602:	685b      	ldr	r3, [r3, #4]
 801f604:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801f606:	697b      	ldr	r3, [r7, #20]
 801f608:	889b      	ldrh	r3, [r3, #4]
 801f60a:	b29b      	uxth	r3, r3
 801f60c:	2b00      	cmp	r3, #0
 801f60e:	d12a      	bne.n	801f666 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801f610:	687b      	ldr	r3, [r7, #4]
 801f612:	685b      	ldr	r3, [r3, #4]
 801f614:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801f616:	697b      	ldr	r3, [r7, #20]
 801f618:	681a      	ldr	r2, [r3, #0]
 801f61a:	687b      	ldr	r3, [r7, #4]
 801f61c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801f61e:	69bb      	ldr	r3, [r7, #24]
 801f620:	6858      	ldr	r0, [r3, #4]
 801f622:	687b      	ldr	r3, [r7, #4]
 801f624:	3308      	adds	r3, #8
 801f626:	2214      	movs	r2, #20
 801f628:	4619      	mov	r1, r3
 801f62a:	f000 fff0 	bl	802060e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801f62e:	2101      	movs	r1, #1
 801f630:	69b8      	ldr	r0, [r7, #24]
 801f632:	f7ff fc49 	bl	801eec8 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801f636:	69b8      	ldr	r0, [r7, #24]
 801f638:	f7f7 fe44 	bl	80172c4 <pbuf_clen>
 801f63c:	4603      	mov	r3, r0
 801f63e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801f640:	8bfa      	ldrh	r2, [r7, #30]
 801f642:	8a7b      	ldrh	r3, [r7, #18]
 801f644:	4413      	add	r3, r2
 801f646:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801f64a:	db05      	blt.n	801f658 <ip_reass_free_complete_datagram+0x98>
 801f64c:	4b27      	ldr	r3, [pc, #156]	; (801f6ec <ip_reass_free_complete_datagram+0x12c>)
 801f64e:	22bc      	movs	r2, #188	; 0xbc
 801f650:	492a      	ldr	r1, [pc, #168]	; (801f6fc <ip_reass_free_complete_datagram+0x13c>)
 801f652:	4828      	ldr	r0, [pc, #160]	; (801f6f4 <ip_reass_free_complete_datagram+0x134>)
 801f654:	f000 ffee 	bl	8020634 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801f658:	8bfa      	ldrh	r2, [r7, #30]
 801f65a:	8a7b      	ldrh	r3, [r7, #18]
 801f65c:	4413      	add	r3, r2
 801f65e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801f660:	69b8      	ldr	r0, [r7, #24]
 801f662:	f7f7 fda1 	bl	80171a8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801f666:	687b      	ldr	r3, [r7, #4]
 801f668:	685b      	ldr	r3, [r3, #4]
 801f66a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801f66c:	e01f      	b.n	801f6ae <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801f66e:	69bb      	ldr	r3, [r7, #24]
 801f670:	685b      	ldr	r3, [r3, #4]
 801f672:	617b      	str	r3, [r7, #20]
    pcur = p;
 801f674:	69bb      	ldr	r3, [r7, #24]
 801f676:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801f678:	697b      	ldr	r3, [r7, #20]
 801f67a:	681b      	ldr	r3, [r3, #0]
 801f67c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801f67e:	68f8      	ldr	r0, [r7, #12]
 801f680:	f7f7 fe20 	bl	80172c4 <pbuf_clen>
 801f684:	4603      	mov	r3, r0
 801f686:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801f688:	8bfa      	ldrh	r2, [r7, #30]
 801f68a:	8a7b      	ldrh	r3, [r7, #18]
 801f68c:	4413      	add	r3, r2
 801f68e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801f692:	db05      	blt.n	801f6a0 <ip_reass_free_complete_datagram+0xe0>
 801f694:	4b15      	ldr	r3, [pc, #84]	; (801f6ec <ip_reass_free_complete_datagram+0x12c>)
 801f696:	22cc      	movs	r2, #204	; 0xcc
 801f698:	4918      	ldr	r1, [pc, #96]	; (801f6fc <ip_reass_free_complete_datagram+0x13c>)
 801f69a:	4816      	ldr	r0, [pc, #88]	; (801f6f4 <ip_reass_free_complete_datagram+0x134>)
 801f69c:	f000 ffca 	bl	8020634 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801f6a0:	8bfa      	ldrh	r2, [r7, #30]
 801f6a2:	8a7b      	ldrh	r3, [r7, #18]
 801f6a4:	4413      	add	r3, r2
 801f6a6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801f6a8:	68f8      	ldr	r0, [r7, #12]
 801f6aa:	f7f7 fd7d 	bl	80171a8 <pbuf_free>
  while (p != NULL) {
 801f6ae:	69bb      	ldr	r3, [r7, #24]
 801f6b0:	2b00      	cmp	r3, #0
 801f6b2:	d1dc      	bne.n	801f66e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801f6b4:	6839      	ldr	r1, [r7, #0]
 801f6b6:	6878      	ldr	r0, [r7, #4]
 801f6b8:	f000 f8c2 	bl	801f840 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801f6bc:	4b10      	ldr	r3, [pc, #64]	; (801f700 <ip_reass_free_complete_datagram+0x140>)
 801f6be:	881b      	ldrh	r3, [r3, #0]
 801f6c0:	8bfa      	ldrh	r2, [r7, #30]
 801f6c2:	429a      	cmp	r2, r3
 801f6c4:	d905      	bls.n	801f6d2 <ip_reass_free_complete_datagram+0x112>
 801f6c6:	4b09      	ldr	r3, [pc, #36]	; (801f6ec <ip_reass_free_complete_datagram+0x12c>)
 801f6c8:	22d2      	movs	r2, #210	; 0xd2
 801f6ca:	490e      	ldr	r1, [pc, #56]	; (801f704 <ip_reass_free_complete_datagram+0x144>)
 801f6cc:	4809      	ldr	r0, [pc, #36]	; (801f6f4 <ip_reass_free_complete_datagram+0x134>)
 801f6ce:	f000 ffb1 	bl	8020634 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801f6d2:	4b0b      	ldr	r3, [pc, #44]	; (801f700 <ip_reass_free_complete_datagram+0x140>)
 801f6d4:	881a      	ldrh	r2, [r3, #0]
 801f6d6:	8bfb      	ldrh	r3, [r7, #30]
 801f6d8:	1ad3      	subs	r3, r2, r3
 801f6da:	b29a      	uxth	r2, r3
 801f6dc:	4b08      	ldr	r3, [pc, #32]	; (801f700 <ip_reass_free_complete_datagram+0x140>)
 801f6de:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801f6e0:	8bfb      	ldrh	r3, [r7, #30]
}
 801f6e2:	4618      	mov	r0, r3
 801f6e4:	3720      	adds	r7, #32
 801f6e6:	46bd      	mov	sp, r7
 801f6e8:	bd80      	pop	{r7, pc}
 801f6ea:	bf00      	nop
 801f6ec:	08024464 	.word	0x08024464
 801f6f0:	080244a0 	.word	0x080244a0
 801f6f4:	080244ac 	.word	0x080244ac
 801f6f8:	080244d4 	.word	0x080244d4
 801f6fc:	080244e8 	.word	0x080244e8
 801f700:	20009484 	.word	0x20009484
 801f704:	08024508 	.word	0x08024508

0801f708 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801f708:	b580      	push	{r7, lr}
 801f70a:	b08a      	sub	sp, #40	; 0x28
 801f70c:	af00      	add	r7, sp, #0
 801f70e:	6078      	str	r0, [r7, #4]
 801f710:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801f712:	2300      	movs	r3, #0
 801f714:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801f716:	2300      	movs	r3, #0
 801f718:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801f71a:	2300      	movs	r3, #0
 801f71c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801f71e:	2300      	movs	r3, #0
 801f720:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801f722:	2300      	movs	r3, #0
 801f724:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801f726:	4b28      	ldr	r3, [pc, #160]	; (801f7c8 <ip_reass_remove_oldest_datagram+0xc0>)
 801f728:	681b      	ldr	r3, [r3, #0]
 801f72a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801f72c:	e030      	b.n	801f790 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801f72e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f730:	695a      	ldr	r2, [r3, #20]
 801f732:	687b      	ldr	r3, [r7, #4]
 801f734:	68db      	ldr	r3, [r3, #12]
 801f736:	429a      	cmp	r2, r3
 801f738:	d10c      	bne.n	801f754 <ip_reass_remove_oldest_datagram+0x4c>
 801f73a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f73c:	699a      	ldr	r2, [r3, #24]
 801f73e:	687b      	ldr	r3, [r7, #4]
 801f740:	691b      	ldr	r3, [r3, #16]
 801f742:	429a      	cmp	r2, r3
 801f744:	d106      	bne.n	801f754 <ip_reass_remove_oldest_datagram+0x4c>
 801f746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f748:	899a      	ldrh	r2, [r3, #12]
 801f74a:	687b      	ldr	r3, [r7, #4]
 801f74c:	889b      	ldrh	r3, [r3, #4]
 801f74e:	b29b      	uxth	r3, r3
 801f750:	429a      	cmp	r2, r3
 801f752:	d014      	beq.n	801f77e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801f754:	693b      	ldr	r3, [r7, #16]
 801f756:	3301      	adds	r3, #1
 801f758:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801f75a:	6a3b      	ldr	r3, [r7, #32]
 801f75c:	2b00      	cmp	r3, #0
 801f75e:	d104      	bne.n	801f76a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801f760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f762:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801f764:	69fb      	ldr	r3, [r7, #28]
 801f766:	61bb      	str	r3, [r7, #24]
 801f768:	e009      	b.n	801f77e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801f76a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f76c:	7fda      	ldrb	r2, [r3, #31]
 801f76e:	6a3b      	ldr	r3, [r7, #32]
 801f770:	7fdb      	ldrb	r3, [r3, #31]
 801f772:	429a      	cmp	r2, r3
 801f774:	d803      	bhi.n	801f77e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801f776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f778:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801f77a:	69fb      	ldr	r3, [r7, #28]
 801f77c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801f77e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f780:	681b      	ldr	r3, [r3, #0]
 801f782:	2b00      	cmp	r3, #0
 801f784:	d001      	beq.n	801f78a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801f786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f788:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801f78a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f78c:	681b      	ldr	r3, [r3, #0]
 801f78e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801f790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f792:	2b00      	cmp	r3, #0
 801f794:	d1cb      	bne.n	801f72e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801f796:	6a3b      	ldr	r3, [r7, #32]
 801f798:	2b00      	cmp	r3, #0
 801f79a:	d008      	beq.n	801f7ae <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801f79c:	69b9      	ldr	r1, [r7, #24]
 801f79e:	6a38      	ldr	r0, [r7, #32]
 801f7a0:	f7ff ff0e 	bl	801f5c0 <ip_reass_free_complete_datagram>
 801f7a4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801f7a6:	697a      	ldr	r2, [r7, #20]
 801f7a8:	68fb      	ldr	r3, [r7, #12]
 801f7aa:	4413      	add	r3, r2
 801f7ac:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801f7ae:	697a      	ldr	r2, [r7, #20]
 801f7b0:	683b      	ldr	r3, [r7, #0]
 801f7b2:	429a      	cmp	r2, r3
 801f7b4:	da02      	bge.n	801f7bc <ip_reass_remove_oldest_datagram+0xb4>
 801f7b6:	693b      	ldr	r3, [r7, #16]
 801f7b8:	2b01      	cmp	r3, #1
 801f7ba:	dcac      	bgt.n	801f716 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801f7bc:	697b      	ldr	r3, [r7, #20]
}
 801f7be:	4618      	mov	r0, r3
 801f7c0:	3728      	adds	r7, #40	; 0x28
 801f7c2:	46bd      	mov	sp, r7
 801f7c4:	bd80      	pop	{r7, pc}
 801f7c6:	bf00      	nop
 801f7c8:	20009480 	.word	0x20009480

0801f7cc <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801f7cc:	b580      	push	{r7, lr}
 801f7ce:	b084      	sub	sp, #16
 801f7d0:	af00      	add	r7, sp, #0
 801f7d2:	6078      	str	r0, [r7, #4]
 801f7d4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801f7d6:	2004      	movs	r0, #4
 801f7d8:	f7f6 fdf4 	bl	80163c4 <memp_malloc>
 801f7dc:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801f7de:	68fb      	ldr	r3, [r7, #12]
 801f7e0:	2b00      	cmp	r3, #0
 801f7e2:	d110      	bne.n	801f806 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801f7e4:	6839      	ldr	r1, [r7, #0]
 801f7e6:	6878      	ldr	r0, [r7, #4]
 801f7e8:	f7ff ff8e 	bl	801f708 <ip_reass_remove_oldest_datagram>
 801f7ec:	4602      	mov	r2, r0
 801f7ee:	683b      	ldr	r3, [r7, #0]
 801f7f0:	4293      	cmp	r3, r2
 801f7f2:	dc03      	bgt.n	801f7fc <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801f7f4:	2004      	movs	r0, #4
 801f7f6:	f7f6 fde5 	bl	80163c4 <memp_malloc>
 801f7fa:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801f7fc:	68fb      	ldr	r3, [r7, #12]
 801f7fe:	2b00      	cmp	r3, #0
 801f800:	d101      	bne.n	801f806 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801f802:	2300      	movs	r3, #0
 801f804:	e016      	b.n	801f834 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801f806:	2220      	movs	r2, #32
 801f808:	2100      	movs	r1, #0
 801f80a:	68f8      	ldr	r0, [r7, #12]
 801f80c:	f000 ff0a 	bl	8020624 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801f810:	68fb      	ldr	r3, [r7, #12]
 801f812:	220f      	movs	r2, #15
 801f814:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801f816:	4b09      	ldr	r3, [pc, #36]	; (801f83c <ip_reass_enqueue_new_datagram+0x70>)
 801f818:	681a      	ldr	r2, [r3, #0]
 801f81a:	68fb      	ldr	r3, [r7, #12]
 801f81c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801f81e:	4a07      	ldr	r2, [pc, #28]	; (801f83c <ip_reass_enqueue_new_datagram+0x70>)
 801f820:	68fb      	ldr	r3, [r7, #12]
 801f822:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801f824:	68fb      	ldr	r3, [r7, #12]
 801f826:	3308      	adds	r3, #8
 801f828:	2214      	movs	r2, #20
 801f82a:	6879      	ldr	r1, [r7, #4]
 801f82c:	4618      	mov	r0, r3
 801f82e:	f000 feee 	bl	802060e <memcpy>
  return ipr;
 801f832:	68fb      	ldr	r3, [r7, #12]
}
 801f834:	4618      	mov	r0, r3
 801f836:	3710      	adds	r7, #16
 801f838:	46bd      	mov	sp, r7
 801f83a:	bd80      	pop	{r7, pc}
 801f83c:	20009480 	.word	0x20009480

0801f840 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801f840:	b580      	push	{r7, lr}
 801f842:	b082      	sub	sp, #8
 801f844:	af00      	add	r7, sp, #0
 801f846:	6078      	str	r0, [r7, #4]
 801f848:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801f84a:	4b10      	ldr	r3, [pc, #64]	; (801f88c <ip_reass_dequeue_datagram+0x4c>)
 801f84c:	681b      	ldr	r3, [r3, #0]
 801f84e:	687a      	ldr	r2, [r7, #4]
 801f850:	429a      	cmp	r2, r3
 801f852:	d104      	bne.n	801f85e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801f854:	687b      	ldr	r3, [r7, #4]
 801f856:	681b      	ldr	r3, [r3, #0]
 801f858:	4a0c      	ldr	r2, [pc, #48]	; (801f88c <ip_reass_dequeue_datagram+0x4c>)
 801f85a:	6013      	str	r3, [r2, #0]
 801f85c:	e00d      	b.n	801f87a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801f85e:	683b      	ldr	r3, [r7, #0]
 801f860:	2b00      	cmp	r3, #0
 801f862:	d106      	bne.n	801f872 <ip_reass_dequeue_datagram+0x32>
 801f864:	4b0a      	ldr	r3, [pc, #40]	; (801f890 <ip_reass_dequeue_datagram+0x50>)
 801f866:	f240 1245 	movw	r2, #325	; 0x145
 801f86a:	490a      	ldr	r1, [pc, #40]	; (801f894 <ip_reass_dequeue_datagram+0x54>)
 801f86c:	480a      	ldr	r0, [pc, #40]	; (801f898 <ip_reass_dequeue_datagram+0x58>)
 801f86e:	f000 fee1 	bl	8020634 <iprintf>
    prev->next = ipr->next;
 801f872:	687b      	ldr	r3, [r7, #4]
 801f874:	681a      	ldr	r2, [r3, #0]
 801f876:	683b      	ldr	r3, [r7, #0]
 801f878:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801f87a:	6879      	ldr	r1, [r7, #4]
 801f87c:	2004      	movs	r0, #4
 801f87e:	f7f6 fdf3 	bl	8016468 <memp_free>
}
 801f882:	bf00      	nop
 801f884:	3708      	adds	r7, #8
 801f886:	46bd      	mov	sp, r7
 801f888:	bd80      	pop	{r7, pc}
 801f88a:	bf00      	nop
 801f88c:	20009480 	.word	0x20009480
 801f890:	08024464 	.word	0x08024464
 801f894:	0802452c 	.word	0x0802452c
 801f898:	080244ac 	.word	0x080244ac

0801f89c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801f89c:	b580      	push	{r7, lr}
 801f89e:	b08c      	sub	sp, #48	; 0x30
 801f8a0:	af00      	add	r7, sp, #0
 801f8a2:	60f8      	str	r0, [r7, #12]
 801f8a4:	60b9      	str	r1, [r7, #8]
 801f8a6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801f8a8:	2300      	movs	r3, #0
 801f8aa:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801f8ac:	2301      	movs	r3, #1
 801f8ae:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801f8b0:	68bb      	ldr	r3, [r7, #8]
 801f8b2:	685b      	ldr	r3, [r3, #4]
 801f8b4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801f8b6:	69fb      	ldr	r3, [r7, #28]
 801f8b8:	885b      	ldrh	r3, [r3, #2]
 801f8ba:	b29b      	uxth	r3, r3
 801f8bc:	4618      	mov	r0, r3
 801f8be:	f7f6 f895 	bl	80159ec <lwip_htons>
 801f8c2:	4603      	mov	r3, r0
 801f8c4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801f8c6:	69fb      	ldr	r3, [r7, #28]
 801f8c8:	781b      	ldrb	r3, [r3, #0]
 801f8ca:	f003 030f 	and.w	r3, r3, #15
 801f8ce:	b2db      	uxtb	r3, r3
 801f8d0:	009b      	lsls	r3, r3, #2
 801f8d2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801f8d4:	7e7b      	ldrb	r3, [r7, #25]
 801f8d6:	b29b      	uxth	r3, r3
 801f8d8:	8b7a      	ldrh	r2, [r7, #26]
 801f8da:	429a      	cmp	r2, r3
 801f8dc:	d202      	bcs.n	801f8e4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f8de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801f8e2:	e135      	b.n	801fb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801f8e4:	7e7b      	ldrb	r3, [r7, #25]
 801f8e6:	b29b      	uxth	r3, r3
 801f8e8:	8b7a      	ldrh	r2, [r7, #26]
 801f8ea:	1ad3      	subs	r3, r2, r3
 801f8ec:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801f8ee:	69fb      	ldr	r3, [r7, #28]
 801f8f0:	88db      	ldrh	r3, [r3, #6]
 801f8f2:	b29b      	uxth	r3, r3
 801f8f4:	4618      	mov	r0, r3
 801f8f6:	f7f6 f879 	bl	80159ec <lwip_htons>
 801f8fa:	4603      	mov	r3, r0
 801f8fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801f900:	b29b      	uxth	r3, r3
 801f902:	00db      	lsls	r3, r3, #3
 801f904:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801f906:	68bb      	ldr	r3, [r7, #8]
 801f908:	685b      	ldr	r3, [r3, #4]
 801f90a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801f90c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f90e:	2200      	movs	r2, #0
 801f910:	701a      	strb	r2, [r3, #0]
 801f912:	2200      	movs	r2, #0
 801f914:	705a      	strb	r2, [r3, #1]
 801f916:	2200      	movs	r2, #0
 801f918:	709a      	strb	r2, [r3, #2]
 801f91a:	2200      	movs	r2, #0
 801f91c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801f91e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f920:	8afa      	ldrh	r2, [r7, #22]
 801f922:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801f924:	8afa      	ldrh	r2, [r7, #22]
 801f926:	8b7b      	ldrh	r3, [r7, #26]
 801f928:	4413      	add	r3, r2
 801f92a:	b29a      	uxth	r2, r3
 801f92c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f92e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801f930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f932:	88db      	ldrh	r3, [r3, #6]
 801f934:	b29b      	uxth	r3, r3
 801f936:	8afa      	ldrh	r2, [r7, #22]
 801f938:	429a      	cmp	r2, r3
 801f93a:	d902      	bls.n	801f942 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f93c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801f940:	e106      	b.n	801fb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801f942:	68fb      	ldr	r3, [r7, #12]
 801f944:	685b      	ldr	r3, [r3, #4]
 801f946:	627b      	str	r3, [r7, #36]	; 0x24
 801f948:	e068      	b.n	801fa1c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801f94a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f94c:	685b      	ldr	r3, [r3, #4]
 801f94e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801f950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f952:	889b      	ldrh	r3, [r3, #4]
 801f954:	b29a      	uxth	r2, r3
 801f956:	693b      	ldr	r3, [r7, #16]
 801f958:	889b      	ldrh	r3, [r3, #4]
 801f95a:	b29b      	uxth	r3, r3
 801f95c:	429a      	cmp	r2, r3
 801f95e:	d235      	bcs.n	801f9cc <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801f960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f962:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801f964:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801f966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f968:	2b00      	cmp	r3, #0
 801f96a:	d020      	beq.n	801f9ae <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801f96c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f96e:	889b      	ldrh	r3, [r3, #4]
 801f970:	b29a      	uxth	r2, r3
 801f972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f974:	88db      	ldrh	r3, [r3, #6]
 801f976:	b29b      	uxth	r3, r3
 801f978:	429a      	cmp	r2, r3
 801f97a:	d307      	bcc.n	801f98c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801f97c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f97e:	88db      	ldrh	r3, [r3, #6]
 801f980:	b29a      	uxth	r2, r3
 801f982:	693b      	ldr	r3, [r7, #16]
 801f984:	889b      	ldrh	r3, [r3, #4]
 801f986:	b29b      	uxth	r3, r3
 801f988:	429a      	cmp	r2, r3
 801f98a:	d902      	bls.n	801f992 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f98c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801f990:	e0de      	b.n	801fb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801f992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f994:	68ba      	ldr	r2, [r7, #8]
 801f996:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801f998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f99a:	88db      	ldrh	r3, [r3, #6]
 801f99c:	b29a      	uxth	r2, r3
 801f99e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f9a0:	889b      	ldrh	r3, [r3, #4]
 801f9a2:	b29b      	uxth	r3, r3
 801f9a4:	429a      	cmp	r2, r3
 801f9a6:	d03d      	beq.n	801fa24 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801f9a8:	2300      	movs	r3, #0
 801f9aa:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801f9ac:	e03a      	b.n	801fa24 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801f9ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f9b0:	88db      	ldrh	r3, [r3, #6]
 801f9b2:	b29a      	uxth	r2, r3
 801f9b4:	693b      	ldr	r3, [r7, #16]
 801f9b6:	889b      	ldrh	r3, [r3, #4]
 801f9b8:	b29b      	uxth	r3, r3
 801f9ba:	429a      	cmp	r2, r3
 801f9bc:	d902      	bls.n	801f9c4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f9be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801f9c2:	e0c5      	b.n	801fb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801f9c4:	68fb      	ldr	r3, [r7, #12]
 801f9c6:	68ba      	ldr	r2, [r7, #8]
 801f9c8:	605a      	str	r2, [r3, #4]
      break;
 801f9ca:	e02b      	b.n	801fa24 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801f9cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f9ce:	889b      	ldrh	r3, [r3, #4]
 801f9d0:	b29a      	uxth	r2, r3
 801f9d2:	693b      	ldr	r3, [r7, #16]
 801f9d4:	889b      	ldrh	r3, [r3, #4]
 801f9d6:	b29b      	uxth	r3, r3
 801f9d8:	429a      	cmp	r2, r3
 801f9da:	d102      	bne.n	801f9e2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f9dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801f9e0:	e0b6      	b.n	801fb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801f9e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f9e4:	889b      	ldrh	r3, [r3, #4]
 801f9e6:	b29a      	uxth	r2, r3
 801f9e8:	693b      	ldr	r3, [r7, #16]
 801f9ea:	88db      	ldrh	r3, [r3, #6]
 801f9ec:	b29b      	uxth	r3, r3
 801f9ee:	429a      	cmp	r2, r3
 801f9f0:	d202      	bcs.n	801f9f8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f9f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801f9f6:	e0ab      	b.n	801fb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801f9f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f9fa:	2b00      	cmp	r3, #0
 801f9fc:	d009      	beq.n	801fa12 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801f9fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fa00:	88db      	ldrh	r3, [r3, #6]
 801fa02:	b29a      	uxth	r2, r3
 801fa04:	693b      	ldr	r3, [r7, #16]
 801fa06:	889b      	ldrh	r3, [r3, #4]
 801fa08:	b29b      	uxth	r3, r3
 801fa0a:	429a      	cmp	r2, r3
 801fa0c:	d001      	beq.n	801fa12 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801fa0e:	2300      	movs	r3, #0
 801fa10:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801fa12:	693b      	ldr	r3, [r7, #16]
 801fa14:	681b      	ldr	r3, [r3, #0]
 801fa16:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801fa18:	693b      	ldr	r3, [r7, #16]
 801fa1a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801fa1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fa1e:	2b00      	cmp	r3, #0
 801fa20:	d193      	bne.n	801f94a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801fa22:	e000      	b.n	801fa26 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801fa24:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801fa26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fa28:	2b00      	cmp	r3, #0
 801fa2a:	d12d      	bne.n	801fa88 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801fa2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fa2e:	2b00      	cmp	r3, #0
 801fa30:	d01c      	beq.n	801fa6c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801fa32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fa34:	88db      	ldrh	r3, [r3, #6]
 801fa36:	b29a      	uxth	r2, r3
 801fa38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fa3a:	889b      	ldrh	r3, [r3, #4]
 801fa3c:	b29b      	uxth	r3, r3
 801fa3e:	429a      	cmp	r2, r3
 801fa40:	d906      	bls.n	801fa50 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801fa42:	4b45      	ldr	r3, [pc, #276]	; (801fb58 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801fa44:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801fa48:	4944      	ldr	r1, [pc, #272]	; (801fb5c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801fa4a:	4845      	ldr	r0, [pc, #276]	; (801fb60 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801fa4c:	f000 fdf2 	bl	8020634 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801fa50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fa52:	68ba      	ldr	r2, [r7, #8]
 801fa54:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801fa56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fa58:	88db      	ldrh	r3, [r3, #6]
 801fa5a:	b29a      	uxth	r2, r3
 801fa5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fa5e:	889b      	ldrh	r3, [r3, #4]
 801fa60:	b29b      	uxth	r3, r3
 801fa62:	429a      	cmp	r2, r3
 801fa64:	d010      	beq.n	801fa88 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801fa66:	2300      	movs	r3, #0
 801fa68:	623b      	str	r3, [r7, #32]
 801fa6a:	e00d      	b.n	801fa88 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801fa6c:	68fb      	ldr	r3, [r7, #12]
 801fa6e:	685b      	ldr	r3, [r3, #4]
 801fa70:	2b00      	cmp	r3, #0
 801fa72:	d006      	beq.n	801fa82 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801fa74:	4b38      	ldr	r3, [pc, #224]	; (801fb58 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801fa76:	f240 12bf 	movw	r2, #447	; 0x1bf
 801fa7a:	493a      	ldr	r1, [pc, #232]	; (801fb64 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801fa7c:	4838      	ldr	r0, [pc, #224]	; (801fb60 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801fa7e:	f000 fdd9 	bl	8020634 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801fa82:	68fb      	ldr	r3, [r7, #12]
 801fa84:	68ba      	ldr	r2, [r7, #8]
 801fa86:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801fa88:	687b      	ldr	r3, [r7, #4]
 801fa8a:	2b00      	cmp	r3, #0
 801fa8c:	d105      	bne.n	801fa9a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801fa8e:	68fb      	ldr	r3, [r7, #12]
 801fa90:	7f9b      	ldrb	r3, [r3, #30]
 801fa92:	f003 0301 	and.w	r3, r3, #1
 801fa96:	2b00      	cmp	r3, #0
 801fa98:	d059      	beq.n	801fb4e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801fa9a:	6a3b      	ldr	r3, [r7, #32]
 801fa9c:	2b00      	cmp	r3, #0
 801fa9e:	d04f      	beq.n	801fb40 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801faa0:	68fb      	ldr	r3, [r7, #12]
 801faa2:	685b      	ldr	r3, [r3, #4]
 801faa4:	2b00      	cmp	r3, #0
 801faa6:	d006      	beq.n	801fab6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801faa8:	68fb      	ldr	r3, [r7, #12]
 801faaa:	685b      	ldr	r3, [r3, #4]
 801faac:	685b      	ldr	r3, [r3, #4]
 801faae:	889b      	ldrh	r3, [r3, #4]
 801fab0:	b29b      	uxth	r3, r3
 801fab2:	2b00      	cmp	r3, #0
 801fab4:	d002      	beq.n	801fabc <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801fab6:	2300      	movs	r3, #0
 801fab8:	623b      	str	r3, [r7, #32]
 801faba:	e041      	b.n	801fb40 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801fabc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fabe:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801fac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fac2:	681b      	ldr	r3, [r3, #0]
 801fac4:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801fac6:	e012      	b.n	801faee <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801fac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801faca:	685b      	ldr	r3, [r3, #4]
 801facc:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801face:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fad0:	88db      	ldrh	r3, [r3, #6]
 801fad2:	b29a      	uxth	r2, r3
 801fad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fad6:	889b      	ldrh	r3, [r3, #4]
 801fad8:	b29b      	uxth	r3, r3
 801fada:	429a      	cmp	r2, r3
 801fadc:	d002      	beq.n	801fae4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801fade:	2300      	movs	r3, #0
 801fae0:	623b      	str	r3, [r7, #32]
            break;
 801fae2:	e007      	b.n	801faf4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801fae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fae6:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801fae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801faea:	681b      	ldr	r3, [r3, #0]
 801faec:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801faee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801faf0:	2b00      	cmp	r3, #0
 801faf2:	d1e9      	bne.n	801fac8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801faf4:	6a3b      	ldr	r3, [r7, #32]
 801faf6:	2b00      	cmp	r3, #0
 801faf8:	d022      	beq.n	801fb40 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801fafa:	68fb      	ldr	r3, [r7, #12]
 801fafc:	685b      	ldr	r3, [r3, #4]
 801fafe:	2b00      	cmp	r3, #0
 801fb00:	d106      	bne.n	801fb10 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801fb02:	4b15      	ldr	r3, [pc, #84]	; (801fb58 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801fb04:	f240 12df 	movw	r2, #479	; 0x1df
 801fb08:	4917      	ldr	r1, [pc, #92]	; (801fb68 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801fb0a:	4815      	ldr	r0, [pc, #84]	; (801fb60 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801fb0c:	f000 fd92 	bl	8020634 <iprintf>
          LWIP_ASSERT("sanity check",
 801fb10:	68fb      	ldr	r3, [r7, #12]
 801fb12:	685b      	ldr	r3, [r3, #4]
 801fb14:	685b      	ldr	r3, [r3, #4]
 801fb16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801fb18:	429a      	cmp	r2, r3
 801fb1a:	d106      	bne.n	801fb2a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801fb1c:	4b0e      	ldr	r3, [pc, #56]	; (801fb58 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801fb1e:	f240 12e1 	movw	r2, #481	; 0x1e1
 801fb22:	4911      	ldr	r1, [pc, #68]	; (801fb68 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801fb24:	480e      	ldr	r0, [pc, #56]	; (801fb60 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801fb26:	f000 fd85 	bl	8020634 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801fb2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fb2c:	681b      	ldr	r3, [r3, #0]
 801fb2e:	2b00      	cmp	r3, #0
 801fb30:	d006      	beq.n	801fb40 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801fb32:	4b09      	ldr	r3, [pc, #36]	; (801fb58 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801fb34:	f240 12e3 	movw	r2, #483	; 0x1e3
 801fb38:	490c      	ldr	r1, [pc, #48]	; (801fb6c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801fb3a:	4809      	ldr	r0, [pc, #36]	; (801fb60 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801fb3c:	f000 fd7a 	bl	8020634 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801fb40:	6a3b      	ldr	r3, [r7, #32]
 801fb42:	2b00      	cmp	r3, #0
 801fb44:	bf14      	ite	ne
 801fb46:	2301      	movne	r3, #1
 801fb48:	2300      	moveq	r3, #0
 801fb4a:	b2db      	uxtb	r3, r3
 801fb4c:	e000      	b.n	801fb50 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801fb4e:	2300      	movs	r3, #0
}
 801fb50:	4618      	mov	r0, r3
 801fb52:	3730      	adds	r7, #48	; 0x30
 801fb54:	46bd      	mov	sp, r7
 801fb56:	bd80      	pop	{r7, pc}
 801fb58:	08024464 	.word	0x08024464
 801fb5c:	08024548 	.word	0x08024548
 801fb60:	080244ac 	.word	0x080244ac
 801fb64:	08024568 	.word	0x08024568
 801fb68:	080245a0 	.word	0x080245a0
 801fb6c:	080245b0 	.word	0x080245b0

0801fb70 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801fb70:	b580      	push	{r7, lr}
 801fb72:	b08e      	sub	sp, #56	; 0x38
 801fb74:	af00      	add	r7, sp, #0
 801fb76:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801fb78:	687b      	ldr	r3, [r7, #4]
 801fb7a:	685b      	ldr	r3, [r3, #4]
 801fb7c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801fb7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fb80:	781b      	ldrb	r3, [r3, #0]
 801fb82:	f003 030f 	and.w	r3, r3, #15
 801fb86:	b2db      	uxtb	r3, r3
 801fb88:	009b      	lsls	r3, r3, #2
 801fb8a:	b2db      	uxtb	r3, r3
 801fb8c:	2b14      	cmp	r3, #20
 801fb8e:	f040 8167 	bne.w	801fe60 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801fb92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fb94:	88db      	ldrh	r3, [r3, #6]
 801fb96:	b29b      	uxth	r3, r3
 801fb98:	4618      	mov	r0, r3
 801fb9a:	f7f5 ff27 	bl	80159ec <lwip_htons>
 801fb9e:	4603      	mov	r3, r0
 801fba0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801fba4:	b29b      	uxth	r3, r3
 801fba6:	00db      	lsls	r3, r3, #3
 801fba8:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801fbaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fbac:	885b      	ldrh	r3, [r3, #2]
 801fbae:	b29b      	uxth	r3, r3
 801fbb0:	4618      	mov	r0, r3
 801fbb2:	f7f5 ff1b 	bl	80159ec <lwip_htons>
 801fbb6:	4603      	mov	r3, r0
 801fbb8:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801fbba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fbbc:	781b      	ldrb	r3, [r3, #0]
 801fbbe:	f003 030f 	and.w	r3, r3, #15
 801fbc2:	b2db      	uxtb	r3, r3
 801fbc4:	009b      	lsls	r3, r3, #2
 801fbc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801fbca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801fbce:	b29b      	uxth	r3, r3
 801fbd0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801fbd2:	429a      	cmp	r2, r3
 801fbd4:	f0c0 8146 	bcc.w	801fe64 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801fbd8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801fbdc:	b29b      	uxth	r3, r3
 801fbde:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801fbe0:	1ad3      	subs	r3, r2, r3
 801fbe2:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801fbe4:	6878      	ldr	r0, [r7, #4]
 801fbe6:	f7f7 fb6d 	bl	80172c4 <pbuf_clen>
 801fbea:	4603      	mov	r3, r0
 801fbec:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801fbee:	4ba3      	ldr	r3, [pc, #652]	; (801fe7c <ip4_reass+0x30c>)
 801fbf0:	881b      	ldrh	r3, [r3, #0]
 801fbf2:	461a      	mov	r2, r3
 801fbf4:	8c3b      	ldrh	r3, [r7, #32]
 801fbf6:	4413      	add	r3, r2
 801fbf8:	2b0a      	cmp	r3, #10
 801fbfa:	dd10      	ble.n	801fc1e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801fbfc:	8c3b      	ldrh	r3, [r7, #32]
 801fbfe:	4619      	mov	r1, r3
 801fc00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801fc02:	f7ff fd81 	bl	801f708 <ip_reass_remove_oldest_datagram>
 801fc06:	4603      	mov	r3, r0
 801fc08:	2b00      	cmp	r3, #0
 801fc0a:	f000 812d 	beq.w	801fe68 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801fc0e:	4b9b      	ldr	r3, [pc, #620]	; (801fe7c <ip4_reass+0x30c>)
 801fc10:	881b      	ldrh	r3, [r3, #0]
 801fc12:	461a      	mov	r2, r3
 801fc14:	8c3b      	ldrh	r3, [r7, #32]
 801fc16:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801fc18:	2b0a      	cmp	r3, #10
 801fc1a:	f300 8125 	bgt.w	801fe68 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801fc1e:	4b98      	ldr	r3, [pc, #608]	; (801fe80 <ip4_reass+0x310>)
 801fc20:	681b      	ldr	r3, [r3, #0]
 801fc22:	633b      	str	r3, [r7, #48]	; 0x30
 801fc24:	e015      	b.n	801fc52 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801fc26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fc28:	695a      	ldr	r2, [r3, #20]
 801fc2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fc2c:	68db      	ldr	r3, [r3, #12]
 801fc2e:	429a      	cmp	r2, r3
 801fc30:	d10c      	bne.n	801fc4c <ip4_reass+0xdc>
 801fc32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fc34:	699a      	ldr	r2, [r3, #24]
 801fc36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fc38:	691b      	ldr	r3, [r3, #16]
 801fc3a:	429a      	cmp	r2, r3
 801fc3c:	d106      	bne.n	801fc4c <ip4_reass+0xdc>
 801fc3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fc40:	899a      	ldrh	r2, [r3, #12]
 801fc42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fc44:	889b      	ldrh	r3, [r3, #4]
 801fc46:	b29b      	uxth	r3, r3
 801fc48:	429a      	cmp	r2, r3
 801fc4a:	d006      	beq.n	801fc5a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801fc4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fc4e:	681b      	ldr	r3, [r3, #0]
 801fc50:	633b      	str	r3, [r7, #48]	; 0x30
 801fc52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fc54:	2b00      	cmp	r3, #0
 801fc56:	d1e6      	bne.n	801fc26 <ip4_reass+0xb6>
 801fc58:	e000      	b.n	801fc5c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801fc5a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801fc5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fc5e:	2b00      	cmp	r3, #0
 801fc60:	d109      	bne.n	801fc76 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801fc62:	8c3b      	ldrh	r3, [r7, #32]
 801fc64:	4619      	mov	r1, r3
 801fc66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801fc68:	f7ff fdb0 	bl	801f7cc <ip_reass_enqueue_new_datagram>
 801fc6c:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801fc6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fc70:	2b00      	cmp	r3, #0
 801fc72:	d11c      	bne.n	801fcae <ip4_reass+0x13e>
      goto nullreturn;
 801fc74:	e0f9      	b.n	801fe6a <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801fc76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fc78:	88db      	ldrh	r3, [r3, #6]
 801fc7a:	b29b      	uxth	r3, r3
 801fc7c:	4618      	mov	r0, r3
 801fc7e:	f7f5 feb5 	bl	80159ec <lwip_htons>
 801fc82:	4603      	mov	r3, r0
 801fc84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801fc88:	2b00      	cmp	r3, #0
 801fc8a:	d110      	bne.n	801fcae <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801fc8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fc8e:	89db      	ldrh	r3, [r3, #14]
 801fc90:	4618      	mov	r0, r3
 801fc92:	f7f5 feab 	bl	80159ec <lwip_htons>
 801fc96:	4603      	mov	r3, r0
 801fc98:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801fc9c:	2b00      	cmp	r3, #0
 801fc9e:	d006      	beq.n	801fcae <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801fca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fca2:	3308      	adds	r3, #8
 801fca4:	2214      	movs	r2, #20
 801fca6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801fca8:	4618      	mov	r0, r3
 801fcaa:	f000 fcb0 	bl	802060e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801fcae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fcb0:	88db      	ldrh	r3, [r3, #6]
 801fcb2:	b29b      	uxth	r3, r3
 801fcb4:	f003 0320 	and.w	r3, r3, #32
 801fcb8:	2b00      	cmp	r3, #0
 801fcba:	bf0c      	ite	eq
 801fcbc:	2301      	moveq	r3, #1
 801fcbe:	2300      	movne	r3, #0
 801fcc0:	b2db      	uxtb	r3, r3
 801fcc2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801fcc4:	69fb      	ldr	r3, [r7, #28]
 801fcc6:	2b00      	cmp	r3, #0
 801fcc8:	d00e      	beq.n	801fce8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801fcca:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801fccc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801fcce:	4413      	add	r3, r2
 801fcd0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801fcd2:	8b7a      	ldrh	r2, [r7, #26]
 801fcd4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801fcd6:	429a      	cmp	r2, r3
 801fcd8:	f0c0 80a0 	bcc.w	801fe1c <ip4_reass+0x2ac>
 801fcdc:	8b7b      	ldrh	r3, [r7, #26]
 801fcde:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801fce2:	4293      	cmp	r3, r2
 801fce4:	f200 809a 	bhi.w	801fe1c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801fce8:	69fa      	ldr	r2, [r7, #28]
 801fcea:	6879      	ldr	r1, [r7, #4]
 801fcec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801fcee:	f7ff fdd5 	bl	801f89c <ip_reass_chain_frag_into_datagram_and_validate>
 801fcf2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801fcf4:	697b      	ldr	r3, [r7, #20]
 801fcf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801fcfa:	f000 8091 	beq.w	801fe20 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801fcfe:	4b5f      	ldr	r3, [pc, #380]	; (801fe7c <ip4_reass+0x30c>)
 801fd00:	881a      	ldrh	r2, [r3, #0]
 801fd02:	8c3b      	ldrh	r3, [r7, #32]
 801fd04:	4413      	add	r3, r2
 801fd06:	b29a      	uxth	r2, r3
 801fd08:	4b5c      	ldr	r3, [pc, #368]	; (801fe7c <ip4_reass+0x30c>)
 801fd0a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801fd0c:	69fb      	ldr	r3, [r7, #28]
 801fd0e:	2b00      	cmp	r3, #0
 801fd10:	d00d      	beq.n	801fd2e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801fd12:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801fd14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801fd16:	4413      	add	r3, r2
 801fd18:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801fd1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fd1c:	8a7a      	ldrh	r2, [r7, #18]
 801fd1e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801fd20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fd22:	7f9b      	ldrb	r3, [r3, #30]
 801fd24:	f043 0301 	orr.w	r3, r3, #1
 801fd28:	b2da      	uxtb	r2, r3
 801fd2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fd2c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801fd2e:	697b      	ldr	r3, [r7, #20]
 801fd30:	2b01      	cmp	r3, #1
 801fd32:	d171      	bne.n	801fe18 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801fd34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fd36:	8b9b      	ldrh	r3, [r3, #28]
 801fd38:	3314      	adds	r3, #20
 801fd3a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801fd3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fd3e:	685b      	ldr	r3, [r3, #4]
 801fd40:	685b      	ldr	r3, [r3, #4]
 801fd42:	681b      	ldr	r3, [r3, #0]
 801fd44:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801fd46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fd48:	685b      	ldr	r3, [r3, #4]
 801fd4a:	685b      	ldr	r3, [r3, #4]
 801fd4c:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801fd4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fd50:	3308      	adds	r3, #8
 801fd52:	2214      	movs	r2, #20
 801fd54:	4619      	mov	r1, r3
 801fd56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801fd58:	f000 fc59 	bl	802060e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801fd5c:	8a3b      	ldrh	r3, [r7, #16]
 801fd5e:	4618      	mov	r0, r3
 801fd60:	f7f5 fe44 	bl	80159ec <lwip_htons>
 801fd64:	4603      	mov	r3, r0
 801fd66:	461a      	mov	r2, r3
 801fd68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fd6a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801fd6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fd6e:	2200      	movs	r2, #0
 801fd70:	719a      	strb	r2, [r3, #6]
 801fd72:	2200      	movs	r2, #0
 801fd74:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801fd76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fd78:	2200      	movs	r2, #0
 801fd7a:	729a      	strb	r2, [r3, #10]
 801fd7c:	2200      	movs	r2, #0
 801fd7e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801fd80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fd82:	685b      	ldr	r3, [r3, #4]
 801fd84:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801fd86:	e00d      	b.n	801fda4 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801fd88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801fd8a:	685b      	ldr	r3, [r3, #4]
 801fd8c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801fd8e:	2114      	movs	r1, #20
 801fd90:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801fd92:	f7f7 f983 	bl	801709c <pbuf_remove_header>
      pbuf_cat(p, r);
 801fd96:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801fd98:	6878      	ldr	r0, [r7, #4]
 801fd9a:	f7f7 fad3 	bl	8017344 <pbuf_cat>
      r = iprh->next_pbuf;
 801fd9e:	68fb      	ldr	r3, [r7, #12]
 801fda0:	681b      	ldr	r3, [r3, #0]
 801fda2:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801fda4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801fda6:	2b00      	cmp	r3, #0
 801fda8:	d1ee      	bne.n	801fd88 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801fdaa:	4b35      	ldr	r3, [pc, #212]	; (801fe80 <ip4_reass+0x310>)
 801fdac:	681b      	ldr	r3, [r3, #0]
 801fdae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801fdb0:	429a      	cmp	r2, r3
 801fdb2:	d102      	bne.n	801fdba <ip4_reass+0x24a>
      ipr_prev = NULL;
 801fdb4:	2300      	movs	r3, #0
 801fdb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 801fdb8:	e010      	b.n	801fddc <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801fdba:	4b31      	ldr	r3, [pc, #196]	; (801fe80 <ip4_reass+0x310>)
 801fdbc:	681b      	ldr	r3, [r3, #0]
 801fdbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 801fdc0:	e007      	b.n	801fdd2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801fdc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fdc4:	681b      	ldr	r3, [r3, #0]
 801fdc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801fdc8:	429a      	cmp	r2, r3
 801fdca:	d006      	beq.n	801fdda <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801fdcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fdce:	681b      	ldr	r3, [r3, #0]
 801fdd0:	62fb      	str	r3, [r7, #44]	; 0x2c
 801fdd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fdd4:	2b00      	cmp	r3, #0
 801fdd6:	d1f4      	bne.n	801fdc2 <ip4_reass+0x252>
 801fdd8:	e000      	b.n	801fddc <ip4_reass+0x26c>
          break;
 801fdda:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801fddc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801fdde:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801fde0:	f7ff fd2e 	bl	801f840 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801fde4:	6878      	ldr	r0, [r7, #4]
 801fde6:	f7f7 fa6d 	bl	80172c4 <pbuf_clen>
 801fdea:	4603      	mov	r3, r0
 801fdec:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801fdee:	4b23      	ldr	r3, [pc, #140]	; (801fe7c <ip4_reass+0x30c>)
 801fdf0:	881b      	ldrh	r3, [r3, #0]
 801fdf2:	8c3a      	ldrh	r2, [r7, #32]
 801fdf4:	429a      	cmp	r2, r3
 801fdf6:	d906      	bls.n	801fe06 <ip4_reass+0x296>
 801fdf8:	4b22      	ldr	r3, [pc, #136]	; (801fe84 <ip4_reass+0x314>)
 801fdfa:	f240 229b 	movw	r2, #667	; 0x29b
 801fdfe:	4922      	ldr	r1, [pc, #136]	; (801fe88 <ip4_reass+0x318>)
 801fe00:	4822      	ldr	r0, [pc, #136]	; (801fe8c <ip4_reass+0x31c>)
 801fe02:	f000 fc17 	bl	8020634 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801fe06:	4b1d      	ldr	r3, [pc, #116]	; (801fe7c <ip4_reass+0x30c>)
 801fe08:	881a      	ldrh	r2, [r3, #0]
 801fe0a:	8c3b      	ldrh	r3, [r7, #32]
 801fe0c:	1ad3      	subs	r3, r2, r3
 801fe0e:	b29a      	uxth	r2, r3
 801fe10:	4b1a      	ldr	r3, [pc, #104]	; (801fe7c <ip4_reass+0x30c>)
 801fe12:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801fe14:	687b      	ldr	r3, [r7, #4]
 801fe16:	e02c      	b.n	801fe72 <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801fe18:	2300      	movs	r3, #0
 801fe1a:	e02a      	b.n	801fe72 <ip4_reass+0x302>

nullreturn_ipr:
 801fe1c:	bf00      	nop
 801fe1e:	e000      	b.n	801fe22 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801fe20:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801fe22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fe24:	2b00      	cmp	r3, #0
 801fe26:	d106      	bne.n	801fe36 <ip4_reass+0x2c6>
 801fe28:	4b16      	ldr	r3, [pc, #88]	; (801fe84 <ip4_reass+0x314>)
 801fe2a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801fe2e:	4918      	ldr	r1, [pc, #96]	; (801fe90 <ip4_reass+0x320>)
 801fe30:	4816      	ldr	r0, [pc, #88]	; (801fe8c <ip4_reass+0x31c>)
 801fe32:	f000 fbff 	bl	8020634 <iprintf>
  if (ipr->p == NULL) {
 801fe36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fe38:	685b      	ldr	r3, [r3, #4]
 801fe3a:	2b00      	cmp	r3, #0
 801fe3c:	d114      	bne.n	801fe68 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801fe3e:	4b10      	ldr	r3, [pc, #64]	; (801fe80 <ip4_reass+0x310>)
 801fe40:	681b      	ldr	r3, [r3, #0]
 801fe42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801fe44:	429a      	cmp	r2, r3
 801fe46:	d006      	beq.n	801fe56 <ip4_reass+0x2e6>
 801fe48:	4b0e      	ldr	r3, [pc, #56]	; (801fe84 <ip4_reass+0x314>)
 801fe4a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801fe4e:	4911      	ldr	r1, [pc, #68]	; (801fe94 <ip4_reass+0x324>)
 801fe50:	480e      	ldr	r0, [pc, #56]	; (801fe8c <ip4_reass+0x31c>)
 801fe52:	f000 fbef 	bl	8020634 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801fe56:	2100      	movs	r1, #0
 801fe58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801fe5a:	f7ff fcf1 	bl	801f840 <ip_reass_dequeue_datagram>
 801fe5e:	e004      	b.n	801fe6a <ip4_reass+0x2fa>
    goto nullreturn;
 801fe60:	bf00      	nop
 801fe62:	e002      	b.n	801fe6a <ip4_reass+0x2fa>
    goto nullreturn;
 801fe64:	bf00      	nop
 801fe66:	e000      	b.n	801fe6a <ip4_reass+0x2fa>
  }

nullreturn:
 801fe68:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801fe6a:	6878      	ldr	r0, [r7, #4]
 801fe6c:	f7f7 f99c 	bl	80171a8 <pbuf_free>
  return NULL;
 801fe70:	2300      	movs	r3, #0
}
 801fe72:	4618      	mov	r0, r3
 801fe74:	3738      	adds	r7, #56	; 0x38
 801fe76:	46bd      	mov	sp, r7
 801fe78:	bd80      	pop	{r7, pc}
 801fe7a:	bf00      	nop
 801fe7c:	20009484 	.word	0x20009484
 801fe80:	20009480 	.word	0x20009480
 801fe84:	08024464 	.word	0x08024464
 801fe88:	080245d4 	.word	0x080245d4
 801fe8c:	080244ac 	.word	0x080244ac
 801fe90:	080245f0 	.word	0x080245f0
 801fe94:	080245fc 	.word	0x080245fc

0801fe98 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801fe98:	b580      	push	{r7, lr}
 801fe9a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801fe9c:	2005      	movs	r0, #5
 801fe9e:	f7f6 fa91 	bl	80163c4 <memp_malloc>
 801fea2:	4603      	mov	r3, r0
}
 801fea4:	4618      	mov	r0, r3
 801fea6:	bd80      	pop	{r7, pc}

0801fea8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801fea8:	b580      	push	{r7, lr}
 801feaa:	b082      	sub	sp, #8
 801feac:	af00      	add	r7, sp, #0
 801feae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801feb0:	687b      	ldr	r3, [r7, #4]
 801feb2:	2b00      	cmp	r3, #0
 801feb4:	d106      	bne.n	801fec4 <ip_frag_free_pbuf_custom_ref+0x1c>
 801feb6:	4b07      	ldr	r3, [pc, #28]	; (801fed4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801feb8:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801febc:	4906      	ldr	r1, [pc, #24]	; (801fed8 <ip_frag_free_pbuf_custom_ref+0x30>)
 801febe:	4807      	ldr	r0, [pc, #28]	; (801fedc <ip_frag_free_pbuf_custom_ref+0x34>)
 801fec0:	f000 fbb8 	bl	8020634 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801fec4:	6879      	ldr	r1, [r7, #4]
 801fec6:	2005      	movs	r0, #5
 801fec8:	f7f6 face 	bl	8016468 <memp_free>
}
 801fecc:	bf00      	nop
 801fece:	3708      	adds	r7, #8
 801fed0:	46bd      	mov	sp, r7
 801fed2:	bd80      	pop	{r7, pc}
 801fed4:	08024464 	.word	0x08024464
 801fed8:	0802461c 	.word	0x0802461c
 801fedc:	080244ac 	.word	0x080244ac

0801fee0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801fee0:	b580      	push	{r7, lr}
 801fee2:	b084      	sub	sp, #16
 801fee4:	af00      	add	r7, sp, #0
 801fee6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801fee8:	687b      	ldr	r3, [r7, #4]
 801feea:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801feec:	68fb      	ldr	r3, [r7, #12]
 801feee:	2b00      	cmp	r3, #0
 801fef0:	d106      	bne.n	801ff00 <ipfrag_free_pbuf_custom+0x20>
 801fef2:	4b11      	ldr	r3, [pc, #68]	; (801ff38 <ipfrag_free_pbuf_custom+0x58>)
 801fef4:	f240 22ce 	movw	r2, #718	; 0x2ce
 801fef8:	4910      	ldr	r1, [pc, #64]	; (801ff3c <ipfrag_free_pbuf_custom+0x5c>)
 801fefa:	4811      	ldr	r0, [pc, #68]	; (801ff40 <ipfrag_free_pbuf_custom+0x60>)
 801fefc:	f000 fb9a 	bl	8020634 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801ff00:	68fa      	ldr	r2, [r7, #12]
 801ff02:	687b      	ldr	r3, [r7, #4]
 801ff04:	429a      	cmp	r2, r3
 801ff06:	d006      	beq.n	801ff16 <ipfrag_free_pbuf_custom+0x36>
 801ff08:	4b0b      	ldr	r3, [pc, #44]	; (801ff38 <ipfrag_free_pbuf_custom+0x58>)
 801ff0a:	f240 22cf 	movw	r2, #719	; 0x2cf
 801ff0e:	490d      	ldr	r1, [pc, #52]	; (801ff44 <ipfrag_free_pbuf_custom+0x64>)
 801ff10:	480b      	ldr	r0, [pc, #44]	; (801ff40 <ipfrag_free_pbuf_custom+0x60>)
 801ff12:	f000 fb8f 	bl	8020634 <iprintf>
  if (pcr->original != NULL) {
 801ff16:	68fb      	ldr	r3, [r7, #12]
 801ff18:	695b      	ldr	r3, [r3, #20]
 801ff1a:	2b00      	cmp	r3, #0
 801ff1c:	d004      	beq.n	801ff28 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801ff1e:	68fb      	ldr	r3, [r7, #12]
 801ff20:	695b      	ldr	r3, [r3, #20]
 801ff22:	4618      	mov	r0, r3
 801ff24:	f7f7 f940 	bl	80171a8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801ff28:	68f8      	ldr	r0, [r7, #12]
 801ff2a:	f7ff ffbd 	bl	801fea8 <ip_frag_free_pbuf_custom_ref>
}
 801ff2e:	bf00      	nop
 801ff30:	3710      	adds	r7, #16
 801ff32:	46bd      	mov	sp, r7
 801ff34:	bd80      	pop	{r7, pc}
 801ff36:	bf00      	nop
 801ff38:	08024464 	.word	0x08024464
 801ff3c:	08024628 	.word	0x08024628
 801ff40:	080244ac 	.word	0x080244ac
 801ff44:	08024634 	.word	0x08024634

0801ff48 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801ff48:	b580      	push	{r7, lr}
 801ff4a:	b094      	sub	sp, #80	; 0x50
 801ff4c:	af02      	add	r7, sp, #8
 801ff4e:	60f8      	str	r0, [r7, #12]
 801ff50:	60b9      	str	r1, [r7, #8]
 801ff52:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801ff54:	2300      	movs	r3, #0
 801ff56:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ff5a:	68bb      	ldr	r3, [r7, #8]
 801ff5c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801ff5e:	3b14      	subs	r3, #20
 801ff60:	2b00      	cmp	r3, #0
 801ff62:	da00      	bge.n	801ff66 <ip4_frag+0x1e>
 801ff64:	3307      	adds	r3, #7
 801ff66:	10db      	asrs	r3, r3, #3
 801ff68:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801ff6a:	2314      	movs	r3, #20
 801ff6c:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801ff6e:	68fb      	ldr	r3, [r7, #12]
 801ff70:	685b      	ldr	r3, [r3, #4]
 801ff72:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801ff74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ff76:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ff78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ff7a:	781b      	ldrb	r3, [r3, #0]
 801ff7c:	f003 030f 	and.w	r3, r3, #15
 801ff80:	b2db      	uxtb	r3, r3
 801ff82:	009b      	lsls	r3, r3, #2
 801ff84:	b2db      	uxtb	r3, r3
 801ff86:	2b14      	cmp	r3, #20
 801ff88:	d002      	beq.n	801ff90 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801ff8a:	f06f 0305 	mvn.w	r3, #5
 801ff8e:	e10f      	b.n	80201b0 <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801ff90:	68fb      	ldr	r3, [r7, #12]
 801ff92:	895b      	ldrh	r3, [r3, #10]
 801ff94:	2b13      	cmp	r3, #19
 801ff96:	d809      	bhi.n	801ffac <ip4_frag+0x64>
 801ff98:	4b87      	ldr	r3, [pc, #540]	; (80201b8 <ip4_frag+0x270>)
 801ff9a:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801ff9e:	4987      	ldr	r1, [pc, #540]	; (80201bc <ip4_frag+0x274>)
 801ffa0:	4887      	ldr	r0, [pc, #540]	; (80201c0 <ip4_frag+0x278>)
 801ffa2:	f000 fb47 	bl	8020634 <iprintf>
 801ffa6:	f06f 0305 	mvn.w	r3, #5
 801ffaa:	e101      	b.n	80201b0 <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801ffac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ffae:	88db      	ldrh	r3, [r3, #6]
 801ffb0:	b29b      	uxth	r3, r3
 801ffb2:	4618      	mov	r0, r3
 801ffb4:	f7f5 fd1a 	bl	80159ec <lwip_htons>
 801ffb8:	4603      	mov	r3, r0
 801ffba:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801ffbc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ffbe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ffc2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801ffc6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ffc8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801ffcc:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801ffce:	68fb      	ldr	r3, [r7, #12]
 801ffd0:	891b      	ldrh	r3, [r3, #8]
 801ffd2:	3b14      	subs	r3, #20
 801ffd4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801ffd8:	e0e0      	b.n	802019c <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801ffda:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801ffdc:	00db      	lsls	r3, r3, #3
 801ffde:	b29b      	uxth	r3, r3
 801ffe0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801ffe4:	4293      	cmp	r3, r2
 801ffe6:	bf28      	it	cs
 801ffe8:	4613      	movcs	r3, r2
 801ffea:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801ffec:	f44f 7220 	mov.w	r2, #640	; 0x280
 801fff0:	2114      	movs	r1, #20
 801fff2:	200e      	movs	r0, #14
 801fff4:	f7f6 fdf8 	bl	8016be8 <pbuf_alloc>
 801fff8:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801fffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fffc:	2b00      	cmp	r3, #0
 801fffe:	f000 80d4 	beq.w	80201aa <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8020002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020004:	895b      	ldrh	r3, [r3, #10]
 8020006:	2b13      	cmp	r3, #19
 8020008:	d806      	bhi.n	8020018 <ip4_frag+0xd0>
 802000a:	4b6b      	ldr	r3, [pc, #428]	; (80201b8 <ip4_frag+0x270>)
 802000c:	f240 3225 	movw	r2, #805	; 0x325
 8020010:	496c      	ldr	r1, [pc, #432]	; (80201c4 <ip4_frag+0x27c>)
 8020012:	486b      	ldr	r0, [pc, #428]	; (80201c0 <ip4_frag+0x278>)
 8020014:	f000 fb0e 	bl	8020634 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8020018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802001a:	685b      	ldr	r3, [r3, #4]
 802001c:	2214      	movs	r2, #20
 802001e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8020020:	4618      	mov	r0, r3
 8020022:	f000 faf4 	bl	802060e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8020026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020028:	685b      	ldr	r3, [r3, #4]
 802002a:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 802002c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 802002e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8020032:	e064      	b.n	80200fe <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8020034:	68fb      	ldr	r3, [r7, #12]
 8020036:	895a      	ldrh	r2, [r3, #10]
 8020038:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 802003a:	1ad3      	subs	r3, r2, r3
 802003c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 802003e:	68fb      	ldr	r3, [r7, #12]
 8020040:	895b      	ldrh	r3, [r3, #10]
 8020042:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8020044:	429a      	cmp	r2, r3
 8020046:	d906      	bls.n	8020056 <ip4_frag+0x10e>
 8020048:	4b5b      	ldr	r3, [pc, #364]	; (80201b8 <ip4_frag+0x270>)
 802004a:	f240 322d 	movw	r2, #813	; 0x32d
 802004e:	495e      	ldr	r1, [pc, #376]	; (80201c8 <ip4_frag+0x280>)
 8020050:	485b      	ldr	r0, [pc, #364]	; (80201c0 <ip4_frag+0x278>)
 8020052:	f000 faef 	bl	8020634 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8020056:	8bfa      	ldrh	r2, [r7, #30]
 8020058:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 802005c:	4293      	cmp	r3, r2
 802005e:	bf28      	it	cs
 8020060:	4613      	movcs	r3, r2
 8020062:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8020066:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 802006a:	2b00      	cmp	r3, #0
 802006c:	d105      	bne.n	802007a <ip4_frag+0x132>
        poff = 0;
 802006e:	2300      	movs	r3, #0
 8020070:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8020072:	68fb      	ldr	r3, [r7, #12]
 8020074:	681b      	ldr	r3, [r3, #0]
 8020076:	60fb      	str	r3, [r7, #12]
        continue;
 8020078:	e041      	b.n	80200fe <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 802007a:	f7ff ff0d 	bl	801fe98 <ip_frag_alloc_pbuf_custom_ref>
 802007e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8020080:	69bb      	ldr	r3, [r7, #24]
 8020082:	2b00      	cmp	r3, #0
 8020084:	d103      	bne.n	802008e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8020086:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8020088:	f7f7 f88e 	bl	80171a8 <pbuf_free>
        goto memerr;
 802008c:	e08e      	b.n	80201ac <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 802008e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8020090:	68fb      	ldr	r3, [r7, #12]
 8020092:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8020094:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8020096:	4413      	add	r3, r2
 8020098:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 802009c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80200a0:	9201      	str	r2, [sp, #4]
 80200a2:	9300      	str	r3, [sp, #0]
 80200a4:	4603      	mov	r3, r0
 80200a6:	2241      	movs	r2, #65	; 0x41
 80200a8:	2000      	movs	r0, #0
 80200aa:	f7f6 fec3 	bl	8016e34 <pbuf_alloced_custom>
 80200ae:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 80200b0:	697b      	ldr	r3, [r7, #20]
 80200b2:	2b00      	cmp	r3, #0
 80200b4:	d106      	bne.n	80200c4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 80200b6:	69b8      	ldr	r0, [r7, #24]
 80200b8:	f7ff fef6 	bl	801fea8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80200bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80200be:	f7f7 f873 	bl	80171a8 <pbuf_free>
        goto memerr;
 80200c2:	e073      	b.n	80201ac <ip4_frag+0x264>
      }
      pbuf_ref(p);
 80200c4:	68f8      	ldr	r0, [r7, #12]
 80200c6:	f7f7 f915 	bl	80172f4 <pbuf_ref>
      pcr->original = p;
 80200ca:	69bb      	ldr	r3, [r7, #24]
 80200cc:	68fa      	ldr	r2, [r7, #12]
 80200ce:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80200d0:	69bb      	ldr	r3, [r7, #24]
 80200d2:	4a3e      	ldr	r2, [pc, #248]	; (80201cc <ip4_frag+0x284>)
 80200d4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80200d6:	6979      	ldr	r1, [r7, #20]
 80200d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80200da:	f7f7 f933 	bl	8017344 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80200de:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80200e2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80200e6:	1ad3      	subs	r3, r2, r3
 80200e8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 80200ec:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80200f0:	2b00      	cmp	r3, #0
 80200f2:	d004      	beq.n	80200fe <ip4_frag+0x1b6>
        poff = 0;
 80200f4:	2300      	movs	r3, #0
 80200f6:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80200f8:	68fb      	ldr	r3, [r7, #12]
 80200fa:	681b      	ldr	r3, [r3, #0]
 80200fc:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80200fe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8020102:	2b00      	cmp	r3, #0
 8020104:	d196      	bne.n	8020034 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8020106:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8020108:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 802010c:	4413      	add	r3, r2
 802010e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8020110:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8020114:	68bb      	ldr	r3, [r7, #8]
 8020116:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8020118:	3b14      	subs	r3, #20
 802011a:	429a      	cmp	r2, r3
 802011c:	bfd4      	ite	le
 802011e:	2301      	movle	r3, #1
 8020120:	2300      	movgt	r3, #0
 8020122:	b2db      	uxtb	r3, r3
 8020124:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8020126:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 802012a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 802012e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8020130:	6a3b      	ldr	r3, [r7, #32]
 8020132:	2b00      	cmp	r3, #0
 8020134:	d002      	beq.n	802013c <ip4_frag+0x1f4>
 8020136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020138:	2b00      	cmp	r3, #0
 802013a:	d003      	beq.n	8020144 <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 802013c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 802013e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8020142:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8020144:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8020146:	4618      	mov	r0, r3
 8020148:	f7f5 fc50 	bl	80159ec <lwip_htons>
 802014c:	4603      	mov	r3, r0
 802014e:	461a      	mov	r2, r3
 8020150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020152:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8020154:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8020156:	3314      	adds	r3, #20
 8020158:	b29b      	uxth	r3, r3
 802015a:	4618      	mov	r0, r3
 802015c:	f7f5 fc46 	bl	80159ec <lwip_htons>
 8020160:	4603      	mov	r3, r0
 8020162:	461a      	mov	r2, r3
 8020164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020166:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8020168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802016a:	2200      	movs	r2, #0
 802016c:	729a      	strb	r2, [r3, #10]
 802016e:	2200      	movs	r2, #0
 8020170:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8020172:	68bb      	ldr	r3, [r7, #8]
 8020174:	695b      	ldr	r3, [r3, #20]
 8020176:	687a      	ldr	r2, [r7, #4]
 8020178:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802017a:	68b8      	ldr	r0, [r7, #8]
 802017c:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 802017e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8020180:	f7f7 f812 	bl	80171a8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8020184:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8020188:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 802018a:	1ad3      	subs	r3, r2, r3
 802018c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8020190:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8020194:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8020196:	4413      	add	r3, r2
 8020198:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 802019c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80201a0:	2b00      	cmp	r3, #0
 80201a2:	f47f af1a 	bne.w	801ffda <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80201a6:	2300      	movs	r3, #0
 80201a8:	e002      	b.n	80201b0 <ip4_frag+0x268>
      goto memerr;
 80201aa:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80201ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80201b0:	4618      	mov	r0, r3
 80201b2:	3748      	adds	r7, #72	; 0x48
 80201b4:	46bd      	mov	sp, r7
 80201b6:	bd80      	pop	{r7, pc}
 80201b8:	08024464 	.word	0x08024464
 80201bc:	08024640 	.word	0x08024640
 80201c0:	080244ac 	.word	0x080244ac
 80201c4:	0802465c 	.word	0x0802465c
 80201c8:	0802467c 	.word	0x0802467c
 80201cc:	0801fee1 	.word	0x0801fee1

080201d0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80201d0:	b580      	push	{r7, lr}
 80201d2:	b086      	sub	sp, #24
 80201d4:	af00      	add	r7, sp, #0
 80201d6:	6078      	str	r0, [r7, #4]
 80201d8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 80201da:	230e      	movs	r3, #14
 80201dc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 80201de:	687b      	ldr	r3, [r7, #4]
 80201e0:	895b      	ldrh	r3, [r3, #10]
 80201e2:	2b0e      	cmp	r3, #14
 80201e4:	d96e      	bls.n	80202c4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 80201e6:	687b      	ldr	r3, [r7, #4]
 80201e8:	7bdb      	ldrb	r3, [r3, #15]
 80201ea:	2b00      	cmp	r3, #0
 80201ec:	d106      	bne.n	80201fc <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 80201ee:	683b      	ldr	r3, [r7, #0]
 80201f0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80201f4:	3301      	adds	r3, #1
 80201f6:	b2da      	uxtb	r2, r3
 80201f8:	687b      	ldr	r3, [r7, #4]
 80201fa:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80201fc:	687b      	ldr	r3, [r7, #4]
 80201fe:	685b      	ldr	r3, [r3, #4]
 8020200:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8020202:	693b      	ldr	r3, [r7, #16]
 8020204:	7b1a      	ldrb	r2, [r3, #12]
 8020206:	7b5b      	ldrb	r3, [r3, #13]
 8020208:	021b      	lsls	r3, r3, #8
 802020a:	4313      	orrs	r3, r2
 802020c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 802020e:	693b      	ldr	r3, [r7, #16]
 8020210:	781b      	ldrb	r3, [r3, #0]
 8020212:	f003 0301 	and.w	r3, r3, #1
 8020216:	2b00      	cmp	r3, #0
 8020218:	d023      	beq.n	8020262 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 802021a:	693b      	ldr	r3, [r7, #16]
 802021c:	781b      	ldrb	r3, [r3, #0]
 802021e:	2b01      	cmp	r3, #1
 8020220:	d10f      	bne.n	8020242 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8020222:	693b      	ldr	r3, [r7, #16]
 8020224:	785b      	ldrb	r3, [r3, #1]
 8020226:	2b00      	cmp	r3, #0
 8020228:	d11b      	bne.n	8020262 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 802022a:	693b      	ldr	r3, [r7, #16]
 802022c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 802022e:	2b5e      	cmp	r3, #94	; 0x5e
 8020230:	d117      	bne.n	8020262 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8020232:	687b      	ldr	r3, [r7, #4]
 8020234:	7b5b      	ldrb	r3, [r3, #13]
 8020236:	f043 0310 	orr.w	r3, r3, #16
 802023a:	b2da      	uxtb	r2, r3
 802023c:	687b      	ldr	r3, [r7, #4]
 802023e:	735a      	strb	r2, [r3, #13]
 8020240:	e00f      	b.n	8020262 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8020242:	693b      	ldr	r3, [r7, #16]
 8020244:	2206      	movs	r2, #6
 8020246:	4928      	ldr	r1, [pc, #160]	; (80202e8 <ethernet_input+0x118>)
 8020248:	4618      	mov	r0, r3
 802024a:	f000 f9d1 	bl	80205f0 <memcmp>
 802024e:	4603      	mov	r3, r0
 8020250:	2b00      	cmp	r3, #0
 8020252:	d106      	bne.n	8020262 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8020254:	687b      	ldr	r3, [r7, #4]
 8020256:	7b5b      	ldrb	r3, [r3, #13]
 8020258:	f043 0308 	orr.w	r3, r3, #8
 802025c:	b2da      	uxtb	r2, r3
 802025e:	687b      	ldr	r3, [r7, #4]
 8020260:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8020262:	89fb      	ldrh	r3, [r7, #14]
 8020264:	2b08      	cmp	r3, #8
 8020266:	d003      	beq.n	8020270 <ethernet_input+0xa0>
 8020268:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 802026c:	d014      	beq.n	8020298 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 802026e:	e032      	b.n	80202d6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8020270:	683b      	ldr	r3, [r7, #0]
 8020272:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8020276:	f003 0308 	and.w	r3, r3, #8
 802027a:	2b00      	cmp	r3, #0
 802027c:	d024      	beq.n	80202c8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 802027e:	8afb      	ldrh	r3, [r7, #22]
 8020280:	4619      	mov	r1, r3
 8020282:	6878      	ldr	r0, [r7, #4]
 8020284:	f7f6 ff0a 	bl	801709c <pbuf_remove_header>
 8020288:	4603      	mov	r3, r0
 802028a:	2b00      	cmp	r3, #0
 802028c:	d11e      	bne.n	80202cc <ethernet_input+0xfc>
        ip4_input(p, netif);
 802028e:	6839      	ldr	r1, [r7, #0]
 8020290:	6878      	ldr	r0, [r7, #4]
 8020292:	f7fe ff2d 	bl	801f0f0 <ip4_input>
      break;
 8020296:	e013      	b.n	80202c0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8020298:	683b      	ldr	r3, [r7, #0]
 802029a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 802029e:	f003 0308 	and.w	r3, r3, #8
 80202a2:	2b00      	cmp	r3, #0
 80202a4:	d014      	beq.n	80202d0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80202a6:	8afb      	ldrh	r3, [r7, #22]
 80202a8:	4619      	mov	r1, r3
 80202aa:	6878      	ldr	r0, [r7, #4]
 80202ac:	f7f6 fef6 	bl	801709c <pbuf_remove_header>
 80202b0:	4603      	mov	r3, r0
 80202b2:	2b00      	cmp	r3, #0
 80202b4:	d10e      	bne.n	80202d4 <ethernet_input+0x104>
        etharp_input(p, netif);
 80202b6:	6839      	ldr	r1, [r7, #0]
 80202b8:	6878      	ldr	r0, [r7, #4]
 80202ba:	f7fe f8cd 	bl	801e458 <etharp_input>
      break;
 80202be:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80202c0:	2300      	movs	r3, #0
 80202c2:	e00c      	b.n	80202de <ethernet_input+0x10e>
    goto free_and_return;
 80202c4:	bf00      	nop
 80202c6:	e006      	b.n	80202d6 <ethernet_input+0x106>
        goto free_and_return;
 80202c8:	bf00      	nop
 80202ca:	e004      	b.n	80202d6 <ethernet_input+0x106>
        goto free_and_return;
 80202cc:	bf00      	nop
 80202ce:	e002      	b.n	80202d6 <ethernet_input+0x106>
        goto free_and_return;
 80202d0:	bf00      	nop
 80202d2:	e000      	b.n	80202d6 <ethernet_input+0x106>
        goto free_and_return;
 80202d4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80202d6:	6878      	ldr	r0, [r7, #4]
 80202d8:	f7f6 ff66 	bl	80171a8 <pbuf_free>
  return ERR_OK;
 80202dc:	2300      	movs	r3, #0
}
 80202de:	4618      	mov	r0, r3
 80202e0:	3718      	adds	r7, #24
 80202e2:	46bd      	mov	sp, r7
 80202e4:	bd80      	pop	{r7, pc}
 80202e6:	bf00      	nop
 80202e8:	08035394 	.word	0x08035394

080202ec <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 80202ec:	b580      	push	{r7, lr}
 80202ee:	b086      	sub	sp, #24
 80202f0:	af00      	add	r7, sp, #0
 80202f2:	60f8      	str	r0, [r7, #12]
 80202f4:	60b9      	str	r1, [r7, #8]
 80202f6:	607a      	str	r2, [r7, #4]
 80202f8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80202fa:	8c3b      	ldrh	r3, [r7, #32]
 80202fc:	4618      	mov	r0, r3
 80202fe:	f7f5 fb75 	bl	80159ec <lwip_htons>
 8020302:	4603      	mov	r3, r0
 8020304:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8020306:	210e      	movs	r1, #14
 8020308:	68b8      	ldr	r0, [r7, #8]
 802030a:	f7f6 feb7 	bl	801707c <pbuf_add_header>
 802030e:	4603      	mov	r3, r0
 8020310:	2b00      	cmp	r3, #0
 8020312:	d125      	bne.n	8020360 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8020314:	68bb      	ldr	r3, [r7, #8]
 8020316:	685b      	ldr	r3, [r3, #4]
 8020318:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 802031a:	693b      	ldr	r3, [r7, #16]
 802031c:	8afa      	ldrh	r2, [r7, #22]
 802031e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8020320:	693b      	ldr	r3, [r7, #16]
 8020322:	2206      	movs	r2, #6
 8020324:	6839      	ldr	r1, [r7, #0]
 8020326:	4618      	mov	r0, r3
 8020328:	f000 f971 	bl	802060e <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 802032c:	693b      	ldr	r3, [r7, #16]
 802032e:	3306      	adds	r3, #6
 8020330:	2206      	movs	r2, #6
 8020332:	6879      	ldr	r1, [r7, #4]
 8020334:	4618      	mov	r0, r3
 8020336:	f000 f96a 	bl	802060e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 802033a:	68fb      	ldr	r3, [r7, #12]
 802033c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8020340:	2b06      	cmp	r3, #6
 8020342:	d006      	beq.n	8020352 <ethernet_output+0x66>
 8020344:	4b0a      	ldr	r3, [pc, #40]	; (8020370 <ethernet_output+0x84>)
 8020346:	f240 1233 	movw	r2, #307	; 0x133
 802034a:	490a      	ldr	r1, [pc, #40]	; (8020374 <ethernet_output+0x88>)
 802034c:	480a      	ldr	r0, [pc, #40]	; (8020378 <ethernet_output+0x8c>)
 802034e:	f000 f971 	bl	8020634 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8020352:	68fb      	ldr	r3, [r7, #12]
 8020354:	699b      	ldr	r3, [r3, #24]
 8020356:	68b9      	ldr	r1, [r7, #8]
 8020358:	68f8      	ldr	r0, [r7, #12]
 802035a:	4798      	blx	r3
 802035c:	4603      	mov	r3, r0
 802035e:	e002      	b.n	8020366 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8020360:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8020362:	f06f 0301 	mvn.w	r3, #1
}
 8020366:	4618      	mov	r0, r3
 8020368:	3718      	adds	r7, #24
 802036a:	46bd      	mov	sp, r7
 802036c:	bd80      	pop	{r7, pc}
 802036e:	bf00      	nop
 8020370:	0802468c 	.word	0x0802468c
 8020374:	080246c4 	.word	0x080246c4
 8020378:	080246f8 	.word	0x080246f8

0802037c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 802037c:	b580      	push	{r7, lr}
 802037e:	b086      	sub	sp, #24
 8020380:	af00      	add	r7, sp, #0
 8020382:	6078      	str	r0, [r7, #4]
 8020384:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8020386:	683b      	ldr	r3, [r7, #0]
 8020388:	60bb      	str	r3, [r7, #8]
 802038a:	2304      	movs	r3, #4
 802038c:	60fb      	str	r3, [r7, #12]
 802038e:	2300      	movs	r3, #0
 8020390:	613b      	str	r3, [r7, #16]
 8020392:	2300      	movs	r3, #0
 8020394:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8020396:	f107 0308 	add.w	r3, r7, #8
 802039a:	2100      	movs	r1, #0
 802039c:	4618      	mov	r0, r3
 802039e:	f7f1 fe3b 	bl	8012018 <osMessageCreate>
 80203a2:	4602      	mov	r2, r0
 80203a4:	687b      	ldr	r3, [r7, #4]
 80203a6:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 80203a8:	687b      	ldr	r3, [r7, #4]
 80203aa:	681b      	ldr	r3, [r3, #0]
 80203ac:	2b00      	cmp	r3, #0
 80203ae:	d102      	bne.n	80203b6 <sys_mbox_new+0x3a>
    return ERR_MEM;
 80203b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80203b4:	e000      	b.n	80203b8 <sys_mbox_new+0x3c>

  return ERR_OK;
 80203b6:	2300      	movs	r3, #0
}
 80203b8:	4618      	mov	r0, r3
 80203ba:	3718      	adds	r7, #24
 80203bc:	46bd      	mov	sp, r7
 80203be:	bd80      	pop	{r7, pc}

080203c0 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 80203c0:	b580      	push	{r7, lr}
 80203c2:	b084      	sub	sp, #16
 80203c4:	af00      	add	r7, sp, #0
 80203c6:	6078      	str	r0, [r7, #4]
 80203c8:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 80203ca:	687b      	ldr	r3, [r7, #4]
 80203cc:	681b      	ldr	r3, [r3, #0]
 80203ce:	6839      	ldr	r1, [r7, #0]
 80203d0:	2200      	movs	r2, #0
 80203d2:	4618      	mov	r0, r3
 80203d4:	f7f1 fe4a 	bl	801206c <osMessagePut>
 80203d8:	4603      	mov	r3, r0
 80203da:	2b00      	cmp	r3, #0
 80203dc:	d102      	bne.n	80203e4 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 80203de:	2300      	movs	r3, #0
 80203e0:	73fb      	strb	r3, [r7, #15]
 80203e2:	e001      	b.n	80203e8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 80203e4:	23ff      	movs	r3, #255	; 0xff
 80203e6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 80203e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80203ec:	4618      	mov	r0, r3
 80203ee:	3710      	adds	r7, #16
 80203f0:	46bd      	mov	sp, r7
 80203f2:	bd80      	pop	{r7, pc}

080203f4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 80203f4:	b580      	push	{r7, lr}
 80203f6:	b08c      	sub	sp, #48	; 0x30
 80203f8:	af00      	add	r7, sp, #0
 80203fa:	61f8      	str	r0, [r7, #28]
 80203fc:	61b9      	str	r1, [r7, #24]
 80203fe:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8020400:	f7f1 fc45 	bl	8011c8e <osKernelSysTick>
 8020404:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8020406:	697b      	ldr	r3, [r7, #20]
 8020408:	2b00      	cmp	r3, #0
 802040a:	d017      	beq.n	802043c <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 802040c:	69fb      	ldr	r3, [r7, #28]
 802040e:	6819      	ldr	r1, [r3, #0]
 8020410:	f107 0320 	add.w	r3, r7, #32
 8020414:	697a      	ldr	r2, [r7, #20]
 8020416:	4618      	mov	r0, r3
 8020418:	f7f1 fe68 	bl	80120ec <osMessageGet>

    if(event.status == osEventMessage)
 802041c:	6a3b      	ldr	r3, [r7, #32]
 802041e:	2b10      	cmp	r3, #16
 8020420:	d109      	bne.n	8020436 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8020422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020424:	461a      	mov	r2, r3
 8020426:	69bb      	ldr	r3, [r7, #24]
 8020428:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 802042a:	f7f1 fc30 	bl	8011c8e <osKernelSysTick>
 802042e:	4602      	mov	r2, r0
 8020430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020432:	1ad3      	subs	r3, r2, r3
 8020434:	e019      	b.n	802046a <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8020436:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 802043a:	e016      	b.n	802046a <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 802043c:	69fb      	ldr	r3, [r7, #28]
 802043e:	6819      	ldr	r1, [r3, #0]
 8020440:	463b      	mov	r3, r7
 8020442:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8020446:	4618      	mov	r0, r3
 8020448:	f7f1 fe50 	bl	80120ec <osMessageGet>
 802044c:	f107 0320 	add.w	r3, r7, #32
 8020450:	463a      	mov	r2, r7
 8020452:	ca07      	ldmia	r2, {r0, r1, r2}
 8020454:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8020458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802045a:	461a      	mov	r2, r3
 802045c:	69bb      	ldr	r3, [r7, #24]
 802045e:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8020460:	f7f1 fc15 	bl	8011c8e <osKernelSysTick>
 8020464:	4602      	mov	r2, r0
 8020466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020468:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 802046a:	4618      	mov	r0, r3
 802046c:	3730      	adds	r7, #48	; 0x30
 802046e:	46bd      	mov	sp, r7
 8020470:	bd80      	pop	{r7, pc}

08020472 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8020472:	b480      	push	{r7}
 8020474:	b083      	sub	sp, #12
 8020476:	af00      	add	r7, sp, #0
 8020478:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 802047a:	687b      	ldr	r3, [r7, #4]
 802047c:	681b      	ldr	r3, [r3, #0]
 802047e:	2b00      	cmp	r3, #0
 8020480:	d101      	bne.n	8020486 <sys_mbox_valid+0x14>
    return 0;
 8020482:	2300      	movs	r3, #0
 8020484:	e000      	b.n	8020488 <sys_mbox_valid+0x16>
  else
    return 1;
 8020486:	2301      	movs	r3, #1
}
 8020488:	4618      	mov	r0, r3
 802048a:	370c      	adds	r7, #12
 802048c:	46bd      	mov	sp, r7
 802048e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020492:	4770      	bx	lr

08020494 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8020494:	b580      	push	{r7, lr}
 8020496:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8020498:	4803      	ldr	r0, [pc, #12]	; (80204a8 <sys_init+0x14>)
 802049a:	f7f1 fc68 	bl	8011d6e <osMutexCreate>
 802049e:	4602      	mov	r2, r0
 80204a0:	4b02      	ldr	r3, [pc, #8]	; (80204ac <sys_init+0x18>)
 80204a2:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 80204a4:	bf00      	nop
 80204a6:	bd80      	pop	{r7, pc}
 80204a8:	080353a4 	.word	0x080353a4
 80204ac:	2001ff50 	.word	0x2001ff50

080204b0 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 80204b0:	b580      	push	{r7, lr}
 80204b2:	b084      	sub	sp, #16
 80204b4:	af00      	add	r7, sp, #0
 80204b6:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 80204b8:	2300      	movs	r3, #0
 80204ba:	60bb      	str	r3, [r7, #8]
 80204bc:	2300      	movs	r3, #0
 80204be:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 80204c0:	f107 0308 	add.w	r3, r7, #8
 80204c4:	4618      	mov	r0, r3
 80204c6:	f7f1 fc52 	bl	8011d6e <osMutexCreate>
 80204ca:	4602      	mov	r2, r0
 80204cc:	687b      	ldr	r3, [r7, #4]
 80204ce:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 80204d0:	687b      	ldr	r3, [r7, #4]
 80204d2:	681b      	ldr	r3, [r3, #0]
 80204d4:	2b00      	cmp	r3, #0
 80204d6:	d102      	bne.n	80204de <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 80204d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80204dc:	e000      	b.n	80204e0 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 80204de:	2300      	movs	r3, #0
}
 80204e0:	4618      	mov	r0, r3
 80204e2:	3710      	adds	r7, #16
 80204e4:	46bd      	mov	sp, r7
 80204e6:	bd80      	pop	{r7, pc}

080204e8 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 80204e8:	b580      	push	{r7, lr}
 80204ea:	b082      	sub	sp, #8
 80204ec:	af00      	add	r7, sp, #0
 80204ee:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 80204f0:	687b      	ldr	r3, [r7, #4]
 80204f2:	681b      	ldr	r3, [r3, #0]
 80204f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80204f8:	4618      	mov	r0, r3
 80204fa:	f7f1 fc51 	bl	8011da0 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 80204fe:	bf00      	nop
 8020500:	3708      	adds	r7, #8
 8020502:	46bd      	mov	sp, r7
 8020504:	bd80      	pop	{r7, pc}

08020506 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8020506:	b580      	push	{r7, lr}
 8020508:	b082      	sub	sp, #8
 802050a:	af00      	add	r7, sp, #0
 802050c:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 802050e:	687b      	ldr	r3, [r7, #4]
 8020510:	681b      	ldr	r3, [r3, #0]
 8020512:	4618      	mov	r0, r3
 8020514:	f7f1 fc92 	bl	8011e3c <osMutexRelease>
}
 8020518:	bf00      	nop
 802051a:	3708      	adds	r7, #8
 802051c:	46bd      	mov	sp, r7
 802051e:	bd80      	pop	{r7, pc}

08020520 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8020520:	b580      	push	{r7, lr}
 8020522:	b08c      	sub	sp, #48	; 0x30
 8020524:	af00      	add	r7, sp, #0
 8020526:	60f8      	str	r0, [r7, #12]
 8020528:	60b9      	str	r1, [r7, #8]
 802052a:	607a      	str	r2, [r7, #4]
 802052c:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 802052e:	f107 0314 	add.w	r3, r7, #20
 8020532:	2200      	movs	r2, #0
 8020534:	601a      	str	r2, [r3, #0]
 8020536:	605a      	str	r2, [r3, #4]
 8020538:	609a      	str	r2, [r3, #8]
 802053a:	60da      	str	r2, [r3, #12]
 802053c:	611a      	str	r2, [r3, #16]
 802053e:	615a      	str	r2, [r3, #20]
 8020540:	619a      	str	r2, [r3, #24]
 8020542:	68fb      	ldr	r3, [r7, #12]
 8020544:	617b      	str	r3, [r7, #20]
 8020546:	68bb      	ldr	r3, [r7, #8]
 8020548:	61bb      	str	r3, [r7, #24]
 802054a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802054c:	b21b      	sxth	r3, r3
 802054e:	83bb      	strh	r3, [r7, #28]
 8020550:	683b      	ldr	r3, [r7, #0]
 8020552:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8020554:	f107 0314 	add.w	r3, r7, #20
 8020558:	6879      	ldr	r1, [r7, #4]
 802055a:	4618      	mov	r0, r3
 802055c:	f7f1 fba7 	bl	8011cae <osThreadCreate>
 8020560:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8020562:	4618      	mov	r0, r3
 8020564:	3730      	adds	r7, #48	; 0x30
 8020566:	46bd      	mov	sp, r7
 8020568:	bd80      	pop	{r7, pc}
	...

0802056c <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 802056c:	b580      	push	{r7, lr}
 802056e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8020570:	4b04      	ldr	r3, [pc, #16]	; (8020584 <sys_arch_protect+0x18>)
 8020572:	681b      	ldr	r3, [r3, #0]
 8020574:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8020578:	4618      	mov	r0, r3
 802057a:	f7f1 fc11 	bl	8011da0 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 802057e:	2301      	movs	r3, #1
}
 8020580:	4618      	mov	r0, r3
 8020582:	bd80      	pop	{r7, pc}
 8020584:	2001ff50 	.word	0x2001ff50

08020588 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8020588:	b580      	push	{r7, lr}
 802058a:	b082      	sub	sp, #8
 802058c:	af00      	add	r7, sp, #0
 802058e:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8020590:	4b04      	ldr	r3, [pc, #16]	; (80205a4 <sys_arch_unprotect+0x1c>)
 8020592:	681b      	ldr	r3, [r3, #0]
 8020594:	4618      	mov	r0, r3
 8020596:	f7f1 fc51 	bl	8011e3c <osMutexRelease>
}
 802059a:	bf00      	nop
 802059c:	3708      	adds	r7, #8
 802059e:	46bd      	mov	sp, r7
 80205a0:	bd80      	pop	{r7, pc}
 80205a2:	bf00      	nop
 80205a4:	2001ff50 	.word	0x2001ff50

080205a8 <__libc_init_array>:
 80205a8:	b570      	push	{r4, r5, r6, lr}
 80205aa:	4e0d      	ldr	r6, [pc, #52]	; (80205e0 <__libc_init_array+0x38>)
 80205ac:	4c0d      	ldr	r4, [pc, #52]	; (80205e4 <__libc_init_array+0x3c>)
 80205ae:	1ba4      	subs	r4, r4, r6
 80205b0:	10a4      	asrs	r4, r4, #2
 80205b2:	2500      	movs	r5, #0
 80205b4:	42a5      	cmp	r5, r4
 80205b6:	d109      	bne.n	80205cc <__libc_init_array+0x24>
 80205b8:	4e0b      	ldr	r6, [pc, #44]	; (80205e8 <__libc_init_array+0x40>)
 80205ba:	4c0c      	ldr	r4, [pc, #48]	; (80205ec <__libc_init_array+0x44>)
 80205bc:	f001 f9d8 	bl	8021970 <_init>
 80205c0:	1ba4      	subs	r4, r4, r6
 80205c2:	10a4      	asrs	r4, r4, #2
 80205c4:	2500      	movs	r5, #0
 80205c6:	42a5      	cmp	r5, r4
 80205c8:	d105      	bne.n	80205d6 <__libc_init_array+0x2e>
 80205ca:	bd70      	pop	{r4, r5, r6, pc}
 80205cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80205d0:	4798      	blx	r3
 80205d2:	3501      	adds	r5, #1
 80205d4:	e7ee      	b.n	80205b4 <__libc_init_array+0xc>
 80205d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80205da:	4798      	blx	r3
 80205dc:	3501      	adds	r5, #1
 80205de:	e7f2      	b.n	80205c6 <__libc_init_array+0x1e>
 80205e0:	08035458 	.word	0x08035458
 80205e4:	08035458 	.word	0x08035458
 80205e8:	08035458 	.word	0x08035458
 80205ec:	0803545c 	.word	0x0803545c

080205f0 <memcmp>:
 80205f0:	b530      	push	{r4, r5, lr}
 80205f2:	2400      	movs	r4, #0
 80205f4:	42a2      	cmp	r2, r4
 80205f6:	d101      	bne.n	80205fc <memcmp+0xc>
 80205f8:	2000      	movs	r0, #0
 80205fa:	e007      	b.n	802060c <memcmp+0x1c>
 80205fc:	5d03      	ldrb	r3, [r0, r4]
 80205fe:	3401      	adds	r4, #1
 8020600:	190d      	adds	r5, r1, r4
 8020602:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8020606:	42ab      	cmp	r3, r5
 8020608:	d0f4      	beq.n	80205f4 <memcmp+0x4>
 802060a:	1b58      	subs	r0, r3, r5
 802060c:	bd30      	pop	{r4, r5, pc}

0802060e <memcpy>:
 802060e:	b510      	push	{r4, lr}
 8020610:	1e43      	subs	r3, r0, #1
 8020612:	440a      	add	r2, r1
 8020614:	4291      	cmp	r1, r2
 8020616:	d100      	bne.n	802061a <memcpy+0xc>
 8020618:	bd10      	pop	{r4, pc}
 802061a:	f811 4b01 	ldrb.w	r4, [r1], #1
 802061e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8020622:	e7f7      	b.n	8020614 <memcpy+0x6>

08020624 <memset>:
 8020624:	4402      	add	r2, r0
 8020626:	4603      	mov	r3, r0
 8020628:	4293      	cmp	r3, r2
 802062a:	d100      	bne.n	802062e <memset+0xa>
 802062c:	4770      	bx	lr
 802062e:	f803 1b01 	strb.w	r1, [r3], #1
 8020632:	e7f9      	b.n	8020628 <memset+0x4>

08020634 <iprintf>:
 8020634:	b40f      	push	{r0, r1, r2, r3}
 8020636:	4b0a      	ldr	r3, [pc, #40]	; (8020660 <iprintf+0x2c>)
 8020638:	b513      	push	{r0, r1, r4, lr}
 802063a:	681c      	ldr	r4, [r3, #0]
 802063c:	b124      	cbz	r4, 8020648 <iprintf+0x14>
 802063e:	69a3      	ldr	r3, [r4, #24]
 8020640:	b913      	cbnz	r3, 8020648 <iprintf+0x14>
 8020642:	4620      	mov	r0, r4
 8020644:	f000 f8a2 	bl	802078c <__sinit>
 8020648:	ab05      	add	r3, sp, #20
 802064a:	9a04      	ldr	r2, [sp, #16]
 802064c:	68a1      	ldr	r1, [r4, #8]
 802064e:	9301      	str	r3, [sp, #4]
 8020650:	4620      	mov	r0, r4
 8020652:	f000 f9ff 	bl	8020a54 <_vfiprintf_r>
 8020656:	b002      	add	sp, #8
 8020658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802065c:	b004      	add	sp, #16
 802065e:	4770      	bx	lr
 8020660:	2000005c 	.word	0x2000005c

08020664 <rand>:
 8020664:	b538      	push	{r3, r4, r5, lr}
 8020666:	4b13      	ldr	r3, [pc, #76]	; (80206b4 <rand+0x50>)
 8020668:	681c      	ldr	r4, [r3, #0]
 802066a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 802066c:	b97b      	cbnz	r3, 802068e <rand+0x2a>
 802066e:	2018      	movs	r0, #24
 8020670:	f000 f916 	bl	80208a0 <malloc>
 8020674:	4a10      	ldr	r2, [pc, #64]	; (80206b8 <rand+0x54>)
 8020676:	4b11      	ldr	r3, [pc, #68]	; (80206bc <rand+0x58>)
 8020678:	63a0      	str	r0, [r4, #56]	; 0x38
 802067a:	e9c0 2300 	strd	r2, r3, [r0]
 802067e:	4b10      	ldr	r3, [pc, #64]	; (80206c0 <rand+0x5c>)
 8020680:	6083      	str	r3, [r0, #8]
 8020682:	230b      	movs	r3, #11
 8020684:	8183      	strh	r3, [r0, #12]
 8020686:	2201      	movs	r2, #1
 8020688:	2300      	movs	r3, #0
 802068a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 802068e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8020690:	480c      	ldr	r0, [pc, #48]	; (80206c4 <rand+0x60>)
 8020692:	690a      	ldr	r2, [r1, #16]
 8020694:	694b      	ldr	r3, [r1, #20]
 8020696:	4c0c      	ldr	r4, [pc, #48]	; (80206c8 <rand+0x64>)
 8020698:	4350      	muls	r0, r2
 802069a:	fb04 0003 	mla	r0, r4, r3, r0
 802069e:	fba2 2304 	umull	r2, r3, r2, r4
 80206a2:	4403      	add	r3, r0
 80206a4:	1c54      	adds	r4, r2, #1
 80206a6:	f143 0500 	adc.w	r5, r3, #0
 80206aa:	e9c1 4504 	strd	r4, r5, [r1, #16]
 80206ae:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 80206b2:	bd38      	pop	{r3, r4, r5, pc}
 80206b4:	2000005c 	.word	0x2000005c
 80206b8:	abcd330e 	.word	0xabcd330e
 80206bc:	e66d1234 	.word	0xe66d1234
 80206c0:	0005deec 	.word	0x0005deec
 80206c4:	5851f42d 	.word	0x5851f42d
 80206c8:	4c957f2d 	.word	0x4c957f2d

080206cc <strchr>:
 80206cc:	b2c9      	uxtb	r1, r1
 80206ce:	4603      	mov	r3, r0
 80206d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80206d4:	b11a      	cbz	r2, 80206de <strchr+0x12>
 80206d6:	428a      	cmp	r2, r1
 80206d8:	d1f9      	bne.n	80206ce <strchr+0x2>
 80206da:	4618      	mov	r0, r3
 80206dc:	4770      	bx	lr
 80206de:	2900      	cmp	r1, #0
 80206e0:	bf18      	it	ne
 80206e2:	2300      	movne	r3, #0
 80206e4:	e7f9      	b.n	80206da <strchr+0xe>

080206e6 <strncmp>:
 80206e6:	b510      	push	{r4, lr}
 80206e8:	b16a      	cbz	r2, 8020706 <strncmp+0x20>
 80206ea:	3901      	subs	r1, #1
 80206ec:	1884      	adds	r4, r0, r2
 80206ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80206f2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80206f6:	4293      	cmp	r3, r2
 80206f8:	d103      	bne.n	8020702 <strncmp+0x1c>
 80206fa:	42a0      	cmp	r0, r4
 80206fc:	d001      	beq.n	8020702 <strncmp+0x1c>
 80206fe:	2b00      	cmp	r3, #0
 8020700:	d1f5      	bne.n	80206ee <strncmp+0x8>
 8020702:	1a98      	subs	r0, r3, r2
 8020704:	bd10      	pop	{r4, pc}
 8020706:	4610      	mov	r0, r2
 8020708:	e7fc      	b.n	8020704 <strncmp+0x1e>
	...

0802070c <std>:
 802070c:	2300      	movs	r3, #0
 802070e:	b510      	push	{r4, lr}
 8020710:	4604      	mov	r4, r0
 8020712:	e9c0 3300 	strd	r3, r3, [r0]
 8020716:	6083      	str	r3, [r0, #8]
 8020718:	8181      	strh	r1, [r0, #12]
 802071a:	6643      	str	r3, [r0, #100]	; 0x64
 802071c:	81c2      	strh	r2, [r0, #14]
 802071e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8020722:	6183      	str	r3, [r0, #24]
 8020724:	4619      	mov	r1, r3
 8020726:	2208      	movs	r2, #8
 8020728:	305c      	adds	r0, #92	; 0x5c
 802072a:	f7ff ff7b 	bl	8020624 <memset>
 802072e:	4b05      	ldr	r3, [pc, #20]	; (8020744 <std+0x38>)
 8020730:	6263      	str	r3, [r4, #36]	; 0x24
 8020732:	4b05      	ldr	r3, [pc, #20]	; (8020748 <std+0x3c>)
 8020734:	62a3      	str	r3, [r4, #40]	; 0x28
 8020736:	4b05      	ldr	r3, [pc, #20]	; (802074c <std+0x40>)
 8020738:	62e3      	str	r3, [r4, #44]	; 0x2c
 802073a:	4b05      	ldr	r3, [pc, #20]	; (8020750 <std+0x44>)
 802073c:	6224      	str	r4, [r4, #32]
 802073e:	6323      	str	r3, [r4, #48]	; 0x30
 8020740:	bd10      	pop	{r4, pc}
 8020742:	bf00      	nop
 8020744:	08020fb1 	.word	0x08020fb1
 8020748:	08020fd3 	.word	0x08020fd3
 802074c:	0802100b 	.word	0x0802100b
 8020750:	0802102f 	.word	0x0802102f

08020754 <_cleanup_r>:
 8020754:	4901      	ldr	r1, [pc, #4]	; (802075c <_cleanup_r+0x8>)
 8020756:	f000 b885 	b.w	8020864 <_fwalk_reent>
 802075a:	bf00      	nop
 802075c:	08021309 	.word	0x08021309

08020760 <__sfmoreglue>:
 8020760:	b570      	push	{r4, r5, r6, lr}
 8020762:	1e4a      	subs	r2, r1, #1
 8020764:	2568      	movs	r5, #104	; 0x68
 8020766:	4355      	muls	r5, r2
 8020768:	460e      	mov	r6, r1
 802076a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 802076e:	f000 f8ed 	bl	802094c <_malloc_r>
 8020772:	4604      	mov	r4, r0
 8020774:	b140      	cbz	r0, 8020788 <__sfmoreglue+0x28>
 8020776:	2100      	movs	r1, #0
 8020778:	e9c0 1600 	strd	r1, r6, [r0]
 802077c:	300c      	adds	r0, #12
 802077e:	60a0      	str	r0, [r4, #8]
 8020780:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8020784:	f7ff ff4e 	bl	8020624 <memset>
 8020788:	4620      	mov	r0, r4
 802078a:	bd70      	pop	{r4, r5, r6, pc}

0802078c <__sinit>:
 802078c:	6983      	ldr	r3, [r0, #24]
 802078e:	b510      	push	{r4, lr}
 8020790:	4604      	mov	r4, r0
 8020792:	bb33      	cbnz	r3, 80207e2 <__sinit+0x56>
 8020794:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8020798:	6503      	str	r3, [r0, #80]	; 0x50
 802079a:	4b12      	ldr	r3, [pc, #72]	; (80207e4 <__sinit+0x58>)
 802079c:	4a12      	ldr	r2, [pc, #72]	; (80207e8 <__sinit+0x5c>)
 802079e:	681b      	ldr	r3, [r3, #0]
 80207a0:	6282      	str	r2, [r0, #40]	; 0x28
 80207a2:	4298      	cmp	r0, r3
 80207a4:	bf04      	itt	eq
 80207a6:	2301      	moveq	r3, #1
 80207a8:	6183      	streq	r3, [r0, #24]
 80207aa:	f000 f81f 	bl	80207ec <__sfp>
 80207ae:	6060      	str	r0, [r4, #4]
 80207b0:	4620      	mov	r0, r4
 80207b2:	f000 f81b 	bl	80207ec <__sfp>
 80207b6:	60a0      	str	r0, [r4, #8]
 80207b8:	4620      	mov	r0, r4
 80207ba:	f000 f817 	bl	80207ec <__sfp>
 80207be:	2200      	movs	r2, #0
 80207c0:	60e0      	str	r0, [r4, #12]
 80207c2:	2104      	movs	r1, #4
 80207c4:	6860      	ldr	r0, [r4, #4]
 80207c6:	f7ff ffa1 	bl	802070c <std>
 80207ca:	2201      	movs	r2, #1
 80207cc:	2109      	movs	r1, #9
 80207ce:	68a0      	ldr	r0, [r4, #8]
 80207d0:	f7ff ff9c 	bl	802070c <std>
 80207d4:	2202      	movs	r2, #2
 80207d6:	2112      	movs	r1, #18
 80207d8:	68e0      	ldr	r0, [r4, #12]
 80207da:	f7ff ff97 	bl	802070c <std>
 80207de:	2301      	movs	r3, #1
 80207e0:	61a3      	str	r3, [r4, #24]
 80207e2:	bd10      	pop	{r4, pc}
 80207e4:	080353ac 	.word	0x080353ac
 80207e8:	08020755 	.word	0x08020755

080207ec <__sfp>:
 80207ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80207ee:	4b1b      	ldr	r3, [pc, #108]	; (802085c <__sfp+0x70>)
 80207f0:	681e      	ldr	r6, [r3, #0]
 80207f2:	69b3      	ldr	r3, [r6, #24]
 80207f4:	4607      	mov	r7, r0
 80207f6:	b913      	cbnz	r3, 80207fe <__sfp+0x12>
 80207f8:	4630      	mov	r0, r6
 80207fa:	f7ff ffc7 	bl	802078c <__sinit>
 80207fe:	3648      	adds	r6, #72	; 0x48
 8020800:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8020804:	3b01      	subs	r3, #1
 8020806:	d503      	bpl.n	8020810 <__sfp+0x24>
 8020808:	6833      	ldr	r3, [r6, #0]
 802080a:	b133      	cbz	r3, 802081a <__sfp+0x2e>
 802080c:	6836      	ldr	r6, [r6, #0]
 802080e:	e7f7      	b.n	8020800 <__sfp+0x14>
 8020810:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8020814:	b16d      	cbz	r5, 8020832 <__sfp+0x46>
 8020816:	3468      	adds	r4, #104	; 0x68
 8020818:	e7f4      	b.n	8020804 <__sfp+0x18>
 802081a:	2104      	movs	r1, #4
 802081c:	4638      	mov	r0, r7
 802081e:	f7ff ff9f 	bl	8020760 <__sfmoreglue>
 8020822:	6030      	str	r0, [r6, #0]
 8020824:	2800      	cmp	r0, #0
 8020826:	d1f1      	bne.n	802080c <__sfp+0x20>
 8020828:	230c      	movs	r3, #12
 802082a:	603b      	str	r3, [r7, #0]
 802082c:	4604      	mov	r4, r0
 802082e:	4620      	mov	r0, r4
 8020830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020832:	4b0b      	ldr	r3, [pc, #44]	; (8020860 <__sfp+0x74>)
 8020834:	6665      	str	r5, [r4, #100]	; 0x64
 8020836:	e9c4 5500 	strd	r5, r5, [r4]
 802083a:	60a5      	str	r5, [r4, #8]
 802083c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8020840:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8020844:	2208      	movs	r2, #8
 8020846:	4629      	mov	r1, r5
 8020848:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 802084c:	f7ff feea 	bl	8020624 <memset>
 8020850:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8020854:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8020858:	e7e9      	b.n	802082e <__sfp+0x42>
 802085a:	bf00      	nop
 802085c:	080353ac 	.word	0x080353ac
 8020860:	ffff0001 	.word	0xffff0001

08020864 <_fwalk_reent>:
 8020864:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020868:	4680      	mov	r8, r0
 802086a:	4689      	mov	r9, r1
 802086c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8020870:	2600      	movs	r6, #0
 8020872:	b914      	cbnz	r4, 802087a <_fwalk_reent+0x16>
 8020874:	4630      	mov	r0, r6
 8020876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802087a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 802087e:	3f01      	subs	r7, #1
 8020880:	d501      	bpl.n	8020886 <_fwalk_reent+0x22>
 8020882:	6824      	ldr	r4, [r4, #0]
 8020884:	e7f5      	b.n	8020872 <_fwalk_reent+0xe>
 8020886:	89ab      	ldrh	r3, [r5, #12]
 8020888:	2b01      	cmp	r3, #1
 802088a:	d907      	bls.n	802089c <_fwalk_reent+0x38>
 802088c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8020890:	3301      	adds	r3, #1
 8020892:	d003      	beq.n	802089c <_fwalk_reent+0x38>
 8020894:	4629      	mov	r1, r5
 8020896:	4640      	mov	r0, r8
 8020898:	47c8      	blx	r9
 802089a:	4306      	orrs	r6, r0
 802089c:	3568      	adds	r5, #104	; 0x68
 802089e:	e7ee      	b.n	802087e <_fwalk_reent+0x1a>

080208a0 <malloc>:
 80208a0:	4b02      	ldr	r3, [pc, #8]	; (80208ac <malloc+0xc>)
 80208a2:	4601      	mov	r1, r0
 80208a4:	6818      	ldr	r0, [r3, #0]
 80208a6:	f000 b851 	b.w	802094c <_malloc_r>
 80208aa:	bf00      	nop
 80208ac:	2000005c 	.word	0x2000005c

080208b0 <_free_r>:
 80208b0:	b538      	push	{r3, r4, r5, lr}
 80208b2:	4605      	mov	r5, r0
 80208b4:	2900      	cmp	r1, #0
 80208b6:	d045      	beq.n	8020944 <_free_r+0x94>
 80208b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80208bc:	1f0c      	subs	r4, r1, #4
 80208be:	2b00      	cmp	r3, #0
 80208c0:	bfb8      	it	lt
 80208c2:	18e4      	addlt	r4, r4, r3
 80208c4:	f000 fdc0 	bl	8021448 <__malloc_lock>
 80208c8:	4a1f      	ldr	r2, [pc, #124]	; (8020948 <_free_r+0x98>)
 80208ca:	6813      	ldr	r3, [r2, #0]
 80208cc:	4610      	mov	r0, r2
 80208ce:	b933      	cbnz	r3, 80208de <_free_r+0x2e>
 80208d0:	6063      	str	r3, [r4, #4]
 80208d2:	6014      	str	r4, [r2, #0]
 80208d4:	4628      	mov	r0, r5
 80208d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80208da:	f000 bdb6 	b.w	802144a <__malloc_unlock>
 80208de:	42a3      	cmp	r3, r4
 80208e0:	d90c      	bls.n	80208fc <_free_r+0x4c>
 80208e2:	6821      	ldr	r1, [r4, #0]
 80208e4:	1862      	adds	r2, r4, r1
 80208e6:	4293      	cmp	r3, r2
 80208e8:	bf04      	itt	eq
 80208ea:	681a      	ldreq	r2, [r3, #0]
 80208ec:	685b      	ldreq	r3, [r3, #4]
 80208ee:	6063      	str	r3, [r4, #4]
 80208f0:	bf04      	itt	eq
 80208f2:	1852      	addeq	r2, r2, r1
 80208f4:	6022      	streq	r2, [r4, #0]
 80208f6:	6004      	str	r4, [r0, #0]
 80208f8:	e7ec      	b.n	80208d4 <_free_r+0x24>
 80208fa:	4613      	mov	r3, r2
 80208fc:	685a      	ldr	r2, [r3, #4]
 80208fe:	b10a      	cbz	r2, 8020904 <_free_r+0x54>
 8020900:	42a2      	cmp	r2, r4
 8020902:	d9fa      	bls.n	80208fa <_free_r+0x4a>
 8020904:	6819      	ldr	r1, [r3, #0]
 8020906:	1858      	adds	r0, r3, r1
 8020908:	42a0      	cmp	r0, r4
 802090a:	d10b      	bne.n	8020924 <_free_r+0x74>
 802090c:	6820      	ldr	r0, [r4, #0]
 802090e:	4401      	add	r1, r0
 8020910:	1858      	adds	r0, r3, r1
 8020912:	4282      	cmp	r2, r0
 8020914:	6019      	str	r1, [r3, #0]
 8020916:	d1dd      	bne.n	80208d4 <_free_r+0x24>
 8020918:	6810      	ldr	r0, [r2, #0]
 802091a:	6852      	ldr	r2, [r2, #4]
 802091c:	605a      	str	r2, [r3, #4]
 802091e:	4401      	add	r1, r0
 8020920:	6019      	str	r1, [r3, #0]
 8020922:	e7d7      	b.n	80208d4 <_free_r+0x24>
 8020924:	d902      	bls.n	802092c <_free_r+0x7c>
 8020926:	230c      	movs	r3, #12
 8020928:	602b      	str	r3, [r5, #0]
 802092a:	e7d3      	b.n	80208d4 <_free_r+0x24>
 802092c:	6820      	ldr	r0, [r4, #0]
 802092e:	1821      	adds	r1, r4, r0
 8020930:	428a      	cmp	r2, r1
 8020932:	bf04      	itt	eq
 8020934:	6811      	ldreq	r1, [r2, #0]
 8020936:	6852      	ldreq	r2, [r2, #4]
 8020938:	6062      	str	r2, [r4, #4]
 802093a:	bf04      	itt	eq
 802093c:	1809      	addeq	r1, r1, r0
 802093e:	6021      	streq	r1, [r4, #0]
 8020940:	605c      	str	r4, [r3, #4]
 8020942:	e7c7      	b.n	80208d4 <_free_r+0x24>
 8020944:	bd38      	pop	{r3, r4, r5, pc}
 8020946:	bf00      	nop
 8020948:	20009488 	.word	0x20009488

0802094c <_malloc_r>:
 802094c:	b570      	push	{r4, r5, r6, lr}
 802094e:	1ccd      	adds	r5, r1, #3
 8020950:	f025 0503 	bic.w	r5, r5, #3
 8020954:	3508      	adds	r5, #8
 8020956:	2d0c      	cmp	r5, #12
 8020958:	bf38      	it	cc
 802095a:	250c      	movcc	r5, #12
 802095c:	2d00      	cmp	r5, #0
 802095e:	4606      	mov	r6, r0
 8020960:	db01      	blt.n	8020966 <_malloc_r+0x1a>
 8020962:	42a9      	cmp	r1, r5
 8020964:	d903      	bls.n	802096e <_malloc_r+0x22>
 8020966:	230c      	movs	r3, #12
 8020968:	6033      	str	r3, [r6, #0]
 802096a:	2000      	movs	r0, #0
 802096c:	bd70      	pop	{r4, r5, r6, pc}
 802096e:	f000 fd6b 	bl	8021448 <__malloc_lock>
 8020972:	4a21      	ldr	r2, [pc, #132]	; (80209f8 <_malloc_r+0xac>)
 8020974:	6814      	ldr	r4, [r2, #0]
 8020976:	4621      	mov	r1, r4
 8020978:	b991      	cbnz	r1, 80209a0 <_malloc_r+0x54>
 802097a:	4c20      	ldr	r4, [pc, #128]	; (80209fc <_malloc_r+0xb0>)
 802097c:	6823      	ldr	r3, [r4, #0]
 802097e:	b91b      	cbnz	r3, 8020988 <_malloc_r+0x3c>
 8020980:	4630      	mov	r0, r6
 8020982:	f000 fb05 	bl	8020f90 <_sbrk_r>
 8020986:	6020      	str	r0, [r4, #0]
 8020988:	4629      	mov	r1, r5
 802098a:	4630      	mov	r0, r6
 802098c:	f000 fb00 	bl	8020f90 <_sbrk_r>
 8020990:	1c43      	adds	r3, r0, #1
 8020992:	d124      	bne.n	80209de <_malloc_r+0x92>
 8020994:	230c      	movs	r3, #12
 8020996:	6033      	str	r3, [r6, #0]
 8020998:	4630      	mov	r0, r6
 802099a:	f000 fd56 	bl	802144a <__malloc_unlock>
 802099e:	e7e4      	b.n	802096a <_malloc_r+0x1e>
 80209a0:	680b      	ldr	r3, [r1, #0]
 80209a2:	1b5b      	subs	r3, r3, r5
 80209a4:	d418      	bmi.n	80209d8 <_malloc_r+0x8c>
 80209a6:	2b0b      	cmp	r3, #11
 80209a8:	d90f      	bls.n	80209ca <_malloc_r+0x7e>
 80209aa:	600b      	str	r3, [r1, #0]
 80209ac:	50cd      	str	r5, [r1, r3]
 80209ae:	18cc      	adds	r4, r1, r3
 80209b0:	4630      	mov	r0, r6
 80209b2:	f000 fd4a 	bl	802144a <__malloc_unlock>
 80209b6:	f104 000b 	add.w	r0, r4, #11
 80209ba:	1d23      	adds	r3, r4, #4
 80209bc:	f020 0007 	bic.w	r0, r0, #7
 80209c0:	1ac3      	subs	r3, r0, r3
 80209c2:	d0d3      	beq.n	802096c <_malloc_r+0x20>
 80209c4:	425a      	negs	r2, r3
 80209c6:	50e2      	str	r2, [r4, r3]
 80209c8:	e7d0      	b.n	802096c <_malloc_r+0x20>
 80209ca:	428c      	cmp	r4, r1
 80209cc:	684b      	ldr	r3, [r1, #4]
 80209ce:	bf16      	itet	ne
 80209d0:	6063      	strne	r3, [r4, #4]
 80209d2:	6013      	streq	r3, [r2, #0]
 80209d4:	460c      	movne	r4, r1
 80209d6:	e7eb      	b.n	80209b0 <_malloc_r+0x64>
 80209d8:	460c      	mov	r4, r1
 80209da:	6849      	ldr	r1, [r1, #4]
 80209dc:	e7cc      	b.n	8020978 <_malloc_r+0x2c>
 80209de:	1cc4      	adds	r4, r0, #3
 80209e0:	f024 0403 	bic.w	r4, r4, #3
 80209e4:	42a0      	cmp	r0, r4
 80209e6:	d005      	beq.n	80209f4 <_malloc_r+0xa8>
 80209e8:	1a21      	subs	r1, r4, r0
 80209ea:	4630      	mov	r0, r6
 80209ec:	f000 fad0 	bl	8020f90 <_sbrk_r>
 80209f0:	3001      	adds	r0, #1
 80209f2:	d0cf      	beq.n	8020994 <_malloc_r+0x48>
 80209f4:	6025      	str	r5, [r4, #0]
 80209f6:	e7db      	b.n	80209b0 <_malloc_r+0x64>
 80209f8:	20009488 	.word	0x20009488
 80209fc:	2000948c 	.word	0x2000948c

08020a00 <__sfputc_r>:
 8020a00:	6893      	ldr	r3, [r2, #8]
 8020a02:	3b01      	subs	r3, #1
 8020a04:	2b00      	cmp	r3, #0
 8020a06:	b410      	push	{r4}
 8020a08:	6093      	str	r3, [r2, #8]
 8020a0a:	da08      	bge.n	8020a1e <__sfputc_r+0x1e>
 8020a0c:	6994      	ldr	r4, [r2, #24]
 8020a0e:	42a3      	cmp	r3, r4
 8020a10:	db01      	blt.n	8020a16 <__sfputc_r+0x16>
 8020a12:	290a      	cmp	r1, #10
 8020a14:	d103      	bne.n	8020a1e <__sfputc_r+0x1e>
 8020a16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020a1a:	f000 bb0d 	b.w	8021038 <__swbuf_r>
 8020a1e:	6813      	ldr	r3, [r2, #0]
 8020a20:	1c58      	adds	r0, r3, #1
 8020a22:	6010      	str	r0, [r2, #0]
 8020a24:	7019      	strb	r1, [r3, #0]
 8020a26:	4608      	mov	r0, r1
 8020a28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020a2c:	4770      	bx	lr

08020a2e <__sfputs_r>:
 8020a2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020a30:	4606      	mov	r6, r0
 8020a32:	460f      	mov	r7, r1
 8020a34:	4614      	mov	r4, r2
 8020a36:	18d5      	adds	r5, r2, r3
 8020a38:	42ac      	cmp	r4, r5
 8020a3a:	d101      	bne.n	8020a40 <__sfputs_r+0x12>
 8020a3c:	2000      	movs	r0, #0
 8020a3e:	e007      	b.n	8020a50 <__sfputs_r+0x22>
 8020a40:	463a      	mov	r2, r7
 8020a42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020a46:	4630      	mov	r0, r6
 8020a48:	f7ff ffda 	bl	8020a00 <__sfputc_r>
 8020a4c:	1c43      	adds	r3, r0, #1
 8020a4e:	d1f3      	bne.n	8020a38 <__sfputs_r+0xa>
 8020a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08020a54 <_vfiprintf_r>:
 8020a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020a58:	460c      	mov	r4, r1
 8020a5a:	b09d      	sub	sp, #116	; 0x74
 8020a5c:	4617      	mov	r7, r2
 8020a5e:	461d      	mov	r5, r3
 8020a60:	4606      	mov	r6, r0
 8020a62:	b118      	cbz	r0, 8020a6c <_vfiprintf_r+0x18>
 8020a64:	6983      	ldr	r3, [r0, #24]
 8020a66:	b90b      	cbnz	r3, 8020a6c <_vfiprintf_r+0x18>
 8020a68:	f7ff fe90 	bl	802078c <__sinit>
 8020a6c:	4b7c      	ldr	r3, [pc, #496]	; (8020c60 <_vfiprintf_r+0x20c>)
 8020a6e:	429c      	cmp	r4, r3
 8020a70:	d158      	bne.n	8020b24 <_vfiprintf_r+0xd0>
 8020a72:	6874      	ldr	r4, [r6, #4]
 8020a74:	89a3      	ldrh	r3, [r4, #12]
 8020a76:	0718      	lsls	r0, r3, #28
 8020a78:	d55e      	bpl.n	8020b38 <_vfiprintf_r+0xe4>
 8020a7a:	6923      	ldr	r3, [r4, #16]
 8020a7c:	2b00      	cmp	r3, #0
 8020a7e:	d05b      	beq.n	8020b38 <_vfiprintf_r+0xe4>
 8020a80:	2300      	movs	r3, #0
 8020a82:	9309      	str	r3, [sp, #36]	; 0x24
 8020a84:	2320      	movs	r3, #32
 8020a86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8020a8a:	2330      	movs	r3, #48	; 0x30
 8020a8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8020a90:	9503      	str	r5, [sp, #12]
 8020a92:	f04f 0b01 	mov.w	fp, #1
 8020a96:	46b8      	mov	r8, r7
 8020a98:	4645      	mov	r5, r8
 8020a9a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8020a9e:	b10b      	cbz	r3, 8020aa4 <_vfiprintf_r+0x50>
 8020aa0:	2b25      	cmp	r3, #37	; 0x25
 8020aa2:	d154      	bne.n	8020b4e <_vfiprintf_r+0xfa>
 8020aa4:	ebb8 0a07 	subs.w	sl, r8, r7
 8020aa8:	d00b      	beq.n	8020ac2 <_vfiprintf_r+0x6e>
 8020aaa:	4653      	mov	r3, sl
 8020aac:	463a      	mov	r2, r7
 8020aae:	4621      	mov	r1, r4
 8020ab0:	4630      	mov	r0, r6
 8020ab2:	f7ff ffbc 	bl	8020a2e <__sfputs_r>
 8020ab6:	3001      	adds	r0, #1
 8020ab8:	f000 80c2 	beq.w	8020c40 <_vfiprintf_r+0x1ec>
 8020abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020abe:	4453      	add	r3, sl
 8020ac0:	9309      	str	r3, [sp, #36]	; 0x24
 8020ac2:	f898 3000 	ldrb.w	r3, [r8]
 8020ac6:	2b00      	cmp	r3, #0
 8020ac8:	f000 80ba 	beq.w	8020c40 <_vfiprintf_r+0x1ec>
 8020acc:	2300      	movs	r3, #0
 8020ace:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8020ad2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020ad6:	9304      	str	r3, [sp, #16]
 8020ad8:	9307      	str	r3, [sp, #28]
 8020ada:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8020ade:	931a      	str	r3, [sp, #104]	; 0x68
 8020ae0:	46a8      	mov	r8, r5
 8020ae2:	2205      	movs	r2, #5
 8020ae4:	f818 1b01 	ldrb.w	r1, [r8], #1
 8020ae8:	485e      	ldr	r0, [pc, #376]	; (8020c64 <_vfiprintf_r+0x210>)
 8020aea:	f7e7 fbc1 	bl	8008270 <memchr>
 8020aee:	9b04      	ldr	r3, [sp, #16]
 8020af0:	bb78      	cbnz	r0, 8020b52 <_vfiprintf_r+0xfe>
 8020af2:	06d9      	lsls	r1, r3, #27
 8020af4:	bf44      	itt	mi
 8020af6:	2220      	movmi	r2, #32
 8020af8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8020afc:	071a      	lsls	r2, r3, #28
 8020afe:	bf44      	itt	mi
 8020b00:	222b      	movmi	r2, #43	; 0x2b
 8020b02:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8020b06:	782a      	ldrb	r2, [r5, #0]
 8020b08:	2a2a      	cmp	r2, #42	; 0x2a
 8020b0a:	d02a      	beq.n	8020b62 <_vfiprintf_r+0x10e>
 8020b0c:	9a07      	ldr	r2, [sp, #28]
 8020b0e:	46a8      	mov	r8, r5
 8020b10:	2000      	movs	r0, #0
 8020b12:	250a      	movs	r5, #10
 8020b14:	4641      	mov	r1, r8
 8020b16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020b1a:	3b30      	subs	r3, #48	; 0x30
 8020b1c:	2b09      	cmp	r3, #9
 8020b1e:	d969      	bls.n	8020bf4 <_vfiprintf_r+0x1a0>
 8020b20:	b360      	cbz	r0, 8020b7c <_vfiprintf_r+0x128>
 8020b22:	e024      	b.n	8020b6e <_vfiprintf_r+0x11a>
 8020b24:	4b50      	ldr	r3, [pc, #320]	; (8020c68 <_vfiprintf_r+0x214>)
 8020b26:	429c      	cmp	r4, r3
 8020b28:	d101      	bne.n	8020b2e <_vfiprintf_r+0xda>
 8020b2a:	68b4      	ldr	r4, [r6, #8]
 8020b2c:	e7a2      	b.n	8020a74 <_vfiprintf_r+0x20>
 8020b2e:	4b4f      	ldr	r3, [pc, #316]	; (8020c6c <_vfiprintf_r+0x218>)
 8020b30:	429c      	cmp	r4, r3
 8020b32:	bf08      	it	eq
 8020b34:	68f4      	ldreq	r4, [r6, #12]
 8020b36:	e79d      	b.n	8020a74 <_vfiprintf_r+0x20>
 8020b38:	4621      	mov	r1, r4
 8020b3a:	4630      	mov	r0, r6
 8020b3c:	f000 fae0 	bl	8021100 <__swsetup_r>
 8020b40:	2800      	cmp	r0, #0
 8020b42:	d09d      	beq.n	8020a80 <_vfiprintf_r+0x2c>
 8020b44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020b48:	b01d      	add	sp, #116	; 0x74
 8020b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020b4e:	46a8      	mov	r8, r5
 8020b50:	e7a2      	b.n	8020a98 <_vfiprintf_r+0x44>
 8020b52:	4a44      	ldr	r2, [pc, #272]	; (8020c64 <_vfiprintf_r+0x210>)
 8020b54:	1a80      	subs	r0, r0, r2
 8020b56:	fa0b f000 	lsl.w	r0, fp, r0
 8020b5a:	4318      	orrs	r0, r3
 8020b5c:	9004      	str	r0, [sp, #16]
 8020b5e:	4645      	mov	r5, r8
 8020b60:	e7be      	b.n	8020ae0 <_vfiprintf_r+0x8c>
 8020b62:	9a03      	ldr	r2, [sp, #12]
 8020b64:	1d11      	adds	r1, r2, #4
 8020b66:	6812      	ldr	r2, [r2, #0]
 8020b68:	9103      	str	r1, [sp, #12]
 8020b6a:	2a00      	cmp	r2, #0
 8020b6c:	db01      	blt.n	8020b72 <_vfiprintf_r+0x11e>
 8020b6e:	9207      	str	r2, [sp, #28]
 8020b70:	e004      	b.n	8020b7c <_vfiprintf_r+0x128>
 8020b72:	4252      	negs	r2, r2
 8020b74:	f043 0302 	orr.w	r3, r3, #2
 8020b78:	9207      	str	r2, [sp, #28]
 8020b7a:	9304      	str	r3, [sp, #16]
 8020b7c:	f898 3000 	ldrb.w	r3, [r8]
 8020b80:	2b2e      	cmp	r3, #46	; 0x2e
 8020b82:	d10e      	bne.n	8020ba2 <_vfiprintf_r+0x14e>
 8020b84:	f898 3001 	ldrb.w	r3, [r8, #1]
 8020b88:	2b2a      	cmp	r3, #42	; 0x2a
 8020b8a:	d138      	bne.n	8020bfe <_vfiprintf_r+0x1aa>
 8020b8c:	9b03      	ldr	r3, [sp, #12]
 8020b8e:	1d1a      	adds	r2, r3, #4
 8020b90:	681b      	ldr	r3, [r3, #0]
 8020b92:	9203      	str	r2, [sp, #12]
 8020b94:	2b00      	cmp	r3, #0
 8020b96:	bfb8      	it	lt
 8020b98:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8020b9c:	f108 0802 	add.w	r8, r8, #2
 8020ba0:	9305      	str	r3, [sp, #20]
 8020ba2:	4d33      	ldr	r5, [pc, #204]	; (8020c70 <_vfiprintf_r+0x21c>)
 8020ba4:	f898 1000 	ldrb.w	r1, [r8]
 8020ba8:	2203      	movs	r2, #3
 8020baa:	4628      	mov	r0, r5
 8020bac:	f7e7 fb60 	bl	8008270 <memchr>
 8020bb0:	b140      	cbz	r0, 8020bc4 <_vfiprintf_r+0x170>
 8020bb2:	2340      	movs	r3, #64	; 0x40
 8020bb4:	1b40      	subs	r0, r0, r5
 8020bb6:	fa03 f000 	lsl.w	r0, r3, r0
 8020bba:	9b04      	ldr	r3, [sp, #16]
 8020bbc:	4303      	orrs	r3, r0
 8020bbe:	f108 0801 	add.w	r8, r8, #1
 8020bc2:	9304      	str	r3, [sp, #16]
 8020bc4:	f898 1000 	ldrb.w	r1, [r8]
 8020bc8:	482a      	ldr	r0, [pc, #168]	; (8020c74 <_vfiprintf_r+0x220>)
 8020bca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8020bce:	2206      	movs	r2, #6
 8020bd0:	f108 0701 	add.w	r7, r8, #1
 8020bd4:	f7e7 fb4c 	bl	8008270 <memchr>
 8020bd8:	2800      	cmp	r0, #0
 8020bda:	d037      	beq.n	8020c4c <_vfiprintf_r+0x1f8>
 8020bdc:	4b26      	ldr	r3, [pc, #152]	; (8020c78 <_vfiprintf_r+0x224>)
 8020bde:	bb1b      	cbnz	r3, 8020c28 <_vfiprintf_r+0x1d4>
 8020be0:	9b03      	ldr	r3, [sp, #12]
 8020be2:	3307      	adds	r3, #7
 8020be4:	f023 0307 	bic.w	r3, r3, #7
 8020be8:	3308      	adds	r3, #8
 8020bea:	9303      	str	r3, [sp, #12]
 8020bec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020bee:	444b      	add	r3, r9
 8020bf0:	9309      	str	r3, [sp, #36]	; 0x24
 8020bf2:	e750      	b.n	8020a96 <_vfiprintf_r+0x42>
 8020bf4:	fb05 3202 	mla	r2, r5, r2, r3
 8020bf8:	2001      	movs	r0, #1
 8020bfa:	4688      	mov	r8, r1
 8020bfc:	e78a      	b.n	8020b14 <_vfiprintf_r+0xc0>
 8020bfe:	2300      	movs	r3, #0
 8020c00:	f108 0801 	add.w	r8, r8, #1
 8020c04:	9305      	str	r3, [sp, #20]
 8020c06:	4619      	mov	r1, r3
 8020c08:	250a      	movs	r5, #10
 8020c0a:	4640      	mov	r0, r8
 8020c0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020c10:	3a30      	subs	r2, #48	; 0x30
 8020c12:	2a09      	cmp	r2, #9
 8020c14:	d903      	bls.n	8020c1e <_vfiprintf_r+0x1ca>
 8020c16:	2b00      	cmp	r3, #0
 8020c18:	d0c3      	beq.n	8020ba2 <_vfiprintf_r+0x14e>
 8020c1a:	9105      	str	r1, [sp, #20]
 8020c1c:	e7c1      	b.n	8020ba2 <_vfiprintf_r+0x14e>
 8020c1e:	fb05 2101 	mla	r1, r5, r1, r2
 8020c22:	2301      	movs	r3, #1
 8020c24:	4680      	mov	r8, r0
 8020c26:	e7f0      	b.n	8020c0a <_vfiprintf_r+0x1b6>
 8020c28:	ab03      	add	r3, sp, #12
 8020c2a:	9300      	str	r3, [sp, #0]
 8020c2c:	4622      	mov	r2, r4
 8020c2e:	4b13      	ldr	r3, [pc, #76]	; (8020c7c <_vfiprintf_r+0x228>)
 8020c30:	a904      	add	r1, sp, #16
 8020c32:	4630      	mov	r0, r6
 8020c34:	f3af 8000 	nop.w
 8020c38:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8020c3c:	4681      	mov	r9, r0
 8020c3e:	d1d5      	bne.n	8020bec <_vfiprintf_r+0x198>
 8020c40:	89a3      	ldrh	r3, [r4, #12]
 8020c42:	065b      	lsls	r3, r3, #25
 8020c44:	f53f af7e 	bmi.w	8020b44 <_vfiprintf_r+0xf0>
 8020c48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8020c4a:	e77d      	b.n	8020b48 <_vfiprintf_r+0xf4>
 8020c4c:	ab03      	add	r3, sp, #12
 8020c4e:	9300      	str	r3, [sp, #0]
 8020c50:	4622      	mov	r2, r4
 8020c52:	4b0a      	ldr	r3, [pc, #40]	; (8020c7c <_vfiprintf_r+0x228>)
 8020c54:	a904      	add	r1, sp, #16
 8020c56:	4630      	mov	r0, r6
 8020c58:	f000 f888 	bl	8020d6c <_printf_i>
 8020c5c:	e7ec      	b.n	8020c38 <_vfiprintf_r+0x1e4>
 8020c5e:	bf00      	nop
 8020c60:	080353d0 	.word	0x080353d0
 8020c64:	08035410 	.word	0x08035410
 8020c68:	080353f0 	.word	0x080353f0
 8020c6c:	080353b0 	.word	0x080353b0
 8020c70:	08035416 	.word	0x08035416
 8020c74:	0803541a 	.word	0x0803541a
 8020c78:	00000000 	.word	0x00000000
 8020c7c:	08020a2f 	.word	0x08020a2f

08020c80 <_printf_common>:
 8020c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020c84:	4691      	mov	r9, r2
 8020c86:	461f      	mov	r7, r3
 8020c88:	688a      	ldr	r2, [r1, #8]
 8020c8a:	690b      	ldr	r3, [r1, #16]
 8020c8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8020c90:	4293      	cmp	r3, r2
 8020c92:	bfb8      	it	lt
 8020c94:	4613      	movlt	r3, r2
 8020c96:	f8c9 3000 	str.w	r3, [r9]
 8020c9a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8020c9e:	4606      	mov	r6, r0
 8020ca0:	460c      	mov	r4, r1
 8020ca2:	b112      	cbz	r2, 8020caa <_printf_common+0x2a>
 8020ca4:	3301      	adds	r3, #1
 8020ca6:	f8c9 3000 	str.w	r3, [r9]
 8020caa:	6823      	ldr	r3, [r4, #0]
 8020cac:	0699      	lsls	r1, r3, #26
 8020cae:	bf42      	ittt	mi
 8020cb0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8020cb4:	3302      	addmi	r3, #2
 8020cb6:	f8c9 3000 	strmi.w	r3, [r9]
 8020cba:	6825      	ldr	r5, [r4, #0]
 8020cbc:	f015 0506 	ands.w	r5, r5, #6
 8020cc0:	d107      	bne.n	8020cd2 <_printf_common+0x52>
 8020cc2:	f104 0a19 	add.w	sl, r4, #25
 8020cc6:	68e3      	ldr	r3, [r4, #12]
 8020cc8:	f8d9 2000 	ldr.w	r2, [r9]
 8020ccc:	1a9b      	subs	r3, r3, r2
 8020cce:	42ab      	cmp	r3, r5
 8020cd0:	dc28      	bgt.n	8020d24 <_printf_common+0xa4>
 8020cd2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8020cd6:	6822      	ldr	r2, [r4, #0]
 8020cd8:	3300      	adds	r3, #0
 8020cda:	bf18      	it	ne
 8020cdc:	2301      	movne	r3, #1
 8020cde:	0692      	lsls	r2, r2, #26
 8020ce0:	d42d      	bmi.n	8020d3e <_printf_common+0xbe>
 8020ce2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8020ce6:	4639      	mov	r1, r7
 8020ce8:	4630      	mov	r0, r6
 8020cea:	47c0      	blx	r8
 8020cec:	3001      	adds	r0, #1
 8020cee:	d020      	beq.n	8020d32 <_printf_common+0xb2>
 8020cf0:	6823      	ldr	r3, [r4, #0]
 8020cf2:	68e5      	ldr	r5, [r4, #12]
 8020cf4:	f8d9 2000 	ldr.w	r2, [r9]
 8020cf8:	f003 0306 	and.w	r3, r3, #6
 8020cfc:	2b04      	cmp	r3, #4
 8020cfe:	bf08      	it	eq
 8020d00:	1aad      	subeq	r5, r5, r2
 8020d02:	68a3      	ldr	r3, [r4, #8]
 8020d04:	6922      	ldr	r2, [r4, #16]
 8020d06:	bf0c      	ite	eq
 8020d08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8020d0c:	2500      	movne	r5, #0
 8020d0e:	4293      	cmp	r3, r2
 8020d10:	bfc4      	itt	gt
 8020d12:	1a9b      	subgt	r3, r3, r2
 8020d14:	18ed      	addgt	r5, r5, r3
 8020d16:	f04f 0900 	mov.w	r9, #0
 8020d1a:	341a      	adds	r4, #26
 8020d1c:	454d      	cmp	r5, r9
 8020d1e:	d11a      	bne.n	8020d56 <_printf_common+0xd6>
 8020d20:	2000      	movs	r0, #0
 8020d22:	e008      	b.n	8020d36 <_printf_common+0xb6>
 8020d24:	2301      	movs	r3, #1
 8020d26:	4652      	mov	r2, sl
 8020d28:	4639      	mov	r1, r7
 8020d2a:	4630      	mov	r0, r6
 8020d2c:	47c0      	blx	r8
 8020d2e:	3001      	adds	r0, #1
 8020d30:	d103      	bne.n	8020d3a <_printf_common+0xba>
 8020d32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020d3a:	3501      	adds	r5, #1
 8020d3c:	e7c3      	b.n	8020cc6 <_printf_common+0x46>
 8020d3e:	18e1      	adds	r1, r4, r3
 8020d40:	1c5a      	adds	r2, r3, #1
 8020d42:	2030      	movs	r0, #48	; 0x30
 8020d44:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8020d48:	4422      	add	r2, r4
 8020d4a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8020d4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8020d52:	3302      	adds	r3, #2
 8020d54:	e7c5      	b.n	8020ce2 <_printf_common+0x62>
 8020d56:	2301      	movs	r3, #1
 8020d58:	4622      	mov	r2, r4
 8020d5a:	4639      	mov	r1, r7
 8020d5c:	4630      	mov	r0, r6
 8020d5e:	47c0      	blx	r8
 8020d60:	3001      	adds	r0, #1
 8020d62:	d0e6      	beq.n	8020d32 <_printf_common+0xb2>
 8020d64:	f109 0901 	add.w	r9, r9, #1
 8020d68:	e7d8      	b.n	8020d1c <_printf_common+0x9c>
	...

08020d6c <_printf_i>:
 8020d6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8020d70:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8020d74:	460c      	mov	r4, r1
 8020d76:	7e09      	ldrb	r1, [r1, #24]
 8020d78:	b085      	sub	sp, #20
 8020d7a:	296e      	cmp	r1, #110	; 0x6e
 8020d7c:	4617      	mov	r7, r2
 8020d7e:	4606      	mov	r6, r0
 8020d80:	4698      	mov	r8, r3
 8020d82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8020d84:	f000 80b3 	beq.w	8020eee <_printf_i+0x182>
 8020d88:	d822      	bhi.n	8020dd0 <_printf_i+0x64>
 8020d8a:	2963      	cmp	r1, #99	; 0x63
 8020d8c:	d036      	beq.n	8020dfc <_printf_i+0x90>
 8020d8e:	d80a      	bhi.n	8020da6 <_printf_i+0x3a>
 8020d90:	2900      	cmp	r1, #0
 8020d92:	f000 80b9 	beq.w	8020f08 <_printf_i+0x19c>
 8020d96:	2958      	cmp	r1, #88	; 0x58
 8020d98:	f000 8083 	beq.w	8020ea2 <_printf_i+0x136>
 8020d9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020da0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8020da4:	e032      	b.n	8020e0c <_printf_i+0xa0>
 8020da6:	2964      	cmp	r1, #100	; 0x64
 8020da8:	d001      	beq.n	8020dae <_printf_i+0x42>
 8020daa:	2969      	cmp	r1, #105	; 0x69
 8020dac:	d1f6      	bne.n	8020d9c <_printf_i+0x30>
 8020dae:	6820      	ldr	r0, [r4, #0]
 8020db0:	6813      	ldr	r3, [r2, #0]
 8020db2:	0605      	lsls	r5, r0, #24
 8020db4:	f103 0104 	add.w	r1, r3, #4
 8020db8:	d52a      	bpl.n	8020e10 <_printf_i+0xa4>
 8020dba:	681b      	ldr	r3, [r3, #0]
 8020dbc:	6011      	str	r1, [r2, #0]
 8020dbe:	2b00      	cmp	r3, #0
 8020dc0:	da03      	bge.n	8020dca <_printf_i+0x5e>
 8020dc2:	222d      	movs	r2, #45	; 0x2d
 8020dc4:	425b      	negs	r3, r3
 8020dc6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8020dca:	486f      	ldr	r0, [pc, #444]	; (8020f88 <_printf_i+0x21c>)
 8020dcc:	220a      	movs	r2, #10
 8020dce:	e039      	b.n	8020e44 <_printf_i+0xd8>
 8020dd0:	2973      	cmp	r1, #115	; 0x73
 8020dd2:	f000 809d 	beq.w	8020f10 <_printf_i+0x1a4>
 8020dd6:	d808      	bhi.n	8020dea <_printf_i+0x7e>
 8020dd8:	296f      	cmp	r1, #111	; 0x6f
 8020dda:	d020      	beq.n	8020e1e <_printf_i+0xb2>
 8020ddc:	2970      	cmp	r1, #112	; 0x70
 8020dde:	d1dd      	bne.n	8020d9c <_printf_i+0x30>
 8020de0:	6823      	ldr	r3, [r4, #0]
 8020de2:	f043 0320 	orr.w	r3, r3, #32
 8020de6:	6023      	str	r3, [r4, #0]
 8020de8:	e003      	b.n	8020df2 <_printf_i+0x86>
 8020dea:	2975      	cmp	r1, #117	; 0x75
 8020dec:	d017      	beq.n	8020e1e <_printf_i+0xb2>
 8020dee:	2978      	cmp	r1, #120	; 0x78
 8020df0:	d1d4      	bne.n	8020d9c <_printf_i+0x30>
 8020df2:	2378      	movs	r3, #120	; 0x78
 8020df4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8020df8:	4864      	ldr	r0, [pc, #400]	; (8020f8c <_printf_i+0x220>)
 8020dfa:	e055      	b.n	8020ea8 <_printf_i+0x13c>
 8020dfc:	6813      	ldr	r3, [r2, #0]
 8020dfe:	1d19      	adds	r1, r3, #4
 8020e00:	681b      	ldr	r3, [r3, #0]
 8020e02:	6011      	str	r1, [r2, #0]
 8020e04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020e08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8020e0c:	2301      	movs	r3, #1
 8020e0e:	e08c      	b.n	8020f2a <_printf_i+0x1be>
 8020e10:	681b      	ldr	r3, [r3, #0]
 8020e12:	6011      	str	r1, [r2, #0]
 8020e14:	f010 0f40 	tst.w	r0, #64	; 0x40
 8020e18:	bf18      	it	ne
 8020e1a:	b21b      	sxthne	r3, r3
 8020e1c:	e7cf      	b.n	8020dbe <_printf_i+0x52>
 8020e1e:	6813      	ldr	r3, [r2, #0]
 8020e20:	6825      	ldr	r5, [r4, #0]
 8020e22:	1d18      	adds	r0, r3, #4
 8020e24:	6010      	str	r0, [r2, #0]
 8020e26:	0628      	lsls	r0, r5, #24
 8020e28:	d501      	bpl.n	8020e2e <_printf_i+0xc2>
 8020e2a:	681b      	ldr	r3, [r3, #0]
 8020e2c:	e002      	b.n	8020e34 <_printf_i+0xc8>
 8020e2e:	0668      	lsls	r0, r5, #25
 8020e30:	d5fb      	bpl.n	8020e2a <_printf_i+0xbe>
 8020e32:	881b      	ldrh	r3, [r3, #0]
 8020e34:	4854      	ldr	r0, [pc, #336]	; (8020f88 <_printf_i+0x21c>)
 8020e36:	296f      	cmp	r1, #111	; 0x6f
 8020e38:	bf14      	ite	ne
 8020e3a:	220a      	movne	r2, #10
 8020e3c:	2208      	moveq	r2, #8
 8020e3e:	2100      	movs	r1, #0
 8020e40:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8020e44:	6865      	ldr	r5, [r4, #4]
 8020e46:	60a5      	str	r5, [r4, #8]
 8020e48:	2d00      	cmp	r5, #0
 8020e4a:	f2c0 8095 	blt.w	8020f78 <_printf_i+0x20c>
 8020e4e:	6821      	ldr	r1, [r4, #0]
 8020e50:	f021 0104 	bic.w	r1, r1, #4
 8020e54:	6021      	str	r1, [r4, #0]
 8020e56:	2b00      	cmp	r3, #0
 8020e58:	d13d      	bne.n	8020ed6 <_printf_i+0x16a>
 8020e5a:	2d00      	cmp	r5, #0
 8020e5c:	f040 808e 	bne.w	8020f7c <_printf_i+0x210>
 8020e60:	4665      	mov	r5, ip
 8020e62:	2a08      	cmp	r2, #8
 8020e64:	d10b      	bne.n	8020e7e <_printf_i+0x112>
 8020e66:	6823      	ldr	r3, [r4, #0]
 8020e68:	07db      	lsls	r3, r3, #31
 8020e6a:	d508      	bpl.n	8020e7e <_printf_i+0x112>
 8020e6c:	6923      	ldr	r3, [r4, #16]
 8020e6e:	6862      	ldr	r2, [r4, #4]
 8020e70:	429a      	cmp	r2, r3
 8020e72:	bfde      	ittt	le
 8020e74:	2330      	movle	r3, #48	; 0x30
 8020e76:	f805 3c01 	strble.w	r3, [r5, #-1]
 8020e7a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8020e7e:	ebac 0305 	sub.w	r3, ip, r5
 8020e82:	6123      	str	r3, [r4, #16]
 8020e84:	f8cd 8000 	str.w	r8, [sp]
 8020e88:	463b      	mov	r3, r7
 8020e8a:	aa03      	add	r2, sp, #12
 8020e8c:	4621      	mov	r1, r4
 8020e8e:	4630      	mov	r0, r6
 8020e90:	f7ff fef6 	bl	8020c80 <_printf_common>
 8020e94:	3001      	adds	r0, #1
 8020e96:	d14d      	bne.n	8020f34 <_printf_i+0x1c8>
 8020e98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020e9c:	b005      	add	sp, #20
 8020e9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020ea2:	4839      	ldr	r0, [pc, #228]	; (8020f88 <_printf_i+0x21c>)
 8020ea4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8020ea8:	6813      	ldr	r3, [r2, #0]
 8020eaa:	6821      	ldr	r1, [r4, #0]
 8020eac:	1d1d      	adds	r5, r3, #4
 8020eae:	681b      	ldr	r3, [r3, #0]
 8020eb0:	6015      	str	r5, [r2, #0]
 8020eb2:	060a      	lsls	r2, r1, #24
 8020eb4:	d50b      	bpl.n	8020ece <_printf_i+0x162>
 8020eb6:	07ca      	lsls	r2, r1, #31
 8020eb8:	bf44      	itt	mi
 8020eba:	f041 0120 	orrmi.w	r1, r1, #32
 8020ebe:	6021      	strmi	r1, [r4, #0]
 8020ec0:	b91b      	cbnz	r3, 8020eca <_printf_i+0x15e>
 8020ec2:	6822      	ldr	r2, [r4, #0]
 8020ec4:	f022 0220 	bic.w	r2, r2, #32
 8020ec8:	6022      	str	r2, [r4, #0]
 8020eca:	2210      	movs	r2, #16
 8020ecc:	e7b7      	b.n	8020e3e <_printf_i+0xd2>
 8020ece:	064d      	lsls	r5, r1, #25
 8020ed0:	bf48      	it	mi
 8020ed2:	b29b      	uxthmi	r3, r3
 8020ed4:	e7ef      	b.n	8020eb6 <_printf_i+0x14a>
 8020ed6:	4665      	mov	r5, ip
 8020ed8:	fbb3 f1f2 	udiv	r1, r3, r2
 8020edc:	fb02 3311 	mls	r3, r2, r1, r3
 8020ee0:	5cc3      	ldrb	r3, [r0, r3]
 8020ee2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8020ee6:	460b      	mov	r3, r1
 8020ee8:	2900      	cmp	r1, #0
 8020eea:	d1f5      	bne.n	8020ed8 <_printf_i+0x16c>
 8020eec:	e7b9      	b.n	8020e62 <_printf_i+0xf6>
 8020eee:	6813      	ldr	r3, [r2, #0]
 8020ef0:	6825      	ldr	r5, [r4, #0]
 8020ef2:	6961      	ldr	r1, [r4, #20]
 8020ef4:	1d18      	adds	r0, r3, #4
 8020ef6:	6010      	str	r0, [r2, #0]
 8020ef8:	0628      	lsls	r0, r5, #24
 8020efa:	681b      	ldr	r3, [r3, #0]
 8020efc:	d501      	bpl.n	8020f02 <_printf_i+0x196>
 8020efe:	6019      	str	r1, [r3, #0]
 8020f00:	e002      	b.n	8020f08 <_printf_i+0x19c>
 8020f02:	066a      	lsls	r2, r5, #25
 8020f04:	d5fb      	bpl.n	8020efe <_printf_i+0x192>
 8020f06:	8019      	strh	r1, [r3, #0]
 8020f08:	2300      	movs	r3, #0
 8020f0a:	6123      	str	r3, [r4, #16]
 8020f0c:	4665      	mov	r5, ip
 8020f0e:	e7b9      	b.n	8020e84 <_printf_i+0x118>
 8020f10:	6813      	ldr	r3, [r2, #0]
 8020f12:	1d19      	adds	r1, r3, #4
 8020f14:	6011      	str	r1, [r2, #0]
 8020f16:	681d      	ldr	r5, [r3, #0]
 8020f18:	6862      	ldr	r2, [r4, #4]
 8020f1a:	2100      	movs	r1, #0
 8020f1c:	4628      	mov	r0, r5
 8020f1e:	f7e7 f9a7 	bl	8008270 <memchr>
 8020f22:	b108      	cbz	r0, 8020f28 <_printf_i+0x1bc>
 8020f24:	1b40      	subs	r0, r0, r5
 8020f26:	6060      	str	r0, [r4, #4]
 8020f28:	6863      	ldr	r3, [r4, #4]
 8020f2a:	6123      	str	r3, [r4, #16]
 8020f2c:	2300      	movs	r3, #0
 8020f2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020f32:	e7a7      	b.n	8020e84 <_printf_i+0x118>
 8020f34:	6923      	ldr	r3, [r4, #16]
 8020f36:	462a      	mov	r2, r5
 8020f38:	4639      	mov	r1, r7
 8020f3a:	4630      	mov	r0, r6
 8020f3c:	47c0      	blx	r8
 8020f3e:	3001      	adds	r0, #1
 8020f40:	d0aa      	beq.n	8020e98 <_printf_i+0x12c>
 8020f42:	6823      	ldr	r3, [r4, #0]
 8020f44:	079b      	lsls	r3, r3, #30
 8020f46:	d413      	bmi.n	8020f70 <_printf_i+0x204>
 8020f48:	68e0      	ldr	r0, [r4, #12]
 8020f4a:	9b03      	ldr	r3, [sp, #12]
 8020f4c:	4298      	cmp	r0, r3
 8020f4e:	bfb8      	it	lt
 8020f50:	4618      	movlt	r0, r3
 8020f52:	e7a3      	b.n	8020e9c <_printf_i+0x130>
 8020f54:	2301      	movs	r3, #1
 8020f56:	464a      	mov	r2, r9
 8020f58:	4639      	mov	r1, r7
 8020f5a:	4630      	mov	r0, r6
 8020f5c:	47c0      	blx	r8
 8020f5e:	3001      	adds	r0, #1
 8020f60:	d09a      	beq.n	8020e98 <_printf_i+0x12c>
 8020f62:	3501      	adds	r5, #1
 8020f64:	68e3      	ldr	r3, [r4, #12]
 8020f66:	9a03      	ldr	r2, [sp, #12]
 8020f68:	1a9b      	subs	r3, r3, r2
 8020f6a:	42ab      	cmp	r3, r5
 8020f6c:	dcf2      	bgt.n	8020f54 <_printf_i+0x1e8>
 8020f6e:	e7eb      	b.n	8020f48 <_printf_i+0x1dc>
 8020f70:	2500      	movs	r5, #0
 8020f72:	f104 0919 	add.w	r9, r4, #25
 8020f76:	e7f5      	b.n	8020f64 <_printf_i+0x1f8>
 8020f78:	2b00      	cmp	r3, #0
 8020f7a:	d1ac      	bne.n	8020ed6 <_printf_i+0x16a>
 8020f7c:	7803      	ldrb	r3, [r0, #0]
 8020f7e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8020f82:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020f86:	e76c      	b.n	8020e62 <_printf_i+0xf6>
 8020f88:	08035421 	.word	0x08035421
 8020f8c:	08035432 	.word	0x08035432

08020f90 <_sbrk_r>:
 8020f90:	b538      	push	{r3, r4, r5, lr}
 8020f92:	4c06      	ldr	r4, [pc, #24]	; (8020fac <_sbrk_r+0x1c>)
 8020f94:	2300      	movs	r3, #0
 8020f96:	4605      	mov	r5, r0
 8020f98:	4608      	mov	r0, r1
 8020f9a:	6023      	str	r3, [r4, #0]
 8020f9c:	f7ea f93e 	bl	800b21c <_sbrk>
 8020fa0:	1c43      	adds	r3, r0, #1
 8020fa2:	d102      	bne.n	8020faa <_sbrk_r+0x1a>
 8020fa4:	6823      	ldr	r3, [r4, #0]
 8020fa6:	b103      	cbz	r3, 8020faa <_sbrk_r+0x1a>
 8020fa8:	602b      	str	r3, [r5, #0]
 8020faa:	bd38      	pop	{r3, r4, r5, pc}
 8020fac:	2001ff4c 	.word	0x2001ff4c

08020fb0 <__sread>:
 8020fb0:	b510      	push	{r4, lr}
 8020fb2:	460c      	mov	r4, r1
 8020fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020fb8:	f000 fa48 	bl	802144c <_read_r>
 8020fbc:	2800      	cmp	r0, #0
 8020fbe:	bfab      	itete	ge
 8020fc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8020fc2:	89a3      	ldrhlt	r3, [r4, #12]
 8020fc4:	181b      	addge	r3, r3, r0
 8020fc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8020fca:	bfac      	ite	ge
 8020fcc:	6563      	strge	r3, [r4, #84]	; 0x54
 8020fce:	81a3      	strhlt	r3, [r4, #12]
 8020fd0:	bd10      	pop	{r4, pc}

08020fd2 <__swrite>:
 8020fd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020fd6:	461f      	mov	r7, r3
 8020fd8:	898b      	ldrh	r3, [r1, #12]
 8020fda:	05db      	lsls	r3, r3, #23
 8020fdc:	4605      	mov	r5, r0
 8020fde:	460c      	mov	r4, r1
 8020fe0:	4616      	mov	r6, r2
 8020fe2:	d505      	bpl.n	8020ff0 <__swrite+0x1e>
 8020fe4:	2302      	movs	r3, #2
 8020fe6:	2200      	movs	r2, #0
 8020fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020fec:	f000 f9b6 	bl	802135c <_lseek_r>
 8020ff0:	89a3      	ldrh	r3, [r4, #12]
 8020ff2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020ff6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8020ffa:	81a3      	strh	r3, [r4, #12]
 8020ffc:	4632      	mov	r2, r6
 8020ffe:	463b      	mov	r3, r7
 8021000:	4628      	mov	r0, r5
 8021002:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8021006:	f000 b869 	b.w	80210dc <_write_r>

0802100a <__sseek>:
 802100a:	b510      	push	{r4, lr}
 802100c:	460c      	mov	r4, r1
 802100e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021012:	f000 f9a3 	bl	802135c <_lseek_r>
 8021016:	1c43      	adds	r3, r0, #1
 8021018:	89a3      	ldrh	r3, [r4, #12]
 802101a:	bf15      	itete	ne
 802101c:	6560      	strne	r0, [r4, #84]	; 0x54
 802101e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8021022:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8021026:	81a3      	strheq	r3, [r4, #12]
 8021028:	bf18      	it	ne
 802102a:	81a3      	strhne	r3, [r4, #12]
 802102c:	bd10      	pop	{r4, pc}

0802102e <__sclose>:
 802102e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021032:	f000 b8d3 	b.w	80211dc <_close_r>
	...

08021038 <__swbuf_r>:
 8021038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802103a:	460e      	mov	r6, r1
 802103c:	4614      	mov	r4, r2
 802103e:	4605      	mov	r5, r0
 8021040:	b118      	cbz	r0, 802104a <__swbuf_r+0x12>
 8021042:	6983      	ldr	r3, [r0, #24]
 8021044:	b90b      	cbnz	r3, 802104a <__swbuf_r+0x12>
 8021046:	f7ff fba1 	bl	802078c <__sinit>
 802104a:	4b21      	ldr	r3, [pc, #132]	; (80210d0 <__swbuf_r+0x98>)
 802104c:	429c      	cmp	r4, r3
 802104e:	d12a      	bne.n	80210a6 <__swbuf_r+0x6e>
 8021050:	686c      	ldr	r4, [r5, #4]
 8021052:	69a3      	ldr	r3, [r4, #24]
 8021054:	60a3      	str	r3, [r4, #8]
 8021056:	89a3      	ldrh	r3, [r4, #12]
 8021058:	071a      	lsls	r2, r3, #28
 802105a:	d52e      	bpl.n	80210ba <__swbuf_r+0x82>
 802105c:	6923      	ldr	r3, [r4, #16]
 802105e:	b363      	cbz	r3, 80210ba <__swbuf_r+0x82>
 8021060:	6923      	ldr	r3, [r4, #16]
 8021062:	6820      	ldr	r0, [r4, #0]
 8021064:	1ac0      	subs	r0, r0, r3
 8021066:	6963      	ldr	r3, [r4, #20]
 8021068:	b2f6      	uxtb	r6, r6
 802106a:	4283      	cmp	r3, r0
 802106c:	4637      	mov	r7, r6
 802106e:	dc04      	bgt.n	802107a <__swbuf_r+0x42>
 8021070:	4621      	mov	r1, r4
 8021072:	4628      	mov	r0, r5
 8021074:	f000 f948 	bl	8021308 <_fflush_r>
 8021078:	bb28      	cbnz	r0, 80210c6 <__swbuf_r+0x8e>
 802107a:	68a3      	ldr	r3, [r4, #8]
 802107c:	3b01      	subs	r3, #1
 802107e:	60a3      	str	r3, [r4, #8]
 8021080:	6823      	ldr	r3, [r4, #0]
 8021082:	1c5a      	adds	r2, r3, #1
 8021084:	6022      	str	r2, [r4, #0]
 8021086:	701e      	strb	r6, [r3, #0]
 8021088:	6963      	ldr	r3, [r4, #20]
 802108a:	3001      	adds	r0, #1
 802108c:	4283      	cmp	r3, r0
 802108e:	d004      	beq.n	802109a <__swbuf_r+0x62>
 8021090:	89a3      	ldrh	r3, [r4, #12]
 8021092:	07db      	lsls	r3, r3, #31
 8021094:	d519      	bpl.n	80210ca <__swbuf_r+0x92>
 8021096:	2e0a      	cmp	r6, #10
 8021098:	d117      	bne.n	80210ca <__swbuf_r+0x92>
 802109a:	4621      	mov	r1, r4
 802109c:	4628      	mov	r0, r5
 802109e:	f000 f933 	bl	8021308 <_fflush_r>
 80210a2:	b190      	cbz	r0, 80210ca <__swbuf_r+0x92>
 80210a4:	e00f      	b.n	80210c6 <__swbuf_r+0x8e>
 80210a6:	4b0b      	ldr	r3, [pc, #44]	; (80210d4 <__swbuf_r+0x9c>)
 80210a8:	429c      	cmp	r4, r3
 80210aa:	d101      	bne.n	80210b0 <__swbuf_r+0x78>
 80210ac:	68ac      	ldr	r4, [r5, #8]
 80210ae:	e7d0      	b.n	8021052 <__swbuf_r+0x1a>
 80210b0:	4b09      	ldr	r3, [pc, #36]	; (80210d8 <__swbuf_r+0xa0>)
 80210b2:	429c      	cmp	r4, r3
 80210b4:	bf08      	it	eq
 80210b6:	68ec      	ldreq	r4, [r5, #12]
 80210b8:	e7cb      	b.n	8021052 <__swbuf_r+0x1a>
 80210ba:	4621      	mov	r1, r4
 80210bc:	4628      	mov	r0, r5
 80210be:	f000 f81f 	bl	8021100 <__swsetup_r>
 80210c2:	2800      	cmp	r0, #0
 80210c4:	d0cc      	beq.n	8021060 <__swbuf_r+0x28>
 80210c6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80210ca:	4638      	mov	r0, r7
 80210cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80210ce:	bf00      	nop
 80210d0:	080353d0 	.word	0x080353d0
 80210d4:	080353f0 	.word	0x080353f0
 80210d8:	080353b0 	.word	0x080353b0

080210dc <_write_r>:
 80210dc:	b538      	push	{r3, r4, r5, lr}
 80210de:	4c07      	ldr	r4, [pc, #28]	; (80210fc <_write_r+0x20>)
 80210e0:	4605      	mov	r5, r0
 80210e2:	4608      	mov	r0, r1
 80210e4:	4611      	mov	r1, r2
 80210e6:	2200      	movs	r2, #0
 80210e8:	6022      	str	r2, [r4, #0]
 80210ea:	461a      	mov	r2, r3
 80210ec:	f7ea f845 	bl	800b17a <_write>
 80210f0:	1c43      	adds	r3, r0, #1
 80210f2:	d102      	bne.n	80210fa <_write_r+0x1e>
 80210f4:	6823      	ldr	r3, [r4, #0]
 80210f6:	b103      	cbz	r3, 80210fa <_write_r+0x1e>
 80210f8:	602b      	str	r3, [r5, #0]
 80210fa:	bd38      	pop	{r3, r4, r5, pc}
 80210fc:	2001ff4c 	.word	0x2001ff4c

08021100 <__swsetup_r>:
 8021100:	4b32      	ldr	r3, [pc, #200]	; (80211cc <__swsetup_r+0xcc>)
 8021102:	b570      	push	{r4, r5, r6, lr}
 8021104:	681d      	ldr	r5, [r3, #0]
 8021106:	4606      	mov	r6, r0
 8021108:	460c      	mov	r4, r1
 802110a:	b125      	cbz	r5, 8021116 <__swsetup_r+0x16>
 802110c:	69ab      	ldr	r3, [r5, #24]
 802110e:	b913      	cbnz	r3, 8021116 <__swsetup_r+0x16>
 8021110:	4628      	mov	r0, r5
 8021112:	f7ff fb3b 	bl	802078c <__sinit>
 8021116:	4b2e      	ldr	r3, [pc, #184]	; (80211d0 <__swsetup_r+0xd0>)
 8021118:	429c      	cmp	r4, r3
 802111a:	d10f      	bne.n	802113c <__swsetup_r+0x3c>
 802111c:	686c      	ldr	r4, [r5, #4]
 802111e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021122:	b29a      	uxth	r2, r3
 8021124:	0715      	lsls	r5, r2, #28
 8021126:	d42c      	bmi.n	8021182 <__swsetup_r+0x82>
 8021128:	06d0      	lsls	r0, r2, #27
 802112a:	d411      	bmi.n	8021150 <__swsetup_r+0x50>
 802112c:	2209      	movs	r2, #9
 802112e:	6032      	str	r2, [r6, #0]
 8021130:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8021134:	81a3      	strh	r3, [r4, #12]
 8021136:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 802113a:	e03e      	b.n	80211ba <__swsetup_r+0xba>
 802113c:	4b25      	ldr	r3, [pc, #148]	; (80211d4 <__swsetup_r+0xd4>)
 802113e:	429c      	cmp	r4, r3
 8021140:	d101      	bne.n	8021146 <__swsetup_r+0x46>
 8021142:	68ac      	ldr	r4, [r5, #8]
 8021144:	e7eb      	b.n	802111e <__swsetup_r+0x1e>
 8021146:	4b24      	ldr	r3, [pc, #144]	; (80211d8 <__swsetup_r+0xd8>)
 8021148:	429c      	cmp	r4, r3
 802114a:	bf08      	it	eq
 802114c:	68ec      	ldreq	r4, [r5, #12]
 802114e:	e7e6      	b.n	802111e <__swsetup_r+0x1e>
 8021150:	0751      	lsls	r1, r2, #29
 8021152:	d512      	bpl.n	802117a <__swsetup_r+0x7a>
 8021154:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8021156:	b141      	cbz	r1, 802116a <__swsetup_r+0x6a>
 8021158:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802115c:	4299      	cmp	r1, r3
 802115e:	d002      	beq.n	8021166 <__swsetup_r+0x66>
 8021160:	4630      	mov	r0, r6
 8021162:	f7ff fba5 	bl	80208b0 <_free_r>
 8021166:	2300      	movs	r3, #0
 8021168:	6363      	str	r3, [r4, #52]	; 0x34
 802116a:	89a3      	ldrh	r3, [r4, #12]
 802116c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8021170:	81a3      	strh	r3, [r4, #12]
 8021172:	2300      	movs	r3, #0
 8021174:	6063      	str	r3, [r4, #4]
 8021176:	6923      	ldr	r3, [r4, #16]
 8021178:	6023      	str	r3, [r4, #0]
 802117a:	89a3      	ldrh	r3, [r4, #12]
 802117c:	f043 0308 	orr.w	r3, r3, #8
 8021180:	81a3      	strh	r3, [r4, #12]
 8021182:	6923      	ldr	r3, [r4, #16]
 8021184:	b94b      	cbnz	r3, 802119a <__swsetup_r+0x9a>
 8021186:	89a3      	ldrh	r3, [r4, #12]
 8021188:	f403 7320 	and.w	r3, r3, #640	; 0x280
 802118c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8021190:	d003      	beq.n	802119a <__swsetup_r+0x9a>
 8021192:	4621      	mov	r1, r4
 8021194:	4630      	mov	r0, r6
 8021196:	f000 f917 	bl	80213c8 <__smakebuf_r>
 802119a:	89a2      	ldrh	r2, [r4, #12]
 802119c:	f012 0301 	ands.w	r3, r2, #1
 80211a0:	d00c      	beq.n	80211bc <__swsetup_r+0xbc>
 80211a2:	2300      	movs	r3, #0
 80211a4:	60a3      	str	r3, [r4, #8]
 80211a6:	6963      	ldr	r3, [r4, #20]
 80211a8:	425b      	negs	r3, r3
 80211aa:	61a3      	str	r3, [r4, #24]
 80211ac:	6923      	ldr	r3, [r4, #16]
 80211ae:	b953      	cbnz	r3, 80211c6 <__swsetup_r+0xc6>
 80211b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80211b4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80211b8:	d1ba      	bne.n	8021130 <__swsetup_r+0x30>
 80211ba:	bd70      	pop	{r4, r5, r6, pc}
 80211bc:	0792      	lsls	r2, r2, #30
 80211be:	bf58      	it	pl
 80211c0:	6963      	ldrpl	r3, [r4, #20]
 80211c2:	60a3      	str	r3, [r4, #8]
 80211c4:	e7f2      	b.n	80211ac <__swsetup_r+0xac>
 80211c6:	2000      	movs	r0, #0
 80211c8:	e7f7      	b.n	80211ba <__swsetup_r+0xba>
 80211ca:	bf00      	nop
 80211cc:	2000005c 	.word	0x2000005c
 80211d0:	080353d0 	.word	0x080353d0
 80211d4:	080353f0 	.word	0x080353f0
 80211d8:	080353b0 	.word	0x080353b0

080211dc <_close_r>:
 80211dc:	b538      	push	{r3, r4, r5, lr}
 80211de:	4c06      	ldr	r4, [pc, #24]	; (80211f8 <_close_r+0x1c>)
 80211e0:	2300      	movs	r3, #0
 80211e2:	4605      	mov	r5, r0
 80211e4:	4608      	mov	r0, r1
 80211e6:	6023      	str	r3, [r4, #0]
 80211e8:	f7e9 ffe3 	bl	800b1b2 <_close>
 80211ec:	1c43      	adds	r3, r0, #1
 80211ee:	d102      	bne.n	80211f6 <_close_r+0x1a>
 80211f0:	6823      	ldr	r3, [r4, #0]
 80211f2:	b103      	cbz	r3, 80211f6 <_close_r+0x1a>
 80211f4:	602b      	str	r3, [r5, #0]
 80211f6:	bd38      	pop	{r3, r4, r5, pc}
 80211f8:	2001ff4c 	.word	0x2001ff4c

080211fc <__sflush_r>:
 80211fc:	898a      	ldrh	r2, [r1, #12]
 80211fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021202:	4605      	mov	r5, r0
 8021204:	0710      	lsls	r0, r2, #28
 8021206:	460c      	mov	r4, r1
 8021208:	d458      	bmi.n	80212bc <__sflush_r+0xc0>
 802120a:	684b      	ldr	r3, [r1, #4]
 802120c:	2b00      	cmp	r3, #0
 802120e:	dc05      	bgt.n	802121c <__sflush_r+0x20>
 8021210:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8021212:	2b00      	cmp	r3, #0
 8021214:	dc02      	bgt.n	802121c <__sflush_r+0x20>
 8021216:	2000      	movs	r0, #0
 8021218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802121c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802121e:	2e00      	cmp	r6, #0
 8021220:	d0f9      	beq.n	8021216 <__sflush_r+0x1a>
 8021222:	2300      	movs	r3, #0
 8021224:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8021228:	682f      	ldr	r7, [r5, #0]
 802122a:	6a21      	ldr	r1, [r4, #32]
 802122c:	602b      	str	r3, [r5, #0]
 802122e:	d032      	beq.n	8021296 <__sflush_r+0x9a>
 8021230:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8021232:	89a3      	ldrh	r3, [r4, #12]
 8021234:	075a      	lsls	r2, r3, #29
 8021236:	d505      	bpl.n	8021244 <__sflush_r+0x48>
 8021238:	6863      	ldr	r3, [r4, #4]
 802123a:	1ac0      	subs	r0, r0, r3
 802123c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 802123e:	b10b      	cbz	r3, 8021244 <__sflush_r+0x48>
 8021240:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8021242:	1ac0      	subs	r0, r0, r3
 8021244:	2300      	movs	r3, #0
 8021246:	4602      	mov	r2, r0
 8021248:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802124a:	6a21      	ldr	r1, [r4, #32]
 802124c:	4628      	mov	r0, r5
 802124e:	47b0      	blx	r6
 8021250:	1c43      	adds	r3, r0, #1
 8021252:	89a3      	ldrh	r3, [r4, #12]
 8021254:	d106      	bne.n	8021264 <__sflush_r+0x68>
 8021256:	6829      	ldr	r1, [r5, #0]
 8021258:	291d      	cmp	r1, #29
 802125a:	d848      	bhi.n	80212ee <__sflush_r+0xf2>
 802125c:	4a29      	ldr	r2, [pc, #164]	; (8021304 <__sflush_r+0x108>)
 802125e:	40ca      	lsrs	r2, r1
 8021260:	07d6      	lsls	r6, r2, #31
 8021262:	d544      	bpl.n	80212ee <__sflush_r+0xf2>
 8021264:	2200      	movs	r2, #0
 8021266:	6062      	str	r2, [r4, #4]
 8021268:	04d9      	lsls	r1, r3, #19
 802126a:	6922      	ldr	r2, [r4, #16]
 802126c:	6022      	str	r2, [r4, #0]
 802126e:	d504      	bpl.n	802127a <__sflush_r+0x7e>
 8021270:	1c42      	adds	r2, r0, #1
 8021272:	d101      	bne.n	8021278 <__sflush_r+0x7c>
 8021274:	682b      	ldr	r3, [r5, #0]
 8021276:	b903      	cbnz	r3, 802127a <__sflush_r+0x7e>
 8021278:	6560      	str	r0, [r4, #84]	; 0x54
 802127a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802127c:	602f      	str	r7, [r5, #0]
 802127e:	2900      	cmp	r1, #0
 8021280:	d0c9      	beq.n	8021216 <__sflush_r+0x1a>
 8021282:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8021286:	4299      	cmp	r1, r3
 8021288:	d002      	beq.n	8021290 <__sflush_r+0x94>
 802128a:	4628      	mov	r0, r5
 802128c:	f7ff fb10 	bl	80208b0 <_free_r>
 8021290:	2000      	movs	r0, #0
 8021292:	6360      	str	r0, [r4, #52]	; 0x34
 8021294:	e7c0      	b.n	8021218 <__sflush_r+0x1c>
 8021296:	2301      	movs	r3, #1
 8021298:	4628      	mov	r0, r5
 802129a:	47b0      	blx	r6
 802129c:	1c41      	adds	r1, r0, #1
 802129e:	d1c8      	bne.n	8021232 <__sflush_r+0x36>
 80212a0:	682b      	ldr	r3, [r5, #0]
 80212a2:	2b00      	cmp	r3, #0
 80212a4:	d0c5      	beq.n	8021232 <__sflush_r+0x36>
 80212a6:	2b1d      	cmp	r3, #29
 80212a8:	d001      	beq.n	80212ae <__sflush_r+0xb2>
 80212aa:	2b16      	cmp	r3, #22
 80212ac:	d101      	bne.n	80212b2 <__sflush_r+0xb6>
 80212ae:	602f      	str	r7, [r5, #0]
 80212b0:	e7b1      	b.n	8021216 <__sflush_r+0x1a>
 80212b2:	89a3      	ldrh	r3, [r4, #12]
 80212b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80212b8:	81a3      	strh	r3, [r4, #12]
 80212ba:	e7ad      	b.n	8021218 <__sflush_r+0x1c>
 80212bc:	690f      	ldr	r7, [r1, #16]
 80212be:	2f00      	cmp	r7, #0
 80212c0:	d0a9      	beq.n	8021216 <__sflush_r+0x1a>
 80212c2:	0793      	lsls	r3, r2, #30
 80212c4:	680e      	ldr	r6, [r1, #0]
 80212c6:	bf08      	it	eq
 80212c8:	694b      	ldreq	r3, [r1, #20]
 80212ca:	600f      	str	r7, [r1, #0]
 80212cc:	bf18      	it	ne
 80212ce:	2300      	movne	r3, #0
 80212d0:	eba6 0807 	sub.w	r8, r6, r7
 80212d4:	608b      	str	r3, [r1, #8]
 80212d6:	f1b8 0f00 	cmp.w	r8, #0
 80212da:	dd9c      	ble.n	8021216 <__sflush_r+0x1a>
 80212dc:	4643      	mov	r3, r8
 80212de:	463a      	mov	r2, r7
 80212e0:	6a21      	ldr	r1, [r4, #32]
 80212e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80212e4:	4628      	mov	r0, r5
 80212e6:	47b0      	blx	r6
 80212e8:	2800      	cmp	r0, #0
 80212ea:	dc06      	bgt.n	80212fa <__sflush_r+0xfe>
 80212ec:	89a3      	ldrh	r3, [r4, #12]
 80212ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80212f2:	81a3      	strh	r3, [r4, #12]
 80212f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80212f8:	e78e      	b.n	8021218 <__sflush_r+0x1c>
 80212fa:	4407      	add	r7, r0
 80212fc:	eba8 0800 	sub.w	r8, r8, r0
 8021300:	e7e9      	b.n	80212d6 <__sflush_r+0xda>
 8021302:	bf00      	nop
 8021304:	20400001 	.word	0x20400001

08021308 <_fflush_r>:
 8021308:	b538      	push	{r3, r4, r5, lr}
 802130a:	690b      	ldr	r3, [r1, #16]
 802130c:	4605      	mov	r5, r0
 802130e:	460c      	mov	r4, r1
 8021310:	b1db      	cbz	r3, 802134a <_fflush_r+0x42>
 8021312:	b118      	cbz	r0, 802131c <_fflush_r+0x14>
 8021314:	6983      	ldr	r3, [r0, #24]
 8021316:	b90b      	cbnz	r3, 802131c <_fflush_r+0x14>
 8021318:	f7ff fa38 	bl	802078c <__sinit>
 802131c:	4b0c      	ldr	r3, [pc, #48]	; (8021350 <_fflush_r+0x48>)
 802131e:	429c      	cmp	r4, r3
 8021320:	d109      	bne.n	8021336 <_fflush_r+0x2e>
 8021322:	686c      	ldr	r4, [r5, #4]
 8021324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021328:	b17b      	cbz	r3, 802134a <_fflush_r+0x42>
 802132a:	4621      	mov	r1, r4
 802132c:	4628      	mov	r0, r5
 802132e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021332:	f7ff bf63 	b.w	80211fc <__sflush_r>
 8021336:	4b07      	ldr	r3, [pc, #28]	; (8021354 <_fflush_r+0x4c>)
 8021338:	429c      	cmp	r4, r3
 802133a:	d101      	bne.n	8021340 <_fflush_r+0x38>
 802133c:	68ac      	ldr	r4, [r5, #8]
 802133e:	e7f1      	b.n	8021324 <_fflush_r+0x1c>
 8021340:	4b05      	ldr	r3, [pc, #20]	; (8021358 <_fflush_r+0x50>)
 8021342:	429c      	cmp	r4, r3
 8021344:	bf08      	it	eq
 8021346:	68ec      	ldreq	r4, [r5, #12]
 8021348:	e7ec      	b.n	8021324 <_fflush_r+0x1c>
 802134a:	2000      	movs	r0, #0
 802134c:	bd38      	pop	{r3, r4, r5, pc}
 802134e:	bf00      	nop
 8021350:	080353d0 	.word	0x080353d0
 8021354:	080353f0 	.word	0x080353f0
 8021358:	080353b0 	.word	0x080353b0

0802135c <_lseek_r>:
 802135c:	b538      	push	{r3, r4, r5, lr}
 802135e:	4c07      	ldr	r4, [pc, #28]	; (802137c <_lseek_r+0x20>)
 8021360:	4605      	mov	r5, r0
 8021362:	4608      	mov	r0, r1
 8021364:	4611      	mov	r1, r2
 8021366:	2200      	movs	r2, #0
 8021368:	6022      	str	r2, [r4, #0]
 802136a:	461a      	mov	r2, r3
 802136c:	f7e9 ff48 	bl	800b200 <_lseek>
 8021370:	1c43      	adds	r3, r0, #1
 8021372:	d102      	bne.n	802137a <_lseek_r+0x1e>
 8021374:	6823      	ldr	r3, [r4, #0]
 8021376:	b103      	cbz	r3, 802137a <_lseek_r+0x1e>
 8021378:	602b      	str	r3, [r5, #0]
 802137a:	bd38      	pop	{r3, r4, r5, pc}
 802137c:	2001ff4c 	.word	0x2001ff4c

08021380 <__swhatbuf_r>:
 8021380:	b570      	push	{r4, r5, r6, lr}
 8021382:	460e      	mov	r6, r1
 8021384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021388:	2900      	cmp	r1, #0
 802138a:	b096      	sub	sp, #88	; 0x58
 802138c:	4614      	mov	r4, r2
 802138e:	461d      	mov	r5, r3
 8021390:	da07      	bge.n	80213a2 <__swhatbuf_r+0x22>
 8021392:	2300      	movs	r3, #0
 8021394:	602b      	str	r3, [r5, #0]
 8021396:	89b3      	ldrh	r3, [r6, #12]
 8021398:	061a      	lsls	r2, r3, #24
 802139a:	d410      	bmi.n	80213be <__swhatbuf_r+0x3e>
 802139c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80213a0:	e00e      	b.n	80213c0 <__swhatbuf_r+0x40>
 80213a2:	466a      	mov	r2, sp
 80213a4:	f000 f864 	bl	8021470 <_fstat_r>
 80213a8:	2800      	cmp	r0, #0
 80213aa:	dbf2      	blt.n	8021392 <__swhatbuf_r+0x12>
 80213ac:	9a01      	ldr	r2, [sp, #4]
 80213ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80213b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80213b6:	425a      	negs	r2, r3
 80213b8:	415a      	adcs	r2, r3
 80213ba:	602a      	str	r2, [r5, #0]
 80213bc:	e7ee      	b.n	802139c <__swhatbuf_r+0x1c>
 80213be:	2340      	movs	r3, #64	; 0x40
 80213c0:	2000      	movs	r0, #0
 80213c2:	6023      	str	r3, [r4, #0]
 80213c4:	b016      	add	sp, #88	; 0x58
 80213c6:	bd70      	pop	{r4, r5, r6, pc}

080213c8 <__smakebuf_r>:
 80213c8:	898b      	ldrh	r3, [r1, #12]
 80213ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80213cc:	079d      	lsls	r5, r3, #30
 80213ce:	4606      	mov	r6, r0
 80213d0:	460c      	mov	r4, r1
 80213d2:	d507      	bpl.n	80213e4 <__smakebuf_r+0x1c>
 80213d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80213d8:	6023      	str	r3, [r4, #0]
 80213da:	6123      	str	r3, [r4, #16]
 80213dc:	2301      	movs	r3, #1
 80213de:	6163      	str	r3, [r4, #20]
 80213e0:	b002      	add	sp, #8
 80213e2:	bd70      	pop	{r4, r5, r6, pc}
 80213e4:	ab01      	add	r3, sp, #4
 80213e6:	466a      	mov	r2, sp
 80213e8:	f7ff ffca 	bl	8021380 <__swhatbuf_r>
 80213ec:	9900      	ldr	r1, [sp, #0]
 80213ee:	4605      	mov	r5, r0
 80213f0:	4630      	mov	r0, r6
 80213f2:	f7ff faab 	bl	802094c <_malloc_r>
 80213f6:	b948      	cbnz	r0, 802140c <__smakebuf_r+0x44>
 80213f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80213fc:	059a      	lsls	r2, r3, #22
 80213fe:	d4ef      	bmi.n	80213e0 <__smakebuf_r+0x18>
 8021400:	f023 0303 	bic.w	r3, r3, #3
 8021404:	f043 0302 	orr.w	r3, r3, #2
 8021408:	81a3      	strh	r3, [r4, #12]
 802140a:	e7e3      	b.n	80213d4 <__smakebuf_r+0xc>
 802140c:	4b0d      	ldr	r3, [pc, #52]	; (8021444 <__smakebuf_r+0x7c>)
 802140e:	62b3      	str	r3, [r6, #40]	; 0x28
 8021410:	89a3      	ldrh	r3, [r4, #12]
 8021412:	6020      	str	r0, [r4, #0]
 8021414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8021418:	81a3      	strh	r3, [r4, #12]
 802141a:	9b00      	ldr	r3, [sp, #0]
 802141c:	6163      	str	r3, [r4, #20]
 802141e:	9b01      	ldr	r3, [sp, #4]
 8021420:	6120      	str	r0, [r4, #16]
 8021422:	b15b      	cbz	r3, 802143c <__smakebuf_r+0x74>
 8021424:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8021428:	4630      	mov	r0, r6
 802142a:	f000 f833 	bl	8021494 <_isatty_r>
 802142e:	b128      	cbz	r0, 802143c <__smakebuf_r+0x74>
 8021430:	89a3      	ldrh	r3, [r4, #12]
 8021432:	f023 0303 	bic.w	r3, r3, #3
 8021436:	f043 0301 	orr.w	r3, r3, #1
 802143a:	81a3      	strh	r3, [r4, #12]
 802143c:	89a3      	ldrh	r3, [r4, #12]
 802143e:	431d      	orrs	r5, r3
 8021440:	81a5      	strh	r5, [r4, #12]
 8021442:	e7cd      	b.n	80213e0 <__smakebuf_r+0x18>
 8021444:	08020755 	.word	0x08020755

08021448 <__malloc_lock>:
 8021448:	4770      	bx	lr

0802144a <__malloc_unlock>:
 802144a:	4770      	bx	lr

0802144c <_read_r>:
 802144c:	b538      	push	{r3, r4, r5, lr}
 802144e:	4c07      	ldr	r4, [pc, #28]	; (802146c <_read_r+0x20>)
 8021450:	4605      	mov	r5, r0
 8021452:	4608      	mov	r0, r1
 8021454:	4611      	mov	r1, r2
 8021456:	2200      	movs	r2, #0
 8021458:	6022      	str	r2, [r4, #0]
 802145a:	461a      	mov	r2, r3
 802145c:	f7e9 fe70 	bl	800b140 <_read>
 8021460:	1c43      	adds	r3, r0, #1
 8021462:	d102      	bne.n	802146a <_read_r+0x1e>
 8021464:	6823      	ldr	r3, [r4, #0]
 8021466:	b103      	cbz	r3, 802146a <_read_r+0x1e>
 8021468:	602b      	str	r3, [r5, #0]
 802146a:	bd38      	pop	{r3, r4, r5, pc}
 802146c:	2001ff4c 	.word	0x2001ff4c

08021470 <_fstat_r>:
 8021470:	b538      	push	{r3, r4, r5, lr}
 8021472:	4c07      	ldr	r4, [pc, #28]	; (8021490 <_fstat_r+0x20>)
 8021474:	2300      	movs	r3, #0
 8021476:	4605      	mov	r5, r0
 8021478:	4608      	mov	r0, r1
 802147a:	4611      	mov	r1, r2
 802147c:	6023      	str	r3, [r4, #0]
 802147e:	f7e9 fea4 	bl	800b1ca <_fstat>
 8021482:	1c43      	adds	r3, r0, #1
 8021484:	d102      	bne.n	802148c <_fstat_r+0x1c>
 8021486:	6823      	ldr	r3, [r4, #0]
 8021488:	b103      	cbz	r3, 802148c <_fstat_r+0x1c>
 802148a:	602b      	str	r3, [r5, #0]
 802148c:	bd38      	pop	{r3, r4, r5, pc}
 802148e:	bf00      	nop
 8021490:	2001ff4c 	.word	0x2001ff4c

08021494 <_isatty_r>:
 8021494:	b538      	push	{r3, r4, r5, lr}
 8021496:	4c06      	ldr	r4, [pc, #24]	; (80214b0 <_isatty_r+0x1c>)
 8021498:	2300      	movs	r3, #0
 802149a:	4605      	mov	r5, r0
 802149c:	4608      	mov	r0, r1
 802149e:	6023      	str	r3, [r4, #0]
 80214a0:	f7e9 fea3 	bl	800b1ea <_isatty>
 80214a4:	1c43      	adds	r3, r0, #1
 80214a6:	d102      	bne.n	80214ae <_isatty_r+0x1a>
 80214a8:	6823      	ldr	r3, [r4, #0]
 80214aa:	b103      	cbz	r3, 80214ae <_isatty_r+0x1a>
 80214ac:	602b      	str	r3, [r5, #0]
 80214ae:	bd38      	pop	{r3, r4, r5, pc}
 80214b0:	2001ff4c 	.word	0x2001ff4c

080214b4 <log10>:
 80214b4:	b500      	push	{lr}
 80214b6:	ed2d 8b02 	vpush	{d8}
 80214ba:	eeb0 8b40 	vmov.f64	d8, d0
 80214be:	b08b      	sub	sp, #44	; 0x2c
 80214c0:	f000 f8b2 	bl	8021628 <__ieee754_log10>
 80214c4:	4b2d      	ldr	r3, [pc, #180]	; (802157c <log10+0xc8>)
 80214c6:	f993 3000 	ldrsb.w	r3, [r3]
 80214ca:	1c5a      	adds	r2, r3, #1
 80214cc:	d051      	beq.n	8021572 <log10+0xbe>
 80214ce:	eeb4 8b48 	vcmp.f64	d8, d8
 80214d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80214d6:	d64c      	bvs.n	8021572 <log10+0xbe>
 80214d8:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 80214dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80214e0:	d847      	bhi.n	8021572 <log10+0xbe>
 80214e2:	4a27      	ldr	r2, [pc, #156]	; (8021580 <log10+0xcc>)
 80214e4:	9201      	str	r2, [sp, #4]
 80214e6:	2200      	movs	r2, #0
 80214e8:	9208      	str	r2, [sp, #32]
 80214ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 80214ee:	ed8d 8b04 	vstr	d8, [sp, #16]
 80214f2:	b993      	cbnz	r3, 802151a <log10+0x66>
 80214f4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80214f8:	4922      	ldr	r1, [pc, #136]	; (8021584 <log10+0xd0>)
 80214fa:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
 80214fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021502:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8021506:	d025      	beq.n	8021554 <log10+0xa0>
 8021508:	2201      	movs	r2, #1
 802150a:	2b02      	cmp	r3, #2
 802150c:	9200      	str	r2, [sp, #0]
 802150e:	d116      	bne.n	802153e <log10+0x8a>
 8021510:	f000 fa28 	bl	8021964 <__errno>
 8021514:	2321      	movs	r3, #33	; 0x21
 8021516:	6003      	str	r3, [r0, #0]
 8021518:	e016      	b.n	8021548 <log10+0x94>
 802151a:	491b      	ldr	r1, [pc, #108]	; (8021588 <log10+0xd4>)
 802151c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8021520:	2000      	movs	r0, #0
 8021522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021526:	e9cd 0106 	strd	r0, r1, [sp, #24]
 802152a:	d1ed      	bne.n	8021508 <log10+0x54>
 802152c:	2202      	movs	r2, #2
 802152e:	4293      	cmp	r3, r2
 8021530:	9200      	str	r2, [sp, #0]
 8021532:	d111      	bne.n	8021558 <log10+0xa4>
 8021534:	f000 fa16 	bl	8021964 <__errno>
 8021538:	2322      	movs	r3, #34	; 0x22
 802153a:	6003      	str	r3, [r0, #0]
 802153c:	e011      	b.n	8021562 <log10+0xae>
 802153e:	4668      	mov	r0, sp
 8021540:	f000 f8eb 	bl	802171a <matherr>
 8021544:	2800      	cmp	r0, #0
 8021546:	d0e3      	beq.n	8021510 <log10+0x5c>
 8021548:	4810      	ldr	r0, [pc, #64]	; (802158c <log10+0xd8>)
 802154a:	f000 f8e9 	bl	8021720 <nan>
 802154e:	ed8d 0b06 	vstr	d0, [sp, #24]
 8021552:	e006      	b.n	8021562 <log10+0xae>
 8021554:	2302      	movs	r3, #2
 8021556:	9300      	str	r3, [sp, #0]
 8021558:	4668      	mov	r0, sp
 802155a:	f000 f8de 	bl	802171a <matherr>
 802155e:	2800      	cmp	r0, #0
 8021560:	d0e8      	beq.n	8021534 <log10+0x80>
 8021562:	9b08      	ldr	r3, [sp, #32]
 8021564:	b11b      	cbz	r3, 802156e <log10+0xba>
 8021566:	f000 f9fd 	bl	8021964 <__errno>
 802156a:	9b08      	ldr	r3, [sp, #32]
 802156c:	6003      	str	r3, [r0, #0]
 802156e:	ed9d 0b06 	vldr	d0, [sp, #24]
 8021572:	b00b      	add	sp, #44	; 0x2c
 8021574:	ecbd 8b02 	vpop	{d8}
 8021578:	f85d fb04 	ldr.w	pc, [sp], #4
 802157c:	200000c0 	.word	0x200000c0
 8021580:	08035443 	.word	0x08035443
 8021584:	c7efffff 	.word	0xc7efffff
 8021588:	fff00000 	.word	0xfff00000
 802158c:	08035415 	.word	0x08035415

08021590 <sqrt>:
 8021590:	b500      	push	{lr}
 8021592:	ed2d 8b02 	vpush	{d8}
 8021596:	eeb0 8b40 	vmov.f64	d8, d0
 802159a:	b08b      	sub	sp, #44	; 0x2c
 802159c:	f000 f8ba 	bl	8021714 <__ieee754_sqrt>
 80215a0:	4b1f      	ldr	r3, [pc, #124]	; (8021620 <sqrt+0x90>)
 80215a2:	f993 3000 	ldrsb.w	r3, [r3]
 80215a6:	1c5a      	adds	r2, r3, #1
 80215a8:	d024      	beq.n	80215f4 <sqrt+0x64>
 80215aa:	eeb4 8b48 	vcmp.f64	d8, d8
 80215ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80215b2:	d61f      	bvs.n	80215f4 <sqrt+0x64>
 80215b4:	ed9f 7b18 	vldr	d7, [pc, #96]	; 8021618 <sqrt+0x88>
 80215b8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80215bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80215c0:	d518      	bpl.n	80215f4 <sqrt+0x64>
 80215c2:	2201      	movs	r2, #1
 80215c4:	9200      	str	r2, [sp, #0]
 80215c6:	4a17      	ldr	r2, [pc, #92]	; (8021624 <sqrt+0x94>)
 80215c8:	9201      	str	r2, [sp, #4]
 80215ca:	2200      	movs	r2, #0
 80215cc:	9208      	str	r2, [sp, #32]
 80215ce:	ed8d 8b04 	vstr	d8, [sp, #16]
 80215d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80215d6:	b993      	cbnz	r3, 80215fe <sqrt+0x6e>
 80215d8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80215dc:	4668      	mov	r0, sp
 80215de:	f000 f89c 	bl	802171a <matherr>
 80215e2:	b190      	cbz	r0, 802160a <sqrt+0x7a>
 80215e4:	9b08      	ldr	r3, [sp, #32]
 80215e6:	b11b      	cbz	r3, 80215f0 <sqrt+0x60>
 80215e8:	f000 f9bc 	bl	8021964 <__errno>
 80215ec:	9b08      	ldr	r3, [sp, #32]
 80215ee:	6003      	str	r3, [r0, #0]
 80215f0:	ed9d 0b06 	vldr	d0, [sp, #24]
 80215f4:	b00b      	add	sp, #44	; 0x2c
 80215f6:	ecbd 8b02 	vpop	{d8}
 80215fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80215fe:	2b02      	cmp	r3, #2
 8021600:	ee87 6b07 	vdiv.f64	d6, d7, d7
 8021604:	ed8d 6b06 	vstr	d6, [sp, #24]
 8021608:	d1e8      	bne.n	80215dc <sqrt+0x4c>
 802160a:	f000 f9ab 	bl	8021964 <__errno>
 802160e:	2321      	movs	r3, #33	; 0x21
 8021610:	6003      	str	r3, [r0, #0]
 8021612:	e7e7      	b.n	80215e4 <sqrt+0x54>
 8021614:	f3af 8000 	nop.w
	...
 8021620:	200000c0 	.word	0x200000c0
 8021624:	08035449 	.word	0x08035449

08021628 <__ieee754_log10>:
 8021628:	b500      	push	{lr}
 802162a:	ed2d 8b02 	vpush	{d8}
 802162e:	b083      	sub	sp, #12
 8021630:	ed8d 0b00 	vstr	d0, [sp]
 8021634:	9a01      	ldr	r2, [sp, #4]
 8021636:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 802163a:	da29      	bge.n	8021690 <__ieee754_log10+0x68>
 802163c:	9900      	ldr	r1, [sp, #0]
 802163e:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8021642:	430b      	orrs	r3, r1
 8021644:	d10a      	bne.n	802165c <__ieee754_log10+0x34>
 8021646:	ed9f 6b26 	vldr	d6, [pc, #152]	; 80216e0 <__ieee754_log10+0xb8>
 802164a:	ed9f 7b27 	vldr	d7, [pc, #156]	; 80216e8 <__ieee754_log10+0xc0>
 802164e:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8021652:	b003      	add	sp, #12
 8021654:	ecbd 8b02 	vpop	{d8}
 8021658:	f85d fb04 	ldr.w	pc, [sp], #4
 802165c:	2a00      	cmp	r2, #0
 802165e:	da04      	bge.n	802166a <__ieee754_log10+0x42>
 8021660:	ed9d 7b00 	vldr	d7, [sp]
 8021664:	ee37 6b47 	vsub.f64	d6, d7, d7
 8021668:	e7ef      	b.n	802164a <__ieee754_log10+0x22>
 802166a:	ed9d 6b00 	vldr	d6, [sp]
 802166e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80216f0 <__ieee754_log10+0xc8>
 8021672:	ee26 7b07 	vmul.f64	d7, d6, d7
 8021676:	ed8d 7b00 	vstr	d7, [sp]
 802167a:	9a01      	ldr	r2, [sp, #4]
 802167c:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8021680:	4b23      	ldr	r3, [pc, #140]	; (8021710 <__ieee754_log10+0xe8>)
 8021682:	429a      	cmp	r2, r3
 8021684:	dd06      	ble.n	8021694 <__ieee754_log10+0x6c>
 8021686:	ed9d 7b00 	vldr	d7, [sp]
 802168a:	ee37 0b07 	vadd.f64	d0, d7, d7
 802168e:	e7e0      	b.n	8021652 <__ieee754_log10+0x2a>
 8021690:	2100      	movs	r1, #0
 8021692:	e7f5      	b.n	8021680 <__ieee754_log10+0x58>
 8021694:	1513      	asrs	r3, r2, #20
 8021696:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 802169a:	440b      	add	r3, r1
 802169c:	0fd8      	lsrs	r0, r3, #31
 802169e:	4403      	add	r3, r0
 80216a0:	ee07 3a90 	vmov	s15, r3
 80216a4:	f3c2 0113 	ubfx	r1, r2, #0, #20
 80216a8:	f5c0 707f 	rsb	r0, r0, #1020	; 0x3fc
 80216ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80216b0:	3003      	adds	r0, #3
 80216b2:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80216b6:	ec43 2b10 	vmov	d0, r2, r3
 80216ba:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 80216be:	f000 f837 	bl	8021730 <__ieee754_log>
 80216c2:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 80216f8 <__ieee754_log10+0xd0>
 80216c6:	ee20 0b07 	vmul.f64	d0, d0, d7
 80216ca:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8021700 <__ieee754_log10+0xd8>
 80216ce:	eea8 0b07 	vfma.f64	d0, d8, d7
 80216d2:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8021708 <__ieee754_log10+0xe0>
 80216d6:	eea8 0b07 	vfma.f64	d0, d8, d7
 80216da:	e7ba      	b.n	8021652 <__ieee754_log10+0x2a>
 80216dc:	f3af 8000 	nop.w
 80216e0:	00000000 	.word	0x00000000
 80216e4:	c3500000 	.word	0xc3500000
	...
 80216f4:	43500000 	.word	0x43500000
 80216f8:	1526e50e 	.word	0x1526e50e
 80216fc:	3fdbcb7b 	.word	0x3fdbcb7b
 8021700:	11f12b36 	.word	0x11f12b36
 8021704:	3d59fef3 	.word	0x3d59fef3
 8021708:	509f6000 	.word	0x509f6000
 802170c:	3fd34413 	.word	0x3fd34413
 8021710:	7fefffff 	.word	0x7fefffff

08021714 <__ieee754_sqrt>:
 8021714:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8021718:	4770      	bx	lr

0802171a <matherr>:
 802171a:	2000      	movs	r0, #0
 802171c:	4770      	bx	lr
	...

08021720 <nan>:
 8021720:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8021728 <nan+0x8>
 8021724:	4770      	bx	lr
 8021726:	bf00      	nop
 8021728:	00000000 	.word	0x00000000
 802172c:	7ff80000 	.word	0x7ff80000

08021730 <__ieee754_log>:
 8021730:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8021732:	ed8d 0b00 	vstr	d0, [sp]
 8021736:	9a01      	ldr	r2, [sp, #4]
 8021738:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 802173c:	da26      	bge.n	802178c <__ieee754_log+0x5c>
 802173e:	9900      	ldr	r1, [sp, #0]
 8021740:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8021744:	430b      	orrs	r3, r1
 8021746:	d107      	bne.n	8021758 <__ieee754_log+0x28>
 8021748:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 80218f8 <__ieee754_log+0x1c8>
 802174c:	ed9f 7b6c 	vldr	d7, [pc, #432]	; 8021900 <__ieee754_log+0x1d0>
 8021750:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8021754:	b003      	add	sp, #12
 8021756:	bd30      	pop	{r4, r5, pc}
 8021758:	2a00      	cmp	r2, #0
 802175a:	da04      	bge.n	8021766 <__ieee754_log+0x36>
 802175c:	ed9d 7b00 	vldr	d7, [sp]
 8021760:	ee37 6b47 	vsub.f64	d6, d7, d7
 8021764:	e7f2      	b.n	802174c <__ieee754_log+0x1c>
 8021766:	ed9d 6b00 	vldr	d6, [sp]
 802176a:	ed9f 7b67 	vldr	d7, [pc, #412]	; 8021908 <__ieee754_log+0x1d8>
 802176e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8021772:	ed8d 7b00 	vstr	d7, [sp]
 8021776:	9a01      	ldr	r2, [sp, #4]
 8021778:	f06f 0135 	mvn.w	r1, #53	; 0x35
 802177c:	4b78      	ldr	r3, [pc, #480]	; (8021960 <__ieee754_log+0x230>)
 802177e:	429a      	cmp	r2, r3
 8021780:	dd06      	ble.n	8021790 <__ieee754_log+0x60>
 8021782:	ed9d 7b00 	vldr	d7, [sp]
 8021786:	ee37 0b07 	vadd.f64	d0, d7, d7
 802178a:	e7e3      	b.n	8021754 <__ieee754_log+0x24>
 802178c:	2100      	movs	r1, #0
 802178e:	e7f5      	b.n	802177c <__ieee754_log+0x4c>
 8021790:	1513      	asrs	r3, r2, #20
 8021792:	f3c2 0013 	ubfx	r0, r2, #0, #20
 8021796:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 802179a:	4419      	add	r1, r3
 802179c:	f500 2315 	add.w	r3, r0, #610304	; 0x95000
 80217a0:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80217a4:	f403 1480 	and.w	r4, r3, #1048576	; 0x100000
 80217a8:	f084 557f 	eor.w	r5, r4, #1069547520	; 0x3fc00000
 80217ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80217b0:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80217b4:	f485 1540 	eor.w	r5, r5, #3145728	; 0x300000
 80217b8:	ea45 0300 	orr.w	r3, r5, r0
 80217bc:	ec43 2b10 	vmov	d0, r2, r3
 80217c0:	1c82      	adds	r2, r0, #2
 80217c2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80217c6:	2a02      	cmp	r2, #2
 80217c8:	eb01 5414 	add.w	r4, r1, r4, lsr #20
 80217cc:	ee30 0b47 	vsub.f64	d0, d0, d7
 80217d0:	dc31      	bgt.n	8021836 <__ieee754_log+0x106>
 80217d2:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80217d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80217da:	d10f      	bne.n	80217fc <__ieee754_log+0xcc>
 80217dc:	2c00      	cmp	r4, #0
 80217de:	f000 8086 	beq.w	80218ee <__ieee754_log+0x1be>
 80217e2:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8021910 <__ieee754_log+0x1e0>
 80217e6:	ed9f 6b4c 	vldr	d6, [pc, #304]	; 8021918 <__ieee754_log+0x1e8>
 80217ea:	ee07 4a90 	vmov	s15, r4
 80217ee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80217f2:	ee27 0b00 	vmul.f64	d0, d7, d0
 80217f6:	eea7 0b06 	vfma.f64	d0, d7, d6
 80217fa:	e7ab      	b.n	8021754 <__ieee754_log+0x24>
 80217fc:	ed9f 7b48 	vldr	d7, [pc, #288]	; 8021920 <__ieee754_log+0x1f0>
 8021800:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8021804:	eea0 6b47 	vfms.f64	d6, d0, d7
 8021808:	ee20 7b00 	vmul.f64	d7, d0, d0
 802180c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8021810:	b914      	cbnz	r4, 8021818 <__ieee754_log+0xe8>
 8021812:	ee30 0b46 	vsub.f64	d0, d0, d6
 8021816:	e79d      	b.n	8021754 <__ieee754_log+0x24>
 8021818:	ed9f 5b3d 	vldr	d5, [pc, #244]	; 8021910 <__ieee754_log+0x1e0>
 802181c:	ee07 4a90 	vmov	s15, r4
 8021820:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8021824:	eea7 6b45 	vfms.f64	d6, d7, d5
 8021828:	ee36 0b40 	vsub.f64	d0, d6, d0
 802182c:	ed9f 6b3a 	vldr	d6, [pc, #232]	; 8021918 <__ieee754_log+0x1e8>
 8021830:	ee97 0b06 	vfnms.f64	d0, d7, d6
 8021834:	e78e      	b.n	8021754 <__ieee754_log+0x24>
 8021836:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 802183a:	ee30 7b07 	vadd.f64	d7, d0, d7
 802183e:	ee80 4b07 	vdiv.f64	d4, d0, d7
 8021842:	ee07 4a90 	vmov	s15, r4
 8021846:	ee24 2b04 	vmul.f64	d2, d4, d4
 802184a:	ed9f 3b37 	vldr	d3, [pc, #220]	; 8021928 <__ieee754_log+0x1f8>
 802184e:	ee22 5b02 	vmul.f64	d5, d2, d2
 8021852:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8021856:	ed9f 7b36 	vldr	d7, [pc, #216]	; 8021930 <__ieee754_log+0x200>
 802185a:	eea5 7b03 	vfma.f64	d7, d5, d3
 802185e:	ed9f 3b36 	vldr	d3, [pc, #216]	; 8021938 <__ieee754_log+0x208>
 8021862:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8021940 <__ieee754_log+0x210>
 8021866:	eea7 3b05 	vfma.f64	d3, d7, d5
 802186a:	ed9f 7b37 	vldr	d7, [pc, #220]	; 8021948 <__ieee754_log+0x218>
 802186e:	eea5 7b01 	vfma.f64	d7, d5, d1
 8021872:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8021950 <__ieee754_log+0x220>
 8021876:	f5a0 21c2 	sub.w	r1, r0, #397312	; 0x61000
 802187a:	f5c0 22d7 	rsb	r2, r0, #440320	; 0x6b800
 802187e:	eea7 1b05 	vfma.f64	d1, d7, d5
 8021882:	f2a1 417a 	subw	r1, r1, #1146	; 0x47a
 8021886:	ed9f 7b34 	vldr	d7, [pc, #208]	; 8021958 <__ieee754_log+0x228>
 802188a:	3251      	adds	r2, #81	; 0x51
 802188c:	430a      	orrs	r2, r1
 802188e:	2a00      	cmp	r2, #0
 8021890:	eea1 7b05 	vfma.f64	d7, d1, d5
 8021894:	ee27 7b02 	vmul.f64	d7, d7, d2
 8021898:	eea3 7b05 	vfma.f64	d7, d3, d5
 802189c:	dd1c      	ble.n	80218d8 <__ieee754_log+0x1a8>
 802189e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80218a2:	ee20 5b05 	vmul.f64	d5, d0, d5
 80218a6:	ee25 5b00 	vmul.f64	d5, d5, d0
 80218aa:	ee37 7b05 	vadd.f64	d7, d7, d5
 80218ae:	ee27 7b04 	vmul.f64	d7, d7, d4
 80218b2:	b924      	cbnz	r4, 80218be <__ieee754_log+0x18e>
 80218b4:	ee35 7b47 	vsub.f64	d7, d5, d7
 80218b8:	ee30 0b47 	vsub.f64	d0, d0, d7
 80218bc:	e74a      	b.n	8021754 <__ieee754_log+0x24>
 80218be:	ed9f 4b14 	vldr	d4, [pc, #80]	; 8021910 <__ieee754_log+0x1e0>
 80218c2:	eea6 7b04 	vfma.f64	d7, d6, d4
 80218c6:	ee35 7b47 	vsub.f64	d7, d5, d7
 80218ca:	ee37 0b40 	vsub.f64	d0, d7, d0
 80218ce:	ed9f 7b12 	vldr	d7, [pc, #72]	; 8021918 <__ieee754_log+0x1e8>
 80218d2:	ee96 0b07 	vfnms.f64	d0, d6, d7
 80218d6:	e73d      	b.n	8021754 <__ieee754_log+0x24>
 80218d8:	ee30 7b47 	vsub.f64	d7, d0, d7
 80218dc:	ee27 7b04 	vmul.f64	d7, d7, d4
 80218e0:	2c00      	cmp	r4, #0
 80218e2:	d0e9      	beq.n	80218b8 <__ieee754_log+0x188>
 80218e4:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 8021910 <__ieee754_log+0x1e0>
 80218e8:	eea6 7b45 	vfms.f64	d7, d6, d5
 80218ec:	e7ed      	b.n	80218ca <__ieee754_log+0x19a>
 80218ee:	ed9f 0b04 	vldr	d0, [pc, #16]	; 8021900 <__ieee754_log+0x1d0>
 80218f2:	e72f      	b.n	8021754 <__ieee754_log+0x24>
 80218f4:	f3af 8000 	nop.w
 80218f8:	00000000 	.word	0x00000000
 80218fc:	c3500000 	.word	0xc3500000
	...
 802190c:	43500000 	.word	0x43500000
 8021910:	35793c76 	.word	0x35793c76
 8021914:	3dea39ef 	.word	0x3dea39ef
 8021918:	fee00000 	.word	0xfee00000
 802191c:	3fe62e42 	.word	0x3fe62e42
 8021920:	55555555 	.word	0x55555555
 8021924:	3fd55555 	.word	0x3fd55555
 8021928:	d078c69f 	.word	0xd078c69f
 802192c:	3fc39a09 	.word	0x3fc39a09
 8021930:	1d8e78af 	.word	0x1d8e78af
 8021934:	3fcc71c5 	.word	0x3fcc71c5
 8021938:	9997fa04 	.word	0x9997fa04
 802193c:	3fd99999 	.word	0x3fd99999
 8021940:	df3e5244 	.word	0xdf3e5244
 8021944:	3fc2f112 	.word	0x3fc2f112
 8021948:	96cb03de 	.word	0x96cb03de
 802194c:	3fc74664 	.word	0x3fc74664
 8021950:	94229359 	.word	0x94229359
 8021954:	3fd24924 	.word	0x3fd24924
 8021958:	55555593 	.word	0x55555593
 802195c:	3fe55555 	.word	0x3fe55555
 8021960:	7fefffff 	.word	0x7fefffff

08021964 <__errno>:
 8021964:	4b01      	ldr	r3, [pc, #4]	; (802196c <__errno+0x8>)
 8021966:	6818      	ldr	r0, [r3, #0]
 8021968:	4770      	bx	lr
 802196a:	bf00      	nop
 802196c:	2000005c 	.word	0x2000005c

08021970 <_init>:
 8021970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021972:	bf00      	nop
 8021974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8021976:	bc08      	pop	{r3}
 8021978:	469e      	mov	lr, r3
 802197a:	4770      	bx	lr

0802197c <_fini>:
 802197c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802197e:	bf00      	nop
 8021980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8021982:	bc08      	pop	{r3}
 8021984:	469e      	mov	lr, r3
 8021986:	4770      	bx	lr
