

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Wed Nov 16 11:43:30 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        KentStian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89  |fir_Pipeline_VITIS_LOOP_18_1  |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    372|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   5|    554|    955|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    199|    -|
|Register         |        -|   -|    201|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   5|    755|   1526|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   6|      2|      8|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                Instance                |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                         |control_s_axi                   |        0|   0|   64|   72|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U5       |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89  |fir_Pipeline_VITIS_LOOP_18_1    |        0|   0|  142|  172|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6        |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |sitofp_32ns_32_6_no_dsp_1_U8            |sitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    |uitofp_32ns_32_6_no_dsp_1_U7            |uitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                |        0|   5|  554|  955|    0|
    +----------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln346_fu_157_p2   |         +|   0|  0|   14|           9|           8|
    |sub_ln1512_fu_171_p2  |         -|   0|  0|   15|           7|           8|
    |r_V_fu_208_p2         |      lshr|   0|  0|  163|          55|          55|
    |output_r              |    select|   0|  0|    8|           1|           8|
    |ush_fu_180_p3         |    select|   0|  0|    9|           1|           9|
    |r_V_1_fu_214_p2       |       shl|   0|  0|  163|          55|          55|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  372|         128|         143|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |grp_fu_102_ce  |    9|          2|    1|          2|
    |grp_fu_102_p0  |   14|          3|   32|         96|
    |grp_fu_102_p1  |   14|          3|   32|         96|
    |grp_fu_97_ce   |    9|          2|    1|          2|
    |grp_fu_97_p0   |   20|          4|   32|        128|
    |grp_fu_97_p1   |   20|          4|   32|        128|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  199|         42|  131|        476|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |acc_reg_288                                          |  32|   0|   32|          0|
    |ap_CS_fsm                                            |  23|   0|   23|          0|
    |conv7_reg_275                                        |  32|   0|   32|          0|
    |grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |input_r_read_reg_250                                 |   8|   0|    8|          0|
    |isNeg_reg_304                                        |   1|   0|    1|          0|
    |mul8_reg_280                                         |  32|   0|   32|          0|
    |p_Result_s_reg_299                                   |  23|   0|   23|          0|
    |shift_reg_0                                          |  32|   0|   32|          0|
    |ush_reg_309                                          |   9|   0|    9|          0|
    |xs_exp_V_reg_293                                     |   8|   0|    8|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 201|   0|  201|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           fir|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

