<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2> VLSI DESIGNING FRONTEND </h2>
</div>

# Course Report

## Name: V NARAYANA

## Qualifications: BTECH(ECE)2023

Welcome to the course report for the  VLSI DESIGNING FRONTEND ! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
| Mini Project:1 [Arithematic and logic unit]               | [<a href="https://github.com/sure-trust/G9_VLSI/blob/main/Mini%20Projects/V%20NARAYANA/alu.v">Click here</a>]                         |
| Mini Project:2 [Carry Look Ahead Adder]                 | [<a href="https://github.com/sure-trust/G9_VLSI/blob/main/Mini%20Projects/V%20NARAYANA/look_ahead_adder.v">Click here</a>]                         |
| Mini Project:3 [Finite State Machines]                  | [<a href="https://github.com/sure-trust/G9_VLSI/blob/main/Mini%20Projects/V%20NARAYANA/mealy_1010.v">Click here</a>]                         |
| Mini Project:4 [Asynchronous fifo]             | [<a href="https://github.com/sure-trust/G9_VLSI/blob/main/Mini%20Projects/V%20NARAYANA/asynch_fifo.v">Click here</a>]                         |
| Mini Project:5 [Universal shift register]                             | [<a href="https://github.com/sure-trust/G9_VLSI/blob/main/Mini%20Projects/V%20NARAYANA/usr.v">Click here</a>]                         |
| Mini Project:6 [RAM]                          | [<a href="https://github.com/sure-trust/G9_VLSI/blob/main/Mini%20Projects/V%20NARAYANA/ram12.v">Click here</a>]                         |
| Final Project: [Design of APB-Protocol]                 | [<a href="https://github.com/sure-trust/G9_VLSI/blob/main/Final%20Capstone%20Project/V%20NARAYANA/apb_protocol.v">Click here</a>]   