// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/04/2018 19:21:42"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TicTacToe (
	CLOCK_50,
	KEY,
	SW,
	LEDG,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[7:0] LEDG;
output 	[17:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("TicTacToe_v.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \c0|current_state.load_y_wait~q ;
wire \c0|current_state.load_x_wait~q ;
wire \d0|y[2]~15_combout ;
wire \d0|y[3]~17_combout ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~16_combout ;
wire \c0|current_state.load_y~q ;
wire \VGA|controller|Add1~18_combout ;
wire \c0|current_state.legal_y~q ;
wire \wd|u7|winner~0_combout ;
wire \wd|who[0]~3_combout ;
wire \wd|who[0]~4_combout ;
wire \wd|who[0]~5_combout ;
wire \d0|Decoder0~1_combout ;
wire \d0|Decoder0~4_combout ;
wire \lmove2|Mux0~6_combout ;
wire \d0|x[7]~6_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|always1~1_combout ;
wire \c0|Selector5~0_combout ;
wire \c0|current_state.load_x~q ;
wire \c0|Selector1~0_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \d0|temp_y~7_combout ;
wire \d0|temp_y~8_combout ;
wire \d0|temp_y~9_combout ;
wire \d0|Add0~0_combout ;
wire \d0|Add0~1_combout ;
wire \d0|temp_x~5_combout ;
wire \d0|temp_x~8_combout ;
wire \d0|WideOr1~0_combout ;
wire \d0|WideOr0~0_combout ;
wire \d0|temp_x~11_combout ;
wire \c0|Selector4~0_combout ;
wire \c0|current_state~18_combout ;
wire \c0|current_state~19_combout ;
wire \c0|Selector3~0_combout ;
wire \d0|temp_x~7_wirecell_combout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[1]~input_o ;
wire \SW[16]~input_o ;
wire \c0|current_state.load_y~feeder_combout ;
wire \c0|current_state.legal_y~feeder_combout ;
wire \SW[4]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \d0|Decoder1~1_combout ;
wire \SW[14]~input_o ;
wire \d0|Decoder1~7_combout ;
wire \SW[17]~input_o ;
wire \SW[15]~input_o ;
wire \c0|current_state~16_combout ;
wire \c0|current_state.RENDER_Y~q ;
wire \d0|pos8[1]~4_combout ;
wire \d0|pos8[1]~5_combout ;
wire \d0|always0~0_combout ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[0]~input_o ;
wire \d0|Decoder0~5_combout ;
wire \lmove1|Mux0~6_combout ;
wire \d0|pos6[0]~4_combout ;
wire \d0|pos6[1]~5_combout ;
wire \d0|Decoder1~3_combout ;
wire \d0|Decoder0~3_combout ;
wire \d0|pos6[0]~2_combout ;
wire \d0|pos6[0]~3_combout ;
wire \lmove2|Equal6~0_combout ;
wire \d0|Decoder1~8_combout ;
wire \d0|pos7[0]~4_combout ;
wire \d0|Decoder0~6_combout ;
wire \d0|pos7[0]~2_combout ;
wire \d0|pos7[0]~3_combout ;
wire \d0|pos7[1]~5_combout ;
wire \lmove2|Equal7~0_combout ;
wire \d0|Decoder1~6_combout ;
wire \d0|pos5[0]~4_combout ;
wire \d0|pos5[1]~5_combout ;
wire \c0|current_state~17_combout ;
wire \c0|current_state.RENDER_X~q ;
wire \d0|pos5[0]~2_combout ;
wire \d0|pos5[0]~3_combout ;
wire \lmove2|Equal5~0_combout ;
wire \d0|pos4[1]~6_combout ;
wire \d0|Decoder1~5_combout ;
wire \d0|pos4[1]~2_combout ;
wire \d0|pos4[1]~3_combout ;
wire \d0|pos4[1]~4_combout ;
wire \d0|pos4[0]~5_combout ;
wire \d0|pos4[1]~7_combout ;
wire \lmove2|Equal4~0_combout ;
wire \lmove1|Mux0~0_combout ;
wire \lmove1|Mux0~1_combout ;
wire \d0|pos2[0]~2_combout ;
wire \d0|pos2[0]~3_combout ;
wire \lmove2|Equal2~0_combout ;
wire \d0|Decoder1~4_combout ;
wire \d0|pos3[0]~6_combout ;
wire \d0|pos3[0]~2_combout ;
wire \d0|pos3[0]~3_combout ;
wire \d0|pos3[0]~4_combout ;
wire \d0|pos3[0]~5_combout ;
wire \d0|pos3[1]~7_combout ;
wire \lmove2|Equal3~0_combout ;
wire \d0|pos1[0]~4_combout ;
wire \d0|Decoder1~2_combout ;
wire \d0|Decoder0~2_combout ;
wire \d0|pos1[0]~2_combout ;
wire \d0|pos1[0]~3_combout ;
wire \SW[5]~input_o ;
wire \d0|Decoder1~0_combout ;
wire \d0|pos0[0]~4_combout ;
wire \d0|Decoder0~0_combout ;
wire \d0|pos0[0]~2_combout ;
wire \d0|pos0[0]~3_combout ;
wire \d0|pos0[1]~5_combout ;
wire \lmove1|Mux0~2_combout ;
wire \lmove1|Mux0~3_combout ;
wire \lmove1|Mux0~4_combout ;
wire \lmove1|Mux0~5_combout ;
wire \lmove1|Mux0~7_combout ;
wire \lmove1|legal~combout ;
wire \d0|pos8[1]~2_combout ;
wire \d0|pos8[0]~3_combout ;
wire \d0|pos8[0]~feeder_combout ;
wire \lmove2|Mux0~2_combout ;
wire \lmove2|Mux0~3_combout ;
wire \lmove2|Mux0~4_combout ;
wire \lmove2|Mux0~0_combout ;
wire \lmove2|Mux0~1_combout ;
wire \lmove2|Mux0~5_combout ;
wire \lmove2|Mux0~7_combout ;
wire \lmove2|legal~combout ;
wire \d0|pos2[0]~4_combout ;
wire \d0|pos2[1]~5_combout ;
wire \wd|who[0]~6_combout ;
wire \wd|who[0]~7_combout ;
wire \d0|pos1[1]~5_combout ;
wire \wd|u5|winner~0_combout ;
wire \wd|u5|winner~1_combout ;
wire \wd|u7|winner~1_combout ;
wire \wd|who[0]~2_combout ;
wire \wd|u3|winner~0_combout ;
wire \wd|u3|winner~1_combout ;
wire \wd|u2|winner~0_combout ;
wire \wd|u2|winner~1_combout ;
wire \wd|who[0]~0_combout ;
wire \wd|u1|winner~0_combout ;
wire \wd|u1|winner~1_combout ;
wire \wd|u4|winner~0_combout ;
wire \wd|u4|winner~1_combout ;
wire \wd|who[0]~1_combout ;
wire \wd|who[0]~8_combout ;
wire \wd|who[1]~9_combout ;
wire \wd|who[1]~10_combout ;
wire \wd|who[1]~11_combout ;
wire \wd|who[1]~12_combout ;
wire \LEDR~0_combout ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \d0|temp_x[1]~0_combout ;
wire \d0|temp_y~0_combout ;
wire \d0|temp_y~1_combout ;
wire \d0|temp_y~2_combout ;
wire \d0|temp_y~3_combout ;
wire \d0|temp_x[1]~2_combout ;
wire \d0|temp_x[1]~3_combout ;
wire \d0|temp_x[1]~4_combout ;
wire \d0|temp_y~3_wirecell_combout ;
wire \d0|y[0]~12 ;
wire \d0|y[1]~14 ;
wire \d0|y[2]~16 ;
wire \d0|y[3]~18 ;
wire \d0|y[4]~19_combout ;
wire \d0|x[7]~7_combout ;
wire \d0|temp_y~4_combout ;
wire \d0|temp_x[1]~1_combout ;
wire \d0|temp_y~5_combout ;
wire \d0|temp_y~6_combout ;
wire \d0|y[5]~feeder_combout ;
wire \d0|y[6]~feeder_combout ;
wire \VGA|LessThan3~0_combout ;
wire \d0|y[1]~13_combout ;
wire \d0|y[0]~11_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \d0|temp_x~9_combout ;
wire \d0|temp_x~10_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \d0|temp_c~6_combout ;
wire \d0|temp_c[2]~feeder_combout ;
wire \d0|temp_c[0]~4_combout ;
wire \d0|temp_c[0]~5_combout ;
wire \d0|colour~0_combout ;
wire \d0|temp_x~6_combout ;
wire \d0|temp_x~7_combout ;
wire \d0|x~12_combout ;
wire \d0|count~0_combout ;
wire \d0|x[1]~13_combout ;
wire \d0|x[1]~14 ;
wire \d0|x[2]~15_combout ;
wire \d0|temp_x~12_combout ;
wire \d0|temp_x~13_combout ;
wire \d0|temp_x~13_wirecell_combout ;
wire \d0|x[4]~feeder_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \d0|temp_c~7_combout ;
wire \d0|temp_c[1]~feeder_combout ;
wire \d0|colour~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \~GND~combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [9:0] \VGA|controller|yCounter ;
wire [9:0] \VGA|controller|xCounter ;
wire [6:0] \d0|y ;
wire [7:0] \d0|x ;
wire [6:0] \d0|temp_y ;
wire [7:0] \d0|temp_x ;
wire [2:0] \d0|temp_c ;
wire [1:0] \d0|pos8 ;
wire [1:0] \d0|pos7 ;
wire [1:0] \d0|pos6 ;
wire [1:0] \d0|pos5 ;
wire [1:0] \d0|pos4 ;
wire [1:0] \d0|pos3 ;
wire [1:0] \d0|pos2 ;
wire [1:0] \d0|pos1 ;
wire [1:0] \d0|pos0 ;
wire [3:0] \d0|count ;
wire [2:0] \d0|colour ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|x [1],\d0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "grid2.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1vf1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|x [1],\d0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "grid2.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1vf1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|x [1],\d0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "grid2.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1vf1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE700000000000060000000000006000000000000E700000000000060000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E7000000000000600;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E70000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X75_Y13_N17
dffeas \d0|y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[3] .is_wysiwyg = "true";
defparam \d0|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N15
dffeas \d0|y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[2] .is_wysiwyg = "true";
defparam \d0|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\d0|y [2] & (\d0|y [0] $ (VCC))) # (!\d0|y [2] & (\d0|y [0] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\d0|y [2] & \d0|y [0]))

	.dataa(\d0|y [2]),
	.datab(\d0|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\d0|y [3] & ((\d0|y [1] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\d0|y [1] & (!\VGA|user_input_translator|Add0~1 )))) # (!\d0|y [3] & ((\d0|y [1] & (!\VGA|user_input_translator|Add0~1 )) # (!\d0|y [1] 
// & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\d0|y [3] & (!\d0|y [1] & !\VGA|user_input_translator|Add0~1 )) # (!\d0|y [3] & ((!\VGA|user_input_translator|Add0~1 ) # (!\d0|y [1]))))

	.dataa(\d0|y [3]),
	.datab(\d0|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\d0|y [2] $ (\d0|y [4] $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\d0|y [2] & ((\d0|y [4]) # (!\VGA|user_input_translator|Add0~3 ))) # (!\d0|y [2] & (\d0|y [4] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\d0|y [2]),
	.datab(\d0|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\d0|y [3] & ((\d0|y [5] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\d0|y [5] & (!\VGA|user_input_translator|Add0~5 )))) # (!\d0|y [3] & ((\d0|y [5] & (!\VGA|user_input_translator|Add0~5 )) # (!\d0|y [5] 
// & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\d0|y [3] & (!\d0|y [5] & !\VGA|user_input_translator|Add0~5 )) # (!\d0|y [3] & ((!\VGA|user_input_translator|Add0~5 ) # (!\d0|y [5]))))

	.dataa(\d0|y [3]),
	.datab(\d0|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\d0|y [6] $ (\d0|y [4] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\d0|y [6] & ((\d0|y [4]) # (!\VGA|user_input_translator|Add0~7 ))) # (!\d0|y [6] & (\d0|y [4] & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\d0|y [6]),
	.datab(\d0|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y13_N11
dffeas \d0|x[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|temp_x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(vcc),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[6] .is_wysiwyg = "true";
defparam \d0|x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [4] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N30
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y15_N25
dffeas \c0|current_state.load_y_wait (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.load_y_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.load_y_wait .is_wysiwyg = "true";
defparam \c0|current_state.load_y_wait .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N27
dffeas \c0|current_state.load_x_wait (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.load_x_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.load_x_wait .is_wysiwyg = "true";
defparam \c0|current_state.load_x_wait .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N23
dffeas \d0|temp_y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|temp_y~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|temp_x[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|temp_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|temp_y[3] .is_wysiwyg = "true";
defparam \d0|temp_y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N5
dffeas \d0|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|count[3] .is_wysiwyg = "true";
defparam \d0|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N31
dffeas \d0|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|count[2] .is_wysiwyg = "true";
defparam \d0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N14
cycloneive_lcell_comb \d0|y[2]~15 (
// Equation(s):
// \d0|y[2]~15_combout  = (\d0|temp_y [0] & (\d0|y[1]~14  $ (GND))) # (!\d0|temp_y [0] & (!\d0|y[1]~14  & VCC))
// \d0|y[2]~16  = CARRY((\d0|temp_y [0] & !\d0|y[1]~14 ))

	.dataa(gnd),
	.datab(\d0|temp_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y[1]~14 ),
	.combout(\d0|y[2]~15_combout ),
	.cout(\d0|y[2]~16 ));
// synopsys translate_off
defparam \d0|y[2]~15 .lut_mask = 16'hC30C;
defparam \d0|y[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N16
cycloneive_lcell_comb \d0|y[3]~17 (
// Equation(s):
// \d0|y[3]~17_combout  = (\d0|temp_y [3] & (!\d0|y[2]~16 )) # (!\d0|temp_y [3] & ((\d0|y[2]~16 ) # (GND)))
// \d0|y[3]~18  = CARRY((!\d0|y[2]~16 ) # (!\d0|temp_y [3]))

	.dataa(\d0|temp_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y[2]~16 ),
	.combout(\d0|y[3]~17_combout ),
	.cout(\d0|y[3]~18 ));
// synopsys translate_off
defparam \d0|y[3]~17 .lut_mask = 16'h5A5F;
defparam \d0|y[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y15_N7
dffeas \d0|temp_x[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|temp_x~7_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|temp_x[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|temp_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|temp_x[1] .is_wysiwyg = "true";
defparam \d0|temp_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N12
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N16
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N22
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N24
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N26
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y15_N1
dffeas \c0|current_state.load_y (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|current_state.load_y~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.load_y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.load_y .is_wysiwyg = "true";
defparam \c0|current_state.load_y .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N28
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y15_N23
dffeas \c0|current_state.legal_y (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|current_state.legal_y~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.legal_y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.legal_y .is_wysiwyg = "true";
defparam \c0|current_state.legal_y .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N24
cycloneive_lcell_comb \wd|u7|winner~0 (
// Equation(s):
// \wd|u7|winner~0_combout  = (\d0|pos0 [1] & (!\d0|pos8 [0] & (\d0|pos8 [1] & !\d0|pos4 [0]))) # (!\d0|pos0 [1] & (\d0|pos8 [0] & (!\d0|pos8 [1] & \d0|pos4 [0])))

	.dataa(\d0|pos0 [1]),
	.datab(\d0|pos8 [0]),
	.datac(\d0|pos8 [1]),
	.datad(\d0|pos4 [0]),
	.cin(gnd),
	.combout(\wd|u7|winner~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u7|winner~0 .lut_mask = 16'h0420;
defparam \wd|u7|winner~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N12
cycloneive_lcell_comb \wd|who[0]~3 (
// Equation(s):
// \wd|who[0]~3_combout  = (\d0|pos5 [0] & (!\d0|pos8 [1] & \d0|pos2 [0])) # (!\d0|pos5 [0] & (\d0|pos8 [1] & !\d0|pos2 [0]))

	.dataa(\d0|pos5 [0]),
	.datab(\d0|pos8 [1]),
	.datac(gnd),
	.datad(\d0|pos2 [0]),
	.cin(gnd),
	.combout(\wd|who[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[0]~3 .lut_mask = 16'h2244;
defparam \wd|who[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N8
cycloneive_lcell_comb \wd|who[0]~4 (
// Equation(s):
// \wd|who[0]~4_combout  = (\wd|who[0]~3_combout  & ((\d0|pos5 [1] & (!\d0|pos2 [0] & !\d0|pos8 [0])) # (!\d0|pos5 [1] & (\d0|pos2 [0] & \d0|pos8 [0]))))

	.dataa(\d0|pos5 [1]),
	.datab(\d0|pos2 [0]),
	.datac(\wd|who[0]~3_combout ),
	.datad(\d0|pos8 [0]),
	.cin(gnd),
	.combout(\wd|who[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[0]~4 .lut_mask = 16'h4020;
defparam \wd|who[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N6
cycloneive_lcell_comb \wd|who[0]~5 (
// Equation(s):
// \wd|who[0]~5_combout  = (\d0|pos4 [1] & (!\d0|pos4 [0] & !\d0|pos2 [0])) # (!\d0|pos4 [1] & (\d0|pos4 [0] & \d0|pos2 [0]))

	.dataa(\d0|pos4 [1]),
	.datab(gnd),
	.datac(\d0|pos4 [0]),
	.datad(\d0|pos2 [0]),
	.cin(gnd),
	.combout(\wd|who[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[0]~5 .lut_mask = 16'h500A;
defparam \wd|who[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N4
cycloneive_lcell_comb \d0|Decoder0~1 (
// Equation(s):
// \d0|Decoder0~1_combout  = (\SW[1]~input_o  & (!\SW[2]~input_o  & (!\SW[3]~input_o  & !\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder0~1 .lut_mask = 16'h0002;
defparam \d0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N18
cycloneive_lcell_comb \d0|Decoder0~4 (
// Equation(s):
// \d0|Decoder0~4_combout  = (!\SW[1]~input_o  & (\SW[2]~input_o  & (!\SW[3]~input_o  & \SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder0~4 .lut_mask = 16'h0400;
defparam \d0|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N28
cycloneive_lcell_comb \lmove2|Mux0~6 (
// Equation(s):
// \lmove2|Mux0~6_combout  = (!\SW[5]~input_o  & (!\SW[4]~input_o  & (!\SW[6]~input_o  & \SW[7]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\lmove2|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Mux0~6 .lut_mask = 16'h0100;
defparam \lmove2|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N8
cycloneive_lcell_comb \d0|x[7]~6 (
// Equation(s):
// \d0|x[7]~6_combout  = (!\c0|current_state.RENDER_X~q  & !\c0|current_state.RENDER_Y~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c0|current_state.RENDER_X~q ),
	.datad(\c0|current_state.RENDER_Y~q ),
	.cin(gnd),
	.combout(\d0|x[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x[7]~6 .lut_mask = 16'h000F;
defparam \d0|x[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (!\d0|x[7]~6_combout  & (\VGA|LessThan3~0_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout )))

	.dataa(\d0|x[7]~6_combout ),
	.datab(\VGA|LessThan3~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h0004;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h000F;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N10
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])))

	.dataa(\VGA|controller|xCounter [0]),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFEC;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N4
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [6] & \VGA|controller|xCounter [4]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [6]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8103;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N17
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N7
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N10
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [0])))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N24
cycloneive_lcell_comb \c0|Selector5~0 (
// Equation(s):
// \c0|Selector5~0_combout  = (\c0|current_state.load_y~q  & ((\SW[16]~input_o ) # ((\c0|current_state.load_y_wait~q  & !\SW[15]~input_o )))) # (!\c0|current_state.load_y~q  & (((\c0|current_state.load_y_wait~q  & !\SW[15]~input_o ))))

	.dataa(\c0|current_state.load_y~q ),
	.datab(\SW[16]~input_o ),
	.datac(\c0|current_state.load_y_wait~q ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\c0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector5~0 .lut_mask = 16'h88F8;
defparam \c0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y15_N13
dffeas \c0|current_state.load_x (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|current_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.load_x~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.load_x .is_wysiwyg = "true";
defparam \c0|current_state.load_x .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N26
cycloneive_lcell_comb \c0|Selector1~0 (
// Equation(s):
// \c0|Selector1~0_combout  = (\c0|current_state.load_x~q  & (((\c0|current_state.load_x_wait~q  & !\SW[15]~input_o )))) # (!\c0|current_state.load_x~q  & ((\SW[16]~input_o ) # ((\c0|current_state.load_x_wait~q  & !\SW[15]~input_o ))))

	.dataa(\c0|current_state.load_x~q ),
	.datab(\SW[16]~input_o ),
	.datac(\c0|current_state.load_x_wait~q ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\c0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~0 .lut_mask = 16'h44F4;
defparam \c0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N16
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [9]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~18_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [9]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N6
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [1]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~2_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N0
cycloneive_lcell_comb \d0|temp_y~7 (
// Equation(s):
// \d0|temp_y~7_combout  = (\SW[1]~input_o  & ((\SW[2]~input_o ) # (!\SW[0]~input_o ))) # (!\SW[1]~input_o  & (!\SW[2]~input_o ))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|temp_y~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_y~7 .lut_mask = 16'h99BB;
defparam \d0|temp_y~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N16
cycloneive_lcell_comb \d0|temp_y~8 (
// Equation(s):
// \d0|temp_y~8_combout  = (\SW[5]~input_o  & ((\SW[6]~input_o ) # (!\SW[4]~input_o ))) # (!\SW[5]~input_o  & ((!\SW[6]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|temp_y~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_y~8 .lut_mask = 16'hA7A7;
defparam \d0|temp_y~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N22
cycloneive_lcell_comb \d0|temp_y~9 (
// Equation(s):
// \d0|temp_y~9_combout  = (\d0|temp_y~4_combout ) # ((\d0|temp_x[1]~1_combout  & (\d0|temp_y~7_combout )) # (!\d0|temp_x[1]~1_combout  & ((\d0|temp_y~8_combout ))))

	.dataa(\d0|temp_y~7_combout ),
	.datab(\d0|temp_y~8_combout ),
	.datac(\d0|temp_y~4_combout ),
	.datad(\d0|temp_x[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|temp_y~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_y~9 .lut_mask = 16'hFAFC;
defparam \d0|temp_y~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N4
cycloneive_lcell_comb \d0|Add0~0 (
// Equation(s):
// \d0|Add0~0_combout  = \d0|count [3] $ (((\d0|count [2] & \d0|count [1])))

	.dataa(\d0|count [2]),
	.datab(\d0|count [1]),
	.datac(\d0|count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Add0~0 .lut_mask = 16'h7878;
defparam \d0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N30
cycloneive_lcell_comb \d0|Add0~1 (
// Equation(s):
// \d0|Add0~1_combout  = \d0|count [2] $ (\d0|count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|count [2]),
	.datad(\d0|count [1]),
	.cin(gnd),
	.combout(\d0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Add0~1 .lut_mask = 16'h0FF0;
defparam \d0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N6
cycloneive_lcell_comb \d0|temp_x~5 (
// Equation(s):
// \d0|temp_x~5_combout  = (\SW[1]~input_o  & (\SW[2]~input_o  $ (!\SW[0]~input_o ))) # (!\SW[1]~input_o  & ((\SW[2]~input_o ) # (\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|temp_x~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x~5 .lut_mask = 16'hDD66;
defparam \d0|temp_x~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N16
cycloneive_lcell_comb \d0|temp_x~8 (
// Equation(s):
// \d0|temp_x~8_combout  = (\SW[1]~input_o  & (!\SW[2]~input_o  & !\SW[0]~input_o )) # (!\SW[1]~input_o  & (\SW[2]~input_o  & \SW[0]~input_o ))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|temp_x~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x~8 .lut_mask = 16'h4422;
defparam \d0|temp_x~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N2
cycloneive_lcell_comb \d0|WideOr1~0 (
// Equation(s):
// \d0|WideOr1~0_combout  = (\SW[7]~input_o  & ((\SW[5]~input_o ) # ((\SW[4]~input_o ) # (\SW[6]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr1~0 .lut_mask = 16'hFE00;
defparam \d0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N12
cycloneive_lcell_comb \d0|WideOr0~0 (
// Equation(s):
// \d0|WideOr0~0_combout  = (\SW[3]~input_o  & ((\SW[1]~input_o ) # ((\SW[2]~input_o ) # (\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr0~0 .lut_mask = 16'hF0E0;
defparam \d0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N14
cycloneive_lcell_comb \d0|temp_x~11 (
// Equation(s):
// \d0|temp_x~11_combout  = (\SW[1]~input_o  & ((!\SW[0]~input_o ) # (!\SW[2]~input_o ))) # (!\SW[1]~input_o  & (\SW[2]~input_o  $ (!\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|temp_x~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x~11 .lut_mask = 16'h66BB;
defparam \d0|temp_x~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N18
cycloneive_lcell_comb \c0|Selector4~0 (
// Equation(s):
// \c0|Selector4~0_combout  = (\c0|current_state.legal_y~q  & (((\c0|current_state.load_y~q  & !\SW[16]~input_o )) # (!\lmove2|legal~combout ))) # (!\c0|current_state.legal_y~q  & (\c0|current_state.load_y~q  & (!\SW[16]~input_o )))

	.dataa(\c0|current_state.legal_y~q ),
	.datab(\c0|current_state.load_y~q ),
	.datac(\SW[16]~input_o ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\c0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector4~0 .lut_mask = 16'h0CAE;
defparam \c0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N4
cycloneive_lcell_comb \c0|current_state~18 (
// Equation(s):
// \c0|current_state~18_combout  = (\c0|current_state.load_x~q  & (\c0|current_state.RENDER_Y~q  & ((!\SW[15]~input_o )))) # (!\c0|current_state.load_x~q  & (((\c0|current_state.RENDER_Y~q  & !\SW[15]~input_o )) # (!\SW[16]~input_o )))

	.dataa(\c0|current_state.load_x~q ),
	.datab(\c0|current_state.RENDER_Y~q ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\c0|current_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~18 .lut_mask = 16'h05CD;
defparam \c0|current_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N12
cycloneive_lcell_comb \c0|current_state~19 (
// Equation(s):
// \c0|current_state~19_combout  = (\SW[17]~input_o  & !\c0|current_state~18_combout )

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(\c0|current_state~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c0|current_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~19 .lut_mask = 16'h0C0C;
defparam \c0|current_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N10
cycloneive_lcell_comb \c0|Selector3~0 (
// Equation(s):
// \c0|Selector3~0_combout  = (\c0|current_state.legal_y~q  & ((\lmove2|legal~combout ) # ((!\SW[15]~input_o  & \c0|current_state.RENDER_X~q )))) # (!\c0|current_state.legal_y~q  & (!\SW[15]~input_o  & (\c0|current_state.RENDER_X~q )))

	.dataa(\c0|current_state.legal_y~q ),
	.datab(\SW[15]~input_o ),
	.datac(\c0|current_state.RENDER_X~q ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\c0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector3~0 .lut_mask = 16'hBA30;
defparam \c0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N6
cycloneive_lcell_comb \d0|temp_x~7_wirecell (
// Equation(s):
// \d0|temp_x~7_wirecell_combout  = !\d0|temp_x~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|temp_x~7_combout ),
	.cin(gnd),
	.combout(\d0|temp_x~7_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x~7_wirecell .lut_mask = 16'h00FF;
defparam \d0|temp_x~7_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N0
cycloneive_lcell_comb \c0|current_state.load_y~feeder (
// Equation(s):
// \c0|current_state.load_y~feeder_combout  = \c0|Selector4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\c0|Selector4~0_combout ),
	.cin(gnd),
	.combout(\c0|current_state.load_y~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state.load_y~feeder .lut_mask = 16'hFF00;
defparam \c0|current_state.load_y~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N22
cycloneive_lcell_comb \c0|current_state.legal_y~feeder (
// Equation(s):
// \c0|current_state.legal_y~feeder_combout  = \c0|Selector3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\c0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\c0|current_state.legal_y~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state.legal_y~feeder .lut_mask = 16'hFF00;
defparam \c0|current_state.legal_y~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(\wd|who[0]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(\wd|who[1]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\LEDR~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N0
cycloneive_lcell_comb \d0|Decoder1~1 (
// Equation(s):
// \d0|Decoder1~1_combout  = (\SW[5]~input_o  & (!\SW[4]~input_o  & (!\SW[6]~input_o  & !\SW[7]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder1~1 .lut_mask = 16'h0002;
defparam \d0|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N24
cycloneive_lcell_comb \d0|Decoder1~7 (
// Equation(s):
// \d0|Decoder1~7_combout  = (!\SW[5]~input_o  & (!\SW[4]~input_o  & (!\SW[6]~input_o  & \SW[7]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder1~7 .lut_mask = 16'h0100;
defparam \d0|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N28
cycloneive_lcell_comb \c0|current_state~16 (
// Equation(s):
// \c0|current_state~16_combout  = (\SW[17]~input_o  & (\SW[15]~input_o  & ((\c0|current_state.load_y_wait~q ) # (\c0|current_state.RENDER_Y~q ))))

	.dataa(\c0|current_state.load_y_wait~q ),
	.datab(\SW[17]~input_o ),
	.datac(\c0|current_state.RENDER_Y~q ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\c0|current_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~16 .lut_mask = 16'hC800;
defparam \c0|current_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y15_N29
dffeas \c0|current_state.RENDER_Y (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|current_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.RENDER_Y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.RENDER_Y .is_wysiwyg = "true";
defparam \c0|current_state.RENDER_Y .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N26
cycloneive_lcell_comb \d0|pos8[1]~4 (
// Equation(s):
// \d0|pos8[1]~4_combout  = (\lmove2|legal~combout ) # ((!\c0|current_state.RENDER_Y~q ) # (!\d0|Decoder1~7_combout ))

	.dataa(gnd),
	.datab(\lmove2|legal~combout ),
	.datac(\d0|Decoder1~7_combout ),
	.datad(\c0|current_state.RENDER_Y~q ),
	.cin(gnd),
	.combout(\d0|pos8[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos8[1]~4 .lut_mask = 16'hCFFF;
defparam \d0|pos8[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N0
cycloneive_lcell_comb \d0|pos8[1]~5 (
// Equation(s):
// \d0|pos8[1]~5_combout  = !\d0|pos8[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos8[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|pos8[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos8[1]~5 .lut_mask = 16'h0F0F;
defparam \d0|pos8[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N10
cycloneive_lcell_comb \d0|always0~0 (
// Equation(s):
// \d0|always0~0_combout  = (\c0|current_state.RENDER_Y~q  & !\lmove2|legal~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c0|current_state.RENDER_Y~q ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|always0~0 .lut_mask = 16'h00F0;
defparam \d0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N8
cycloneive_lcell_comb \d0|Decoder0~5 (
// Equation(s):
// \d0|Decoder0~5_combout  = (!\SW[1]~input_o  & (!\SW[2]~input_o  & (\SW[3]~input_o  & !\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder0~5 .lut_mask = 16'h0010;
defparam \d0|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N12
cycloneive_lcell_comb \lmove1|Mux0~6 (
// Equation(s):
// \lmove1|Mux0~6_combout  = (!\SW[1]~input_o  & (!\SW[2]~input_o  & (\SW[3]~input_o  & !\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\lmove1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \lmove1|Mux0~6 .lut_mask = 16'h0010;
defparam \lmove1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N14
cycloneive_lcell_comb \d0|pos6[0]~4 (
// Equation(s):
// \d0|pos6[0]~4_combout  = ((\lmove2|legal~combout ) # (!\c0|current_state.RENDER_Y~q )) # (!\d0|Decoder1~3_combout )

	.dataa(\d0|Decoder1~3_combout ),
	.datab(\c0|current_state.RENDER_Y~q ),
	.datac(gnd),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos6[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos6[0]~4 .lut_mask = 16'hFF77;
defparam \d0|pos6[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N4
cycloneive_lcell_comb \d0|pos6[1]~5 (
// Equation(s):
// \d0|pos6[1]~5_combout  = !\d0|pos6[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|pos6[0]~4_combout ),
	.cin(gnd),
	.combout(\d0|pos6[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos6[1]~5 .lut_mask = 16'h00FF;
defparam \d0|pos6[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N4
cycloneive_lcell_comb \d0|Decoder1~3 (
// Equation(s):
// \d0|Decoder1~3_combout  = (\SW[5]~input_o  & (!\SW[4]~input_o  & (\SW[6]~input_o  & !\SW[7]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder1~3 .lut_mask = 16'h0020;
defparam \d0|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N24
cycloneive_lcell_comb \d0|Decoder0~3 (
// Equation(s):
// \d0|Decoder0~3_combout  = (\SW[1]~input_o  & (\SW[2]~input_o  & (!\SW[3]~input_o  & !\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder0~3 .lut_mask = 16'h0008;
defparam \d0|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N28
cycloneive_lcell_comb \d0|pos6[0]~2 (
// Equation(s):
// \d0|pos6[0]~2_combout  = (!\d0|always0~0_combout  & (((\lmove1|legal~combout ) # (!\d0|Decoder0~3_combout )) # (!\c0|current_state.RENDER_X~q )))

	.dataa(\c0|current_state.RENDER_X~q ),
	.datab(\d0|Decoder0~3_combout ),
	.datac(\d0|always0~0_combout ),
	.datad(\lmove1|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos6[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos6[0]~2 .lut_mask = 16'h0F07;
defparam \d0|pos6[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N6
cycloneive_lcell_comb \d0|pos6[0]~3 (
// Equation(s):
// \d0|pos6[0]~3_combout  = (\SW[17]~input_o  & (!\d0|pos6[0]~2_combout  & ((\d0|Decoder1~3_combout ) # (!\d0|always0~0_combout ))))

	.dataa(\d0|always0~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\d0|Decoder1~3_combout ),
	.datad(\d0|pos6[0]~2_combout ),
	.cin(gnd),
	.combout(\d0|pos6[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos6[0]~3 .lut_mask = 16'h00C4;
defparam \d0|pos6[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y14_N5
dffeas \d0|pos6[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|pos6[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|pos6[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos6[1] .is_wysiwyg = "true";
defparam \d0|pos6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y14_N3
dffeas \d0|pos6[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|pos6[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|pos6[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos6[0] .is_wysiwyg = "true";
defparam \d0|pos6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N16
cycloneive_lcell_comb \lmove2|Equal6~0 (
// Equation(s):
// \lmove2|Equal6~0_combout  = (\d0|pos6 [1]) # (\d0|pos6 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos6 [1]),
	.datad(\d0|pos6 [0]),
	.cin(gnd),
	.combout(\lmove2|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Equal6~0 .lut_mask = 16'hFFF0;
defparam \lmove2|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N26
cycloneive_lcell_comb \d0|Decoder1~8 (
// Equation(s):
// \d0|Decoder1~8_combout  = (\SW[5]~input_o  & (\SW[4]~input_o  & (\SW[6]~input_o  & !\SW[7]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder1~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder1~8 .lut_mask = 16'h0080;
defparam \d0|Decoder1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N22
cycloneive_lcell_comb \d0|pos7[0]~4 (
// Equation(s):
// \d0|pos7[0]~4_combout  = ((\lmove2|legal~combout ) # (!\d0|Decoder1~8_combout )) # (!\c0|current_state.RENDER_Y~q )

	.dataa(\c0|current_state.RENDER_Y~q ),
	.datab(gnd),
	.datac(\d0|Decoder1~8_combout ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos7[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos7[0]~4 .lut_mask = 16'hFF5F;
defparam \d0|pos7[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N6
cycloneive_lcell_comb \d0|Decoder0~6 (
// Equation(s):
// \d0|Decoder0~6_combout  = (\SW[1]~input_o  & (\SW[2]~input_o  & (!\SW[3]~input_o  & \SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder0~6 .lut_mask = 16'h0800;
defparam \d0|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N2
cycloneive_lcell_comb \d0|pos7[0]~2 (
// Equation(s):
// \d0|pos7[0]~2_combout  = (!\d0|always0~0_combout  & (((\lmove1|legal~combout ) # (!\d0|Decoder0~6_combout )) # (!\c0|current_state.RENDER_X~q )))

	.dataa(\c0|current_state.RENDER_X~q ),
	.datab(\d0|Decoder0~6_combout ),
	.datac(\d0|always0~0_combout ),
	.datad(\lmove1|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos7[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos7[0]~2 .lut_mask = 16'h0F07;
defparam \d0|pos7[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N28
cycloneive_lcell_comb \d0|pos7[0]~3 (
// Equation(s):
// \d0|pos7[0]~3_combout  = (\SW[17]~input_o  & (!\d0|pos7[0]~2_combout  & ((\d0|Decoder1~8_combout ) # (!\d0|always0~0_combout ))))

	.dataa(\d0|Decoder1~8_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\d0|always0~0_combout ),
	.datad(\d0|pos7[0]~2_combout ),
	.cin(gnd),
	.combout(\d0|pos7[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos7[0]~3 .lut_mask = 16'h008C;
defparam \d0|pos7[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y14_N9
dffeas \d0|pos7[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|pos7[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|pos7[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos7[0] .is_wysiwyg = "true";
defparam \d0|pos7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N18
cycloneive_lcell_comb \d0|pos7[1]~5 (
// Equation(s):
// \d0|pos7[1]~5_combout  = !\d0|pos7[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos7[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|pos7[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos7[1]~5 .lut_mask = 16'h0F0F;
defparam \d0|pos7[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y14_N19
dffeas \d0|pos7[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|pos7[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|pos7[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos7[1] .is_wysiwyg = "true";
defparam \d0|pos7[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N26
cycloneive_lcell_comb \lmove2|Equal7~0 (
// Equation(s):
// \lmove2|Equal7~0_combout  = (\d0|pos7 [0]) # (\d0|pos7 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos7 [0]),
	.datad(\d0|pos7 [1]),
	.cin(gnd),
	.combout(\lmove2|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Equal7~0 .lut_mask = 16'hFFF0;
defparam \lmove2|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N6
cycloneive_lcell_comb \d0|Decoder1~6 (
// Equation(s):
// \d0|Decoder1~6_combout  = (!\SW[5]~input_o  & (\SW[4]~input_o  & (\SW[6]~input_o  & !\SW[7]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder1~6 .lut_mask = 16'h0040;
defparam \d0|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N30
cycloneive_lcell_comb \d0|pos5[0]~4 (
// Equation(s):
// \d0|pos5[0]~4_combout  = ((\lmove2|legal~combout ) # (!\d0|Decoder1~6_combout )) # (!\c0|current_state.RENDER_Y~q )

	.dataa(gnd),
	.datab(\c0|current_state.RENDER_Y~q ),
	.datac(\d0|Decoder1~6_combout ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos5[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos5[0]~4 .lut_mask = 16'hFF3F;
defparam \d0|pos5[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N22
cycloneive_lcell_comb \d0|pos5[1]~5 (
// Equation(s):
// \d0|pos5[1]~5_combout  = !\d0|pos5[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos5[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|pos5[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos5[1]~5 .lut_mask = 16'h0F0F;
defparam \d0|pos5[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N30
cycloneive_lcell_comb \c0|current_state~17 (
// Equation(s):
// \c0|current_state~17_combout  = (\SW[17]~input_o  & (\SW[15]~input_o  & ((\c0|current_state.load_x_wait~q ) # (\c0|current_state.RENDER_X~q ))))

	.dataa(\c0|current_state.load_x_wait~q ),
	.datab(\SW[17]~input_o ),
	.datac(\c0|current_state.RENDER_X~q ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\c0|current_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~17 .lut_mask = 16'hC800;
defparam \c0|current_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y15_N31
dffeas \c0|current_state.RENDER_X (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|current_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.RENDER_X~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.RENDER_X .is_wysiwyg = "true";
defparam \c0|current_state.RENDER_X .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N24
cycloneive_lcell_comb \d0|pos5[0]~2 (
// Equation(s):
// \d0|pos5[0]~2_combout  = (!\d0|always0~0_combout  & (((\lmove1|legal~combout ) # (!\c0|current_state.RENDER_X~q )) # (!\d0|Decoder0~4_combout )))

	.dataa(\d0|Decoder0~4_combout ),
	.datab(\c0|current_state.RENDER_X~q ),
	.datac(\d0|always0~0_combout ),
	.datad(\lmove1|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos5[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos5[0]~2 .lut_mask = 16'h0F07;
defparam \d0|pos5[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N18
cycloneive_lcell_comb \d0|pos5[0]~3 (
// Equation(s):
// \d0|pos5[0]~3_combout  = (\SW[17]~input_o  & (!\d0|pos5[0]~2_combout  & ((\d0|Decoder1~6_combout ) # (!\d0|always0~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\d0|Decoder1~6_combout ),
	.datac(\d0|always0~0_combout ),
	.datad(\d0|pos5[0]~2_combout ),
	.cin(gnd),
	.combout(\d0|pos5[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos5[0]~3 .lut_mask = 16'h008A;
defparam \d0|pos5[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y14_N23
dffeas \d0|pos5[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|pos5[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|pos5[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos5[1] .is_wysiwyg = "true";
defparam \d0|pos5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y14_N1
dffeas \d0|pos5[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|pos5[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|pos5[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos5[0] .is_wysiwyg = "true";
defparam \d0|pos5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N26
cycloneive_lcell_comb \lmove2|Equal5~0 (
// Equation(s):
// \lmove2|Equal5~0_combout  = (\d0|pos5 [1]) # (\d0|pos5 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos5 [1]),
	.datad(\d0|pos5 [0]),
	.cin(gnd),
	.combout(\lmove2|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Equal5~0 .lut_mask = 16'hFFF0;
defparam \lmove2|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N20
cycloneive_lcell_comb \d0|pos4[1]~6 (
// Equation(s):
// \d0|pos4[1]~6_combout  = ((\lmove2|legal~combout ) # (!\c0|current_state.RENDER_Y~q )) # (!\d0|Decoder1~5_combout )

	.dataa(\d0|Decoder1~5_combout ),
	.datab(\c0|current_state.RENDER_Y~q ),
	.datac(gnd),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos4[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos4[1]~6 .lut_mask = 16'hFF77;
defparam \d0|pos4[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N20
cycloneive_lcell_comb \d0|Decoder1~5 (
// Equation(s):
// \d0|Decoder1~5_combout  = (!\SW[5]~input_o  & (!\SW[4]~input_o  & (\SW[6]~input_o  & !\SW[7]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder1~5 .lut_mask = 16'h0010;
defparam \d0|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N26
cycloneive_lcell_comb \d0|pos4[1]~2 (
// Equation(s):
// \d0|pos4[1]~2_combout  = (\SW[1]~input_o ) # (((\SW[3]~input_o ) # (\SW[0]~input_o )) # (!\SW[2]~input_o ))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|pos4[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos4[1]~2 .lut_mask = 16'hFFFB;
defparam \d0|pos4[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N20
cycloneive_lcell_comb \d0|pos4[1]~3 (
// Equation(s):
// \d0|pos4[1]~3_combout  = (\d0|pos4[1]~2_combout ) # (!\c0|current_state.RENDER_X~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos4[1]~2_combout ),
	.datad(\c0|current_state.RENDER_X~q ),
	.cin(gnd),
	.combout(\d0|pos4[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos4[1]~3 .lut_mask = 16'hF0FF;
defparam \d0|pos4[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N12
cycloneive_lcell_comb \d0|pos4[1]~4 (
// Equation(s):
// \d0|pos4[1]~4_combout  = (\c0|current_state.RENDER_Y~q  & (\lmove2|legal~combout  & ((\lmove1|legal~combout ) # (\d0|pos4[1]~3_combout )))) # (!\c0|current_state.RENDER_Y~q  & ((\lmove1|legal~combout ) # ((\d0|pos4[1]~3_combout ))))

	.dataa(\c0|current_state.RENDER_Y~q ),
	.datab(\lmove1|legal~combout ),
	.datac(\d0|pos4[1]~3_combout ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos4[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos4[1]~4 .lut_mask = 16'hFC54;
defparam \d0|pos4[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N14
cycloneive_lcell_comb \d0|pos4[0]~5 (
// Equation(s):
// \d0|pos4[0]~5_combout  = (\SW[17]~input_o  & (!\d0|pos4[1]~4_combout  & ((\d0|Decoder1~5_combout ) # (!\d0|always0~0_combout ))))

	.dataa(\d0|always0~0_combout ),
	.datab(\d0|Decoder1~5_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\d0|pos4[1]~4_combout ),
	.cin(gnd),
	.combout(\d0|pos4[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos4[0]~5 .lut_mask = 16'h00D0;
defparam \d0|pos4[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N27
dffeas \d0|pos4[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|pos4[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|pos4[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos4[0] .is_wysiwyg = "true";
defparam \d0|pos4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N16
cycloneive_lcell_comb \d0|pos4[1]~7 (
// Equation(s):
// \d0|pos4[1]~7_combout  = !\d0|pos4[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos4[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|pos4[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos4[1]~7 .lut_mask = 16'h0F0F;
defparam \d0|pos4[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N17
dffeas \d0|pos4[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|pos4[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|pos4[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos4[1] .is_wysiwyg = "true";
defparam \d0|pos4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N0
cycloneive_lcell_comb \lmove2|Equal4~0 (
// Equation(s):
// \lmove2|Equal4~0_combout  = (\d0|pos4 [0]) # (\d0|pos4 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos4 [0]),
	.datad(\d0|pos4 [1]),
	.cin(gnd),
	.combout(\lmove2|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Equal4~0 .lut_mask = 16'hFFF0;
defparam \lmove2|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N6
cycloneive_lcell_comb \lmove1|Mux0~0 (
// Equation(s):
// \lmove1|Mux0~0_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\lmove2|Equal5~0_combout )) # (!\SW[0]~input_o  & ((\lmove2|Equal4~0_combout )))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\lmove2|Equal5~0_combout ),
	.datad(\lmove2|Equal4~0_combout ),
	.cin(gnd),
	.combout(\lmove1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lmove1|Mux0~0 .lut_mask = 16'hD9C8;
defparam \lmove1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N8
cycloneive_lcell_comb \lmove1|Mux0~1 (
// Equation(s):
// \lmove1|Mux0~1_combout  = (\SW[1]~input_o  & ((\lmove1|Mux0~0_combout  & ((\lmove2|Equal7~0_combout ))) # (!\lmove1|Mux0~0_combout  & (\lmove2|Equal6~0_combout )))) # (!\SW[1]~input_o  & (((\lmove1|Mux0~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\lmove2|Equal6~0_combout ),
	.datac(\lmove2|Equal7~0_combout ),
	.datad(\lmove1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\lmove1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \lmove1|Mux0~1 .lut_mask = 16'hF588;
defparam \lmove1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N6
cycloneive_lcell_comb \d0|pos2[0]~2 (
// Equation(s):
// \d0|pos2[0]~2_combout  = (!\d0|always0~0_combout  & (((\lmove1|legal~combout ) # (!\c0|current_state.RENDER_X~q )) # (!\d0|Decoder0~1_combout )))

	.dataa(\d0|Decoder0~1_combout ),
	.datab(\c0|current_state.RENDER_X~q ),
	.datac(\lmove1|legal~combout ),
	.datad(\d0|always0~0_combout ),
	.cin(gnd),
	.combout(\d0|pos2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos2[0]~2 .lut_mask = 16'h00F7;
defparam \d0|pos2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N12
cycloneive_lcell_comb \d0|pos2[0]~3 (
// Equation(s):
// \d0|pos2[0]~3_combout  = (\SW[17]~input_o  & (!\d0|pos2[0]~2_combout  & ((\d0|Decoder1~1_combout ) # (!\d0|always0~0_combout ))))

	.dataa(\d0|Decoder1~1_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\d0|always0~0_combout ),
	.datad(\d0|pos2[0]~2_combout ),
	.cin(gnd),
	.combout(\d0|pos2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos2[0]~3 .lut_mask = 16'h008C;
defparam \d0|pos2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N31
dffeas \d0|pos2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|pos2[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|pos2[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos2[0] .is_wysiwyg = "true";
defparam \d0|pos2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N16
cycloneive_lcell_comb \lmove2|Equal2~0 (
// Equation(s):
// \lmove2|Equal2~0_combout  = (\d0|pos2 [0]) # (\d0|pos2 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos2 [0]),
	.datad(\d0|pos2 [1]),
	.cin(gnd),
	.combout(\lmove2|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Equal2~0 .lut_mask = 16'hFFF0;
defparam \lmove2|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N22
cycloneive_lcell_comb \d0|Decoder1~4 (
// Equation(s):
// \d0|Decoder1~4_combout  = (\SW[5]~input_o  & (\SW[4]~input_o  & (!\SW[6]~input_o  & !\SW[7]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder1~4 .lut_mask = 16'h0008;
defparam \d0|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N14
cycloneive_lcell_comb \d0|pos3[0]~6 (
// Equation(s):
// \d0|pos3[0]~6_combout  = ((\lmove2|legal~combout ) # (!\d0|Decoder1~4_combout )) # (!\c0|current_state.RENDER_Y~q )

	.dataa(\c0|current_state.RENDER_Y~q ),
	.datab(gnd),
	.datac(\d0|Decoder1~4_combout ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos3[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos3[0]~6 .lut_mask = 16'hFF5F;
defparam \d0|pos3[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N22
cycloneive_lcell_comb \d0|pos3[0]~2 (
// Equation(s):
// \d0|pos3[0]~2_combout  = ((\SW[2]~input_o ) # ((\SW[3]~input_o ) # (!\SW[0]~input_o ))) # (!\SW[1]~input_o )

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|pos3[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos3[0]~2 .lut_mask = 16'hFDFF;
defparam \d0|pos3[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N8
cycloneive_lcell_comb \d0|pos3[0]~3 (
// Equation(s):
// \d0|pos3[0]~3_combout  = (\d0|pos3[0]~2_combout ) # (!\c0|current_state.RENDER_X~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos3[0]~2_combout ),
	.datad(\c0|current_state.RENDER_X~q ),
	.cin(gnd),
	.combout(\d0|pos3[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos3[0]~3 .lut_mask = 16'hF0FF;
defparam \d0|pos3[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N22
cycloneive_lcell_comb \d0|pos3[0]~4 (
// Equation(s):
// \d0|pos3[0]~4_combout  = (\c0|current_state.RENDER_Y~q  & (\lmove2|legal~combout  & ((\d0|pos3[0]~3_combout ) # (\lmove1|legal~combout )))) # (!\c0|current_state.RENDER_Y~q  & (((\d0|pos3[0]~3_combout ) # (\lmove1|legal~combout ))))

	.dataa(\c0|current_state.RENDER_Y~q ),
	.datab(\lmove2|legal~combout ),
	.datac(\d0|pos3[0]~3_combout ),
	.datad(\lmove1|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos3[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos3[0]~4 .lut_mask = 16'hDDD0;
defparam \d0|pos3[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N2
cycloneive_lcell_comb \d0|pos3[0]~5 (
// Equation(s):
// \d0|pos3[0]~5_combout  = (\SW[17]~input_o  & (!\d0|pos3[0]~4_combout  & ((\d0|Decoder1~4_combout ) # (!\d0|always0~0_combout ))))

	.dataa(\d0|Decoder1~4_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\d0|always0~0_combout ),
	.datad(\d0|pos3[0]~4_combout ),
	.cin(gnd),
	.combout(\d0|pos3[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos3[0]~5 .lut_mask = 16'h008C;
defparam \d0|pos3[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N27
dffeas \d0|pos3[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|pos3[0]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|pos3[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos3[0] .is_wysiwyg = "true";
defparam \d0|pos3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N0
cycloneive_lcell_comb \d0|pos3[1]~7 (
// Equation(s):
// \d0|pos3[1]~7_combout  = !\d0|pos3[0]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos3[0]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|pos3[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos3[1]~7 .lut_mask = 16'h0F0F;
defparam \d0|pos3[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N1
dffeas \d0|pos3[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|pos3[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|pos3[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos3[1] .is_wysiwyg = "true";
defparam \d0|pos3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N22
cycloneive_lcell_comb \lmove2|Equal3~0 (
// Equation(s):
// \lmove2|Equal3~0_combout  = (\d0|pos3 [0]) # (\d0|pos3 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos3 [0]),
	.datad(\d0|pos3 [1]),
	.cin(gnd),
	.combout(\lmove2|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Equal3~0 .lut_mask = 16'hFFF0;
defparam \lmove2|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N12
cycloneive_lcell_comb \d0|pos1[0]~4 (
// Equation(s):
// \d0|pos1[0]~4_combout  = ((\lmove2|legal~combout ) # (!\c0|current_state.RENDER_Y~q )) # (!\d0|Decoder1~2_combout )

	.dataa(\d0|Decoder1~2_combout ),
	.datab(\c0|current_state.RENDER_Y~q ),
	.datac(gnd),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos1[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos1[0]~4 .lut_mask = 16'hFF77;
defparam \d0|pos1[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N18
cycloneive_lcell_comb \d0|Decoder1~2 (
// Equation(s):
// \d0|Decoder1~2_combout  = (!\SW[5]~input_o  & (\SW[4]~input_o  & (!\SW[6]~input_o  & !\SW[7]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder1~2 .lut_mask = 16'h0004;
defparam \d0|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N10
cycloneive_lcell_comb \d0|Decoder0~2 (
// Equation(s):
// \d0|Decoder0~2_combout  = (!\SW[1]~input_o  & (!\SW[2]~input_o  & (!\SW[3]~input_o  & \SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder0~2 .lut_mask = 16'h0100;
defparam \d0|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N20
cycloneive_lcell_comb \d0|pos1[0]~2 (
// Equation(s):
// \d0|pos1[0]~2_combout  = (!\d0|always0~0_combout  & (((\lmove1|legal~combout ) # (!\d0|Decoder0~2_combout )) # (!\c0|current_state.RENDER_X~q )))

	.dataa(\c0|current_state.RENDER_X~q ),
	.datab(\lmove1|legal~combout ),
	.datac(\d0|Decoder0~2_combout ),
	.datad(\d0|always0~0_combout ),
	.cin(gnd),
	.combout(\d0|pos1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos1[0]~2 .lut_mask = 16'h00DF;
defparam \d0|pos1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N22
cycloneive_lcell_comb \d0|pos1[0]~3 (
// Equation(s):
// \d0|pos1[0]~3_combout  = (\SW[17]~input_o  & (!\d0|pos1[0]~2_combout  & ((\d0|Decoder1~2_combout ) # (!\d0|always0~0_combout ))))

	.dataa(\d0|always0~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\d0|Decoder1~2_combout ),
	.datad(\d0|pos1[0]~2_combout ),
	.cin(gnd),
	.combout(\d0|pos1[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos1[0]~3 .lut_mask = 16'h00C4;
defparam \d0|pos1[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N29
dffeas \d0|pos1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|pos1[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|pos1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos1[0] .is_wysiwyg = "true";
defparam \d0|pos1[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N20
cycloneive_lcell_comb \d0|Decoder1~0 (
// Equation(s):
// \d0|Decoder1~0_combout  = (!\SW[7]~input_o  & (!\SW[6]~input_o  & (!\SW[4]~input_o  & !\SW[5]~input_o )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder1~0 .lut_mask = 16'h0001;
defparam \d0|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N4
cycloneive_lcell_comb \d0|pos0[0]~4 (
// Equation(s):
// \d0|pos0[0]~4_combout  = ((\lmove2|legal~combout ) # (!\d0|Decoder1~0_combout )) # (!\c0|current_state.RENDER_Y~q )

	.dataa(\c0|current_state.RENDER_Y~q ),
	.datab(gnd),
	.datac(\d0|Decoder1~0_combout ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos0[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos0[0]~4 .lut_mask = 16'hFF5F;
defparam \d0|pos0[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N30
cycloneive_lcell_comb \d0|Decoder0~0 (
// Equation(s):
// \d0|Decoder0~0_combout  = (!\SW[1]~input_o  & (!\SW[2]~input_o  & (!\SW[3]~input_o  & !\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Decoder0~0 .lut_mask = 16'h0001;
defparam \d0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N6
cycloneive_lcell_comb \d0|pos0[0]~2 (
// Equation(s):
// \d0|pos0[0]~2_combout  = (!\d0|always0~0_combout  & (((\lmove1|legal~combout ) # (!\d0|Decoder0~0_combout )) # (!\c0|current_state.RENDER_X~q )))

	.dataa(\c0|current_state.RENDER_X~q ),
	.datab(\d0|Decoder0~0_combout ),
	.datac(\d0|always0~0_combout ),
	.datad(\lmove1|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos0[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos0[0]~2 .lut_mask = 16'h0F07;
defparam \d0|pos0[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N12
cycloneive_lcell_comb \d0|pos0[0]~3 (
// Equation(s):
// \d0|pos0[0]~3_combout  = (\SW[17]~input_o  & (!\d0|pos0[0]~2_combout  & ((\d0|Decoder1~0_combout ) # (!\d0|always0~0_combout ))))

	.dataa(\d0|Decoder1~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\d0|always0~0_combout ),
	.datad(\d0|pos0[0]~2_combout ),
	.cin(gnd),
	.combout(\d0|pos0[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos0[0]~3 .lut_mask = 16'h008C;
defparam \d0|pos0[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y14_N9
dffeas \d0|pos0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|pos0[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|pos0[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos0[0] .is_wysiwyg = "true";
defparam \d0|pos0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N16
cycloneive_lcell_comb \d0|pos0[1]~5 (
// Equation(s):
// \d0|pos0[1]~5_combout  = !\d0|pos0[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|pos0[0]~4_combout ),
	.cin(gnd),
	.combout(\d0|pos0[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos0[1]~5 .lut_mask = 16'h00FF;
defparam \d0|pos0[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y14_N17
dffeas \d0|pos0[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|pos0[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|pos0[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos0[1] .is_wysiwyg = "true";
defparam \d0|pos0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N28
cycloneive_lcell_comb \lmove1|Mux0~2 (
// Equation(s):
// \lmove1|Mux0~2_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & ((\d0|pos0 [0]) # (\d0|pos0 [1]))))

	.dataa(\SW[1]~input_o ),
	.datab(\d0|pos0 [0]),
	.datac(\d0|pos0 [1]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\lmove1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \lmove1|Mux0~2 .lut_mask = 16'hAA54;
defparam \lmove1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N28
cycloneive_lcell_comb \lmove1|Mux0~3 (
// Equation(s):
// \lmove1|Mux0~3_combout  = (\lmove1|Mux0~2_combout ) # ((\SW[0]~input_o  & ((\d0|pos1 [1]) # (\d0|pos1 [0]))))

	.dataa(\d0|pos1 [1]),
	.datab(\SW[0]~input_o ),
	.datac(\d0|pos1 [0]),
	.datad(\lmove1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\lmove1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \lmove1|Mux0~3 .lut_mask = 16'hFFC8;
defparam \lmove1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N10
cycloneive_lcell_comb \lmove1|Mux0~4 (
// Equation(s):
// \lmove1|Mux0~4_combout  = (\SW[1]~input_o  & ((\lmove1|Mux0~3_combout  & ((\lmove2|Equal3~0_combout ))) # (!\lmove1|Mux0~3_combout  & (\lmove2|Equal2~0_combout )))) # (!\SW[1]~input_o  & (((\lmove1|Mux0~3_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\lmove2|Equal2~0_combout ),
	.datac(\lmove2|Equal3~0_combout ),
	.datad(\lmove1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\lmove1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \lmove1|Mux0~4 .lut_mask = 16'hF588;
defparam \lmove1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N24
cycloneive_lcell_comb \lmove1|Mux0~5 (
// Equation(s):
// \lmove1|Mux0~5_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\lmove1|Mux0~1_combout )) # (!\SW[2]~input_o  & ((\lmove1|Mux0~4_combout )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\lmove1|Mux0~1_combout ),
	.datad(\lmove1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\lmove1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \lmove1|Mux0~5 .lut_mask = 16'h5140;
defparam \lmove1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N2
cycloneive_lcell_comb \lmove1|Mux0~7 (
// Equation(s):
// \lmove1|Mux0~7_combout  = (\lmove1|Mux0~5_combout ) # ((\lmove1|Mux0~6_combout  & ((\d0|pos8 [0]) # (\d0|pos8 [1]))))

	.dataa(\d0|pos8 [0]),
	.datab(\lmove1|Mux0~6_combout ),
	.datac(\d0|pos8 [1]),
	.datad(\lmove1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\lmove1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \lmove1|Mux0~7 .lut_mask = 16'hFFC8;
defparam \lmove1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N18
cycloneive_lcell_comb \lmove1|legal (
// Equation(s):
// \lmove1|legal~combout  = (\SW[14]~input_o  & ((\lmove1|Mux0~7_combout ))) # (!\SW[14]~input_o  & (\lmove1|legal~combout ))

	.dataa(gnd),
	.datab(\lmove1|legal~combout ),
	.datac(\SW[14]~input_o ),
	.datad(\lmove1|Mux0~7_combout ),
	.cin(gnd),
	.combout(\lmove1|legal~combout ),
	.cout());
// synopsys translate_off
defparam \lmove1|legal .lut_mask = 16'hFC0C;
defparam \lmove1|legal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N10
cycloneive_lcell_comb \d0|pos8[1]~2 (
// Equation(s):
// \d0|pos8[1]~2_combout  = (!\d0|always0~0_combout  & (((\lmove1|legal~combout ) # (!\d0|Decoder0~5_combout )) # (!\c0|current_state.RENDER_X~q )))

	.dataa(\c0|current_state.RENDER_X~q ),
	.datab(\d0|Decoder0~5_combout ),
	.datac(\lmove1|legal~combout ),
	.datad(\d0|always0~0_combout ),
	.cin(gnd),
	.combout(\d0|pos8[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos8[1]~2 .lut_mask = 16'h00F7;
defparam \d0|pos8[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N8
cycloneive_lcell_comb \d0|pos8[0]~3 (
// Equation(s):
// \d0|pos8[0]~3_combout  = (\SW[17]~input_o  & (!\d0|pos8[1]~2_combout  & ((\d0|Decoder1~7_combout ) # (!\d0|always0~0_combout ))))

	.dataa(\d0|Decoder1~7_combout ),
	.datab(\d0|always0~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\d0|pos8[1]~2_combout ),
	.cin(gnd),
	.combout(\d0|pos8[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos8[0]~3 .lut_mask = 16'h00B0;
defparam \d0|pos8[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N1
dffeas \d0|pos8[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|pos8[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|pos8[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos8[1] .is_wysiwyg = "true";
defparam \d0|pos8[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N18
cycloneive_lcell_comb \d0|pos8[0]~feeder (
// Equation(s):
// \d0|pos8[0]~feeder_combout  = \d0|pos8[1]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos8[1]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|pos8[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos8[0]~feeder .lut_mask = 16'hF0F0;
defparam \d0|pos8[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N19
dffeas \d0|pos8[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|pos8[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|pos8[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos8[0] .is_wysiwyg = "true";
defparam \d0|pos8[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N30
cycloneive_lcell_comb \lmove2|Mux0~2 (
// Equation(s):
// \lmove2|Mux0~2_combout  = (\SW[4]~input_o  & (((\d0|pos1 [0])))) # (!\SW[4]~input_o  & ((\d0|pos0 [0]) # ((\d0|pos0 [1]))))

	.dataa(\SW[4]~input_o ),
	.datab(\d0|pos0 [0]),
	.datac(\d0|pos0 [1]),
	.datad(\d0|pos1 [0]),
	.cin(gnd),
	.combout(\lmove2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Mux0~2 .lut_mask = 16'hFE54;
defparam \lmove2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N24
cycloneive_lcell_comb \lmove2|Mux0~3 (
// Equation(s):
// \lmove2|Mux0~3_combout  = (\SW[5]~input_o  & (((\SW[4]~input_o )))) # (!\SW[5]~input_o  & ((\lmove2|Mux0~2_combout ) # ((\d0|pos1 [1] & \SW[4]~input_o ))))

	.dataa(\d0|pos1 [1]),
	.datab(\SW[5]~input_o ),
	.datac(\lmove2|Mux0~2_combout ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\lmove2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Mux0~3 .lut_mask = 16'hFE30;
defparam \lmove2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N26
cycloneive_lcell_comb \lmove2|Mux0~4 (
// Equation(s):
// \lmove2|Mux0~4_combout  = (\SW[5]~input_o  & ((\lmove2|Mux0~3_combout  & (\lmove2|Equal3~0_combout )) # (!\lmove2|Mux0~3_combout  & ((\lmove2|Equal2~0_combout ))))) # (!\SW[5]~input_o  & (((\lmove2|Mux0~3_combout ))))

	.dataa(\lmove2|Equal3~0_combout ),
	.datab(\SW[5]~input_o ),
	.datac(\lmove2|Equal2~0_combout ),
	.datad(\lmove2|Mux0~3_combout ),
	.cin(gnd),
	.combout(\lmove2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Mux0~4 .lut_mask = 16'hBBC0;
defparam \lmove2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N6
cycloneive_lcell_comb \lmove2|Mux0~0 (
// Equation(s):
// \lmove2|Mux0~0_combout  = (\SW[4]~input_o  & ((\SW[5]~input_o ) # ((\lmove2|Equal5~0_combout )))) # (!\SW[4]~input_o  & (!\SW[5]~input_o  & (\lmove2|Equal4~0_combout )))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\lmove2|Equal4~0_combout ),
	.datad(\lmove2|Equal5~0_combout ),
	.cin(gnd),
	.combout(\lmove2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Mux0~0 .lut_mask = 16'hBA98;
defparam \lmove2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N16
cycloneive_lcell_comb \lmove2|Mux0~1 (
// Equation(s):
// \lmove2|Mux0~1_combout  = (\SW[5]~input_o  & ((\lmove2|Mux0~0_combout  & (\lmove2|Equal7~0_combout )) # (!\lmove2|Mux0~0_combout  & ((\lmove2|Equal6~0_combout ))))) # (!\SW[5]~input_o  & (((\lmove2|Mux0~0_combout ))))

	.dataa(\lmove2|Equal7~0_combout ),
	.datab(\SW[5]~input_o ),
	.datac(\lmove2|Equal6~0_combout ),
	.datad(\lmove2|Mux0~0_combout ),
	.cin(gnd),
	.combout(\lmove2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Mux0~1 .lut_mask = 16'hBBC0;
defparam \lmove2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N12
cycloneive_lcell_comb \lmove2|Mux0~5 (
// Equation(s):
// \lmove2|Mux0~5_combout  = (!\SW[7]~input_o  & ((\SW[6]~input_o  & ((\lmove2|Mux0~1_combout ))) # (!\SW[6]~input_o  & (\lmove2|Mux0~4_combout ))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\lmove2|Mux0~4_combout ),
	.datad(\lmove2|Mux0~1_combout ),
	.cin(gnd),
	.combout(\lmove2|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Mux0~5 .lut_mask = 16'h5410;
defparam \lmove2|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N2
cycloneive_lcell_comb \lmove2|Mux0~7 (
// Equation(s):
// \lmove2|Mux0~7_combout  = (\lmove2|Mux0~5_combout ) # ((\lmove2|Mux0~6_combout  & ((\d0|pos8 [1]) # (\d0|pos8 [0]))))

	.dataa(\lmove2|Mux0~6_combout ),
	.datab(\d0|pos8 [1]),
	.datac(\d0|pos8 [0]),
	.datad(\lmove2|Mux0~5_combout ),
	.cin(gnd),
	.combout(\lmove2|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|Mux0~7 .lut_mask = 16'hFFA8;
defparam \lmove2|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N18
cycloneive_lcell_comb \lmove2|legal (
// Equation(s):
// \lmove2|legal~combout  = (\SW[14]~input_o  & ((\lmove2|Mux0~7_combout ))) # (!\SW[14]~input_o  & (\lmove2|legal~combout ))

	.dataa(gnd),
	.datab(\lmove2|legal~combout ),
	.datac(\SW[14]~input_o ),
	.datad(\lmove2|Mux0~7_combout ),
	.cin(gnd),
	.combout(\lmove2|legal~combout ),
	.cout());
// synopsys translate_off
defparam \lmove2|legal .lut_mask = 16'hFC0C;
defparam \lmove2|legal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N4
cycloneive_lcell_comb \d0|pos2[0]~4 (
// Equation(s):
// \d0|pos2[0]~4_combout  = ((\lmove2|legal~combout ) # (!\d0|Decoder1~1_combout )) # (!\c0|current_state.RENDER_Y~q )

	.dataa(\c0|current_state.RENDER_Y~q ),
	.datab(\d0|Decoder1~1_combout ),
	.datac(gnd),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|pos2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos2[0]~4 .lut_mask = 16'hFF77;
defparam \d0|pos2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N28
cycloneive_lcell_comb \d0|pos2[1]~5 (
// Equation(s):
// \d0|pos2[1]~5_combout  = !\d0|pos2[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos2[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|pos2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos2[1]~5 .lut_mask = 16'h0F0F;
defparam \d0|pos2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y14_N29
dffeas \d0|pos2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|pos2[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|pos2[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos2[1] .is_wysiwyg = "true";
defparam \d0|pos2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N2
cycloneive_lcell_comb \wd|who[0]~6 (
// Equation(s):
// \wd|who[0]~6_combout  = (\wd|who[0]~5_combout  & ((\d0|pos2 [0] & (\d0|pos6 [0] & !\d0|pos6 [1])) # (!\d0|pos2 [0] & (!\d0|pos6 [0] & \d0|pos6 [1]))))

	.dataa(\wd|who[0]~5_combout ),
	.datab(\d0|pos2 [0]),
	.datac(\d0|pos6 [0]),
	.datad(\d0|pos6 [1]),
	.cin(gnd),
	.combout(\wd|who[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[0]~6 .lut_mask = 16'h0280;
defparam \wd|who[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N10
cycloneive_lcell_comb \wd|who[0]~7 (
// Equation(s):
// \wd|who[0]~7_combout  = (\wd|who[0]~4_combout  & (\d0|pos2 [1] $ (((\d0|pos2 [0]))))) # (!\wd|who[0]~4_combout  & (\wd|who[0]~6_combout  & (\d0|pos2 [1] $ (\d0|pos2 [0]))))

	.dataa(\wd|who[0]~4_combout ),
	.datab(\d0|pos2 [1]),
	.datac(\wd|who[0]~6_combout ),
	.datad(\d0|pos2 [0]),
	.cin(gnd),
	.combout(\wd|who[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[0]~7 .lut_mask = 16'h32C8;
defparam \wd|who[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N30
cycloneive_lcell_comb \d0|pos1[1]~5 (
// Equation(s):
// \d0|pos1[1]~5_combout  = !\d0|pos1[0]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|pos1[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|pos1[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pos1[1]~5 .lut_mask = 16'h0F0F;
defparam \d0|pos1[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N31
dffeas \d0|pos1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|pos1[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|pos1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pos1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pos1[1] .is_wysiwyg = "true";
defparam \d0|pos1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N28
cycloneive_lcell_comb \wd|u5|winner~0 (
// Equation(s):
// \wd|u5|winner~0_combout  = (\d0|pos7 [1] & (!\d0|pos4 [0] & (\d0|pos1 [1] & !\d0|pos7 [0]))) # (!\d0|pos7 [1] & (\d0|pos4 [0] & (!\d0|pos1 [1] & \d0|pos7 [0])))

	.dataa(\d0|pos7 [1]),
	.datab(\d0|pos4 [0]),
	.datac(\d0|pos1 [1]),
	.datad(\d0|pos7 [0]),
	.cin(gnd),
	.combout(\wd|u5|winner~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u5|winner~0 .lut_mask = 16'h0420;
defparam \wd|u5|winner~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N30
cycloneive_lcell_comb \wd|u5|winner~1 (
// Equation(s):
// \wd|u5|winner~1_combout  = (\wd|u5|winner~0_combout  & ((\d0|pos1 [0] & (!\d0|pos1 [1] & !\d0|pos4 [1])) # (!\d0|pos1 [0] & (\d0|pos1 [1] & \d0|pos4 [1]))))

	.dataa(\d0|pos1 [0]),
	.datab(\d0|pos1 [1]),
	.datac(\d0|pos4 [1]),
	.datad(\wd|u5|winner~0_combout ),
	.cin(gnd),
	.combout(\wd|u5|winner~1_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u5|winner~1 .lut_mask = 16'h4200;
defparam \wd|u5|winner~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N14
cycloneive_lcell_comb \wd|u7|winner~1 (
// Equation(s):
// \wd|u7|winner~1_combout  = (\wd|u7|winner~0_combout  & ((\d0|pos4 [1] & (!\d0|pos0 [0] & \d0|pos0 [1])) # (!\d0|pos4 [1] & (\d0|pos0 [0] & !\d0|pos0 [1]))))

	.dataa(\wd|u7|winner~0_combout ),
	.datab(\d0|pos4 [1]),
	.datac(\d0|pos0 [0]),
	.datad(\d0|pos0 [1]),
	.cin(gnd),
	.combout(\wd|u7|winner~1_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u7|winner~1 .lut_mask = 16'h0820;
defparam \wd|u7|winner~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N8
cycloneive_lcell_comb \wd|who[0]~2 (
// Equation(s):
// \wd|who[0]~2_combout  = (\d0|pos1 [0] & ((\wd|u5|winner~1_combout ) # ((\d0|pos0 [0] & \wd|u7|winner~1_combout )))) # (!\d0|pos1 [0] & (((\d0|pos0 [0] & \wd|u7|winner~1_combout ))))

	.dataa(\d0|pos1 [0]),
	.datab(\wd|u5|winner~1_combout ),
	.datac(\d0|pos0 [0]),
	.datad(\wd|u7|winner~1_combout ),
	.cin(gnd),
	.combout(\wd|who[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[0]~2 .lut_mask = 16'hF888;
defparam \wd|who[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N8
cycloneive_lcell_comb \wd|u3|winner~0 (
// Equation(s):
// \wd|u3|winner~0_combout  = (\d0|pos6 [1] & (!\d0|pos8 [0] & (!\d0|pos7 [0] & \d0|pos7 [1]))) # (!\d0|pos6 [1] & (\d0|pos8 [0] & (\d0|pos7 [0] & !\d0|pos7 [1])))

	.dataa(\d0|pos6 [1]),
	.datab(\d0|pos8 [0]),
	.datac(\d0|pos7 [0]),
	.datad(\d0|pos7 [1]),
	.cin(gnd),
	.combout(\wd|u3|winner~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u3|winner~0 .lut_mask = 16'h0240;
defparam \wd|u3|winner~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N0
cycloneive_lcell_comb \wd|u3|winner~1 (
// Equation(s):
// \wd|u3|winner~1_combout  = (\wd|u3|winner~0_combout  & ((\d0|pos6 [1] & (\d0|pos8 [1] & !\d0|pos6 [0])) # (!\d0|pos6 [1] & (!\d0|pos8 [1] & \d0|pos6 [0]))))

	.dataa(\d0|pos6 [1]),
	.datab(\d0|pos8 [1]),
	.datac(\d0|pos6 [0]),
	.datad(\wd|u3|winner~0_combout ),
	.cin(gnd),
	.combout(\wd|u3|winner~1_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u3|winner~1 .lut_mask = 16'h1800;
defparam \wd|u3|winner~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N0
cycloneive_lcell_comb \wd|u2|winner~0 (
// Equation(s):
// \wd|u2|winner~0_combout  = (\d0|pos5 [1] & (!\d0|pos4 [0] & (!\d0|pos5 [0] & \d0|pos4 [1]))) # (!\d0|pos5 [1] & (\d0|pos4 [0] & (\d0|pos5 [0] & !\d0|pos4 [1])))

	.dataa(\d0|pos5 [1]),
	.datab(\d0|pos4 [0]),
	.datac(\d0|pos5 [0]),
	.datad(\d0|pos4 [1]),
	.cin(gnd),
	.combout(\wd|u2|winner~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u2|winner~0 .lut_mask = 16'h0240;
defparam \wd|u2|winner~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N30
cycloneive_lcell_comb \wd|u2|winner~1 (
// Equation(s):
// \wd|u2|winner~1_combout  = (\wd|u2|winner~0_combout  & ((\d0|pos3 [0] & (!\d0|pos4 [1] & !\d0|pos3 [1])) # (!\d0|pos3 [0] & (\d0|pos4 [1] & \d0|pos3 [1]))))

	.dataa(\d0|pos3 [0]),
	.datab(\d0|pos4 [1]),
	.datac(\d0|pos3 [1]),
	.datad(\wd|u2|winner~0_combout ),
	.cin(gnd),
	.combout(\wd|u2|winner~1_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u2|winner~1 .lut_mask = 16'h4200;
defparam \wd|u2|winner~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N10
cycloneive_lcell_comb \wd|who[0]~0 (
// Equation(s):
// \wd|who[0]~0_combout  = (\d0|pos3 [0] & ((\wd|u2|winner~1_combout ) # ((\wd|u3|winner~1_combout  & \d0|pos6 [0])))) # (!\d0|pos3 [0] & (\wd|u3|winner~1_combout  & (\d0|pos6 [0])))

	.dataa(\d0|pos3 [0]),
	.datab(\wd|u3|winner~1_combout ),
	.datac(\d0|pos6 [0]),
	.datad(\wd|u2|winner~1_combout ),
	.cin(gnd),
	.combout(\wd|who[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[0]~0 .lut_mask = 16'hEAC0;
defparam \wd|who[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N14
cycloneive_lcell_comb \wd|u1|winner~0 (
// Equation(s):
// \wd|u1|winner~0_combout  = (\d0|pos1 [1] & (\d0|pos0 [1] & (!\d0|pos2 [0] & !\d0|pos1 [0]))) # (!\d0|pos1 [1] & (!\d0|pos0 [1] & (\d0|pos2 [0] & \d0|pos1 [0])))

	.dataa(\d0|pos1 [1]),
	.datab(\d0|pos0 [1]),
	.datac(\d0|pos2 [0]),
	.datad(\d0|pos1 [0]),
	.cin(gnd),
	.combout(\wd|u1|winner~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u1|winner~0 .lut_mask = 16'h1008;
defparam \wd|u1|winner~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N8
cycloneive_lcell_comb \wd|u1|winner~1 (
// Equation(s):
// \wd|u1|winner~1_combout  = (\wd|u1|winner~0_combout  & ((\d0|pos0 [0] & (!\d0|pos2 [1] & !\d0|pos0 [1])) # (!\d0|pos0 [0] & (\d0|pos2 [1] & \d0|pos0 [1]))))

	.dataa(\d0|pos0 [0]),
	.datab(\wd|u1|winner~0_combout ),
	.datac(\d0|pos2 [1]),
	.datad(\d0|pos0 [1]),
	.cin(gnd),
	.combout(\wd|u1|winner~1_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u1|winner~1 .lut_mask = 16'h4008;
defparam \wd|u1|winner~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N26
cycloneive_lcell_comb \wd|u4|winner~0 (
// Equation(s):
// \wd|u4|winner~0_combout  = (\d0|pos3 [1] & (\d0|pos0 [1] & (!\d0|pos3 [0] & !\d0|pos6 [0]))) # (!\d0|pos3 [1] & (!\d0|pos0 [1] & (\d0|pos3 [0] & \d0|pos6 [0])))

	.dataa(\d0|pos3 [1]),
	.datab(\d0|pos0 [1]),
	.datac(\d0|pos3 [0]),
	.datad(\d0|pos6 [0]),
	.cin(gnd),
	.combout(\wd|u4|winner~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u4|winner~0 .lut_mask = 16'h1008;
defparam \wd|u4|winner~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N10
cycloneive_lcell_comb \wd|u4|winner~1 (
// Equation(s):
// \wd|u4|winner~1_combout  = (\wd|u4|winner~0_combout  & ((\d0|pos0 [0] & (!\d0|pos6 [1] & !\d0|pos0 [1])) # (!\d0|pos0 [0] & (\d0|pos6 [1] & \d0|pos0 [1]))))

	.dataa(\d0|pos0 [0]),
	.datab(\d0|pos6 [1]),
	.datac(\wd|u4|winner~0_combout ),
	.datad(\d0|pos0 [1]),
	.cin(gnd),
	.combout(\wd|u4|winner~1_combout ),
	.cout());
// synopsys translate_off
defparam \wd|u4|winner~1 .lut_mask = 16'h4020;
defparam \wd|u4|winner~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N20
cycloneive_lcell_comb \wd|who[0]~1 (
// Equation(s):
// \wd|who[0]~1_combout  = (\wd|who[0]~0_combout ) # ((\d0|pos0 [0] & ((\wd|u1|winner~1_combout ) # (\wd|u4|winner~1_combout ))))

	.dataa(\d0|pos0 [0]),
	.datab(\wd|who[0]~0_combout ),
	.datac(\wd|u1|winner~1_combout ),
	.datad(\wd|u4|winner~1_combout ),
	.cin(gnd),
	.combout(\wd|who[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[0]~1 .lut_mask = 16'hEEEC;
defparam \wd|who[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N30
cycloneive_lcell_comb \wd|who[0]~8 (
// Equation(s):
// \wd|who[0]~8_combout  = (\wd|who[0]~2_combout ) # ((\wd|who[0]~1_combout ) # ((\wd|who[0]~7_combout  & \d0|pos2 [0])))

	.dataa(\wd|who[0]~7_combout ),
	.datab(\wd|who[0]~2_combout ),
	.datac(\d0|pos2 [0]),
	.datad(\wd|who[0]~1_combout ),
	.cin(gnd),
	.combout(\wd|who[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[0]~8 .lut_mask = 16'hFFEC;
defparam \wd|who[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N20
cycloneive_lcell_comb \wd|who[1]~9 (
// Equation(s):
// \wd|who[1]~9_combout  = (\d0|pos6 [1] & ((\wd|u3|winner~1_combout ) # ((\d0|pos3 [1] & \wd|u2|winner~1_combout )))) # (!\d0|pos6 [1] & (((\d0|pos3 [1] & \wd|u2|winner~1_combout ))))

	.dataa(\d0|pos6 [1]),
	.datab(\wd|u3|winner~1_combout ),
	.datac(\d0|pos3 [1]),
	.datad(\wd|u2|winner~1_combout ),
	.cin(gnd),
	.combout(\wd|who[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[1]~9 .lut_mask = 16'hF888;
defparam \wd|who[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N18
cycloneive_lcell_comb \wd|who[1]~10 (
// Equation(s):
// \wd|who[1]~10_combout  = (\wd|who[1]~9_combout ) # ((\d0|pos0 [1] & ((\wd|u4|winner~1_combout ) # (\wd|u1|winner~1_combout ))))

	.dataa(\wd|u4|winner~1_combout ),
	.datab(\d0|pos0 [1]),
	.datac(\wd|u1|winner~1_combout ),
	.datad(\wd|who[1]~9_combout ),
	.cin(gnd),
	.combout(\wd|who[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[1]~10 .lut_mask = 16'hFFC8;
defparam \wd|who[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N4
cycloneive_lcell_comb \wd|who[1]~11 (
// Equation(s):
// \wd|who[1]~11_combout  = (\d0|pos1 [1] & ((\wd|u5|winner~1_combout ) # ((\d0|pos0 [1] & \wd|u7|winner~1_combout )))) # (!\d0|pos1 [1] & (\d0|pos0 [1] & ((\wd|u7|winner~1_combout ))))

	.dataa(\d0|pos1 [1]),
	.datab(\d0|pos0 [1]),
	.datac(\wd|u5|winner~1_combout ),
	.datad(\wd|u7|winner~1_combout ),
	.cin(gnd),
	.combout(\wd|who[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[1]~11 .lut_mask = 16'hECA0;
defparam \wd|who[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N24
cycloneive_lcell_comb \wd|who[1]~12 (
// Equation(s):
// \wd|who[1]~12_combout  = (\wd|who[1]~10_combout ) # ((\wd|who[1]~11_combout ) # ((\d0|pos2 [1] & \wd|who[0]~7_combout )))

	.dataa(\d0|pos2 [1]),
	.datab(\wd|who[1]~10_combout ),
	.datac(\wd|who[1]~11_combout ),
	.datad(\wd|who[0]~7_combout ),
	.cin(gnd),
	.combout(\wd|who[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \wd|who[1]~12 .lut_mask = 16'hFEFC;
defparam \wd|who[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N24
cycloneive_lcell_comb \LEDR~0 (
// Equation(s):
// \LEDR~0_combout  = (\lmove1|legal~combout  & \lmove2|legal~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lmove1|legal~combout ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\LEDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~0 .lut_mask = 16'hF000;
defparam \LEDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .pll_compensation_delay = 7101;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N24
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(\VGA|controller|xCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y13_N25
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N12
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y13_N13
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N0
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0200;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N14
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y13_N15
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N16
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y13_N17
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N18
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y13_N19
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N20
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y13_N21
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N26
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y13_N27
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N28
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N30
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|Add0~17  $ (\VGA|controller|xCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|xCounter [9]),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N0
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~18_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h3030;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y13_N1
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N2
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|xCounter [4] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [4]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0800;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N10
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [3] & (\VGA|controller|Equal0~0_combout  & (\VGA|controller|xCounter [2] & \VGA|controller|Equal0~1_combout )))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|Equal0~0_combout ),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|Equal0~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N22
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N8
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~10_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h3030;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y13_N9
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N6
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~16_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y13_N7
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N24
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|VGA_HS1~1_combout ) # ((\VGA|controller|xCounter [8]) # ((!\VGA|controller|xCounter [9]) # (!\VGA|controller|xCounter [7])))

	.dataa(\VGA|controller|VGA_HS1~1_combout ),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N25
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N0
cycloneive_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = \VGA|controller|VGA_HS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_HS1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N1
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N10
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N2
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [0]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~0_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [0]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N3
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N14
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N18
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N4
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~8_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [4]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~8_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N5
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N22
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [2]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~4_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N23
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N4
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Add1~6_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [3])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~6_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|Add1~6_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N5
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N8
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [9] & (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] & \VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h2000;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N0
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|Add1~12_combout  & (((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~12_combout  & 
// (((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~12_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N1
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N12
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [5] & !\VGA|controller|yCounter [6])

	.dataa(\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0505;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N14
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~1_combout  & (\VGA|controller|always1~0_combout  & \VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~1_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|always1~0_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'hB333;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N8
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|Add1~16_combout  & (((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~16_combout  & 
// (((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~16_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N9
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N20
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N2
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~14_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [7]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~14_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N3
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N2
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [9]) # ((\VGA|controller|yCounter [4]) # ((!\VGA|controller|yCounter [3]) # (!\VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N4
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = ((\VGA|controller|VGA_VS1~0_combout ) # (\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter [0]))) # (!\VGA|controller|VGA_VS1~1_combout )

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(\VGA|controller|VGA_VS1~0_combout ),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFBF7;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y14_N5
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N22
cycloneive_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = \VGA|controller|VGA_VS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_VS1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N23
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N26
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0155;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N6
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|VGA_BLANK1~0_combout ),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00F0;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y14_N7
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N24
cycloneive_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = \VGA|controller|VGA_BLANK1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_BLANK1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N25
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N30
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~10_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [5]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~10_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N31
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [7] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [8] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [8] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N2
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|Add0~14_combout  $ (\VGA|controller|controller_translator|mem_address[13]~17 )

	.dataa(\VGA|controller|controller_translator|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y14_N21
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N1
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N29
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N31
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N30
cycloneive_lcell_comb \d0|temp_x[1]~0 (
// Equation(s):
// \d0|temp_x[1]~0_combout  = (\SW[7]~input_o  & ((\SW[5]~input_o ) # ((\SW[4]~input_o ) # (\SW[6]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|temp_x[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x[1]~0 .lut_mask = 16'hFE00;
defparam \d0|temp_x[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N0
cycloneive_lcell_comb \d0|temp_y~0 (
// Equation(s):
// \d0|temp_y~0_combout  = (\d0|temp_x[1]~0_combout  & (\SW[1]~input_o )) # (!\d0|temp_x[1]~0_combout  & ((\d0|always0~0_combout  & ((\SW[5]~input_o ))) # (!\d0|always0~0_combout  & (\SW[1]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\d0|temp_x[1]~0_combout ),
	.datad(\d0|always0~0_combout ),
	.cin(gnd),
	.combout(\d0|temp_y~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_y~0 .lut_mask = 16'hACAA;
defparam \d0|temp_y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N30
cycloneive_lcell_comb \d0|temp_y~1 (
// Equation(s):
// \d0|temp_y~1_combout  = (\SW[2]~input_o ) # ((\SW[3]~input_o ) # ((\SW[0]~input_o  & \d0|temp_y~0_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\d0|temp_y~0_combout ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\d0|temp_y~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_y~1 .lut_mask = 16'hFFEC;
defparam \d0|temp_y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N0
cycloneive_lcell_comb \d0|temp_y~2 (
// Equation(s):
// \d0|temp_y~2_combout  = (\SW[7]~input_o ) # ((\d0|temp_y~0_combout  & \SW[4]~input_o ))

	.dataa(\SW[7]~input_o ),
	.datab(gnd),
	.datac(\d0|temp_y~0_combout ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\d0|temp_y~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_y~2 .lut_mask = 16'hFAAA;
defparam \d0|temp_y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N24
cycloneive_lcell_comb \d0|temp_y~3 (
// Equation(s):
// \d0|temp_y~3_combout  = (\d0|temp_x[1]~1_combout  & (((!\d0|temp_y~1_combout )))) # (!\d0|temp_x[1]~1_combout  & (!\SW[6]~input_o  & ((!\d0|temp_y~2_combout ))))

	.dataa(\d0|temp_x[1]~1_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\d0|temp_y~1_combout ),
	.datad(\d0|temp_y~2_combout ),
	.cin(gnd),
	.combout(\d0|temp_y~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_y~3 .lut_mask = 16'h0A1B;
defparam \d0|temp_y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N4
cycloneive_lcell_comb \d0|temp_x[1]~2 (
// Equation(s):
// \d0|temp_x[1]~2_combout  = (\SW[3]~input_o  & ((\SW[1]~input_o ) # ((\SW[2]~input_o ) # (\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|temp_x[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x[1]~2 .lut_mask = 16'hF0E0;
defparam \d0|temp_x[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N26
cycloneive_lcell_comb \d0|temp_x[1]~3 (
// Equation(s):
// \d0|temp_x[1]~3_combout  = ((\d0|temp_x[1]~2_combout ) # (\lmove1|legal~combout )) # (!\c0|current_state.RENDER_X~q )

	.dataa(\c0|current_state.RENDER_X~q ),
	.datab(\d0|temp_x[1]~2_combout ),
	.datac(gnd),
	.datad(\lmove1|legal~combout ),
	.cin(gnd),
	.combout(\d0|temp_x[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x[1]~3 .lut_mask = 16'hFFDD;
defparam \d0|temp_x[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N14
cycloneive_lcell_comb \d0|temp_x[1]~4 (
// Equation(s):
// \d0|temp_x[1]~4_combout  = ((\d0|always0~0_combout  & (!\d0|temp_x[1]~0_combout )) # (!\d0|always0~0_combout  & ((!\d0|temp_x[1]~3_combout )))) # (!\SW[17]~input_o )

	.dataa(\d0|temp_x[1]~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\d0|temp_x[1]~3_combout ),
	.datad(\d0|always0~0_combout ),
	.cin(gnd),
	.combout(\d0|temp_x[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x[1]~4 .lut_mask = 16'h773F;
defparam \d0|temp_x[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N25
dffeas \d0|temp_y[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|temp_y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|temp_x[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|temp_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|temp_y[0] .is_wysiwyg = "true";
defparam \d0|temp_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N10
cycloneive_lcell_comb \d0|temp_y~3_wirecell (
// Equation(s):
// \d0|temp_y~3_wirecell_combout  = !\d0|temp_y~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|temp_y~3_combout ),
	.cin(gnd),
	.combout(\d0|temp_y~3_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_y~3_wirecell .lut_mask = 16'h00FF;
defparam \d0|temp_y~3_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N11
dffeas \d0|temp_y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|temp_y~3_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|temp_x[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|temp_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|temp_y[1] .is_wysiwyg = "true";
defparam \d0|temp_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N10
cycloneive_lcell_comb \d0|y[0]~11 (
// Equation(s):
// \d0|y[0]~11_combout  = (\d0|count [2] & (\d0|temp_y [0] $ (VCC))) # (!\d0|count [2] & (\d0|temp_y [0] & VCC))
// \d0|y[0]~12  = CARRY((\d0|count [2] & \d0|temp_y [0]))

	.dataa(\d0|count [2]),
	.datab(\d0|temp_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|y[0]~11_combout ),
	.cout(\d0|y[0]~12 ));
// synopsys translate_off
defparam \d0|y[0]~11 .lut_mask = 16'h6688;
defparam \d0|y[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N12
cycloneive_lcell_comb \d0|y[1]~13 (
// Equation(s):
// \d0|y[1]~13_combout  = (\d0|count [3] & ((\d0|temp_y [1] & (\d0|y[0]~12  & VCC)) # (!\d0|temp_y [1] & (!\d0|y[0]~12 )))) # (!\d0|count [3] & ((\d0|temp_y [1] & (!\d0|y[0]~12 )) # (!\d0|temp_y [1] & ((\d0|y[0]~12 ) # (GND)))))
// \d0|y[1]~14  = CARRY((\d0|count [3] & (!\d0|temp_y [1] & !\d0|y[0]~12 )) # (!\d0|count [3] & ((!\d0|y[0]~12 ) # (!\d0|temp_y [1]))))

	.dataa(\d0|count [3]),
	.datab(\d0|temp_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y[0]~12 ),
	.combout(\d0|y[1]~13_combout ),
	.cout(\d0|y[1]~14 ));
// synopsys translate_off
defparam \d0|y[1]~13 .lut_mask = 16'h9617;
defparam \d0|y[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N18
cycloneive_lcell_comb \d0|y[4]~19 (
// Equation(s):
// \d0|y[4]~19_combout  = !\d0|y[3]~18 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\d0|y[3]~18 ),
	.combout(\d0|y[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y[4]~19 .lut_mask = 16'h0F0F;
defparam \d0|y[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N2
cycloneive_lcell_comb \d0|x[7]~7 (
// Equation(s):
// \d0|x[7]~7_combout  = (\c0|current_state.RENDER_X~q ) # ((\c0|current_state.RENDER_Y~q ) # (!\SW[17]~input_o ))

	.dataa(\c0|current_state.RENDER_X~q ),
	.datab(\c0|current_state.RENDER_Y~q ),
	.datac(\SW[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|x[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x[7]~7 .lut_mask = 16'hEFEF;
defparam \d0|x[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N19
dffeas \d0|y[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[4] .is_wysiwyg = "true";
defparam \d0|y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N4
cycloneive_lcell_comb \d0|temp_y~4 (
// Equation(s):
// \d0|temp_y~4_combout  = (\d0|temp_x[1]~0_combout  & (\SW[3]~input_o )) # (!\d0|temp_x[1]~0_combout  & ((\d0|always0~0_combout  & ((\SW[7]~input_o ))) # (!\d0|always0~0_combout  & (\SW[3]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\d0|temp_x[1]~0_combout ),
	.datac(\SW[7]~input_o ),
	.datad(\d0|always0~0_combout ),
	.cin(gnd),
	.combout(\d0|temp_y~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_y~4 .lut_mask = 16'hB8AA;
defparam \d0|temp_y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N2
cycloneive_lcell_comb \d0|temp_x[1]~1 (
// Equation(s):
// \d0|temp_x[1]~1_combout  = ((\d0|temp_x[1]~0_combout ) # (\lmove2|legal~combout )) # (!\c0|current_state.RENDER_Y~q )

	.dataa(\c0|current_state.RENDER_Y~q ),
	.datab(gnd),
	.datac(\d0|temp_x[1]~0_combout ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|temp_x[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x[1]~1 .lut_mask = 16'hFFF5;
defparam \d0|temp_x[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N2
cycloneive_lcell_comb \d0|temp_y~5 (
// Equation(s):
// \d0|temp_y~5_combout  = (\d0|temp_y~0_combout  & ((\d0|temp_x[1]~1_combout  & ((\SW[2]~input_o ))) # (!\d0|temp_x[1]~1_combout  & (\SW[6]~input_o ))))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\d0|temp_y~0_combout ),
	.datad(\d0|temp_x[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|temp_y~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_y~5 .lut_mask = 16'hC0A0;
defparam \d0|temp_y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N8
cycloneive_lcell_comb \d0|temp_y~6 (
// Equation(s):
// \d0|temp_y~6_combout  = (\d0|temp_y~4_combout ) # (\d0|temp_y~5_combout )

	.dataa(gnd),
	.datab(\d0|temp_y~4_combout ),
	.datac(gnd),
	.datad(\d0|temp_y~5_combout ),
	.cin(gnd),
	.combout(\d0|temp_y~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_y~6 .lut_mask = 16'hFFCC;
defparam \d0|temp_y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N9
dffeas \d0|temp_y[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|temp_y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|temp_x[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|temp_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|temp_y[5] .is_wysiwyg = "true";
defparam \d0|temp_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N6
cycloneive_lcell_comb \d0|y[5]~feeder (
// Equation(s):
// \d0|y[5]~feeder_combout  = \d0|temp_y [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|temp_y [5]),
	.cin(gnd),
	.combout(\d0|y[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y[5]~feeder .lut_mask = 16'hFF00;
defparam \d0|y[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N7
dffeas \d0|y[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[5] .is_wysiwyg = "true";
defparam \d0|y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N8
cycloneive_lcell_comb \d0|y[6]~feeder (
// Equation(s):
// \d0|y[6]~feeder_combout  = \d0|temp_y [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|temp_y [1]),
	.cin(gnd),
	.combout(\d0|y[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y[6]~feeder .lut_mask = 16'hFF00;
defparam \d0|y[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N9
dffeas \d0|y[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[6] .is_wysiwyg = "true";
defparam \d0|y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N24
cycloneive_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!\d0|y [6]) # (!\d0|y [5])) # (!\d0|y [4])) # (!\d0|y [3])

	.dataa(\d0|y [3]),
	.datab(\d0|y [4]),
	.datac(\d0|y [5]),
	.datad(\d0|y [6]),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N13
dffeas \d0|y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[1] .is_wysiwyg = "true";
defparam \d0|y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N11
dffeas \d0|y[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[0] .is_wysiwyg = "true";
defparam \d0|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\d0|y [5] & (!\VGA|user_input_translator|Add0~9 )) # (!\d0|y [5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\d0|y [5]))

	.dataa(gnd),
	.datab(\d0|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\d0|y [6] & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\d0|y [6] & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\d0|y [6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(\d0|y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N12
cycloneive_lcell_comb \d0|temp_x~9 (
// Equation(s):
// \d0|temp_x~9_combout  = (\SW[5]~input_o  & (!\SW[4]~input_o  & !\SW[6]~input_o )) # (!\SW[5]~input_o  & (\SW[4]~input_o  & \SW[6]~input_o ))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|temp_x~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x~9 .lut_mask = 16'h4242;
defparam \d0|temp_x~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N28
cycloneive_lcell_comb \d0|temp_x~10 (
// Equation(s):
// \d0|temp_x~10_combout  = (\d0|temp_y~4_combout ) # ((\d0|temp_x[1]~1_combout  & (\d0|temp_x~8_combout )) # (!\d0|temp_x[1]~1_combout  & ((\d0|temp_x~9_combout ))))

	.dataa(\d0|temp_x~8_combout ),
	.datab(\d0|temp_x~9_combout ),
	.datac(\d0|temp_y~4_combout ),
	.datad(\d0|temp_x[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|temp_x~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x~10 .lut_mask = 16'hFAFC;
defparam \d0|temp_x~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N29
dffeas \d0|temp_x[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|temp_x~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|temp_x[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|temp_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|temp_x[5] .is_wysiwyg = "true";
defparam \d0|temp_x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N9
dffeas \d0|x[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|temp_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(vcc),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[5] .is_wysiwyg = "true";
defparam \d0|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N8
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\d0|y [0] & (\d0|x [5] $ (VCC))) # (!\d0|y [0] & (\d0|x [5] & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\d0|y [0] & \d0|x [5]))

	.dataa(\d0|y [0]),
	.datab(\d0|x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N10
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\d0|x [6] & ((\d0|y [1] & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\d0|y [1] & (!\VGA|user_input_translator|mem_address[5]~1 )))) # (!\d0|x [6] & ((\d0|y [1] & 
// (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\d0|y [1] & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\d0|x [6] & (!\d0|y [1] & !\VGA|user_input_translator|mem_address[5]~1 )) # (!\d0|x [6] & ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!\d0|y [1]))))

	.dataa(\d0|x [6]),
	.datab(\d0|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = (\VGA|user_input_translator|Add0~0_combout  & (\VGA|user_input_translator|mem_address[6]~3  $ (GND))) # (!\VGA|user_input_translator|Add0~0_combout  & (!\VGA|user_input_translator|mem_address[6]~3  & 
// VCC))
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & !\VGA|user_input_translator|mem_address[6]~3 ))

	.dataa(\VGA|user_input_translator|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(\VGA|user_input_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(\VGA|user_input_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(\VGA|user_input_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N22
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N24
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N26
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (!\d0|x[7]~6_combout  & (\VGA|LessThan3~0_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|user_input_translator|mem_address[13]~16_combout )))

	.dataa(\d0|x[7]~6_combout ),
	.datab(\VGA|LessThan3~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h0400;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & \VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h3300;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N16
cycloneive_lcell_comb \d0|temp_c~6 (
// Equation(s):
// \d0|temp_c~6_combout  = (\d0|WideOr1~0_combout ) # (((\lmove2|legal~combout ) # (!\SW[17]~input_o )) # (!\c0|current_state.RENDER_Y~q ))

	.dataa(\d0|WideOr1~0_combout ),
	.datab(\c0|current_state.RENDER_Y~q ),
	.datac(\SW[17]~input_o ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|temp_c~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_c~6 .lut_mask = 16'hFFBF;
defparam \d0|temp_c~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N2
cycloneive_lcell_comb \d0|temp_c[2]~feeder (
// Equation(s):
// \d0|temp_c[2]~feeder_combout  = \d0|temp_c~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|temp_c~6_combout ),
	.cin(gnd),
	.combout(\d0|temp_c[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_c[2]~feeder .lut_mask = 16'hFF00;
defparam \d0|temp_c[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N14
cycloneive_lcell_comb \d0|temp_c[0]~4 (
// Equation(s):
// \d0|temp_c[0]~4_combout  = (\d0|WideOr0~0_combout ) # ((\lmove1|legal~combout ) # (!\c0|current_state.RENDER_X~q ))

	.dataa(\d0|WideOr0~0_combout ),
	.datab(gnd),
	.datac(\c0|current_state.RENDER_X~q ),
	.datad(\lmove1|legal~combout ),
	.cin(gnd),
	.combout(\d0|temp_c[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_c[0]~4 .lut_mask = 16'hFFAF;
defparam \d0|temp_c[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N4
cycloneive_lcell_comb \d0|temp_c[0]~5 (
// Equation(s):
// \d0|temp_c[0]~5_combout  = ((\d0|always0~0_combout  & (!\d0|WideOr1~0_combout )) # (!\d0|always0~0_combout  & ((!\d0|temp_c[0]~4_combout )))) # (!\SW[17]~input_o )

	.dataa(\d0|WideOr1~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\d0|temp_c[0]~4_combout ),
	.datad(\d0|always0~0_combout ),
	.cin(gnd),
	.combout(\d0|temp_c[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_c[0]~5 .lut_mask = 16'h773F;
defparam \d0|temp_c[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N3
dffeas \d0|temp_c[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|temp_c[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|temp_c[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|temp_c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|temp_c[2] .is_wysiwyg = "true";
defparam \d0|temp_c[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N4
cycloneive_lcell_comb \d0|colour~0 (
// Equation(s):
// \d0|colour~0_combout  = (\d0|temp_c [2] & \SW[17]~input_o )

	.dataa(gnd),
	.datab(\d0|temp_c [2]),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\d0|colour~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|colour~0 .lut_mask = 16'hCC00;
defparam \d0|colour~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y15_N5
dffeas \d0|colour[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|colour~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|colour [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|colour[2] .is_wysiwyg = "true";
defparam \d0|colour[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N10
cycloneive_lcell_comb \d0|temp_x~6 (
// Equation(s):
// \d0|temp_x~6_combout  = (\SW[5]~input_o  & (\SW[4]~input_o  $ (!\SW[6]~input_o ))) # (!\SW[5]~input_o  & ((\SW[4]~input_o ) # (\SW[6]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|temp_x~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x~6 .lut_mask = 16'hD6D6;
defparam \d0|temp_x~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N18
cycloneive_lcell_comb \d0|temp_x~7 (
// Equation(s):
// \d0|temp_x~7_combout  = (!\d0|temp_y~4_combout  & ((\d0|temp_x[1]~1_combout  & (!\d0|temp_x~5_combout )) # (!\d0|temp_x[1]~1_combout  & ((!\d0|temp_x~6_combout )))))

	.dataa(\d0|temp_x~5_combout ),
	.datab(\d0|temp_x~6_combout ),
	.datac(\d0|temp_y~4_combout ),
	.datad(\d0|temp_x[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|temp_x~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x~7 .lut_mask = 16'h0503;
defparam \d0|temp_x~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N19
dffeas \d0|temp_x[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|temp_x~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|temp_x[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|temp_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|temp_x[0] .is_wysiwyg = "true";
defparam \d0|temp_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N20
cycloneive_lcell_comb \d0|x~12 (
// Equation(s):
// \d0|x~12_combout  = (\d0|temp_x [0] & \SW[17]~input_o )

	.dataa(gnd),
	.datab(\d0|temp_x [0]),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\d0|x~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x~12 .lut_mask = 16'hCC00;
defparam \d0|x~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N21
dffeas \d0|x[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[0] .is_wysiwyg = "true";
defparam \d0|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N24
cycloneive_lcell_comb \d0|count~0 (
// Equation(s):
// \d0|count~0_combout  = (\SW[17]~input_o  & !\d0|count [1])

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\d0|count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|count~0 .lut_mask = 16'h0A0A;
defparam \d0|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N25
dffeas \d0|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|count[1] .is_wysiwyg = "true";
defparam \d0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N26
cycloneive_lcell_comb \d0|x[1]~13 (
// Equation(s):
// \d0|x[1]~13_combout  = (\d0|temp_x [1] & (\d0|count [1] $ (VCC))) # (!\d0|temp_x [1] & (\d0|count [1] & VCC))
// \d0|x[1]~14  = CARRY((\d0|temp_x [1] & \d0|count [1]))

	.dataa(\d0|temp_x [1]),
	.datab(\d0|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|x[1]~13_combout ),
	.cout(\d0|x[1]~14 ));
// synopsys translate_off
defparam \d0|x[1]~13 .lut_mask = 16'h6688;
defparam \d0|x[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N27
dffeas \d0|x[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[1] .is_wysiwyg = "true";
defparam \d0|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N28
cycloneive_lcell_comb \d0|x[2]~15 (
// Equation(s):
// \d0|x[2]~15_combout  = \d0|x[1]~14 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\d0|x[1]~14 ),
	.combout(\d0|x[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x[2]~15 .lut_mask = 16'hF0F0;
defparam \d0|x[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y13_N29
dffeas \d0|x[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[2] .is_wysiwyg = "true";
defparam \d0|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N8
cycloneive_lcell_comb \d0|temp_x~12 (
// Equation(s):
// \d0|temp_x~12_combout  = (\SW[5]~input_o  & ((!\SW[6]~input_o ) # (!\SW[4]~input_o ))) # (!\SW[5]~input_o  & (\SW[4]~input_o  $ (!\SW[6]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|temp_x~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x~12 .lut_mask = 16'h6B6B;
defparam \d0|temp_x~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N26
cycloneive_lcell_comb \d0|temp_x~13 (
// Equation(s):
// \d0|temp_x~13_combout  = (\d0|temp_y~4_combout ) # ((\d0|temp_x[1]~1_combout  & (\d0|temp_x~11_combout )) # (!\d0|temp_x[1]~1_combout  & ((\d0|temp_x~12_combout ))))

	.dataa(\d0|temp_x~11_combout ),
	.datab(\d0|temp_x~12_combout ),
	.datac(\d0|temp_y~4_combout ),
	.datad(\d0|temp_x[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|temp_x~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x~13 .lut_mask = 16'hFAFC;
defparam \d0|temp_x~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N12
cycloneive_lcell_comb \d0|temp_x~13_wirecell (
// Equation(s):
// \d0|temp_x~13_wirecell_combout  = !\d0|temp_x~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|temp_x~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|temp_x~13_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_x~13_wirecell .lut_mask = 16'h0F0F;
defparam \d0|temp_x~13_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N13
dffeas \d0|temp_x[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|temp_x~13_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|temp_x[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|temp_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|temp_x[3] .is_wysiwyg = "true";
defparam \d0|temp_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N17
dffeas \d0|x[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|temp_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(vcc),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[3] .is_wysiwyg = "true";
defparam \d0|x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N27
dffeas \d0|temp_x[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|temp_x~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|temp_x[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|temp_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|temp_x[4] .is_wysiwyg = "true";
defparam \d0|temp_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N16
cycloneive_lcell_comb \d0|x[4]~feeder (
// Equation(s):
// \d0|x[4]~feeder_combout  = \d0|temp_x [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|temp_x [4]),
	.cin(gnd),
	.combout(\d0|x[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x[4]~feeder .lut_mask = 16'hFF00;
defparam \d0|x[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N17
dffeas \d0|x[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[4] .is_wysiwyg = "true";
defparam \d0|x[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|x [1],\d0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "grid2.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1vf1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h3202;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y13_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (!\d0|x[7]~6_combout  & (\VGA|LessThan3~0_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout )))

	.dataa(\d0|x[7]~6_combout ),
	.datab(\VGA|LessThan3~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h0040;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h00CC;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N30
cycloneive_lcell_comb \d0|temp_c~7 (
// Equation(s):
// \d0|temp_c~7_combout  = ((!\d0|WideOr1~0_combout  & (\c0|current_state.RENDER_Y~q  & !\lmove2|legal~combout ))) # (!\SW[17]~input_o )

	.dataa(\d0|WideOr1~0_combout ),
	.datab(\c0|current_state.RENDER_Y~q ),
	.datac(\SW[17]~input_o ),
	.datad(\lmove2|legal~combout ),
	.cin(gnd),
	.combout(\d0|temp_c~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_c~7 .lut_mask = 16'h0F4F;
defparam \d0|temp_c~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N28
cycloneive_lcell_comb \d0|temp_c[1]~feeder (
// Equation(s):
// \d0|temp_c[1]~feeder_combout  = \d0|temp_c~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|temp_c~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|temp_c[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|temp_c[1]~feeder .lut_mask = 16'hF0F0;
defparam \d0|temp_c[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N29
dffeas \d0|temp_c[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|temp_c[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|temp_c[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|temp_c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|temp_c[1] .is_wysiwyg = "true";
defparam \d0|temp_c[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N14
cycloneive_lcell_comb \d0|colour~1 (
// Equation(s):
// \d0|colour~1_combout  = (\d0|temp_c [1] & \SW[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|temp_c [1]),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\d0|colour~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|colour~1 .lut_mask = 16'hF000;
defparam \d0|colour~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y15_N15
dffeas \d0|colour[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|colour~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|colour [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|colour[1] .is_wysiwyg = "true";
defparam \d0|colour[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2],\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|x [1],\d0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "grid2.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1vf1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a8 ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hFCF0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|x [1],\d0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "grid2.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1vf1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h3202;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hFFC0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|x [1],\d0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "grid2.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1vf1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E7000000000000600;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E77FFFFFFFFFFF7FFFFFFFFFFFFEFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE700000000000060000000000006000000000000E700000000000060000000000006000000000000E70000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h0000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E700000000000060000000000006000000000000E70000000000006000000000000600000;
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h3202;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|x [1],\d0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "grid2.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1vf1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555415555555555555555555555555555555555555555555555555555555555555555555555555555554150000000000000000000000001400000000000000000000000014000000000000000000000000541500000000000000000000000014000000000000000000000000140000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000541500000000000000000000000014000000000000000000000000140000000000000000000000005415000000000000000000000000140000000000000000000000001400000000000000000000000054150000000000000000000000001400000000000000000000000014000000000000000000000000541500000000000000000000000014000000000000000000000000140000000000000000000000005415000000000000000000000000140000000000000000000000001400000000000000000000000054150000000000000000000000001400000000000000000000000014000000000000000000000000541500000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000001400000000000000000000000014000000000000000000000000541500000000000000000000000014000000000000000000000000140000000000000000000000005415000000000000000000000000140000000000000000000000001400000000000000000000000054150000000000000000000000001400000000000000000000000014000000000000000000000000541500000000000000000000000014000000000000000000000000140000000000000000000000005415000000000000000000000000140000000000000000000000001400000000000000000000000054150000000000000000000000001400000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
