

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Mon Nov 10 23:51:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Folded_FIR_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.629 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      200|      200|  2.000 us|  2.000 us|  196|  196|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |      198|      198|         5|          1|          1|   195|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_accu32 = alloca i32 1" [FIR_HLS.cpp:22->FIR_HLS.cpp:11]   --->   Operation 8 'alloca' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln26 = store i8 0, i8 %i" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 10 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 0, i32 %FIR_accu32" [FIR_HLS.cpp:22->FIR_HLS.cpp:11]   --->   Operation 11 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%icmp_ln26 = icmp_eq  i8 %i_2, i8 195" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 14 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln26 = add i8 %i_2, i8 1" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 15 'add' 'add_ln26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.body.i.split, void %for.inc21.i.preheader.exitStub" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 16 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %i_2" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 17 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i8 %i_2" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 18 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%sub_ln27 = sub i9 391, i9 %zext_ln26_1" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 19 'sub' 'sub_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %sub_ln27" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 20 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%H_filter_FIR_addr = getelementptr i16 %H_filter_FIR, i64 0, i64 %zext_ln26" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 21 'getelementptr' 'H_filter_FIR_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%H_filter_FIR_load = load i9 %H_filter_FIR_addr" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 22 'load' 'H_filter_FIR_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%H_filter_FIR_addr_1 = getelementptr i16 %H_filter_FIR, i64 0, i64 %zext_ln27" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 23 'getelementptr' 'H_filter_FIR_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%H_filter_FIR_load_1 = load i9 %H_filter_FIR_addr_1" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 24 'load' 'H_filter_FIR_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b_FIR_addr = getelementptr i14 %b_FIR, i64 0, i64 %zext_ln26" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 25 'getelementptr' 'b_FIR_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%b_FIR_load = load i9 %b_FIR_addr" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 26 'load' 'b_FIR_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 392> <ROM>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln26 = store i8 %add_ln26, i8 %i" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 27 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.62>
ST_2 : Operation 28 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load = load i9 %H_filter_FIR_addr" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 28 'load' 'H_filter_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i16 %H_filter_FIR_load" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 29 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load_1 = load i9 %H_filter_FIR_addr_1" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 30 'load' 'H_filter_FIR_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i16 %H_filter_FIR_load_1" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 31 'sext' 'sext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.39ns) (grouped into DSP with root node mul_ln27)   --->   "%add_ln27 = add i17 %sext_ln27_1, i17 %sext_ln27" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 32 'add' 'add_ln27' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/2] ( I:1.23ns O:1.23ns )   --->   "%b_FIR_load = load i9 %b_FIR_addr" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 33 'load' 'b_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 392> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i14 %b_FIR_load" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 34 'sext' 'sext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node mul_ln27)   --->   "%sext_ln27_3 = sext i17 %add_ln27" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 35 'sext' 'sext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln27 = mul i31 %sext_ln27_3, i31 %sext_ln27_2" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 36 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 37 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln27 = mul i31 %sext_ln27_3, i31 %sext_ln27_2" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 37 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 38 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln27 = mul i31 %sext_ln27_3, i31 %sext_ln27_2" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 38 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%FIR_accu32_load_1 = load i32 %FIR_accu32"   --->   Operation 48 'load' 'FIR_accu32_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %FIR_accu32_out, i32 %FIR_accu32_load_1"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.44>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%FIR_accu32_load = load i32 %FIR_accu32" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 39 'load' 'FIR_accu32_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:22->FIR_HLS.cpp:11]   --->   Operation 40 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 195, i64 195, i64 195" [FIR_HLS.cpp:22->FIR_HLS.cpp:11]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 42 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln27 = mul i31 %sext_ln27_3, i31 %sext_ln27_2" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 43 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mul_ln27, i1 0" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.01ns)   --->   "%FIR_accu32_1 = add i32 %shl_ln, i32 %FIR_accu32_load" [FIR_HLS.cpp:27->FIR_HLS.cpp:11]   --->   Operation 45 'add' 'FIR_accu32_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 %FIR_accu32_1, i32 %FIR_accu32" [FIR_HLS.cpp:22->FIR_HLS.cpp:11]   --->   Operation 46 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body.i" [FIR_HLS.cpp:26->FIR_HLS.cpp:11]   --->   Operation 47 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.429ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln26', FIR_HLS.cpp:26->FIR_HLS.cpp:11) of constant 0 on local variable 'i', FIR_HLS.cpp:26->FIR_HLS.cpp:11 [6]  (0.427 ns)
	'load' operation 8 bit ('i', FIR_HLS.cpp:26->FIR_HLS.cpp:11) on local variable 'i', FIR_HLS.cpp:26->FIR_HLS.cpp:11 [10]  (0.000 ns)
	'sub' operation 9 bit ('sub_ln27', FIR_HLS.cpp:27->FIR_HLS.cpp:11) [21]  (0.765 ns)
	'getelementptr' operation 9 bit ('H_filter_FIR_addr_1', FIR_HLS.cpp:27->FIR_HLS.cpp:11) [26]  (0.000 ns)
	'load' operation 16 bit ('H_filter_FIR_load_1', FIR_HLS.cpp:27->FIR_HLS.cpp:11) on array 'H_filter_FIR' [27]  (1.237 ns)

 <State 2>: 4.629ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load', FIR_HLS.cpp:27->FIR_HLS.cpp:11) on array 'H_filter_FIR' [24]  (1.237 ns)
	'add' operation 17 bit of DSP[34] ('add_ln27', FIR_HLS.cpp:27->FIR_HLS.cpp:11) [29]  (2.396 ns)
	'mul' operation 31 bit of DSP[34] ('mul_ln27', FIR_HLS.cpp:27->FIR_HLS.cpp:11) [34]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[34] ('mul_ln27', FIR_HLS.cpp:27->FIR_HLS.cpp:11) [34]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[34] ('mul_ln27', FIR_HLS.cpp:27->FIR_HLS.cpp:11) [34]  (0.996 ns)

 <State 5>: 1.443ns
The critical path consists of the following:
	'load' operation 32 bit ('FIR_accu32_load', FIR_HLS.cpp:27->FIR_HLS.cpp:11) on local variable 'FIR_accu32', FIR_HLS.cpp:22->FIR_HLS.cpp:11 [15]  (0.000 ns)
	'add' operation 32 bit ('FIR_accu32', FIR_HLS.cpp:27->FIR_HLS.cpp:11) [36]  (1.016 ns)
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22->FIR_HLS.cpp:11) of variable 'FIR_accu32', FIR_HLS.cpp:27->FIR_HLS.cpp:11 on local variable 'FIR_accu32', FIR_HLS.cpp:22->FIR_HLS.cpp:11 [38]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
