0.7
2020.2
Nov  8 2024
22:36:57
D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab1/lab1.srcs/sim_1/new/and_gate_tb.v,1746761758,verilog,,,,and_gate_tb,,,,,,,,
D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab1/lab1.srcs/sim_1/new/or_gate_tb.v,1746761220,verilog,,,,or_gate_tb,,,,,,,,
D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab1/lab1.srcs/sources_1/new/and_gate.v,1746761836,verilog,,D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab1/lab1.srcs/sim_1/new/and_gate_tb.v,,and_gate,,,,,,,,
D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab1/lab1.srcs/sources_1/new/or_gate.v,1746760891,verilog,,D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab1/lab1.srcs/sim_1/new/or_gate_tb.v,,or_gate,,,,,,,,
