--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 67276 paths analyzed, 566 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.434ns.
--------------------------------------------------------------------------------
Slack:                  8.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_14 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.342ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.599 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_14 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.BQ       Tcko                  0.476   gl/gc/M_tiles_type_q[13]
                                                       gl/gc/M_tiles_type_q_14
    SLICE_X12Y36.A2      net (fanout=3)        1.352   gl/gc/M_tiles_type_q[14]
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X13Y49.A1      net (fanout=23)       2.138   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X13Y49.A       Tilo                  0.259   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d10621
    SLICE_X15Y34.D3      net (fanout=2)        1.562   gl/gc/Mmux_M_tiles_type_d1062
    SLICE_X15Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d823
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     11.342ns (2.091ns logic, 9.251ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  8.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_4_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.288ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.599 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_4_1 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/M_player_pos_q_4_1
    SLICE_X12Y36.A6      net (fanout=12)       1.344   gl/gc/M_player_pos_q_4_1
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X13Y49.A1      net (fanout=23)       2.138   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X13Y49.A       Tilo                  0.259   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d10621
    SLICE_X15Y34.D3      net (fanout=2)        1.562   gl/gc/Mmux_M_tiles_type_d1062
    SLICE_X15Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d823
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     11.288ns (2.045ns logic, 9.243ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  8.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_14 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.048ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.688 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_14 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.BQ       Tcko                  0.476   gl/gc/M_tiles_type_q[13]
                                                       gl/gc/M_tiles_type_q_14
    SLICE_X12Y36.A2      net (fanout=3)        1.352   gl/gc/M_tiles_type_q[14]
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X12Y39.B1      net (fanout=23)       1.758   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d762
                                                       gl/gc/Mmux_M_tiles_type_d763
    SLICE_X14Y30.C2      net (fanout=1)        1.677   gl/gc/Mmux_M_tiles_type_d762
    SLICE_X14Y30.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d765
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     11.048ns (2.062ns logic, 8.986ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  8.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_16 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.024ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.599 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_16 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.DQ       Tcko                  0.476   gl/gc/M_tiles_type_q[16]
                                                       gl/gc/M_tiles_type_q_16
    SLICE_X12Y36.A3      net (fanout=3)        1.034   gl/gc/M_tiles_type_q[16]
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X13Y49.A1      net (fanout=23)       2.138   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X13Y49.A       Tilo                  0.259   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d10621
    SLICE_X15Y34.D3      net (fanout=2)        1.562   gl/gc/Mmux_M_tiles_type_d1062
    SLICE_X15Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d823
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     11.024ns (2.091ns logic, 8.933ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  8.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_24 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.965ns (Levels of Logic = 6)
  Clock Path Skew:      -0.113ns (0.599 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_24 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.DQ       Tcko                  0.525   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/M_tiles_type_q_24
    SLICE_X12Y43.D5      net (fanout=3)        1.561   gl/gc/M_tiles_type_q[24]
    SLICE_X12Y43.D       Tilo                  0.254   gl/gc/Sh60912
                                                       gl/gc/Sh60911
    SLICE_X13Y43.A1      net (fanout=1)        0.665   gl/gc/Sh60912
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X13Y49.A1      net (fanout=23)       2.138   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X13Y49.A       Tilo                  0.259   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d10621
    SLICE_X15Y34.D3      net (fanout=2)        1.562   gl/gc/Mmux_M_tiles_type_d1062
    SLICE_X15Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d823
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.965ns (2.140ns logic, 8.825ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  8.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_4_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.994ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.688 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_4_1 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/M_player_pos_q_4_1
    SLICE_X12Y36.A6      net (fanout=12)       1.344   gl/gc/M_player_pos_q_4_1
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X12Y39.B1      net (fanout=23)       1.758   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d762
                                                       gl/gc/Mmux_M_tiles_type_d763
    SLICE_X14Y30.C2      net (fanout=1)        1.677   gl/gc/Mmux_M_tiles_type_d762
    SLICE_X14Y30.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d765
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     10.994ns (2.016ns logic, 8.978ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  8.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_14 (FF)
  Destination:          gl/gc/M_tiles_type_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.997ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.328 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_14 to gl/gc/M_tiles_type_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.BQ       Tcko                  0.476   gl/gc/M_tiles_type_q[13]
                                                       gl/gc/M_tiles_type_q_14
    SLICE_X12Y36.A2      net (fanout=3)        1.352   gl/gc/M_tiles_type_q[14]
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X8Y50.C2       net (fanout=23)       2.033   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X8Y50.CMUX     Tilo                  0.430   gl/gc/N107
                                                       gl/gc/Mmux_M_tiles_type_d10611_SW11_G
                                                       gl/gc/Mmux_M_tiles_type_d10611_SW11
    SLICE_X7Y44.D3       net (fanout=1)        1.151   gl/gc/N334
    SLICE_X7Y44.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[22]
                                                       gl/gc/Mmux_M_tiles_type_d30
                                                       gl/gc/M_tiles_type_q_22
    -------------------------------------------------  ---------------------------
    Total                                     10.997ns (2.262ns logic, 8.735ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  8.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_step_counter_q_0_2 (FF)
  Destination:          gl/gc/M_tiles_type_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.042ns (Levels of Logic = 6)
  Clock Path Skew:      0.073ns (0.689 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_step_counter_q_0_2 to gl/gc/M_tiles_type_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BQ      Tcko                  0.430   gl/gc/M_step_counter_q_0_3
                                                       gl/gc/M_step_counter_q_0_2
    SLICE_X11Y44.C1      net (fanout=7)        1.534   gl/gc/M_step_counter_q_0_2
    SLICE_X11Y44.C       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Sh61013_SW0
    SLICE_X12Y42.A2      net (fanout=1)        1.380   gl/gc/N51
    SLICE_X12Y42.A       Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d231
                                                       gl/gc/Sh61013
    SLICE_X12Y41.A1      net (fanout=10)       0.853   gl/gc/Sh6101
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_M_left_cond_q[0]_AND_138_o31
                                                       gl/gc/Sh6104
    SLICE_X6Y37.B2       net (fanout=10)       1.832   gl/gc/Sh610
    SLICE_X6Y37.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_2
    SLICE_X10Y45.C3      net (fanout=21)       2.242   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
    SLICE_X10Y45.CMUX    Tilo                  0.403   gl/gc/N181
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4_G
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4
    SLICE_X11Y50.C2      net (fanout=1)        0.993   gl/gc/N186
    SLICE_X11Y50.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[33]
                                                       gl/gc/Mmux_M_tiles_type_d544
                                                       gl/gc/M_tiles_type_q_33
    -------------------------------------------------  ---------------------------
    Total                                     11.042ns (2.208ns logic, 8.834ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  9.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_4_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.943ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.328 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_4_1 to gl/gc/M_tiles_type_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/M_player_pos_q_4_1
    SLICE_X12Y36.A6      net (fanout=12)       1.344   gl/gc/M_player_pos_q_4_1
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X8Y50.C2       net (fanout=23)       2.033   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X8Y50.CMUX     Tilo                  0.430   gl/gc/N107
                                                       gl/gc/Mmux_M_tiles_type_d10611_SW11_G
                                                       gl/gc/Mmux_M_tiles_type_d10611_SW11
    SLICE_X7Y44.D3       net (fanout=1)        1.151   gl/gc/N334
    SLICE_X7Y44.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[22]
                                                       gl/gc/Mmux_M_tiles_type_d30
                                                       gl/gc/M_tiles_type_q_22
    -------------------------------------------------  ---------------------------
    Total                                     10.943ns (2.216ns logic, 8.727ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  9.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_step_counter_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.926ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.294 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_step_counter_q_0_1 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   gl/gc/M_step_counter_q_0_3
                                                       gl/gc/M_step_counter_q_0_1
    SLICE_X12Y36.A4      net (fanout=17)       0.982   gl/gc/M_step_counter_q_0_1
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X13Y49.A1      net (fanout=23)       2.138   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X13Y49.A       Tilo                  0.259   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d10621
    SLICE_X15Y34.D3      net (fanout=2)        1.562   gl/gc/Mmux_M_tiles_type_d1062
    SLICE_X15Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d823
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.926ns (2.045ns logic, 8.881ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  9.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_53 (FF)
  Destination:          gl/gc/M_tiles_type_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.003ns (Levels of Logic = 6)
  Clock Path Skew:      0.075ns (0.689 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_53 to gl/gc/M_tiles_type_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/M_tiles_type_q_53
    SLICE_X11Y44.C4      net (fanout=3)        1.495   gl/gc/M_tiles_type_q[53]
    SLICE_X11Y44.C       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Sh61013_SW0
    SLICE_X12Y42.A2      net (fanout=1)        1.380   gl/gc/N51
    SLICE_X12Y42.A       Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d231
                                                       gl/gc/Sh61013
    SLICE_X12Y41.A1      net (fanout=10)       0.853   gl/gc/Sh6101
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_M_left_cond_q[0]_AND_138_o31
                                                       gl/gc/Sh6104
    SLICE_X6Y37.B2       net (fanout=10)       1.832   gl/gc/Sh610
    SLICE_X6Y37.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_2
    SLICE_X10Y45.C3      net (fanout=21)       2.242   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
    SLICE_X10Y45.CMUX    Tilo                  0.403   gl/gc/N181
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4_G
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4
    SLICE_X11Y50.C2      net (fanout=1)        0.993   gl/gc/N186
    SLICE_X11Y50.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[33]
                                                       gl/gc/Mmux_M_tiles_type_d544
                                                       gl/gc/M_tiles_type_q_33
    -------------------------------------------------  ---------------------------
    Total                                     11.003ns (2.208ns logic, 8.795ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  9.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_step_counter_q_0_2 (FF)
  Destination:          gl/gc/M_tiles_type_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.995ns (Levels of Logic = 6)
  Clock Path Skew:      0.073ns (0.689 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_step_counter_q_0_2 to gl/gc/M_tiles_type_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BQ      Tcko                  0.430   gl/gc/M_step_counter_q_0_3
                                                       gl/gc/M_step_counter_q_0_2
    SLICE_X11Y44.C1      net (fanout=7)        1.534   gl/gc/M_step_counter_q_0_2
    SLICE_X11Y44.C       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Sh61013_SW0
    SLICE_X12Y42.A2      net (fanout=1)        1.380   gl/gc/N51
    SLICE_X12Y42.A       Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d231
                                                       gl/gc/Sh61013
    SLICE_X12Y41.A1      net (fanout=10)       0.853   gl/gc/Sh6101
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_M_left_cond_q[0]_AND_138_o31
                                                       gl/gc/Sh6104
    SLICE_X6Y37.B2       net (fanout=10)       1.832   gl/gc/Sh610
    SLICE_X6Y37.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_2
    SLICE_X10Y45.D3      net (fanout=21)       2.196   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
    SLICE_X10Y45.CMUX    Topdc                 0.402   gl/gc/N181
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4_F
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4
    SLICE_X11Y50.C2      net (fanout=1)        0.993   gl/gc/N186
    SLICE_X11Y50.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[33]
                                                       gl/gc/Mmux_M_tiles_type_d544
                                                       gl/gc/M_tiles_type_q_33
    -------------------------------------------------  ---------------------------
    Total                                     10.995ns (2.207ns logic, 8.788ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  9.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_53 (FF)
  Destination:          gl/gc/M_tiles_type_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.956ns (Levels of Logic = 6)
  Clock Path Skew:      0.075ns (0.689 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_53 to gl/gc/M_tiles_type_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/M_tiles_type_q_53
    SLICE_X11Y44.C4      net (fanout=3)        1.495   gl/gc/M_tiles_type_q[53]
    SLICE_X11Y44.C       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Sh61013_SW0
    SLICE_X12Y42.A2      net (fanout=1)        1.380   gl/gc/N51
    SLICE_X12Y42.A       Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d231
                                                       gl/gc/Sh61013
    SLICE_X12Y41.A1      net (fanout=10)       0.853   gl/gc/Sh6101
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_M_left_cond_q[0]_AND_138_o31
                                                       gl/gc/Sh6104
    SLICE_X6Y37.B2       net (fanout=10)       1.832   gl/gc/Sh610
    SLICE_X6Y37.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_2
    SLICE_X10Y45.D3      net (fanout=21)       2.196   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
    SLICE_X10Y45.CMUX    Topdc                 0.402   gl/gc/N181
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4_F
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4
    SLICE_X11Y50.C2      net (fanout=1)        0.993   gl/gc/N186
    SLICE_X11Y50.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[33]
                                                       gl/gc/Mmux_M_tiles_type_d544
                                                       gl/gc/M_tiles_type_q_33
    -------------------------------------------------  ---------------------------
    Total                                     10.956ns (2.207ns logic, 8.749ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  9.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_step_counter_q_0_2 (FF)
  Destination:          gl/gc/M_player_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.805ns (Levels of Logic = 6)
  Clock Path Skew:      0.001ns (0.617 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_step_counter_q_0_2 to gl/gc/M_player_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BQ      Tcko                  0.430   gl/gc/M_step_counter_q_0_3
                                                       gl/gc/M_step_counter_q_0_2
    SLICE_X11Y44.C1      net (fanout=7)        1.534   gl/gc/M_step_counter_q_0_2
    SLICE_X11Y44.C       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Sh61013_SW0
    SLICE_X12Y42.A2      net (fanout=1)        1.380   gl/gc/N51
    SLICE_X12Y42.A       Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d231
                                                       gl/gc/Sh61013
    SLICE_X12Y41.A1      net (fanout=10)       0.853   gl/gc/Sh6101
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_M_left_cond_q[0]_AND_138_o31
                                                       gl/gc/Sh6104
    SLICE_X6Y37.B2       net (fanout=10)       1.832   gl/gc/Sh610
    SLICE_X6Y37.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_2
    SLICE_X9Y44.B5       net (fanout=21)       1.150   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
    SLICE_X9Y44.B        Tilo                  0.259   gl/gc/N215
                                                       gl/gc/Mmux_M_player_pos_d59_SW2
    SLICE_X11Y44.A1      net (fanout=1)        1.014   gl/gc/N376
    SLICE_X11Y44.A       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Mmux_M_player_pos_d59
    SLICE_X8Y39.DX       net (fanout=1)        1.007   gl/gc/M_player_pos_d[4]
    SLICE_X8Y39.CLK      Tdick                 0.085   gl/gc/M_player_pos_q[4]
                                                       gl/gc/M_player_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.805ns (2.035ns logic, 8.770ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  9.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_23 (FF)
  Destination:          gl/gc/M_tiles_type_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.781ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.322 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_23 to gl/gc/M_tiles_type_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/M_tiles_type_q_23
    SLICE_X14Y43.D1      net (fanout=4)        1.981   gl/gc/M_tiles_type_q[23]
    SLICE_X14Y43.D       Tilo                  0.235   gl/gc/M_tiles_type_q[55]
                                                       gl/gc/Sh61011
    SLICE_X12Y42.A5      net (fanout=1)        0.601   gl/gc/Sh61012
    SLICE_X12Y42.A       Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d231
                                                       gl/gc/Sh61013
    SLICE_X12Y41.A1      net (fanout=10)       0.853   gl/gc/Sh6101
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_M_left_cond_q[0]_AND_138_o31
                                                       gl/gc/Sh6104
    SLICE_X6Y37.B2       net (fanout=10)       1.832   gl/gc/Sh610
    SLICE_X6Y37.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_2
    SLICE_X10Y45.C3      net (fanout=21)       2.242   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
    SLICE_X10Y45.CMUX    Tilo                  0.403   gl/gc/N181
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4_G
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4
    SLICE_X11Y50.C2      net (fanout=1)        0.993   gl/gc/N186
    SLICE_X11Y50.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[33]
                                                       gl/gc/Mmux_M_tiles_type_d544
                                                       gl/gc/M_tiles_type_q_33
    -------------------------------------------------  ---------------------------
    Total                                     10.781ns (2.279ns logic, 8.502ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  9.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_16 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.730ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.688 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_16 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.DQ       Tcko                  0.476   gl/gc/M_tiles_type_q[16]
                                                       gl/gc/M_tiles_type_q_16
    SLICE_X12Y36.A3      net (fanout=3)        1.034   gl/gc/M_tiles_type_q[16]
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X12Y39.B1      net (fanout=23)       1.758   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d762
                                                       gl/gc/Mmux_M_tiles_type_d763
    SLICE_X14Y30.C2      net (fanout=1)        1.677   gl/gc/Mmux_M_tiles_type_d762
    SLICE_X14Y30.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d765
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     10.730ns (2.062ns logic, 8.668ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  9.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_24 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.671ns (Levels of Logic = 6)
  Clock Path Skew:      -0.117ns (0.688 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_24 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.DQ       Tcko                  0.525   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/M_tiles_type_q_24
    SLICE_X12Y43.D5      net (fanout=3)        1.561   gl/gc/M_tiles_type_q[24]
    SLICE_X12Y43.D       Tilo                  0.254   gl/gc/Sh60912
                                                       gl/gc/Sh60911
    SLICE_X13Y43.A1      net (fanout=1)        0.665   gl/gc/Sh60912
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X12Y39.B1      net (fanout=23)       1.758   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d762
                                                       gl/gc/Mmux_M_tiles_type_d763
    SLICE_X14Y30.C2      net (fanout=1)        1.677   gl/gc/Mmux_M_tiles_type_d762
    SLICE_X14Y30.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d765
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     10.671ns (2.111ns logic, 8.560ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  9.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_48 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.771ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_48 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[48]
                                                       gl/gc/M_tiles_type_q_48
    SLICE_X12Y36.A1      net (fanout=4)        0.827   gl/gc/M_tiles_type_q[48]
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X13Y49.A1      net (fanout=23)       2.138   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X13Y49.A       Tilo                  0.259   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d10621
    SLICE_X15Y34.D3      net (fanout=2)        1.562   gl/gc/Mmux_M_tiles_type_d1062
    SLICE_X15Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d823
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.771ns (2.045ns logic, 8.726ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  9.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_53 (FF)
  Destination:          gl/gc/M_player_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.766ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.617 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_53 to gl/gc/M_player_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/M_tiles_type_q_53
    SLICE_X11Y44.C4      net (fanout=3)        1.495   gl/gc/M_tiles_type_q[53]
    SLICE_X11Y44.C       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Sh61013_SW0
    SLICE_X12Y42.A2      net (fanout=1)        1.380   gl/gc/N51
    SLICE_X12Y42.A       Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d231
                                                       gl/gc/Sh61013
    SLICE_X12Y41.A1      net (fanout=10)       0.853   gl/gc/Sh6101
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_M_left_cond_q[0]_AND_138_o31
                                                       gl/gc/Sh6104
    SLICE_X6Y37.B2       net (fanout=10)       1.832   gl/gc/Sh610
    SLICE_X6Y37.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_2
    SLICE_X9Y44.B5       net (fanout=21)       1.150   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
    SLICE_X9Y44.B        Tilo                  0.259   gl/gc/N215
                                                       gl/gc/Mmux_M_player_pos_d59_SW2
    SLICE_X11Y44.A1      net (fanout=1)        1.014   gl/gc/N376
    SLICE_X11Y44.A       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Mmux_M_player_pos_d59
    SLICE_X8Y39.DX       net (fanout=1)        1.007   gl/gc/M_player_pos_d[4]
    SLICE_X8Y39.CLK      Tdick                 0.085   gl/gc/M_player_pos_q[4]
                                                       gl/gc/M_player_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.766ns (2.035ns logic, 8.731ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  9.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_23 (FF)
  Destination:          gl/gc/M_tiles_type_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.734ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.322 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_23 to gl/gc/M_tiles_type_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/M_tiles_type_q_23
    SLICE_X14Y43.D1      net (fanout=4)        1.981   gl/gc/M_tiles_type_q[23]
    SLICE_X14Y43.D       Tilo                  0.235   gl/gc/M_tiles_type_q[55]
                                                       gl/gc/Sh61011
    SLICE_X12Y42.A5      net (fanout=1)        0.601   gl/gc/Sh61012
    SLICE_X12Y42.A       Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d231
                                                       gl/gc/Sh61013
    SLICE_X12Y41.A1      net (fanout=10)       0.853   gl/gc/Sh6101
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_M_left_cond_q[0]_AND_138_o31
                                                       gl/gc/Sh6104
    SLICE_X6Y37.B2       net (fanout=10)       1.832   gl/gc/Sh610
    SLICE_X6Y37.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_2
    SLICE_X10Y45.D3      net (fanout=21)       2.196   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
    SLICE_X10Y45.CMUX    Topdc                 0.402   gl/gc/N181
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4_F
                                                       gl/gc/Mmux_M_tiles_type_d5421_SW4
    SLICE_X11Y50.C2      net (fanout=1)        0.993   gl/gc/N186
    SLICE_X11Y50.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[33]
                                                       gl/gc/Mmux_M_tiles_type_d544
                                                       gl/gc/M_tiles_type_q_33
    -------------------------------------------------  ---------------------------
    Total                                     10.734ns (2.278ns logic, 8.456ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  9.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_14 (FF)
  Destination:          gl/gc/M_player_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.697ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.312 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_14 to gl/gc/M_player_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.BQ       Tcko                  0.476   gl/gc/M_tiles_type_q[13]
                                                       gl/gc/M_tiles_type_q_14
    SLICE_X12Y36.A2      net (fanout=3)        1.352   gl/gc/M_tiles_type_q[14]
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X11Y45.D4      net (fanout=23)       1.534   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X11Y45.D       Tilo                  0.259   gl/gc/N374
                                                       gl/gc/Mmux_M_player_pos_d59_SW0
    SLICE_X11Y44.A3      net (fanout=1)        0.543   gl/gc/N374
    SLICE_X11Y44.A       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Mmux_M_player_pos_d59
    SLICE_X8Y39.DX       net (fanout=1)        1.007   gl/gc/M_player_pos_d[4]
    SLICE_X8Y39.CLK      Tdick                 0.085   gl/gc/M_player_pos_q[4]
                                                       gl/gc/M_player_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.697ns (2.062ns logic, 8.635ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  9.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_step_counter_q_0_2 (FF)
  Destination:          gl/gc/M_tiles_type_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.708ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_step_counter_q_0_2 to gl/gc/M_tiles_type_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BQ      Tcko                  0.430   gl/gc/M_step_counter_q_0_3
                                                       gl/gc/M_step_counter_q_0_2
    SLICE_X11Y44.C1      net (fanout=7)        1.534   gl/gc/M_step_counter_q_0_2
    SLICE_X11Y44.C       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Sh61013_SW0
    SLICE_X12Y42.A2      net (fanout=1)        1.380   gl/gc/N51
    SLICE_X12Y42.A       Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d231
                                                       gl/gc/Sh61013
    SLICE_X12Y41.A1      net (fanout=10)       0.853   gl/gc/Sh6101
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_M_left_cond_q[0]_AND_138_o31
                                                       gl/gc/Sh6104
    SLICE_X6Y37.B2       net (fanout=10)       1.832   gl/gc/Sh610
    SLICE_X6Y37.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_2
    SLICE_X8Y44.D5       net (fanout=21)       1.154   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
    SLICE_X8Y44.CMUX     Topdc                 0.456   gl/gc/left_M_left_cond_q[0]_AND_138_o321_2
                                                       gl/gc/Mmux_M_tiles_type_d8621_F
                                                       gl/gc/Mmux_M_tiles_type_d8621
    SLICE_X15Y35.C2      net (fanout=2)        1.694   gl/gc/Mmux_M_tiles_type_d862
    SLICE_X15Y35.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[48]
                                                       gl/gc/Mmux_M_tiles_type_d863
                                                       gl/gc/M_tiles_type_q_48
    -------------------------------------------------  ---------------------------
    Total                                     10.708ns (2.261ns logic, 8.447ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  9.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_24 (FF)
  Destination:          gl/gc/M_tiles_type_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.620ns (Levels of Logic = 6)
  Clock Path Skew:      -0.079ns (0.633 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_24 to gl/gc/M_tiles_type_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.DQ       Tcko                  0.525   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/M_tiles_type_q_24
    SLICE_X12Y43.D5      net (fanout=3)        1.561   gl/gc/M_tiles_type_q[24]
    SLICE_X12Y43.D       Tilo                  0.254   gl/gc/Sh60912
                                                       gl/gc/Sh60911
    SLICE_X13Y43.A1      net (fanout=1)        0.665   gl/gc/Sh60912
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X8Y50.C2       net (fanout=23)       2.033   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X8Y50.CMUX     Tilo                  0.430   gl/gc/N107
                                                       gl/gc/Mmux_M_tiles_type_d10611_SW11_G
                                                       gl/gc/Mmux_M_tiles_type_d10611_SW11
    SLICE_X7Y44.D3       net (fanout=1)        1.151   gl/gc/N334
    SLICE_X7Y44.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[22]
                                                       gl/gc/Mmux_M_tiles_type_d30
                                                       gl/gc/M_tiles_type_q_22
    -------------------------------------------------  ---------------------------
    Total                                     10.620ns (2.311ns logic, 8.309ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  9.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_16 (FF)
  Destination:          gl/gc/M_tiles_type_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.679ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.328 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_16 to gl/gc/M_tiles_type_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.DQ       Tcko                  0.476   gl/gc/M_tiles_type_q[16]
                                                       gl/gc/M_tiles_type_q_16
    SLICE_X12Y36.A3      net (fanout=3)        1.034   gl/gc/M_tiles_type_q[16]
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X8Y50.C2       net (fanout=23)       2.033   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X8Y50.CMUX     Tilo                  0.430   gl/gc/N107
                                                       gl/gc/Mmux_M_tiles_type_d10611_SW11_G
                                                       gl/gc/Mmux_M_tiles_type_d10611_SW11
    SLICE_X7Y44.D3       net (fanout=1)        1.151   gl/gc/N334
    SLICE_X7Y44.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[22]
                                                       gl/gc/Mmux_M_tiles_type_d30
                                                       gl/gc/M_tiles_type_q_22
    -------------------------------------------------  ---------------------------
    Total                                     10.679ns (2.262ns logic, 8.417ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  9.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_step_counter_q_0_2 (FF)
  Destination:          gl/gc/M_tiles_type_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.726ns (Levels of Logic = 6)
  Clock Path Skew:      0.045ns (0.661 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_step_counter_q_0_2 to gl/gc/M_tiles_type_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BQ      Tcko                  0.430   gl/gc/M_step_counter_q_0_3
                                                       gl/gc/M_step_counter_q_0_2
    SLICE_X11Y44.C1      net (fanout=7)        1.534   gl/gc/M_step_counter_q_0_2
    SLICE_X11Y44.C       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Sh61013_SW0
    SLICE_X12Y42.A2      net (fanout=1)        1.380   gl/gc/N51
    SLICE_X12Y42.A       Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d231
                                                       gl/gc/Sh61013
    SLICE_X12Y41.A1      net (fanout=10)       0.853   gl/gc/Sh6101
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_M_left_cond_q[0]_AND_138_o31
                                                       gl/gc/Sh6104
    SLICE_X6Y37.B2       net (fanout=10)       1.832   gl/gc/Sh610
    SLICE_X6Y37.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_2
    SLICE_X14Y42.A3      net (fanout=21)       2.039   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
    SLICE_X14Y42.A       Tilo                  0.235   gl/gc/M_tiles_type_q[38]
                                                       gl/gc/Mmux_M_tiles_type_d84121
    SLICE_X13Y49.C3      net (fanout=2)        1.048   gl/gc/Mmux_M_tiles_type_d8412
    SLICE_X13Y49.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d583
                                                       gl/gc/M_tiles_type_q_35
    -------------------------------------------------  ---------------------------
    Total                                     10.726ns (2.040ns logic, 8.686ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  9.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_53 (FF)
  Destination:          gl/gc/M_tiles_type_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.669ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.193 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_53 to gl/gc/M_tiles_type_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/M_tiles_type_q_53
    SLICE_X11Y44.C4      net (fanout=3)        1.495   gl/gc/M_tiles_type_q[53]
    SLICE_X11Y44.C       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Sh61013_SW0
    SLICE_X12Y42.A2      net (fanout=1)        1.380   gl/gc/N51
    SLICE_X12Y42.A       Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d231
                                                       gl/gc/Sh61013
    SLICE_X12Y41.A1      net (fanout=10)       0.853   gl/gc/Sh6101
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_M_left_cond_q[0]_AND_138_o31
                                                       gl/gc/Sh6104
    SLICE_X6Y37.B2       net (fanout=10)       1.832   gl/gc/Sh610
    SLICE_X6Y37.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_2
    SLICE_X8Y44.D5       net (fanout=21)       1.154   gl/gc/left_M_left_cond_q[0]_AND_138_o3111
    SLICE_X8Y44.CMUX     Topdc                 0.456   gl/gc/left_M_left_cond_q[0]_AND_138_o321_2
                                                       gl/gc/Mmux_M_tiles_type_d8621_F
                                                       gl/gc/Mmux_M_tiles_type_d8621
    SLICE_X15Y35.C2      net (fanout=2)        1.694   gl/gc/Mmux_M_tiles_type_d862
    SLICE_X15Y35.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[48]
                                                       gl/gc/Mmux_M_tiles_type_d863
                                                       gl/gc/M_tiles_type_q_48
    -------------------------------------------------  ---------------------------
    Total                                     10.669ns (2.261ns logic, 8.408ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  9.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_46 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.671ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_46 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.DQ      Tcko                  0.430   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/M_tiles_type_q_46
    SLICE_X12Y36.A5      net (fanout=4)        0.727   gl/gc/M_tiles_type_q[46]
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X13Y49.A1      net (fanout=23)       2.138   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X13Y49.A       Tilo                  0.259   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d10621
    SLICE_X15Y34.D3      net (fanout=2)        1.562   gl/gc/Mmux_M_tiles_type_d1062
    SLICE_X15Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d823
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.671ns (2.045ns logic, 8.626ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  9.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_4_1 (FF)
  Destination:          gl/gc/M_player_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.643ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.312 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_4_1 to gl/gc/M_player_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/M_player_pos_q_4_1
    SLICE_X12Y36.A6      net (fanout=12)       1.344   gl/gc/M_player_pos_q_4_1
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/Sh127511
                                                       gl/gc/Sh1275111
    SLICE_X13Y43.A2      net (fanout=1)        1.300   gl/gc/Sh127511
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X11Y45.D4      net (fanout=23)       1.534   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X11Y45.D       Tilo                  0.259   gl/gc/N374
                                                       gl/gc/Mmux_M_player_pos_d59_SW0
    SLICE_X11Y44.A3      net (fanout=1)        0.543   gl/gc/N374
    SLICE_X11Y44.A       Tilo                  0.259   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/Mmux_M_player_pos_d59
    SLICE_X8Y39.DX       net (fanout=1)        1.007   gl/gc/M_player_pos_d[4]
    SLICE_X8Y39.CLK      Tdick                 0.085   gl/gc/M_player_pos_q[4]
                                                       gl/gc/M_player_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.643ns (2.016ns logic, 8.627ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  9.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_26 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.553ns (Levels of Logic = 6)
  Clock Path Skew:      -0.116ns (0.599 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_26 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BQ       Tcko                  0.430   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/M_tiles_type_q_26
    SLICE_X13Y43.D1      net (fanout=3)        1.469   gl/gc/M_tiles_type_q[26]
    SLICE_X13Y43.D       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913_SW1
    SLICE_X13Y43.A5      net (fanout=1)        0.435   gl/gc/N55
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X13Y49.A1      net (fanout=23)       2.138   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X13Y49.A       Tilo                  0.259   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d10621
    SLICE_X15Y34.D3      net (fanout=2)        1.562   gl/gc/Mmux_M_tiles_type_d1062
    SLICE_X15Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d823
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.553ns (2.050ns logic, 8.503ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  9.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_4_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.612ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.599 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_4_1 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/M_player_pos_q_4_1
    SLICE_X12Y43.D2      net (fanout=12)       1.303   gl/gc/M_player_pos_q_4_1
    SLICE_X12Y43.D       Tilo                  0.254   gl/gc/Sh60912
                                                       gl/gc/Sh60911
    SLICE_X13Y43.A1      net (fanout=1)        0.665   gl/gc/Sh60912
    SLICE_X13Y43.A       Tilo                  0.259   gl/gc/N55
                                                       gl/gc/Sh60913
    SLICE_X10Y36.A6      net (fanout=14)       1.310   gl/gc/Sh6091
    SLICE_X10Y36.A       Tilo                  0.235   gl/gc/N89
                                                       gl/gc/_n9701<55>1_SW1
    SLICE_X6Y41.A2       net (fanout=6)        1.589   gl/gc/N89
    SLICE_X6Y41.A        Tilo                  0.235   gl/gc/N225
                                                       gl/gc/left_M_left_cond_q[0]_AND_138_o311_1
    SLICE_X13Y49.A1      net (fanout=23)       2.138   gl/gc/left_M_left_cond_q[0]_AND_138_o311
    SLICE_X13Y49.A       Tilo                  0.259   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d10621
    SLICE_X15Y34.D3      net (fanout=2)        1.562   gl/gc/Mmux_M_tiles_type_d1062
    SLICE_X15Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d823
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.612ns (2.045ns logic, 8.567ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_0/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_1/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_2/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_3/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_4/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_5/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_6/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_7/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_8/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_9/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_10/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_11/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_12/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_13/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_14/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_15/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_16/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_17/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_18/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_19/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_20/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_21/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_22/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[6]/CLK
  Logical resource: gl/gc/M_tiles_type_q_6/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[7]/CLK
  Logical resource: gl/gc/M_tiles_type_q_8/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[7]/CLK
  Logical resource: gl/gc/M_tiles_type_q_7/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[0]/CLK
  Logical resource: gl/gc/M_tiles_type_q_1/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[0]/CLK
  Logical resource: gl/gc/M_tiles_type_q_0/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_player_pos_q[4]/CLK
  Logical resource: gl/gc/M_player_pos_q_1/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.434|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 67276 paths, 0 nets, and 2111 connections

Design statistics:
   Minimum period:  11.434ns{1}   (Maximum frequency:  87.458MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 14:31:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



