Nothing to build in platform 'design_3_wrapper'

20:47:52 **** Incremental Build of configuration Debug for project AES ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/helloworld.c'
'Invoking: ARM v7 gcc compiler'
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/helloworld.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -ID:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/standalone_ps7_cortexa9_0/bspinclude/include -MMD -MP -MF"src/helloworld.d" -MT"src/helloworld.o" -o "src/helloworld.o" "../src/helloworld.c"
'Finished building: ../src/helloworld.c'
' '
'Building target: AES.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LD:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/sw/design_3_wrapper/standalone_ps7_cortexa9_0/bsplib/lib -o "AES.elf"  ./src/helloworld.o ./src/platform.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
'Finished building target: AES.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size AES.elf  |tee "AES.elf.size"
   text	   data	    bss	    dec	    hex	filename
  36077	   2400	  28248	  66725	  104a5	AES.elf
'Finished building: AES.elf.size'
' '
20:47:53 **** Incremental Build of configuration Debug for project AES_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 54984 D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm standalone_ps7_cortexa9_0 D:/FPGA/AES/Vitis5/AES_system/Debug/system.bif
ECHO is off.
ECHO is off.
sdcard_gen --xpfm D:/FPGA/AES/Vitis5/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm --sys_config design_3_wrapper --bif D:/FPGA/AES/Vitis5/AES_system/Debug/system.bif --bitstream D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit --elf D:/FPGA/AES/Vitis5/AES/Debug/AES.elf,ps7_cortexa9_0
ECHO is off.
ECHO is off.
creating BOOT.BIN using D:/FPGA/AES/Vitis5/AES/_ide/bitstream/design_3_wrapper.bit
Running D:/Programs/VivadoNew/Vitis/2023.2/bin/bootgen  -image D:/FPGA/AES/Vitis5/AES_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
