#include "include/ppu.h"
#include "include/util.h"
#include "include/window.h"
#include "include/cpu.h"
#include "include/cart.h"
#include "include/args.h"
#include "include/mappers.h"

// This variable stores the "phase" of the write-twice registers (PPUADDR & PPUSCROLL)
static bool write_toggle = false;
const u16 PRERENDER_LINE = 261;

// Reads in a .pal file as the NES system palette
static void ppu_palette_init(nes_t *nes, char *palette_fn) {
  // Palletes are stored as 64 sets of three integers for r, g, and b intensities
  color_t pal[PALETTE_SZ];

  // Read in the palette
  // Since we're directly reading palette data into struct, we need to make sure that each palette struct is three
  // bytes long. (R,G,B)
  assert(sizeof *pal == 3);
  FILE *palette_f = nes_fopen(palette_fn, "rb");
  nes_fread(pal, sizeof *pal, PALETTE_SZ, palette_f);
  nes_fclose(palette_f);

  // Initialize internal palette from read palette data
  SDL_PixelFormat *pixel_fmt = SDL_AllocFormat(SDL_PIXELFORMAT_ARGB32);
  for (int i = 0; i < PALETTE_SZ; i++)
    nes->ppu->palette[i] = SDL_MapRGBA(pixel_fmt, pal[i].r, pal[i].g, pal[i].b, 0xFF);

  SDL_FreeFormat(pixel_fmt);
}

bool ppu_rendering_enabled(ppu_t *ppu) {
  return GET_BIT(ppu->reg[PPUMASK], PPUMASK_SHOW_BGR_BIT) ||
         GET_BIT(ppu->reg[PPUMASK], PPUMASK_SHOW_SPR_BIT);
}

// Palette from http://www.firebrandx.com/nespalette.html
void ppu_init(nes_t *nes) {
  ppu_t *ppu = nes->ppu;

  // Initialize all PPU fields to zero
  memset(ppu, 0, sizeof *ppu);

  // Set up system palette
  ppu_palette_init(nes, "../palette/palette.pal");
}

// Palette mirroring
static u32 ppu_get_palette_color(ppu_t *ppu, u8 color_i) {
  // $3F10, $3F14, $3F18, $3F1C are mirrors of $3F00, $3F04, $3F08, $3F0C
  u8 adj_i = color_i;
  if (color_i >= 0x10) {
    if ((color_i & 3) == 0)
      adj_i &= ~0x10;  // Clear bit 4, mirroring the address down by 0x10
  }

  return ppu->palette[adj_i];
}

// Info from https://wiki.nesdev.com/w/index.php/PPU_scrolling
static void ppu_increment_scroll_y(ppu_t *ppu) {
  if (ppu_rendering_enabled(ppu)) {
    if ((ppu->vram_addr & 0x7000) != 0x7000) {
      ppu->vram_addr += 0x1000;
    } else {
      ppu->vram_addr &= ~0x7000;

      // Increment coarse y
      u8 coarse_y = (ppu->vram_addr & (0x1F << 5)) >> 5;
      if (coarse_y == 29) {
        coarse_y = 0;
        ppu->vram_addr ^= 0x800;
      } else if (coarse_y == 31) {
        coarse_y = 0;
      } else {
        coarse_y++;
      }

      // Write coarse y back into the VRAM addr
      ppu->vram_addr = (ppu->vram_addr & ~(0x1F << 5)) | (coarse_y << 5);
    }
  }
}

static void ppu_increment_scroll_x(ppu_t *ppu) {
  if (ppu_rendering_enabled(ppu)) {
    if (ppu->fine_x < 7) {
      ppu->fine_x++;
    } else {
      // Wrap around fine x counter
      ppu->fine_x = 0;

      // Increment coarse x counter
      if ((ppu->vram_addr & 0x1F) == 31) {
        // Coarse x overflow wraps around into the next nametable
        ppu->vram_addr &= ~0x1F;
        ppu->vram_addr ^= 0x400;  // Switch horizontal nametable
      } else {
        ppu->vram_addr++;
      }
    }
  }
}

// Renders a single pixel and returns it as an ARGB32 value. Runs during every PPU cycle.
// pixels is an array of ARGB32 values representing the SDL framebuffer we are drawing to
// Information from https://wiki.nesdev.com/w/index.php/PPU_scrolling
static u32 ppu_render_pixel(nes_t *nes) {
  // Rendering a pixel consists of rendering both background and sprites
  ppu_t *ppu = nes->ppu;

  // Input to pixel priority multiplexer
  u8 bgr_color_idx = 0;
  u8 spr_color_idx = 0;

  // Sprite rendering metadata
  bool spr_has_priority;

  // Get current position on the screen
  u8 coarse_x = ppu->vram_addr & 0x1F;
  u8 coarse_y = (ppu->vram_addr >> 5) & 0x1F;
  u8 fine_y = (ppu->vram_addr >> 12) & 0x7;
  u8 cur_nt = (ppu->vram_addr >> 10) & 0x3;

  u8 cur_x = ppu->dot - 1;
  u8 cur_y = ppu->scanline - 1;

  // **************** Background rendering ****************
  bool show_bgr = GET_BIT(ppu->reg[PPUMASK], PPUMASK_SHOW_BGR_BIT);
  bool show_bgr_left8 = GET_BIT(ppu->reg[PPUMASK], PPUMASK_SHOW_BGR_LEFT8_BIT);
  if (show_bgr) {
    if (cur_x > 7 || show_bgr_left8) {
      // **** Get pattern table and attribute values ****
      // Create an index into the pattern table from value at nametable idx
      u16 tile_idx = 0x2000 | (ppu->vram_addr & 0x0FFF);

      // Get the pattern table index from the nametable index
      u8 pt_idx = ppu_read(nes, tile_idx);

      // **** Read two bytes from the pattern table ****
      u16 pt_base = GET_BIT(ppu->reg[PPUCTRL], PPUCTRL_BGR_PT_BASE_BIT) ? 0x1000 : 0;

      // Each tile in the pattern table has 16 bytes: 8 for the lower plane (bit 0 of color),
      // 8 for the upper plane (bit 1 of color)
      u16 pt_addr = pt_base + pt_idx * 16 + fine_y;

      u8 pt_val_lo = ppu_read(nes, pt_addr);
      u8 pt_val_hi = ppu_read(nes, pt_addr + 8);

      // **** Extract two pattern table color bits ****
      // We're ANDing with a mask > 1, but we want bit_lo and bit_hi to be in {0..1}
      u8 pixel_mask = 0x80 >> ppu->fine_x;
      u8 pt_color_bits = ((pt_val_lo & pixel_mask) > 0) | ((pt_val_hi & pixel_mask) > 0) << 1;

      // **** Get attribute table byte ****
      u16 attrib_base = 0x3C0;  // 0b00 1111 000 000;

      // Upper three bits of coarse dot, upper three bits of coarse scanline, attribute offset, nametable
      u8 attrib_x = (coarse_x & 0x1C) >> 2;
      u8 attrib_y = (coarse_y & 0x1C) >> 2;
      u16 attrib_addr = attrib_x | (attrib_y << 3) | attrib_base | (cur_nt << 10);
      u8 attrib_val = ppu_read(nes, 0x2000 + attrib_addr);

      // **** Extract attribute table bits ****
      // Each attribute table byte controls four sub-tiles of two bytes each
      // Find the dot and scanline "quadrants" of the current tile
      u8 attrib_quadx = (coarse_x & 2) > 0;
      u8 attrib_quady = (coarse_y & 2) > 0;

      // Get the two attribute bits (colors) from the calculated quadrants
      u8 attrib_idx_shift = 2 * (attrib_quadx | (attrib_quady << 1));
      u8 attrib_color_bits = (attrib_val & (3 << attrib_idx_shift)) >> attrib_idx_shift;

      // Calculate an index into the background palette from the palette and attribute color bits
      u16 palette_idx = PALETTE_BASE + (pt_color_bits | (attrib_color_bits << 2));

      // Get an index into the system palette from the background palette index
      bgr_color_idx = palette_idx & 3 ? ppu_read(nes, palette_idx) : 0;
    }
  }
  // ************** End background rendering **************

  // ****************** Sprite rendering ******************
  // Look through each sprite in the secondary OAM and compare their X-positions to the current PPU X
  bool show_spr = GET_BIT(ppu->reg[PPUMASK], PPUMASK_SHOW_SPR_BIT);

  // TODO: This doesn't work for some reason, it shows junk in the leftmost 8 pixels of the screen
  bool show_spr_left8 = GET_BIT(ppu->reg[PPUMASK], PPUMASK_SHOW_SPR_LEFT8_BIT);
  bool sprite_zerohit = false;
  if (show_spr) {
    if (cur_x > 7) {
      // Detect sprite zero hit
      // sprite zero hit doesn't happen if background rendering is disabled
      if (bgr_color_idx) {
        for (i8 i = SEC_OAM_NUM_SPR - 1; i >= 0; i--) {
          sprite_t check_spr0 = ppu->sec_oam[i];
          u8 spr_x = check_spr0.data.x_pos;
          if (spr_x < 255) {
            if (check_spr0.sprite0 && cur_x >= spr_x && cur_x < spr_x + 8 && check_spr0.data.tile_idx) {
              sprite_zerohit = true;
              break;
            }
          }
        }
      }
    }

    // Get the sprite to be shown from the secondary OAM.
    // Secondary OAM is initialized at the beginning of every scanline and contains the sprites to
    // be shown on that scanline.
    if (cur_x > 7) {
      for (i8 i = SEC_OAM_NUM_SPR - 1; i >= 0; i--) {
        sprite_t cur_spr = ppu->sec_oam[i];
        if (cur_x >= cur_spr.data.x_pos && cur_x < cur_spr.data.x_pos + 8) {
          // **** Get sprite characteristics ****
          sprite_t active_spr = ppu->sec_oam[i];
          u8 spr_fine_y = cur_y - active_spr.data.y_pos;
          u8 spr_fine_x = cur_x - active_spr.data.x_pos;
          bool flip_h = GET_BIT(active_spr.data.attr, SPRITE_ATTR_FLIPH_BIT);
          bool flip_v = GET_BIT(active_spr.data.attr, SPRITE_ATTR_FLIPV_BIT);
          bool is_8x16 = GET_BIT(ppu->reg[PPUCTRL], PPUCTRL_SPRITE_SZ_BIT);

          // **** Get two pattern table sprite bytes ****
          u8 pt_fine_y_offset = flip_v ? (is_8x16 ? 15 : 7) - spr_fine_y : spr_fine_y;

          u16 pt_addr, pt_base;
          if (is_8x16) {
            // 8x16 sprites
            // The sprite pattern table addr for 8x16 sprites is determined by the sprite's tile number in OAM:
            // TTTT TTTP
            // Where the T bits (bits 1-7) are the tile number and bit 0 is the pattern table base (0x1000 or 0)
            // That's why we mask the tile index with 0xFE (u16 binary 1111 1110) to get the T bits
            pt_base = active_spr.data.tile_idx & 1 ? 0x1000 : 0;
            pt_addr = pt_base + (active_spr.data.tile_idx & 0xFE) * 16 + pt_fine_y_offset;
          } else {
            // 8x8 sprites
            pt_base = GET_BIT(ppu->reg[PPUCTRL], PPUCTRL_SPR_PT_BASE_BIT) ? 0x1000 : 0;
            pt_addr = pt_base + active_spr.data.tile_idx * 16 + pt_fine_y_offset;
          }

          u8 pt_val_lo = ppu_read(nes, pt_addr);
          u8 pt_val_hi = ppu_read(nes, pt_addr + 8);

          // **** Get the color bits: two from PT, two from sprite attributes ****
          u8 pt_fine_x_mask = flip_h ? 1 << spr_fine_x : 0x80 >> spr_fine_x;
          u8 pt_color_bits = ((pt_val_lo & pt_fine_x_mask) > 0) | ((pt_val_hi & pt_fine_x_mask) > 0) << 1;
          u8 attrib_color_bits = active_spr.data.attr & 3;
          u16 palette_idx = PALETTE_BASE + (pt_color_bits | (attrib_color_bits << 2) | 0x10);

          // **** Get the final sprite color ****
          spr_color_idx = palette_idx & 3 ? ppu_read(nes, palette_idx) : 0;
          spr_has_priority = !GET_BIT(active_spr.data.attr, SPRITE_ATTR_PRIORITY_BIT);

          if (spr_color_idx) {
            // If the sprite pixel here is opaque, we can't have a sprite zero hit
            if (sprite_zerohit && cur_x == 255)
              sprite_zerohit = false;
            break;
          }
        }
      }
    }
  }
  // **************** End sprite rendering ****************

  // **************** Pixel multiplexer/display ****************
  u32 final_pixel;
  u8 uni_bgr_color_idx = ppu_read(nes, PALETTE_BASE);

  if (!bgr_color_idx && !spr_color_idx)
    final_pixel = ppu_get_palette_color(ppu, uni_bgr_color_idx);
  else if (!bgr_color_idx)
    final_pixel = ppu_get_palette_color(ppu, spr_color_idx);
  else if (!spr_color_idx)
    final_pixel = ppu_get_palette_color(ppu, bgr_color_idx);
  else {
    // Sprite pixel and background pixels both being opaque are preconditions for spite zero hit detection.
    if (sprite_zerohit && !GET_BIT(ppu->reg[PPUSTATUS], PPUSTATUS_ZEROHIT_BIT)) {
//      printf("frame %lu: s0 hit at [%d, %d], bgr_idx=%d spr_idx=%d\n", ppu->frameno, cur_x, cur_y, bgr_color_idx,
//             spr_color_idx);
      SET_BIT(ppu->reg[PPUSTATUS], PPUSTATUS_ZEROHIT_BIT, 1);
    }
    final_pixel = spr_has_priority ? ppu_get_palette_color(ppu, spr_color_idx)
                                   : ppu_get_palette_color(ppu, bgr_color_idx);
  }

  return final_pixel;
}

// Does a linear search through OAM to find up to 8 sprites to render for the given scanline
static void ppu_fill_sec_oam(ppu_t *ppu, u16 scanline) {
  // Clear the list of sprites to draw (secondary OAM)
  memset(ppu->sec_oam, 0, SEC_OAM_NUM_SPR * sizeof *ppu->sec_oam);

  // Search through OAM to find sprites that are in range
  const u8 SPR_HEIGHT = GET_BIT(ppu->reg[PPUCTRL], PPUCTRL_SPRITE_SZ_BIT) ? 16 : 8;
  for (u8 i = 0, sec_oam_i = 0; i < OAM_NUM_SPR && sec_oam_i < SEC_OAM_NUM_SPR; i++) {
    sprite_t cur_spr = ppu->oam[i];

    // Is the sprite in range, and does it already exist in the secondary OAM?
    if (scanline >= cur_spr.data.y_pos && scanline < cur_spr.data.y_pos + SPR_HEIGHT) {
      ppu->sec_oam[sec_oam_i++] = cur_spr;
    }
  }
}

// Emulates one PPU tick/cycle. Renders a single pixel at the current PPU position
// Also controls timing and issues NMIs to the CPU on VBlank
void ppu_tick(nes_t *nes, window_t *wnd, void *pixels) {
  ppu_t *ppu = nes->ppu;
  u32 *frame_buf = (u32 *) pixels;

  const u16 SCANLINE = ppu->scanline;
  const u16 DOT = ppu->dot;

  if (SCANLINE >= 0 && SCANLINE <= 239) {
    // Visible scanlines
    // Cycle 0 on all visible scanlines is an idle cycle, but we will use it to get the
    // sprites that should be rendered on this scanline
    if (DOT == 0) {
      ppu_fill_sec_oam(ppu, ppu->scanline - 1);

      // TODO: Even and odd frames have slightly different behavior with idle cycles
    } else if (DOT >= 1 && DOT <= 256) {
      // We're in the visible section of rendering, so render a pixel
      u32 pixel = ppu_render_pixel(nes);

      // ... then put it in the framebuffer
      frame_buf[SCANLINE * WINDOW_W + DOT - 1] = pixel;
    } else if (DOT >= 258 && DOT <= 320) {
      // Set OAMADDR to 0
      ppu->reg[OAMADDR] = 0x00;
    }
  } else if (SCANLINE >= 241 && SCANLINE <= 260) {
    // VBlank scanlines
    // Issue NMI at the second dot (dot=1) of the first VBlank scanline
    if (SCANLINE == 241 && DOT == 1) {
//      ppu->nmi_occurred = true;
      SET_BIT(ppu->reg[PPUSTATUS], PPUSTATUS_VBLANK_BIT, 1);

      if (GET_BIT(ppu->reg[PPUCTRL], PPUCTRL_NMI_ENABLE_BIT))
        nes->cpu->nmi = true;
    }
  } else if (SCANLINE == PRERENDER_LINE) {
    // Pre-render scanline
    // Clear NMI flag on the second dot of the pre-render scanline
    if (DOT == 1) {
      // All visible scanlines have been rendered, frame is ready to be displayed
      wnd->frame_ready = true;
      ppu->frameno++;
//      ppu->nmi_occurred = false;
      SET_BIT(ppu->reg[PPUSTATUS], PPUSTATUS_VBLANK_BIT, 0);
      SET_BIT(ppu->reg[PPUSTATUS], PPUSTATUS_ZEROHIT_BIT, 0);
    }
    if (DOT >= 257 && DOT <= 320) {
      ppu->reg[OAMADDR] = 0x00;
    }
    if (DOT >= 280 && DOT <= 304) {
      // **** Copy horizontal T components to V ****
      if (ppu_rendering_enabled(ppu)) {
        // Coarse y
        ppu->vram_addr &= ~(0x1F << 5);
        ppu->vram_addr |= (ppu->temp_addr & (0x1F << 5));

        // Coarse y and fine y
        ppu->vram_addr &= ~(0xF << 11);
        ppu->vram_addr |= (ppu->temp_addr & (0xF << 11));
      }
    }
  }

  // **** V/T updates and scrolling ****
  if (SCANLINE >= 0 && SCANLINE <= 239) {
    if (DOT >= 1 && DOT <= 256)
      ppu_increment_scroll_x(ppu);
    if (DOT == 256)
      ppu_increment_scroll_y(ppu);
    if (DOT == 257) {
      // **** Copy horizontal T components to V ****
      if (ppu_rendering_enabled(ppu)) {
        // Copy coarse x from temp to vram
        ppu->vram_addr &= ~0x1F;
        ppu->vram_addr |= (ppu->temp_addr & 0x1F);

        // Copy horizontal nametable bit from temp to vram
        ppu->vram_addr &= ~(1 << 10);
        ppu->vram_addr |= (ppu->temp_addr & (1 << 10));
        ppu->fine_x = ppu->scroll_x & 7;
      }
    }
  }

  // Increment PPU position
  ppu->ticks++;

  if (++ppu->dot >= DOTS_PER_SCANLINE) {
      ppu->dot = 0;
      if (++ppu->scanline >= NUM_SCANLINES)
          ppu->scanline = 0;
  }
}

u8 ppu_reg_read(nes_t *nes, ppureg_t reg) {
  ppu_t *ppu = nes->ppu;

  u8 vram_inc, retval;
  switch (reg) {
    case PPUSTATUS:
      // Clear vblank bit every PPUSTATUS read
      retval = ppu->reg[PPUSTATUS];
      write_toggle = false;
      SET_BIT(ppu->reg[PPUSTATUS], PPUSTATUS_VBLANK_BIT, 0);
      return retval;
    case PPUDATA:
      // Increment VRAM addr by value specified in bit 2 of PPUCTRL
      vram_inc = GET_BIT(ppu->reg[PPUCTRL], PPUCTRL_VRAM_INC_BIT) ? 32 : 1;
      static u8 read_buf;

      u16 temp_addr = ppu->vram_addr;
      ppu->vram_addr += vram_inc;

      // PPUDATA read buffer
      retval = read_buf;
      read_buf = ppu_read(nes, temp_addr);

      return retval;
    default:
      printf("ppu_reg_read: cannot read from ppu reg $%02d\n", reg);
  }
}

// CPU to PPU interface function, only gets called from CPU
void ppu_reg_write(nes_t *nes, ppureg_t reg, u8 val) {
  ppu_t *ppu = nes->ppu;
  u8 vram_inc;

  switch (reg) {
    case PPUSCROLL:  // $2005
      if (!write_toggle) {
        // First write, copy coarse/fine x to temp addr
        ppu->temp_addr &= ~0x1F;
        ppu->temp_addr |= val >> 3;
        ppu->fine_x = val & 7;
        ppu->scroll_x = val;
      } else {
        // Second write, copy coarse/fine y
        ppu->temp_addr &= ~(0x1F << 5);
        ppu->temp_addr |= (val >> 3) << 5;
        ppu->temp_addr &= ~(7 << 12);
        ppu->temp_addr |= (val & 7) << 12;
      }
      write_toggle ^= true;
      break;
    case PPUADDR:  // $2006
      // The first PPUADDR write is the high byte of VRAM to be accessed, and the second byte
      // is the low byte
      // Clear the vram address if we're writing a new one in
      if (!write_toggle) {
        // First write, copy upper two coarse y bits, both NT bits, and lower two bits of fine y
        ppu->temp_addr &= ~(0x3F << 8);
        ppu->temp_addr |= (val & 0x3F) << 8;
        ppu->temp_addr &= ~(1 << 14);
      } else {
        ppu->temp_addr &= ~0xFF;
        ppu->temp_addr |= val;
        ppu->vram_addr = ppu->temp_addr;
      }

      write_toggle ^= true;  // Toggle ppuaddr_written
      break;
    case PPUCTRL:  // $2000
      ppu->reg[PPUCTRL] = val;

      // Copy nametable bits to temp addr
      ppu->temp_addr &= ~(3 << 10);
      ppu->temp_addr |= (val & 3) << 10;

      break;
    case PPUMASK:
      // TODO: Add color emphasizing support and show/hide background support
      ppu->reg[PPUMASK] = val;
      break;
    case PPUDATA:
      vram_inc = GET_BIT(ppu->reg[PPUCTRL], PPUCTRL_VRAM_INC_BIT) ? 32 : 1;
      ppu_write(nes, ppu->vram_addr, val);

      ppu->vram_addr += vram_inc;
      break;
    case OAMADDR: // $2003
      ppu->reg[OAMADDR] = val;
      break;
    case OAMDATA:  // $2004
      if (ppu_rendering_enabled(ppu)) {
        if (ppu->scanline == PRERENDER_LINE || (ppu->scanline >= 0 && ppu->scanline <= 239)) {
          // TODO: Implement the glitchy OAMADDR increment here
          printf(
              "ppu_reg_write: WARNING: OAMDATA write emulation during rendering is not implemented, continuing without glitchy increment");
        }
      }

      // Get index into our OAM abstraction from OAMADDR
      // Basically, turn OAMADDR (0x00-0xFF) into a 0-63 index into our sprite_t[64] OAM
      // We do this by masking out the lower two bits (these two bits select the sprite attribute
      // we will change)
      u8 oam_idx = (ppu->reg[OAMADDR] & 0xFC) >> 2;
      u8 attr_idx = ppu->reg[OAMADDR] & 3;  // Extract lower two bits

      // Write the value to OAM
      if (attr_idx == 0)
        ppu->oam[oam_idx].data.y_pos = val;
      else if (attr_idx == 1)
        ppu->oam[oam_idx].data.tile_idx = val;
      else if (attr_idx == 2)
        ppu->oam[oam_idx].data.attr = val;
      else if (attr_idx == 3)
        ppu->oam[oam_idx].data.x_pos = val;

      break;
    default:
      printf("ppu_reg_write: cannot write to ppu reg $%02d\n", reg);
//      exit(EXIT_FAILURE);
  }
}

// Read from CHR ROM/RAM
u8 ppu_read(nes_t *nes, u16 addr) {
  return nes->mapper->ppu_read(nes, addr);
}

// Write to CHR ROM/RAM
void ppu_write(nes_t *nes, u16 addr, u8 val) {
  nes->mapper->ppu_write(nes, addr, val);
}

void ppu_destroy(nes_t *nes) {
  memset(nes->ppu, 0, sizeof *nes->ppu);
}

