Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: LTC2309.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LTC2309.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LTC2309"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : LTC2309
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\LTC2309\LTC2309.vhd" into library work
Parsing entity <LTC2309>.
INFO:HDLCompiler:1676 - "F:\LTC2309\LTC2309.vhd" Line 18. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <ltc2309>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <LTC2309> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 64: ad1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 65: ad should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 66: rw should be on the sensitivity list of the process
WARNING:HDLCompiler:314 - "F:\LTC2309\LTC2309.vhd" Line 67: Choice with meta-value "0Z" is ignored for synthesis
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 68: rw should be on the sensitivity list of the process
WARNING:HDLCompiler:314 - "F:\LTC2309\LTC2309.vhd" Line 69: Choice with meta-value "Z1" is ignored for synthesis
WARNING:HDLCompiler:314 - "F:\LTC2309\LTC2309.vhd" Line 70: Choice with meta-value "ZZ" is ignored for synthesis
WARNING:HDLCompiler:314 - "F:\LTC2309\LTC2309.vhd" Line 71: Choice with meta-value "Z0" is ignored for synthesis
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 72: rw should be on the sensitivity list of the process
WARNING:HDLCompiler:314 - "F:\LTC2309\LTC2309.vhd" Line 73: Choice with meta-value "1Z" is ignored for synthesis
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 74: rw should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "F:\LTC2309\LTC2309.vhd" Line 75. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 82: din should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 83: temp should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "F:\LTC2309\LTC2309.vhd" Line 100. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 131: rw should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 132: enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 216: once_mas_nack should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 219: rw should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\LTC2309\LTC2309.vhd" Line 220: enable should be on the sensitivity list of the process
ERROR:HDLCompiler:76 - "F:\LTC2309\LTC2309.vhd" Line 220: statement is not synthesizable since it does not hold its value under NOT(clock-edge) condition
WARNING:HDLCompiler:1127 - "F:\LTC2309\LTC2309.vhd" Line 124: Assignment to scl ignored, since the identifier is never used
ERROR:HDLCompiler:636 - "F:\LTC2309\LTC2309.vhd" Line 124: Net <ADDRESS[0]> is already driven by input port <RW>.
INFO - You can change the severity of this error message to warning using switch -change_error_to_warning "HDLCompiler:636"
Driving port RW is declared here
Netlist LTC2309(Behavioral) remains a blackbox, due to errors in its contents
--> 

Total memory usage is 4465620 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    0 (   0 filtered)

