--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml interleaver.twx interleaver.ncd -o interleaver.twr
interleaver.pcf -ucf interleaver.ucf

Design file:              interleaver.ncd
Physical constraint file: interleaver.pcf
Device,package,speed:     xc7z010,clg400,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1764007 paths analyzed, 6810 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.392ns.
--------------------------------------------------------------------------------

Paths for end point memory_688 (SLICE_X15Y30.CE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               actualIndex_11 (FF)
  Destination:          memory_688 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (1.127 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: actualIndex_11 to memory_688
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y56.DQ      Tcko                  0.393   actualIndex<11>
                                                       actualIndex_11
    SLICE_X31Y59.A1      net (fanout=3)        0.716   actualIndex<11>
    SLICE_X31Y59.COUT    Topcya                0.492   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_lut<0>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.AMUX    Tcina                 0.369   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.D2      net (fanout=1169)     2.394   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.DMUX    Tilo                  0.243   GND_6_o_clk_DFF_1058
                                                       GND_6_o_GND_6_o_AND_3070_o_inv1
    SLICE_X15Y30.CE      net (fanout=386)      3.466   GND_6_o_GND_6_o_AND_3070_o_inv
    SLICE_X15Y30.CLK     Tceck                 0.150   memory<689>
                                                       memory_688
    -------------------------------------------------  ---------------------------
    Total                                      8.223ns (1.647ns logic, 6.576ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               actualIndex_11 (FF)
  Destination:          memory_688 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (1.127 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: actualIndex_11 to memory_688
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y56.DQ      Tcko                  0.393   actualIndex<11>
                                                       actualIndex_11
    SLICE_X31Y59.A1      net (fanout=3)        0.716   actualIndex<11>
    SLICE_X31Y59.COUT    Topcya                0.459   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_lutdi
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.AMUX    Tcina                 0.369   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.D2      net (fanout=1169)     2.394   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.DMUX    Tilo                  0.243   GND_6_o_clk_DFF_1058
                                                       GND_6_o_GND_6_o_AND_3070_o_inv1
    SLICE_X15Y30.CE      net (fanout=386)      3.466   GND_6_o_GND_6_o_AND_3070_o_inv
    SLICE_X15Y30.CLK     Tceck                 0.150   memory<689>
                                                       memory_688
    -------------------------------------------------  ---------------------------
    Total                                      8.190ns (1.614ns logic, 6.576ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               actualIndex_27 (FF)
  Destination:          memory_688 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.165ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.127 - 1.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: actualIndex_27 to memory_688
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.DQ      Tcko                  0.393   actualIndex<27>
                                                       actualIndex_27
    SLICE_X31Y59.D2      net (fanout=3)        0.754   actualIndex<27>
    SLICE_X31Y59.COUT    Topcyd                0.396   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_lut<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.AMUX    Tcina                 0.369   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.D2      net (fanout=1169)     2.394   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.DMUX    Tilo                  0.243   GND_6_o_clk_DFF_1058
                                                       GND_6_o_GND_6_o_AND_3070_o_inv1
    SLICE_X15Y30.CE      net (fanout=386)      3.466   GND_6_o_GND_6_o_AND_3070_o_inv
    SLICE_X15Y30.CLK     Tceck                 0.150   memory<689>
                                                       memory_688
    -------------------------------------------------  ---------------------------
    Total                                      8.165ns (1.551ns logic, 6.614ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point memory_689 (SLICE_X15Y30.CE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               actualIndex_11 (FF)
  Destination:          memory_689 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (1.127 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: actualIndex_11 to memory_689
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y56.DQ      Tcko                  0.393   actualIndex<11>
                                                       actualIndex_11
    SLICE_X31Y59.A1      net (fanout=3)        0.716   actualIndex<11>
    SLICE_X31Y59.COUT    Topcya                0.492   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_lut<0>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.AMUX    Tcina                 0.369   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.D2      net (fanout=1169)     2.394   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.DMUX    Tilo                  0.243   GND_6_o_clk_DFF_1058
                                                       GND_6_o_GND_6_o_AND_3070_o_inv1
    SLICE_X15Y30.CE      net (fanout=386)      3.466   GND_6_o_GND_6_o_AND_3070_o_inv
    SLICE_X15Y30.CLK     Tceck                 0.150   memory<689>
                                                       memory_689
    -------------------------------------------------  ---------------------------
    Total                                      8.223ns (1.647ns logic, 6.576ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               actualIndex_11 (FF)
  Destination:          memory_689 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (1.127 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: actualIndex_11 to memory_689
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y56.DQ      Tcko                  0.393   actualIndex<11>
                                                       actualIndex_11
    SLICE_X31Y59.A1      net (fanout=3)        0.716   actualIndex<11>
    SLICE_X31Y59.COUT    Topcya                0.459   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_lutdi
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.AMUX    Tcina                 0.369   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.D2      net (fanout=1169)     2.394   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.DMUX    Tilo                  0.243   GND_6_o_clk_DFF_1058
                                                       GND_6_o_GND_6_o_AND_3070_o_inv1
    SLICE_X15Y30.CE      net (fanout=386)      3.466   GND_6_o_GND_6_o_AND_3070_o_inv
    SLICE_X15Y30.CLK     Tceck                 0.150   memory<689>
                                                       memory_689
    -------------------------------------------------  ---------------------------
    Total                                      8.190ns (1.614ns logic, 6.576ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               actualIndex_27 (FF)
  Destination:          memory_689 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.165ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.127 - 1.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: actualIndex_27 to memory_689
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.DQ      Tcko                  0.393   actualIndex<27>
                                                       actualIndex_27
    SLICE_X31Y59.D2      net (fanout=3)        0.754   actualIndex<27>
    SLICE_X31Y59.COUT    Topcyd                0.396   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_lut<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.AMUX    Tcina                 0.369   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.D2      net (fanout=1169)     2.394   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.DMUX    Tilo                  0.243   GND_6_o_clk_DFF_1058
                                                       GND_6_o_GND_6_o_AND_3070_o_inv1
    SLICE_X15Y30.CE      net (fanout=386)      3.466   GND_6_o_GND_6_o_AND_3070_o_inv
    SLICE_X15Y30.CLK     Tceck                 0.150   memory<689>
                                                       memory_689
    -------------------------------------------------  ---------------------------
    Total                                      8.165ns (1.551ns logic, 6.614ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point memory_670 (SLICE_X18Y28.CE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               actualIndex_11 (FF)
  Destination:          memory_670 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.219ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.124 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: actualIndex_11 to memory_670
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y56.DQ      Tcko                  0.393   actualIndex<11>
                                                       actualIndex_11
    SLICE_X31Y59.A1      net (fanout=3)        0.716   actualIndex<11>
    SLICE_X31Y59.COUT    Topcya                0.492   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_lut<0>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.AMUX    Tcina                 0.369   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.D2      net (fanout=1169)     2.394   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.DMUX    Tilo                  0.243   GND_6_o_clk_DFF_1058
                                                       GND_6_o_GND_6_o_AND_3070_o_inv1
    SLICE_X18Y28.CE      net (fanout=386)      3.462   GND_6_o_GND_6_o_AND_3070_o_inv
    SLICE_X18Y28.CLK     Tceck                 0.150   memory<671>
                                                       memory_670
    -------------------------------------------------  ---------------------------
    Total                                      8.219ns (1.647ns logic, 6.572ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               actualIndex_11 (FF)
  Destination:          memory_670 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.124 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: actualIndex_11 to memory_670
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y56.DQ      Tcko                  0.393   actualIndex<11>
                                                       actualIndex_11
    SLICE_X31Y59.A1      net (fanout=3)        0.716   actualIndex<11>
    SLICE_X31Y59.COUT    Topcya                0.459   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_lutdi
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.AMUX    Tcina                 0.369   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.D2      net (fanout=1169)     2.394   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.DMUX    Tilo                  0.243   GND_6_o_clk_DFF_1058
                                                       GND_6_o_GND_6_o_AND_3070_o_inv1
    SLICE_X18Y28.CE      net (fanout=386)      3.462   GND_6_o_GND_6_o_AND_3070_o_inv
    SLICE_X18Y28.CLK     Tceck                 0.150   memory<671>
                                                       memory_670
    -------------------------------------------------  ---------------------------
    Total                                      8.186ns (1.614ns logic, 6.572ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               actualIndex_27 (FF)
  Destination:          memory_670 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.161ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (1.124 - 1.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: actualIndex_27 to memory_670
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.DQ      Tcko                  0.393   actualIndex<27>
                                                       actualIndex_27
    SLICE_X31Y59.D2      net (fanout=3)        0.754   actualIndex<27>
    SLICE_X31Y59.COUT    Topcyd                0.396   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_lut<3>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<3>
    SLICE_X31Y60.AMUX    Tcina                 0.369   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
                                                       Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.D2      net (fanout=1169)     2.394   Mcompar_GND_6_o_actualIndex[31]_LessThan_1_o_cy<4>
    SLICE_X43Y99.DMUX    Tilo                  0.243   GND_6_o_clk_DFF_1058
                                                       GND_6_o_GND_6_o_AND_3070_o_inv1
    SLICE_X18Y28.CE      net (fanout=386)      3.462   GND_6_o_GND_6_o_AND_3070_o_inv
    SLICE_X18Y28.CLK     Tceck                 0.150   memory<671>
                                                       memory_670
    -------------------------------------------------  ---------------------------
    Total                                      8.161ns (1.551ns logic, 6.610ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memory_328 (SLICE_X33Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_328 (FF)
  Destination:          memory_328 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_328 to memory_328
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.AQ      Tcko                  0.141   memory<331>
                                                       memory_328
    SLICE_X33Y63.A6      net (fanout=2)        0.110   memory<328>
    SLICE_X33Y63.CLK     Tah         (-Th)     0.046   memory<331>
                                                       memory[1023]_memory[1023]_mux_22_OUT<328>1
                                                       memory_328
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.095ns logic, 0.110ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point memory_970 (SLICE_X35Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_970 (FF)
  Destination:          memory_970 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_970 to memory_970
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.AQ      Tcko                  0.141   memory<973>
                                                       memory_970
    SLICE_X35Y66.A6      net (fanout=2)        0.110   memory<970>
    SLICE_X35Y66.CLK     Tah         (-Th)     0.046   memory<973>
                                                       memory[1023]_memory[1023]_mux_22_OUT<970>1
                                                       memory_970
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.095ns logic, 0.110ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point memory_824 (SLICE_X19Y65.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_824 (FF)
  Destination:          memory_824 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_824 to memory_824
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y65.AQ      Tcko                  0.141   memory<827>
                                                       memory_824
    SLICE_X19Y65.A6      net (fanout=2)        0.112   memory<824>
    SLICE_X19Y65.CLK     Tah         (-Th)     0.046   memory<827>
                                                       memory[1023]_memory[1023]_mux_22_OUT<824>1
                                                       memory_824
    -------------------------------------------------  ---------------------------
    Total                                      0.207ns (0.095ns logic, 0.112ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.408ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: actualIndex<3>/CLK
  Logical resource: actualIndex_0/CK
  Location pin: SLICE_X30Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: actualIndex<3>/CLK
  Logical resource: actualIndex_0/CK
  Location pin: SLICE_X30Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bit_in" OFFSET = IN 20 ns VALID 20 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1024 paths analyzed, 1024 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.802ns.
--------------------------------------------------------------------------------

Paths for end point memory_509 (SLICE_X25Y63.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.198ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bit_in (PAD)
  Destination:          memory_509 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      10.067ns (Levels of Logic = 2)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bit_in to memory_509
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B20.I                Tiopi                 0.811   bit_in
                                                       bit_in
                                                       bit_in_IBUF
    SLICE_X25Y63.D2      net (fanout=1024)     9.192   bit_in_IBUF
    SLICE_X25Y63.CLK     Tas                   0.064   memory<509>
                                                       memory[1023]_memory[1023]_mux_22_OUT<509>1
                                                       memory_509
    -------------------------------------------------  ---------------------------
    Total                                     10.067ns (0.875ns logic, 9.192ns route)
                                                       (8.7% logic, 91.3% route)

  Minimum Clock Path at Slow Process Corner: clk to memory_509
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 0.697   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.409   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.072   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X25Y63.CLK     net (fanout=397)      1.112   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (0.769ns logic, 2.521ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point memory_506 (SLICE_X25Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.587ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bit_in (PAD)
  Destination:          memory_506 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.678ns (Levels of Logic = 2)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bit_in to memory_506
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B20.I                Tiopi                 0.811   bit_in
                                                       bit_in
                                                       bit_in_IBUF
    SLICE_X25Y63.A6      net (fanout=1024)     8.800   bit_in_IBUF
    SLICE_X25Y63.CLK     Tas                   0.067   memory<509>
                                                       memory[1023]_memory[1023]_mux_22_OUT<506>1
                                                       memory_506
    -------------------------------------------------  ---------------------------
    Total                                      9.678ns (0.878ns logic, 8.800ns route)
                                                       (9.1% logic, 90.9% route)

  Minimum Clock Path at Slow Process Corner: clk to memory_506
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 0.697   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.409   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.072   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X25Y63.CLK     net (fanout=397)      1.112   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (0.769ns logic, 2.521ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point memory_841 (SLICE_X35Y63.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.101ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bit_in (PAD)
  Destination:          memory_841 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.168ns (Levels of Logic = 2)
  Clock Path Delay:     3.294ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bit_in to memory_841
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B20.I                Tiopi                 0.811   bit_in
                                                       bit_in
                                                       bit_in_IBUF
    SLICE_X35Y63.B6      net (fanout=1024)     8.292   bit_in_IBUF
    SLICE_X35Y63.CLK     Tas                   0.065   memory<843>
                                                       memory[1023]_memory[1023]_mux_22_OUT<841>1
                                                       memory_841
    -------------------------------------------------  ---------------------------
    Total                                      9.168ns (0.876ns logic, 8.292ns route)
                                                       (9.6% logic, 90.4% route)

  Minimum Clock Path at Slow Process Corner: clk to memory_841
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 0.697   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.409   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.072   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X35Y63.CLK     net (fanout=397)      1.116   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.769ns logic, 2.525ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bit_in" OFFSET = IN 20 ns VALID 20 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point memory_439 (SLICE_X21Y66.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               bit_in (PAD)
  Destination:          memory_439 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 2)
  Clock Path Delay:     3.719ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: bit_in to memory_439
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B20.I                Tiopi                 0.680   bit_in
                                                       bit_in
                                                       bit_in_IBUF
    SLICE_X21Y66.B4      net (fanout=1024)     3.189   bit_in_IBUF
    SLICE_X21Y66.CLK     Tah         (-Th)     0.119   memory<441>
                                                       memory[1023]_memory[1023]_mux_22_OUT<439>1
                                                       memory_439
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (0.561ns logic, 3.189ns route)
                                                       (15.0% logic, 85.0% route)

  Maximum Clock Path at Slow Process Corner: clk to memory_439
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 0.828   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.559   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.079   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X21Y66.CLK     net (fanout=397)      1.253   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (0.907ns logic, 2.812ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point memory_886 (SLICE_X19Y68.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               bit_in (PAD)
  Destination:          memory_886 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.757ns (Levels of Logic = 2)
  Clock Path Delay:     3.718ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: bit_in to memory_886
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B20.I                Tiopi                 0.680   bit_in
                                                       bit_in
                                                       bit_in_IBUF
    SLICE_X19Y68.C1      net (fanout=1024)     3.196   bit_in_IBUF
    SLICE_X19Y68.CLK     Tah         (-Th)     0.119   memory<887>
                                                       memory[1023]_memory[1023]_mux_22_OUT<886>1
                                                       memory_886
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (0.561ns logic, 3.196ns route)
                                                       (14.9% logic, 85.1% route)

  Maximum Clock Path at Slow Process Corner: clk to memory_886
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 0.828   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.559   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.079   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X19Y68.CLK     net (fanout=397)      1.252   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (0.907ns logic, 2.811ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point memory_887 (SLICE_X19Y68.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               bit_in (PAD)
  Destination:          memory_887 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.759ns (Levels of Logic = 2)
  Clock Path Delay:     3.718ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: bit_in to memory_887
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B20.I                Tiopi                 0.680   bit_in
                                                       bit_in
                                                       bit_in_IBUF
    SLICE_X19Y68.D1      net (fanout=1024)     3.199   bit_in_IBUF
    SLICE_X19Y68.CLK     Tah         (-Th)     0.120   memory<887>
                                                       memory[1023]_memory[1023]_mux_22_OUT<887>1
                                                       memory_887
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (0.560ns logic, 3.199ns route)
                                                       (14.9% logic, 85.1% route)

  Maximum Clock Path at Slow Process Corner: clk to memory_887
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 0.828   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.559   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.079   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X19Y68.CLK     net (fanout=397)      1.252   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (0.907ns logic, 2.811ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
bit_in      |    6.802(R)|      SLOW  |   -0.006(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.392|         |         |         |
---------------+---------+---------+---------+---------+

COMP "bit_in" OFFSET = IN 20 ns VALID 20 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 6.796; Ideal Clock Offset To Actual Clock -6.596; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
bit_in            |    6.802(R)|      SLOW  |   -0.006(R)|      SLOW  |   13.198|    0.006|        6.596|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.802|         -  |      -0.006|         -  |   13.198|    0.006|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1765031 paths, 0 nets, and 12339 connections

Design statistics:
   Minimum period:   8.392ns{1}   (Maximum frequency: 119.161MHz)
   Minimum input required time before clock:   6.802ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 03 12:35:03 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



