vcvttss2si r11,dword [r13]
gs vcvttss2si r11,dword [rsp + 1 * rbp]
gs vcvttss2si r11,dword [r11 + r11 * 2 + 0x492e587d]
vcvttss2si rax,dword [r13]
vcvttss2si rax,dword [rsp + 1 * rbp]
gs vcvttss2si rax,dword [r11 + r11 * 2 + 0x492e587d]
gs vcvttss2si rbp,dword [r13]
gs vcvttss2si rbp,dword [rsp + 1 * rbp]
gs vcvttss2si rbp,dword [r11 + r11 * 2 + 0x492e587d]
gs a32 vcvttss2si r8,dword [edx - 0x80000000]
vcvttss2si r8,dword [r11d + r11d * 2 + 0x492e587d]
gs vcvttss2si r8,dword [r14d + 1 * edx + 0x7FFFFFFF]
a32 gs vcvttss2si r13,dword [edx - 0x80000000]
a32 vcvttss2si r13,dword [r11d + r11d * 2 + 0x492e587d]
a32 vcvttss2si r13,dword [r14d + 1 * edx + 0x7FFFFFFF]
a32 vcvttss2si rdx,dword [edx - 0x80000000]
vcvttss2si rdx,dword [r11d + r11d * 2 + 0x492e587d]
gs vcvttss2si rdx,dword [r14d + 1 * edx + 0x7FFFFFFF]
gs vcvttss2si ebp,dword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vcvttss2si ebp,dword [rax]
gs vcvttss2si ebp,dword [r12]
vcvttss2si edi,dword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vcvttss2si edi,dword [rax]
vcvttss2si edi,dword [r12]
gs vcvttss2si r8d,dword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vcvttss2si r8d,dword [rax]
gs vcvttss2si r8d,dword [r12]
gs a32 vcvttss2si r12d,dword [edx - 0x80000000]
a32 vcvttss2si r12d,dword [esp]
vcvttss2si r12d,dword [r15d + 2 * edi + 0x72]
gs a32 vcvttss2si eax,dword [edx - 0x80000000]
gs vcvttss2si eax,dword [esp]
a32 gs vcvttss2si eax,dword [r15d + 2 * edi + 0x72]
gs vcvttss2si r9d,dword [edx - 0x80000000]
a32 vcvttss2si r9d,dword [esp]
a32 vcvttss2si r9d,dword [r15d + 2 * edi + 0x72]
gs vcvttss2si r8d,dword [rbx + 8 * rdx]
gs vcvttss2si r8d,dword [r11 + r11 * 2 + 0x64aa549c]
gs vcvttss2si r8d,dword [r14 + 1 * rdx + 0x7FFFFFFF]
vcvttss2si esp,dword [rbx + 8 * rdx]
vcvttss2si esp,dword [r11 + r11 * 2 + 0x64aa549c]
vcvttss2si esp,dword [r14 + 1 * rdx + 0x7FFFFFFF]
vcvttss2si edx,dword [rbx + 8 * rdx]
gs vcvttss2si edx,dword [r11 + r11 * 2 + 0x64aa549c]
vcvttss2si edx,dword [r14 + 1 * rdx + 0x7FFFFFFF]
gs a32 vcvttss2si r15d,dword [esp + 1 * ebp]
gs a32 vcvttss2si r15d,dword [r13d]
a32 gs vcvttss2si r15d,dword [esp]
gs a32 vcvttss2si r13d,dword [esp + 1 * ebp]
a32 gs vcvttss2si r13d,dword [r13d]
vcvttss2si r13d,dword [esp]
a32 vcvttss2si edi,dword [esp + 1 * ebp]
gs vcvttss2si edi,dword [r13d]
a32 gs vcvttss2si edi,dword [esp]
gs vcvttss2si r8,xmm6
a32 vcvttss2si r8,xmm2
gs vcvttss2si r8,xmm1
a32 gs vcvttss2si rbp,xmm6
a32 vcvttss2si rbp,xmm2
gs a32 vcvttss2si rbp,xmm1
gs vcvttss2si rax,xmm6
a32 vcvttss2si rax,xmm2
a32 gs vcvttss2si rax,xmm1
a32 vcvttss2si edx,xmm3
vcvttss2si edx,xmm8
vcvttss2si edx,xmm1
gs a32 vcvttss2si edi,xmm3
a32 gs vcvttss2si edi,xmm8
vcvttss2si edi,xmm1
gs vcvttss2si r15d,xmm3
gs a32 vcvttss2si r15d,xmm8
vcvttss2si r15d,xmm1
gs vcvttss2si ebp,xmm4
gs a32 vcvttss2si ebp,xmm0
a32 vcvttss2si ebp,xmm2
gs vcvttss2si eax,xmm4
a32 vcvttss2si eax,xmm0
vcvttss2si eax,xmm2
a32 gs vcvttss2si r15d,xmm4
a32 gs vcvttss2si r15d,xmm0
gs a32 vcvttss2si r15d,xmm2
