// SPDX-FileCopyrightText: Copyright 2024-2026 shadPS4 Emulator Project
// SPDX-License-Identifier: GPL-2.0-or-later

#include <algorithm>
#include <cstdlib>
#include <cstring>
#include <limits>

#include <boost/container/throw_exception.hpp>
#include <xxhash.h>

#include "common/rdtsc.h"

#include "common/debug.h"
#include "core/debug_state.h"
#include "core/emulator_settings.h"
#include "core/memory.h"
#include "shader_recompiler/resource.h"
#include "shader_recompiler/runtime_info.h"
#include "video_core/amdgpu/liverpool.h"
#include "video_core/buffer_cache/buffer.h"
#include "video_core/buffer_cache/buffer_cache.h"
#include "video_core/buffer_cache/region_manager.h"
#include "video_core/buffer_cache/stream_copy_lane.h"
#include "video_core/renderdoc.h"
#include "video_core/renderer_vulkan/liverpool_to_vk.h"
#include "video_core/renderer_vulkan/vk_instance.h"
#include "video_core/renderer_vulkan/vk_pipeline_cache.h"
#include "video_core/renderer_vulkan/vk_rasterizer.h"
#include "video_core/renderer_vulkan/vk_runtime.h"
#include "video_core/renderer_vulkan/vk_scheduler.h"
#include "video_core/renderer_vulkan/vk_shader_hle.h"
#include "video_core/skipcache/skipcache.h"
#include "video_core/texture_cache/image_view.h"
#include "video_core/texture_cache/texture_cache.h"

namespace Vulkan {

namespace Skipcache = VideoCore::Skipcache;

// Every log site expands to a logger map lookup, a shared pointer round trip,
// a thread name query and a format pack; the bind path's cold sites stay out
// of its lines behind these.
static SHAD_NO_INLINE void WarnUnalignedBufferBinding(u32 index, u64 pgm_hash) {
    LOG_WARNING(Render_Vulkan, "Buffer binding {} in shader {:#x} isn't dword aligned", index,
                pgm_hash);
}

static SHAD_NO_INLINE void WarnInvalidTsharp(const AmdGpu::Image& tsharp,
                                             AmdGpu::DataFormat data_fmt,
                                             AmdGpu::NumberFormat num_fmt) {
    // Takes the whole sharp: pitch and width are bitfields and cannot bind to
    // a reference of their own.
    LOG_WARNING(Render_Vulkan,
                "Rejecting invalid T# address={:#x}, pitch={}, width={}, "
                "data_format={}, num_format={}",
                tsharp.Address(), tsharp.pitch, tsharp.width, static_cast<u32>(data_fmt),
                static_cast<u32>(num_fmt));
}

static SHAD_NO_INLINE void WarnMetadataTextureRead() {
    LOG_WARNING(Render_Vulkan, "Unexpected metadata read by a shader (texture)");
}

// The assertion macro's body; it returns, as the macro does.
SHAD_NO_INLINE void BindAssertFailed() {
    LOG_CRITICAL(Debug, "Assertion Failed!");
    assert_fail_impl();
}

static Shader::PushData MakeUserData(const AmdGpu::Regs& regs) {
    // TODO(roamic): Add support for multiple viewports and geometry shaders when ViewportIndex
    // is encountered and implemented in the recompiler.
    Shader::PushData push_data{};
    push_data.xoffset = regs.viewport_control.xoffset_enable ? regs.viewports[0].xoffset : 0.f;
    push_data.xscale = regs.viewport_control.xscale_enable ? regs.viewports[0].xscale : 1.f;
    push_data.yoffset = regs.viewport_control.yoffset_enable ? regs.viewports[0].yoffset : 0.f;
    push_data.yscale = regs.viewport_control.yscale_enable ? regs.viewports[0].yscale : 1.f;
    return push_data;
}

// The memo's miss arm: the same four selects MakeUserData makes, written in
// place so the rest of push_data keeps the prefix-clear invariant.
void Rasterizer::RefreshViewportPush() {
    const auto& regs = liverpool->regs;
    push_data.xoffset = regs.viewport_control.xoffset_enable ? regs.viewports[0].xoffset : 0.f;
    push_data.xscale = regs.viewport_control.xscale_enable ? regs.viewports[0].xscale : 1.f;
    push_data.yoffset = regs.viewport_control.yoffset_enable ? regs.viewports[0].yoffset : 0.f;
    push_data.yscale = regs.viewport_control.yscale_enable ? regs.viewports[0].yscale : 1.f;
}

// FSR 4.1.1 jitter in pixels (x right, y down): Halton(2, 3) with 8 phases, as bbport at 1:1.
// Index 0 is no jitter.
static std::array<float, 2> Fsr411Jitter(u32 index) {
    if (index == 0) {
        return {};
    }
    const auto halton = [](u32 i, u32 base) {
        float f = 1.0f, result = 0.0f;
        for (; i > 0; i /= base) {
            f /= float(base);
            result += f * float(i % base);
        }
        return result;
    };
    return {halton(index, 2) - 0.5f, halton(index, 3) - 0.5f};
}

// FSR 4.1.1: shift geometry drawn on the scene depth between a flip and the AA, by the same
// amount for every pass of the frame (the G-buffer depth test is EQUAL against the prepass).
// Not full-screen passes (a shifted quad would resample its input) and not clip-disabled
// screen-space draws.
void Rasterizer::SelectDrawJitter(bool full_screen) {
    const bool scene = fsr411_depth && db_desc.first == fsr411_depth;
    const bool on = scene && fsr411_flips >= 1 && fsr411_flips <= 4 && !full_screen &&
                    fsr411_test_mode_ != 2 && !liverpool->regs.IsClipDisabled();
    draw_jitter_key_ = on ? fsr411_jitter_index : 0;
    fsr411_depth_draws += scene;
    fsr411_jittered_draws += on;
}

// A comparison, started with the Home key: the 5 test modes in a row, each for 90 AA passes to
// settle, then 8 game-only screenshots of consecutive frames.
void Rasterizer::Fsr411TestStep() {
    constexpr u32 Settle = 90, Shots = 8, Modes = 5;
    if (fsr411_test_frame_ == 0 && !DebugState.fsr411_test_request.exchange(false)) {
        return;
    }
    const u32 mode = fsr411_test_frame_ / (Settle + Shots);
    const u32 step = fsr411_test_frame_ % (Settle + Shots);
    if (mode == Modes) {
        LOG_INFO(Render_Vulkan, "FSR 4.1.1 test: done");
        fsr411_test_frame_ = fsr411_test_mode_ = 0;
        return;
    }
    fsr411_test_mode_ = mode;
    if (step >= Settle) {
        LOG_INFO(Render_Vulkan, "FSR 4.1.1 test: mode {} shot {}", mode, step - Settle);
        VideoCore::RequestScreenshot(VideoCore::ScreenshotRequest::GameOnly);
    }
    ++fsr411_test_frame_;
}

Rasterizer::Rasterizer(const Instance& instance_, Scheduler& scheduler_, Runtime& runtime_,
                       AmdGpu::Liverpool* liverpool_)
    : instance{instance_}, scheduler{scheduler_}, runtime{runtime_}, page_manager{this},
      buffer_cache{instance, scheduler, runtime, liverpool_, texture_cache, page_manager},
      texture_cache{instance, scheduler, runtime, liverpool_, buffer_cache, page_manager},
      liverpool{liverpool_}, memory{Core::Memory::Instance()},
      pipeline_cache{instance, scheduler, liverpool, buffer_cache.GetSparsePageShift()},
      fsr411_pass{instance, scheduler}, object_motion{instance, scheduler},
      host_markers_enabled{EmulatorSettings.IsVkHostMarkersEnabled()},
      guest_markers_enabled{EmulatorSettings.IsVkGuestMarkersEnabled()} {
    if (!EmulatorSettings.IsNullGPU()) {
        liverpool->BindRasterizer(this);
    }
    memory->SetRasterizer(this);
    auto& skipcache = Skipcache::Framework::Instance();
    const u32 sc_mode = EmulatorSettings.GetAdaptiveSkipCachesMode();
    const bool sc_enabled = sc_mode != AdaptiveSkipCachesMode::SkipCachesDisabled;
    skipcache.Init(static_cast<Skipcache::Mode>(sc_mode));
    skipcache.RegisterInvalidate(&Rasterizer::BrInvalidateThunk, this);
    br_readback_gate_ = EmulatorSettings.IsReadbackLinearImagesEnabled();
    batch_copy_lock_ = EmulatorSettings.IsGuestCopyLockBatch();
    vertex_layout_memo_ = EmulatorSettings.IsVertexLayoutMemo();
    bind_prefetch_ = EmulatorSettings.IsBindLinePrefetch();
    bind_write_plan_ = std::min<u32>(EmulatorSettings.GetBindWritePlan(), 2u);
    bind_noop_ = texture_cache.BindNoopMemo();
    memo_first_ = texture_cache.MemoFirst();
    findimg_hint_ = EmulatorSettings.IsFindimgSlotHint();
    desc_delta_flat_ = EmulatorSettings.IsDescDeltaFlat();
    bind_lean_ = EmulatorSettings.IsBindImageLean() && bind_noop_;
    if (EmulatorSettings.IsBindImageLean() && !bind_noop_) {
        LOG_WARNING(
            Render_Vulkan,
            "bind_image_lean needs bind_noop_memo; image bindings run the full constructor");
    }
    if (EmulatorSettings.IsGuestCopyHoldSegment()) {
        segment_copy_hold_ = true;
        pipeline_cache.SetPreCompileHook(&Rasterizer::PreCompileThunk, this);
    }
    if (const u32 interval = EmulatorSettings.GetFlushDrawInterval(); interval != 0) {
        flush_draw_interval_ = std::max<u32>(interval, 64);
    }
    if (const u32 drain = EmulatorSettings.GetRingDrainFlushDraws(); drain != 0) {
        // The poll runs every 32nd draw, so the count is rounded up to the
        // multiple of 32 that actually fires; the boot line reports that value.
        const u32 clamped = (std::max<u32>(drain, 32) + 31u) & ~31u;
        if (flush_draw_interval_ != 0 && clamped < flush_draw_interval_) {
            ring_drain_flush_draws_ = clamped;
        } else {
            LOG_WARNING(Render_Vulkan,
                        "ring_drain_flush_draws {} needs 0 < it < flush_draw_interval {}: disabled",
                        clamped, flush_draw_interval_);
        }
    }
    tracker_lock_spin_ = EmulatorSettings.GetTrackerLockSpinRounds() != 0;
    // Latched from the boot skip-cache mode: a stamp left pinned by a later
    // enable would compare every draw register-identical.
    dyn_memo_enabled_ = EmulatorSettings.IsDynStateMemo() && sc_enabled;
    dyn_class_stamp_ = dyn_memo_enabled_ && EmulatorSettings.IsDynStateStamp();
    // A dormant funnel freezes both stamp lanes, so the memo would go permanently stale.
    push_vp_memo_ = EmulatorSettings.IsPushVpMemo() && liverpool->IsGfxStampActive();
    glue_mode_ = std::min<u32>(EmulatorSettings.GetDrawGlueMemo(), 3u);
    if (glue_mode_ == 2) {
        LOG_INFO(Render_Vulkan, "draw_glue_memo 2 runs as 1: the scope serial leg has not landed");
        glue_mode_ = 1;
    }
    if (glue_mode_ != 0) {
        using VideoCore::Skipcache::CacheId;
        using VideoCore::Skipcache::State;
        const bool forced = sc_mode == AdaptiveSkipCachesMode::SkipCachesForced;
        const bool caches_on = skipcache.GetState(CacheId::PrepareRt) == State::Enabled &&
                               skipcache.GetState(CacheId::BeginRendering) == State::Enabled &&
                               skipcache.GetState(CacheId::DynState) == State::Enabled;
        if (!forced || !dyn_memo_enabled_ || br_readback_gate_ || !liverpool->IsGfxStampActive() ||
            !caches_on) {
            LOG_WARNING(Render_Vulkan,
                        "draw_glue_memo needs adaptive_skipcaches_mode 2, dyn_state_memo, "
                        "readback_linear_images off and an active register stamp; off");
            glue_mode_ = 0;
        }
    }
    if (EmulatorSettings.IsPushVpMemo() && !push_vp_memo_) {
        LOG_WARNING(Render_Vulkan, "push_vp_memo needs adaptive_skipcaches_mode != 0; it is off");
    }
    // Same boot-mode pinning for the rt lane.
    rt_state_stamp_ = EmulatorSettings.IsRtStateStamp() && sc_enabled;
    // The re-certification reads the image word the no-op tier reads, so it
    // follows image_fast_state.
    br_mem_fast_state_ =
        EmulatorSettings.IsBrMemFastState() && EmulatorSettings.IsImageFastState() && sc_enabled;
    if (EmulatorSettings.IsBrMemFastState() && !EmulatorSettings.IsImageFastState()) {
        LOG_WARNING(Render_Vulkan, "br_mem_fast_state needs image_fast_state; it is off");
    }
    // EstimateRDTSCFrequency sleeps ~101ms to measure: boot path only, never
    // the per-300-frame telemetry block.
    tsc_hz_ = Common::EstimateRDTSCFrequency();
    // The lane moves the small read-only stream copies of BufferCache::ObtainBuffer. Mode, not a
    // worker count: 0 off, 1 the unsafe fast path (titles that never unmap mid-play), >=2
    // hardened; two workers unless stream_copy_lane_threads says otherwise.
    const u32 lane_mode = EmulatorSettings.GetStreamCopyWorkers();
    if (lane_mode != 0) {
        const u32 lane_threads = EmulatorSettings.GetStreamCopyLaneThreads();
        const u32 workers = lane_threads == 0 ? 2u : std::min(lane_threads, 4u);
        const u64 idle_ticks = EmulatorSettings.GetStreamCopyIdleUs() * tsc_hz_ / 1000000u;
        VideoCore::StreamCopyLane::Instance().Init(
            workers, lane_mode >= 2,
            static_cast<u32>(std::min<u64>(idle_ticks, std::numeric_limits<u32>::max())));
        Core::MemoryManager::RegisterUnmapDrain(
            [] { VideoCore::StreamCopyLane::Instance().DrainRemote(); });
    }

    scheduler.SetSubmitCallback([this](Vulkan::SubmitInfo& info) {
        runtime.FlushBarriers();
        buffer_cache.SubmitPendingArenaBinds(info);
    });

    if (EmulatorSettings.IsFsr411Enabled()) {
        fsr411_pass.SelfTest(EmulatorSettings.GetWindowWidth(), EmulatorSettings.GetWindowHeight());
    }
}

Rasterizer::~Rasterizer() {
    VideoCore::StreamCopyLane::Instance().Shutdown();
}

void Rasterizer::BindPipelineDedup(vk::PipelineBindPoint point, vk::Pipeline handle) {
    if (!Skipcache::Framework::Instance().Active()) {
        scheduler.Record(
            [point, handle](vk::CommandBuffer cmdbuf) { cmdbuf.bindPipeline(point, handle); });
        return;
    }
    const u64 tick = scheduler.CurrentTick();
    const size_t idx = point == vk::PipelineBindPoint::eCompute ? 1 : 0;
    const u64 fgen = Skipcache::Framework::Instance().ForeignPipelineGen(idx);
    if (tick == last_bound_tick_ && last_bound_pipeline_[idx] == handle &&
        last_bound_pipeline_gen_[idx] == fgen) {
        return; // same handle already bound on this command buffer
    }
    if (tick != last_bound_tick_) {
        last_bound_pipeline_ = {};
        last_bound_tick_ = tick;
    }
    last_bound_pipeline_[idx] = handle;
    last_bound_pipeline_gen_[idx] = fgen;
    scheduler.Record(
        [point, handle](vk::CommandBuffer cmdbuf) { cmdbuf.bindPipeline(point, handle); });
}

bool Rasterizer::FilterDraw() {
    // The true verdict is a pure function of the registers; the false paths
    // perform real work (fast clear elimination, resolves, depth copies) and
    // must always re-execute, so only true is memoized.
    if (Skipcache::Framework::Instance().Active()) {
        const u64 stamp = liverpool->GetGfxStateStamp();
        if (filter_true_stamp_ == stamp) {
            return true;
        }
        const bool result = FilterDrawSlow();
        filter_true_stamp_ = result ? stamp : 0;
        return result;
    }
    return FilterDrawSlow();
}

bool Rasterizer::FilterDrawSlow() {
    const auto& regs = liverpool->regs;
    if (regs.color_control.mode == AmdGpu::ColorControl::OperationMode::EliminateFastClear) {
        // Clears the render target if FCE is launched before any draws
        EliminateFastClear();
        return false;
    }
    if (regs.color_control.mode == AmdGpu::ColorControl::OperationMode::FmaskDecompress) {
        // TODO: check for a valid MRT1 to promote the draw to the resolve pass.
        LOG_TRACE(Render_Vulkan, "FMask decompression pass skipped");
        ScopedMarkerInsert("FmaskDecompress");
        return false;
    }
    if (regs.color_control.mode == AmdGpu::ColorControl::OperationMode::Resolve) {
        LOG_TRACE(Render_Vulkan, "Resolve pass");
        Resolve();
        return false;
    }
    if (regs.primitive_type == AmdGpu::PrimitiveType::None) {
        LOG_TRACE(Render_Vulkan, "Primitive type 'None' skipped");
        ScopedMarkerInsert("PrimitiveTypeNone");
        return false;
    }

    const bool cb_disabled =
        regs.color_control.mode == AmdGpu::ColorControl::OperationMode::Disable;
    const auto depth_copy =
        regs.depth_render_override.force_z_dirty && regs.depth_render_override.force_z_valid &&
        regs.depth_buffer.DepthValid() && regs.depth_buffer.DepthWriteValid() &&
        regs.depth_buffer.DepthAddress() != regs.depth_buffer.DepthWriteAddress();
    const auto stencil_copy =
        regs.depth_render_override.force_stencil_dirty &&
        regs.depth_render_override.force_stencil_valid && regs.depth_buffer.StencilValid() &&
        regs.depth_buffer.StencilWriteValid() &&
        regs.depth_buffer.StencilAddress() != regs.depth_buffer.StencilWriteAddress();
    if (cb_disabled && (depth_copy || stencil_copy)) {
        // Games may disable color buffer and enable force depth/stencil dirty and valid to
        // do a copy from one depth-stencil surface to another, without a pixel shader.
        // We need to detect this case and perform the copy, otherwise it will have no effect.
        LOG_TRACE(Render_Vulkan, "Performing depth-stencil override copy");
        DepthStencilCopy(depth_copy, stencil_copy);
        return false;
    }

    return true;
}

// The depth_control and color_control bits the render-target bodies read:
// stencil_enable, depth_enable and depth_write_enable; degamma_enable and
// mode. The rt stamp lane leaves those registers out, so the memos compare
// these bits themselves against a populate-time snapshot.
constexpr u32 kRtDepthControlBits = 0x7;
constexpr u32 kRtColorControlBits = 0x78;
static_assert(sizeof(AmdGpu::DepthControl) == 4 && sizeof(AmdGpu::ColorControl) == 4);

u64 Rasterizer::RtLaneStamp() const noexcept {
    return rt_state_stamp_ ? liverpool->GetRtStateStamp() : liverpool->GetGfxStateStamp();
}

bool Rasterizer::RtMemoProbe(const GraphicsPipeline* pipeline, u64 reg_stamp, u64 tex_gen,
                             u64 pipe_gen) {
    using namespace VideoCore::Skipcache;
    auto& ctr = Skipcache::Framework::Instance().Counters(CacheId::PrepareRt);
    const auto& m = rt_memo_;
    if (!m.valid) {
        ++ctr.miss_cold;
        return false;
    }
    if (rt_state_stamp_ ? rt_memo_mrt_mask_ != pipeline->GetGraphicsKey().mrt_mask
                        : m.pipeline != pipeline) {
        ++ctr.miss_key;
        return false;
    }
    if (m.reg_stamp != reg_stamp) {
        ++ctr.miss_gen[LaneReg];
        return false;
    }
    if (rt_state_stamp_) {
        const auto& regs = liverpool->regs;
        if (((std::bit_cast<u32>(regs.depth_control) ^ rt_memo_depth_bits_) &
             kRtDepthControlBits) != 0 ||
            ((std::bit_cast<u32>(regs.color_control) ^ rt_memo_color_bits_) &
             kRtColorControlBits) != 0) {
            ++ctr.veto[1];
            return false;
        }
    }
    if (m.tex_gen != tex_gen) {
        ++ctr.miss_gen[LaneTex];
        return false;
    }
    if (m.pipe_gen != pipe_gen) {
        ++ctr.miss_gen[LanePipe];
        return false;
    }
#ifndef NDEBUG
    // The equal texture generation above is the certificate: image_uid is written only by the
    // Image constructor, and registration, unregister and slot delete all bump the generation, so
    // an identity change cannot hide behind an equal generation. Debug builds keep the walk as an
    // audit of that certificate.
    const auto id_ok = [&](VideoCore::ImageId id, u64 uid) {
        const auto& image = texture_cache.GetImage(id);
        return image.image_uid == uid && True(image.flags & VideoCore::ImageFlagBits::Registered);
    };
    bool ok = true;
    for (u32 cb = 0; ok && cb < m.cb_count; ++cb) {
        if (m.cb_id[cb]) {
            ok = id_ok(m.cb_id[cb], m.cb_uid[cb]);
        }
    }
    if (ok && m.db_id) {
        ok = id_ok(m.db_id, m.db_uid);
    }
    if (!ok) {
        ++ctr.veto[0];
        DEBUG_ASSERT_MSG(false, "render target identity changed under an equal texture generation");
        return false;
    }
#endif
    return true;
}

void Rasterizer::RtMemoReplay() {
    // cb_descs/db_desc still hold the previous identical construction,
    // including any overlap view rebase FindImage applied to them. Only the
    // per-draw marking is re-established.
    const auto& m = rt_memo_;
    for (u32 cb = 0; cb < m.cb_count; ++cb) {
        cb_descs[cb].image_id = m.cb_id[cb];
        if (m.cb_id[cb]) {
            bound_images.emplace_back(m.cb_id[cb]);
            texture_cache.GetImage(m.cb_id[cb]).binding.is_target = 1u;
        }
    }
    db_desc.image_id = m.db_id;
    if (m.db_id) {
        bound_images.emplace_back(m.db_id);
        texture_cache.GetImage(m.db_id).binding.is_target = 1u;
    }
}

void Rasterizer::RtMemoVerifyPopulate(bool would_hit, const GraphicsPipeline* pipeline,
                                      u64 reg_stamp, u64 tex_gen, u64 pipe_gen) {
    using namespace VideoCore::Skipcache;
    auto& sc = Skipcache::Framework::Instance();
    constexpr auto kCache = CacheId::PrepareRt;
    const u32 cb_count = std::bit_width(pipeline->GetGraphicsKey().mrt_mask);
    if (would_hit) {
        if (sc.GetState(kCache) == State::Learning) {
            return; // observe-only
        }
        const auto& m = rt_memo_;
        bool same = m.cb_count == cb_count && m.db_id == db_desc.image_id &&
                    (!m.db_id || rt_memo_db_view_ == db_desc.desc.view_info);
        for (u32 cb = 0; same && cb < cb_count; ++cb) {
            same = m.cb_id[cb] == cb_descs[cb].image_id &&
                   (!m.cb_id[cb] || rt_memo_cb_view_[cb] == cb_descs[cb].desc.view_info);
        }
        if (same) {
            sc.RecordVerifyClean(kCache);
        } else {
            if (sc.Gens().tex_gen.load(std::memory_order_acquire) != tex_gen) {
                sc.RecordVerifyAborted(kCache);
            } else {
                sc.RecordDivergence(kCache, "render target resolution mismatch");
            }
            rt_memo_.valid = false;
        }
        return;
    }
    auto& m = rt_memo_;
    m.valid = false;
    m.cb_count = cb_count;
    for (u32 cb = 0; cb < cb_count; ++cb) {
        m.cb_id[cb] = cb_descs[cb].image_id;
#ifndef NDEBUG
        m.cb_uid[cb] = m.cb_id[cb] ? texture_cache.GetImage(m.cb_id[cb]).image_uid : 0;
#endif
    }
    m.db_id = db_desc.image_id;
#ifndef NDEBUG
    m.db_uid = m.db_id ? texture_cache.GetImage(m.db_id).image_uid : 0;
#endif
    m.pipeline = pipeline;
    m.reg_stamp = reg_stamp;
    m.pipe_gen = pipe_gen;
    m.tex_gen = tex_gen;
    {
        const auto& regs = liverpool->regs;
        rt_memo_mrt_mask_ = pipeline->GetGraphicsKey().mrt_mask;
        rt_memo_depth_bits_ = std::bit_cast<u32>(regs.depth_control) & kRtDepthControlBits;
        rt_memo_color_bits_ = std::bit_cast<u32>(regs.color_control) & kRtColorControlBits;
        for (u32 cb = 0; cb < cb_count; ++cb) {
            rt_memo_cb_view_[cb] = cb_descs[cb].desc.view_info;
        }
        rt_memo_db_view_ = db_desc.desc.view_info;
    }
    if (sc.Gens().tex_gen.load(std::memory_order_acquire) == tex_gen) {
        m.valid = true;
        sc.NotifyPopulated(kCache);
    }
}

bool Rasterizer::PrepareRenderState(const GraphicsPipeline* pipeline) {
    using VideoCore::Skipcache::CacheId;
    auto& skipcache = Skipcache::Framework::Instance();
    const bool probing = skipcache.Active() && skipcache.ShouldProbe(CacheId::PrepareRt);
    u64 rt_stamp{}, rt_tex_gen{}, rt_pipe_gen{};
    bool rt_would_hit = false;
    if (probing) {
        auto& ctr = skipcache.Counters(CacheId::PrepareRt);
        ++ctr.eligible;
        const bool timed = skipcache.SampleTimer(CacheId::PrepareRt);
        const u64 t0 = timed ? skipcache.Now() : 0;
        rt_stamp = RtLaneStamp();
        rt_stamp_moves_ += rt_stamp != rt_stamp_last_;
        rt_stamp_last_ = rt_stamp;
        const u64 gfx_stamp = liverpool->GetGfxStateStamp();
        rt_gfx_moves_ += gfx_stamp != rt_gfx_last_;
        rt_gfx_last_ = gfx_stamp;
        rt_tex_gen = skipcache.Gens().tex_gen.load(std::memory_order_acquire);
        rt_pipe_gen = skipcache.Gens().pipe_gen.load(std::memory_order_acquire);
        rt_would_hit = RtMemoProbe(pipeline, rt_stamp, rt_tex_gen, rt_pipe_gen);
        if (timed) {
            ctr.guard_ns += skipcache.CorrectSample(skipcache.Now() - t0);
            ++ctr.guard_samples;
        }
        if (rt_would_hit) {
            ++ctr.hits;
            if (skipcache.MayConsume(CacheId::PrepareRt) &&
                !skipcache.ShouldVerify(CacheId::PrepareRt)) {
                RtMemoReplay();
                return glue_mode_ != 0;
            }
        }
    }
    const bool rt_timed_miss =
        probing && !rt_would_hit && skipcache.SampleTimer(CacheId::PrepareRt);
    const u64 rt_miss_t0 = rt_timed_miss ? skipcache.Now() : 0;

    // Prefetch render targets to handle overlaps with bound textures (e.g. mipgen)
    const auto& key = pipeline->GetGraphicsKey();
    const auto& regs = liverpool->regs;
    if (regs.color_control.degamma_enable) {
        LOG_WARNING(Render_Vulkan, "Color buffers require gamma correction");
    }

    const bool skip_cb_binding =
        regs.color_control.mode == AmdGpu::ColorControl::OperationMode::Disable;
    for (s32 cb = 0; cb < std::bit_width(key.mrt_mask); ++cb) {
        auto& [image_id, desc] = cb_descs[cb];
        const auto& col_buf = regs.color_buffers[cb];
        const u32 target_mask = regs.color_target_mask.GetMask(cb);
        if (skip_cb_binding || !col_buf || !target_mask || (key.mrt_mask & (1 << cb)) == 0) {
            image_id = {};
            continue;
        }
        const auto& hint = liverpool->last_cb_extent[cb];
        std::construct_at(&desc, col_buf, hint);
        image_id = bound_images.emplace_back(texture_cache.FindImage(desc));
        auto& image = texture_cache.GetImage(image_id);
        image.binding.is_target = 1u;
    }

    if ((regs.depth_control.depth_enable && regs.depth_buffer.DepthValid()) ||
        (regs.depth_control.stencil_enable && regs.depth_buffer.StencilValid())) {
        const auto htile_address = regs.depth_htile_data_base.GetAddress();
        const auto& hint = liverpool->last_db_extent;
        auto& [image_id, desc] = db_desc;
        std::construct_at(&desc, regs.depth_buffer, regs.depth_view, regs.depth_control,
                          htile_address, hint);
        image_id = bound_images.emplace_back(texture_cache.FindImage(desc));
        auto& image = texture_cache.GetImage(image_id);
        image.binding.is_target = 1u;
    } else {
        db_desc.image_id = {};
    }

    if (probing) {
        auto& ctr = skipcache.Counters(CacheId::PrepareRt);
        if (rt_timed_miss) {
            ctr.miss_ns += skipcache.CorrectSample(skipcache.Now() - rt_miss_t0);
            ++ctr.miss_samples;
        }
        RtMemoVerifyPopulate(rt_would_hit, pipeline, rt_stamp, rt_tex_gen, rt_pipe_gen);
    }
    // Computed only for the glue: a verified hit or a fresh populate leaves
    // the memo describing this draw.
    return glue_mode_ != 0 && probing && rt_memo_.valid && skipcache.MayConsume(CacheId::PrepareRt);
}

static std::pair<u32, u32> GetDrawOffsets(const AmdGpu::Regs& regs, const Shader::Info& info,
                                          const Shader::Gcn::FetchShaderData& fetch_shader) {
    u32 vertex_offset = regs.index_offset;
    u32 instance_offset = 0;
    if (!fetch_shader.Empty()) {
        if (vertex_offset == 0 && fetch_shader.vertex_offset_sgpr != -1) {
            vertex_offset = info.user_data[fetch_shader.vertex_offset_sgpr];
        }
        if (fetch_shader.instance_offset_sgpr != -1) {
            instance_offset = info.user_data[fetch_shader.instance_offset_sgpr];
        }
    }
    return {vertex_offset, instance_offset};
}

void Rasterizer::EliminateFastClear() {
    auto& col_buf = liverpool->regs.color_buffers[0];
    if (!col_buf || !col_buf.info.fast_clear) {
        return;
    }
    VideoCore::TextureCache::ImageDesc desc(col_buf, liverpool->last_cb_extent[0]);
    const auto image_id = texture_cache.FindImage(desc);
    const auto& image_view = texture_cache.FindRenderTarget(image_id, desc);
    if (!texture_cache.IsMetaCleared(col_buf.CmaskAddress(), col_buf.view.slice_start)) {
        return;
    }
    for (u32 slice = col_buf.view.slice_start; slice <= col_buf.view.slice_max; ++slice) {
        texture_cache.TouchMeta(col_buf.CmaskAddress(), slice, false);
    }
    auto& image = texture_cache.GetImage(image_id);
    const auto clear_value = LiverpoolToVK::ColorBufferClearValue(col_buf);

    ScopeMarkerBegin(fmt::format("EliminateFastClear:MRT={:#x}:M={:#x}", col_buf.Address(),
                                 col_buf.CmaskAddress()));
    runtime.ClearImage(&image, desc.view_info.range, clear_value);
    ScopeMarkerEnd();
}

void Rasterizer::Draw(bool is_indexed, u32 index_offset) {
    RENDERER_TRACE;

    Skipcache::Framework::Instance().OnDraw();
    scheduler.PopPendingOperations();

    if (!FilterDraw()) {
        return;
    }

    const auto& regs = liverpool->regs;
    const GraphicsPipeline* pipeline = pipeline_cache.GetGraphicsPipeline();
    if (!pipeline) {
        return;
    }

    // One shared-lock hold covers every guest copy of the whole draw setup;
    // the per-function scopes inside become TLS-flag no-ops. Placed after the
    // filter and pipeline resolution so filtered draws pay nothing and a
    // pipeline compile never holds the memory map open.
    std::optional<Core::MemoryManager::GuestCopyScope> copy_scope;
    if (segment_copy_hold_ && in_packet_run_) {
        ArmCopyHold();
    } else if (batch_copy_lock_) {
        copy_scope.emplace(Core::Memory::Instance());
    }

    // draw_glue_memo entry term. The returns above leave a stale arm up
    // soundly: the certificate is a state compare, and FilterDrawSlow's
    // clears and resolves only move generations that are re-read live here.
    const u64 gfx_stamp = liverpool->GetGfxStateStamp();
    auto& gens = Skipcache::Framework::Instance().Gens();
    bool glue = glue_.armed && gfx_stamp == glue_.gfx_stamp && pipeline == glue_.pipeline &&
                rt_memo_.valid &&
                gens.tex_gen.load(std::memory_order_acquire) == rt_memo_.tex_gen &&
                gens.pipe_gen.load(std::memory_order_acquire) == rt_memo_.pipe_gen;
    glue_.armed = false; // re-armed at the end; every early return leaves it down
    const bool glue_shadow = glue_mode_ == 3;
    glue_probes_ += glue_mode_ != 0;
    bool rt_ok;
    if (glue && !glue_shadow) {
        RtMemoReplay();
        rt_ok = true;
    } else {
        glue_entry_miss_ += glue_mode_ != 0 && !glue;
        rt_ok = PrepareRenderState(pipeline);
    }
    if (!BindResources(pipeline)) {
        return;
    }
    // Post-bind term, read after BindResources: it can flush, register an
    // image, transit a texture or observe a fault, and it resets the
    // feedback-loop target flag at entry.
    if (glue) {
        const auto& c = br_cache_;
        const bool bind_ok = c.valid && scheduler.CurrentTick() == c.token.tick &&
                             gens.mem_gen.load(std::memory_order_acquire) == c.token.mem_gen &&
                             gens.tex_gen.load(std::memory_order_acquire) == c.token.tex_gen &&
                             gens.pipe_gen.load(std::memory_order_acquire) == c.token.pipe_gen &&
                             gens.img_dirty_gen == c.token.img_dirty_gen &&
                             gens.meta_gen == c.meta_gen && gens.layout_gen == c.layout_gen &&
                             draw_samples_target_ == c.attachment_feedback_loop;
        glue_bind_miss_ += !bind_ok;
        glue = bind_ok;
    }
    const RenderState* state;
    if (glue && !glue_shadow) {
        state = &BrReplay(pipeline);
        glue_br_ok_ = true;
    } else {
        state = &BeginRendering(pipeline);
    }

    BindVertexBuffers(pipeline);
    const u32 first_index = 0;
    if (is_indexed) {
        BindIndexBuffer(index_offset);
    }
    if (pipeline->GetGraphicsKey().motion_vectors) {
        PrepareMotion(pipeline, *state, is_indexed, index_offset);
    }

    if (needs_barrier) {
        runtime.FlushBarriers();
    }

    pipeline->BindResources({bind_writes_, bind_write_n_}, push_data, bind_buffer_n_,
                            bind_image_n_);
    SelectDrawJitter(regs.num_indices <= 6 && regs.num_instances.NumInstances() <= 1);
    // Dyn term, after the scope replay wrote attachment_feedback_loop.
    if (glue) {
        const u32 flags = DynStateFlags(is_indexed);
        const bool dyn_ok_term =
            dyn_memo_.flags == flags &&
            scheduler.GetDynamicState().invalidate_gen == dyn_memo_.dyn_gen &&
            gens.pipe_gen.load(std::memory_order_acquire) == dyn_memo_.pipe_gen;
        glue_dyn_miss_ += !dyn_ok_term;
        glue = dyn_ok_term;
    }
    const bool dyn_ok = (glue && !glue_shadow) || UpdateDynamicState(pipeline, is_indexed);
    scheduler.BeginRendering(*state);
    if (glue_shadow && glue && !(rt_ok && glue_br_ok_ && dyn_ok)) {
        ++glue_div_;
    }
    glue_.armed = glue_mode_ != 0 && rt_ok && glue_br_ok_ && dyn_ok;
    glue_.gfx_stamp = gfx_stamp;
    glue_.pipeline = pipeline;
    glue_arms_ += glue_.armed;
    glue_hits_ += glue;

    const auto& vs_info = pipeline->GetStage(Shader::SwStage::Vertex);
    const auto& fetch_shader = pipeline->GetFetchShader();
    const auto [vertex_offset, instance_offset] = GetDrawOffsets(regs, vs_info, fetch_shader);

    BindPipelineDedup(vk::PipelineBindPoint::eGraphics, pipeline->Handle());

    const u32 num_indices = regs.num_indices;
    const u32 num_instances = regs.num_instances.NumInstances();
    if (is_indexed) {
        scheduler.Record([=](vk::CommandBuffer cmdbuf) {
            cmdbuf.drawIndexed(num_indices, num_instances, first_index, s32(vertex_offset),
                               instance_offset);
        });
    } else {
        scheduler.Record([=](vk::CommandBuffer cmdbuf) {
            cmdbuf.draw(num_indices, num_instances, vertex_offset, instance_offset);
        });
    }
    DebugState.IncDrawCall();
    scheduler.KickRecording();

    ResetBindings(false);
    if (flush_draw_interval_ != 0) {
        // The flush submits; it must not run under the guest-copy shared lock.
        copy_scope.reset();
        MaybeIntervalFlush(false);
    }
}

void Rasterizer::MaybeIntervalFlush(bool prone_write) {
    if (prone_write) {
        prone_run_ = true;
        ++prone_run_draws_;
    }
    // The run is submitted once a draw that does not write a prone buffer
    // ends it, or every 64 draws inside it; a flush the depth-clear guard
    // refuses leaves the run pending for the next draw.
    const bool force = prone_run_ && (!prone_write || prone_run_draws_ >= 64);
    const u64 tick = scheduler.CurrentTick();
    if (tick != flush_tick_) {
        flush_tick_ = tick;
        draws_since_flush_ = 0;
    }
    bool drain = false;
    if (!force && (flush_draw_interval_ == 0 || ++draws_since_flush_ < flush_draw_interval_)) {
        // If the GPU has retired everything submitted so far it is recording
        // into an idle ring; hand it this much of the open batch now.
        if (ring_drain_flush_draws_ == 0 || draws_since_flush_ < ring_drain_flush_draws_ ||
            (draws_since_flush_ & 31) != 0) {
            return;
        }
        // Counted before the vetoes: reach - polls is what the clear veto costs.
        ++drain_reach_;
        // The clear veto below is level-triggered, so a poll inside a clear
        // pass could never flush; do not pay its query. (A firing drain reads
        // the attachment again there; the second read cannot differ.)
        const auto& clear_ds = scheduler.GetRenderState().depth_stencil_attachment;
        if (clear_ds.depth_clear || clear_ds.stencil_clear) {
            return;
        }
        ++drain_polls_;
        if (!scheduler.IsFree(tick - 1)) {
            ++drain_busy_;
            return;
        }
        drain = true;
    }
    // A pending depth or stencil clear belongs to the open render scope:
    // BeginRendering re-derives the clear load op, so a scope re-begun after
    // a flush would clear the attachment a second time.
    const auto& ds = scheduler.GetRenderState().depth_stencil_attachment;
    if (ds.depth_clear || ds.stencil_clear) {
        return;
    }
    DropCopyHold(hold_drops_flush_);
    scheduler.Flush();
    if (drain) {
        ++drain_flushes_;
        drain_draw_sum_ += draws_since_flush_;
        drain_draw_max_ = std::max(drain_draw_max_, draws_since_flush_);
    }
    draws_since_flush_ = 0;
    if (force) {
        prone_run_ = false;
        prone_run_draws_ = 0;
        ++writer_flushes_;
    } else if (!drain) {
        ++interval_flushes_;
    }
}

void Rasterizer::BeginPacketRun() {
    ASSERT(!in_packet_run_);
    in_packet_run_ = true;
}

void Rasterizer::EndPacketRun() {
    in_packet_run_ = false;
    DropCopyHold(hold_drops_run_);
}

void Rasterizer::DropCopyHoldForCommands() {
    DropCopyHold(hold_drops_cmd_);
}

void Rasterizer::ArmCopyHold() {
    if (!run_copy_hold_) {
        run_copy_hold_.emplace(memory);
        ++hold_arms_;
    } else {
        ++hold_draws_covered_;
    }
}

void Rasterizer::DropCopyHold(u64& counter) {
    if (run_copy_hold_) {
        run_copy_hold_.reset();
        ++counter;
    }
}

void Rasterizer::DrawIndirect(bool is_indexed, VAddr arg_address, u32 offset, u32 stride,
                              u32 max_count, VAddr count_address, u16 vertex_sgpr_offset,
                              u16 instance_sgpr_offset) {
    RENDERER_TRACE;

    scheduler.PopPendingOperations();

    if (!FilterDraw()) {
        return;
    }

    const DrawIndirectParams params = {
        .vertex_sgpr_offset = vertex_sgpr_offset,
        .instance_sgpr_offset = instance_sgpr_offset,
    };
    const GraphicsPipeline* pipeline = pipeline_cache.GetGraphicsPipeline(params);
    if (!pipeline) {
        return;
    }

    // One shared-lock hold for the whole setup; placement rationale: see Draw.
    std::optional<Core::MemoryManager::GuestCopyScope> copy_scope;
    if (segment_copy_hold_ && in_packet_run_) {
        ArmCopyHold();
    } else if (batch_copy_lock_) {
        copy_scope.emplace(Core::Memory::Instance());
    }

    // Its UpdateDynamicState can refill the memo with another is_indexed and
    // pipeline, so the glue is disarmed rather than re-certified here.
    glue_.armed = false;
    PrepareRenderState(pipeline);
    if (!BindResources(pipeline)) {
        return;
    }
    const RenderState& state = BeginRendering(pipeline);

    BindVertexBuffers(pipeline);
    if (is_indexed) {
        BindIndexBuffer();
    }

    const auto size = stride * max_count;
    const auto [buffer, base] = buffer_cache.ObtainBuffer(arg_address + offset, size, false);
    needs_barrier |= runtime.IsBufferAccessed(buffer, base, size);
    bound_buffers.emplace_back(buffer, base, size, vk::AccessFlagBits2::eIndirectCommandRead);

    const VideoCore::Buffer* count_buffer;
    u64 count_offset;
    if (count_address != 0) {
        std::tie(count_buffer, count_offset) = buffer_cache.ObtainBuffer(count_address, 4, false);
        needs_barrier |= runtime.IsBufferAccessed(count_buffer, count_offset, 4);
        bound_buffers.emplace_back(count_buffer, count_offset, 4,
                                   vk::AccessFlagBits2::eIndirectCommandRead);
    }

    if (needs_barrier) {
        runtime.FlushBarriers();
    }

    pipeline->BindResources({bind_writes_, bind_write_n_}, push_data, bind_buffer_n_,
                            bind_image_n_);
    SelectDrawJitter(false);
    UpdateDynamicState(pipeline, is_indexed);
    scheduler.BeginRendering(state);

    BindPipelineDedup(vk::PipelineBindPoint::eGraphics, pipeline->Handle());

    const vk::Buffer args = buffer->Handle();
    const vk::Buffer count = count_address != 0 ? count_buffer->Handle() : vk::Buffer{};
    if (is_indexed) {
        ASSERT(sizeof(VkDrawIndexedIndirectCommand) == stride);

        if (count_address != 0) {
            scheduler.Record([=](vk::CommandBuffer cmdbuf) {
                cmdbuf.drawIndexedIndirectCount(args, base, count, count_offset, max_count, stride);
            });
        } else {
            scheduler.Record([=](vk::CommandBuffer cmdbuf) {
                cmdbuf.drawIndexedIndirect(args, base, max_count, stride);
            });
        }
        DebugState.IncDrawCall();
    } else {
        ASSERT(sizeof(VkDrawIndirectCommand) == stride);

        if (count_address != 0) {
            scheduler.Record([=](vk::CommandBuffer cmdbuf) {
                cmdbuf.drawIndirectCount(args, base, count, count_offset, max_count, stride);
            });
        } else {
            scheduler.Record([=](vk::CommandBuffer cmdbuf) {
                cmdbuf.drawIndirect(args, base, max_count, stride);
            });
        }
        DebugState.IncDrawCall();
    }
    scheduler.KickRecording();

    ResetBindings(false);
}

void Rasterizer::DispatchDirect() {
    RENDERER_TRACE;

    scheduler.PopPendingOperations();

    const auto& cs_program = liverpool->GetCsRegs();
    const ComputePipeline* pipeline = pipeline_cache.GetComputePipeline();
    if (!pipeline) {
        return;
    }

    const auto& cs = pipeline->GetStage(Shader::SwStage::Compute);
    if (ExecuteShaderHLE(cs, liverpool->regs, cs_program, *this)) {
        return;
    }

    // One shared-lock hold for the whole setup; placement rationale: see Draw.
    std::optional<Core::MemoryManager::GuestCopyScope> copy_scope;
    if (segment_copy_hold_ && in_packet_run_) {
        ArmCopyHold();
    } else if (batch_copy_lock_) {
        copy_scope.emplace(Core::Memory::Instance());
    }

    if (!BindResources(pipeline)) {
        return;
    }

    if (needs_barrier) {
        runtime.FlushBarriers();
    }

    constexpr u64 Gr2AaHash = 0x6f705679;
    bool fsr = false;
    if (cs.pgm_hash == Gr2AaHash) {
        Fsr411TestStep();
        const bool enabled = EmulatorSettings.IsFsr411Enabled();
        fsr = enabled && fsr411_test_mode_ != 3 && RunFsr411();
        fsr411_continuous = fsr;
        // No jitter while the game's AA runs (FSR off, or the guard refused the dispatch).
        if (!fsr) {
            fsr411_depth = {};
        }
        // The menu switch, and a permanent FSR failure, reach the character pipelines from the
        // next frame on; a frame the guard refuses keeps them.
        pipeline_cache.SetObjectMotion(enabled && fsr411_pass.IsAvailable() &&
                                       object_motion.Enabled());
        DebugState.fsr411_state.store(fsr ? 2u + (fsr411_jittered_draws != 0) : 1u,
                                      std::memory_order_relaxed);
        DebugState.fsr411_frames.store(fsr411_runs, std::memory_order_relaxed);
        fsr411_jittered_draws = fsr411_depth_draws = 0;
    }
    if (!fsr) {
        scheduler.EndRendering();
        pipeline->BindResources({bind_writes_, bind_write_n_}, push_data, bind_buffer_n_,
                                bind_image_n_);

        scheduler.Record([handle = pipeline->Handle(), x = u32(cs_program.dim_x),
                          y = u32(cs_program.dim_y),
                          z = u32(cs_program.dim_z)](vk::CommandBuffer cmdbuf) {
            cmdbuf.bindPipeline(vk::PipelineBindPoint::eCompute, handle);
            cmdbuf.dispatch(x, y, z);
        });
    }
    DebugState.IncDispatch();
    scheduler.KickRecording();

    ResetBindings(true);
    if (flush_draw_interval_ != 0) {
        copy_scope.reset();
        MaybeIntervalFlush(false);
    }
}

bool Rasterizer::RunFsr411() {
    // GR2's AA (FXAA and a history blend): 0 color (sRGB), 1 stencil (redirected to the scene
    // depth), 2 velocity, 3 history (unused here), 4 output (storage). The bind has already moved
    // the inputs to read layouts behind a barrier that covers compute.
    constexpr u32 Count = 5;
    if (!fsr411_pass.IsAvailable() || image_bindings.n != Count || image_infos.size() < Count) {
        return false;
    }
    std::array<VideoCore::Image*, Count> images;
    for (u32 i = 0; i < Count; ++i) {
        if (!image_bindings[i].image_id || !image_infos[i].imageView) {
            return false;
        }
        images[i] = &texture_cache.GetImage(image_bindings[i].image_id);
    }
    if (fsr411_runs < 2) {
        for (u32 i = 0; i < Count; ++i) {
            const auto& info = images[i]->info;
            LOG_INFO(Render_Vulkan,
                     "FSR 4.1.1 AA binding {}: image {} at {:#x} {} {}x{} depth={} storage={} {}",
                     i, image_bindings[i].image_id.index, info.guest_address,
                     vk::to_string(info.pixel_format), info.size.width, info.size.height,
                     info.props.is_depth != 0,
                     image_bindings[i].desc.type == VideoCore::TextureCache::BindingType::Storage,
                     vk::to_string(image_infos[i].imageLayout));
        }
    }
    const auto& size = images[0]->info.size;
    bool shape = !images[0]->info.props.is_depth && images[1]->info.props.is_depth &&
                 images[2]->info.pixel_format == vk::Format::eR16G16Sfloat &&
                 image_bindings[4].desc.type == VideoCore::TextureCache::BindingType::Storage;
    for (const auto* image : images) {
        shape &= image->info.size.width == size.width && image->info.size.height == size.height;
    }
    if (!shape) {
        if (!fsr411_shape_warned) {
            LOG_WARNING(Render_Vulkan, "FSR 4.1.1: the AA dispatch has unexpected bindings, "
                                       "the game's AA runs instead");
            fsr411_shape_warned = true;
        }
        return false;
    }

    VideoCore::ImageViewInfo depth_info{};
    depth_info.format = vk::Format::eR32Sfloat; // the view gets the depth aspect
    const auto input = [&](u32 i, vk::ImageView view) {
        return Fsr411::Image{static_cast<VkImage>(images[i]->GetImage()),
                             static_cast<VkImageView>(view), size.width, size.height,
                             static_cast<VkImageLayout>(image_infos[i].imageLayout)};
    };
    // A gap: the last AA dispatch ran the game's AA (FSR off, test mode 3, a refused dispatch),
    // or many flips passed without one (a load or a menu). The characters' history and the
    // marks start again too. ponytail: camera cuts keep the history.
    const bool reset = !fsr411_continuous || fsr411_flips > 4;
    const float sharpness = EmulatorSettings.GetFsr411Sharpness() / 100.0f;
    // The jitter the scene drew with; none on the first frame (the depth was not known yet).
    // GR2_FSR411_INVERT_JITTER flips the sign given to FSR, for a test of the convention.
    static const float jitter_sign = std::getenv("GR2_FSR411_INVERT_JITTER") ? -1.0f : 1.0f;
    const auto jitter = Fsr411Jitter(fsr411_jittered_draws ? fsr411_jitter_index : 0);
    const float sign = jitter_sign;
    // The characters' vectors over the game's (test mode 1: without the marks of uncovered
    // background; 2 shows the game's image).
    object_motion.Enable();
    const bool object =
        fsr411_test_mode_ != 2 && object_motion.PrepareRead(size.width, size.height);
    const auto view = fsr411_test_mode_ == 2   ? Fsr411Pass::AaView::Input
                      : fsr411_test_mode_ == 4 ? Fsr411Pass::AaView::Motion
                                               : Fsr411Pass::AaView::Fsr;
    Fsr411::Frame frame{
        .color = input(0, image_infos[0].imageView),
        .depth = input(1, images[1]->FindViewHandle(depth_info)),
        .motion = input(2, image_infos[2].imageView),
        .jitter = {sign * jitter[0], sign * jitter[1]},
        // The game stores previous minus current in NDC, y up.
        .motion_scale = {0.5f * size.width, -0.5f * size.height},
        .sharpness = sharpness,
        .sharpen = sharpness > 0.0f,
        .reset = reset,
    };
    if (!fsr411_pass.RecordAa(frame, image_infos[4].imageView,
                              object ? object_motion.View(size.width, size.height)
                                     : vk::ImageView{},
                              view, fsr411_test_mode_ != 1)) {
        return false;
    }
    // The cached render state may hold the view of a replaced image.
    if (object_motion.Enabled() && object_motion.EndFrame(size.width, size.height, reset)) {
        br_cache_.valid = false;
    }
    if (frame.reset && fsr411_resets++ < 50) {
        LOG_INFO(Render_Vulkan, "FSR 4.1.1: history reset {} after {} flips", fsr411_resets,
                 fsr411_flips);
    }
    // A check of the jitter selection: no scene-depth draws means the depth ids differ; none
    // jittered with some on the depth means the flip window or the shape filter shut them out.
    if (fsr411_runs < 4 || fsr411_runs % 3600 == 0) {
        LOG_INFO(Render_Vulkan,
                 "FSR 4.1.1: frame {} jitter ({:.4f}, {:.4f}), {} of {} scene-depth draws "
                 "jittered, depth image {}, {} flips",
                 fsr411_runs, frame.jitter[0], frame.jitter[1], fsr411_jittered_draws,
                 fsr411_depth_draws, image_bindings[1].image_id.index, fsr411_flips);
    }
    fsr411_depth = image_bindings[1].image_id;
    fsr411_flips = 0;
    fsr411_jitter_index = fsr411_jitter_index % 8 + 1;
    ++fsr411_runs;
    return true;
}

// FSR 4.1.1 object motion: a motion pipeline's draw gets history slots on the scene of a frame FSR
// runs on (frames end at the AA dispatch). Its identity across frames: the vertex shader, the
// vertex buffer descriptors, the index list (address and contents), counts, offsets, and the
// number of identical draws before it in the frame (motion_history.h). No blended draws:
// particles and effects would write vectors of respawned or rewritten vertices. (GR2's ink
// outline is a geometry-shader pass, outside the selection; FSR's 3x3 pick covers its 1 pixel.)
void Rasterizer::PrepareMotion(const GraphicsPipeline* pipeline, const RenderState& state,
                               bool is_indexed, u32 index_offset) {
    ++object_motion.draws;
    if (!fsr411_depth || db_desc.first != fsr411_depth || !motion_geometry_ ||
        !state.color_attachments[Shader::MotionVectors::Output].image_view) {
        return;
    }
    const auto& regs = liverpool->regs;
    const auto& vs = pipeline->GetStage(Shader::SwStage::Vertex);
    if ((regs.blend_control[0].enable && !regs.color_buffers[0].info.blend_bypass) ||
        !regs.depth_control.depth_write_enable) {
        ++object_motion.blended;
        return;
    }
    const auto [base_vertex, first_instance] = GetDrawOffsets(regs, vs, pipeline->GetFetchShader());
    const u32 count = regs.num_indices;
    Motion::VertexRange range{base_vertex, count};
    VAddr index_address = 0;
    u64 topology = 0;
    if (is_indexed) {
        const u32 index_size =
            regs.index_buffer_type.index_type == AmdGpu::IndexType::Index16 ? 2u : 4u;
        index_address = regs.index_base_address.Address<VAddr>() + u64(index_offset) * index_size;
        const u64 bytes = u64(count) * index_size;
        if (!memory->IsValidGpuMapping(index_address, 0) ||
            memory->ClampRangeSize(index_address, bytes) != bytes) {
            return;
        }
        const bool restart = regs.enable_primitive_restart != 0;
        const auto scanned = object_motion.IndexRange(
            {index_address, count, index_size, s32(base_vertex), restart}, [&] {
                const auto* data = reinterpret_cast<const void*>(index_address);
                const auto found =
                    index_size == 2
                        ? Motion::IndexedRange(std::span(static_cast<const u16*>(data), count),
                                               s32(base_vertex), restart)
                        : Motion::IndexedRange(std::span(static_cast<const u32*>(data), count),
                                               s32(base_vertex), restart);
                return Motion::IndexRangeCache::Result{found, XXH3_64bits(data, bytes)};
            });
        range = scanned.range;
        topology = scanned.topology;
    }
    push_data.motion = object_motion.PrepareDraw({
        .shader = vs.pgm_hash,
        .geometry = motion_geometry_,
        .indices = index_address,
        .topology = topology,
        .index_count = count,
        .instances = regs.num_instances.NumInstances(),
        .first_instance = first_instance,
        .vertices = range,
    });
}

void Rasterizer::DispatchIndirect(VAddr address, u32 offset, u32 size) {
    RENDERER_TRACE;

    scheduler.PopPendingOperations();

    const auto& cs_program = liverpool->GetCsRegs();
    const ComputePipeline* pipeline = pipeline_cache.GetComputePipeline();
    if (!pipeline) {
        return;
    }
    if (segment_copy_hold_ && in_packet_run_) {
        ArmCopyHold();
    }

    if (!BindResources(pipeline)) {
        return;
    }

    const auto [buffer, base] = buffer_cache.ObtainBuffer(address + offset, size, false);
    needs_barrier |= runtime.IsBufferAccessed(buffer, base, size);
    bound_buffers.emplace_back(buffer, base, size, vk::AccessFlagBits2::eIndirectCommandRead);

    if (needs_barrier) {
        runtime.FlushBarriers();
    }

    scheduler.EndRendering();
    pipeline->BindResources({bind_writes_, bind_write_n_}, push_data, bind_buffer_n_,
                            bind_image_n_);

    scheduler.Record(
        [handle = pipeline->Handle(), args = buffer->Handle(), base](vk::CommandBuffer cmdbuf) {
            cmdbuf.bindPipeline(vk::PipelineBindPoint::eCompute, handle);
            cmdbuf.dispatchIndirect(args, base);
        });
    DebugState.IncDispatch();
    scheduler.KickRecording();

    ResetBindings(true);
}

u64 Rasterizer::Flush() {
    DropCopyHold(hold_drops_wait_);
    const u64 current_tick = scheduler.CurrentTick();
    SubmitInfo info{};
    scheduler.Flush(info);
    return current_tick;
}

void Rasterizer::Finish() {
    DropCopyHold(hold_drops_wait_);
    scheduler.Finish();
}

void Rasterizer::OnSubmit() {
    const u64 frame = DebugState.GetFrameNum();
    // Guest packet census. Deliberately outside the skipcache gate below: it describes what the
    // title submits, not how this fork caches. A non-zero occl or setpred means the title drives
    // the occlusion path, which shadPS4 currently answers with a fixed "visible" result.
    static u64 last_packet_frame = 0;
    if (frame - last_packet_frame >= 300) {
        last_packet_frame = frame;
        auto& pk = liverpool->packet_stats;
        auto& rs = liverpool->run_stats;
        // The six opcodes that most often end a register run, ranked rather than a residual.
        std::string brk;
        for (u32 n = 0; n < 6; ++n) {
            u32 top = 0;
            u64 top_count = 0;
            for (u32 op = 0; op < rs.break_opcode.size(); ++op) {
                if (rs.break_opcode[op] > top_count) {
                    top_count = rs.break_opcode[op];
                    top = op;
                }
            }
            if (top_count == 0) {
                break;
            }
            brk += fmt::format("{}0x{:02x}:{}", brk.empty() ? "" : ",", top, top_count);
            rs.break_opcode[top] = 0;
        }
        LOG_INFO(Render,
                 "PACKETS draws={} predicated={} dispatch={} occl={} setpred={} run={} runs={} "
                 "outer={} brk={} per300f",
                 pk.draws, pk.predicated_draws, pk.dispatches, pk.occlusion_events,
                 pk.set_predication, rs.run_packets, rs.runs, rs.outer_packets, brk);
        pk = {};
        rs = {};
    }
    auto& skipcache = Skipcache::Framework::Instance();
    if (skipcache.Active()) {
        static u64 last_report_frame = 0;
        if (frame - last_report_frame >= 300) {
            last_report_frame = frame;
            EmitSkipcacheTelemetry(skipcache);
        }
    }
    skipcache.OnSubmit(DebugState.GetFrameNum(), DebugState.IsGuestThreadsPaused());
    buffer_cache.TickFrame();
    texture_cache.ProcessDownloadImages();
    texture_cache.RunGarbageCollector();
    runtime.TickFrame();
}

void Rasterizer::OnFence() {
    // The downloads wait on the GPU, so the guest-copy hold goes first.
    if (texture_cache.HasPendingDownloads()) {
        DropCopyHold(hold_drops_wait_);
    }
    texture_cache.ProcessDownloadImages();
}

void Rasterizer::EmitSkipcacheTelemetry(Skipcache::Framework& skipcache) {
    const u64 hz = tsc_hz_;
    const auto ms = [hz](u64 ns) { return hz ? ns * 1000 / hz : 0; };
    if (bindscratch_calls_) {
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] BINDSCRATCH calls={} binds={} bindmax={} infos={} "
                 "infomax={} per300f",
                 bindscratch_calls_, bindscratch_binds_, bindscratch_bindmax_, bindscratch_infos_,
                 bindscratch_infomax_);
        bindscratch_calls_ = bindscratch_binds_ = bindscratch_bindmax_ = 0;
        bindscratch_infos_ = bindscratch_infomax_ = 0;
    }
    if (const auto rp = scheduler.DrainRenderScopeStats(); rp.calls) {
        LOG_INFO(Render_Skipcache, "[SkipCache] RPASS calls={} restarts={} interrupted={} per300f",
                 rp.calls, rp.restarts, rp.interrupted);
    }
    auto& ws = scheduler.WaitStats();
    LOG_INFO(Render_Skipcache,
             "[SkipCache] WAITS finish={}/{}ms ring={}/{}ms fault={}/{}ms "
             "dlbuf={}/{}ms dlimg={}/{}ms per300f",
             ws[0].count, ms(ws[0].ns), ws[1].count, ms(ws[1].ns), ws[2].count, ms(ws[2].ns),
             ws[3].count, ms(ws[3].ns), ws[4].count, ms(ws[4].ns));
    ws = {};
    if (const auto rec = scheduler.DrainRecorderStats(); rec.enabled) {
        std::string sites;
        for (const auto& site : rec.sites) {
            if (site.count != 0) {
                fmt::format_to(std::back_inserter(sites), " {}:{}={}",
                               std::string_view{site.file}.substr(
                                   std::string_view{site.file}.find_last_of('/') + 1),
                               site.line, site.count);
            }
        }
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] RECORDER syncs={} sync={}ms blocked={} chunks={} kicks={} "
                 "forced={} sites:{} per300f",
                 rec.syncs, ms(rec.sync_ticks), rec.blocked, rec.chunks, rec.kicks, rec.forced,
                 sites);
    }
    if (const auto up = buffer_cache.DrainUploadProbe(); up.enabled) {
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] UPLOADPROBE uploads={} inline={} bytes={} ticks={} "
                 "hit_last_tick={} hit_any_tick={} hit_last_frame={} hit_any_frame={} "
                 "overflow={} sizes=<64:{},64-127:{},128-191:{},192-1K:{},1K+:{} per300f",
                 up.uploads, up.inline_uploads, up.bytes, up.ticks, up.hit_last_tick,
                 up.hit_any_tick, up.hit_last_frame, up.hit_any_frame, up.overflow, up.sizes[0],
                 up.sizes[1], up.sizes[2], up.sizes[3], up.sizes[4]);
    }
    if (const auto dd = buffer_cache.DrainUploadDedup(); dd.enabled) {
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] UPLOADDEDUP hits={} misses={} bytes_saved={} overflow={} per300f",
                 dd.hits, dd.misses, dd.bytes_saved, dd.overflow);
    }
    if (tracker_lock_spin_) {
        const auto tl = VideoCore::RegionLock::Drain();
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] TRKLOCK contended={} spun={} blocked={} rounds_used={} "
                 "per300f",
                 tl.contended, tl.spun, tl.blocked, tl.rounds_used);
    }
    if (flush_draw_interval_ != 0) {
        LOG_INFO(Render_Skipcache, "[SkipCache] IFLUSH count={} per300f", interval_flushes_);
        interval_flushes_ = 0;
    }
    if (ring_drain_flush_draws_ != 0) {
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] DRAINFLUSH fired={} reach={} polls={} busy={} drawsum={} "
                 "drawmax={} per300f",
                 std::exchange(drain_flushes_, u64{0}), std::exchange(drain_reach_, u32{0}),
                 std::exchange(drain_polls_, u64{0}), std::exchange(drain_busy_, u64{0}),
                 std::exchange(drain_draw_sum_, u64{0}), std::exchange(drain_draw_max_, u32{0}));
    }
    if (segment_copy_hold_) {
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] COPYHOLD arms={} covered={} drops_run={} drops_flush={} "
                 "drops_wait={} drops_cmd={} compiles={} per300f",
                 hold_arms_, hold_draws_covered_, hold_drops_run_, hold_drops_flush_,
                 hold_drops_wait_, hold_drops_cmd_, hold_compiles_);
        hold_arms_ = hold_draws_covered_ = hold_drops_run_ = hold_drops_flush_ = hold_drops_wait_ =
            hold_drops_cmd_ = hold_compiles_ = 0;
    }
    if (const auto bw = Core::MemoryManager::DrainBackingWriteStats(); bw.calls) {
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] BACKWRITE calls={} hits={} hitKiB={} missKiB={} multi={} "
                 "per300f",
                 bw.calls, bw.hits, bw.hit_bytes >> 10, bw.miss_bytes >> 10, bw.multi);
    }
    pipeline_cache.DumpColorMaskStats(scheduler.GetDynamicState().DrainColorWriteMaskSkips());
    pipeline_cache.DumpKeyReuseStats();
    pipeline_cache.DumpProgramIdentityStats();
    pipeline_cache.DumpSpecFpStats();
    pipeline_cache.DumpSharpReadStats();
    pipeline_cache.DumpRuntimeInfoMemoStats();
    pipeline_cache.DumpLayoutStats();
    pipeline_cache.DumpHeapPipelineStats();
    pipeline_cache.DumpDescHeapStats();
    if (const auto vm = texture_cache.DrainViewMemoStats(); vm.hits || vm.slow) {
        LOG_INFO(Render_Skipcache, "[SkipCache] VIEWMEMO hits={} slow={} writebacks={} per300f",
                 vm.hits, vm.slow, vm.writebacks);
    }
    if (skipcache.ActiveMode() == Skipcache::Mode::Forced) {
        const auto& fc = skipcache.Counters(Skipcache::CacheId::FindImage);
        if (fc.eligible != findimg_last_.eligible) {
            const auto d = [&](u64 Skipcache::CacheCounters::* f) {
                return fc.*f - findimg_last_.*f;
            };
            LOG_INFO(Render_Skipcache,
                     "[SkipCache] FINDIMG probes={} hits={} cold={} key={} gen={} view={} "
                     "veto={} vfy={}/{}/{} per300f",
                     d(&Skipcache::CacheCounters::eligible), d(&Skipcache::CacheCounters::hits),
                     d(&Skipcache::CacheCounters::miss_cold),
                     d(&Skipcache::CacheCounters::miss_key),
                     fc.miss_gen[Skipcache::LaneTex] - findimg_last_.miss_gen[Skipcache::LaneTex],
                     fc.veto[1] - findimg_last_.veto[1], fc.veto[0] - findimg_last_.veto[0],
                     d(&Skipcache::CacheCounters::verify_clean),
                     d(&Skipcache::CacheCounters::verify_diverged),
                     d(&Skipcache::CacheCounters::verify_aborted));
            findimg_last_ = fc;
        }
        // draw_glue_memo: the glued draws count as probes and hits of the three
        // caches they stood in for, folded once per window so probes= stays equal
        // to draws; shadow mode folds nothing.
        if (glue_mode_ != 0) {
            if (glue_mode_ != 3) {
                for (const auto id :
                     {Skipcache::CacheId::PrepareRt, Skipcache::CacheId::BeginRendering,
                      Skipcache::CacheId::DynState}) {
                    auto& ctr = skipcache.Counters(id);
                    ctr.eligible += glue_hits_;
                    ctr.hits += glue_hits_;
                }
            }
            LOG_INFO(Render_Skipcache,
                     "[SkipCache] GLUE probes={} hits={} entry={} bind={} dyn={} arms={} "
                     "div={} per300f",
                     glue_probes_, glue_hits_, glue_entry_miss_, glue_bind_miss_, glue_dyn_miss_,
                     glue_arms_, glue_div_);
            glue_probes_ = glue_hits_ = glue_entry_miss_ = glue_bind_miss_ = glue_dyn_miss_ =
                glue_arms_ = glue_div_ = 0;
        }
        // The render scope and render target caches are probed on the same draw entry.
        // RTMEMO veto= prints 0 in release: the identity audit behind it is debug-only.
        const auto& bc = skipcache.Counters(Skipcache::CacheId::BeginRendering);
        const auto& rc = skipcache.Counters(Skipcache::CacheId::PrepareRt);
        if (bc.eligible != br_last_.eligible) {
            const auto lane = [&](Skipcache::MissLane l) {
                return bc.miss_gen[l] - br_last_.miss_gen[l];
            };
            u64 vetoes = 0;
            for (size_t i = 0; i < bc.veto.size(); ++i) {
                vetoes += bc.veto[i] - br_last_.veto[i];
            }
            // mem= is the moved-generation probes the attachment words
            // could not re-certify (every one of them with
            // br_mem_fast_state off); memok= the ones they did.
            LOG_INFO(Render_Skipcache,
                     "[SkipCache] BRRT br={}/{} brpop={}/{} key={} reg={} tick={} mem={} "
                     "tex={} idg={} veto={} vdepth={} vcolor={} vfbl={} same={} "
                     "sameopen={} memok={} per300f",
                     bc.eligible - br_last_.eligible, bc.hits - br_last_.hits,
                     bc.populated - br_last_.populated,
                     bc.populate_refused - br_last_.populate_refused,
                     bc.miss_key - br_last_.miss_key, lane(Skipcache::LaneReg),
                     lane(Skipcache::LaneTick), lane(Skipcache::LaneMem), lane(Skipcache::LaneTex),
                     lane(Skipcache::LaneImgDirty), vetoes, br_veto_depth_, br_veto_color_,
                     br_veto_fbl_, br_same_state_, br_same_open_, br_mem_recert_);
            br_last_ = bc;
            br_veto_depth_ = br_veto_color_ = br_veto_fbl_ = br_same_state_ = br_same_open_ =
                br_mem_recert_ = 0;
        }
        if (rc.eligible != rt_last_.eligible) {
            const auto d = [&](u64 Skipcache::CacheCounters::* f) { return rc.*f - rt_last_.*f; };
            LOG_INFO(Render_Skipcache,
                     "[SkipCache] RTMEMO probes={} hits={} cold={} key={} reg={} tex={} "
                     "pipe={} veto={} stampmv={} bits={} gfxmv={} per300f",
                     d(&Skipcache::CacheCounters::eligible), d(&Skipcache::CacheCounters::hits),
                     d(&Skipcache::CacheCounters::miss_cold),
                     d(&Skipcache::CacheCounters::miss_key),
                     rc.miss_gen[Skipcache::LaneReg] - rt_last_.miss_gen[Skipcache::LaneReg],
                     rc.miss_gen[Skipcache::LaneTex] - rt_last_.miss_gen[Skipcache::LaneTex],
                     rc.miss_gen[Skipcache::LanePipe] - rt_last_.miss_gen[Skipcache::LanePipe],
                     rc.veto[0] - rt_last_.veto[0], rt_stamp_moves_, rc.veto[1] - rt_last_.veto[1],
                     rt_gfx_moves_);
            rt_last_ = rc;
            rt_stamp_moves_ = 0;
            rt_gfx_moves_ = 0;
        }
    }
    if (const auto& dc = skipcache.Counters(Skipcache::CacheId::DynState);
        dc.eligible != dynstate_last_.eligible) {
        const auto d = [&](u64 Skipcache::CacheCounters::* f) { return dc.*f - dynstate_last_.*f; };
        const u64 gfx_stamp = liverpool->GetGfxStateStamp();
        const u64 dyn_stamp = liverpool->GetDynStateStamp();
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] DYNSTATE probes={} hits={} reg={} key={} gen={} stamp={} "
                 "dyn={} per300f",
                 d(&Skipcache::CacheCounters::eligible), d(&Skipcache::CacheCounters::hits),
                 dc.miss_gen[Skipcache::LaneReg] - dynstate_last_.miss_gen[Skipcache::LaneReg],
                 d(&Skipcache::CacheCounters::miss_key),
                 dc.miss_gen[Skipcache::LaneTick] + dc.miss_gen[Skipcache::LanePipe] -
                     dynstate_last_.miss_gen[Skipcache::LaneTick] -
                     dynstate_last_.miss_gen[Skipcache::LanePipe],
                 gfx_stamp - gfx_stamp_last_, dyn_stamp - dyn_stamp_last_);
        dynstate_last_ = dc;
        gfx_stamp_last_ = gfx_stamp;
        dyn_stamp_last_ = dyn_stamp;
    }
    if (const auto rf = liverpool->DrainRegFunnelStats(); rf.calls) {
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] REGFUNNEL calls={} classified={} rtclass={} per300f", rf.calls,
                 rf.classified, rf.classified_rt);
    }
    if (bindpf_img_) {
        LOG_INFO(Render_Skipcache, "[SkipCache] BINDPF img={} backing={} per300f", bindpf_img_,
                 bindpf_backing_);
        bindpf_img_ = bindpf_backing_ = 0;
    }
    if (bind_lean_) {
        LOG_INFO(Render_Skipcache, "[SkipCache] BINDLEAN primes={} full={} per300f",
                 bindlean_primes_, bindlean_full_);
        bindlean_primes_ = bindlean_full_ = 0;
    }
    if (bind_write_plan_ != 0) {
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] BINDPLAN binds={} hits={} builds={} dyn={} defer={} "
                 "mismatch={} flat={} per300f",
                 bindplan_binds_, bindplan_hits_, bindplan_builds_, bindplan_dyn_, bindplan_defer_,
                 bindplan_mismatch_, bindplan_flat_);
        bindplan_binds_ = bindplan_hits_ = bindplan_builds_ = bindplan_dyn_ = bindplan_defer_ =
            bindplan_mismatch_ = bindplan_flat_ = 0;
    }
    if (bind_noop_) {
        const auto bn = texture_cache.DrainBindNoopStats();
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] BINDNOOP hits={} slow={} records={} zero={} per300f", bindnoop_hits_,
                 bindnoop_slow_, bn.records, bn.zero);
        bindnoop_hits_ = bindnoop_slow_ = 0;
    }
    if (memo_first_) {
        const auto ts = texture_cache.DrainTsGateStats();
        LOG_INFO(Render_Skipcache, "[SkipCache] TSGATE calls={} rejects={} per300f", ts.calls,
                 ts.rejects);
    }
    if (const auto af = texture_cache.DrainAddrFilterStats(); af.calls) {
        LOG_INFO(Render_Skipcache, "[SkipCache] ADDRFILT calls={} cands={} fast={} walk={} per300f",
                 af.calls, af.cands, af.fast, af.walk);
    }
    if (const auto iu = texture_cache.DrainImageUpdateStats(); iu.fast || iu.relock || iu.full) {
        LOG_INFO(Render_Skipcache, "[SkipCache] IMGUPD fast={} relock={} full={} per300f", iu.fast,
                 iu.relock, iu.full);
    }
    if (const auto lz = texture_cache.DrainLruLazyStats(); lz.enabled) {
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] LRULAZY gcruns={} hard={} visits={} maxvisit={} relinks={} "
                 "frees={} per300f",
                 lz.gc_runs, lz.hard, lz.visits, lz.maxvisit, lz.relinks, lz.frees);
    }
    if (const auto fw = texture_cache.DrainFindImageWayStats(); fw.ways) {
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] FINDIMGWAYS ways={} entries={} hits={}/{}/{}/{} evict={} "
                 "per300f",
                 fw.ways, fw.entries, fw.hits[0], fw.hits[1], fw.hits[2], fw.hits[3], fw.evictions);
    }
    if (const auto fh = texture_cache.DrainFindImageHintStats(); fh.probes) {
        LOG_INFO(Render_Skipcache, "[SkipCache] FINDIMGHINT probes={} hits={} none={} per300f",
                 fh.probes, fh.hits, fh.none);
    }
    if (const auto rv = texture_cache.DrainMemoRangeStats(); rv.enabled) {
        LOG_INFO(Render_Skipcache, "[SkipCache] FINDIMGRV walks={} inval={} bumps={} per300f",
                 rv.walks, rv.inval, rv.bumps);
    }
    if (const auto ss = texture_cache.DrainSamplerStats(); ss.calls) {
        LOG_INFO(Render_Skipcache, "[SkipCache] SAMPLER calls={} slow={} touches={} map={} per300f",
                 ss.calls, ss.slow, ss.touches, ss.map);
    }
    if (const auto dd = skipcache.DrainDescDeltaStats(); dd.probes || dd.heap) {
        // key + gen + cold + veto0 + whole == probes - hits - partial, so
        // whole is defined by that identity rather than counted twice.
        const auto& dc = skipcache.Counters(Skipcache::CacheId::DescDelta);
        const u64 key = dc.miss_key - desc_last_.miss_key;
        const u64 gen = dc.miss_gen[Skipcache::LaneTick] - desc_last_.miss_gen[Skipcache::LaneTick];
        const u64 cold = dc.miss_cold - desc_last_.miss_cold;
        const u64 veto0 = dc.veto[0] - desc_last_.veto[0];
        const u64 misses = dd.probes - dd.hits - dd.partial;
        const u64 whole = misses - std::min<u64>(misses, key + gen + cold + veto0);
        desc_last_ = dc;
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] DESCDELTA probes={} hits={} partial={} descs={} pushed={} "
                 "split={} runs={} key={} gen={} cold={} whole={} heap={} heapdescs={} "
                 "heap32={} heap40={} heap48={} heap64={} heapbig={} heapimg={} "
                 "heapsmp={} flat={} unflat={} extmiss={} per300f",
                 dd.probes, dd.hits, dd.partial, dd.descs, dd.pushed, dd.split, dd.runs, key, gen,
                 cold, whole, dd.heap, dd.heap_descs, dd.heap_hist[0], dd.heap_hist[1],
                 dd.heap_hist[2], dd.heap_hist[3], dd.heap_hist[4], dd.heap_images,
                 dd.heap_samplers, dd.flat, dd.unflat, dd.extmiss);
    }
    if (const auto inv = texture_cache.DrainInvalidateFilterStats(); inv.probes) {
        LOG_INFO(Render_Skipcache, "[SkipCache] IMGFAULT probes={} skips={} unsound={} per300f",
                 inv.probes, inv.skips, inv.unsound);
    }
    if (const auto pc = skipcache.DrainPushConstStats(); pc.probes) {
        LOG_INFO(Render_Skipcache, "[SkipCache] PUSHCONST probes={} hits={} per300f", pc.probes,
                 pc.hits);
    }
    if (pushvp_probes_) {
        LOG_INFO(Render_Skipcache, "[SkipCache] PUSHVP probes={} hits={} bow={} per300f",
                 pushvp_probes_, pushvp_hits_, pushvp_bow_);
        pushvp_probes_ = pushvp_hits_ = pushvp_bow_ = 0;
    }
    if (vinput_calls_) {
        LOG_INFO(Render_Skipcache, "[SkipCache] VINPUT calls={} set={} per300f", vinput_calls_,
                 vinput_sets_);
        vinput_calls_ = vinput_sets_ = 0;
    }
    if (vlayout_calls_) {
        LOG_INFO(Render_Skipcache, "[SkipCache] VLAYOUT calls={} builds={} per300f", vlayout_calls_,
                 vlayout_builds_);
        vlayout_calls_ = vlayout_builds_ = 0;
    }
    const auto fs = buffer_cache.DrainFastPathStats();
    const auto [barrier_adds, barrier_skips] = runtime.DrainBarrierAddStats();
    const u64 stream_skips = runtime.DrainUntrackedSkips();
    if (barrier_adds || fs.resident_checks || stream_skips || fs.sync_peeks) {
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] FASTPATH barrier={}/{} resident={}/{} stream={} sync={}/{} per300f",
                 barrier_skips, barrier_adds, fs.resident_hits, fs.resident_checks, stream_skips,
                 fs.sync_clean, fs.sync_peeks);
    }
    if (auto& lane = VideoCore::StreamCopyLane::Instance(); lane.Enabled()) {
        const auto ls = lane.DrainStats();
        LOG_INFO(Render_Skipcache,
                 "[SkipCache] LANE jobs={} MiB={} unres={} full={} barriers={} "
                 "wait_ms={} mwaits={} woke={} wjobs={}/{}/{}/{} help={} per300f",
                 ls.jobs, ls.bytes >> 20, ls.inline_unresolved, ls.inline_full, ls.barriers,
                 ls.barrier_wait_ns / 1000000, ls.mwaits, ls.mwait_wakes, ls.worker_jobs[0],
                 ls.worker_jobs[1], ls.worker_jobs[2], ls.worker_jobs[3], ls.helper_jobs);
    }
}

// ---- BindingSkip LEARNING probe (observe-only) ---------------------------
// Observe-only: it writes nothing and returns nothing. Would-hit = same
// pipeline, same cmdbuf tick, every stage's pgm_hash and user_data words
// bit-identical (memcmp, never hash).
enum BsVeto : u8 {
    BsVetoPipeline = 0,
    BsVetoTick = 1,
    BsVetoStageCount = 2,
    BsVetoPgmHash = 3,
    BsVetoUserData = 4,
};

// Entered only through the gate at the bind site.
void Rasterizer::BindingSkipProbeBody(const Pipeline* pipeline) {
    using namespace VideoCore::Skipcache;
    auto& sc = Skipcache::Framework::Instance();
    constexpr auto kBS = CacheId::BindingSkipProbe;
    auto& ctr = sc.Counters(kBS);
    ++ctr.eligible;
    auto& p = bs_probe_;
    const u64 tick = scheduler.CurrentTick();
    const auto stages = pipeline->GetStages();

    bool would_hit = false;
    if (!p.valid) {
        ++ctr.miss_cold;
    } else if (p.pipeline != pipeline) {
        ++ctr.veto[BsVetoPipeline];
    } else if (p.tick != tick) {
        ++ctr.veto[BsVetoTick];
    } else {
        would_hit = true;
        u32 idx = 0;
        for (const auto* stage : stages) {
            if (!stage) {
                continue;
            }
            if (idx >= p.num_stages) {
                ++ctr.veto[BsVetoStageCount];
                would_hit = false;
                break;
            }
            auto& snap = p.stages[idx];
            if (snap.pgm_hash != stage->pgm_hash) {
                ++ctr.veto[BsVetoPgmHash];
                would_hit = false;
                break;
            }
            const size_t words = std::min<size_t>(stage->user_data.size(), snap.user_data.size());
            if (std::memcmp(snap.user_data.data(), stage->user_data.data(), words * sizeof(u32)) !=
                0) {
                ++ctr.veto[BsVetoUserData];
                would_hit = false;
                break;
            }
            ++idx;
        }
        if (would_hit && idx != p.num_stages) {
            ++ctr.veto[BsVetoStageCount];
            would_hit = false;
        }
    }
    if (would_hit) {
        ++ctr.hits;
        return;
    }
    // Refresh the observation snapshot (probe-internal state, not a cache).
    p.pipeline = pipeline;
    p.tick = tick;
    p.num_stages = 0;
    for (const auto* stage : stages) {
        if (!stage || p.num_stages >= p.stages.size()) {
            continue;
        }
        auto& snap = p.stages[p.num_stages++];
        snap.pgm_hash = stage->pgm_hash;
        const size_t words = std::min<size_t>(stage->user_data.size(), snap.user_data.size());
        std::memcpy(snap.user_data.data(), stage->user_data.data(), words * sizeof(u32));
        if (words < snap.user_data.size()) {
            std::memset(snap.user_data.data() + words, 0,
                        (snap.user_data.size() - words) * sizeof(u32));
        }
    }
    p.valid = true;
}

bool Rasterizer::BindResources(const Pipeline* pipeline) {
    draw_samples_target_ = false;
    if (pipeline->IsCompute() && TakeComputeShortcut(pipeline)) [[unlikely]] {
        return false;
    }

    if (auto& sc = Skipcache::Framework::Instance();
        sc.Active() && sc.ShouldProbe(Skipcache::CacheId::BindingSkipProbe)) [[unlikely]] {
        BindingSkipProbeBody(pipeline);
    }

    set_writes.clear();
    buffer_info_n_ = 0;
    image_infos.clear();
    // A ready plan stands in for the write list this bind would rebuild; the
    // passes below still fill the info arrays the plan's entries point at.
    auto& plan = pipeline->bind_plan;
    plan_hit_ = bind_write_plan_ == 1 && plan.state == Pipeline::BindWritePlan::Ready;
    plan_rejected_ = false;
    ++bindplan_binds_;
    bindplan_hits_ += plan_hit_;
    if (findimg_hint_) {
        image_hint_cur_ = pipeline->image_memo_hint.data();
        image_hint_end_ = image_hint_cur_ + Pipeline::kImageMemoHints;
    } else {
        image_hint_cur_ = image_hint_end_ = nullptr;
    }

    bool uses_dma = false;

    // Bind resource buffers and textures.
    Shader::Backend::Bindings binding{};
    if (push_vp_memo_) {
        // The four floats depend only on viewport_control and viewports[0], both in the dyn
        // block, so an unmoved stamp lane proves them unchanged. The async-compute queue never
        // flushes the stamp, so a dispatch under a pending viewport write pushes floats only a
        // position-writing stage reads, which compute never is; the next graphics draw rebuilds.
        const u64 stamp =
            dyn_class_stamp_ ? liverpool->GetDynStateStamp() : liverpool->GetGfxStateStamp();
        ++pushvp_probes_;
        if (stamp == vp_push_stamp_) {
            ++pushvp_hits_;
        } else {
            vp_push_stamp_ = stamp;
            RefreshViewportPush();
        }
        // A constant-size clear of the prefix the previous draw wrote; a
        // runtime-length memset would be a library call per draw.
        if (push_bo_hw_ != 0) {
            push_data.buf_offsets = {};
        }
        // Maximal until the stage loop records the real mark, so an escaping
        // throw leaves the next draw clearing everything.
        push_bo_hw_ = Shader::NUM_BUFFERS;
    } else {
        push_data = MakeUserData(liverpool->regs);
    }
    // Object motion: none unless Draw's PrepareMotion names slots.
    push_data.motion = {};
    push_data.motion_positions = object_motion.Positions();
    for (const auto* stage : pipeline->GetStages()) {
        if (!stage) {
            continue;
        }
        // A stage's buffers and its samplers each collapse into one write; the
        // image loop still emits one per descriptor array.
        BindBuffers(*stage, binding, push_data);
        BindTextures(*stage, binding);
        uses_dma |= stage->uses_dma;
    }
    bind_buffer_n_ = buffer_info_n_;
    bind_image_n_ = static_cast<u32>(image_infos.size());
    if (plan_hit_) {
        bind_writes_ = plan.writes.get();
        bind_write_n_ = plan.count;
    } else {
        bind_writes_ = set_writes.data();
        bind_write_n_ = static_cast<u32>(set_writes.size());
        if (bind_write_plan_ != 0 && plan.state == Pipeline::BindWritePlan::Unbuilt) {
            BuildBindWritePlan(pipeline);
        } else if (bind_write_plan_ == 2 && plan.state == Pipeline::BindWritePlan::Ready) {
            // Shadow: the header the delta cache serializes and the one info
            // pointer the type selects; never dstSet or the unused pointer.
            bool same = plan.count == bind_write_n_;
            for (u32 i = 0; same && i < bind_write_n_; ++i) {
                const auto& a = plan.writes[i];
                const auto& b = set_writes.data()[i];
                same = std::memcmp(&a.dstBinding, &b.dstBinding, 16) == 0 &&
                       (a.descriptorType == vk::DescriptorType::eStorageBuffer
                            ? a.pBufferInfo == b.pBufferInfo
                            : a.pImageInfo == b.pImageInfo);
            }
            bindplan_mismatch_ += !same;
        }
    }
    if (push_vp_memo_) {
        push_bo_hw_ = binding.buffer;
        pushvp_bow_ += binding.buffer;
    }

    if (uses_dma) {
        buffer_cache.SynchronizeDmaBuffers();
    }

    return true;
}

void Rasterizer::BuildBindWritePlan(const Pipeline* pipeline) {
    // A bind that rejected a T# emitted a default type for it, so its list is
    // not the pipeline's.
    auto& plan = pipeline->bind_plan;
    for (const auto* stage : pipeline->GetStages()) {
        if (!stage) {
            continue;
        }
        for (const auto& image : stage->images) {
            if (image.mip_fallback_mode == Shader::MipStorageFallbackMode::DynamicIndex) {
                plan.state = Pipeline::BindWritePlan::Ineligible;
                ++bindplan_dyn_;
                return;
            }
        }
    }
    if (plan_rejected_) {
        ++bindplan_defer_;
        return;
    }
    const u32 count = static_cast<u32>(set_writes.size());
    plan.writes = std::make_unique<vk::WriteDescriptorSet[]>(count);
    std::copy_n(set_writes.data(), count, plan.writes.get());
    plan.count = count;
    // desc_delta_flat: verify that the writes tile the two info arrays in
    // order with bounded counts; any other shape keeps the write walk.
    if (desc_delta_flat_) {
        u32 bcur = 0;
        u32 icur = 0;
        bool flat = true;
        for (u32 j = 0; j < count && flat; ++j) {
            const auto& w = plan.writes[j];
            const u32 n = w.descriptorCount;
            if (n == 0 || n >= 64) {
                flat = false;
                break;
            }
            switch (w.descriptorType) {
            case vk::DescriptorType::eStorageBuffer:
                flat = w.pBufferInfo == buffer_infos.data() + bcur;
                plan.first_desc[j] = static_cast<u8>(bcur);
                bcur += n;
                break;
            case vk::DescriptorType::eSampledImage:
            case vk::DescriptorType::eStorageImage:
            case vk::DescriptorType::eSampler:
                flat = w.pImageInfo == image_infos.data() + icur;
                plan.first_desc[j] = static_cast<u8>(buffer_info_n_ + icur);
                icur += n;
                break;
            default:
                flat = false;
                break;
            }
        }
        flat = flat && bcur == buffer_info_n_ && icur == image_infos.size() && bcur + icur <= 63;
        if (flat) {
            plan.buffer_base = reinterpret_cast<const u8*>(buffer_infos.data());
            plan.image_base = reinterpret_cast<const u8*>(image_infos.data());
            plan.buffer_descs = bcur;
            plan.image_descs = icur;
            plan.flat = true;
            ++bindplan_flat_;
        }
    }
    plan.state = Pipeline::BindWritePlan::Ready;
    ++bindplan_builds_;
}

// The shortcuts keep their own compute guards: the gate at the bind site
// makes them redundant today, and they protect any future direct caller.
bool Rasterizer::TakeComputeShortcut(const Pipeline* pipeline) {
    return IsComputeImageCopy(pipeline) || IsComputeMetaClear(pipeline) ||
           IsComputeImageClear(pipeline);
}

void Rasterizer::ReadVertexLayout(const GraphicsPipeline* pipeline,
                                  VertexInputs<AmdGpu::Buffer>& guest_buffers) {
    const auto& regs = liverpool->regs;
    const u32 step0 = regs.vgt_instance_step_rate_0;
    const u32 step1 = regs.vgt_instance_step_rate_1;
    VertexInputs<u64> keys;
    if (const auto& fetch = pipeline->GetFetchShader(); !fetch.Empty()) {
        const auto& vs_info = pipeline->GetStage(Shader::SwStage::Vertex);
        for (const auto& attrib : fetch.attributes) {
            const AmdGpu::Buffer& sharp = guest_buffers.emplace_back(attrib.GetSharp(vs_info));
            keys.push_back((u64{attrib.GetStepRate()} << 48) |
                           (u64{static_cast<u32>(sharp.GetDataFmt())} << 40) |
                           (u64{static_cast<u32>(sharp.GetNumberFmt())} << 32) | sharp.GetStride());
        }
    }
    ++vlayout_calls_;
    if (layout_valid_ && step0 == layout_step0_ && step1 == layout_step1_ &&
        std::ranges::equal(keys, layout_keys_)) {
        return;
    }
    ++vlayout_builds_;
    VertexInputs<vk::VertexInputBindingDivisorDescriptionEXT> divisors;
    layout_attributes_.clear();
    layout_bindings_.clear();
    pipeline->GetVertexInputs(
        layout_attributes_, layout_bindings_, divisors,
        std::span<const AmdGpu::Buffer>{guest_buffers.data(), guest_buffers.size()}, step0, step1);
    layout_keys_ = keys;
    layout_step0_ = step0;
    layout_step1_ = step1;
    layout_valid_ = true;
}

void Rasterizer::BindVertexBuffers(const GraphicsPipeline* pipeline) {
    const auto& regs = liverpool->regs;
    VertexInputs<vk::VertexInputAttributeDescription2EXT> attributes;
    VertexInputs<vk::VertexInputBindingDescription2EXT> bindings;
    VertexInputs<vk::VertexInputBindingDivisorDescriptionEXT> divisors;
    VertexInputs<AmdGpu::Buffer> guest_buffers;
    const bool layout_memo = vertex_layout_memo_ && instance.IsVertexInputDynamicState();
    if (layout_memo) {
        ReadVertexLayout(pipeline, guest_buffers);
    } else {
        pipeline->GetVertexInputs(attributes, bindings, divisors, guest_buffers,
                                  regs.vgt_instance_step_rate_0, regs.vgt_instance_step_rate_1);
    }
    const auto& input_attributes = layout_memo ? layout_attributes_ : attributes;
    const auto& input_bindings = layout_memo ? layout_bindings_ : bindings;

    if (instance.IsVertexInputDynamicState()) {
        // Update current vertex inputs, unless this command buffer already holds this layout.
        auto& skipcache = Skipcache::Framework::Instance();
        const u64 tick = scheduler.CurrentTick();
        const u64 foreign_gen = skipcache.ForeignPipelineGen(0);
        ++vinput_calls_;
        if (!skipcache.Active() || !vertex_input_valid_ || vertex_input_tick_ != tick ||
            vertex_input_foreign_gen_ != foreign_gen ||
            !std::ranges::equal(input_bindings, vertex_input_bindings_) ||
            !std::ranges::equal(input_attributes, vertex_input_attributes_)) {
            scheduler.ReserveRecordData(input_bindings.size() * sizeof(input_bindings[0]) +
                                        input_attributes.size() * sizeof(input_attributes[0]));
            const auto rec_bindings = scheduler.RecordData(
                std::span{std::as_const(input_bindings).data(), input_bindings.size()});
            const auto rec_attributes = scheduler.RecordData(
                std::span{std::as_const(input_attributes).data(), input_attributes.size()});
            scheduler.Record([rec_bindings, rec_attributes](vk::CommandBuffer cmdbuf) {
                cmdbuf.setVertexInputEXT(rec_bindings, rec_attributes);
            });
            ++vinput_sets_;
            vertex_input_valid_ = skipcache.Active();
            vertex_input_tick_ = tick;
            vertex_input_foreign_gen_ = foreign_gen;
            vertex_input_bindings_ = input_bindings;
            vertex_input_attributes_ = input_attributes;
        }
    }

    if (pipeline->GetGraphicsKey().motion_vectors) {
        motion_geometry_ =
            guest_buffers.empty()
                ? 0
                : XXH3_64bits(guest_buffers.data(), guest_buffers.size() * sizeof(AmdGpu::Buffer));
    }

    // One sharp per fetch attribute, as many as there are bindings.
    if (guest_buffers.empty()) {
        // If there are no bindings, there is nothing further to do.
        return;
    }

    struct BufferRange {
        VAddr base_address;
        VAddr end_address;
        const VideoCore::Buffer* buffer;
        u64 offset;

        [[nodiscard]] size_t GetSize() const {
            return end_address - base_address;
        }
    };

    // Build list of ranges covering the requested buffers
    VertexInputs<BufferRange> ranges{};
    for (const auto& buffer : guest_buffers) {
        if (buffer.base_address != 0 && buffer.GetSize() > 0) {
            ranges.emplace_back(buffer.base_address, buffer.base_address + buffer.GetSize());
        }
    }

    // Merge connecting ranges together
    VertexInputs<BufferRange> ranges_merged{};
    if (!ranges.empty()) {
        std::ranges::sort(ranges, [](const BufferRange& lhv, const BufferRange& rhv) {
            return lhv.base_address < rhv.base_address;
        });
        ranges_merged.emplace_back(ranges[0]);
        for (auto range : ranges) {
            auto& prev_range = ranges_merged.back();
            if (prev_range.end_address < range.base_address) {
                ranges_merged.emplace_back(range);
            } else {
                prev_range.end_address = std::max(prev_range.end_address, range.end_address);
            }
        }
    }

    // Map buffers for merged ranges
    for (auto& range : ranges_merged) {
        const u64 size = memory->ClampRangeSize(range.base_address, range.GetSize());
        std::tie(range.buffer, range.offset) =
            buffer_cache.ObtainBuffer(range.base_address, size, false);
        needs_barrier |= runtime.IsBufferAccessed(range.buffer, range.offset, size);
        bound_buffers.emplace_back(range.buffer, range.offset, size,
                                   vk::AccessFlagBits2::eVertexAttributeRead);
    }

    // Bind vertex buffers
    VertexInputs<vk::Buffer> host_buffers;
    VertexInputs<vk::DeviceSize> host_offsets;
    VertexInputs<vk::DeviceSize> host_sizes;
    VertexInputs<vk::DeviceSize> host_strides;
    for (const auto& buffer : guest_buffers) {
        if (buffer.base_address != 0 && buffer.GetSize() > 0) {
            const auto host_buffer_info =
                std::ranges::find_if(ranges_merged, [&](const BufferRange& range) {
                    return buffer.base_address >= range.base_address &&
                           buffer.base_address < range.end_address;
                });
            ASSERT(host_buffer_info != ranges_merged.cend());
            host_buffers.emplace_back(host_buffer_info->buffer->Handle());
            host_offsets.push_back(host_buffer_info->offset + buffer.base_address -
                                   host_buffer_info->base_address);
        } else {
            host_buffers.emplace_back(VK_NULL_HANDLE);
            host_offsets.push_back(0);
        }
        host_sizes.push_back(buffer.GetSize());
        host_strides.push_back(buffer.GetStride());
    }

    const u32 num_buffers = static_cast<u32>(guest_buffers.size());
    scheduler.ReserveRecordData(num_buffers * (sizeof(vk::Buffer) + 3 * sizeof(vk::DeviceSize)));
    const auto buffers =
        scheduler.RecordData(std::span<const vk::Buffer>{host_buffers.data(), host_buffers.size()});
    const auto offsets = scheduler.RecordData(
        std::span<const vk::DeviceSize>{host_offsets.data(), host_offsets.size()});
    if (instance.IsVertexInputDynamicState()) {
        scheduler.Record([num_buffers, buffers, offsets](vk::CommandBuffer cmdbuf) {
            cmdbuf.bindVertexBuffers(0, num_buffers, buffers.data(), offsets.data());
        });
    } else {
        const auto sizes = scheduler.RecordData(
            std::span<const vk::DeviceSize>{host_sizes.data(), host_sizes.size()});
        const auto strides = scheduler.RecordData(
            std::span<const vk::DeviceSize>{host_strides.data(), host_strides.size()});
        scheduler.Record([num_buffers, buffers, offsets, sizes, strides](vk::CommandBuffer cmdbuf) {
            cmdbuf.bindVertexBuffers2(0, num_buffers, buffers.data(), offsets.data(), sizes.data(),
                                      strides.data());
        });
    }
}

void Rasterizer::BindIndexBuffer(u32 index_offset) {
    const auto& regs = liverpool->regs;

    // Figure out index type and size.
    const bool is_index16 = regs.index_buffer_type.index_type == AmdGpu::IndexType::Index16;
    const vk::IndexType index_type = is_index16 ? vk::IndexType::eUint16 : vk::IndexType::eUint32;
    const u32 index_size = is_index16 ? sizeof(u16) : sizeof(u32);
    const VAddr index_address =
        regs.index_base_address.Address<VAddr>() + index_offset * index_size;

    // Bind index buffer.
    const u32 index_buffer_size = regs.num_indices * index_size;
    const auto [buffer, offset] =
        buffer_cache.ObtainBuffer(index_address, index_buffer_size, false);
    needs_barrier |= runtime.IsBufferAccessed(buffer, offset, index_buffer_size);
    bound_buffers.emplace_back(buffer, offset, index_buffer_size, vk::AccessFlagBits2::eIndexRead);

    scheduler.Record([handle = buffer->Handle(), offset, index_type](vk::CommandBuffer cmdbuf) {
        cmdbuf.bindIndexBuffer(handle, offset, index_type);
    });
}

void Rasterizer::ResetBindings(bool is_compute) {
    for (auto& image_id : bound_images) {
        texture_cache.GetImage(image_id).binding = {};
    }
    for (const auto [buffer, offset, size, src_access] : bound_buffers) {
        const auto dst_stage = is_compute ? vk::PipelineStageFlagBits2::eComputeShader
                                          : vk::PipelineStageFlagBits2::eAllGraphics;
        runtime.AccessBuffer(buffer, offset, size, dst_stage, src_access);
    }
    bound_images.clear();
    bound_buffers.clear();
    needs_barrier = false;
}

bool Rasterizer::IsComputeMetaClear(const Pipeline* pipeline) {
    if (!pipeline->IsCompute()) {
        return false;
    }

    // Most of the time when a metadata is updated with a shader it gets cleared. It means
    // we can skip the whole dispatch and update the tracked state instead. Also, it is not
    // intended to be consumed and in such rare cases (e.g. HTile introspection, CRAA) we
    // will need its full emulation anyways.
    const auto& info = pipeline->GetStage(Shader::SwStage::Compute);

    // Assume if a shader reads metadata, it is a copy shader.
    for (const auto& desc : info.buffers) {
        const VAddr address = desc.GetSharp(info).base_address;
        if (!desc.IsSpecial() && !desc.is_written && texture_cache.IsMeta(address)) {
            return false;
        }
    }

    // Metadata surfaces are tiled and thus need address calculation to be written properly.
    // If a shader wants to encode HTILE, for example, from a depth image it will have to compute
    // proper tile address from dispatch invocation id. This address calculation contains an xor
    // operation so use it as a heuristic for metadata writes that are probably not clears.
    if (!info.has_bitwise_xor) {
        // Assume if a shader writes metadata without address calculation, it is a clear shader.
        for (const auto& desc : info.buffers) {
            const VAddr address = desc.GetSharp(info).base_address;
            if (!desc.IsSpecial() && desc.is_written && texture_cache.ClearMeta(address)) {
                // Assume all slices were updates
                LOG_TRACE(Render_Vulkan, "Metadata update skipped");
                return true;
            }
        }
    }
    return false;
}

bool Rasterizer::IsComputeImageCopy(const Pipeline* pipeline) {
    if (!pipeline->IsCompute()) {
        return false;
    }

    // Ensure shader only has 2 bound buffers
    const auto& cs_pgm = liverpool->GetCsRegs();
    const auto& info = pipeline->GetStage(Shader::SwStage::Compute);
    if (cs_pgm.num_thread_x.full != 64 || info.buffers.size() < 2 || info.buffers.size() > 3 ||
        !info.images.empty()) {
        return false;
    }

    // Those 2 buffers must both be formatted. One must be source and another destination.
    const auto& desc0 = info.buffers[0];
    const auto& desc1 = info.buffers[1];
    if (!desc0.is_formatted || !desc1.is_formatted || desc0.is_written == desc1.is_written) {
        return false;
    }
    if (info.buffers.size() == 3 && info.buffers[2].buffer_type != Shader::BufferType::Flatbuf) {
        return false;
    }

    // Buffers must have the same size and each thread of the dispatch must copy 1 dword of data
    const AmdGpu::Buffer buf0 = desc0.GetSharp(info);
    const AmdGpu::Buffer buf1 = desc1.GetSharp(info);
    if (buf0.GetSize() != buf1.GetSize() || cs_pgm.dim_x != (buf0.GetSize() / 256)) {
        return false;
    }

    // Find images the buffer alias
    const auto image0_id = texture_cache.FindImageFromRange(buf0.base_address, buf0.GetSize());
    if (!image0_id) {
        return false;
    }
    const auto image1_id =
        texture_cache.FindImageFromRange(buf1.base_address, buf1.GetSize(), false);
    if (!image1_id) {
        return false;
    }

    // Image copy must be valid
    VideoCore::Image& image0 = texture_cache.GetImage(image0_id);
    VideoCore::Image& image1 = texture_cache.GetImage(image1_id);
    if (image0.info.guest_size != image1.info.guest_size ||
        image0.info.pitch != image1.info.pitch || image0.info.guest_size != buf0.GetSize() ||
        image0.info.num_bits != image1.info.num_bits) {
        return false;
    }

    // Perform image copy
    VideoCore::Image& src_image = desc0.is_written ? image1 : image0;
    VideoCore::Image& dst_image = desc0.is_written ? image0 : image1;
    runtime.CopyColorAndDepth(&src_image, &dst_image);
    return true;
}

bool Rasterizer::IsComputeImageClear(const Pipeline* pipeline) {
    if (!pipeline->IsCompute()) {
        return false;
    }

    // Ensure shader only has 2 bound buffers
    const auto& cs_pgm = liverpool->GetCsRegs();
    const auto& info = pipeline->GetStage(Shader::SwStage::Compute);
    if (cs_pgm.num_thread_x.full != 64 || info.buffers.size() < 2 || info.buffers.size() > 3 ||
        !info.images.empty()) {
        return false;
    }

    // From those 2 buffers, first must hold the clear vector and second the image being cleared
    const auto& desc0 = info.buffers[0];
    const auto& desc1 = info.buffers[1];
    if (desc0.is_formatted || !desc1.is_formatted || desc0.is_written || !desc1.is_written) {
        return false;
    }
    if (info.buffers.size() == 3 && info.buffers[2].buffer_type != Shader::BufferType::Flatbuf) {
        return false;
    }

    // First buffer must have size of vec4 and second the size of a single layer
    const AmdGpu::Buffer buf0 = desc0.GetSharp(info);
    const AmdGpu::Buffer buf1 = desc1.GetSharp(info);
    const u32 buf1_bpp = AmdGpu::NumBitsPerBlock(buf1.GetDataFmt());
    if (buf0.GetSize() != 16 || (cs_pgm.dim_x * 128ULL * (buf1_bpp / 8)) != buf1.GetSize()) {
        return false;
    }

    // Find image the buffer alias
    const auto image1_id =
        texture_cache.FindImageFromRange(buf1.base_address, buf1.GetSize(), false);
    if (!image1_id) {
        return false;
    }

    // Image clear must be valid
    VideoCore::Image& image1 = texture_cache.GetImage(image1_id);
    if (image1.info.guest_size != buf1.GetSize() || image1.info.num_bits != buf1_bpp ||
        image1.info.props.is_depth) {
        return false;
    }

    // Perform image clear
    const float* values = reinterpret_cast<float*>(buf0.base_address);
    const vk::ClearValue clear = {
        .color = {.float32 = std::array<float, 4>{values[0], values[1], values[2], values[3]}},
    };
    const VideoCore::SubresourceRange range = {
        .base =
            {
                .level = 0,
                .layer = 0,
            },
        .extent = image1.info.resources,
    };
    runtime.ClearImage(&image1, range, clear);
    return true;
}

static_assert(Shader::NUM_IMAGES + 2 * Shader::MaxStageTypes <= Pipeline::NUM_DESCRIPTOR_WRITES);
static_assert(Shader::NUM_IMAGES + Shader::NUM_BUFFERS / 2 + 2 * Shader::MaxStageTypes <=
              Pipeline::NUM_DESCRIPTOR_WRITES);

void Rasterizer::BindBuffers(const Shader::Info& stage, Shader::Backend::Bindings& binding,
                             Shader::PushData& push_data) {
    // One shared-lock hold covers this stage's guest copies; see GuestCopyScope.
    // A hold already armed by the draw or the packet run makes this scope a
    // non-owner, so the flag is tested before constructing it.
    std::optional<Core::MemoryManager::GuestCopyScope> copy_scope;
    if (batch_copy_lock_ && !Core::MemoryManager::tls_in_guest_copy_scope) {
        copy_scope.emplace(memory);
    }

    const u32 stage_binds = static_cast<u32>(stage.buffers.size());
    ++bindscratch_calls_;
    bindscratch_binds_ += stage_binds;
    bindscratch_bindmax_ = std::max<u64>(bindscratch_bindmax_, stage_binds);

    // Arena buffers never move once handed out, so one pass obtains and binds.
    const u32 first_info = buffer_info_n_;
    u32 info_n = first_info;
    const u32 first_binding = binding.unified;
    const u64 alignment = instance.StorageMinAlignment();
    for (u32 i = 0, n = static_cast<u32>(stage.buffers.size()); i < n; ++i) {
        // Every arm below appends exactly one info, so one check per iteration
        // reproduces the static_vector's per-append throw.
        if (info_n == buffer_infos.size()) [[unlikely]] {
            boost::container::throw_bad_alloc();
        }
        const auto& desc = stage.buffers[i];
        const auto src_access =
            vk::AccessFlagBits2::eShaderRead |
            (desc.is_written ? vk::AccessFlagBits2::eShaderWrite : vk::AccessFlagBits2::eNone);
        if (desc.IsSpecial()) {
            if (desc.buffer_type == Shader::BufferType::GdsBuffer) {
                const auto* gds_buf = buffer_cache.GetGdsBuffer();
                buffer_infos[info_n++] =
                    vk::DescriptorBufferInfo{gds_buf->Handle(), 0, gds_buf->SizeBytes()};
                needs_barrier |=
                    runtime.IsBufferAccessed(gds_buf, 0, gds_buf->SizeBytes(), desc.is_written);
                bound_buffers.emplace_back(gds_buf, 0, gds_buf->SizeBytes(), src_access);
            } else if (desc.buffer_type == Shader::BufferType::Flatbuf) {
                auto& vk_buffer = buffer_cache.GetStreamBuffer();
                const u32 ubo_size = stage.srt_info.flattened_bufsize_dw * sizeof(u32);
                const u64 offset = vk_buffer.Copy(stage.flat_ud, ubo_size, alignment);
                buffer_infos[info_n++] =
                    vk::DescriptorBufferInfo{vk_buffer.Handle(), offset, ubo_size};
            } else if (desc.buffer_type == Shader::BufferType::ClipPlanes) {
                // Permutations compiled without enabled planes never read the buffer, so the
                // declared binding is satisfied with a null descriptor instead of a copy.
                if (liverpool->regs.clipper_control.user_clip_plane_enable == 0) {
                    buffer_infos[info_n++] =
                        vk::DescriptorBufferInfo{VK_NULL_HANDLE, 0, VK_WHOLE_SIZE};
                } else {
                    auto& vk_buffer = buffer_cache.GetStreamBuffer();
                    std::array<float, AmdGpu::NUM_CLIP_PLANES * 4> planes{};
                    for (u32 i = 0; i < AmdGpu::NUM_CLIP_PLANES; ++i) {
                        const auto& plane = liverpool->regs.clip_user_data[i];
                        planes[i * 4 + 0] = std::bit_cast<float>(plane.data_x);
                        planes[i * 4 + 1] = std::bit_cast<float>(plane.data_y);
                        planes[i * 4 + 2] = std::bit_cast<float>(plane.data_z);
                        planes[i * 4 + 3] = std::bit_cast<float>(plane.data_w);
                    }
                    const u32 ubo_size = static_cast<u32>(sizeof(planes));
                    const u64 offset = vk_buffer.Copy(planes.data(), ubo_size, alignment);
                    buffer_infos[info_n++] =
                        vk::DescriptorBufferInfo{vk_buffer.Handle(), offset, ubo_size};
                }
            } else if (desc.buffer_type == Shader::BufferType::BdaPagetable) {
                const auto* bda_buffer = buffer_cache.GetBdaPageTableBuffer();
                buffer_infos[info_n++] =
                    vk::DescriptorBufferInfo{bda_buffer->Handle(), 0, bda_buffer->SizeBytes()};
            } else if (desc.buffer_type == Shader::BufferType::FaultBuffer) {
                const auto* fault_buffer = buffer_cache.GetFaultBuffer();
                buffer_infos[info_n++] =
                    vk::DescriptorBufferInfo{fault_buffer->Handle(), 0, fault_buffer->SizeBytes()};
            } else if (desc.buffer_type == Shader::BufferType::SharedMemory) {
                auto& lds_buffer = buffer_cache.GetStreamBuffer();
                const auto& cs_program = liverpool->GetCsRegs();
                const auto lds_size = cs_program.SharedMemSize() * cs_program.NumWorkgroups();
                const auto [data, offset] = lds_buffer.Map(lds_size, alignment);
                std::memset(data, 0, lds_size);
                lds_buffer.Commit();
                buffer_infos[info_n++] =
                    vk::DescriptorBufferInfo{lds_buffer.Handle(), offset, lds_size};
            } else {
                UNREACHABLE_MSG("Unexpected buffer type {}", u32(desc.buffer_type));
            }
        } else {
            const auto vsharp = desc.GetSharp(stage);
            if (vsharp.base_address == 0 || vsharp.GetSize() == 0) {
                buffer_infos[info_n++] = vk::DescriptorBufferInfo{VK_NULL_HANDLE, 0, VK_WHOLE_SIZE};
            } else {
                const u64 size = memory->ClampRangeSize(vsharp.base_address, vsharp.GetSize());
                const auto [buffer, offset] = buffer_cache.ObtainBuffer(
                    vsharp.base_address, size, desc.is_written, desc.is_formatted);
                // Power-of-two Vulkan alignment: the generic AlignDown emitted a
                // hardware divide here at binding rate.
                const u64 offset_aligned = offset & ~(alignment - 1);
                const u32 adjust = static_cast<u32>(offset - offset_aligned);
                if (adjust % 4 != 0) [[unlikely]] {
                    WarnUnalignedBufferBinding(i, stage.pgm_hash);
                }
                push_data.AddOffset(binding.buffer, adjust);
                buffer_infos[info_n++] =
                    vk::DescriptorBufferInfo{buffer->Handle(), offset_aligned, size + adjust};
                bound_buffers.emplace_back(buffer, offset, size, src_access);
                if (desc.is_written) {
                    // Raw storage-buffer writes can also make an aliased cached image stale.
                    texture_cache.InvalidateMemoryFromGPU(vsharp.base_address, size);
                }
                needs_barrier |= runtime.IsBufferAccessed(buffer, offset, size, desc.is_written);
            }
        }

        ++binding.buffer;
    }

    buffer_info_n_ = info_n;
    const u64 stage_infos = info_n - first_info;
    bindscratch_infos_ += stage_infos;
    bindscratch_infomax_ = std::max<u64>(bindscratch_infomax_, stage_infos);

    binding.unified += static_cast<u32>(stage.buffers.size());
    // One info per binding, so the stage's infos are contiguous and in binding order;
    // each spanned binding is a descriptorCount-1 eStorageBuffer with this stage's flags.
    // descriptorCount 0 is illegal, hence the !empty() guard.
    if (!plan_hit_ && !stage.buffers.empty()) {
        auto& set_write = set_writes.Next();
        set_write.dstSet = VK_NULL_HANDLE;
        set_write.dstBinding = first_binding;
        set_write.dstArrayElement = 0;
        set_write.descriptorCount = static_cast<u32>(stage.buffers.size());
        set_write.descriptorType = vk::DescriptorType::eStorageBuffer;
        set_write.pBufferInfo = buffer_infos.data() + first_info;
    }
}

// Every image info reaches the descriptor delta walk as 24 deterministic bytes: the four
// tail bytes are zeroed because a copy from a temporary may carry garbage into them. A
// writer that bypasses this fails toward a spurious miss, never a wrong skip.
template <typename Infos>
static void AppendImageInfo(Infos& infos, vk::Sampler sampler, vk::ImageView view,
                            vk::ImageLayout layout) {
    static_assert(sizeof(vk::DescriptorImageInfo) == 24);
    auto& info = infos.emplace_back(sampler, view, layout);
    std::memset(reinterpret_cast<u8*>(&info) + 20, 0, 4);
}

void Rasterizer::BindTextures(const Shader::Info& stage, Shader::Backend::Bindings& binding) {
    image_bindings.clear();
    image_descriptor_array_sizes.clear();
    const u32 first_image_idx = image_infos.size();
    // For loading/storing to explicit mip levels, when no native instruction support, bind an array
    // of descriptors consecutively, 1 for each mip level. The shader can index this with LOD
    // operand.
    // This array holds the size of each consecutive array with the number of bindings consumed.
    // This is currently always 1 for anything other than mip fallback arrays.

    AmdGpu::Image tsharp_scratch{};
    for (const auto& image_desc : stage.images) {
        const AmdGpu::Image& tsharp = image_desc.GetSharpRef(stage, tsharp_scratch);
        // The reject paths below must consume the descriptor count the layout
        // declared for this image, or every later binding number in this stage
        // and in the stages after it drifts off the layout.
        const u32 num_bindings = image_desc.NumBindings(tsharp);
        const Shader::MipStorageFallbackMode mip_fallback_mode = image_desc.mip_fallback_mode;
        // A null or format-less T# is rejected in every mode: the memo cannot
        // hold one, and a scene of unbound slots must not depress its hit ratio.
        if (tsharp.Address() == 0 || tsharp.GetDataFmt() == AmdGpu::DataFormat::FormatInvalid) {
            RejectImageBindings(num_bindings);
            continue;
        }

        // The rest of the validation is dead on a consumed memo hit (no valid entry holds a
        // failing T#); an eager-view (mip fallback) binding is gated here, before the view.
        if (!memo_first_ || mip_fallback_mode != Shader::MipStorageFallbackMode::None) {
            if (texture_cache.IsMeta(tsharp.Address())) [[unlikely]] {
                WarnMetadataTextureRead();
            }
            const auto data_fmt = tsharp.GetDataFmt();
            const auto num_fmt = tsharp.GetNumberFmt();
            if (!memory->IsValidGpuMapping(tsharp.Address(), 0) ||
                !magic_enum::enum_contains(data_fmt) || !magic_enum::enum_contains(num_fmt)) {
                WarnInvalidTsharp(tsharp, data_fmt, num_fmt);
                RejectImageBindings(num_bindings);
                continue;
            }
        }

        for (u32 i = 0; i < num_bindings; i++) {
            // Mip fallback rewrites the view range before the memo probe, so
            // only fallback-free bindings defer the view build to a memo miss.
            // With bind_image_lean those prime the probe's inputs in place.
            ImageBinding* slot = &image_bindings.PrimeNext();
            if (bind_lean_ && mip_fallback_mode == Shader::MipStorageFallbackMode::None) {
                slot->desc.PrimeDeferred(tsharp, image_desc);
                DEBUG_ASSERT(!slot->desc.view_ready && texture_cache.BindNoopMemo());
                ++bindlean_primes_;
            } else {
                std::construct_at(&slot->desc, tsharp, image_desc,
                                  mip_fallback_mode == Shader::MipStorageFallbackMode::None);
                ++bindlean_full_;
            }
            auto& [image_id, desc] = *slot;

            if (mip_fallback_mode == Shader::MipStorageFallbackMode::ConstantIndex) {
                if (num_bindings != 1) [[unlikely]] {
                    BindAssertFailed();
                }
                desc.view_info.range.base.level += image_desc.constant_mip_index;
                desc.view_info.range.extent.levels = 1;
            } else if (mip_fallback_mode == Shader::MipStorageFallbackMode::DynamicIndex) {
                desc.view_info.range.base.level += i;
                desc.view_info.range.extent.levels = 1;
            }

            // Eager-view bindings never consume or populate the memo, so
            // they take no hint; they still consume the ordinal.
            u16* hint = nullptr;
            if (image_hint_cur_ != image_hint_end_) {
                hint = mip_fallback_mode == Shader::MipStorageFallbackMode::None ? image_hint_cur_
                                                                                 : nullptr;
                ++image_hint_cur_;
            }
            image_id = texture_cache.FindImageMemoized(desc, tsharp, hint);
            if (memo_first_ && !image_id) [[unlikely]] {
                // The gate rejected the T#: this binding stays null and the
                // rest of the array is filled the way the rejection arm does.
                plan_rejected_ = true;
                SkipImageHints(num_bindings - i - 1);
                for (u32 j = i + 1; j < num_bindings; ++j) {
                    image_bindings.emplace_back();
                }
                break;
            }
            auto* image = &texture_cache.GetImage(image_id);
            if (auto depth_image_id = texture_cache.GetAssociatedDepth(*image)) {
                // If this image has an associated depth image, it's a stencil attachment.
                // Redirect the access to the actual depth-stencil buffer.
                image_id = depth_image_id;
                image = &texture_cache.GetImage(image_id);
            }
            if (image->binding.is_bound) {
                // The image is already bound. In case if it is about to be used as storage we
                // need to force general layout on it.
                image->binding.force_general |= image_desc.is_written;
            }
            image->binding.is_bound = 1u;
            if (bind_prefetch_) {
                // Warms what pass two reads first. A storage binding never reads
                // props there, and after a stencil redirect the memo backing belongs
                // to the pre-redirect image, so its line is warmed for nothing.
                if (!image_desc.is_written) {
                    __builtin_prefetch(&image->info.props, 0, 3);
                }
                __builtin_prefetch(&image->backing, 0, 3);
                ++bindpf_img_;
                // Under the bind no-op memo the state line is read only on a
                // memo miss, so it is not warmed.
                if (!bind_noop_ && desc.memo_backing) {
                    __builtin_prefetch(&desc.memo_backing->state, 0, 3);
                    ++bindpf_backing_;
                }
            }
        }

        if (!plan_hit_) {
            image_descriptor_array_sizes.push_back(num_bindings);
        }
    }

    // Second pass to re-bind images that were updated after binding
    for (auto& [image_id, desc] : image_bindings) {
        bool is_storage = desc.type == VideoCore::TextureCache::BindingType::Storage;
        if (!image_id) {
            AppendImageInfo(image_infos, VK_NULL_HANDLE, VK_NULL_HANDLE, vk::ImageLayout::eGeneral);
        } else {
            // One slot lookup per binding: the rebind path is the only one
            // that changes image_id, so only it refetches.
            VideoCore::Image* image_ptr = &texture_cache.GetImage(image_id);
            if (image_ptr->binding.needs_rebind) [[unlikely]] {
                image_ptr->binding = {};
                image_id = texture_cache.FindImage(desc);
                image_ptr = &texture_cache.GetImage(image_id);
            }

            bound_images.emplace_back(image_id);

            auto& image = *image_ptr;
            const vk::ImageView image_view = texture_cache.FindTexture(image_id, desc);
            vk::ImageLayout bound_layout;

            // The image is either bound as storage in a separate descriptor or bound as render
            // target in feedback loop. Depth images are excluded because they can't be bound as
            // storage and feedback loop doesn't make sense for them
            if ((image.binding.force_general || image.binding.is_target) &&
                !image.info.props.is_depth) {
                draw_samples_target_ = draw_samples_target_ || image.binding.is_target != 0;
                if (instance.IsAttachmentFeedbackLoopLayoutSupported() && image.binding.is_target) {
                    needs_barrier |= runtime.Transit(
                        &image, vk::ImageLayout::eAttachmentFeedbackLoopOptimalEXT,
                        vk::PipelineStageFlagBits2::eAllGraphics, vk::AccessFlagBits2::eShaderRead);
                } else {
                    needs_barrier |= runtime.Transit(
                        &image, vk::ImageLayout::eGeneral, vk::PipelineStageFlagBits2::eAllCommands,
                        vk::AccessFlagBits2::eShaderRead | vk::AccessFlagBits2::eShaderWrite,
                        desc.view_info.range);
                }
                bound_layout = image.backing->state.layout;
            } else if (is_storage) {
                needs_barrier |= runtime.Transit(
                    &image, vk::ImageLayout::eGeneral, vk::PipelineStageFlagBits2::eAllCommands,
                    vk::AccessFlagBits2::eShaderRead | vk::AccessFlagBits2::eShaderWrite,
                    desc.view_info.range);
                bound_layout = image.backing->state.layout;
            } else {
                const auto new_layout = image.info.props.is_depth
                                            ? vk::ImageLayout::eDepthStencilReadOnlyOptimal
                                            : vk::ImageLayout::eShaderReadOnlyOptimal;
                // A no-op under the backing's current epoch repeats with the layout it
                // recorded; the compare uses the live image, as a rebind re-resolve
                // moves memo_backing.
                if (bind_noop_ && desc.memo_bind_epoch != 0 &&
                    desc.memo_bind_epoch == image.backing_epoch &&
                    desc.memo_backing == image.backing) {
                    bound_layout = desc.memo_bind_layout;
                    ++bindnoop_hits_;
                } else {
                    // The stage mask is the one RecordBindNoop probes with.
                    needs_barrier |=
                        runtime.Transit(&image, new_layout, VideoCore::Image::kShaderReadStages,
                                        vk::AccessFlagBits2::eShaderRead, desc.view_info.range);
                    bound_layout = image.backing->state.layout;
                    if (bind_noop_) {
                        if (desc.memo_slot != VideoCore::TextureCache::ImageDesc::NoMemoSlot) {
                            texture_cache.RecordBindNoop(image_id, desc, new_layout);
                        }
                        ++bindnoop_slow_;
                    }
                }
            }
            AppendImageInfo(image_infos, VK_NULL_HANDLE, image_view, bound_layout);
        }
    }

    // On a plan hit binding.unified is not advanced past the image arrays and
    // drifts for the rest of the bind; its only consumers are the dstBinding
    // stores the same gate skips, so any new consumer must restore the walk.
    if (!plan_hit_) {
        u32 image_info_idx = first_image_idx;
        u32 image_binding_idx = 0;
        for (u32 array_size : image_descriptor_array_sizes) {
            const auto& [_, desc] = image_bindings[image_binding_idx];
            const bool is_storage = desc.type == VideoCore::TextureCache::BindingType::Storage;
            auto& set_write = set_writes.Next();
            set_write.dstSet = VK_NULL_HANDLE;
            set_write.dstBinding = binding.unified;
            set_write.dstArrayElement = 0;
            set_write.descriptorCount = array_size;
            set_write.descriptorType =
                is_storage ? vk::DescriptorType::eStorageImage : vk::DescriptorType::eSampledImage;
            set_write.pImageInfo = &image_infos[image_info_idx];

            image_info_idx += array_size;
            image_binding_idx += array_size;
            binding.unified += array_size;
        }
    }

    // Both taken after the image writes have finished advancing binding.unified
    // and appending to image_infos.
    const u32 first_sampler_info = static_cast<u32>(image_infos.size());
    const u32 first_sampler_binding = binding.unified;
    for (const auto& sampler : stage.samplers) {
        auto ssharp = sampler.GetSharp(stage);
        if (!ssharp.Valid() || (ssharp.border_color_type.Value() == AmdGpu::BorderColor::Custom &&
                                liverpool->regs.ta_bc_base.Address() == 0)) {
            LOG_WARNING(Render_Vulkan,
                        "Rejecting invalid S# max_aniso={}, filter_mode={}, mip_filter={}, "
                        "border_color_type={}, border_color_base={:#x}",
                        static_cast<u32>(ssharp.max_aniso.Value()),
                        static_cast<u32>(ssharp.filter_mode.Value()),
                        static_cast<u32>(ssharp.mip_filter.Value()),
                        static_cast<u32>(ssharp.border_color_type.Value()),
                        liverpool->regs.ta_bc_base.Address());
            ssharp = AmdGpu::Sampler{};
        }
        const auto vk_sampler =
            texture_cache.GetSampler(ssharp, liverpool->regs.ta_bc_base, sampler.is_depth);
        AppendImageInfo(image_infos, vk_sampler, VK_NULL_HANDLE, vk::ImageLayout::eGeneral);
    }

    // Each spanned binding is a descriptorCount-1 eSampler with this stage's flags.
    // descriptorCount 0 is illegal, hence the !empty() guard.
    binding.unified += static_cast<u32>(stage.samplers.size());
    if (!plan_hit_ && !stage.samplers.empty()) {
        auto& set_write = set_writes.Next();
        set_write.dstSet = VK_NULL_HANDLE;
        set_write.dstBinding = first_sampler_binding;
        set_write.dstArrayElement = 0;
        set_write.descriptorCount = static_cast<u32>(stage.samplers.size());
        set_write.descriptorType = vk::DescriptorType::eSampler;
        set_write.pImageInfo = image_infos.data() + first_sampler_info;
    }
}

// ---- BeginRendering skip cache -------------------------------------------

// Veto buckets for the BR guard chain (named per cache, reported in SESSION).
enum BrVeto : u8 {
    BrVetoMetaClear = 0,
    BrVetoUid = 1,
    BrVetoRegistered = 2,
    BrVetoRebind = 3,
    BrVetoBacking = 4,
    BrVetoLayout = 5,
    BrVetoSubres = 6,
    BrVetoCtlBits = 7,
};

bool Rasterizer::BrGuardAttachment(const BrAttachmentGuard& g,
                                   VideoCore::Skipcache::CacheCounters& ctr) {
    // 1. Armed meta clear: compute clear shaders and FillBuffer arm CMASK/HTILE
    //    without any register write; the stamp cannot see them (read-only).
    if (g.meta_addr && texture_cache.IsMetaCleared(g.meta_addr, g.base_layer)) {
        ++ctr.veto[BrVetoMetaClear];
        return false;
    }
    if (!g.image_id) {
        return true; // masked slot
    }
    auto& image = texture_cache.GetImage(g.image_id);
    if (image.image_uid != g.image_uid) {
        ++ctr.veto[BrVetoUid];
        return false;
    }
    if (False(image.flags & VideoCore::ImageFlagBits::Registered)) {
        // Deleted-but-slot-not-yet-erased (the chance-overlap FreeImage path).
        ++ctr.veto[BrVetoRegistered];
        return false;
    }
    if (image.binding.needs_rebind) {
        ++ctr.veto[BrVetoRebind];
        return false;
    }
    if (static_cast<const void*>(image.backing) != g.backing) {
        // Backing swaps from copy/download paths that pipeline equality never
        // covered.
        ++ctr.veto[BrVetoBacking];
        return false;
    }
    if (image.backing->state.layout != g.expected_layout ||
        image.backing->state.access_mask != g.expected_access) {
        ++ctr.veto[BrVetoLayout];
        return false;
    }
    if (!image.backing->subresource_states.empty()) {
        // Ranged verify: every [mip][layer] in the cached view range must match
        // (partial-view render targets, e.g. cascade shadow slices).
        const u32 layers = image.info.resources.layers;
        for (u32 mip = g.base_level; mip < g.base_level + g.num_levels; ++mip) {
            for (u32 layer = g.base_layer; layer < g.base_layer + g.num_layers; ++layer) {
                const size_t idx = size_t(mip) * layers + layer;
                if (idx >= image.backing->subresource_states.size()) {
                    ++ctr.veto[BrVetoSubres];
                    return false;
                }
                const auto& st = image.backing->subresource_states[idx];
                if (st.layout != g.expected_layout || st.access_mask != g.expected_access) {
                    ++ctr.veto[BrVetoSubres];
                    return false;
                }
            }
        }
    }
    return true;
}

bool Rasterizer::BrProbe(const VideoCore::Skipcache::DrawToken& token,
                         const GraphicsPipeline* pipeline) {
    using namespace VideoCore::Skipcache;
    auto& ctr = Skipcache::Framework::Instance().Counters(CacheId::BeginRendering);
    const auto& c = br_cache_;
    if (!c.valid) {
        ++ctr.miss_cold;
        return false;
    }
    if (rt_state_stamp_ ? br_mrt_mask_ != pipeline->GetGraphicsKey().mrt_mask ||
                              br_color_samples_ != pipeline->GetGraphicsKey().color_samples
                        : c.pipeline != pipeline) { // the pointer is compared, never dereferenced
        ++ctr.miss_key;
        return false;
    }
    if (c.token.reg_stamp != token.reg_stamp) {
        ++ctr.miss_gen[LaneReg];
        return false;
    }
    if (c.token.tick != token.tick) {
        ++ctr.miss_gen[LaneTick];
        return false;
    }
    const bool mem_moved = c.token.mem_gen != token.mem_gen;
    if (mem_moved && !br_mem_fast_state_) {
        ++ctr.miss_gen[LaneMem];
        return false;
    }
    if (c.token.tex_gen != token.tex_gen) {
        ++ctr.miss_gen[LaneTex];
        return false;
    }
    if (c.token.pipe_gen != token.pipe_gen) {
        ++ctr.miss_gen[LanePipe];
        return false;
    }
    if (c.token.img_dirty_gen != token.img_dirty_gen) {
        ++ctr.miss_gen[LaneImgDirty];
        return false;
    }
    if (rt_state_stamp_) {
        // The control bits the body reads, and its one non-register input:
        // whether this draw binds a colour target as a texture. Each input
        // is counted on its own for the BRRT line.
        const auto& regs = liverpool->regs;
        const bool depth_moved =
            ((std::bit_cast<u32>(regs.depth_control) ^ br_depth_bits_) & kRtDepthControlBits) != 0;
        const bool color_moved =
            ((std::bit_cast<u32>(regs.color_control) ^ br_color_bits_) & kRtColorControlBits) != 0;
        const bool fbl_moved = draw_samples_target_ != c.attachment_feedback_loop;
        if (depth_moved || color_moved || fbl_moved) {
            br_veto_depth_ += depth_moved;
            br_veto_color_ += color_moved;
            br_veto_fbl_ += fbl_moved;
            ++ctr.veto[BrVetoCtlBits];
            return false;
        }
    }
    if (mem_moved) {
        // The body's one memory input is UpdateImage on each attachment; its
        // no-op tier is decided by the image word alone, so read that word
        // per attachment in place of the global generation. After the tex
        // lane: the slot identities behind the guards are certified.
        for (u32 cb = 0; cb < c.cb_count; ++cb) {
            const auto id = c.cb_guard[cb].image_id;
            if (id && !texture_cache.IsImageUpdateNoop(id, token.tick)) {
                ++ctr.miss_gen[LaneMem];
                return false;
            }
        }
        if (c.has_db && !texture_cache.IsImageUpdateNoop(c.db_guard.image_id, token.tick)) {
            ++ctr.miss_gen[LaneMem];
            return false;
        }
        br_cache_.token.mem_gen = token.mem_gen;
        ++br_mem_recert_;
    }
    // Generation short-circuit: with the meta and layout lanes unchanged
    // since the last populate or verified pass, every per-attachment guard
    // below would pass identically (arming is meta_gen; uid/Registered/
    // rebind/backing identity are tex_gen in the token; layout, access,
    // subresource states and backing swaps are layout_gen). Three compares
    // replace the guard loop.
    auto& gens = Skipcache::Framework::Instance().Gens();
    if (c.meta_gen == gens.meta_gen && c.layout_gen == gens.layout_gen) {
        return true;
    }
    for (u32 cb = 0; cb < c.cb_count; ++cb) {
        if (!BrGuardAttachment(c.cb_guard[cb], ctr)) {
            return false;
        }
    }
    if (c.has_db && !BrGuardAttachment(c.db_guard, ctr)) {
        return false;
    }
    // The guard loop passed against the live world: re-stamp so subsequent
    // stamp-equal draws take the three-compare exit.
    br_cache_.meta_gen = gens.meta_gen;
    br_cache_.layout_gen = gens.layout_gen;
    return true;
}

const RenderState& Rasterizer::BrReplay(const GraphicsPipeline* pipeline) {
    // Consumed hit: replay the clear-free snapshot. The sample guard mirrors
    // the callee's early return from the image's own line: the callee reads
    // the last field of the 528-byte backing, which nothing else on the draw
    // path touches, so the every-draw re-assertion stays without the miss.
    const auto& key = pipeline->GetGraphicsKey();
    for (u32 cb = 0; cb < br_cache_.cb_count; ++cb) {
        const auto& g = br_cache_.cb_guard[cb];
        if (g.image_id) {
            auto& image = texture_cache.GetImage(g.image_id);
            const u32 samples = key.color_samples[cb];
            if (image.backing_num_samples != samples) {
                runtime.SetBackingSamples(&image, samples);
            }
        }
    }
    attachment_feedback_loop = br_cache_.attachment_feedback_loop;
    return br_cache_.state;
}

void Rasterizer::BrVerify(const RenderState& fresh, const VideoCore::Skipcache::DrawToken& token) {
    using namespace VideoCore::Skipcache;
    auto& sc = Skipcache::Framework::Instance();
    constexpr auto kBR = CacheId::BeginRendering;
    // Attributed sub-checks first (they name the leaked invalidation channel),
    // then the whole-struct closer. The snapshot is clear-free by refusal, so
    // a fresh clear flag on a would-hit IS the caught bug (raw compare).
    const char* diff = nullptr;
    for (u32 cb = 0; cb < fresh.num_color_attachments && !diff; ++cb) {
        if (fresh.color_attachments[cb].is_clear) {
            diff = "fresh color clear under would-hit (leaked arming channel)";
        }
    }
    if (!diff && (fresh.depth_stencil_attachment.depth_clear ||
                  fresh.depth_stencil_attachment.stencil_clear)) {
        diff = "fresh depth/stencil clear under would-hit";
    }
    if (!diff && (fresh.width != br_cache_.state.width || fresh.height != br_cache_.state.height ||
                  fresh.num_layers != br_cache_.state.num_layers ||
                  fresh.num_color_attachments != br_cache_.state.num_color_attachments)) {
        diff = "dims/counts";
    }
    if (!diff && !(fresh == br_cache_.state)) {
        diff = "whole-struct";
    }
    if (!diff && attachment_feedback_loop != br_cache_.attachment_feedback_loop) {
        diff = "attachment_feedback_loop";
    }
    if (!diff) {
        sc.RecordVerifyClean(kBR);
        return;
    }
    // Racing cross-thread invalidation between hit-check and compare is an
    // abort, not a divergence.
    const DrawToken t2 = sc.Capture(RtLaneStamp(), scheduler.CurrentTick());
    if (t2.mem_gen != token.mem_gen || t2.tex_gen != token.tex_gen ||
        t2.pipe_gen != token.pipe_gen) {
        sc.RecordVerifyAborted(kBR);
        br_cache_.valid = false;
        return;
    }
    sc.RecordDivergence(kBR, diff);
    br_cache_.valid = false;
}

void Rasterizer::BrPopulate(const RenderState& fresh, const VideoCore::Skipcache::DrawToken& token,
                            const GraphicsPipeline* pipeline) {
    using namespace VideoCore::Skipcache;
    auto& sc = Skipcache::Framework::Instance();
    auto& ctr = sc.Counters(CacheId::BeginRendering);
    // Self-invalidate first: any early exit leaves the cache off.
    br_cache_.valid = false;
    // Canonicalize-by-refusal: never store a snapshot carrying any clear flag.
    // The consumed-CMASK populating draw is skipped (one draw of lost populate
    // per pass); level-triggered register clears keep the flags set every draw
    // and are therefore never populated while armed.
    for (u32 cb = 0; cb < fresh.num_color_attachments; ++cb) {
        if (fresh.color_attachments[cb].is_clear) {
            ++ctr.populate_refused;
            return;
        }
    }
    if (fresh.depth_stencil_attachment.depth_clear ||
        fresh.depth_stencil_attachment.stencil_clear) {
        ++ctr.populate_refused;
        return;
    }
    // Capture per-attachment guards from post-Transit live state.
    br_cache_.cb_count = fresh.num_color_attachments;
    const auto& regs = liverpool->regs;
    const auto fill = [this](BrAttachmentGuard& g, VideoCore::ImageId image_id,
                             const VideoCore::TextureCache::ImageDesc& desc, VAddr meta_addr) {
        auto& image = texture_cache.GetImage(image_id);
        g.meta_addr = meta_addr;
        g.image_id = image_id;
        g.image_uid = image.image_uid;
        g.backing = image.backing;
        g.expected_layout = image.backing->state.layout;
        g.expected_access = image.backing->state.access_mask;
        g.base_level = desc.view_info.range.base.level;
        g.base_layer = desc.view_info.range.base.layer;
        g.num_levels = desc.view_info.range.extent.levels;
        g.num_layers = desc.view_info.range.extent.layers;
    };
    for (u32 cb = 0; cb < fresh.num_color_attachments; ++cb) {
        auto& g = br_cache_.cb_guard[cb];
        g = {};
        const auto& [image_id, desc] = cb_descs[cb];
        if (!image_id) {
            continue;
        }
        fill(g, image_id, desc, regs.color_buffers[cb].CmaskAddress());
    }
    br_cache_.has_db = bool(db_desc.image_id);
    if (br_cache_.has_db) {
        auto& g = br_cache_.db_guard;
        const auto& [image_id, desc] = db_desc;
        fill(g, image_id, desc, regs.depth_htile_data_base.GetAddress());
    }
    br_cache_.pipeline = pipeline;
    const auto& key = pipeline->GetGraphicsKey();
    br_mrt_mask_ = key.mrt_mask;
    br_color_samples_ = key.color_samples;
    br_depth_bits_ = std::bit_cast<u32>(regs.depth_control) & kRtDepthControlBits;
    br_color_bits_ = std::bit_cast<u32>(regs.color_control) & kRtColorControlBits;
    // The refused or invalid snapshot is still in place: a byte-equal rebuild
    // is a miss whose cause the body could not see. Consumed by the BRRT line;
    // is_rendering is read after the body's Transits.
    const bool same = fresh == br_cache_.state;
    br_same_state_ += same;
    br_same_open_ += same && scheduler.IsRendering();
    br_cache_.state = fresh;
    br_cache_.attachment_feedback_loop = attachment_feedback_loop;
    const auto& gens = sc.Gens();
    br_cache_.meta_gen = gens.meta_gen;
    br_cache_.layout_gen = gens.layout_gen;
    // Commit re-check: a cross-thread invalidation landing mid-build forces
    // the next probe to miss (seqlock consumer side).
    const DrawToken t2 = sc.Capture(RtLaneStamp(), scheduler.CurrentTick());
    if (t2.mem_gen != token.mem_gen || t2.tex_gen != token.tex_gen ||
        t2.pipe_gen != token.pipe_gen) {
        return; // br_cache_.valid stays false
    }
    br_cache_.token = token;
    br_cache_.valid = true;
    sc.NotifyPopulated(VideoCore::Skipcache::CacheId::BeginRendering);
}

const RenderState& Rasterizer::BeginRendering(const GraphicsPipeline* pipeline) {
    using VideoCore::Skipcache::CacheId;
    using VideoCore::Skipcache::DrawToken;
    auto& skipcache = VideoCore::Skipcache::Framework::Instance();
    const bool br_probing =
        skipcache.Active() && !br_readback_gate_ && skipcache.ShouldProbe(CacheId::BeginRendering);
    DrawToken br_token{};
    bool br_would_hit = false;
    if (br_probing) {
        auto& ctr = skipcache.Counters(CacheId::BeginRendering);
        ++ctr.eligible;
        const bool timed = skipcache.SampleTimer(CacheId::BeginRendering);
        const u64 t0 = timed ? skipcache.Now() : 0;
        br_token = skipcache.Capture(RtLaneStamp(), scheduler.CurrentTick());
        br_would_hit = BrProbe(br_token, pipeline);
        if (timed) {
            ctr.guard_ns += skipcache.CorrectSample(skipcache.Now() - t0);
            ++ctr.guard_samples;
        }
        if (br_would_hit) {
            ++ctr.hits;
            if (skipcache.MayConsume(CacheId::BeginRendering) &&
                !skipcache.ShouldVerify(CacheId::BeginRendering)) {
                glue_br_ok_ = true;
                return BrReplay(pipeline);
            }
        }
    }
    const bool br_timed_miss =
        br_probing && !br_would_hit && skipcache.SampleTimer(CacheId::BeginRendering);
    const u64 br_miss_t0 = br_timed_miss ? skipcache.Now() : 0;

    attachment_feedback_loop = false;
    const auto& regs = liverpool->regs;
    const auto& key = pipeline->GetGraphicsKey();
    // fresh_state_ is reused, so the reset is load-bearing: it zeroes the colour slots at and past
    // num_color_attachments (the producer invariant in vk_scheduler.h) and the depth attachment's
    // has_depth/depth_clear/has_stencil/stencil_clear, which are written only under
    // DepthValid()/StencilValid().
    RenderState& state = fresh_state_;
    state = {};
    state.width = instance.GetMaxFramebufferWidth();
    state.height = instance.GetMaxFramebufferHeight();
    state.num_layers = std::numeric_limits<u16>::max();
    state.num_color_attachments = std::bit_width(key.mrt_mask);
    for (auto cb = 0u; cb < state.num_color_attachments; ++cb) {
        auto& [image_id, desc] = cb_descs[cb];
        if (!image_id) {
            continue;
        }
        auto* image = &texture_cache.GetImage(image_id);
        if (image->binding.needs_rebind) {
            image_id = bound_images.emplace_back(texture_cache.FindImage(desc));
            image = &texture_cache.GetImage(image_id);
        }
        texture_cache.MaybeUpdateImage(image_id);
        if (const u32 samples = key.color_samples[cb]; image->backing_num_samples != samples) {
            runtime.SetBackingSamples(image, samples);
        }
        const auto& image_view = texture_cache.FindRenderTarget(image_id, desc);
        const auto slice = image_view.info.range.base.layer;
        const auto mip = image_view.info.range.base.level;

        const auto& col_buf = regs.color_buffers[cb];
        const bool is_clear = texture_cache.IsMetaCleared(col_buf.CmaskAddress(), slice);
        texture_cache.TouchMeta(col_buf.CmaskAddress(), slice, false);

        if (image->binding.is_bound) {
            ASSERT_MSG(!image->binding.force_general,
                       "Having image both as storage and render target is unsupported");
            runtime.FlushBarriers();
            needs_barrier |=
                runtime.Transit(image,
                                instance.IsAttachmentFeedbackLoopLayoutSupported()
                                    ? vk::ImageLayout::eAttachmentFeedbackLoopOptimalEXT
                                    : vk::ImageLayout::eGeneral,
                                vk::PipelineStageFlagBits2::eColorAttachmentOutput,
                                vk::AccessFlagBits2::eColorAttachmentWrite |
                                    vk::AccessFlagBits2::eColorAttachmentRead);
            attachment_feedback_loop = true;
        } else {
            needs_barrier |= runtime.Transit(image, vk::ImageLayout::eColorAttachmentOptimal,
                                             vk::PipelineStageFlagBits2::eColorAttachmentOutput,
                                             vk::AccessFlagBits2::eColorAttachmentWrite |
                                                 vk::AccessFlagBits2::eColorAttachmentRead,
                                             desc.view_info.range);
        }

        state.width = std::min<u32>(state.width, std::max(image->info.size.width >> mip, 1u));
        state.height = std::min<u32>(state.height, std::max(image->info.size.height >> mip, 1u));
        state.num_layers = std::min<u32>(state.num_layers, image_view.info.range.extent.layers);

        const auto clear_value =
            is_clear ? LiverpoolToVK::ColorBufferClearValue(col_buf) : vk::ClearValue{};
        auto& attachment = state.color_attachments[cb];
        attachment.image_view = *image_view.image_view;
        attachment.image_layout = image->backing->state.layout;
        attachment.clear_value = clear_value.color.uint32;
        attachment.is_clear = is_clear;

        image->usage.render_target = 1u;
    }

    if (auto image_id = db_desc.image_id; image_id) {
        auto& desc = db_desc.desc;
        const auto htile_address = regs.depth_htile_data_base.GetAddress();
        const auto& image_view = texture_cache.FindDepthTarget(image_id, desc);
        auto& image = texture_cache.GetImage(image_id);

        const auto slice = image_view.info.range.base.layer;
        const bool is_depth_clear =
            (regs.depth_render_control.depth_clear_enable && regs.depth_control.depth_enable &&
             regs.depth_control.depth_write_enable) ||
            texture_cache.IsMetaCleared(htile_address, slice);
        const bool is_stencil_clear = regs.depth_render_control.stencil_clear_enable;
        texture_cache.TouchMeta(htile_address, slice, false);
        ASSERT(desc.view_info.range.extent.levels == 1 && !image.binding.needs_rebind);

        const bool has_stencil = image.info.props.has_stencil;
        // Stencil writes can be enabled while depth writes are off.
        const bool stencil_write =
            has_stencil && regs.depth_control.stencil_enable && !desc.view_info.is_storage;
        const auto new_layout = desc.view_info.is_storage
                                    ? has_stencil ? vk::ImageLayout::eDepthStencilAttachmentOptimal
                                                  : vk::ImageLayout::eDepthAttachmentOptimal
                                : stencil_write
                                    ? vk::ImageLayout::eDepthReadOnlyStencilAttachmentOptimal
                                : has_stencil ? vk::ImageLayout::eDepthStencilReadOnlyOptimal
                                              : vk::ImageLayout::eDepthReadOnlyOptimal;
        needs_barrier |= runtime.Transit(&image, new_layout,
                                         vk::PipelineStageFlagBits2::eEarlyFragmentTests |
                                             vk::PipelineStageFlagBits2::eLateFragmentTests,
                                         vk::AccessFlagBits2::eDepthStencilAttachmentWrite |
                                             vk::AccessFlagBits2::eDepthStencilAttachmentRead,
                                         desc.view_info.range);

        state.width = std::min<u32>(state.width, image.info.size.width);
        state.height = std::min<u32>(state.height, image.info.size.height);
        state.num_layers = std::min<u32>(state.num_layers, image_view.info.range.extent.layers);

        auto& attachment = state.depth_stencil_attachment;
        attachment.image_view = *image_view.image_view;
        attachment.image_layout = image.backing->state.layout;
        attachment.clear_value = {};
        attachment.is_clear = 0;

        if (regs.depth_buffer.DepthValid()) {
            attachment.clear_value[0] = is_depth_clear ? std::bit_cast<u32>(regs.depth_clear) : 0u;
            attachment.has_depth = true;
            attachment.depth_clear = is_depth_clear;
        }
        if (regs.depth_buffer.StencilValid()) {
            attachment.clear_value[1] = is_stencil_clear ? regs.stencil_clear : 0u;
            attachment.has_stencil = true;
            attachment.stencil_clear = is_stencil_clear;
        }

        image.usage.depth_target = true;
    }

    if (state.num_layers == std::numeric_limits<u16>::max()) {
        state.num_layers = 1;
    }

    // FSR 4.1.1 object motion: the image only on the scene of a frame FSR runs on, single-layer
    // and inside it. Elsewhere the slot stays empty (dynamicRenderingUnusedAttachments).
    if (key.motion_vectors && fsr411_depth && db_desc.first == fsr411_depth &&
        state.num_layers == 1) {
        if (const auto view = object_motion.View(state.width, state.height)) {
            auto& attachment = state.color_attachments[Shader::MotionVectors::Output];
            attachment.image_view = view;
            attachment.image_layout = vk::ImageLayout::eGeneral;
        }
    }

    if (br_probing) {
        auto& ctr = skipcache.Counters(CacheId::BeginRendering);
        if (br_timed_miss) {
            ctr.miss_ns += skipcache.CorrectSample(skipcache.Now() - br_miss_t0);
            ++ctr.miss_samples;
        }
        if (!br_would_hit) {
            BrPopulate(state, br_token, pipeline);
        } else if (skipcache.GetState(CacheId::BeginRendering) !=
                   VideoCore::Skipcache::State::Learning) {
            BrVerify(state, br_token);
        }
    }
    glue_br_ok_ = glue_mode_ != 0 && br_probing && br_cache_.valid &&
                  skipcache.MayConsume(CacheId::BeginRendering);
    return state;
}

void Rasterizer::Resolve() {
    const auto& mrt0_hint = liverpool->last_cb_extent[0];
    const auto& mrt1_hint = liverpool->last_cb_extent[1];
    VideoCore::TextureCache::ImageDesc mrt0_desc{liverpool->regs.color_buffers[0], mrt0_hint};
    VideoCore::TextureCache::ImageDesc mrt1_desc{liverpool->regs.color_buffers[1], mrt1_hint};
    auto& mrt0_image = texture_cache.GetImage(texture_cache.FindImage(mrt0_desc, true));
    auto& mrt1_image = texture_cache.GetImage(texture_cache.FindImage(mrt1_desc, true));

    ScopeMarkerBegin(fmt::format("Resolve:MRT0={:#x}:MRT1={:#x}",
                                 liverpool->regs.color_buffers[0].Address(),
                                 liverpool->regs.color_buffers[1].Address()));
    runtime.ResolveImage(&mrt0_image, &mrt1_image, mrt0_desc.view_info.range,
                         mrt1_desc.view_info.range);
    ScopeMarkerEnd();
}

void Rasterizer::DepthStencilCopy(bool is_depth, bool is_stencil) {
    auto& regs = liverpool->regs;

    auto read_desc = VideoCore::TextureCache::ImageDesc(
        regs.depth_buffer, regs.depth_view, regs.depth_control,
        regs.depth_htile_data_base.GetAddress(), liverpool->last_db_extent, false);
    auto write_desc = VideoCore::TextureCache::ImageDesc(
        regs.depth_buffer, regs.depth_view, regs.depth_control,
        regs.depth_htile_data_base.GetAddress(), liverpool->last_db_extent, true);

    auto& read_image = texture_cache.GetImage(texture_cache.FindImage(read_desc));
    auto& write_image = texture_cache.GetImage(texture_cache.FindImage(write_desc));

    VideoCore::SubresourceRange sub_range;
    sub_range.base.layer = liverpool->regs.depth_view.slice_start;
    sub_range.extent.layers = liverpool->regs.depth_view.NumSlices() - sub_range.base.layer;

    ScopeMarkerBegin(fmt::format(
        "DepthStencilCopy:DR={:#x}:SR={:#x}:DW={:#x}:SW={:#x}", regs.depth_buffer.DepthAddress(),
        regs.depth_buffer.StencilAddress(), regs.depth_buffer.DepthWriteAddress(),
        regs.depth_buffer.StencilWriteAddress()));

    runtime.CopyDepthStencil(&read_image, &write_image, sub_range);

    ScopeMarkerEnd();
}

void Rasterizer::FillBuffer(VAddr address, u32 num_bytes, u32 value, bool is_gds) {
    ASSERT_MSG(address % 4 == 0 && num_bytes % 4 == 0,
               "FillBuffer address and size must be a multiple of 4 bytes");
    if (!is_gds) {
        texture_cache.ClearMeta(address);
        if (!buffer_cache.IsRegionGpuModified(address, num_bytes)) {
            VideoCore::StreamCopyLane::Instance().DrainProducer();
            u32* buffer = std::bit_cast<u32*>(address);
            std::fill(buffer, buffer + (num_bytes / sizeof(u32)), value);
            return;
        }
    }
    const auto [buffer, offset] = [&] -> std::pair<const VideoCore::Buffer*, u64> {
        if (is_gds) {
            return {buffer_cache.GetGdsBuffer(), address};
        }
        return buffer_cache.ObtainBuffer(address, num_bytes, true);
    }();
    runtime.FillBuffer(buffer, offset, num_bytes, value);
}

void Rasterizer::CopyBuffer(VAddr dst, VAddr src, u32 num_bytes, bool dst_gds, bool src_gds) {
    if (!dst_gds && !buffer_cache.IsRegionGpuModified(dst, num_bytes)) {
        if (!src_gds && !buffer_cache.IsRegionGpuModified(src, num_bytes) &&
            !texture_cache.FindImageFromRange(src, num_bytes)) {
            // Both buffers were not transferred to GPU yet. Can safely copy in host memory, once
            // the lane has read what earlier draws queued, as CpWriteOrCopy does.
            VideoCore::StreamCopyLane::Instance().DrainProducer();
            std::memcpy(std::bit_cast<void*>(dst), std::bit_cast<void*>(src), num_bytes);
            return;
        }
    }
    texture_cache.InvalidateMemoryFromGPU(dst, num_bytes);
    const auto* gds_buffer = buffer_cache.GetGdsBuffer();
    const auto [src_buffer, src_offset] = [&] -> std::pair<const VideoCore::Buffer*, u64> {
        if (src_gds) {
            return {gds_buffer, src};
        }
        return buffer_cache.ObtainBuffer(src, num_bytes, false, true);
    }();
    const auto [dst_buffer, dst_offset] = [&] -> std::pair<const VideoCore::Buffer*, u64> {
        if (dst_gds) {
            return {gds_buffer, dst};
        }
        return buffer_cache.ObtainBuffer(dst, num_bytes, true, true);
    }();
    const vk::BufferCopy copy = {
        .srcOffset = src_offset,
        .dstOffset = dst_offset,
        .size = num_bytes,
    };
    runtime.CopyBuffer(src_buffer, dst_buffer, std::span{&copy, 1});
}

u32 Rasterizer::ReadDataFromGds(u32 gds_offset) {
    auto* gds_buf = buffer_cache.GetGdsBuffer();
    u32 value;
    std::memcpy(&value, gds_buf->mapped_data.data() + gds_offset, sizeof(u32));
    return value;
}

bool Rasterizer::InvalidateMemory(VAddr addr, u64 size, bool assume_locks) {
    if (!IsMapped(addr, size)) {
        // Not GPU mapped memory, can skip invalidation logic entirely.
        return false;
    }
    buffer_cache.InvalidateMemory(addr, size, assume_locks);
    texture_cache.InvalidateMemory(addr, size);
    Skipcache::Framework::Instance().BumpMemGen();
    return true;
}

bool Rasterizer::TryCpWriteBacking(VAddr, const void*, u64) {
    // The sparse buffer manager cannot keep a CPU write's watcher armed, so
    // CP writes take the plain store and its fault.
    return false;
}

bool Rasterizer::ReadMemory(VAddr addr, u64 size, bool assume_locks) {
    if (!IsMapped(addr, size)) {
        // Not GPU mapped memory, can skip invalidation logic entirely.
        return false;
    }
    buffer_cache.ReadMemory(addr, size, false, assume_locks);
    Skipcache::Framework::Instance().BumpMemGen();
    return true;
}

// Async-signal-safe per-thread cache of positive IsMapped intervals; no lock on the
// fast path. Map/Unmap bump the generation (release), an acquire load drops stale hits.
bool Rasterizer::IsMapped(VAddr addr, u64 size) {
    if (size == 0) {
        // There is no memory, so not mapped.
        return false;
    }
    struct CacheEntry {
        VAddr base; // [base, limit) - 0,0 means empty slot
        VAddr limit;
    };
    static constexpr size_t kCacheSize = 4;
    thread_local std::array<CacheEntry, kCacheSize> tls_cache{};
    thread_local u64 tls_gen = ~u64{0};

    const VAddr query_end = addr + size;
    if (query_end < addr) [[unlikely]] {
        // Wrapped the address space (a failed upstream resolve can pass -1);
        // a wrapped end would defeat the limit and straddle checks below.
        return false;
    }
    const bool cache_active = Skipcache::Framework::Instance().Active();
    if (cache_active) {
        const u64 cur_gen = mapped_ranges_gen_.load(std::memory_order_acquire);
        if (cur_gen == tls_gen) [[likely]] {
            for (const auto& e : tls_cache) {
                if (addr >= e.base && query_end <= e.limit) {
                    return true;
                }
            }
        } else {
            tls_cache.fill({0, 0});
            tls_gen = cur_gen;
        }
    }

    // find(addr), not contains(range): the iterator hands back the containing bounds.
    Common::RecursiveSharedLock lock{mapped_ranges_mutex};
    const auto it = mapped_ranges.find(addr);
    if (it == mapped_ranges.end()) {
        return false;
    }
    const VAddr lo = it->lower();
    const VAddr hi = it->upper();
    if (query_end > hi) {
        // Inside a tracked interval but past its upper bound: not fully contained.
        return false;
    }
    if (cache_active) {
        for (size_t i = kCacheSize - 1; i > 0; --i) {
            tls_cache[i] = tls_cache[i - 1];
        }
        tls_cache[0] = CacheEntry{lo, hi};
    }
    return true;
}

void Rasterizer::MapMemory(VAddr addr, u64 size) {
    {
        std::scoped_lock lock{mapped_ranges_mutex};
        mapped_ranges += decltype(mapped_ranges)::interval_type::right_open(addr, addr + size);
    }
    // Bump after the mutation is committed; release pairs with IsMapped's
    // acquire load so a thread observing the new generation observes the
    // new interval.
    mapped_ranges_gen_.fetch_add(1, std::memory_order_release);
}

void Rasterizer::RegisterMemory(VAddr addr, u64 size) {
    page_manager.OnGpuMap(addr, size);
}

void Rasterizer::UnmapMemory(VAddr addr, u64 size) {
    buffer_cache.InvalidateMemory(addr, size);
    texture_cache.UnmapMemory(addr, size);
    {
        std::scoped_lock lock{mapped_ranges_mutex};
        mapped_ranges -= decltype(mapped_ranges)::interval_type::right_open(addr, addr + size);
    }
    mapped_ranges_gen_.fetch_add(1, std::memory_order_release);
    Skipcache::Framework::Instance().BumpMemGen();
}

bool Rasterizer::DynMemoProbe(VideoCore::Skipcache::CacheCounters& ctr,
                              const GraphicsPipeline* pipeline, u32 flags, u64 reg_stamp,
                              u64 dyn_gen, u64 pipe_gen) {
    using namespace VideoCore::Skipcache;
    const auto& m = dyn_memo_;
    if (m.flags == 0) {
        ++ctr.miss_cold;
        return false;
    }
    if (m.reg_stamp != reg_stamp) {
        ++ctr.miss_gen[LaneReg];
        return false;
    }
    if (m.flags != flags ||
        (dyn_class_stamp_ ? m.write_masks != pipeline->GetGraphicsKey().write_masks
                          : m.pipeline != pipeline)) {
        ++ctr.miss_key;
        return false;
    }
    if (m.dyn_gen != dyn_gen) {
        ++ctr.miss_gen[LaneTick];
        return false;
    }
    if (m.pipe_gen != pipe_gen) {
        ++ctr.miss_gen[LanePipe];
        return false;
    }
    return true;
}

bool Rasterizer::UpdateDynamicState(const GraphicsPipeline* pipeline, const bool is_indexed) {
    using VideoCore::Skipcache::CacheId;
    // Null is the disabled path's stand-in: every dereference below sits under
    // probing or verifying, both false whenever it is null.
    auto* const skipcache = dyn_memo_enabled_ ? &Skipcache::Framework::Instance() : nullptr;
    auto& dynamic_state = scheduler.GetDynamicState();
    const bool probing =
        skipcache != nullptr && skipcache->Active() && skipcache->ShouldProbe(CacheId::DynState);
    // is_indexed stays keyed: the primitive-restart ASSERT_MSG is live in
    // release builds, so an indexed transition must re-evaluate it.
    const u32 flags = DynStateFlags(is_indexed);
    u64 dyn_stamp{}, dyn_gen{}, dyn_pipe_gen{};
    bool dyn_would_hit = false, verifying = false;
    if (probing) {
        auto& ctr = skipcache->Counters(CacheId::DynState);
        ++ctr.eligible;
        const bool timed = skipcache->SampleTimer(CacheId::DynState);
        const u64 t0 = timed ? skipcache->Now() : 0;
        dyn_stamp =
            dyn_class_stamp_ ? liverpool->GetDynStateStamp() : liverpool->GetGfxStateStamp();
        // Read live, never from a draw-entry token: the binds that run before
        // this can flush the command buffer and re-arm every dirty bit.
        dyn_gen = dynamic_state.invalidate_gen;
        dyn_pipe_gen = skipcache->Gens().pipe_gen.load(std::memory_order_acquire);
        dyn_would_hit = DynMemoProbe(ctr, pipeline, flags, dyn_stamp, dyn_gen, dyn_pipe_gen);
        if (timed) {
            ctr.guard_ns += skipcache->CorrectSample(skipcache->Now() - t0);
            ++ctr.guard_samples;
        }
        if (dyn_would_hit) {
            ++ctr.hits;
            verifying = skipcache->ShouldVerify(CacheId::DynState);
            if (skipcache->MayConsume(CacheId::DynState) && !verifying) {
                return glue_mode_ != 0;
            }
        }
    }
    const bool timed_miss = probing && !dyn_would_hit && skipcache->SampleTimer(CacheId::DynState);
    const u64 miss_t0 = timed_miss ? skipcache->Now() : 0;
    const u32 before = verifying ? dynamic_state.DirtyBits() : 0u;

    UpdateViewportScissorState();
    UpdateDepthStencilState();
    UpdatePrimitiveState(is_indexed);
    UpdateRasterizationState();
    UpdateColorBlendingState(pipeline);

    // Sampled before Commit, which clears every bit it emits.
    if (verifying) {
        if (dynamic_state.DirtyBits() != before) {
            skipcache->RecordDivergence(CacheId::DynState, "dirty bit set under would-hit");
            dyn_memo_.flags = 0;
        } else {
            skipcache->RecordVerifyClean(CacheId::DynState);
        }
    }
    dynamic_state.Commit(instance, scheduler);

    if (probing && !dyn_would_hit) {
        auto& ctr = skipcache->Counters(CacheId::DynState);
        if (timed_miss) {
            ctr.miss_ns += skipcache->CorrectSample(skipcache->Now() - miss_t0);
            ++ctr.miss_samples;
        }
        // The body writes no register and bumps neither generation, so all
        // three lanes still hold their probe-time values.
        dyn_memo_ = {dyn_stamp, dyn_gen, dyn_pipe_gen,
                     pipeline,  flags,   pipeline->GetGraphicsKey().write_masks};
        skipcache->NotifyPopulated(CacheId::DynState);
    }
    return glue_mode_ != 0 && probing && dyn_memo_.flags != 0 &&
           skipcache->MayConsume(CacheId::DynState);
}

void Rasterizer::UpdateViewportScissorState() const {
    const auto& regs = liverpool->regs;

    const auto combined_scissor_value_tl = [](s16 scr, s16 win, s16 gen, s16 win_offset) {
        return std::max({scr, s16(win + win_offset), s16(gen + win_offset)});
    };
    const auto combined_scissor_value_br = [](s16 scr, s16 win, s16 gen, s16 win_offset) {
        return std::min({scr, s16(win + win_offset), s16(gen + win_offset)});
    };
    const bool enable_offset = !regs.window_scissor.window_offset_disable;

    AmdGpu::Scissor scsr{};
    scsr.top_left_x = combined_scissor_value_tl(
        regs.screen_scissor.top_left_x, s16(regs.window_scissor.top_left_x),
        s16(regs.generic_scissor.top_left_x),
        enable_offset ? regs.window_offset.window_x_offset : 0);
    scsr.top_left_y = combined_scissor_value_tl(
        regs.screen_scissor.top_left_y, s16(regs.window_scissor.top_left_y),
        s16(regs.generic_scissor.top_left_y),
        enable_offset ? regs.window_offset.window_y_offset : 0);
    scsr.bottom_right_x = combined_scissor_value_br(
        regs.screen_scissor.bottom_right_x, regs.window_scissor.bottom_right_x,
        regs.generic_scissor.bottom_right_x,
        enable_offset ? regs.window_offset.window_x_offset : 0);
    scsr.bottom_right_y = combined_scissor_value_br(
        regs.screen_scissor.bottom_right_y, regs.window_scissor.bottom_right_y,
        regs.generic_scissor.bottom_right_y,
        enable_offset ? regs.window_offset.window_y_offset : 0);

    boost::container::static_vector<vk::Viewport, AmdGpu::NUM_VIEWPORTS> viewports;
    boost::container::static_vector<vk::Rect2D, AmdGpu::NUM_VIEWPORTS> scissors;

    if (regs.polygon_control.enable_window_offset &&
        (regs.window_offset.window_x_offset != 0 || regs.window_offset.window_y_offset != 0)) {
        LOG_ERROR(Render_Vulkan,
                  "PA_SU_SC_MODE_CNTL.VTX_WINDOW_OFFSET_ENABLE support is not yet implemented.");
    }

    const auto& vp_ctl = regs.viewport_control;
    for (u32 i = 0; i < AmdGpu::NUM_VIEWPORTS; i++) {
        const auto& vp = regs.viewports[i];
        const auto& vp_d = regs.viewport_depths[i];
        if (vp.xscale == 0) {
            continue;
        }

        const auto zoffset = vp_ctl.zoffset_enable ? vp.zoffset : 0.f;
        const auto zscale = vp_ctl.zscale_enable ? vp.zscale : 1.f;

        vk::Viewport viewport{};

        // https://gitlab.freedesktop.org/mesa/mesa/-/blob/209a0ed/src/amd/vulkan/radv_pipeline_graphics.c#L688-689
        // https://gitlab.freedesktop.org/mesa/mesa/-/blob/209a0ed/src/amd/vulkan/radv_cmd_buffer.c#L3103-3109
        // When the clip space is ranged [-1...1], the zoffset is centered.
        // By reversing the above viewport calculations, we get the following:
        if (regs.clipper_control.clip_space == AmdGpu::ClipSpace::MinusWToW) {
            viewport.minDepth = zoffset - zscale;
            viewport.maxDepth = zoffset + zscale;
        } else {
            viewport.minDepth = zoffset;
            viewport.maxDepth = zoffset + zscale;
        }

        if (!instance.IsDepthRangeUnrestrictedSupported()) {
            // Unrestricted depth range not supported by device. Restrict to valid range.
            viewport.minDepth = std::max(viewport.minDepth, 0.f);
            viewport.maxDepth = std::min(viewport.maxDepth, 1.f);
        }

        if (regs.IsClipDisabled()) {
            // In case if clipping is disabled we patch the shader to convert vertex position
            // from screen space coordinates to NDC by defining a render space as full hardware
            // window range [0..16383, 0..16383] and setting the viewport to its size.
            viewport.x = 0.f;
            viewport.y = 0.f;
            viewport.width = float(std::min<u32>(instance.GetMaxViewportWidth(), 16_KB));
            viewport.height = float(std::min<u32>(instance.GetMaxViewportHeight(), 16_KB));
        } else {
            const auto xoffset = vp_ctl.xoffset_enable ? vp.xoffset : 0.f;
            const auto xscale = vp_ctl.xscale_enable ? vp.xscale : 1.f;
            const auto yoffset = vp_ctl.yoffset_enable ? vp.yoffset : 0.f;
            const auto yscale = vp_ctl.yscale_enable ? vp.yscale : 1.f;

            // FSR 4.1.1: the sub-pixel jitter, the same shift as jittering the projection.
            const auto jitter = Fsr411Jitter(draw_jitter_key_);
            viewport.x = xoffset - xscale + jitter[0];
            viewport.y = yoffset - yscale + jitter[1];
            viewport.width = xscale * 2.0f;
            viewport.height = yscale * 2.0f;
        }

        viewports.push_back(viewport);

        auto vp_scsr = scsr;
        if (regs.mode_control.vport_scissor_enable) {
            vp_scsr.top_left_x =
                std::max(vp_scsr.top_left_x, s16(regs.viewport_scissors[i].top_left_x));
            vp_scsr.top_left_y =
                std::max(vp_scsr.top_left_y, s16(regs.viewport_scissors[i].top_left_y));
            vp_scsr.bottom_right_x = std::min(AmdGpu::Scissor::Clamp(vp_scsr.bottom_right_x),
                                              regs.viewport_scissors[i].bottom_right_x);
            vp_scsr.bottom_right_y = std::min(AmdGpu::Scissor::Clamp(vp_scsr.bottom_right_y),
                                              regs.viewport_scissors[i].bottom_right_y);
        }
        scissors.push_back({
            .offset = {vp_scsr.top_left_x, vp_scsr.top_left_y},
            .extent = {vp_scsr.GetWidth(), vp_scsr.GetHeight()},
        });
    }

    if (viewports.empty()) {
        // Vulkan requires providing at least one viewport.
        constexpr vk::Viewport empty_viewport = {
            .x = -1.0f,
            .y = -1.0f,
            .width = 1.0f,
            .height = 1.0f,
            .minDepth = 0.0f,
            .maxDepth = 1.0f,
        };
        constexpr vk::Rect2D empty_scissor = {
            .offset = {0, 0},
            .extent = {1, 1},
        };
        viewports.push_back(empty_viewport);
        scissors.push_back(empty_scissor);
    }

    auto& dynamic_state = scheduler.GetDynamicState();
    dynamic_state.SetViewports(viewports);
    dynamic_state.SetScissors(scissors);
}

void Rasterizer::UpdateDepthStencilState() const {
    const auto& regs = liverpool->regs;
    auto& dynamic_state = scheduler.GetDynamicState();

    const auto depth_test_enabled =
        regs.depth_control.depth_enable && regs.depth_buffer.DepthValid();
    dynamic_state.SetDepthTestEnabled(depth_test_enabled);
    if (depth_test_enabled) {
        dynamic_state.SetDepthWriteEnabled(regs.depth_control.depth_write_enable &&
                                           !regs.depth_render_control.depth_clear_enable);
        dynamic_state.SetDepthCompareOp(LiverpoolToVK::CompareOp(regs.depth_control.depth_func));
    }

    const auto depth_bounds_test_enabled = regs.depth_control.depth_bounds_enable;
    dynamic_state.SetDepthBoundsTestEnabled(depth_bounds_test_enabled);
    if (depth_bounds_test_enabled) {
        dynamic_state.SetDepthBounds(regs.depth_bounds_min, regs.depth_bounds_max);
    }

    const auto depth_bias_enabled = regs.polygon_control.NeedsBias();
    dynamic_state.SetDepthBiasEnabled(depth_bias_enabled);
    if (depth_bias_enabled) {
        const bool front = regs.polygon_control.enable_polygon_offset_front;
        dynamic_state.SetDepthBias(
            front ? regs.poly_offset.front_offset : regs.poly_offset.back_offset,
            regs.poly_offset.depth_bias,
            (front ? regs.poly_offset.front_scale : regs.poly_offset.back_scale) / 16.f);
    }

    const auto stencil_test_enabled =
        regs.depth_control.stencil_enable && regs.depth_buffer.StencilValid();
    dynamic_state.SetStencilTestEnabled(stencil_test_enabled);
    if (stencil_test_enabled) {
        const StencilOps front_ops{
            .fail_op = LiverpoolToVK::StencilOp(regs.stencil_control.stencil_fail_front),
            .pass_op = LiverpoolToVK::StencilOp(regs.stencil_control.stencil_zpass_front),
            .depth_fail_op = LiverpoolToVK::StencilOp(regs.stencil_control.stencil_zfail_front),
            .compare_op = LiverpoolToVK::CompareOp(regs.depth_control.stencil_ref_func),
        };
        const StencilOps back_ops = regs.depth_control.backface_enable ? StencilOps{
            .fail_op = LiverpoolToVK::StencilOp(regs.stencil_control.stencil_fail_back),
            .pass_op = LiverpoolToVK::StencilOp(regs.stencil_control.stencil_zpass_back),
            .depth_fail_op = LiverpoolToVK::StencilOp(regs.stencil_control.stencil_zfail_back),
            .compare_op = LiverpoolToVK::CompareOp(regs.depth_control.stencil_bf_func),
        } : front_ops;
        dynamic_state.SetStencilOps(front_ops, back_ops);

        const bool stencil_clear = regs.depth_render_control.stencil_clear_enable;
        const auto front = regs.stencil_ref_front;
        const auto back =
            regs.depth_control.backface_enable ? regs.stencil_ref_back : regs.stencil_ref_front;
        // GCN REPLACE_OP writes DB_STENCILREFMASK.STENCILOPVAL, so a face whose stencil ops
        // include ReplaceOp takes its Vulkan reference from op_val.
        const auto& sc = regs.stencil_control;
        const auto uses_op_val = [](AmdGpu::StencilFunc fail, AmdGpu::StencilFunc zpass,
                                    AmdGpu::StencilFunc zfail) {
            return fail == AmdGpu::StencilFunc::ReplaceOp ||
                   zpass == AmdGpu::StencilFunc::ReplaceOp ||
                   zfail == AmdGpu::StencilFunc::ReplaceOp;
        };
        const bool front_op =
            uses_op_val(sc.stencil_fail_front, sc.stencil_zpass_front, sc.stencil_zfail_front);
        const bool back_op =
            regs.depth_control.backface_enable
                ? uses_op_val(sc.stencil_fail_back, sc.stencil_zpass_back, sc.stencil_zfail_back)
                : front_op;
        const auto ref_conflict = [](AmdGpu::CompareFunc func, const AmdGpu::StencilRefMask& ref) {
            return func != AmdGpu::CompareFunc::Always && func != AmdGpu::CompareFunc::Never &&
                   ref.stencil_test_val != ref.stencil_op_val;
        };
        if ((front_op && ref_conflict(regs.depth_control.stencil_ref_func, front)) ||
            (back_op && regs.depth_control.backface_enable &&
             ref_conflict(regs.depth_control.stencil_bf_func, back))) {
            LOG_WARNING(Render_Vulkan, "Stencil test requires test_val while ReplaceOp requires "
                                       "op_val; the stencil test will use op_val");
        }
        dynamic_state.SetStencilReferences(front_op ? front.stencil_op_val : front.stencil_test_val,
                                           back_op ? back.stencil_op_val : back.stencil_test_val);
        dynamic_state.SetStencilWriteMasks(!stencil_clear ? front.stencil_write_mask : 0U,
                                           !stencil_clear ? back.stencil_write_mask : 0U);
        dynamic_state.SetStencilCompareMasks(front.stencil_mask, back.stencil_mask);
    }
}

void Rasterizer::UpdatePrimitiveState(const bool is_indexed) const {
    const auto& regs = liverpool->regs;
    auto& dynamic_state = scheduler.GetDynamicState();

    const auto is_list_topology = [](const AmdGpu::PrimitiveType type) {
        const auto topology = LiverpoolToVK::PrimitiveType(type);
        return topology == vk::PrimitiveTopology::ePointList ||
               topology == vk::PrimitiveTopology::eLineList ||
               topology == vk::PrimitiveTopology::eTriangleList ||
               topology == vk::PrimitiveTopology::eLineListWithAdjacency ||
               topology == vk::PrimitiveTopology::eTriangleListWithAdjacency;
    };
    const auto is_patch_list_topology = [](const AmdGpu::PrimitiveType type) {
        // Quad and rect lists are emulated using tessellation.
        return type == AmdGpu::PrimitiveType::PatchPrimitive ||
               type == AmdGpu::PrimitiveType::QuadList || type == AmdGpu::PrimitiveType::RectList;
    };

    const auto prim_restart =
        (regs.enable_primitive_restart & 1) != 0 &&
        (instance.IsListRestartSupported() || !is_list_topology(regs.primitive_type)) &&
        (instance.IsPatchListRestartSupported() || !is_patch_list_topology(regs.primitive_type));
    ASSERT_MSG(!is_indexed || !prim_restart || regs.primitive_restart_index == 0xFFFF ||
                   regs.primitive_restart_index == 0xFFFFFFFF,
               "Primitive restart index other than -1 is not supported yet");

    const auto cull_mode = LiverpoolToVK::IsPrimitiveCulled(regs.primitive_type)
                               ? LiverpoolToVK::CullMode(regs.polygon_control.CullingMode())
                               : vk::CullModeFlagBits::eNone;
    const auto front_face = LiverpoolToVK::FrontFace(regs.polygon_control.front_face);

    dynamic_state.SetPrimitiveRestartEnabled(prim_restart);
    dynamic_state.SetRasterizerDiscardEnabled(regs.clipper_control.dx_rasterization_kill);
    dynamic_state.SetCullMode(cull_mode);
    dynamic_state.SetFrontFace(front_face);
}

void Rasterizer::UpdateRasterizationState() const {
    const auto& regs = liverpool->regs;
    auto& dynamic_state = scheduler.GetDynamicState();
    dynamic_state.SetLineWidth(regs.line_control.Width());
}

void Rasterizer::UpdateColorBlendingState(const GraphicsPipeline* pipeline) const {
    const auto& regs = liverpool->regs;
    auto& dynamic_state = scheduler.GetDynamicState();
    dynamic_state.SetBlendConstants(regs.blend_constants);
    dynamic_state.SetColorWriteMasks(pipeline->GetGraphicsKey().write_masks);
    dynamic_state.SetAttachmentFeedbackLoopEnabled(attachment_feedback_loop);
}

void Rasterizer::ScopeMarkerBegin(const std::string_view& str, bool from_guest) {
    if ((from_guest && !EmulatorSettings.IsVkGuestMarkersEnabled()) ||
        (!from_guest && !EmulatorSettings.IsVkHostMarkersEnabled())) {
        return;
    }
    const auto cmdbuf = scheduler.CommandBuffer();
    cmdbuf.beginDebugUtilsLabelEXT(vk::DebugUtilsLabelEXT{
        .pLabelName = str.data(),
    });
}

void Rasterizer::ScopeMarkerEnd(bool from_guest) {
    if ((from_guest && !EmulatorSettings.IsVkGuestMarkersEnabled()) ||
        (!from_guest && !EmulatorSettings.IsVkHostMarkersEnabled())) {
        return;
    }
    const auto cmdbuf = scheduler.CommandBuffer();
    cmdbuf.endDebugUtilsLabelEXT();
}

void Rasterizer::ScopedMarkerInsert(const std::string_view& str, bool from_guest) {
    if ((from_guest && !EmulatorSettings.IsVkGuestMarkersEnabled()) ||
        (!from_guest && !EmulatorSettings.IsVkHostMarkersEnabled())) {
        return;
    }
    const auto cmdbuf = scheduler.CommandBuffer();
    cmdbuf.insertDebugUtilsLabelEXT(vk::DebugUtilsLabelEXT{
        .pLabelName = str.data(),
    });
}

void Rasterizer::ScopedMarkerInsertColor(const std::string_view& str, const u32 color,
                                         bool from_guest) {
    if ((from_guest && !EmulatorSettings.IsVkGuestMarkersEnabled()) ||
        (!from_guest && !EmulatorSettings.IsVkHostMarkersEnabled())) {
        return;
    }
    const auto cmdbuf = scheduler.CommandBuffer();
    cmdbuf.insertDebugUtilsLabelEXT(vk::DebugUtilsLabelEXT{
        .pLabelName = str.data(),
        .color = std::array<f32, 4>(
            {(f32)((color >> 16) & 0xff) / 255.0f, (f32)((color >> 8) & 0xff) / 255.0f,
             (f32)(color & 0xff) / 255.0f, (f32)((color >> 24) & 0xff) / 255.0f})});
}

std::thread::id Rasterizer::GetGpuCommandProcessorThread() {
    return liverpool->GetGpuCommandProcessorThread();
}

#ifdef __linux__
u32 Rasterizer::GetGpuCommandProcessorThreadId() {
    return liverpool->GetGpuCommandProcessorThreadId();
}
#endif

} // namespace Vulkan
