Synthesizing design: shabang.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg59/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {ERCU.sv Decoder.sv Counter.sv w_full.sv Packet_Processor.sv output_buffer.sv shift_register.sv Timer.sv sync_high.sv r_empty.sv flex_counter.sv flex_stp_sr.sv sync_rw.sv sync_wr.sv mem.sv flex_pio_si.sv USB_Timer.sv flex_pts_sr.sv bit_stuff.sv Byte_Register.sv Encoder.sv byte_transmitter.sv txpu.sv CRC_Calculator.sv  transmitter.sv receiver.sv decode.sv edge_detect.sv eop_detect.sv sync.sv rxpu.sv usb_receiver.sv rx_fifo.sv rcu.sv timer.sv transceiver.sv Packet_Storage.sv shabang.sv}
Running PRESTO HDLC
Compiling source file ./source/ERCU.sv
Compiling source file ./source/Decoder.sv
Compiling source file ./source/Counter.sv
Compiling source file ./source/w_full.sv
Compiling source file ./source/Packet_Processor.sv
Compiling source file ./source/output_buffer.sv
Compiling source file ./source/shift_register.sv
Compiling source file ./source/Timer.sv
Compiling source file ./source/sync_high.sv
Compiling source file ./source/r_empty.sv
Compiling source file ./source/flex_counter.sv
Warning:  ./source/flex_counter.sv:21: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/flex_counter.sv:22: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./source/flex_stp_sr.sv
Compiling source file ./source/sync_rw.sv
Compiling source file ./source/sync_wr.sv
Compiling source file ./source/mem.sv
Compiling source file ./source/flex_pio_si.sv
Compiling source file ./source/USB_Timer.sv
Compiling source file ./source/flex_pts_sr.sv
Compiling source file ./source/bit_stuff.sv
Compiling source file ./source/Byte_Register.sv
Compiling source file ./source/Encoder.sv
Compiling source file ./source/byte_transmitter.sv
Compiling source file ./source/txpu.sv
Compiling source file ./source/CRC_Calculator.sv
Warning:  ./source/CRC_Calculator.sv:26: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./source/transmitter.sv
Compiling source file ./source/receiver.sv
Compiling source file ./source/decode.sv
Compiling source file ./source/edge_detect.sv
Compiling source file ./source/eop_detect.sv
Compiling source file ./source/sync.sv
Compiling source file ./source/rxpu.sv
Compiling source file ./source/usb_receiver.sv
Compiling source file ./source/rx_fifo.sv
Compiling source file ./source/rcu.sv
Compiling source file ./source/timer.sv
Compiling source file ./source/transceiver.sv
Compiling source file ./source/Packet_Storage.sv
Warning:  ./source/Packet_Storage.sv:35: the undeclared symbol 'E_Out' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./source/shabang.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate shabang -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shabang'.
Information: Building the design 'Packet_Storage'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'transceiver'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Packet_Processor'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'output_buffer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'transmitter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'receiver'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sync_high'. (HDL-193)

Inferred memory devices in process
	in routine sync_high line 19 in file
		'./source/sync_high.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      meta_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    sync_out_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Decoder'. (HDL-193)

Inferred memory devices in process
	in routine Decoder line 28 in file
		'./source/Decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   prev_sample_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   new_sample_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_detect'. (HDL-193)

Inferred memory devices in process
	in routine edge_detect line 22 in file
		'./source/edge_detect.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_sample_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   prev_sample_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Timer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Counter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_register'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ERCU'. (HDL-193)

Statistics for case statements in always block at line 39 in file
	'./source/ERCU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |     no/auto      |
===============================================

Statistics for case statements in always block at line 95 in file
	'./source/ERCU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ERCU line 28 in file
		'./source/ERCU.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sync_rw'. (HDL-193)

Inferred memory devices in process
	in routine sync_rw line 18 in file
		'./source/sync_rw.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  r_count_sync_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Q1_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sync_wr'. (HDL-193)

Inferred memory devices in process
	in routine sync_wr line 18 in file
		'./source/sync_wr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  w_count_sync_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Q1_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mem'. (HDL-193)

Inferred memory devices in process
	in routine mem line 21 in file
		'./source/mem.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      array_reg      | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|      mem/27      |  128   |    8    |      7       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'w_full'. (HDL-193)

Inferred memory devices in process
	in routine w_full line 27 in file
		'./source/w_full.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    r_binary_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    w_binary_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      full_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'r_empty'. (HDL-193)

Inferred memory devices in process
	in routine r_empty line 24 in file
		'./source/r_empty.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      empty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    r_binary_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'txpu'. (HDL-193)
Warning:  ./source/txpu.sv:80: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 78 in file
	'./source/txpu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine txpu line 65 in file
		'./source/txpu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'byte_transmitter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC_Calculator'. (HDL-193)

Statistics for case statements in always block at line 84 in file
	'./source/CRC_Calculator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |     no/auto      |
===============================================

Statistics for case statements in always block at line 131 in file
	'./source/CRC_Calculator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           141            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine CRC_Calculator line 66 in file
		'./source/CRC_Calculator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rxpu'. (HDL-193)

Statistics for case statements in always block at line 57 in file
	'./source/rxpu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine rxpu line 44 in file
		'./source/rxpu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'usb_receiver'. (HDL-193)
Presto compilation completed successfully.
Error: Can't find inout port 'eop' on reference to 'usb_receiver' in 'receiver'. (LINK-1)
Information: Building the design 'flex_counter' instantiated from design 'Timer' with
	the parameters "NUM_CNT_BITS=3". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS3 line 25 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'Timer' with
	the parameters "NUM_CNT_BITS=2". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS2 line 25 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'Timer' with
	the parameters "NUM_CNT_BITS=4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS4 line 25 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_stp_sr' instantiated from design 'shift_register' with
	the parameters "8,1". (HDL-193)

Inferred memory devices in process
	in routine flex_stp_sr_NUM_BITS8_SHIFT_MSB1 line 29 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_out_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flex_stp_sr_NUM_BITS8_SHIFT_MSB1 line 59 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_out_reg   | Flip-flop |   7   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Byte_Register'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'USB_Timer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bit_stuff'. (HDL-193)

Inferred memory devices in process
	in routine bit_stuff line 26 in file
		'./source/bit_stuff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| raw_to_encoder_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Encoder'. (HDL-193)

Inferred memory devices in process
	in routine Encoder line 26 in file
		'./source/Encoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     d_minus_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     d_plus_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_pio_si' instantiated from design 'CRC_Calculator' with
	the parameters "8'h11". (HDL-193)
Warning:  ./source/flex_pio_si.sv:58: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine flex_pio_si_11 line 33 in file
		'./source/flex_pio_si.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tmp_reg_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   serial_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flex_pio_si_11 line 62 in file
		'./source/flex_pio_si.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tmp_reg_reg     | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_pts_sr' instantiated from design 'Byte_Register' with
	the parameters "NUM_BITS=8,SHIFT_MSB=0". (HDL-193)

Inferred memory devices in process
	in routine flex_pts_sr_NUM_BITS8_SHIFT_MSB0 line 82 in file
		'./source/flex_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tmp_reg_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   serial_out_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flex_pts_sr_NUM_BITS8_SHIFT_MSB0 line 110 in file
		'./source/flex_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tmp_reg_reg     | Flip-flop |   6   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'USB_Timer' with
	the parameters "NUM_CNT_BITS=8". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS8 line 25 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 2 instances of design 'flex_counter_NUM_CNT_BITS3'. (OPT-1056)
Information: Uniquified 4 instances of design 'flex_counter_NUM_CNT_BITS4'. (OPT-1056)
Error: Can't find inout port 'eop' on reference to 'usb_receiver' in 'receiver'. (LINK-1)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 92 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rxpu'
  Processing 'receiver'
  Processing 'flex_pio_si_11'
  Processing 'CRC_Calculator'
  Processing 'Encoder'
  Processing 'flex_counter_NUM_CNT_BITS3_0'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS3_0'. (DDB-72)
  Processing 'bit_stuff'
  Processing 'flex_counter_NUM_CNT_BITS8'
  Processing 'flex_counter_NUM_CNT_BITS4_0'
  Processing 'USB_Timer'
  Processing 'flex_pts_sr_NUM_BITS8_SHIFT_MSB0'
  Processing 'Byte_Register'
  Processing 'byte_transmitter'
  Processing 'txpu'
  Processing 'transmitter'
  Processing 'transceiver'
  Processing 'r_empty'
  Processing 'w_full'
  Processing 'mem'
  Processing 'sync_wr'
  Processing 'sync_rw'
  Processing 'output_buffer'
  Processing 'ERCU'
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'flex_stp_sr_NUM_BITS8_SHIFT_MSB1'
  Processing 'shift_register'
  Processing 'Counter'
  Processing 'flex_counter_NUM_CNT_BITS2'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS2'. (DDB-72)
  Processing 'Timer'
  Processing 'edge_detect'
  Processing 'Decoder'
  Processing 'sync_high'
  Processing 'Packet_Processor'
  Processing 'Packet_Storage'
  Processing 'shabang'
Error: Can't find inout port 'eop' on reference to 'usb_receiver' in 'receiver'. (LINK-1)
Warning: Unable to resolve reference 'usb_receiver' in 'receiver'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'shabang' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'CRC_Calculator_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS8_DW01_cmp2_0'
  Processing 'flex_counter_NUM_CNT_BITS8_DW01_inc_0'
  Mapping 'flex_counter_NUM_CNT_BITS8_DW_mult_uns_0'
  Processing 'flex_counter_NUM_CNT_BITS8_DW01_cmp6_0'
  Mapping 'flex_counter_NUM_CNT_BITS4_0_DW_mult_uns_0'
  Mapping 'flex_counter_NUM_CNT_BITS4_1_DW_mult_uns_0'
  Processing 'r_empty_DW01_cmp6_0'
  Processing 'r_empty_DW01_add_0'
  Processing 'w_full_DW01_sub_0'
  Processing 'w_full_DW01_cmp6_0'
  Processing 'w_full_DW01_add_0'
  Mapping 'flex_counter_NUM_CNT_BITS4_2_DW_mult_uns_0'
  Mapping 'flex_counter_NUM_CNT_BITS4_3_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS8'. (DDB-72)
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4_3'. (DDB-72)
  Structuring 'flex_counter_NUM_CNT_BITS4_2'
  Mapping 'flex_counter_NUM_CNT_BITS4_2'
  Structuring 'flex_counter_NUM_CNT_BITS4_1'
  Mapping 'flex_counter_NUM_CNT_BITS4_1'
  Structuring 'flex_counter_NUM_CNT_BITS4_0'
  Mapping 'flex_counter_NUM_CNT_BITS4_0'
  Structuring 'flex_counter_NUM_CNT_BITS3_0'
  Mapping 'flex_counter_NUM_CNT_BITS3_0'
  Structuring 'flex_counter_NUM_CNT_BITS8'
  Mapping 'flex_counter_NUM_CNT_BITS8'
  Structuring 'flex_pts_sr_NUM_BITS8_SHIFT_MSB0'
  Mapping 'flex_pts_sr_NUM_BITS8_SHIFT_MSB0'
  Structuring 'flex_pio_si_11'
  Mapping 'flex_pio_si_11'
  Structuring 'Encoder'
  Mapping 'Encoder'
  Structuring 'bit_stuff'
  Mapping 'bit_stuff'
  Structuring 'USB_Timer'
  Mapping 'USB_Timer'
  Structuring 'Byte_Register'
  Mapping 'Byte_Register'
  Structuring 'flex_stp_sr_NUM_BITS8_SHIFT_MSB1'
  Mapping 'flex_stp_sr_NUM_BITS8_SHIFT_MSB1'
  Structuring 'flex_counter_NUM_CNT_BITS4_3'
  Mapping 'flex_counter_NUM_CNT_BITS4_3'
  Structuring 'flex_counter_NUM_CNT_BITS2'
  Mapping 'flex_counter_NUM_CNT_BITS2'
  Structuring 'flex_counter_NUM_CNT_BITS3_1'
  Mapping 'flex_counter_NUM_CNT_BITS3_1'
  Structuring 'rxpu'
  Mapping 'rxpu'
  Structuring 'CRC_Calculator'
  Mapping 'CRC_Calculator'
  Structuring 'byte_transmitter'
  Mapping 'byte_transmitter'
  Structuring 'txpu'
  Mapping 'txpu'
  Structuring 'r_empty'
  Mapping 'r_empty'
  Structuring 'w_full'
  Mapping 'w_full'
  Structuring 'mem'
  Mapping 'mem'
  Structuring 'ERCU'
  Mapping 'ERCU'
  Structuring 'Timer'
  Mapping 'Timer'
  Structuring 'edge_detect'
  Mapping 'edge_detect'
  Structuring 'Decoder'
  Mapping 'Decoder'
  Structuring 'transmitter'
  Mapping 'transmitter'
  Structuring 'Packet_Processor'
  Mapping 'Packet_Processor'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09 2415717.0      0.00       0.0       0.4                          
    0:00:09 2415717.0      0.00       0.0       0.4                          
    0:00:09 2415717.0      0.00       0.0       0.4                          
    0:00:09 2415717.0      0.00       0.0       0.4                          
    0:00:09 2415717.0      0.00       0.0       0.4                          
    0:00:09 2403261.0      0.00       0.0       0.4                          
    0:00:09 2403261.0      0.00       0.0       0.4                          
    0:00:09 2403261.0      0.00       0.0       0.4                          
    0:00:09 2403261.0      0.00       0.0       0.4                          
    0:00:09 2403261.0      0.00       0.0       0.4                          
    0:00:09 2403477.0      0.00       0.0       0.2                          
    0:00:09 2403477.0      0.00       0.0       0.1                          
    0:00:09 2403477.0      0.00       0.0       0.0                          
    0:00:09 2403477.0      0.00       0.0       0.0                          
    0:00:09 2403477.0      0.00       0.0       0.0                          
    0:00:09 2403477.0      0.00       0.0       0.0                          
    0:00:09 2403477.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09 2403477.0      0.00       0.0       0.0                          
    0:00:09 2403477.0      0.00       0.0       0.0                          
    0:00:09 2403477.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09 2403477.0      0.00       0.0       0.0                          
    0:00:09 2403477.0      0.00       0.0       0.0                          
    0:00:10 2402685.0      0.00       0.0       0.0                          
    0:00:10 2402541.0      0.00       0.0       0.0                          
    0:00:10 2402541.0      0.00       0.0       0.0                          
    0:00:10 2402541.0      0.00       0.0       0.0                          
    0:00:10 2402541.0      0.00       0.0       0.0                          
    0:00:10 2402541.0      0.00       0.0       0.0                          
    0:00:10 2402541.0      0.00       0.0       0.0                          
    0:00:10 2402541.0      0.00       0.0       0.0                          
    0:00:10 2402541.0      0.00       0.0       0.0                          
    0:00:10 2402541.0      0.00       0.0       0.0                          
    0:00:10 2402541.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'shabang' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'Ethernet_input/P_Processor/Counter_Controller/counter/clk': 1101 load(s), 1 driver(s)
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/shabang.rep
report_area >> reports/shabang.rep
report_power -hier >> reports/shabang.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/shabang.v"
Writing verilog file '/home/ecegrid/a/mg59/ECE_337_Final_Project/Shabang/mapped/shabang.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 6 nets to module w_full using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module CRC_Calculator using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Mon Apr 23 20:38:43 2018
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Multiply driven inputs (LINT-6)                                 4
    Unconnected ports (LINT-28)                                    10
    Feedthrough (LINT-29)                                           1
    Shorted outputs (LINT-31)                                       5

Cells                                                              56
    Connected to power or ground (LINT-32)                         35
    Nets connected to multiple pins on same cell (LINT-33)         21

Tristate                                                            1
    A tristate bus has a non tri-state driver (LINT-34)             1
--------------------------------------------------------------------------------

Warning: In design 'receiver', input port 'd_plus' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'receiver', input port 'd_minus' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'receiver', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'receiver', input port 'n_rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'w_full_DW01_sub_0', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_DW01_sub_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_DW01_sub_0', port 'DIFF[5]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_DW01_sub_0', port 'DIFF[4]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_DW01_sub_0', port 'DIFF[3]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_DW01_sub_0', port 'DIFF[2]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_DW01_sub_0', port 'DIFF[1]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_DW01_sub_0', port 'DIFF[0]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'Packet_Processor', input port 'Ethernet_In' is connected directly to output port 'Ethernet_Out'. (LINT-29)
Warning: In design 'txpu', output port 'FSM_byte[6]' is connected directly to output port 'FSM_byte[1]'. (LINT-31)
Warning: In design 'txpu', output port 'FSM_byte[6]' is connected directly to output port 'FSM_byte[3]'. (LINT-31)
Warning: In design 'txpu', output port 'FSM_byte[5]' is connected directly to output port 'FSM_byte[2]'. (LINT-31)
Warning: In design 'txpu', output port 'eop' is connected directly to output port 'eop_new_bit'. (LINT-31)
Warning: In design 'flex_pio_si_11', output port 'parallel_out[16]' is connected directly to output port 'serial_out'. (LINT-31)
Warning: In design 'Timer', a pin on submodule 'Sample_Generator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'Timer', a pin on submodule 'Sample_Generator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'Timer', a pin on submodule 'Sample_Generator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'Timer', a pin on submodule 'Shift_Enable_Generator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'Timer', a pin on submodule 'Shift_Enable_Generator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'Timer', a pin on submodule 'Bit_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'Timer', a pin on submodule 'Bit_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'Timer', a pin on submodule 'Bit_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'Timer', a pin on submodule 'Bit_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'Counter', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'Counter', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'Counter', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'Counter', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'w_full', a pin on submodule 'sub_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'w_full', a pin on submodule 'sub_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'w_full', a pin on submodule 'sub_52' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'USB_Timer', a pin on submodule 'Width_Generator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'USB_Timer', a pin on submodule 'Width_Generator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'USB_Timer', a pin on submodule 'Width_Generator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'USB_Timer', a pin on submodule 'Width_Generator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'USB_Timer', a pin on submodule 'Bit_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'USB_Timer', a pin on submodule 'Bit_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'USB_Timer', a pin on submodule 'Bit_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'USB_Timer', a pin on submodule 'Bit_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'USB_Timer', a pin on submodule 'Byte_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[7]' is connected to logic 0. 
Warning: In design 'USB_Timer', a pin on submodule 'Byte_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 1. 
Warning: In design 'USB_Timer', a pin on submodule 'Byte_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 0. 
Warning: In design 'USB_Timer', a pin on submodule 'Byte_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'USB_Timer', a pin on submodule 'Byte_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'USB_Timer', a pin on submodule 'Byte_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'USB_Timer', a pin on submodule 'Byte_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'USB_Timer', a pin on submodule 'Byte_Counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'bit_stuff', a pin on submodule 'ones_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'bit_stuff', a pin on submodule 'ones_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'bit_stuff', a pin on submodule 'ones_counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'Timer', the same net is connected to more than one pin on submodule 'Sample_Generator'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[2]', 'rollover_val[0]''.
Warning: In design 'Timer', the same net is connected to more than one pin on submodule 'Bit_Counter'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'Counter', the same net is connected to more than one pin on submodule 'counter'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[3]', 'rollover_val[2]'', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'w_full', the same net is connected to more than one pin on submodule 'sub_52'. (LINT-33)
   Net 'n33' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[14]' is connected to pins 'parallel_in[14]', 'parallel_out[14]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[13]' is connected to pins 'parallel_in[13]', 'parallel_out[13]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[12]' is connected to pins 'parallel_in[12]', 'parallel_out[12]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[11]' is connected to pins 'parallel_in[11]', 'parallel_out[11]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[10]' is connected to pins 'parallel_in[10]', 'parallel_out[10]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[9]' is connected to pins 'parallel_in[9]', 'parallel_out[9]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[8]' is connected to pins 'parallel_in[8]', 'parallel_out[8]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[7]' is connected to pins 'parallel_in[7]', 'parallel_out[7]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[6]' is connected to pins 'parallel_in[6]', 'parallel_out[6]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[5]' is connected to pins 'parallel_in[5]', 'parallel_out[5]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[4]' is connected to pins 'parallel_in[4]', 'parallel_out[4]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[3]' is connected to pins 'parallel_in[3]', 'parallel_out[3]''.
Warning: In design 'CRC_Calculator', the same net is connected to more than one pin on submodule 'CRC_Register'. (LINT-33)
   Net 'CRC_Bytes[1]' is connected to pins 'parallel_in[1]', 'parallel_out[1]''.
Warning: In design 'USB_Timer', the same net is connected to more than one pin on submodule 'Width_Generator'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'USB_Timer', the same net is connected to more than one pin on submodule 'Bit_Counter'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'USB_Timer', the same net is connected to more than one pin on submodule 'Byte_Counter'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[7]', 'rollover_val[5]'', 'rollover_val[4]', 'rollover_val[3]', 'rollover_val[2]', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'bit_stuff', the same net is connected to more than one pin on submodule 'ones_counter'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[2]', 'rollover_val[1]''.
Warning: In design 'shabang', three-state bus 'USB_output/RX/read_rcv_fifo' has non three-state driver 'USB_output/RX/RXPU_OF_DESTINY/U7/Y'. (LINT-34)
quit

Thank you...
Done


