
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_7168:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b600000; valaddr_reg:x3; val_offset:21504*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21504*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7169:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b700000; valaddr_reg:x3; val_offset:21507*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21507*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7170:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b780000; valaddr_reg:x3; val_offset:21510*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21510*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7171:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7c0000; valaddr_reg:x3; val_offset:21513*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21513*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7172:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7e0000; valaddr_reg:x3; val_offset:21516*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21516*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7173:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7f0000; valaddr_reg:x3; val_offset:21519*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21519*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7174:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7f8000; valaddr_reg:x3; val_offset:21522*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21522*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7175:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7fc000; valaddr_reg:x3; val_offset:21525*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21525*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7176:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7fe000; valaddr_reg:x3; val_offset:21528*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21528*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7177:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7ff000; valaddr_reg:x3; val_offset:21531*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21531*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7178:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7ff800; valaddr_reg:x3; val_offset:21534*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21534*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7179:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7ffc00; valaddr_reg:x3; val_offset:21537*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21537*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7180:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7ffe00; valaddr_reg:x3; val_offset:21540*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21540*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7181:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7fff00; valaddr_reg:x3; val_offset:21543*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21543*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7182:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7fff80; valaddr_reg:x3; val_offset:21546*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21546*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7183:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7fffc0; valaddr_reg:x3; val_offset:21549*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21549*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7184:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7fffe0; valaddr_reg:x3; val_offset:21552*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21552*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7185:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7ffff0; valaddr_reg:x3; val_offset:21555*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21555*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7186:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7ffff8; valaddr_reg:x3; val_offset:21558*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21558*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7187:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7ffffc; valaddr_reg:x3; val_offset:21561*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21561*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7188:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7ffffe; valaddr_reg:x3; val_offset:21564*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21564*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7189:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b7fffff; valaddr_reg:x3; val_offset:21567*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21567*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7190:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3f800001; valaddr_reg:x3; val_offset:21570*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21570*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7191:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3f800003; valaddr_reg:x3; val_offset:21573*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21573*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7192:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3f800007; valaddr_reg:x3; val_offset:21576*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21576*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7193:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3f999999; valaddr_reg:x3; val_offset:21579*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21579*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7194:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:21582*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21582*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7195:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:21585*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21585*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7196:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:21588*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21588*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7197:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:21591*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21591*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7198:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:21594*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21594*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7199:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:21597*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21597*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7200:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:21600*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21600*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7201:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:21603*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21603*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7202:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:21606*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21606*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7203:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:21609*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21609*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7204:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:21612*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21612*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7205:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:21615*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21615*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7206:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff000000; valaddr_reg:x3; val_offset:21618*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21618*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7207:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff000001; valaddr_reg:x3; val_offset:21621*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21621*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7208:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff000003; valaddr_reg:x3; val_offset:21624*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21624*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7209:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff000007; valaddr_reg:x3; val_offset:21627*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21627*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7210:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff00000f; valaddr_reg:x3; val_offset:21630*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21630*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7211:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff00001f; valaddr_reg:x3; val_offset:21633*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21633*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7212:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff00003f; valaddr_reg:x3; val_offset:21636*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21636*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7213:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff00007f; valaddr_reg:x3; val_offset:21639*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21639*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7214:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff0000ff; valaddr_reg:x3; val_offset:21642*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21642*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7215:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff0001ff; valaddr_reg:x3; val_offset:21645*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21645*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7216:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff0003ff; valaddr_reg:x3; val_offset:21648*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21648*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7217:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff0007ff; valaddr_reg:x3; val_offset:21651*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21651*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7218:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff000fff; valaddr_reg:x3; val_offset:21654*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21654*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7219:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff001fff; valaddr_reg:x3; val_offset:21657*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21657*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7220:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff003fff; valaddr_reg:x3; val_offset:21660*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21660*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7221:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff007fff; valaddr_reg:x3; val_offset:21663*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21663*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7222:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff00ffff; valaddr_reg:x3; val_offset:21666*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21666*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7223:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff01ffff; valaddr_reg:x3; val_offset:21669*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21669*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7224:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff03ffff; valaddr_reg:x3; val_offset:21672*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21672*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7225:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff07ffff; valaddr_reg:x3; val_offset:21675*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21675*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7226:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff0fffff; valaddr_reg:x3; val_offset:21678*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21678*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7227:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff199999; valaddr_reg:x3; val_offset:21681*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21681*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7228:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff1fffff; valaddr_reg:x3; val_offset:21684*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21684*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7229:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff249249; valaddr_reg:x3; val_offset:21687*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21687*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7230:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff333333; valaddr_reg:x3; val_offset:21690*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21690*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7231:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:21693*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21693*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7232:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:21696*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21696*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7233:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff3fffff; valaddr_reg:x3; val_offset:21699*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21699*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7234:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff400000; valaddr_reg:x3; val_offset:21702*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21702*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7235:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff444444; valaddr_reg:x3; val_offset:21705*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21705*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7236:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:21708*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21708*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7237:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:21711*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21711*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7238:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff600000; valaddr_reg:x3; val_offset:21714*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21714*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7239:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff666666; valaddr_reg:x3; val_offset:21717*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21717*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7240:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:21720*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21720*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7241:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff700000; valaddr_reg:x3; val_offset:21723*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21723*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7242:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff780000; valaddr_reg:x3; val_offset:21726*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21726*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7243:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7c0000; valaddr_reg:x3; val_offset:21729*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21729*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7244:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7e0000; valaddr_reg:x3; val_offset:21732*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21732*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7245:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7f0000; valaddr_reg:x3; val_offset:21735*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21735*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7246:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7f8000; valaddr_reg:x3; val_offset:21738*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21738*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7247:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fc000; valaddr_reg:x3; val_offset:21741*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21741*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7248:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fe000; valaddr_reg:x3; val_offset:21744*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21744*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7249:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ff000; valaddr_reg:x3; val_offset:21747*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21747*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7250:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ff800; valaddr_reg:x3; val_offset:21750*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21750*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7251:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffc00; valaddr_reg:x3; val_offset:21753*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21753*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7252:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffe00; valaddr_reg:x3; val_offset:21756*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21756*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7253:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fff00; valaddr_reg:x3; val_offset:21759*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21759*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7254:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fff80; valaddr_reg:x3; val_offset:21762*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21762*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7255:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fffc0; valaddr_reg:x3; val_offset:21765*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21765*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7256:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fffe0; valaddr_reg:x3; val_offset:21768*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21768*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7257:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffff0; valaddr_reg:x3; val_offset:21771*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21771*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7258:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:21774*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21774*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7259:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:21777*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21777*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7260:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:21780*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21780*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7261:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fffff; valaddr_reg:x3; val_offset:21783*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21783*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7262:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:21786*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21786*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7263:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:21789*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21789*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7264:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:21792*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21792*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7265:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:21795*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21795*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7266:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:21798*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21798*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7267:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:21801*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21801*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7268:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:21804*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21804*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7269:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:21807*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21807*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7270:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:21810*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21810*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7271:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:21813*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21813*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7272:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:21816*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21816*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7273:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:21819*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21819*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7274:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:21822*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21822*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7275:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:21825*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21825*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7276:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:21828*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21828*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7277:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:21831*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21831*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7278:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f000000; valaddr_reg:x3; val_offset:21834*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21834*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7279:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f000001; valaddr_reg:x3; val_offset:21837*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21837*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7280:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f000003; valaddr_reg:x3; val_offset:21840*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21840*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7281:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f000007; valaddr_reg:x3; val_offset:21843*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21843*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7282:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f00000f; valaddr_reg:x3; val_offset:21846*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21846*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7283:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f00001f; valaddr_reg:x3; val_offset:21849*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21849*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7284:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f00003f; valaddr_reg:x3; val_offset:21852*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21852*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7285:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f00007f; valaddr_reg:x3; val_offset:21855*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21855*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7286:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f0000ff; valaddr_reg:x3; val_offset:21858*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21858*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7287:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f0001ff; valaddr_reg:x3; val_offset:21861*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21861*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7288:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f0003ff; valaddr_reg:x3; val_offset:21864*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21864*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7289:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f0007ff; valaddr_reg:x3; val_offset:21867*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21867*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7290:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f000fff; valaddr_reg:x3; val_offset:21870*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21870*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7291:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f001fff; valaddr_reg:x3; val_offset:21873*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21873*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7292:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f003fff; valaddr_reg:x3; val_offset:21876*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21876*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7293:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f007fff; valaddr_reg:x3; val_offset:21879*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21879*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7294:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f00ffff; valaddr_reg:x3; val_offset:21882*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21882*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7295:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x20784d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e20784d; op2val:0x80000000;
op3val:0x8f01ffff; valaddr_reg:x3; val_offset:21885*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21885*0 + 3*56*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(727711744,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(728760320,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729284608,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729546752,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729677824,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729743360,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729776128,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729792512,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729800704,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729804800,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729806848,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729807872,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729808384,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729808640,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729808768,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729808832,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729808864,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729808880,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729808888,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729808892,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729808894,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(729808895,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278190080,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278190095,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278190111,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278190143,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278190207,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278190335,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278190591,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278191103,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278192127,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278194175,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278198271,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278206463,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278222847,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278255615,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278321151,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278452223,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4278714367,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4279238655,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4280287231,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4282384383,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4282384384,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4284481536,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4285530112,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286054400,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286316544,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286447616,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286513152,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286545920,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286562304,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286570496,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286574592,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286576640,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286577664,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286578176,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286578432,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286578560,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286578624,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286578656,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286578672,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2115918448,32,FLEN)
NAN_BOXED(3234786817,32,FLEN)
NAN_BOXED(4286578687,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141888,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141889,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141891,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141895,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141903,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141919,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141951,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399142015,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399142143,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399142399,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399142911,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399143935,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399145983,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399150079,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399158271,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399174655,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399207423,32,FLEN)
NAN_BOXED(2116057165,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399272959,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
