autoidx 28
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:7.1-53.10"
module \parallel_crc_ccitt
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:29.1-38.4"
  wire width 16 $0\crc_reg[15:0]
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:40.22-40.45"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$2_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:40.22-40.58"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$3_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:40.22-40.72"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$4_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:41.22-41.45"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:41$5_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:42.22-42.45"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:42$6_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:43.22-43.45"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:43$7_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:44.22-44.45"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:44$8_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:45.22-45.58"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$10_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:45.22-45.71"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$11_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:45.22-45.84"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$12_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:45.22-45.98"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$13_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:45.22-45.45"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$9_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:46.22-46.45"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$14_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:46.22-46.58"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$15_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:46.22-46.72"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$16_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:47.22-47.45"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$17_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:47.22-47.58"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$18_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:47.22-47.72"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$19_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:48.22-48.45"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:48$20_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:48.22-48.58"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:48$21_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:49.22-49.45"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:49$22_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:49.22-49.58"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:49$23_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:50.23-50.46"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:50$24_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:50.23-50.59"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:50$25_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:51.23-51.46"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:51$26_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:51.23-51.60"
  wire $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:51$27_Y
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:16.7-16.10"
  wire input 1 \clk
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:22.15-22.22"
  wire width 16 output 6 \crc_out
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:24.14-24.21"
  wire width 16 \crc_reg
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:20.13-20.20"
  wire width 8 input 5 \data_in
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:18.7-18.13"
  wire input 3 \enable
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:19.7-19.11"
  wire input 4 \init
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:25.14-25.22"
  wire width 16 \next_crc
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:17.7-17.12"
  wire input 2 \reset
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:40.22-40.45"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [7]
    connect \B \data_in [0]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$2_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:40.22-40.58"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$2_Y
    connect \B \crc_reg [4]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$3_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:40.22-40.72"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$3_Y
    connect \B \crc_reg [11]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$4_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:41.22-41.45"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:41$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [1]
    connect \B \crc_reg [5]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:41$5_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:42.22-42.45"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:42$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [2]
    connect \B \crc_reg [6]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:42$6_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:43.22-43.45"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:43$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [3]
    connect \B \crc_reg [7]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:43$7_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:44.22-44.45"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:44$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [4]
    connect \B \crc_reg [8]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:44$8_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:45.22-45.58"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$9_Y
    connect \B \data_in [0]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$10_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:45.22-45.71"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$10_Y
    connect \B \crc_reg [4]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$11_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:45.22-45.84"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$11_Y
    connect \B \crc_reg [9]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$12_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:45.22-45.98"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$12_Y
    connect \B \crc_reg [11]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$13_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:45.22-45.45"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [7]
    connect \B \data_in [5]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$9_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:46.22-46.45"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [6]
    connect \B \data_in [1]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$14_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:46.22-46.58"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$14_Y
    connect \B \crc_reg [5]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$15_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:46.22-46.72"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$15_Y
    connect \B \crc_reg [10]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$16_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:47.22-47.45"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [7]
    connect \B \data_in [2]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$17_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:47.22-47.58"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$17_Y
    connect \B \crc_reg [6]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$18_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:47.22-47.72"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$18_Y
    connect \B \crc_reg [11]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$19_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:48.22-48.45"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:48$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [3]
    connect \B \crc_reg [0]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:48$20_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:48.22-48.58"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:48$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:48$20_Y
    connect \B \crc_reg [7]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:48$21_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:49.22-49.45"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:49$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [4]
    connect \B \crc_reg [1]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:49$22_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:49.22-49.58"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:49$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:49$22_Y
    connect \B \crc_reg [8]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:49$23_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:50.23-50.46"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:50$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [5]
    connect \B \crc_reg [2]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:50$24_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:50.23-50.59"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:50$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:50$24_Y
    connect \B \crc_reg [9]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:50$25_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:51.23-51.46"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:51$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_in [6]
    connect \B \crc_reg [3]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:51$26_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:51.23-51.60"
  cell $xor $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:51$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:51$26_Y
    connect \B \crc_reg [10]
    connect \Y $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:51$27_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:29.1-38.4"
  process $proc$asicworld/verilog/code_hdl_models_parallel_crc.v:29$1
    assign $0\crc_reg[15:0] \crc_reg
    attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:30.1-38.4"
    switch \reset
      attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:30.5-30.10"
      case 1'1
        assign $0\crc_reg[15:0] 16'1111111111111111
      attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:32.5-32.9"
      case 
        attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:32.10-38.4"
        switch \enable
          attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:32.14-32.20"
          case 1'1
            attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:33.3-37.6"
            switch \init
              attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:33.7-33.11"
              case 1'1
                assign $0\crc_reg[15:0] 16'1111111111111111
              attribute \src "asicworld/verilog/code_hdl_models_parallel_crc.v:35.7-35.11"
              case 
                assign $0\crc_reg[15:0] \next_crc
            end
          case 
        end
    end
    sync posedge \clk
      update \crc_reg $0\crc_reg[15:0]
  end
  connect \crc_out \crc_reg
  connect \next_crc [0] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:40$4_Y
  connect \next_crc [1] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:41$5_Y
  connect \next_crc [2] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:42$6_Y
  connect \next_crc [3] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:43$7_Y
  connect \next_crc [4] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:44$8_Y
  connect \next_crc [5] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:45$13_Y
  connect \next_crc [6] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:46$16_Y
  connect \next_crc [7] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:47$19_Y
  connect \next_crc [8] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:48$21_Y
  connect \next_crc [9] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:49$23_Y
  connect \next_crc [10] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:50$25_Y
  connect \next_crc [11] $xor$asicworld/verilog/code_hdl_models_parallel_crc.v:51$27_Y
end
