@E: CG1086 :"C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v":24:0:24:2|Expecting valid net type or name, found SystemVerilog keyword "reg"
@E: CS187 :"C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v":107:0:107:8|Expecting endmodule

