5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd race4.vcd -o race4.cdd -v race4.v
3 0 main main race4.v 1 22
2 1 18 9000c 1 0 20004 0 0 1 1 0
2 2 18 10005 0 1 400 0 0 clock
2 3 18 1000c 1 37 1006 1 2
2 4 19 150019 a 1 1c 0 0 clock
2 5 19 140014 a 1b 2002c 4 0 1 0 1102
2 6 19 c0010 0 1 400 0 0 clock
2 7 19 c0019 a 37 602e 5 6
2 8 19 a000a 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 9 19 a000a 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 10 19 9000a 15 2c 2000a 8 9 32 0 aa aa aa aa aa aa aa aa
1 a 0 3 30004 1 0 2
1 b 0 3 30007 1 0 2
1 clock 0 3 3000a 1 16 1102
4 7 10 10
4 10 7 0
4 3 10 10
7 4 7 7
