Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Mon Jul  2 17:52:53 2018
| Host             : DESKTOP-0KG3I12 running 64-bit major release  (build 9200)
| Command          : report_power -file edge_detector_filter_power_routed.rpt -pb edge_detector_filter_power_summary_routed.pb -rpx edge_detector_filter_power_routed.rpx
| Design           : edge_detector_filter
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.368        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.262        |
| Device Static (W)        | 0.107        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 80.8         |
| Junction Temperature (C) | 29.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        8 |       --- |             --- |
| Slice Logic              |     0.002 |     1255 |       --- |             --- |
|   LUT as Logic           |     0.001 |      427 |     53200 |            0.80 |
|   CARRY4                 |    <0.001 |       25 |     13300 |            0.19 |
|   Register               |    <0.001 |      535 |    106400 |            0.50 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   Others                 |    <0.001 |      105 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |       10 |     53200 |            0.02 |
|   BUFR                   |     0.000 |        1 |        88 |            1.14 |
| Signals                  |     0.001 |      925 |       --- |             --- |
| MMCM                     |     0.114 |        2 |         4 |           50.00 |
| PLL                      |     0.107 |        1 |         4 |           25.00 |
| I/O                      |     0.032 |       22 |       125 |           17.60 |
| Static Power             |     0.107 |          |           |                 |
| Total                    |     0.368 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.020 |      0.008 |
| Vccaux    |       1.800 |     0.145 |       0.134 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------+---------------------------------+-----------------+
| Clock                 | Domain                          | Constraint (ns) |
+-----------------------+---------------------------------+-----------------+
| RefClk200_clk_wiz_0   | cw_ref/inst/RefClk200_clk_wiz_0 |             5.0 |
| RefClk200_clk_wiz_0_1 | cw_ref/inst/RefClk200_clk_wiz_0 |             5.0 |
| clkfbout_clk_wiz_0    | cw_ref/inst/clkfbout_clk_wiz_0  |             8.0 |
| clkfbout_clk_wiz_0_1  | cw_ref/inst/clkfbout_clk_wiz_0  |             8.0 |
| sys_clk_pin           | sysclk                          |             8.0 |
| sysclk                | sysclk                          |             8.0 |
+-----------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| edge_detector_filter               |     0.262 |
|   cw_ref                           |     0.108 |
|     inst                           |     0.108 |
|   hdmiin                           |     0.096 |
|     DataDecoders[0].DecoderX       |     0.011 |
|       ChannelBondX                 |    <0.001 |
|         pFIFO_reg_0_31_0_5         |    <0.001 |
|         pFIFO_reg_0_31_6_9         |    <0.001 |
|       InputSERDES_X                |     0.010 |
|       PhaseAlignX                  |    <0.001 |
|       SyncBaseOvf                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|       SyncBaseRst                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|     DataDecoders[1].DecoderX       |     0.011 |
|       ChannelBondX                 |    <0.001 |
|         pFIFO_reg_0_31_0_5         |    <0.001 |
|         pFIFO_reg_0_31_6_9         |    <0.001 |
|       InputSERDES_X                |     0.010 |
|       PhaseAlignX                  |    <0.001 |
|       SyncBaseOvf                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|       SyncBaseRst                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|     DataDecoders[2].DecoderX       |     0.011 |
|       ChannelBondX                 |    <0.001 |
|         pFIFO_reg_0_31_0_5         |    <0.001 |
|         pFIFO_reg_0_31_6_9         |    <0.001 |
|       InputSERDES_X                |     0.010 |
|       PhaseAlignX                  |    <0.001 |
|       SyncBaseOvf                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|       SyncBaseRst                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|     GenerateBUFG.ResyncToBUFG_X    |    <0.001 |
|     GenerateDDC.DDC_EEPROM         |     0.002 |
|       I2C_SlaveController          |     0.002 |
|         GlitchF_SCL                |    <0.001 |
|         GlitchF_SDA                |    <0.001 |
|         SyncSCL                    |    <0.001 |
|         SyncSDA                    |    <0.001 |
|     LockLostReset                  |     0.000 |
|       SyncAsyncx                   |     0.000 |
|     TMDS_ClockingX                 |     0.061 |
|       LockLostReset                |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|       MMCM_LockSync                |    <0.001 |
|       RdyLostReset                 |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|   hdmiout                          |     0.057 |
|     ClockGenInternal.ClockGenX     |     0.055 |
|       LockLostReset                |     0.000 |
|         SyncAsyncx                 |     0.000 |
|       PLL_LockSyncAsync            |     0.000 |
|     ClockSerializer                |    <0.001 |
|     DataEncoders[0].DataEncoder    |     0.000 |
|     DataEncoders[0].DataSerializer |    <0.001 |
|     DataEncoders[1].DataEncoder    |    <0.001 |
|     DataEncoders[1].DataSerializer |    <0.001 |
|     DataEncoders[2].DataEncoder    |    <0.001 |
|     DataEncoders[2].DataSerializer |    <0.001 |
|     LockLostReset                  |     0.000 |
|       SyncAsyncx                   |     0.000 |
|   merger                           |    <0.001 |
|   scl_io                           |     0.000 |
|   sda_io                           |     0.000 |
+------------------------------------+-----------+


