Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 1131525629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1131538182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1131538182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1131538182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1131538182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1131558276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1131558276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1131558276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1131558276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1132159489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1132159489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1132159489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1132159489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 1235685655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1235698182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1235698182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1235698182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1235698182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1235718276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1235718276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1235718276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1235718276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1236319489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1236319489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1236319489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1236319489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 1339845655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1339858182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1339858182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1339858182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1339858182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1339878276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1339878276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1339878276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1339878276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1340479489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1340479489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1340479489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1340479489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 1444005655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1444018182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1444018182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1444018182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1444018182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1444038276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1444038276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1444038276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1444038276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1444639489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1444639489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1444639489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1444639489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 1548165655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1548178182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1548178182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1548178182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1548178182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1548198276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1548198276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1548198276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1548198276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1548799489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1548799489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1548799489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1548799489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 1652325655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1652338182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1652338182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1652338182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1652338182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1652358276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1652358276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1652358276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1652358276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1652959489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1652959489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1652959489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1652959489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 1756485655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1756498182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1756498182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1756498182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1756498182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1756518276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1756518276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1756518276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1756518276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1757119489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1757119489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1757119489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1757119489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 1860645655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1860658182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1860658182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1860658182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1860658182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1860678276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1860678276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1860678276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1860678276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1861279489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1861279489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1861279489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1861279489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 1964805655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1964818182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1964818182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1964818182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1964818182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1964838276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1964838276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1964838276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1964838276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 1965439489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 1965439489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 1965439489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 1965439489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 2068965655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2068978182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2068978182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2068978182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2068978182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2068998276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2068998276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2068998276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2068998276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2069599489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2069599489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2069599489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2069599489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 2173125655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2173138182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2173138182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2173138182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2173138182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2173158276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2173158276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2173158276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2173158276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2173759489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2173759489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2173759489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2173759489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 2277285655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2277298182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2277298182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2277298182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2277298182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2277318276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2277318276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2277318276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2277318276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2277919489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2277919489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2277919489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2277919489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 2381445655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2381458182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2381458182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2381458182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2381458182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2381478276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2381478276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2381478276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2381478276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2382079489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2382079489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2382079489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2382079489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 2485605655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2485618182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2485618182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2485618182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2485618182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2485638276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2485638276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2485638276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2485638276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2486239489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2486239489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2486239489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2486239489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 2589765655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2589778182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2589778182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2589778182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2589778182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2589798276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2589798276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2589798276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2589798276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2590399489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2590399489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2590399489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2590399489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 2693925655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2693938182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2693938182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2693938182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2693938182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2693958276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2693958276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2693958276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2693958276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2694559489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2694559489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2694559489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2694559489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 2798085655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2798098182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2798098182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2798098182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2798098182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2798118276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2798118276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2798118276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2798118276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2798719489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2798719489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2798719489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2798719489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 2902245655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2902258182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2902258182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2902258182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2902258182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2902278276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2902278276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2902278276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2902278276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 2902879489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 2902879489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 2902879489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 2902879489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 3006405655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3006418182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3006418182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3006418182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3006418182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3006438276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3006438276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3006438276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3006438276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3007039489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3007039489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3007039489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3007039489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 3110565655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3110578182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3110578182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3110578182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3110578182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3110598276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3110598276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3110598276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3110598276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3111199489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3111199489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3111199489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3111199489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 3214725655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3214738182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3214738182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3214738182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3214738182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3214758276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3214758276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3214758276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3214758276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3215359489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3215359489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3215359489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3215359489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 3318885655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3318898182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3318898182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3318898182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3318898182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3318918276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3318918276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3318918276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3318918276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3319519489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3319519489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3319519489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3319519489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/data_out_reg_reg/TChk150_3485 at time 3423045655 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3423058182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3423058182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3423058182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3423058182 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3423078276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3423078276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3423078276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3423078276 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[0]/TChk171_2906 at time 3423679489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[1]/TChk171_2906 at time 3423679489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[2]/TChk171_2906 at time 3423679489 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx2018p3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /uart_tb/uart_top_0/uart_tx_0/cnt_data_reg[3]/TChk171_2906 at time 3423679489 ps $width (posedge G,(0:0:0),0,notifier) 
