<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - DSBF_FilterBank.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../DSBF_FilterBank.vhd" target="rtwreport_document_frame" id="linkToText_plain">DSBF_FilterBank.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: D:\NIH3Repo\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_FilterBank.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="8">    8   </a>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Module: DSBF_FilterBank</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Source Path: DSBF/dataplane/Avalon Data Processing/delay signals/delay signal/CIC interpolation compensator/FilterBank</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Hierarchy Level: 5</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="17">   17   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="18">   18   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="19">   19   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> work.DSBF_dataplane_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">ENTITY</span> DSBF_FilterBank <span class="KW">IS</span>
</span><span><a class="LN" name="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="25">   25   </a>        enb_1_2048_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        dataIn                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="27">   27   </a>        validIn                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="28">   28   </a>        syncReset                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="29">   29   </a>        dataOut                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="30">   30   </a>        validOut                          :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="31">   31   </a>        );
</span><span><a class="LN" name="32">   32   </a><span class="KW">END</span> DSBF_FilterBank;
</span><span><a class="LN" name="33">   33   </a>
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> DSBF_FilterBank <span class="KW">IS</span>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">COMPONENT</span> DSBF_FilterCoef
</span><span><a class="LN" name="39">   39   </a>    <span class="KW">PORT</span>( validIn                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="40">   40   </a>          syncReset                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="41">   41   </a>          CoefOut                         :   <span class="KW">OUT</span>   vector_of_std_logic_vector16(0 <span class="KW">TO</span> 18)  <span class="CT">-- sfix16_En15 [19]</span>
</span><span><a class="LN" name="42">   42   </a>          );
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="44">   44   </a>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">COMPONENT</span> DSBF_subFilter
</span><span><a class="LN" name="46">   46   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="47">   47   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="48">   48   </a>          enb_1_2048_0                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="49">   49   </a>          dinReg2_0_re                    :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="50">   50   </a>          coefIn                          :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 18);  <span class="CT">-- sfix16_En15 [19]</span>
</span><span><a class="LN" name="51">   51   </a>          dinRegVld                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="52">   52   </a>          syncReset                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="53">   53   </a>          dout_1_re                       :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="54">   54   </a>          doutVld                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="55">   55   </a>          );
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="57">   57   </a>
</span><span><a class="LN" name="58">   58   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_FilterCoef
</span><span><a class="LN" name="60">   60   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_FilterCoef(rtl);
</span><span><a class="LN" name="61">   61   </a>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_subFilter
</span><span><a class="LN" name="63">   63   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_subFilter(rtl);
</span><span><a class="LN" name="64">   64   </a>
</span><span><a class="LN" name="65">   65   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">SIGNAL</span> syncReset_1                      : std_logic;
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">SIGNAL</span> dinRegVld                        : std_logic;
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">SIGNAL</span> dataIn_signed                    : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">SIGNAL</span> dinReg_0_re                      : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">SIGNAL</span> dinReg2_0_re                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> CoefOut                          : vector_of_std_logic_vector16(0 <span class="KW">TO</span> 18);  <span class="CT">-- ufix16 [19]</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> dinReg2Vld                       : std_logic;
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> dout_1_re                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> doutVld                          : std_logic;
</span><span><a class="LN" name="75">   75   </a>
</span><span><a class="LN" name="76">   76   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="77">   77   </a>  u_CoefTable_1 : DSBF_FilterCoef
</span><span><a class="LN" name="78">   78   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( validIn =&gt; validIn,
</span><span><a class="LN" name="79">   79   </a>              syncReset =&gt; syncReset_1,
</span><span><a class="LN" name="80">   80   </a>              CoefOut =&gt; CoefOut  <span class="CT">-- sfix16_En15 [19]</span>
</span><span><a class="LN" name="81">   81   </a>              );
</span><span><a class="LN" name="82">   82   </a>
</span><span><a class="LN" name="83">   83   </a>  u_subFilter_1_re : DSBF_subFilter
</span><span><a class="LN" name="84">   84   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="85">   85   </a>              reset =&gt; reset,
</span><span><a class="LN" name="86">   86   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="87">   87   </a>              dinReg2_0_re =&gt; std_logic_vector(dinReg2_0_re),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="88">   88   </a>              coefIn =&gt; CoefOut,  <span class="CT">-- sfix16_En15 [19]</span>
</span><span><a class="LN" name="89">   89   </a>              dinRegVld =&gt; dinReg2Vld,
</span><span><a class="LN" name="90">   90   </a>              syncReset =&gt; syncReset_1,
</span><span><a class="LN" name="91">   91   </a>              dout_1_re =&gt; dout_1_re,  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="92">   92   </a>              doutVld =&gt; doutVld
</span><span><a class="LN" name="93">   93   </a>              );
</span><span><a class="LN" name="94">   94   </a>
</span><span><a class="LN" name="95">   95   </a>  syncReset_1 &lt;= '0';
</span><span><a class="LN" name="96">   96   </a>
</span><span><a class="LN" name="97">   97   </a>  intdelay_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="99">   99   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="100">  100   </a>      dinRegVld &lt;= '0';
</span><span><a class="LN" name="101">  101   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="102">  102   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="103">  103   </a>        <span class="KW">IF</span> syncReset_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="104">  104   </a>          dinRegVld &lt;= '0';
</span><span><a class="LN" name="105">  105   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="106">  106   </a>          dinRegVld &lt;= validIn;
</span><span><a class="LN" name="107">  107   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="108">  108   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="109">  109   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_process;
</span><span><a class="LN" name="111">  111   </a>
</span><span><a class="LN" name="112">  112   </a>
</span><span><a class="LN" name="113">  113   </a>  dataIn_signed &lt;= signed(dataIn);
</span><span><a class="LN" name="114">  114   </a>
</span><span><a class="LN" name="115">  115   </a>  intdelay_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="117">  117   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="118">  118   </a>      dinReg_0_re &lt;= to_signed(0, 32);
</span><span><a class="LN" name="119">  119   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="120">  120   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="121">  121   </a>        <span class="KW">IF</span> syncReset_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="122">  122   </a>          dinReg_0_re &lt;= to_signed(0, 32);
</span><span><a class="LN" name="123">  123   </a>        <span class="KW">ELSIF</span> validIn = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="124">  124   </a>          dinReg_0_re &lt;= dataIn_signed;
</span><span><a class="LN" name="125">  125   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="126">  126   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="127">  127   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_1_process;
</span><span><a class="LN" name="129">  129   </a>
</span><span><a class="LN" name="130">  130   </a>
</span><span><a class="LN" name="131">  131   </a>  intdelay_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="133">  133   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="134">  134   </a>      dinReg2_0_re &lt;= to_signed(0, 32);
</span><span><a class="LN" name="135">  135   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="136">  136   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="137">  137   </a>        <span class="KW">IF</span> syncReset_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="138">  138   </a>          dinReg2_0_re &lt;= to_signed(0, 32);
</span><span><a class="LN" name="139">  139   </a>        <span class="KW">ELSIF</span> dinRegVld = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="140">  140   </a>          dinReg2_0_re &lt;= dinReg_0_re;
</span><span><a class="LN" name="141">  141   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="142">  142   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="143">  143   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_2_process;
</span><span><a class="LN" name="145">  145   </a>
</span><span><a class="LN" name="146">  146   </a>
</span><span><a class="LN" name="147">  147   </a>  intdelay_3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="149">  149   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="150">  150   </a>      dinReg2Vld &lt;= '0';
</span><span><a class="LN" name="151">  151   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="152">  152   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="153">  153   </a>        <span class="KW">IF</span> syncReset_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="154">  154   </a>          dinReg2Vld &lt;= '0';
</span><span><a class="LN" name="155">  155   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="156">  156   </a>          dinReg2Vld &lt;= dinRegVld;
</span><span><a class="LN" name="157">  157   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="158">  158   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="159">  159   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_3_process;
</span><span><a class="LN" name="161">  161   </a>
</span><span><a class="LN" name="162">  162   </a>
</span><span><a class="LN" name="163">  163   </a>  dataOut &lt;= dout_1_re;
</span><span><a class="LN" name="164">  164   </a>
</span><span><a class="LN" name="165">  165   </a>  validOut &lt;= doutVld;
</span><span><a class="LN" name="166">  166   </a>
</span><span><a class="LN" name="167">  167   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="168">  168   </a>
</span><span><a class="LN" name="169">  169   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>