// Seed: 2338769359
module module_0 #(
    parameter id_5 = 32'd91
) (
    input wire id_0
    , _id_5,
    output wand id_1,
    input supply0 id_2,
    output uwire id_3
);
  wire [-1 : id_5] id_6;
endmodule
module module_1 #(
    parameter id_7 = 32'd24
) (
    output wor id_0,
    output wor id_1,
    output supply0 id_2,
    input tri1 id_3
);
  wire id_5;
  ;
  wire id_6, _id_7;
  wire id_8;
  id_9 :
  assert property (@(posedge id_9) id_5)
  else $unsigned(60);
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_0
  );
  logic [-1  +  -1 'b0 -  1 : (  id_7  )] id_10 = id_6;
endmodule
