<div id=toc></div>

# Table of Contents

- [cs.AR](#cs.AR) [Total: 1]


<div id='cs.AR'></div>

# cs.AR [[Back]](#toc)

### [1] [A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems](https://arxiv.org/abs/2510.12277)
*Thomas Benz,Axel Vanoni,Michael Rogenmoser,Luca Benini*

Main category: cs.AR

TL;DR: 提出了一种优化的描述符DMA控制器，专门针对小尺寸传输进行效率优化，通过轻量级描述符格式和推测性预取机制，显著提升了传输性能并降低了硬件资源消耗。


<details>
  <summary>Details</summary>
Motivation: 随着异构计算系统和机器学习应用的发展，内存系统面临处理任意且要求更高的传输需求。传统描述符DMA控制器在处理小尺寸传输时效率低下，存在描述符过大和处理串行化导致的静态开销问题。

Method: 设计轻量级描述符格式的AXI4 DMA控制器，实现低开销的推测性描述符预取方案，即使预测错误也不会增加延迟。在64位Linux兼容的RISC-V SoC中集成，并在Kintex FPGA上进行仿真评估。

Result: 相比商用描述符DMA IP，传输启动延迟减少1.66倍，在64字节传输的理想内存系统中总线利用率提升2.5倍，同时减少11%查找表、23%触发器，无需块RAM。在深度内存系统中64字节传输的总线利用率优势可达3.6倍。在GF12LP+工艺下实现1.44GHz时钟频率，仅占用49.5k门等效面积。

Conclusion: 该优化的DMA控制器有效解决了小尺寸传输的效率问题，在性能和资源效率方面均显著优于传统方案，适用于现代异构计算系统的内存传输需求。

Abstract: With the ever-growing heterogeneity in computing systems, driven by modern
machine learning applications, pressure is increasing on memory systems to
handle arbitrary and more demanding transfers efficiently. Descriptor-based
direct memory access controllers (DMACs) allow such transfers to be executed by
decoupling memory transfers from processing units. Classical descriptor-based
DMACs are inefficient when handling arbitrary transfers of small unit sizes.
Excessive descriptor size and the serialized nature of processing descriptors
employed by the DMAC lead to large static overheads when setting up transfers.
To tackle this inefficiency, we propose a descriptor-based DMAC optimized to
efficiently handle arbitrary transfers of small unit sizes. We implement a
lightweight descriptor format in an AXI4-based DMAC. We further increase
performance by implementing a low-overhead speculative descriptor prefetching
scheme without additional latency penalties in the case of a misprediction. Our
DMAC is integrated into a 64-bit Linux-capable RISC-V SoC and emulated on a
Kintex FPGA to evaluate its performance. Compared to an off-the-shelf
descriptor-based DMAC IP, we achieve 1.66x less latency launching transfers,
increase bus utilization up to 2.5x in an ideal memory system with
64-byte-length transfers while requiring 11% fewer lookup tables, 23% fewer
flip-flops, and no block RAMs. We can extend our lead in bus utilization to
3.6x with 64-byte-length transfers in deep memory systems. We synthesized our
DMAC in GlobalFoundries' GF12LP+ node, achieving a clock frequency of over 1.44
GHz while occupying only 49.5 kGE.

</details>
