#!/usr/bin/env python3
"""Exporter classes for PeakRDL-sv."""

from __future__ import annotations

import argparse
from enum import Enum
from importlib.resources import files
from pathlib import Path

from mako.template import Template
from systemrdl.node import AddrmapNode, RootNode

from peakrdl_sv.listener import Listener


class CpuInterfaceType(Enum):
    """CPU interface types."""

    CSR = "CSR"
    AXIL = "AXIL"

    def __str__(self) -> str:
        """Format the CPU interface type as a human readable string."""
        return self.name.upper()


class VerilogExporterBase:
    """A SystemRDL to Verilog exporter."""

    def __init__(self) -> None:
        """Initialise the exporter with a listener."""
        self.listener = Listener()

    def walk(self, node: AddrmapNode | RootNode) -> None:
        """Walk an addr map from a root node.

        Args:
          node: RootNode | AddrmapNode: The root node of the map, or the map itself

        """
        self.listener.walk(node, unroll=True)

    def export(
        self,
        node: AddrmapNode | RootNode | None,
        options: argparse.Namespace,
    ) -> None:
        """Export a register map to (System)Verilog.

        Args:
          node: RootNode | AddrmapNode | None: The root node of the PeakRDL reg map
          options: argparse.Namespace: the output path

        """
        if node is None:
            raise RuntimeError("Root node must not be None")

        if isinstance(node, RootNode):
            node = node.top

        self.walk(node)

        args = {
            "block": self.listener.top_node,
            "cpuif": str(options.cpuif),
        }

        outpath = Path(options.output)
        if not outpath.exists():
            outpath.mkdir(parents=True, exist_ok=True)

        reg_pkg_path = outpath / f"{node.inst_name.lower()}_reg_pkg.sv"
        reg_top_path = outpath / f"{node.inst_name.lower()}_reg_top.sv"

        reg_top_tpl = Template(
            text=files("peakrdl_sv").joinpath("reg_top.sv.mako").read_text(),
        )
        with reg_top_path.open("w") as f:
            f.write(reg_top_tpl.render(**args))

        reg_pkg_tpl = Template(
            text=files("peakrdl_sv").joinpath("reg_pkg.sv.mako").read_text(),
        )
        with reg_pkg_path.open("w") as f:
            f.write(reg_pkg_tpl.render(**args))


class PythonExporterBase:
    """A simple exporter for RDL -> Python."""

    def __init__(self) -> None:
        """Initialise the exporter with a listener."""
        self.listener = Listener()

    def walk(self, node: RootNode | AddrmapNode) -> None:
        """Walk an addr map from a root node.

        Args:
          node: RootNode | AddrmapNode: The root node of the map, or the map itself

        """
        if isinstance(node, RootNode):
            node = node.top

        self.listener.walk(node, unroll=True)

    def export(
        self,
        node: RootNode | AddrmapNode | None,
        options: argparse.Namespace,
    ) -> None:
        """Export a register map to Python.

        Args:
          node: RootNode | AddrmapNode | None: The root node of the PeakRDL reg map
          options: argparse.Namespace: the output path

        """
        if node is not None:
            self.walk(node)
        else:
            raise RuntimeError("Root node must not be None")

        outpath = Path(options.output)
        if not outpath.exists():
            outpath.mkdir(parents=True, exist_ok=True)

        reg_map_path = outpath / f"{node.inst_name.lower()}_reg_map.py"

        reg_map_tpl = Template(
            text=files("peakrdl_sv").joinpath("reg_map.py.mako").read_text(),
        )
        with reg_map_path.open("w") as f:
            f.write(reg_map_tpl.render(block=self.listener.top_node))
