/* Generated by Yosys 0.18+10 (git sha1 18ac9db6a, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-reg-tc/./reg2reg.v:1" *)
module reg2reg(clock0, in1, out);
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-reg-tc/./reg2reg.v:3" *)
  input clock0;
  wire clock0;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-reg-tc/./reg2reg.v:4" *)
  input in1;
  wire in1;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-reg-tc/./reg2reg.v:8" *)
  wire in_reg1;
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-reg-tc/./reg2reg.v:5" *)
  output out;
  wire out;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-reg-tc/./reg2reg.v:14|/nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$134  (
    .C(clock0),
    .D(in1),
    .E(1'h1),
    .Q(in_reg1),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/CLB_Benchmarks/reg-reg-tc/./reg2reg.v:19|/nfs_cadtools/raptor/instl_dir/09_26_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$auto$ff.cc:262:slice$135  (
    .C(clock0),
    .D(in_reg1),
    .E(1'h1),
    .Q(out),
    .R(1'h1),
    .S(1'h1)
  );
endmodule
