# Pipelined-Processor

This project is for Computer Architecture course at the University of Tehran.

We design datapath and controller for a pipelined processor. We implemented this processor using Verilog language. 
