\subsection{tx\+\_\+pct\+\_\+data\+\_\+mimo Entity Reference}
\label{classtx__pct__data__mimo}\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}


Inheritance diagram for tx\+\_\+pct\+\_\+data\+\_\+mimo\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{de/d3c/classtx__pct__data__mimo__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for tx\+\_\+pct\+\_\+data\+\_\+mimo\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d5/d9f/classtx__pct__data__mimo__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf num\+\_\+of\+\_\+fifo} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }}}
\item 
{\bf fifo\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }}}
\item 
{\bf pct\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1024} \textcolor{vhdlchar}{ }}}
\item 
{\bf dcmpr\+\_\+fifo} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }}}
\item 
{\bf smpl\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+samplenr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+rclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+outfifo\+\_\+rdy}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+q}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tst\+\_\+aclr\+\_\+ext}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lte\+\_\+synch\+\_\+dis}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dd\+\_\+data\+\_\+h}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dd\+\_\+data\+\_\+l}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fr\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dd\+\_\+data\+\_\+h\+\_\+r}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dd\+\_\+data\+\_\+l\+\_\+r}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+cnt\+\_\+ext}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+data\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf error\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf error\+\_\+out\+\_\+fx3}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+fx3\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.



\subsubsection{Member Data Documentation}
\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!clk@{clk}}
\index{clk@{clk}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 25} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!dcmpr\+\_\+fifo@{dcmpr\+\_\+fifo}}
\index{dcmpr\+\_\+fifo@{dcmpr\+\_\+fifo}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{dcmpr\+\_\+fifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dcmpr\+\_\+fifo} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__pct__data__mimo_a062a01acbbf391bf6a576a9932262fb0}


Definition at line {\bf 19} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!dd\+\_\+data\+\_\+h@{dd\+\_\+data\+\_\+h}}
\index{dd\+\_\+data\+\_\+h@{dd\+\_\+data\+\_\+h}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{dd\+\_\+data\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dd\+\_\+data\+\_\+h} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a2af411135274f6add8c49d5b3d6c7cf9}


Definition at line {\bf 40} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!dd\+\_\+data\+\_\+h\+\_\+r@{dd\+\_\+data\+\_\+h\+\_\+r}}
\index{dd\+\_\+data\+\_\+h\+\_\+r@{dd\+\_\+data\+\_\+h\+\_\+r}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{dd\+\_\+data\+\_\+h\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dd\+\_\+data\+\_\+h\+\_\+r} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a7b4332484d23488a55e1d272c1a9bf5a}


Definition at line {\bf 43} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!dd\+\_\+data\+\_\+l@{dd\+\_\+data\+\_\+l}}
\index{dd\+\_\+data\+\_\+l@{dd\+\_\+data\+\_\+l}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{dd\+\_\+data\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dd\+\_\+data\+\_\+l} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_ac20aa2dbf16151e783694f19091929bb}


Definition at line {\bf 41} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!dd\+\_\+data\+\_\+l\+\_\+r@{dd\+\_\+data\+\_\+l\+\_\+r}}
\index{dd\+\_\+data\+\_\+l\+\_\+r@{dd\+\_\+data\+\_\+l\+\_\+r}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{dd\+\_\+data\+\_\+l\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dd\+\_\+data\+\_\+l\+\_\+r} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_abf0099761c88cec6bd85694d83eeb42e}


Definition at line {\bf 44} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!error\+\_\+out@{error\+\_\+out}}
\index{error\+\_\+out@{error\+\_\+out}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{error\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf error\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a7d3323a10c64f9e722f7b8e5e5a7ad6a}


Definition at line {\bf 47} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!error\+\_\+out\+\_\+fx3@{error\+\_\+out\+\_\+fx3}}
\index{error\+\_\+out\+\_\+fx3@{error\+\_\+out\+\_\+fx3}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{error\+\_\+out\+\_\+fx3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf error\+\_\+out\+\_\+fx3} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_ac7dca2cb975cdeda5358624530b2f52f}


Definition at line {\bf 48} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!fifo\+\_\+data@{fifo\+\_\+data}}
\index{fifo\+\_\+data@{fifo\+\_\+data}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a586c492edcaab3aef890be12a0049714}


Definition at line {\bf 30} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!fifo\+\_\+q@{fifo\+\_\+q}}
\index{fifo\+\_\+q@{fifo\+\_\+q}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+q} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a7c744c162d0c13d1a1e11e62a4668a1d}


Definition at line {\bf 34} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!fifo\+\_\+rclk@{fifo\+\_\+rclk}}
\index{fifo\+\_\+rclk@{fifo\+\_\+rclk}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{fifo\+\_\+rclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+rclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a55bba49a6eee1be8306afc2b165c4586}


Definition at line {\bf 31} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!fifo\+\_\+size@{fifo\+\_\+size}}
\index{fifo\+\_\+size@{fifo\+\_\+size}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{fifo\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__pct__data__mimo_a22180059fd8cb98bf508670c8fe15583}


Definition at line {\bf 17} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!fifo\+\_\+wclk@{fifo\+\_\+wclk}}
\index{fifo\+\_\+wclk@{fifo\+\_\+wclk}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{fifo\+\_\+wclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_ad816c4d6f187ff1a9c6480fbdd3b7e52}


Definition at line {\bf 28} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!fifo\+\_\+wrreq@{fifo\+\_\+wrreq}}
\index{fifo\+\_\+wrreq@{fifo\+\_\+wrreq}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a20707cab5f85b86252a63a001098c1c1}


Definition at line {\bf 29} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!fr\+\_\+start@{fr\+\_\+start}}
\index{fr\+\_\+start@{fr\+\_\+start}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{fr\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fr\+\_\+start} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a2e71bd12426c63495ee40ba7316f5c24}


Definition at line {\bf 42} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!ieee@{ieee}}
\index{ieee@{ieee}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classtx__pct__data__mimo_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!lte\+\_\+synch\+\_\+dis@{lte\+\_\+synch\+\_\+dis}}
\index{lte\+\_\+synch\+\_\+dis@{lte\+\_\+synch\+\_\+dis}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{lte\+\_\+synch\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lte\+\_\+synch\+\_\+dis} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_aeefa4410f3020e7e1a83111bbfe88fc7}


Definition at line {\bf 38} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 39} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!num\+\_\+of\+\_\+fifo@{num\+\_\+of\+\_\+fifo}}
\index{num\+\_\+of\+\_\+fifo@{num\+\_\+of\+\_\+fifo}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{num\+\_\+of\+\_\+fifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf num\+\_\+of\+\_\+fifo} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__pct__data__mimo_af4b5c115a3ff9ae8de3811c31bf60051}


Definition at line {\bf 16} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classtx__pct__data__mimo_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!pct\+\_\+samplenr@{pct\+\_\+samplenr}}
\index{pct\+\_\+samplenr@{pct\+\_\+samplenr}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{pct\+\_\+samplenr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+samplenr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_ac476ed9524a890ccf1a1289785f6dfe4}


Definition at line {\bf 27} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!pct\+\_\+size@{pct\+\_\+size}}
\index{pct\+\_\+size@{pct\+\_\+size}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{pct\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1024} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__pct__data__mimo_ae10171d47fdfdffafa24d63137c0b021}


Definition at line {\bf 18} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!rd\+\_\+cnt\+\_\+ext@{rd\+\_\+cnt\+\_\+ext}}
\index{rd\+\_\+cnt\+\_\+ext@{rd\+\_\+cnt\+\_\+ext}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{rd\+\_\+cnt\+\_\+ext}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+cnt\+\_\+ext} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a67ebe6266ba063e0ad33645d40d0f59d}


Definition at line {\bf 45} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 26} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!sample\+\_\+width@{sample\+\_\+width}}
\index{sample\+\_\+width@{sample\+\_\+width}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_aa4357f9a7d7e21fa49f9ce61eec07e23}


Definition at line {\bf 35} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!smpl\+\_\+width@{smpl\+\_\+width}}
\index{smpl\+\_\+width@{smpl\+\_\+width}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{smpl\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__pct__data__mimo_a4a3ddf68e9a3931522c0d1d334baa160}


Definition at line {\bf 21} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classtx__pct__data__mimo_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!test\+\_\+data\+\_\+out@{test\+\_\+data\+\_\+out}}
\index{test\+\_\+data\+\_\+out@{test\+\_\+data\+\_\+out}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{test\+\_\+data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+data\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_aa9977e48207dcbe871adb3740f7a0d6d}


Definition at line {\bf 46} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!test\+\_\+fx3\+\_\+cnt@{test\+\_\+fx3\+\_\+cnt}}
\index{test\+\_\+fx3\+\_\+cnt@{test\+\_\+fx3\+\_\+cnt}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{test\+\_\+fx3\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+fx3\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a15ebfc2402a20c6667e0ff3415b3e771}


Definition at line {\bf 50} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!tst\+\_\+aclr\+\_\+ext@{tst\+\_\+aclr\+\_\+ext}}
\index{tst\+\_\+aclr\+\_\+ext@{tst\+\_\+aclr\+\_\+ext}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{tst\+\_\+aclr\+\_\+ext}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tst\+\_\+aclr\+\_\+ext} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a23b4bf10956834667bc698222eca5526}


Definition at line {\bf 37} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!tx\+\_\+en@{tx\+\_\+en}}
\index{tx\+\_\+en@{tx\+\_\+en}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{tx\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a844b5ac3b04ba9f57e4bcb2edcede053}


Definition at line {\bf 36} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}!tx\+\_\+outfifo\+\_\+rdy@{tx\+\_\+outfifo\+\_\+rdy}}
\index{tx\+\_\+outfifo\+\_\+rdy@{tx\+\_\+outfifo\+\_\+rdy}!tx\+\_\+pct\+\_\+data\+\_\+mimo@{tx\+\_\+pct\+\_\+data\+\_\+mimo}}
\paragraph[{tx\+\_\+outfifo\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+outfifo\+\_\+rdy} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__pct__data__mimo_a97619b0e6bd83cf1b714dfc609a56a82}


Definition at line {\bf 33} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+packets/{\bf tx\+\_\+pct\+\_\+data\+\_\+mimo.\+vhd}\end{DoxyCompactItemize}
