#ifndef __REG_BASE_MT6765_H__
#define __REG_BASE_MT6765_H__
////////////////////////////////////////////////////////////////
//
// BEG-- Generated from  6293_MemoryMap.xls
//
////////////////////////////////////////////////////////////////
// (0): Top_MT6293
// (1): E+S+L2+B
#define BASE_ADDR_MDCORESYS_SPRAM (0x9F800000)
#define BASE_ADDR_MDCORESYS_LSRAM (0x9FC00000)
#define BASE_ADDR_MDCORESYS_BTSLV (0x9FE00000)
// (2): v6
// (3): AP View
// (4): (V) RXDFESYSY
#define BASE_MADDR_RXDFESYS_BUS_CONFIG (0xA7000000)
#define BASE_MADDR_RXDFESYS_CONFIG (0xA7010000)
#define BASE_MADDR_RXDFESYS_DMA (0xA7020000)
#define BASE_MADDR_RXDFESYS_LTE_EVENTGEN (0xA7030000)
#define BASE_MADDR_RXDFESYS_FDD_EVENTGEN (0xA7040000)
#define BASE_MADDR_RXDFESYS_TDD_EVENTGEN (0xA7050000)
#define BASE_MADDR_RXDFESYS_C1X_EVENTGEN (0xA7060000)
#define BASE_MADDR_RXDFESYS_CDO_EVENTGEN (0xA7070000)
#define BASE_MADDR_RXDFESYS_RXDFE_AGCDCTC (0xA7080000)
#define BASE_MADDR_RXDFESYS_RXDFE_AGCDC (0xA7090000)
#define BASE_MADDR_RXDFESYS_RXDFE_MS (0xA70A0000)
#define BASE_MADDR_RXDFESYS_RXDFE_FCCALTC (0xA70B0000)
#define BASE_MADDR_RXDFESYS_RXDFE_FC (0xA70C0000)
#define BASE_MADDR_RXDFESYS_RXDFE_ATIMER (0xA70D0000)
#define BASE_MADDR_RXDFESYS_PCC (0xA70E0000)
#define BASE_MADDR_RXDFESYS_MBIST_CONFIG (0xA70F0000)
#define BASE_MADDR_RXDFESYS_RXDFE_CQ (0xA7100000)
#define BASE_MADDR_RXDFESYS_MRSG (0xA7110000)
#define BASE_MADDR_RXDFESYS_MM_EVENTGEN (0xA7120000)
#define BASE_MADDR_RXDFESYS_RXDFE_AGCDCTC_SRAM (0xA7400000)
#define BASE_MADDR_RXDFESYS_RXDFE_AGCDC_SRAM (0xA7410000)
#define BASE_MADDR_RXDFESYS_RXDFE_MS_SRAM (0xA7420000)
#define BASE_MADDR_RXDFESYS_RXDFE_FCCALTC_SRAM (0xA7430000)
#define BASE_MADDR_RXDFESYS_RXDFE_CQ_SRAM (0xA7440000)
// (5): MAP_MDSYS Partition
#define BASE_MADDR_MDPERI_MDCFGCTL (0xA0000000)
#define BASE_MADDR_MDPERI_MDUART0 (0xA0010000)
#define BASE_MADDR_MDPERI_MDGDMA (0xA0020000)
#define BASE_MADDR_MDPERI_MDGPTM (0xA0030000)
#define BASE_MADDR_MDPERI_USIM1 (0xA0040000)
#define BASE_MADDR_MDPERI_USIM2 (0xA0050000)
#define BASE_MADDR_MDPERI_MDPERISYS_MISC_REG (0xA0060000)
#define BASE_MADDR_MDPERI_MDCIRQ (0xA0070000)
#define BASE_MADDR_MDPERI_MD_DBGSYS1 (0xA0080000)
#define BASE_MADDR_MDPERI_MD_DBGSYS2 (0xA0090000)
#define BASE_MADDR_MDPERI_MD_DBGSYS3 (0xA00A0000)
#define BASE_MADDR_MDPERI_MD_DBGSYS4 (0xA00B0000)
#define BASE_MADDR_MDPERI_PTP_THERM_CTRL (0xA00C0000)
#define BASE_MADDR_MDPERI_MD_TOPSM (0xA00D0000)
#define BASE_MADDR_MDPERI_MD_OSTIMER (0xA00E0000)
#define BASE_MADDR_MDPERI_MDRGU (0xA00F0000)
#define BASE_MADDR_MDPERI_MDSM_CORE_PWR_CTRL (0xA0100000)
#define BASE_MADDR_MDPERI_MD_EINT (0xA0110000)
#define BASE_MADDR_MDPERI_MD_GLOBAL_CON_DCM (0xA0130000)
#define BASE_MADDR_MDPERI_MD_PLLMIXED (0xA0140000)
#define BASE_MADDR_MDPERI_MD_CLKSW (0xA0150000)
#define BASE_MADDR_MDPERI_MDPAR_DBGMON (0xA0160000)
#define BASE_MADDR_MDPERI_MDPERISYS_MBIST_CONFIG (0xA0180000)
#define BASE_MADDR_MDPERI_CLK_CTRL (0xA01C0000)
#define BASE_MADDR_MDPERI_USIP0_MEM_CONFIG (0xA01D0000)
#define BASE_MADDR_MDPERI_CORE0_MEM_CONFIG (0xA01D2000)
#define BASE_MADDR_MDPERI_CORE1_MEM_CONFIG (0xA01D3000)
#define BASE_MADDR_MDPERI_MDCORE_MEM_CONFIG (0xA01D4000)
#define BASE_MADDR_MDPERI_MDINFRA_MEM_CONFIG (0xA01D5000)
#define BASE_MADDR_MDPERI_MDMEMSLP_CONFIG (0xA01D6000)
#define BASE_MADDR_MDPERI_MDSBC_KEY_CONFIG (0xA01D7000)
#define BASE_MADDR_MDPERI_MDPERISYS_MEM_CONFIG (0xA01D8000)
#define BASE_MADDR_MDPERI_MDMML2_MEM_CONFIG (0xA01D9000)
#define BASE_MADDR_MDINFRA_SOE (0xA0410000)
#define BASE_MADDR_MDINFRA_BUSMON (0xA0420000)
#define BASE_MADDR_MDINFRA_MDUART1 (0xA0430000)
#define BASE_MADDR_MDINFRA_MDINFRASYS_MBIST_CONFIG (0xA0450000)
#define BASE_MADDR_MDINFRA_BUS (0xA0490000)
#define BASE_MADDR_MDINFRA_MDSMICFG (0xA04A0000)
#define BASE_MADDR_MDINFRA_MISC_REG (0xA04B0000)
#define BASE_MADDR_MDINFRA_LOG (0xA04F0000)
#define BASE_MADDR_MDINFRA_MD_INFRA_ELM (0xA0520000)
#define BASE_MADDR_MDINFRA_TRACE (0xA0550000)
#define BASE_MADDR_MDINFRA_PPPHA (0xA0560000)
#define BASE_MADDR_MDINFRA_SDF (0xA0570000)
#define BASE_MADDR_MML2_QUEUE_PROCESSOR (0xA0600000)
#define BASE_MADDR_MML2_METADATA_MANAGER (0xA0601000)
#define BASE_MADDR_MML2_VRB_MANAGER (0xA0602000)
#define BASE_MADDR_MML2_MMU (0xA0603000)
#define BASE_MADDR_MML2_DMA_RD (0xA0604000)
#define BASE_MADDR_MML2_DMA_WR (0xA0605000)
#define BASE_MADDR_MML2_LHIF (0xA0606000)
#define BASE_MADDR_MML2_CIPHER (0xA0607000)
#define BASE_MADDR_MML2_DL_LMAC (0xA0608000)
#define BASE_MADDR_MML2_HARQ_CTRL (0xA0609000)
#define BASE_MADDR_MML2_SRAM_WRAP (0xA060A000)
#define BASE_MADDR_MML2_CFG (0xA060B000)
#define BASE_MADDR_MML2_BYC (0xA060C000)
#define BASE_MADDR_MDINFRA_FCS (0xA0A10000)
#define BASE_MADDR_MDINFRA_GCU (0xA0A20000)
#define BASE_MADDR_MDINFRA_RESERVED0 (0xA0A40000)
#define BASE_MADDR_MDINFRA_RESERVED1 (0xA0A50000)
// (6): (V) uSIP PERI
#define BASE_MADDR_USIP_USIP0_ITCM (0xA1000000)
#define BASE_MADDR_USIP_USIP0_DTCM (0xA1040000)
#define BASE_MADDR_USIP_USIP0_DEBUG (0xA1080000)
#define BASE_MADDR_USIP_USIP1_ITCM (0xA1100000)
#define BASE_MADDR_USIP_USIP1_DTCM (0xA1140000)
#define BASE_MADDR_USIP_USIP1_DEBUG (0xA1180000)
#define BASE_MADDR_USIP_RESERVED0 (0xA1200000)
#define BASE_MADDR_USIP_CONFG (0xA1600000)
#define BASE_MADDR_USIP_MBIST_CONFG (0xA1610000)
#define BASE_MADDR_USIP_DSPLOG (0xA1620000)
#define BASE_MADDR_USIP_CROSS_CORE_CTRL (0xA1630000)
#define BASE_MADDR_USIP_MD_AFE (0xA1640000)
#define BASE_MADDR_USIP_BUS_CONFIG___MPU_CONFIG (0xA1650000)
//#define BASE_MADDR_USIP_DVFS_CTRL__RESERVED_ (0xA1660000)
#define BASE_MADDR_USIP_RESERVED1 (0xA1670000)
#define BASE_MADDR_USIP_RESERVED2 (0xA1680000)
#define BASE_MADDR_USIP_PERI_RESERVED3 (0xA1700000)
// (7): mdcoresys
//#define BASE_ADDR__MML2 (0x50000000)
#define BASE_ADDR_MDCORESYS_IA_MBB3_INTEGRATION (0x9F800000)
#define BASE_ADDR_MDCORESYS_MDL1_L2SRAM (0x9FC00000)
#define BASE_ADDR_MDCORESYS_MD_BOOTSLAVE_TOP_AXI (0x9FE00000)
#define BASE_MADDR_MDMCU_ABM (0xA0200000)
#define BASE_MADDR_MDMCU_PDA_MONITER (0xA0210000)
#define BASE_MADDR_MDMCU_MCUSYS_MBIST_CONFIG (0xA0220000)
#define BASE_MADDR_MDMCU_IA_DEBUG_PERI_MISC_REG_ADR_IF (0xA0230000)
#define BASE_MADDR_MDCORESYS_MML2_MCU_MMU_MMU (0xA0300000)
#define BASE_MADDR_MDCORESYS_MML2_MCU_MMU_VRB (0xA0301000)
#define BASE_MADDR_MDCORESYS_MML2_MCU_MMU (0xA0302000)
#define BASE_MADDR_MDCORESYS_MDMCU_BUSMON (0xA0310000)
#define BASE_MADDR_MDCORESYS_MCUSYS_MBIST_CONFIG (0xA0320000)
#define BASE_MADDR_MDCORESYS_MDMCU_BUS_INTF_CFG (0xA0330000)
#define BASE_MADDR_MDCORESYS_MDCORE_IA_DELSEL_CFG (0xA0340000)
#define BASE_MADDR_MDCORESYS_MDMCU_ELM_EMI (0xA0350000)
#define BASE_MADDR_MDCORESYS_MDCORESYS_MISC_REG (0xA0360000)
// (8): (V) MODEML1 AO
#define BASE_MADDR_MODEML1_AO_MODEML1_TOPSM (0xA6000000)
#define BASE_MADDR_MODEML1_AO_MODEML1_DVFS_CTRL (0xA6010000)
#define BASE_MADDR_MODEML1_AO_MODEML1_AO_CONFG (0xA6020000)
#define BASE_MADDR_MODEML1_AO_TDMA_SLP (0xA6030000)
#define BASE_MADDR_MODEML1_AO_TDD_SLP (0xA6040000)
#define BASE_MADDR_MODEML1_AO_TDD_TIMER (0xA6050000)
#define BASE_MADDR_MODEML1_AO_FDD_SLP (0xA6060000)
#define BASE_MADDR_MODEML1_AO_FDD_TIMER (0xA6070000)
#define BASE_MADDR_MODEML1_AO_LTE_SLP (0xA6080000)
#define BASE_MADDR_MODEML1_AO_LTE_TIMER (0xA6090000)
#define BASE_MADDR_MODEML1_AO_IDC_CTRL (0xA60A0000)
#define BASE_MADDR_MODEML1_AO_IDC_UART (0xA60B0000)
#define BASE_MADDR_MODEML1_AO_C2K_1X_TIMER (0xA60C0000)
#define BASE_MADDR_MODEML1_AO_C2K_1X_SLP (0xA60D0000)
#define BASE_MADDR_MODEML1_AO_C2K_DO_TIMER (0xA60E0000)
#define BASE_MADDR_MODEML1_AO_C2K_DO_SLP (0xA60F0000)
#define BASE_MADDR_MODEML1_AO_WCT_P2P_TX_PARALLEL (0xA6100000)
#define BASE_MADDR_MODEML1_AO_FESYS_P2P_TX (0xA6110000)
#define BASE_MADDR_MODEML1_AO_MDRX_P2P_TX (0xA6120000)
#define BASE_MADDR_MODEML1_AO_MML2_TXBRP_TB_CTRL (0xA6130000)
#define BASE_MADDR_MODEML1_AO_BSI_MM (0xA6140000)
#define BASE_MADDR_MODEML1_AO_BSI_MM_1 (0xA6150000)
#define BASE_MADDR_MODEML1_AO_BSI_MM_2 (0xA6160000)
#define BASE_MADDR_MODEML1_AO_BSI_MM_3 (0xA6170000)
#define BASE_MADDR_MODEML1_AO_BPI_MM (0xA6180000)
#define BASE_MADDR_MODEML1_AO_ABBMIX_PKR_P2P_TX (0xA6190000)
#define BASE_MADDR_MODEML1_AO_C1X_TTR (0xA61A0000)
#define BASE_MADDR_MODEML1_AO_CDO_TTR (0xA61B0000)
#define BASE_MADDR_MODEML1_AO_MODEML1_AO_BUS_CONFIG (0xA61C0000)
#define BASE_MADDR_MODEML1_AO_MODEML1_AO_MBIST_CONFIG (0xA61D0000)
#define BASE_MADDR_MODEML1_AO_MODEML1_FREQM (0xA61E0000)
#define BASE_MADDR_MODEML1_AO_MODEML1_SLP_CTRL (0xA61F0000)
#define BASE_MADDR_MODEML1_AO_RESERVED0 (0xA6200000)
// (9): MAP_INR PARTITION
#define BASE_MADDR_BRAM_BIGRAM_MEM (0xA9000000)
#define BASE_MADDR_BRAM_SCQ_SHARED_PM (0xA9800000)
#define BASE_MADDR_BRAM_SCQ_SHARED_DM (0xA9A00000)
#define BASE_MADDR_BRAM_SCQ0_LOCAL_PM (0xAA000000)
#define BASE_MADDR_BRAM_SCQ0_LOCAL_DM (0xAA200000)
#define BASE_MADDR_BRAM_SCQ1_LOCAL_PM (0xAA400000)
#define BASE_MADDR_BRAM_SCQ1_LOCAL_DM (0xAA600000)
#define BASE_MADDR_BRAM_BIGRAM_DFE_DUMP (0xAB800000)
#define BASE_MADDR_BRAM_BIGRAM_GLOBAL_CON (0xAB810000)
#define BASE_MADDR_BRAM_BIGRAM_MBIST_CONFIG (0xAB818000)
#define BASE_MADDR_BRAM_BIGRAM_D2BIF (0xAB820000)
#define BASE_MADDR_BRAM_BIGRAM_REG (0xAB830000)
#define BASE_MADDR_BRAM_BIGRAM_BRIDGE (0xAB840000)
#define BASE_MADDR_BRAM_BIGRAM_RXT2F (0xAB850000)
#define BASE_MADDR_BRAM_BIGRAM_BR_DMA (0xAB860000)
#define BASE_MADDR_BRAM_BIGRAM_DOWN_SAMP_TDB (0xAB870000)
#define BASE_MADDR_BRAM_SCQ_HW_SCHEDULER (0xAB900000)
#define BASE_MADDR_BRAM_SCQ_SEMAPHORE (0xAB910000)
#define BASE_MADDR_BRAM_SCQ_VDSP_DMA (0xAB920000)
#define BASE_MADDR_BRAM_SCQ_GLOBAL_CON (0xAB930000)
#define BASE_MADDR_BRAM_SCQ_MBIST_CR (0xAB940000)
#define BASE_MADDR_BRAM_SCQ0_DSPLOG_1PB (0xABA00000)
#define BASE_MADDR_BRAM_SCQ0_VU_CR (0xABA10000)
#define BASE_MADDR_BRAM_SCQ0_VU_SM (0xABA20000)
#define BASE_MADDR_BRAM_SCQ0_MBIST_CR (0xABA30000)
#define BASE_MADDR_BRAM_SCQ0_MD32_TBUF (0xAB950000)
#define BASE_MADDR_BRAM_SCQ1_DSPLOG_1PB (0xABB00000)
#define BASE_MADDR_BRAM_SCQ1_VU_CR (0xABB10000)
#define BASE_MADDR_BRAM_SCQ1_VU_SM (0xABB20000)
#define BASE_MADDR_BRAM_SCQ1_MD32_TBUF (0xAB950000)
// (10): TXSYS
#define BASE_MADDR_TXSYS_TXBRP_CC0 (0xA8000000)
#define BASE_MADDR_TXSYS_TXBRP_CC1 (0xA8080000)
#define BASE_MADDR_TXSYS_TXCRP (0xA8100000)
#define BASE_MADDR_TXSYS_TXBRP_BUS_CONFIG (0xA8180000)
#define BASE_MADDR_TXSYS_GLB_CON_CONFIG0 (0xA8190000)
#define BASE_MADDR_TXSYS_MBIST_CONFIG0 (0xA8198000)
#define BASE_MADDR_TXSYS_TPC (0xA8200000)
#define BASE_MADDR_TXSYS_TPC_1 (0xA8220000)
#define BASE_MADDR_TXSYS_TPC_2 (0xA8240000)
#define BASE_MADDR_TXSYS_TPC_3 (0xA8260000)
#define BASE_MADDR_TXSYS_TXDFE_BB (0xA8300000)
#define BASE_MADDR_TXSYS_TXDFE_BB_1 (0xA8340000)
#define BASE_MADDR_TXSYS_TPC_4 (0xA8380000)
#define BASE_MADDR_TXSYS_TPC_5 (0xA83A0000)
#define BASE_MADDR_TXSYS_TXDFE_RF (0xA83C0000)
#define BASE_MADDR_TXSYS_TXDFE_RF_1 (0xA83D0000)
#define BASE_MADDR_TXSYS_TXDFE_RF_2 (0xA83E0000)
#define BASE_MADDR_TXSYS_TXDFE_RF_3 (0xA83F0000)
#define BASE_MADDR_TXSYS_TXET (0xA8400000)
#define BASE_MADDR_TXSYS_TXK (0xA8440000)
#define BASE_MADDR_TXSYS_TXK_1 (0xA8450000)
#define BASE_MADDR_TXSYS_TXK_2 (0xA8460000)
#define BASE_MADDR_TXSYS_TXK_3 (0xA8470000)
#define BASE_MADDR_TXSYS_FDD_TTR (0xA8480000)
#define BASE_MADDR_TXSYS_TDD_TTR (0xA8490000)
#define BASE_MADDR_TXSYS_C1X_TTR (0xA84A0000)
#define BASE_MADDR_TXSYS_CDO_TTR (0xA84B0000)
#define BASE_MADDR_TXSYS_LTE_TTR (0xA84C0000)
#define BASE_MADDR_TXSYS_LTE_TTR_1 (0xA84D0000)
#define BASE_MADDR_TXSYS_TXDFE_BUS_CONFIG (0xA84E0000)
#define BASE_MADDR_TXSYS_GLB_CON_CONFIG1 (0xA84F0000)
#define BASE_MADDR_TXSYS_MBIST_CONFIG1 (0xA84F8000)
// (11): (V) CSSYSY
#define BASE_MADDR_CSSYS_CS (0xA7800000)
#define BASE_MADDR_CSSYS_LTE_CS (0xA7810000)
#define BASE_MADDR_CSSYS_MBIST_CON (0xA7820000)
#define BASE_MADDR_CSSYS_CS_BUS_CONFIG (0xA7830000)
#define BASE_MADDR_CSSYS_CS_DEBUG (0xA7840000)
#define BASE_MADDR_CSSYS_EVDO_CS (0xA7850000)
#define BASE_MADDR_CSSYS_CS_WT (0xA7860000)
#define BASE_MADDR_CSSYS_CS_WT_1 (0xA7870000)
#define BASE_MADDR_CSSYS_1X_CS (0xA7880000)
// (12): (V) MD2GSYS
#define BASE_MADDR_MD2GSYS_IDMA_CM (0xA6800000)
#define BASE_MADDR_MD2GSYS_IDMA_PM (0xA6900000)
#define BASE_MADDR_MD2GSYS_IDMA_DM (0xA6A00000)
#define BASE_MADDR_MD2GSYS_AHB2DSPIO (0xA6C00000)
#define BASE_MADDR_MD2GSYS_RESERVED0 (0xA6D00000)
#define BASE_MADDR_MD2GSYS_MD2G_CONFG (0xA6F00000)
#define BASE_MADDR_MD2GSYS_MD2G_MBIST_CONFG (0xA6F10000)
#define BASE_MADDR_MD2GSYS_TDMA_BASE (0xA6F20000)
#define BASE_MADDR_MD2GSYS_APC (0xA6F30000)
#define BASE_MADDR_MD2GSYS_BFE_2ND (0xA6F40000)
#define BASE_MADDR_MD2GSYS_RESERVED1 (0xA6F40000)
#define BASE_MADDR_MD2GSYS_RESERVED2 (0xA6F50000)
#define BASE_MADDR_MD2GSYS_RESERVED3 (0xA6F60000)
#define BASE_MADDR_MD2GSYS_CSD_ACC (0xA6F70000)
#define BASE_MADDR_MD2GSYS_RESERVED4 (0xA6F80000)
#define BASE_MADDR_MD2GSYS_RESERVED5 (0xA6F90000)
#define BASE_MADDR_MD2GSYS_SHARE_D1 (0xA6FA0000)
#define BASE_MADDR_MD2GSYS_IRDBG (0xA6FB0000)
#define BASE_MADDR_MD2GSYS_PATCH (0xA6FC0000)
#define BASE_MADDR_MD2GSYS_RESERVED6 (0xA6FD0000)
#define BASE_MADDR_MD2GSYS_BFE (0xA6FE0000)
#define BASE_MADDR_MD2GSYS_RESERVED7 (0xA6FF0000)
// (13): MAP_RAKESYS
#define BASE_MADDR_RAKESYS_RAKE_INST_DEC (0xAC000000)
#define BASE_MADDR_RAKESYS_RAKE_QLIC (0xAC010000)
#define BASE_MADDR_RAKESYS_RAKE_LOADER (0xAC020000)
#define BASE_MADDR_RAKESYS_RAKE_DESP (0xAC030000)
#define BASE_MADDR_RAKESYS_RAKE_SEEDGEN (0xAC040000)
#define BASE_MADDR_RAKESYS_RAKE_EXT (0xAC050000)
#define BASE_MADDR_RAKESYS_RAKE_R2B_DMA (0xAC060000)
#define BASE_MADDR_RAKESYS_RAKE_CPICH_ACC (0xAC070000)
#define BASE_MADDR_RAKESYS_RAKE_FCE (0xAC080000)
#define BASE_MADDR_RAKESYS_RAKE_DESIG (0xAC090000)
#define BASE_MADDR_RAKESYS_RAKE_R2TX_DHWIF (0xAC0A0000)
#define BASE_MADDR_RAKESYS_RAKE_CPICH_INTF (0xAC0F0000)
#define BASE_MADDR_RAKESYS_RAKE_BRIF (0xAC100000)
#define BASE_MADDR_RAKESYS_RAKE_UNITTEST (0xAC110000)
#define BASE_MADDR_RAKESYS_GLOBAL_CON (0xAC200000)
#define BASE_MADDR_RAKESYS_MBIST_CONFG (0xAC210000)
#define BASE_MADDR_RAKESYS_GLOBAL_CON_L1DBG (0xAC300000)
#define BASE_MADDR_RAKESYS_DSP_SW_LOGGER (0xAC340000)
#define BASE_MADDR_RAKESYS_CIRQ (0xAC350000)
#define BASE_MADDR_RAKESYS_PERICTRL (0xAC351000)
#define BASE_MADDR_RAKESYS_CMIF (0xAC358000)
#define BASE_MADDR_RAKESYS_PM (0xAC380000)
#define BASE_MADDR_RAKESYS_RAKE_PM_ARB (0xAC390000)
#define BASE_MADDR_RAKESYS_RAKE_PM_ARB_1 (0xAC3A0000)
#define BASE_MADDR_RAKESYS_RAKE_PM_ARB_2 (0xAC3B0000)
#define BASE_MADDR_RAKESYS_RAKE_PM_ARB_3 (0xAC3C0000)
#define BASE_MADDR_RAKESYS_DM (0xAC3D0000)
#define BASE_MADDR_RAKESYS_RAKE_DM_ARB (0xAC3E0000)
#define BASE_MADDR_RAKESYS_RAKE_DM_ARB_1 (0xAC3F0000)
// (14): MAP_BRPSYS
#define BASE_MADDR_BRP_RXBRP_MBIST_CONFIG (0xAD000000)
#define BASE_MADDR_BRP_RXBRP_W_DRM (0xAD020000)
#define BASE_MADDR_BRP_RXBRP_W_R99_WRAP (0xAD030000)
#define BASE_MADDR_BRP_RXBRP_C_1XRTT (0xAD040000)
#define BASE_MADDR_BRP_RXBRP_C_CORR_SER (0xAD050000)
#define BASE_MADDR_BRP_RXBRP_WT_BCH (0xAD060000)
#define BASE_MADDR_BRP_RXBRP_WCT_DVIT (0xAD070000)
#define BASE_MADDR_BRP_RXBRP_WCTL_TRACE (0xAD100000)
#define BASE_MADDR_BRP_RXBRP_GLOBAL_CON (0xAD110000)
#define BASE_MADDR_BRP_RXBRP_WCTL_TUR (0xAD120000)
#define BASE_MADDR_BRP_RXBRP_WTL_CVIT (0xAD130000)
#define BASE_MADDR_BRP_RXBRP_WTL_HARQ_BUF (0xAD140000)
#define BASE_MADDR_BRP_RXBRP_WCTL_BRP_DMA (0xAD150000)
#define BASE_MADDR_BRP_RXBRP_BUS_CONFIG (0xAD160000)
#define BASE_MADDR_BRP_RXBRP_WT_HARQ (0xAD170000)
#define BASE_MADDR_BRP_RXBRP_WT_CDRM (0xAD180000)
#define BASE_MADDR_BRP_RXBRP_W_CORR (0xAD200000)
#define BASE_MADDR_BRP_RXBRP_W_TXIF (0xAD210000)
#define BASE_MADDR_BRP_RXBRP_W_HSRM (0xAD220000)
#define BASE_MADDR_BRP_RXBRP_C_EVDO (0xAD230000)
#define BASE_MADDR_BRP_RXBRP_L_DBRP (0xAD240000)
#define BASE_MADDR_BRP_RXBRP_L_CBRP (0xAD250000)
#define BASE_MADDR_BRP_RXBRP_L_HARQ (0xAD260000)
#define BASE_MADDR_BRP_RXBRP_L_REBRP (0xAD270000)
#define BASE_MADDR_BRP_RXBRP_L_RBMAP (0xAD280000)
#define BASE_MADDR_BRP_RXBRP_L_DCI_PARSER (0xAD290000)
#define BASE_MADDR_BRP_RXBRP_L_CBRP_RSLT (0xAD2A0000)
#define BASE_MADDR_BRP_RXBRP_WCTL_ECTRL (0xAD2B0000)
#define BASE_MADDR_BRP_DMC (0xAD300000)
#define BASE_MADDR_BRP_DMC_MBIST (0xAD010000)
#define BASE_MADDR_BRP_DMC_MEMSLP (0xAD310000)
#define BASE_MADDR_BRP_DMC_LTE_CE (0xAD320000)
#define BASE_MADDR_BRP_LTECE_OC1_REG (0xAD321000)
#define BASE_MADDR_BRP_LTECE_OC2_REG (0xAD322000)
#define BASE_MADDR_BRP_DMC_DEMOD (0xAD330000)
#define BASE_MADDR_BRP_DMC_MIMO (0xAD340000)
#define BASE_MADDR_BRP_DMC_PWR_MEAS (0xAD350000)
// (18): MAP_MDMCU
#define BASE_ADDR_MDMCU_MDMCU (0x1FC00000)
#define BASE_ADDR_MDMCU_MML2_MCU_MMU (0x50000000)
#define BASE_ADDR_MDMCU_IA_MBB3_INTEGRATION (0x9F800000)
#define BASE_ADDR_MDMCU_MDL1_L2SRAM (0x9FC00000)
#define BASE_ADDR_MDMCU_MD_BOOTSLAVE_TOP_AXI (0x9FE00000)
#define BASE_MADDR_MDMCU_ABM (0xA0200000)
#define BASE_MADDR_MDMCU_IA_PDA_MON (0xA0210000)
#define BASE_MADDR_MDMCU_IA_DEBUG_PERI_MBIST_CONFIG_V3 (0xA0220000)
#define BASE_MADDR_MDMCU_IA_MACRO_MISC_REG (0xA0230000)
#define BASE_MADDR_MDMCU_MCUMMU (0xA0300000)
#define BASE_MADDR_MDMCU_BUSMON (0xA0310000)
#define BASE_MADDR_MDMCU_PERI_MBIST_CONFIG (0xA0320000)
#define BASE_MADDR_MDMCU_BUS_CONFIG (0xA0330000)
#define BASE_MADDR_MDMCU_IA_MACRO_DELSEL_ADR_IF (0xA0340000)
#define BASE_MADDR_MDMCU_ELM (0xA0350000)
#define BASE_MADDR_MDMCU_MDCORESYS_MISC_REG_ADR_IF (0xA0360000)
#define BASE_MADDR_MDMCU_MV20E100 (0xA1000000)
#define BASE_MADDR_MDMCU_USIP0_DTCM (0xA1040000)
#define BASE_MADDR_MDMCU_USIP_INT_DBG (0xA1080000)
#define BASE_MADDR_MDMCU_USIPCORE_BUS_INTF (0xA1100000)
#define BASE_MADDR_MDMCU_USIP1_DTCM (0xA1140000)
#define BASE_MADDR_MDMCU_USIP1_INT_DBG (0xA1180000)
#define BASE_MADDR_MDMCU_DSPLOG_4PB (0xA1620000)
#define BASE_MADDR_MDMCU_USIP_CROSS_CORE_CTRL (0xA1630000)
#define BASE_MADDR_MDMCU_USIP_BUS_CONFIG_REG (0xA1650000)
#define BASE_MADDR_MDMCU_MCU_SYNC_DFSLV (0xA1FF0000)
    ////////////////////
#define BASE_NADDR_RXDFESYS_BUS_CONFIG (0xB7000000)
#define BASE_NADDR_RXDFESYS_CONFIG (0xB7010000)
#define BASE_NADDR_RXDFESYS_DMA (0xB7020000)
#define BASE_NADDR_RXDFESYS_LTE_EVENTGEN (0xB7030000)
#define BASE_NADDR_RXDFESYS_FDD_EVENTGEN (0xB7040000)
#define BASE_NADDR_RXDFESYS_TDD_EVENTGEN (0xB7050000)
#define BASE_NADDR_RXDFESYS_C1X_EVENTGEN (0xB7060000)
#define BASE_NADDR_RXDFESYS_CDO_EVENTGEN (0xB7070000)
#define BASE_NADDR_RXDFESYS_RXDFE_AGCDCTC (0xB7080000)
#define BASE_NADDR_RXDFESYS_RXDFE_AGCDC (0xB7090000)
#define BASE_NADDR_RXDFESYS_RXDFE_MS (0xB70A0000)
#define BASE_NADDR_RXDFESYS_RXDFE_FCCALTC (0xB70B0000)
#define BASE_NADDR_RXDFESYS_RXDFE_FC (0xB70C0000)
#define BASE_NADDR_RXDFESYS_RXDFE_ATIMER (0xB70D0000)
#define BASE_NADDR_RXDFESYS_PCC (0xB70E0000)
#define BASE_NADDR_RXDFESYS_MBIST_CONFIG (0xB70F0000)
#define BASE_NADDR_RXDFESYS_RXDFE_CQ (0xB7100000)
#define BASE_NADDR_RXDFESYS_MRSG (0xB7110000)
#define BASE_NADDR_RXDFESYS_MM_EVENTGEN (0xB7120000)
#define BASE_NADDR_RXDFESYS_RXDFE_AGCDCTC_SRAM (0xB7400000)
#define BASE_NADDR_RXDFESYS_RXDFE_AGCDC_SRAM (0xB7410000)
#define BASE_NADDR_RXDFESYS_RXDFE_MS_SRAM (0xB7420000)
#define BASE_NADDR_RXDFESYS_RXDFE_FCCALTC_SRAM (0xB7430000)
#define BASE_NADDR_RXDFESYS_RXDFE_CQ_SRAM (0xB7440000)
#define BASE_NADDR_MDPERI_MDCFGCTL (0xB0000000)
#define BASE_NADDR_MDPERI_MDUART0 (0xB0010000)
#define BASE_NADDR_MDPERI_MDGDMA (0xB0020000)
#define BASE_NADDR_MDPERI_MDGPTM (0xB0030000)
#define BASE_NADDR_MDPERI_USIM1 (0xB0040000)
#define BASE_NADDR_MDPERI_USIM2 (0xB0050000)
#define BASE_NADDR_MDPERI_MDPERISYS_MISC_REG (0xB0060000)
#define BASE_NADDR_MDPERI_MDCIRQ (0xB0070000)
#define BASE_NADDR_MDPERI_MD_DBGSYS1 (0xB0080000)
#define BASE_NADDR_MDPERI_MD_DBGSYS2 (0xB0090000)
#define BASE_NADDR_MDPERI_MD_DBGSYS3 (0xB00A0000)
#define BASE_NADDR_MDPERI_MD_DBGSYS4 (0xB00B0000)
#define BASE_NADDR_MDPERI_PTP_THERM_CTRL (0xB00C0000)
#define BASE_NADDR_MDPERI_MD_TOPSM (0xB00D0000)
#define BASE_NADDR_MDPERI_MD_OSTIMER (0xB00E0000)
#define BASE_NADDR_MDPERI_MDRGU (0xB00F0000)
#define BASE_NADDR_MDPERI_MDSM_CORE_PWR_CTRL (0xB0100000)
#define BASE_NADDR_MDPERI_MD_EINT (0xB0110000)
#define BASE_NADDR_MDPERI_MD_GLOBAL_CON_DCM (0xB0130000)
#define BASE_NADDR_MDPERI_MD_PLLMIXED (0xB0140000)
#define BASE_NADDR_MDPERI_MD_CLKSW (0xB0150000)
#define BASE_NADDR_MDPERI_MDPAR_DBGMON (0xB0160000)
#define BASE_NADDR_MDPERI_MDPERISYS_MBIST_CONFIG (0xB0180000)
#define BASE_NADDR_MDPERI_CLK_CTRL (0xB01C0000)
#define BASE_NADDR_MDPERI_USIP0_MEM_CONFIG (0xB01D0000)
#define BASE_NADDR_MDPERI_CORE0_MEM_CONFIG (0xB01D2000)
#define BASE_NADDR_MDPERI_CORE1_MEM_CONFIG (0xB01D3000)
#define BASE_NADDR_MDPERI_MDCORE_MEM_CONFIG (0xB01D4000)
#define BASE_NADDR_MDPERI_MDINFRA_MEM_CONFIG (0xB01D5000)
#define BASE_NADDR_MDPERI_MDMEMSLP_CONFIG (0xB01D6000)
#define BASE_NADDR_MDPERI_MDSBC_KEY_CONFIG (0xB01D7000)
#define BASE_NADDR_MDPERI_MDPERISYS_MEM_CONFIG (0xB01D8000)
#define BASE_NADDR_MDPERI_MDMML2_MEM_CONFIG (0xB01D9000)
#define BASE_NADDR_MDINFRA_SOE (0xB0410000)
#define BASE_NADDR_MDINFRA_BUSMON (0xB0420000)
#define BASE_NADDR_MDINFRA_MDUART1 (0xB0430000)
#define BASE_NADDR_MDINFRA_MDINFRASYS_MBIST_CONFIG (0xB0450000)
#define BASE_NADDR_MDINFRA_BUS (0xB0490000)
#define BASE_NADDR_MDINFRA_MDSMICFG (0xB04A0000)
#define BASE_NADDR_MDINFRA_MISC_REG (0xB04B0000)
#define BASE_NADDR_MDINFRA_LOG (0xB04F0000)
#define BASE_NADDR_MDINFRA_MD_INFRA_ELM (0xB0520000)
#define BASE_NADDR_MDINFRA_TRACE (0xB0550000)
#define BASE_NADDR_MDINFRA_PPPHA (0xB0560000)
#define BASE_NADDR_MDINFRA_SDF (0xB0570000)
#define BASE_NADDR_MML2_QUEUE_PROCESSOR (0xB0600000)
#define BASE_NADDR_MML2_METADATA_MANAGER (0xB0601000)
#define BASE_NADDR_MML2_VRB_MANAGER (0xB0602000)
#define BASE_NADDR_MML2_MMU (0xB0603000)
#define BASE_NADDR_MML2_DMA_RD (0xB0604000)
#define BASE_NADDR_MML2_DMA_WR (0xB0605000)
#define BASE_NADDR_MML2_LHIF (0xB0606000)
#define BASE_NADDR_MML2_CIPHER (0xB0607000)
#define BASE_NADDR_MML2_DL_LMAC (0xB0608000)
#define BASE_NADDR_MML2_HARQ_CTRL (0xB0609000)
#define BASE_NADDR_MML2_SRAM_WRAP (0xB060A000)
#define BASE_NADDR_MML2_CFG (0xB060B000)
#define BASE_NADDR_MML2_BYC (0xB060C000)
#define BASE_NADDR_MDINFRA_FCS (0xB0A10000)
#define BASE_NADDR_MDINFRA_GCU (0xB0A20000)
#define BASE_NADDR_MDINFRA_RESERVED0 (0xB0A40000)
#define BASE_NADDR_MDINFRA_RESERVED1 (0xB0A50000)
#define BASE_NADDR_USIP_USIP0_ITCM (0xB1000000)
#define BASE_NADDR_USIP_USIP0_DTCM (0xB1040000)
#define BASE_NADDR_USIP_USIP0_DEBUG (0xB1080000)
#define BASE_NADDR_USIP_USIP1_ITCM (0xB1100000)
#define BASE_NADDR_USIP_USIP1_DTCM (0xB1140000)
#define BASE_NADDR_USIP_USIP1_DEBUG (0xB1180000)
#define BASE_NADDR_USIP_RESERVED0 (0xB1200000)
#define BASE_NADDR_USIP_CONFG (0xB1600000)
#define BASE_NADDR_USIP_MBIST_CONFG (0xB1610000)
#define BASE_NADDR_USIP_DSPLOG (0xB1620000)
#define BASE_NADDR_USIP_CROSS_CORE_CTRL (0xB1630000)
#define BASE_NADDR_USIP_MD_AFE (0xB1640000)
#define BASE_NADDR_USIP_BUS_CONFIG___MPU_CONFIG (0xB1650000)
//#define BASE_NADDR_USIP_DVFS_CTRL__RESERVED_ (0xB1660000)
#define BASE_NADDR_USIP_RESERVED1 (0xB1670000)
#define BASE_NADDR_USIP_RESERVED2 (0xB1680000)
#define BASE_NADDR_USIP_PERI_RESERVED3 (0xB1700000)
#define BASE_NADDR_MDMCU_ABM (0xB0200000)
#define BASE_NADDR_MDMCU_PDA_MONITER (0xB0210000)
#define BASE_NADDR_MDMCU_MCUSYS_MBIST_CONFIG (0xB0220000)
#define BASE_NADDR_MDMCU_IA_DEBUG_PERI_MISC_REG_ADR_IF (0xB0230000)
#define BASE_NADDR_MDCORESYS_MML2_MCU_MMU_MMU (0xB0300000)
#define BASE_NADDR_MDCORESYS_MML2_MCU_MMU_VRB (0xB0301000)
#define BASE_NADDR_MDCORESYS_MML2_MCU_MMU (0xB0302000)
#define BASE_NADDR_MDCORESYS_MDMCU_BUSMON (0xB0310000)
#define BASE_NADDR_MDCORESYS_MCUSYS_MBIST_CONFIG (0xB0320000)
#define BASE_NADDR_MDCORESYS_MDMCU_BUS_INTF_CFG (0xB0330000)
#define BASE_NADDR_MDCORESYS_MDCORE_IA_DELSEL_CFG (0xB0340000)
#define BASE_NADDR_MDCORESYS_MDMCU_ELM_EMI (0xB0350000)
#define BASE_NADDR_MDCORESYS_MDCORESYS_MISC_REG (0xB0360000)
#define BASE_NADDR_MODEML1_AO_MODEML1_TOPSM (0xB6000000)
#define BASE_NADDR_MODEML1_AO_MODEML1_DVFS_CTRL (0xB6010000)
#define BASE_NADDR_MODEML1_AO_MODEML1_AO_CONFG (0xB6020000)
#define BASE_NADDR_MODEML1_AO_TDMA_SLP (0xB6030000)
#define BASE_NADDR_MODEML1_AO_TDD_SLP (0xB6040000)
#define BASE_NADDR_MODEML1_AO_TDD_TIMER (0xB6050000)
#define BASE_NADDR_MODEML1_AO_FDD_SLP (0xB6060000)
#define BASE_NADDR_MODEML1_AO_FDD_TIMER (0xB6070000)
#define BASE_NADDR_MODEML1_AO_LTE_SLP (0xB6080000)
#define BASE_NADDR_MODEML1_AO_LTE_TIMER (0xB6090000)
#define BASE_NADDR_MODEML1_AO_IDC_CTRL (0xB60A0000)
#define BASE_NADDR_MODEML1_AO_IDC_UART (0xB60B0000)
#define BASE_NADDR_MODEML1_AO_C2K_1X_TIMER (0xB60C0000)
#define BASE_NADDR_MODEML1_AO_C2K_1X_SLP (0xB60D0000)
#define BASE_NADDR_MODEML1_AO_C2K_DO_TIMER (0xB60E0000)
#define BASE_NADDR_MODEML1_AO_C2K_DO_SLP (0xB60F0000)
#define BASE_NADDR_MODEML1_AO_WCT_P2P_TX_PARALLEL (0xB6100000)
#define BASE_NADDR_MODEML1_AO_FESYS_P2P_TX (0xB6110000)
#define BASE_NADDR_MODEML1_AO_MDRX_P2P_TX (0xB6120000)
#define BASE_NADDR_MODEML1_AO_MML2_TXBRP_TB_CTRL (0xB6130000)
#define BASE_NADDR_MODEML1_AO_BSI_MM (0xB6140000)
#define BASE_NADDR_MODEML1_AO_BSI_MM_1 (0xB6150000)
#define BASE_NADDR_MODEML1_AO_BSI_MM_2 (0xB6160000)
#define BASE_NADDR_MODEML1_AO_BSI_MM_3 (0xB6170000)
#define BASE_NADDR_MODEML1_AO_BPI_MM (0xB6180000)
#define BASE_NADDR_MODEML1_AO_ABBMIX_PKR_P2P_TX (0xB6190000)
#define BASE_NADDR_MODEML1_AO_C1X_TTR (0xB61A0000)
#define BASE_NADDR_MODEML1_AO_CDO_TTR (0xB61B0000)
#define BASE_NADDR_MODEML1_AO_MODEML1_AO_BUS_CONFIG (0xB61C0000)
#define BASE_NADDR_MODEML1_AO_MODEML1_AO_MBIST_CONFIG (0xB61D0000)
#define BASE_NADDR_MODEML1_AO_MODEML1_FREQM (0xB61E0000)
#define BASE_NADDR_MODEML1_AO_MODEML1_SLP_CTRL (0xB61F0000)
#define BASE_NADDR_MODEML1_AO_RESERVED0 (0xB6200000)
#define BASE_NADDR_BRAM_BIGRAM_MEM (0xB9000000)
#define BASE_NADDR_BRAM_SCQ_SHARED_PM (0xB9800000)
#define BASE_NADDR_BRAM_SCQ_SHARED_DM (0xB9A00000)
#define BASE_NADDR_BRAM_SCQ0_LOCAL_PM (0xBA000000)
#define BASE_NADDR_BRAM_SCQ0_LOCAL_DM (0xBA200000)
#define BASE_NADDR_BRAM_SCQ1_LOCAL_PM (0xBA400000)
#define BASE_NADDR_BRAM_SCQ1_LOCAL_DM (0xBA600000)
#define BASE_NADDR_BRAM_BIGRAM_DFE_DUMP (0xBB800000)
#define BASE_NADDR_BRAM_BIGRAM_GLOBAL_CON (0xBB810000)
#define BASE_NADDR_BRAM_BIGRAM_MBIST_CONFIG (0xBB818000)
#define BASE_NADDR_BRAM_BIGRAM_D2BIF (0xBB820000)
#define BASE_NADDR_BRAM_BIGRAM_REG (0xBB830000)
#define BASE_NADDR_BRAM_BIGRAM_BRIDGE (0xBB840000)
#define BASE_NADDR_BRAM_BIGRAM_RXT2F (0xBB850000)
#define BASE_NADDR_BRAM_BIGRAM_BR_DMA (0xBB860000)
#define BASE_NADDR_BRAM_BIGRAM_DOWN_SAMP_TDB (0xBB870000)
#define BASE_NADDR_BRAM_SCQ_HW_SCHEDULER (0xBB900000)
#define BASE_NADDR_BRAM_SCQ_SEMAPHORE (0xBB910000)
#define BASE_NADDR_BRAM_SCQ_VDSP_DMA (0xBB920000)
#define BASE_NADDR_BRAM_SCQ_GLOBAL_CON (0xBB930000)
#define BASE_NADDR_BRAM_SCQ_MBIST_CR (0xBB940000)
#define BASE_NADDR_BRAM_SCQ0_DSPLOG_1PB (0xBBA00000)
#define BASE_NADDR_BRAM_SCQ0_VU_CR (0xBBA10000)
#define BASE_NADDR_BRAM_SCQ0_VU_SM (0xBBA20000)
#define BASE_NADDR_BRAM_SCQ0_MBIST_CR (0xBBA30000)
#define BASE_NADDR_BRAM_SCQ0_MD32_TBUF (0xBB950000)
#define BASE_NADDR_BRAM_SCQ1_DSPLOG_1PB (0xBBB00000)
#define BASE_NADDR_BRAM_SCQ1_VU_CR (0xBBB10000)
#define BASE_NADDR_BRAM_SCQ1_VU_SM (0xBBB20000)
#define BASE_NADDR_BRAM_SCQ1_MD32_TBUF (0xBB950000)
#define BASE_NADDR_TXSYS_TXBRP_CC0 (0xB8000000)
#define BASE_NADDR_TXSYS_TXBRP_CC1 (0xB8080000)
#define BASE_NADDR_TXSYS_TXCRP (0xB8100000)
#define BASE_NADDR_TXSYS_TXBRP_BUS_CONFIG (0xB8180000)
#define BASE_NADDR_TXSYS_GLB_CON_CONFIG0 (0xB8190000)
#define BASE_NADDR_TXSYS_MBIST_CONFIG0 (0xB8198000)
#define BASE_NADDR_TXSYS_TPC (0xB8200000)
#define BASE_NADDR_TXSYS_TPC_1 (0xB8220000)
#define BASE_NADDR_TXSYS_TPC_2 (0xB8240000)
#define BASE_NADDR_TXSYS_TPC_3 (0xB8260000)
#define BASE_NADDR_TXSYS_TXDFE_BB (0xB8300000)
#define BASE_NADDR_TXSYS_TXDFE_BB_1 (0xB8340000)
#define BASE_NADDR_TXSYS_TPC_4 (0xB8380000)
#define BASE_NADDR_TXSYS_TPC_5 (0xB83A0000)
#define BASE_NADDR_TXSYS_TXDFE_RF (0xB83C0000)
#define BASE_NADDR_TXSYS_TXDFE_RF_1 (0xB83D0000)
#define BASE_NADDR_TXSYS_TXDFE_RF_2 (0xB83E0000)
#define BASE_NADDR_TXSYS_TXDFE_RF_3 (0xB83F0000)
#define BASE_NADDR_TXSYS_TXET (0xB8400000)
#define BASE_NADDR_TXSYS_TXK (0xB8440000)
#define BASE_NADDR_TXSYS_TXK_1 (0xB8450000)
#define BASE_NADDR_TXSYS_TXK_2 (0xB8460000)
#define BASE_NADDR_TXSYS_TXK_3 (0xB8470000)
#define BASE_NADDR_TXSYS_FDD_TTR (0xB8480000)
#define BASE_NADDR_TXSYS_TDD_TTR (0xB8490000)
#define BASE_NADDR_TXSYS_C1X_TTR (0xB84A0000)
#define BASE_NADDR_TXSYS_CDO_TTR (0xB84B0000)
#define BASE_NADDR_TXSYS_LTE_TTR (0xB84C0000)
#define BASE_NADDR_TXSYS_LTE_TTR_1 (0xB84D0000)
#define BASE_NADDR_TXSYS_TXDFE_BUS_CONFIG (0xB84E0000)
#define BASE_NADDR_TXSYS_GLB_CON_CONFIG1 (0xB84F0000)
#define BASE_NADDR_TXSYS_MBIST_CONFIG1 (0xB84F8000)
#define BASE_NADDR_CSSYS_CS (0xB7800000)
#define BASE_NADDR_CSSYS_LTE_CS (0xB7810000)
#define BASE_NADDR_CSSYS_MBIST_CON (0xB7820000)
#define BASE_NADDR_CSSYS_CS_BUS_CONFIG (0xB7830000)
#define BASE_NADDR_CSSYS_CS_DEBUG (0xB7840000)
#define BASE_NADDR_CSSYS_EVDO_CS (0xB7850000)
#define BASE_NADDR_CSSYS_CS_WT (0xB7860000)
#define BASE_NADDR_CSSYS_CS_WT_1 (0xB7870000)
#define BASE_NADDR_CSSYS_1X_CS (0xB7880000)
#define BASE_NADDR_MD2GSYS_IDMA_CM (0xB6800000)
#define BASE_NADDR_MD2GSYS_IDMA_PM (0xB6900000)
#define BASE_NADDR_MD2GSYS_IDMA_DM (0xB6A00000)
#define BASE_NADDR_MD2GSYS_AHB2DSPIO (0xB6C00000)
#define BASE_NADDR_MD2GSYS_RESERVED0 (0xB6D00000)
#define BASE_NADDR_MD2GSYS_MD2G_CONFG (0xB6F00000)
#define BASE_NADDR_MD2GSYS_MD2G_MBIST_CONFG (0xB6F10000)
#define BASE_NADDR_MD2GSYS_TDMA_BASE (0xB6F20000)
#define BASE_NADDR_MD2GSYS_APC (0xB6F30000)
#define BASE_NADDR_MD2GSYS_BFE_2ND (0xB6F40000)
#define BASE_NADDR_MD2GSYS_RESERVED1 (0xB6F40000)
#define BASE_NADDR_MD2GSYS_RESERVED2 (0xB6F50000)
#define BASE_NADDR_MD2GSYS_RESERVED3 (0xB6F60000)
#define BASE_NADDR_MD2GSYS_CSD_ACC (0xB6F70000)
#define BASE_NADDR_MD2GSYS_RESERVED4 (0xB6F80000)
#define BASE_NADDR_MD2GSYS_RESERVED5 (0xB6F90000)
#define BASE_NADDR_MD2GSYS_SHARE_D1 (0xB6FA0000)
#define BASE_NADDR_MD2GSYS_IRDBG (0xB6FB0000)
#define BASE_NADDR_MD2GSYS_PATCH (0xB6FC0000)
#define BASE_NADDR_MD2GSYS_RESERVED6 (0xB6FD0000)
#define BASE_NADDR_MD2GSYS_BFE (0xB6FE0000)
#define BASE_NADDR_MD2GSYS_RESERVED7 (0xB6FF0000)
#define BASE_NADDR_RAKESYS_RAKE_INST_DEC (0xBC000000)
#define BASE_NADDR_RAKESYS_RAKE_QLIC (0xBC010000)
#define BASE_NADDR_RAKESYS_RAKE_LOADER (0xBC020000)
#define BASE_NADDR_RAKESYS_RAKE_DESP (0xBC030000)
#define BASE_NADDR_RAKESYS_RAKE_SEEDGEN (0xBC040000)
#define BASE_NADDR_RAKESYS_RAKE_EXT (0xBC050000)
#define BASE_NADDR_RAKESYS_RAKE_R2B_DMA (0xBC060000)
#define BASE_NADDR_RAKESYS_RAKE_CPICH_ACC (0xBC070000)
#define BASE_NADDR_RAKESYS_RAKE_FCE (0xBC080000)
#define BASE_NADDR_RAKESYS_RAKE_DESIG (0xBC090000)
#define BASE_NADDR_RAKESYS_RAKE_R2TX_DHWIF (0xBC0A0000)
#define BASE_NADDR_RAKESYS_RAKE_CPICH_INTF (0xBC0F0000)
#define BASE_NADDR_RAKESYS_RAKE_BRIF (0xBC100000)
#define BASE_NADDR_RAKESYS_RAKE_UNITTEST (0xBC110000)
#define BASE_NADDR_RAKESYS_GLOBAL_CON (0xBC200000)
#define BASE_NADDR_RAKESYS_MBIST_CONFG (0xBC210000)
#define BASE_NADDR_RAKESYS_GLOBAL_CON_L1DBG (0xBC300000)
#define BASE_NADDR_RAKESYS_DSP_SW_LOGGER (0xBC340000)
#define BASE_NADDR_RAKESYS_CIRQ (0xBC350000)
#define BASE_NADDR_RAKESYS_PERICTRL (0xBC351000)
#define BASE_NADDR_RAKESYS_CMIF (0xBC358000)
#define BASE_NADDR_RAKESYS_PM (0xBC380000)
#define BASE_NADDR_RAKESYS_RAKE_PM_ARB (0xBC390000)
#define BASE_NADDR_RAKESYS_RAKE_PM_ARB_1 (0xBC3A0000)
#define BASE_NADDR_RAKESYS_RAKE_PM_ARB_2 (0xBC3B0000)
#define BASE_NADDR_RAKESYS_RAKE_PM_ARB_3 (0xBC3C0000)
#define BASE_NADDR_RAKESYS_DM (0xBC3D0000)
#define BASE_NADDR_RAKESYS_RAKE_DM_ARB (0xBC3E0000)
#define BASE_NADDR_RAKESYS_RAKE_DM_ARB_1 (0xBC3F0000)
#define BASE_NADDR_BRP_RXBRP_MBIST_CONFIG (0xBD000000)
#define BASE_NADDR_BRP_RXBRP_W_DRM (0xBD020000)
#define BASE_NADDR_BRP_RXBRP_W_R99_WRAP (0xBD030000)
#define BASE_NADDR_BRP_RXBRP_C_1XRTT (0xBD040000)
#define BASE_NADDR_BRP_RXBRP_C_CORR_SER (0xBD050000)
#define BASE_NADDR_BRP_RXBRP_WT_BCH (0xBD060000)
#define BASE_NADDR_BRP_RXBRP_WCT_DVIT (0xBD070000)
#define BASE_NADDR_BRP_RXBRP_WCTL_TRACE (0xBD100000)
#define BASE_NADDR_BRP_RXBRP_GLOBAL_CON (0xBD110000)
#define BASE_NADDR_BRP_RXBRP_WCTL_TUR (0xBD120000)
#define BASE_NADDR_BRP_RXBRP_WTL_CVIT (0xBD130000)
#define BASE_NADDR_BRP_RXBRP_WTL_HARQ_BUF (0xBD140000)
#define BASE_NADDR_BRP_RXBRP_WCTL_BRP_DMA (0xBD150000)
#define BASE_NADDR_BRP_RXBRP_BUS_CONFIG (0xBD160000)
#define BASE_NADDR_BRP_RXBRP_WT_HARQ (0xBD170000)
#define BASE_NADDR_BRP_RXBRP_WT_CDRM (0xBD180000)
#define BASE_NADDR_BRP_RXBRP_W_CORR (0xBD200000)
#define BASE_NADDR_BRP_RXBRP_W_TXIF (0xBD210000)
#define BASE_NADDR_BRP_RXBRP_W_HSRM (0xBD220000)
#define BASE_NADDR_BRP_RXBRP_C_EVDO (0xBD230000)
#define BASE_NADDR_BRP_RXBRP_L_DBRP (0xBD240000)
#define BASE_NADDR_BRP_RXBRP_L_CBRP (0xBD250000)
#define BASE_NADDR_BRP_RXBRP_L_HARQ (0xBD260000)
#define BASE_NADDR_BRP_RXBRP_L_REBRP (0xBD270000)
#define BASE_NADDR_BRP_RXBRP_L_RBMAP (0xBD280000)
#define BASE_NADDR_BRP_RXBRP_L_DCI_PARSER (0xBD290000)
#define BASE_NADDR_BRP_RXBRP_L_CBRP_RSLT (0xBD2A0000)
#define BASE_NADDR_BRP_RXBRP_WCTL_ECTRL (0xBD2B0000)
#define BASE_NADDR_BRP_DMC (0xBD300000)
#define BASE_NADDR_BRP_DMC_MBIST (0xBD010000)
#define BASE_NADDR_BRP_DMC_MEMSLP (0xBD310000)
#define BASE_NADDR_BRP_DMC_LTE_CE (0xBD320000)
#define BASE_NADDR_BRP_LTECE_OC1_REG (0xBD321000)
#define BASE_NADDR_BRP_LTECE_OC2_REG (0xBD322000)
#define BASE_NADDR_BRP_DMC_DEMOD (0xBD330000)
#define BASE_NADDR_BRP_DMC_MIMO (0xBD340000)
#define BASE_NADDR_BRP_DMC_PWR_MEAS (0xBD350000)
#define BASE_NADDR_MDMCU_ABM (0xB0200000)
#define BASE_NADDR_MDMCU_IA_PDA_MON (0xB0210000)
#define BASE_NADDR_MDMCU_IA_DEBUG_PERI_MBIST_CONFIG_V3 (0xB0220000)
#define BASE_NADDR_MDMCU_IA_MACRO_MISC_REG (0xB0230000)
#define BASE_NADDR_MDMCU_MCUMMU (0xB0300000)
#define BASE_NADDR_MDMCU_BUSMON (0xB0310000)
#define BASE_NADDR_MDMCU_PERI_MBIST_CONFIG (0xB0320000)
#define BASE_NADDR_MDMCU_BUS_CONFIG (0xB0330000)
#define BASE_NADDR_MDMCU_IA_MACRO_DELSEL_ADR_IF (0xB0340000)
#define BASE_NADDR_MDMCU_ELM (0xB0350000)
#define BASE_NADDR_MDMCU_MDCORESYS_MISC_REG_ADR_IF (0xB0360000)
#define BASE_NADDR_MDMCU_MV20E100 (0xB1000000)
#define BASE_NADDR_MDMCU_USIP0_DTCM (0xB1040000)
#define BASE_NADDR_MDMCU_USIP_INT_DBG (0xB1080000)
#define BASE_NADDR_MDMCU_USIPCORE_BUS_INTF (0xB1100000)
#define BASE_NADDR_MDMCU_USIP1_DTCM (0xB1140000)
#define BASE_NADDR_MDMCU_USIP1_INT_DBG (0xB1180000)
#define BASE_NADDR_MDMCU_DSPLOG_4PB (0xB1620000)
#define BASE_NADDR_MDMCU_USIP_CROSS_CORE_CTRL (0xB1630000)
#define BASE_NADDR_MDMCU_USIP_BUS_CONFIG_REG (0xB1650000)
#define BASE_NADDR_MDMCU_MCU_SYNC_DFSLV (0xB1FF0000)
    ////////////////////
#define BASE_ADDR_RXDFESYS_BUS_CONFIG (0xB7000000)
#define BASE_ADDR_RXDFESYS_CONFIG (0xB7010000)
#define BASE_ADDR_RXDFESYS_DMA (0xB7020000)
#define BASE_ADDR_RXDFESYS_LTE_EVENTGEN (0xB7030000)
#define BASE_ADDR_RXDFESYS_FDD_EVENTGEN (0xB7040000)
#define BASE_ADDR_RXDFESYS_TDD_EVENTGEN (0xB7050000)
#define BASE_ADDR_RXDFESYS_C1X_EVENTGEN (0xB7060000)
#define BASE_ADDR_RXDFESYS_CDO_EVENTGEN (0xB7070000)
#define BASE_ADDR_RXDFESYS_RXDFE_AGCDCTC (0xB7080000)
#define BASE_ADDR_RXDFESYS_RXDFE_AGCDC (0xB7090000)
#define BASE_ADDR_RXDFESYS_RXDFE_MS (0xB70A0000)
#define BASE_ADDR_RXDFESYS_RXDFE_FCCALTC (0xB70B0000)
#define BASE_ADDR_RXDFESYS_RXDFE_FC (0xB70C0000)
#define BASE_ADDR_RXDFESYS_RXDFE_ATIMER (0xB70D0000)
#define BASE_ADDR_RXDFESYS_PCC (0xB70E0000)
#define BASE_ADDR_RXDFESYS_MBIST_CONFIG (0xB70F0000)
#define BASE_ADDR_RXDFESYS_RXDFE_CQ (0xB7100000)
#define BASE_ADDR_RXDFESYS_MRSG (0xB7110000)
#define BASE_ADDR_RXDFESYS_MM_EVENTGEN (0xB7120000)
#define BASE_ADDR_RXDFESYS_RXDFE_AGCDCTC_SRAM (0xB7400000)
#define BASE_ADDR_RXDFESYS_RXDFE_AGCDC_SRAM (0xB7410000)
#define BASE_ADDR_RXDFESYS_RXDFE_MS_SRAM (0xB7420000)
#define BASE_ADDR_RXDFESYS_RXDFE_FCCALTC_SRAM (0xB7430000)
#define BASE_ADDR_RXDFESYS_RXDFE_CQ_SRAM (0xB7440000)
#define BASE_ADDR_MDPERI_MDCFGCTL (0xB0000000)
#define BASE_ADDR_MDPERI_MDUART0 (0xB0010000)
#define BASE_ADDR_MDPERI_MDGDMA (0xB0020000)
#define BASE_ADDR_MDPERI_MDGPTM (0xB0030000)
#define BASE_ADDR_MDPERI_USIM1 (0xB0040000)
#define BASE_ADDR_MDPERI_USIM2 (0xB0050000)
#define BASE_ADDR_MDPERI_MDPERISYS_MISC_REG (0xB0060000)
#define BASE_ADDR_MDPERI_MDCIRQ (0xB0070000)
#define BASE_ADDR_MDPERI_MD_DBGSYS1 (0xB0080000)
#define BASE_ADDR_MDPERI_MD_DBGSYS2 (0xB0090000)
#define BASE_ADDR_MDPERI_MD_DBGSYS3 (0xB00A0000)
#define BASE_ADDR_MDPERI_MD_DBGSYS4 (0xB00B0000)
#define BASE_ADDR_MDPERI_PTP_THERM_CTRL (0xB00C0000)
#define BASE_ADDR_MDPERI_MD_TOPSM (0xB00D0000)
#define BASE_ADDR_MDPERI_MD_OSTIMER (0xB00E0000)
#define BASE_ADDR_MDPERI_MDRGU (0xB00F0000)
#define BASE_ADDR_MDPERI_MDSM_CORE_PWR_CTRL (0xB0100000)
#define BASE_ADDR_MDPERI_MD_EINT (0xB0110000)
#define BASE_ADDR_MDPERI_MD_GLOBAL_CON_DCM (0xB0130000)
#define BASE_ADDR_MDPERI_MD_PLLMIXED (0xB0140000)
#define BASE_ADDR_MDPERI_MD_CLKSW (0xB0150000)
#define BASE_ADDR_MDPERI_MDPAR_DBGMON (0xB0160000)
#define BASE_ADDR_MDPERI_MDPERISYS_MBIST_CONFIG (0xB0180000)
#define BASE_ADDR_MDPERI_CLK_CTRL (0xB01C0000)
#define BASE_ADDR_MDPERI_USIP0_MEM_CONFIG (0xB01D0000)
#define BASE_ADDR_MDPERI_CORE0_MEM_CONFIG (0xB01D2000)
#define BASE_ADDR_MDPERI_CORE1_MEM_CONFIG (0xB01D3000)
#define BASE_ADDR_MDPERI_MDCORE_MEM_CONFIG (0xB01D4000)
#define BASE_ADDR_MDPERI_MDINFRA_MEM_CONFIG (0xB01D5000)
#define BASE_ADDR_MDPERI_MDMEMSLP_CONFIG (0xB01D6000)
#define BASE_ADDR_MDPERI_MDSBC_KEY_CONFIG (0xB01D7000)
#define BASE_ADDR_MDPERI_MDPERISYS_MEM_CONFIG (0xB01D8000)
#define BASE_ADDR_MDPERI_MDMML2_MEM_CONFIG (0xB01D9000)
#define BASE_ADDR_MDINFRA_SOE (0xB0410000)
#define BASE_ADDR_MDINFRA_BUSMON (0xB0420000)
#define BASE_ADDR_MDINFRA_MDUART1 (0xB0430000)
#define BASE_ADDR_MDINFRA_MDINFRASYS_MBIST_CONFIG (0xB0450000)
#define BASE_ADDR_MDINFRA_BUS (0xB0490000)
#define BASE_ADDR_MDINFRA_MDSMICFG (0xB04A0000)
#define BASE_ADDR_MDINFRA_MISC_REG (0xB04B0000)
#define BASE_ADDR_MDINFRA_LOG (0xB04F0000)
#define BASE_ADDR_MDINFRA_MD_INFRA_ELM (0xB0520000)
#define BASE_ADDR_MDINFRA_TRACE (0xB0550000)
#define BASE_ADDR_MDINFRA_PPPHA (0xB0560000)
#define BASE_ADDR_MDINFRA_SDF (0xB0570000)
#define BASE_ADDR_MML2_QUEUE_PROCESSOR (0xB0600000)
#define BASE_ADDR_MML2_METADATA_MANAGER (0xB0601000)
#define BASE_ADDR_MML2_VRB_MANAGER (0xB0602000)
#define BASE_ADDR_MML2_MMU (0xB0603000)
#define BASE_ADDR_MML2_DMA_RD (0xB0604000)
#define BASE_ADDR_MML2_DMA_WR (0xB0605000)
#define BASE_ADDR_MML2_LHIF (0xB0606000)
#define BASE_ADDR_MML2_CIPHER (0xB0607000)
#define BASE_ADDR_MML2_DL_LMAC (0xB0608000)
#define BASE_ADDR_MML2_HARQ_CTRL (0xB0609000)
#define BASE_ADDR_MML2_SRAM_WRAP (0xB060A000)
#define BASE_ADDR_MML2_CFG (0xB060B000)
#define BASE_ADDR_MML2_BYC (0xB060C000)
#define BASE_ADDR_MDINFRA_FCS (0xB0A10000)
#define BASE_ADDR_MDINFRA_GCU (0xB0A20000)
#define BASE_ADDR_MDINFRA_RESERVED0 (0xB0A40000)
#define BASE_ADDR_MDINFRA_RESERVED1 (0xB0A50000)
#define BASE_ADDR_USIP_USIP0_ITCM (0xB1000000)
#define BASE_ADDR_USIP_USIP0_DTCM (0xB1040000)
#define BASE_ADDR_USIP_USIP0_DEBUG (0xB1080000)
#define BASE_ADDR_USIP_USIP1_ITCM (0xB1100000)
#define BASE_ADDR_USIP_USIP1_DTCM (0xB1140000)
#define BASE_ADDR_USIP_USIP1_DEBUG (0xB1180000)
#define BASE_ADDR_USIP_RESERVED0 (0xB1200000)
#define BASE_ADDR_USIP_CONFG (0xB1600000)
#define BASE_ADDR_USIP_MBIST_CONFG (0xB1610000)
#define BASE_ADDR_USIP_DSPLOG (0xB1620000)
#define BASE_ADDR_USIP_CROSS_CORE_CTRL (0xB1630000)
#define BASE_ADDR_USIP_MD_AFE (0xB1640000)
#define BASE_ADDR_USIP_BUS_CONFIG___MPU_CONFIG (0xB1650000)
//#define BASE_ADDR_USIP_DVFS_CTRL__RESERVED_ (0xB1660000)
#define BASE_ADDR_USIP_RESERVED1 (0xB1670000)
#define BASE_ADDR_USIP_RESERVED2 (0xB1680000)
#define BASE_ADDR_USIP_PERI_RESERVED3 (0xB1700000)
#define BASE_ADDR_MDMCU_ABM (0xB0200000)
#define BASE_ADDR_MDMCU_PDA_MONITER (0xB0210000)
#define BASE_ADDR_MDMCU_MCUSYS_MBIST_CONFIG (0xB0220000)
#define BASE_ADDR_MDMCU_IA_DEBUG_PERI_MISC_REG_ADR_IF (0xB0230000)
#define BASE_ADDR_MDCORESYS_MML2_MCU_MMU_MMU (0xB0300000)
#define BASE_ADDR_MDCORESYS_MML2_MCU_MMU_VRB (0xB0301000)
#define BASE_ADDR_MDCORESYS_MML2_MCU_MMU (0xB0302000)
#define BASE_ADDR_MDCORESYS_MDMCU_BUSMON (0xB0310000)
#define BASE_ADDR_MDCORESYS_MCUSYS_MBIST_CONFIG (0xB0320000)
#define BASE_ADDR_MDCORESYS_MDMCU_BUS_INTF_CFG (0xB0330000)
#define BASE_ADDR_MDCORESYS_MDCORE_IA_DELSEL_CFG (0xB0340000)
#define BASE_ADDR_MDCORESYS_MDMCU_ELM_EMI (0xB0350000)
#define BASE_ADDR_MDCORESYS_MDCORESYS_MISC_REG (0xB0360000)
#define BASE_ADDR_MODEML1_AO_MODEML1_TOPSM (0xB6000000)
#define BASE_ADDR_MODEML1_AO_MODEML1_DVFS_CTRL (0xB6010000)
#define BASE_ADDR_MODEML1_AO_MODEML1_AO_CONFG (0xB6020000)
#define BASE_ADDR_MODEML1_AO_TDMA_SLP (0xB6030000)
#define BASE_ADDR_MODEML1_AO_TDD_SLP (0xB6040000)
#define BASE_ADDR_MODEML1_AO_TDD_TIMER (0xB6050000)
#define BASE_ADDR_MODEML1_AO_FDD_SLP (0xB6060000)
#define BASE_ADDR_MODEML1_AO_FDD_TIMER (0xB6070000)
#define BASE_ADDR_MODEML1_AO_LTE_SLP (0xB6080000)
#define BASE_ADDR_MODEML1_AO_LTE_TIMER (0xB6090000)
#define BASE_ADDR_MODEML1_AO_IDC_CTRL (0xB60A0000)
#define BASE_ADDR_MODEML1_AO_IDC_UART (0xB60B0000)
#define BASE_ADDR_MODEML1_AO_C2K_1X_TIMER (0xB60C0000)
#define BASE_ADDR_MODEML1_AO_C2K_1X_SLP (0xB60D0000)
#define BASE_ADDR_MODEML1_AO_C2K_DO_TIMER (0xB60E0000)
#define BASE_ADDR_MODEML1_AO_C2K_DO_SLP (0xB60F0000)
#define BASE_ADDR_MODEML1_AO_WCT_P2P_TX_PARALLEL (0xB6100000)
#define BASE_ADDR_MODEML1_AO_FESYS_P2P_TX (0xB6110000)
#define BASE_ADDR_MODEML1_AO_MDRX_P2P_TX (0xB6120000)
#define BASE_ADDR_MODEML1_AO_MML2_TXBRP_TB_CTRL (0xB6130000)
#define BASE_ADDR_MODEML1_AO_BSI_MM (0xB6140000)
#define BASE_ADDR_MODEML1_AO_BSI_MM_1 (0xB6150000)
#define BASE_ADDR_MODEML1_AO_BSI_MM_2 (0xB6160000)
#define BASE_ADDR_MODEML1_AO_BSI_MM_3 (0xB6170000)
#define BASE_ADDR_MODEML1_AO_BPI_MM (0xB6180000)
#define BASE_ADDR_MODEML1_AO_ABBMIX_PKR_P2P_TX (0xB6190000)
#define BASE_ADDR_MODEML1_AO_C1X_TTR (0xB61A0000)
#define BASE_ADDR_MODEML1_AO_CDO_TTR (0xB61B0000)
#define BASE_ADDR_MODEML1_AO_MODEML1_AO_BUS_CONFIG (0xB61C0000)
#define BASE_ADDR_MODEML1_AO_MODEML1_AO_MBIST_CONFIG (0xB61D0000)
#define BASE_ADDR_MODEML1_AO_MODEML1_FREQM (0xB61E0000)
#define BASE_ADDR_MODEML1_AO_MODEML1_SLP_CTRL (0xB61F0000)
#define BASE_ADDR_MODEML1_AO_RESERVED0 (0xB6200000)
#define BASE_ADDR_BRAM_BIGRAM_MEM (0xB9000000)
#define BASE_ADDR_BRAM_SCQ_SHARED_PM (0xB9800000)
#define BASE_ADDR_BRAM_SCQ_SHARED_DM (0xB9A00000)
#define BASE_ADDR_BRAM_SCQ0_LOCAL_PM (0xBA000000)
#define BASE_ADDR_BRAM_SCQ0_LOCAL_DM (0xBA200000)
#define BASE_ADDR_BRAM_SCQ1_LOCAL_PM (0xBA400000)
#define BASE_ADDR_BRAM_SCQ1_LOCAL_DM (0xBA600000)
#define BASE_ADDR_BRAM_BIGRAM_DFE_DUMP (0xBB800000)
#define BASE_ADDR_BRAM_BIGRAM_GLOBAL_CON (0xBB810000)
#define BASE_ADDR_BRAM_BIGRAM_MBIST_CONFIG (0xBB818000)
#define BASE_ADDR_BRAM_BIGRAM_D2BIF (0xBB820000)
#define BASE_ADDR_BRAM_BIGRAM_REG (0xBB830000)
#define BASE_ADDR_BRAM_BIGRAM_BRIDGE (0xBB840000)
#define BASE_ADDR_BRAM_BIGRAM_RXT2F (0xBB850000)
#define BASE_ADDR_BRAM_BIGRAM_BR_DMA (0xBB860000)
#define BASE_ADDR_BRAM_BIGRAM_DOWN_SAMP_TDB (0xBB870000)
#define BASE_ADDR_BRAM_SCQ_HW_SCHEDULER (0xBB900000)
#define BASE_ADDR_BRAM_SCQ_SEMAPHORE (0xBB910000)
#define BASE_ADDR_BRAM_SCQ_VDSP_DMA (0xBB920000)
#define BASE_ADDR_BRAM_SCQ_GLOBAL_CON (0xBB930000)
#define BASE_ADDR_BRAM_SCQ_MBIST_CR (0xBB940000)
#define BASE_ADDR_BRAM_SCQ0_DSPLOG_1PB (0xBBA00000)
#define BASE_ADDR_BRAM_SCQ0_VU_CR (0xBBA10000)
#define BASE_ADDR_BRAM_SCQ0_VU_SM (0xBBA20000)
#define BASE_ADDR_BRAM_SCQ0_MBIST_CR (0xBBA30000)
#define BASE_ADDR_BRAM_SCQ0_MD32_TBUF (0xBB950000)
#define BASE_ADDR_BRAM_SCQ1_DSPLOG_1PB (0xBBB00000)
#define BASE_ADDR_BRAM_SCQ1_VU_CR (0xBBB10000)
#define BASE_ADDR_BRAM_SCQ1_VU_SM (0xBBB20000)
#define BASE_ADDR_BRAM_SCQ1_MD32_TBUF (0xBB950000)
#define BASE_ADDR_TXSYS_TXBRP_CC0 (0xB8000000)
#define BASE_ADDR_TXSYS_TXBRP_CC1 (0xB8080000)
#define BASE_ADDR_TXSYS_TXCRP (0xB8100000)
#define BASE_ADDR_TXSYS_TXBRP_BUS_CONFIG (0xB8180000)
#define BASE_ADDR_TXSYS_GLB_CON_CONFIG0 (0xB8190000)
#define BASE_ADDR_TXSYS_MBIST_CONFIG0 (0xB8198000)
#define BASE_ADDR_TXSYS_TPC (0xB8200000)
#define BASE_ADDR_TXSYS_TPC_1 (0xB8220000)
#define BASE_ADDR_TXSYS_TPC_2 (0xB8240000)
#define BASE_ADDR_TXSYS_TPC_3 (0xB8260000)
#define BASE_ADDR_TXSYS_TXDFE_BB (0xB8300000)
#define BASE_ADDR_TXSYS_TXDFE_BB_1 (0xB8340000)
#define BASE_ADDR_TXSYS_TPC_4 (0xB8380000)
#define BASE_ADDR_TXSYS_TPC_5 (0xB83A0000)
#define BASE_ADDR_TXSYS_TXDFE_RF (0xB83C0000)
#define BASE_ADDR_TXSYS_TXDFE_RF_1 (0xB83D0000)
#define BASE_ADDR_TXSYS_TXDFE_RF_2 (0xB83E0000)
#define BASE_ADDR_TXSYS_TXDFE_RF_3 (0xB83F0000)
#define BASE_ADDR_TXSYS_TXET (0xB8400000)
#define BASE_ADDR_TXSYS_TXK (0xB8440000)
#define BASE_ADDR_TXSYS_TXK_1 (0xB8450000)
#define BASE_ADDR_TXSYS_TXK_2 (0xB8460000)
#define BASE_ADDR_TXSYS_TXK_3 (0xB8470000)
#define BASE_ADDR_TXSYS_FDD_TTR (0xB8480000)
#define BASE_ADDR_TXSYS_TDD_TTR (0xB8490000)
#define BASE_ADDR_TXSYS_C1X_TTR (0xB84A0000)
#define BASE_ADDR_TXSYS_CDO_TTR (0xB84B0000)
#define BASE_ADDR_TXSYS_LTE_TTR (0xB84C0000)
#define BASE_ADDR_TXSYS_LTE_TTR_1 (0xB84D0000)
#define BASE_ADDR_TXSYS_TXDFE_BUS_CONFIG (0xB84E0000)
#define BASE_ADDR_TXSYS_GLB_CON_CONFIG1 (0xB84F0000)
#define BASE_ADDR_TXSYS_MBIST_CONFIG1 (0xB84F8000)
#define BASE_ADDR_CSSYS_CS (0xB7800000)
#define BASE_ADDR_CSSYS_LTE_CS (0xB7810000)
#define BASE_ADDR_CSSYS_MBIST_CON (0xB7820000)
#define BASE_ADDR_CSSYS_CS_BUS_CONFIG (0xB7830000)
#define BASE_ADDR_CSSYS_CS_DEBUG (0xB7840000)
#define BASE_ADDR_CSSYS_EVDO_CS (0xB7850000)
#define BASE_ADDR_CSSYS_CS_WT (0xB7860000)
#define BASE_ADDR_CSSYS_CS_WT_1 (0xB7870000)
#define BASE_ADDR_CSSYS_1X_CS (0xB7880000)
#define BASE_ADDR_MD2GSYS_IDMA_CM (0xB6800000)
#define BASE_ADDR_MD2GSYS_IDMA_PM (0xB6900000)
#define BASE_ADDR_MD2GSYS_IDMA_DM (0xB6A00000)
#define BASE_ADDR_MD2GSYS_AHB2DSPIO (0xB6C00000)
#define BASE_ADDR_MD2GSYS_RESERVED0 (0xB6D00000)
#define BASE_ADDR_MD2GSYS_MD2G_CONFG (0xB6F00000)
#define BASE_ADDR_MD2GSYS_MD2G_MBIST_CONFG (0xB6F10000)
#define BASE_ADDR_MD2GSYS_TDMA_BASE (0xB6F20000)
#define BASE_ADDR_MD2GSYS_APC (0xB6F30000)
#define BASE_ADDR_MD2GSYS_BFE_2ND (0xB6F40000)
#define BASE_ADDR_MD2GSYS_RESERVED1 (0xB6F40000)
#define BASE_ADDR_MD2GSYS_RESERVED2 (0xB6F50000)
#define BASE_ADDR_MD2GSYS_RESERVED3 (0xB6F60000)
#define BASE_ADDR_MD2GSYS_CSD_ACC (0xB6F70000)
#define BASE_ADDR_MD2GSYS_RESERVED4 (0xB6F80000)
#define BASE_ADDR_MD2GSYS_RESERVED5 (0xB6F90000)
#define BASE_ADDR_MD2GSYS_SHARE_D1 (0xB6FA0000)
#define BASE_ADDR_MD2GSYS_IRDBG (0xB6FB0000)
#define BASE_ADDR_MD2GSYS_PATCH (0xB6FC0000)
#define BASE_ADDR_MD2GSYS_RESERVED6 (0xB6FD0000)
#define BASE_ADDR_MD2GSYS_BFE (0xB6FE0000)
#define BASE_ADDR_MD2GSYS_RESERVED7 (0xB6FF0000)
#define BASE_ADDR_RAKESYS_RAKE_INST_DEC (0xBC000000)
#define BASE_ADDR_RAKESYS_RAKE_QLIC (0xBC010000)
#define BASE_ADDR_RAKESYS_RAKE_LOADER (0xBC020000)
#define BASE_ADDR_RAKESYS_RAKE_DESP (0xBC030000)
#define BASE_ADDR_RAKESYS_RAKE_SEEDGEN (0xBC040000)
#define BASE_ADDR_RAKESYS_RAKE_EXT (0xBC050000)
#define BASE_ADDR_RAKESYS_RAKE_R2B_DMA (0xBC060000)
#define BASE_ADDR_RAKESYS_RAKE_CPICH_ACC (0xBC070000)
#define BASE_ADDR_RAKESYS_RAKE_FCE (0xBC080000)
#define BASE_ADDR_RAKESYS_RAKE_DESIG (0xBC090000)
#define BASE_ADDR_RAKESYS_RAKE_R2TX_DHWIF (0xBC0A0000)
#define BASE_ADDR_RAKESYS_RAKE_CPICH_INTF (0xBC0F0000)
#define BASE_ADDR_RAKESYS_RAKE_BRIF (0xBC100000)
#define BASE_ADDR_RAKESYS_RAKE_UNITTEST (0xBC110000)
#define BASE_ADDR_RAKESYS_GLOBAL_CON (0xBC200000)
#define BASE_ADDR_RAKESYS_MBIST_CONFG (0xBC210000)
#define BASE_ADDR_RAKESYS_GLOBAL_CON_L1DBG (0xBC300000)
#define BASE_ADDR_RAKESYS_DSP_SW_LOGGER (0xBC340000)
#define BASE_ADDR_RAKESYS_CIRQ (0xBC350000)
#define BASE_ADDR_RAKESYS_PERICTRL (0xBC351000)
#define BASE_ADDR_RAKESYS_CMIF (0xBC358000)
#define BASE_ADDR_RAKESYS_PM (0xBC380000)
#define BASE_ADDR_RAKESYS_RAKE_PM_ARB (0xBC390000)
#define BASE_ADDR_RAKESYS_RAKE_PM_ARB_1 (0xBC3A0000)
#define BASE_ADDR_RAKESYS_RAKE_PM_ARB_2 (0xBC3B0000)
#define BASE_ADDR_RAKESYS_RAKE_PM_ARB_3 (0xBC3C0000)
#define BASE_ADDR_RAKESYS_DM (0xBC3D0000)
#define BASE_ADDR_RAKESYS_RAKE_DM_ARB (0xBC3E0000)
#define BASE_ADDR_RAKESYS_RAKE_DM_ARB_1 (0xBC3F0000)
#define BASE_ADDR_BRP_RXBRP_MBIST_CONFIG (0xBD000000)
#define BASE_ADDR_BRP_RXBRP_W_DRM (0xBD020000)
#define BASE_ADDR_BRP_RXBRP_W_R99_WRAP (0xBD030000)
#define BASE_ADDR_BRP_RXBRP_C_1XRTT (0xBD040000)
#define BASE_ADDR_BRP_RXBRP_C_CORR_SER (0xBD050000)
#define BASE_ADDR_BRP_RXBRP_WT_BCH (0xBD060000)
#define BASE_ADDR_BRP_RXBRP_WCT_DVIT (0xBD070000)
#define BASE_ADDR_BRP_RXBRP_WCTL_TRACE (0xBD100000)
#define BASE_ADDR_BRP_RXBRP_GLOBAL_CON (0xBD110000)
#define BASE_ADDR_BRP_RXBRP_WCTL_TUR (0xBD120000)
#define BASE_ADDR_BRP_RXBRP_WTL_CVIT (0xBD130000)
#define BASE_ADDR_BRP_RXBRP_WTL_HARQ_BUF (0xBD140000)
#define BASE_ADDR_BRP_RXBRP_WCTL_BRP_DMA (0xBD150000)
#define BASE_ADDR_BRP_RXBRP_BUS_CONFIG (0xBD160000)
#define BASE_ADDR_BRP_RXBRP_WT_HARQ (0xBD170000)
#define BASE_ADDR_BRP_RXBRP_WT_CDRM (0xBD180000)
#define BASE_ADDR_BRP_RXBRP_W_CORR (0xBD200000)
#define BASE_ADDR_BRP_RXBRP_W_TXIF (0xBD210000)
#define BASE_ADDR_BRP_RXBRP_W_HSRM (0xBD220000)
#define BASE_ADDR_BRP_RXBRP_C_EVDO (0xBD230000)
#define BASE_ADDR_BRP_RXBRP_L_DBRP (0xBD240000)
#define BASE_ADDR_BRP_RXBRP_L_CBRP (0xBD250000)
#define BASE_ADDR_BRP_RXBRP_L_HARQ (0xBD260000)
#define BASE_ADDR_BRP_RXBRP_L_REBRP (0xBD270000)
#define BASE_ADDR_BRP_RXBRP_L_RBMAP (0xBD280000)
#define BASE_ADDR_BRP_RXBRP_L_DCI_PARSER (0xBD290000)
#define BASE_ADDR_BRP_RXBRP_L_CBRP_RSLT (0xBD2A0000)
#define BASE_ADDR_BRP_RXBRP_WCTL_ECTRL (0xBD2B0000)
#define BASE_ADDR_BRP_DMC (0xBD300000)
#define BASE_ADDR_BRP_DMC_MBIST (0xBD010000)
#define BASE_ADDR_BRP_DMC_MEMSLP (0xBD310000)
#define BASE_ADDR_BRP_DMC_LTE_CE (0xBD320000)
#define BASE_ADDR_BRP_LTECE_OC1_REG (0xBD321000)
#define BASE_ADDR_BRP_LTECE_OC2_REG (0xBD322000)
#define BASE_ADDR_BRP_DMC_DEMOD (0xBD330000)
#define BASE_ADDR_BRP_DMC_MIMO (0xBD340000)
#define BASE_ADDR_BRP_DMC_PWR_MEAS (0xBD350000)
#define BASE_ADDR_MDMCU_ABM (0xB0200000)
#define BASE_ADDR_MDMCU_IA_PDA_MON (0xB0210000)
#define BASE_ADDR_MDMCU_IA_DEBUG_PERI_MBIST_CONFIG_V3 (0xB0220000)
#define BASE_ADDR_MDMCU_IA_MACRO_MISC_REG (0xB0230000)
#define BASE_ADDR_MDMCU_MCUMMU (0xB0300000)
#define BASE_ADDR_MDMCU_BUSMON (0xB0310000)
#define BASE_ADDR_MDMCU_PERI_MBIST_CONFIG (0xB0320000)
#define BASE_ADDR_MDMCU_BUS_CONFIG (0xB0330000)
#define BASE_ADDR_MDMCU_IA_MACRO_DELSEL_ADR_IF (0xB0340000)
#define BASE_ADDR_MDMCU_ELM (0xB0350000)
#define BASE_ADDR_MDMCU_MDCORESYS_MISC_REG_ADR_IF (0xB0360000)
#define BASE_ADDR_MDMCU_MV20E100 (0xB1000000)
#define BASE_ADDR_MDMCU_USIP0_DTCM (0xB1040000)
#define BASE_ADDR_MDMCU_USIP_INT_DBG (0xB1080000)
#define BASE_ADDR_MDMCU_USIPCORE_BUS_INTF (0xB1100000)
#define BASE_ADDR_MDMCU_USIP1_DTCM (0xB1140000)
#define BASE_ADDR_MDMCU_USIP1_INT_DBG (0xB1180000)
#define BASE_ADDR_MDMCU_DSPLOG_4PB (0xB1620000)
#define BASE_ADDR_MDMCU_USIP_CROSS_CORE_CTRL (0xB1630000)
#define BASE_ADDR_MDMCU_USIP_BUS_CONFIG_REG (0xB1650000)
#define BASE_ADDR_MDMCU_MCU_SYNC_DFSLV (0xB1FF0000)
////////////////////////////////////////////////////////////////
//
// END-- Generated from  6293_MemoryMap.xls
//
////////////////////////////////////////////////////////////////

/////////////////////////////////////////
// Predefined Header from 92
/////////////////////////////////////////
#define BASE_ADDR_MMU_MML2 BASE_ADDR_MDMCU_MML2_MCU_MMU
#define BASE_ADDR_L2SRAM BASE_ADDR_MDCORESYS_LSRAM
#define BASE_ADDR_MIPS_BOOTROM BASE_ADDR_MDCORESYS_BTSLV
#define BASE_MADDR_MDCFGCTL BASE_MADDR_MDPERI_MDCFGCTL
#define BASE_MADDR_MDUART0 BASE_MADDR_MDPERI_MDUART0
#define BASE_MADDR_MDGDMA BASE_MADDR_MDPERI_MDGDMA
#define BASE_MADDR_MDGPTM BASE_MADDR_MDPERI_MDGPTM
#define BASE_MADDR_USIM1 BASE_MADDR_MDPERI_USIM1
#define BASE_MADDR_USIM2 BASE_MADDR_MDPERI_USIM2
#define BASE_MADDR_MDPERIMISC BASE_MADDR_MDPERI_MDPERISYS_MISC_REG
#define BASE_MADDR_MDCIRQ BASE_MADDR_MDPERI_MDCIRQ
#define BASE_MADDR_DBGSYS_1 BASE_MADDR_MDPERI_MD_DBGSYS1
#define BASE_MADDR_DBGSYS_2 BASE_MADDR_MDPERI_MD_DBGSYS2
#define BASE_MADDR_DBGSYS_3 BASE_MADDR_MDPERI_MD_DBGSYS3
#define BASE_MADDR_DBGSYS_4 BASE_MADDR_MDPERI_MD_DBGSYS4
#define BASE_MADDR_PTP_THERM_CTRL BASE_MADDR_MDPERI_PTP_THERM_CTRL
#define BASE_MADDR_MDTOPSM BASE_MADDR_MDPERI_MD_TOPSM
#define BASE_MADDR_MDOSTIMER BASE_MADDR_MDPERI_MD_OSTIMER
#define BASE_MADDR_MDRGU BASE_MADDR_MDPERI_MDRGU
#define BASE_MADDR_MDEINT BASE_MADDR_MDPERI_MD_EINT
#define BASE_MADDR_MDTOP_GLBCON BASE_MADDR_MDPERI_MD_GLOBAL_CON_DCM
#define BASE_MADDR_MDTOP_PLLMIXED BASE_MADDR_MDPERI_MD_PLLMIXED
#define BASE_MADDR_MDTOP_CLKSW BASE_MADDR_MDPERI_MD_CLKSW
#define BASE_MADDR_MDDBGMON BASE_MADDR_MDPERI_MDPAR_DBGMON
#define BASE_MADDR_CLK_CTRL BASE_MADDR_MDPERI_CLK_CTRL
#define BASE_MADDR_MEM_CONFIG BASE_MADDR_MDPERI_USIP0_MEM_CONFIG
#define BASE_MADDR_MDMCU_PDAMON BASE_MADDR_MDMCU_PDA_MONITER
#define BASE_MADDR_MCUSYS_MBIST_CONFIG BASE_MADDR_MDMCU_MCUSYS_MBIST_CONFIG
#define BASE_MADDR_MCUMMU_MMU BASE_MADDR_MDCORESYS_MML2_MCU_MMU_MMU
#define BASE_MADDR_MCUMMU_VRB BASE_MADDR_MDCORESYS_MML2_MCU_MMU_VRB
#define BASE_MADDR_MCUMMU BASE_MADDR_MDCORESYS_MML2_MCU_MMU
#define BASE_MADDR_MCUSYS_MBISTG BASE_MADDR_MDCORESYS_MCUSYS_MBIST_CONFIG
#define BASE_MADDR_MCUSYS_IA_DEL_CFG BASE_MADDR_MDCORESYS_MDCORE_IA_DELSEL_CFG
#define BASE_MADDR_MCUSYS_ELM_EMI BASE_MADDR_MDCORESYS_MDMCU_ELM_EMI
#define BASE_MADDR_MCUSYS_MISC_REG BASE_MADDR_MDCORESYS_MDCORESYS_MISC_REG
#define BASE_MADDR_SOE BASE_MADDR_MDINFRA_SOE
#define BASE_MADDR_MDINFRABUSMON BASE_MADDR_MDINFRA_BUSMON
#define BASE_MADDR_MDUART1 BASE_MADDR_MDINFRA_MDUART1
#define BASE_MADDR_MDINFRASYS_MBIST_CFG BASE_MADDR_MDINFRA_MDINFRASYS_MBIST_CONFIG
#define BASE_MADDR_MDM BASE_MADDR_MDINFRA_BUS
#define BASE_MADDR_MDSMICFG BASE_MADDR_MDINFRA_MDSMICFG
#define BASE_MADDR_MDINFRAMISC BASE_MADDR_MDINFRA_MISC_REG
#define BASE_MADDR_LOGTOP BASE_MADDR_MDINFRA_LOG
#define BASE_MADDR_MDINFRA_ELM BASE_MADDR_MDINFRA_MD_INFRA_ELM
#define BASE_MADDR_TRACE_TOP BASE_MADDR_MDINFRA_TRACE
#define BASE_MADDR_PPPHA BASE_MADDR_MDINFRA_PPPHA
#define BASE_MADDR_SDF_TOP BASE_MADDR_MDINFRA_SDF
#define BASE_MADDR_MML2_QP_APB BASE_MADDR_MML2_QUEUE_PROCESSOR
#define BASE_MADDR_MML2_META_APB BASE_MADDR_MML2_METADATA_MANAGER
#define BASE_MADDR_MML2_CFG_TOP BASE_MADDR_MML2_CFG
#define BASE_MADDR_FCS BASE_MADDR_MDINFRA_FCS
#define BASE_MADDR_GCU BASE_MADDR_MDINFRA_GCU
#define BASE_MADDR_UEA_UIA_1 BASE_MADDR_MDINFRA_RESERVED0
#define BASE_MADDR_UEA_UIA_0 BASE_MADDR_MDINFRA_RESERVED1
#define BASE_MADDR_USIP_PERISYS BASE_MADDR_USIP_USIP0_ITCM
#define BASE_MADDR_MODEM_AO_APB BASE_MADDR_MODEML1_AO_MODEML1_TOPSM
#define BASE_MADDR_MD2GSYS BASE_MADDR_MD2GSYS_IDMA_CM
#define BASE_MADDR_DFESYS_0 BASE_MADDR_RXDFESYS_BUS_CONFIG
#define BASE_MADDR_CSTXBSYS BASE_MADDR_CSSYS_CS
#define BASE_MADDR_LTXBSYS BASE_MADDR_TXSYS_TXBRP_CC0
#define BASE_MADDR_BIGRAMSYS BASE_MADDR_BRAM_BIGRAM_MEM
#define BASE_MADDR_SHARE_PM BASE_MADDR_BRAM_SCQ_SHARED_PM
#define BASE_MADDR_MD32SCQ_VU01 BASE_MADDR_BRAM_SCQ0_LOCAL_PM
#define BASE_MADDR_PERI BASE_MADDR_BRAM_BIGRAM_DFE_DUMP
#define BASE_MADDR_RAKESYS BASE_MADDR_RAKESYS_RAKE_INST_DEC
#define BASE_MADDR_BRPSYS BASE_MADDR_BRP_RXBRP_MBIST_CONFIG
#define BASE_NADDR_MDCFGCTL BASE_NADDR_MDPERI_MDCFGCTL
#define BASE_NADDR_MDUART0 BASE_NADDR_MDPERI_MDUART0
#define BASE_NADDR_MDGDMA BASE_NADDR_MDPERI_MDGDMA
#define BASE_NADDR_MDGPTM BASE_NADDR_MDPERI_MDGPTM
#define BASE_NADDR_USIM1 BASE_NADDR_MDPERI_USIM1
#define BASE_NADDR_USIM2 BASE_NADDR_MDPERI_USIM2
#define BASE_NADDR_MDPERIMISC BASE_NADDR_MDPERI_MDPERISYS_MISC_REG
#define BASE_NADDR_MDCIRQ BASE_NADDR_MDPERI_MDCIRQ
#define BASE_NADDR_DBGSYS_1 BASE_NADDR_MDPERI_MD_DBGSYS1
#define BASE_NADDR_DBGSYS_2 BASE_NADDR_MDPERI_MD_DBGSYS2
#define BASE_NADDR_DBGSYS_3 BASE_NADDR_MDPERI_MD_DBGSYS3
#define BASE_NADDR_DBGSYS_4 BASE_NADDR_MDPERI_MD_DBGSYS4
#define BASE_NADDR_PTP_THERM_CTRL BASE_NADDR_MDPERI_PTP_THERM_CTRL
#define BASE_NADDR_MDTOPSM BASE_NADDR_MDPERI_MD_TOPSM
#define BASE_NADDR_MDOSTIMER BASE_NADDR_MDPERI_MD_OSTIMER
#define BASE_NADDR_MDRGU BASE_NADDR_MDPERI_MDRGU
#define BASE_NADDR_MDEINT BASE_NADDR_MDPERI_MD_EINT
#define BASE_NADDR_MDTOP_GLBCON BASE_NADDR_MDPERI_MD_GLOBAL_CON_DCM
#define BASE_NADDR_MDTOP_PLLMIXED BASE_NADDR_MDPERI_MD_PLLMIXED
#define BASE_NADDR_MDTOP_CLKSW BASE_NADDR_MDPERI_MD_CLKSW
#define BASE_NADDR_MDDBGMON BASE_NADDR_MDPERI_MDPAR_DBGMON
#define BASE_NADDR_CLK_CTRL BASE_NADDR_MDPERI_CLK_CTRL
#define BASE_NADDR_MEM_CONFIG BASE_NADDR_MDPERI_USIP0_MEM_CONFIG
#define BASE_NADDR_MDMCU_PDAMON BASE_NADDR_MDMCU_PDA_MONITER
#define BASE_NADDR_MCUSYS_MBIST_CONFIG BASE_NADDR_MDMCU_MCUSYS_MBIST_CONFIG
#define BASE_NADDR_MCUMMU_MMU BASE_NADDR_MDCORESYS_MML2_MCU_MMU_MMU
#define BASE_NADDR_MCUMMU_VRB BASE_NADDR_MDCORESYS_MML2_MCU_MMU_VRB
#define BASE_NADDR_MCUMMU BASE_NADDR_MDCORESYS_MML2_MCU_MMU
#define BASE_NADDR_MCUSYS_MBISTG BASE_NADDR_MDCORESYS_MCUSYS_MBIST_CONFIG
#define BASE_NADDR_MCUSYS_IA_DEL_CFG BASE_NADDR_MDCORESYS_MDCORE_IA_DELSEL_CFG
#define BASE_NADDR_MCUSYS_ELM_EMI BASE_NADDR_MDCORESYS_MDMCU_ELM_EMI
#define BASE_NADDR_MCUSYS_MISC_REG BASE_NADDR_MDCORESYS_MDCORESYS_MISC_REG
#define BASE_NADDR_SOE BASE_NADDR_MDINFRA_SOE
#define BASE_NADDR_MDINFRABUSMON BASE_NADDR_MDINFRA_BUSMON
#define BASE_NADDR_MDUART1 BASE_NADDR_MDINFRA_MDUART1
#define BASE_NADDR_MDINFRASYS_MBIST_CFG BASE_NADDR_MDINFRA_MDINFRASYS_MBIST_CONFIG
#define BASE_NADDR_MDM BASE_NADDR_MDINFRA_BUS
#define BASE_NADDR_MDSMICFG BASE_NADDR_MDINFRA_MDSMICFG
#define BASE_NADDR_MDINFRAMISC BASE_NADDR_MDINFRA_MISC_REG
#define BASE_NADDR_LOGTOP BASE_NADDR_MDINFRA_LOG
#define BASE_NADDR_MDINFRA_ELM BASE_NADDR_MDINFRA_MD_INFRA_ELM
#define BASE_NADDR_TRACE_TOP BASE_NADDR_MDINFRA_TRACE
#define BASE_NADDR_PPPHA BASE_NADDR_MDINFRA_PPPHA
#define BASE_NADDR_SDF_TOP BASE_NADDR_MDINFRA_SDF
#define BASE_NADDR_MML2_QP_APB BASE_NADDR_MML2_QUEUE_PROCESSOR
#define BASE_NADDR_MML2_META_APB BASE_NADDR_MML2_METADATA_MANAGER
#define BASE_NADDR_MML2_CFG_TOP BASE_NADDR_MML2_CFG
#define BASE_NADDR_FCS BASE_NADDR_MDINFRA_FCS
#define BASE_NADDR_GCU BASE_NADDR_MDINFRA_GCU
#define BASE_NADDR_UEA_UIA_1 BASE_NADDR_MDINFRA_RESERVED0
#define BASE_NADDR_UEA_UIA_0 BASE_NADDR_MDINFRA_RESERVED1
#define BASE_NADDR_USIP_PERISYS BASE_NADDR_USIP_USIP0_ITCM
#define BASE_NADDR_MODEM_AO_APB BASE_NADDR_MODEML1_AO_MODEML1_TOPSM
#define BASE_NADDR_MD2GSYS BASE_NADDR_MD2GSYS_IDMA_CM
#define BASE_NADDR_DFESYS_0 BASE_NADDR_RXDFESYS_BUS_CONFIG
#define BASE_NADDR_CSTXBSYS BASE_NADDR_CSSYS_CS
#define BASE_NADDR_LTXBSYS BASE_NADDR_TXSYS_TXBRP_CC0
#define BASE_NADDR_BIGRAMSYS BASE_NADDR_BRAM_BIGRAM_MEM
#define BASE_NADDR_SHARE_PM BASE_NADDR_BRAM_SCQ_SHARED_PM
#define BASE_NADDR_MD32SCQ_VU01 BASE_NADDR_BRAM_SCQ0_LOCAL_PM
#define BASE_NADDR_PERI BASE_NADDR_BRAM_BIGRAM_DFE_DUMP
#define BASE_NADDR_RAKESYS1 BASE_NADDR_RAKESYS_RAKE_INST_DEC
#define BASE_NADDR_BRPSYS1 BASE_NADDR_BRP_RXBRP_MBIST_CONFIG
#define BASE_ADDR_MDCFGCTL BASE_NADDR_MDPERI_MDCFGCTL
#define BASE_ADDR_MDUART0 BASE_NADDR_MDPERI_MDUART0
#define BASE_ADDR_MDGDMA BASE_NADDR_MDPERI_MDGDMA
#define BASE_ADDR_MDGPTM BASE_NADDR_MDPERI_MDGPTM
#define BASE_ADDR_USIM1 BASE_NADDR_MDPERI_USIM1
#define BASE_ADDR_USIM2 BASE_NADDR_MDPERI_USIM2
#define BASE_ADDR_MDPERIMISC BASE_NADDR_MDPERI_MDPERISYS_MISC_REG
#define BASE_ADDR_MDCIRQ BASE_NADDR_MDPERI_MDCIRQ
#define BASE_ADDR_DBGSYS_1 BASE_NADDR_MDPERI_MD_DBGSYS1
#define BASE_ADDR_DBGSYS_2 BASE_NADDR_MDPERI_MD_DBGSYS2
#define BASE_ADDR_DBGSYS_3 BASE_NADDR_MDPERI_MD_DBGSYS3
#define BASE_ADDR_DBGSYS_4 BASE_NADDR_MDPERI_MD_DBGSYS4
#define BASE_ADDR_PTP_THERM_CTRL BASE_NADDR_MDPERI_PTP_THERM_CTRL
#define BASE_ADDR_MDTOPSM BASE_NADDR_MDPERI_MD_TOPSM
#define BASE_ADDR_MDOSTIMER BASE_NADDR_MDPERI_MD_OSTIMER
#define BASE_ADDR_MDRGU BASE_NADDR_MDPERI_MDRGU
#define BASE_ADDR_MDEINT BASE_NADDR_MDPERI_MD_EINT
#define BASE_ADDR_MDTOP_GLBCON BASE_NADDR_MDPERI_MD_GLOBAL_CON_DCM
#define BASE_ADDR_MDTOP_PLLMIXED BASE_NADDR_MDPERI_MD_PLLMIXED
#define BASE_ADDR_MDTOP_CLKSW BASE_NADDR_MDPERI_MD_CLKSW
#define BASE_ADDR_MDDBGMON BASE_NADDR_MDPERI_MDPAR_DBGMON
#define BASE_ADDR_CLK_CTRL BASE_NADDR_MDPERI_CLK_CTRL
#define BASE_ADDR_MEM_CONFIG BASE_NADDR_MDPERI_USIP0_MEM_CONFIG
#define BASE_ADDR_MDMCU_PDAMON BASE_NADDR_MDMCU_PDA_MONITER
#define BASE_ADDR_MCUSYS_MBIST_CONFIG BASE_NADDR_MDMCU_MCUSYS_MBIST_CONFIG
#define BASE_ADDR_MCUMMU_MMU BASE_NADDR_MDCORESYS_MML2_MCU_MMU_MMU
#define BASE_ADDR_MCUMMU_VRB BASE_NADDR_MDCORESYS_MML2_MCU_MMU_VRB
#define BASE_ADDR_MCUMMU BASE_NADDR_MDCORESYS_MML2_MCU_MMU
#define BASE_ADDR_MCUSYS_MBISTG BASE_NADDR_MDCORESYS_MCUSYS_MBIST_CONFIG
#define BASE_ADDR_MCUSYS_IA_DEL_CFG BASE_NADDR_MDCORESYS_MDCORE_IA_DELSEL_CFG
#define BASE_ADDR_MCUSYS_ELM_EMI BASE_NADDR_MDCORESYS_MDMCU_ELM_EMI
#define BASE_ADDR_MCUSYS_MISC_REG BASE_NADDR_MDCORESYS_MDCORESYS_MISC_REG
#define BASE_ADDR_SOE BASE_NADDR_MDINFRA_SOE
#define BASE_ADDR_MDINFRABUSMON BASE_NADDR_MDINFRA_BUSMON
#define BASE_ADDR_MDUART1 BASE_NADDR_MDINFRA_MDUART1
#define BASE_ADDR_MDINFRASYS_MBIST_CFG BASE_NADDR_MDINFRA_MDINFRASYS_MBIST_CONFIG
#define BASE_ADDR_MDM BASE_NADDR_MDINFRA_BUS
#define BASE_ADDR_MDSMICFG BASE_NADDR_MDINFRA_MDSMICFG
#define BASE_ADDR_MDINFRAMISC BASE_NADDR_MDINFRA_MISC_REG
#define BASE_ADDR_LOGTOP BASE_NADDR_MDINFRA_LOG
#define BASE_ADDR_MDINFRA_ELM BASE_NADDR_MDINFRA_MD_INFRA_ELM
#define BASE_ADDR_TRACE_TOP BASE_NADDR_MDINFRA_TRACE
#define BASE_ADDR_PPPHA BASE_NADDR_MDINFRA_PPPHA
#define BASE_ADDR_SDF_TOP BASE_NADDR_MDINFRA_SDF
#define BASE_ADDR_MML2_QP_APB BASE_NADDR_MML2_QUEUE_PROCESSOR
#define BASE_ADDR_MML2_META_APB BASE_NADDR_MML2_METADATA_MANAGER
#define BASE_ADDR_MML2_CFG_TOP BASE_NADDR_MML2_CFG
#define BASE_ADDR_FCS BASE_NADDR_MDINFRA_FCS
#define BASE_ADDR_GCU BASE_NADDR_MDINFRA_GCU
#define BASE_ADDR_UEA_UIA_1 BASE_NADDR_MDINFRA_RESERVED0
#define BASE_ADDR_UEA_UIA_0 BASE_NADDR_MDINFRA_RESERVED1
#define BASE_ADDR_USIP_PERISYS BASE_NADDR_USIP_USIP0_ITCM
#define BASE_ADDR_MODEM_AO_APB BASE_NADDR_MODEML1_AO_MODEML1_TOPSM
#define BASE_ADDR_MD2GSYS BASE_NADDR_MD2GSYS_IDMA_CM
#define BASE_ADDR_DFESYS_0 BASE_NADDR_RXDFESYS_BUS_CONFIG
#define BASE_ADDR_CSTXBSYS BASE_NADDR_CSSYS_CS
#define BASE_ADDR_LTXBSYS BASE_NADDR_TXSYS_TXBRP_CC0
#define BASE_ADDR_BIGRAMSYS BASE_NADDR_BRAM_BIGRAM_MEM
#define BASE_ADDR_SHARE_PM BASE_NADDR_BRAM_SCQ_SHARED_PM
#define BASE_ADDR_MD32SCQ_VU01 BASE_NADDR_BRAM_SCQ0_LOCAL_PM
#define BASE_ADDR_PERI BASE_NADDR_BRAM_BIGRAM_DFE_DUMP
#define BASE_ADDR_RAKESYS1 BASE_NADDR_RAKESYS_RAKE_INST_DEC
#define BASE_ADDR_BRPSYS1 BASE_NADDR_BRP_RXBRP_MBIST_CONFIG
#define L1_BASE_MADDR_MODEM_TOPSM BASE_MADDR_MODEML1_AO_MODEML1_TOPSM
#define L1_BASE_MADDR_DVFS_TOP BASE_MADDR_MODEML1_AO_MODEML1_DVFS_CTRL
#define L1_BASE_MADDR_AO_CONFG BASE_MADDR_MODEML1_AO_MODEML1_AO_CONFG
#define L1_BASE_MADDR_TDMA_SLP BASE_MADDR_MODEML1_AO_TDMA_SLP
#define L1_BASE_MADDR_TDD_SLP BASE_MADDR_MODEML1_AO_TDD_SLP
#define L1_BASE_MADDR_TDD_TIMER BASE_MADDR_MODEML1_AO_TDD_TIMER
#define L1_BASE_MADDR_FDD_SLP BASE_MADDR_MODEML1_AO_FDD_SLP
#define L1_BASE_MADDR_FDD_TIMER BASE_MADDR_MODEML1_AO_FDD_TIMER
#define L1_BASE_MADDR_LTE_SLP BASE_MADDR_MODEML1_AO_LTE_SLP
#define L1_BASE_MADDR_LTETIMER BASE_MADDR_MODEML1_AO_LTE_TIMER
#define L1_BASE_MADDR_IDC_CTRL BASE_MADDR_MODEML1_AO_IDC_CTRL
#define L1_BASE_MADDR_IDC_UART BASE_MADDR_MODEML1_AO_IDC_UART
#define L1_BASE_MADDR_C1XTIMER BASE_MADDR_MODEML1_AO_C2K_1X_TIMER
#define L1_BASE_MADDR_C1XSLP BASE_MADDR_MODEML1_AO_C2K_1X_SLP
#define L1_BASE_MADDR_CDOTIMER BASE_MADDR_MODEML1_AO_C2K_DO_TIMER
#define L1_BASE_MADDR_CDOSLP BASE_MADDR_MODEML1_AO_C2K_DO_SLP
#define L1_BASE_MADDR_ABB_MIXEDSYS BASE_MADDR_MODEML1_AO_WCT_P2P_TX_PARALLEL
#define L1_BASE_MADDR_FESYS_P2P_TX BASE_MADDR_MODEML1_AO_FESYS_P2P_TX
#define L1_BASE_MADDR_MDRX_P2P_RX BASE_MADDR_MODEML1_AO_MDRX_P2P_TX
#define L1_BASE_MADDR_BSI_MM BASE_MADDR_MODEML1_AO_BSI_MM
#define L1_BASE_MADDR_BPI_MM BASE_MADDR_MODEML1_AO_BPI_MM
#define L1_BASE_MADDR_AO_BUS_CONFIG BASE_MADDR_MODEML1_AO_MODEML1_AO_BUS_CONFIG
#define L1_BASE_MADDR_AO_MBIST_CONFIG BASE_MADDR_MODEML1_AO_MODEML1_AO_MBIST_CONFIG
#define L1_BASE_MADDR_FREQM BASE_MADDR_MODEML1_AO_MODEML1_FREQM
#define L1_BASE_MADDR_MD2GSYS BASE_MADDR_MD2GSYS_IDMA_CM
#define L1_TDMA_BASE BASE_MADDR_MD2GSYS_TDMA_BASE
#define BASE_MADDR_MD2G_CONFG BASE_MADDR_MD2GSYS_MD2G_CONFG
#define BASE_MADDR_MD2G_MBIST_CONFG BASE_MADDR_MD2GSYS_MD2G_MBIST_CONFG
#define BASE_MADDR_MD2G_TDMA_TMR BASE_MADDR_MD2GSYS_TDMA_BASE
#define BASE_MADDR_MD2G_BFE BASE_MADDR_MD2GSYS_BFE
#define L1_BASE_MADDR_RXDFESYS BASE_MADDR_RXDFESYS_BUS_CONFIG
#define BASE_MADDR_LTE_EVENTGEN BASE_MADDR_RXDFESYS_LTE_EVENTGEN
#define BASE_MADDR_FDD_EVENTGEN BASE_MADDR_RXDFESYS_FDD_EVENTGEN
#define BASE_MADDR_TDD_EVENTGEN BASE_MADDR_RXDFESYS_TDD_EVENTGEN
#define BASE_MADDR_C2K_1X_EVENTGEN BASE_MADDR_RXDFESYS_C1X_EVENTGEN
#define BASE_MADDR_C2K_DO_EVENTGEN BASE_MADDR_RXDFESYS_CDO_EVENTGEN
#define L1_BASE_MADDR_CSSYS BASE_MADDR_CSSYS_CS
#define L1_BASE_MADDR_TXSYS BASE_MADDR_TXSYS_TXBRP_CC0
#define L1_BASE_MADDR_BIGRAMSYS BASE_MADDR_BRAM_BIGRAM_MEM
#define L1_BASE_MADDR_SHARE_PM BASE_MADDR_BRAM_SCQ_SHARED_PM
#define L1_BASE_MADDR_MD32SCQ_VU01 BASE_MADDR_BRAM_SCQ0_LOCAL_PM
#define L1_BASE_MADDR_PERI BASE_MADDR_BRAM_BIGRAM_DFE_DUMP
#define BASE_MADDR_DFE_DUMP BASE_MADDR_BRAM_BIGRAM_DFE_DUMP
#define BASE_MADDR_D2BIF BASE_MADDR_BRAM_BIGRAM_D2BIF
#define BASE_MADDR_RXT2F BASE_MADDR_BRAM_BIGRAM_RXT2F
#define BASE_MADDR_BRDMA BASE_MADDR_BRAM_BIGRAM_BR_DMA
#define L1_BASE_MADDR_RAKESYS BASE_MADDR_RAKESYS_RAKE_INST_DEC
#define L1_BASE_MADDR_BRPSYS BASE_MADDR_BRP_RXBRP_MBIST_CONFIG
#define L1_BASE_NADDR_MODEM_TOPSM BASE_NADDR_MODEML1_AO_MODEML1_TOPSM
#define L1_BASE_NADDR_DVFS_TOP BASE_NADDR_MODEML1_AO_MODEML1_DVFS_CTRL
#define L1_BASE_NADDR_AO_CONFG BASE_NADDR_MODEML1_AO_MODEML1_AO_CONFG
#define L1_BASE_NADDR_TDMA_SLP BASE_NADDR_MODEML1_AO_TDMA_SLP
#define L1_BASE_NADDR_TDD_SLP BASE_NADDR_MODEML1_AO_TDD_SLP
#define L1_BASE_NADDR_TDD_TIMER BASE_NADDR_MODEML1_AO_TDD_TIMER
#define L1_BASE_NADDR_FDD_SLP BASE_NADDR_MODEML1_AO_FDD_SLP
#define L1_BASE_NADDR_FDD_TIMER BASE_NADDR_MODEML1_AO_FDD_TIMER
#define L1_BASE_NADDR_LTE_SLP BASE_NADDR_MODEML1_AO_LTE_SLP
#define L1_BASE_NADDR_LTETIMER BASE_NADDR_MODEML1_AO_LTE_TIMER
#define L1_BASE_NADDR_IDC_CTRL BASE_NADDR_MODEML1_AO_IDC_CTRL
#define L1_BASE_NADDR_IDC_UART BASE_NADDR_MODEML1_AO_IDC_UART
#define L1_BASE_NADDR_C2K_1X_TIMER BASE_NADDR_MODEML1_AO_C2K_1X_TIMER
#define L1_BASE_NADDR_C2K_1x_SLP BASE_NADDR_MODEML1_AO_C2K_1X_SLP
#define L1_BASE_NADDR_C2K_DO_TIMER BASE_NADDR_MODEML1_AO_C2K_DO_TIMER
#define L1_BASE_NADDR_C2K_DO_SLP BASE_NADDR_MODEML1_AO_C2K_DO_SLP
#define L1_BASE_NADDR_ABB_MIXEDSYS BASE_NADDR_MODEML1_AO_WCT_P2P_TX_PARALLEL
#define L1_BASE_NADDR_FESYS_P2P_TX BASE_NADDR_MODEML1_AO_FESYS_P2P_TX
#define L1_BASE_NADDR_MDRX_P2P_RX BASE_NADDR_MODEML1_AO_MDRX_P2P_TX
#define L1_BASE_NADDR_BSI_MM BASE_NADDR_MODEML1_AO_BSI_MM
#define L1_BASE_NADDR_BPI_MM BASE_NADDR_MODEML1_AO_BPI_MM
#define L1_BASE_NADDR_AO_BUS_CONFIG BASE_NADDR_MODEML1_AO_MODEML1_AO_BUS_CONFIG
#define L1_BASE_NADDR_AO_MBIST_CONFIG BASE_NADDR_MODEML1_AO_MODEML1_AO_MBIST_CONFIG
#define L1_BASE_NADDR_FREQM BASE_NADDR_MODEML1_AO_MODEML1_FREQM
#define L1_BASE_NADDR_MD2GSYS BASE_NADDR_MD2GSYS_IDMA_CM
#define L1_BASE_NADDR_RXDFESYS BASE_NADDR_RXDFESYS_BUS_CONFIG
#define L1_BASE_NADDR_CSSYS BASE_NADDR_CSSYS_CS
#define L1_BASE_NADDR_TXSYS BASE_NADDR_TXSYS_TXBRP_CC0
#define L1_BASE_NADDR_BIGRAMSYS BASE_NADDR_BRAM_BIGRAM_MEM
#define L1_BASE_NADDR_SHARE_PM BASE_NADDR_BRAM_SCQ_SHARED_PM
#define L1_BASE_NADDR_MD32SCQ_VU01 BASE_NADDR_BRAM_SCQ0_LOCAL_PM
#define L1_BASE_NADDR_PERI BASE_NADDR_BRAM_BIGRAM_DFE_DUMP
#define BASE_NADDR_D2BIF BASE_NADDR_BRAM_BIGRAM_D2BIF
#define L1_BASE_NADDR_RAKESYS BASE_NADDR_RAKESYS_RAKE_INST_DEC
#define L1_BASE_NADDR_BRPSYS BASE_NADDR_BRP_RXBRP_MBIST_CONFIG
#define L1_BASE_ADDR_MODEM_TOPSM BASE_NADDR_MODEML1_AO_MODEML1_TOPSM
#define L1_BASE_ADDR_DVFS_TOP BASE_NADDR_MODEML1_AO_MODEML1_DVFS_CTRL
#define L1_BASE_ADDR_AO_CONFG BASE_NADDR_MODEML1_AO_MODEML1_AO_CONFG
#define L1_BASE_ADDR_TDMA_SLP BASE_NADDR_MODEML1_AO_TDMA_SLP
#define L1_BASE_ADDR_TDD_SLP BASE_NADDR_MODEML1_AO_TDD_SLP
#define L1_BASE_ADDR_TDD_TIMER BASE_NADDR_MODEML1_AO_TDD_TIMER
#define L1_BASE_ADDR_FDD_SLP BASE_NADDR_MODEML1_AO_FDD_SLP
#define L1_BASE_ADDR_FDD_TIMER BASE_NADDR_MODEML1_AO_FDD_TIMER
#define L1_BASE_ADDR_LTE_SLP BASE_NADDR_MODEML1_AO_LTE_SLP
#define L1_BASE_ADDR_LTETIMER BASE_NADDR_MODEML1_AO_LTE_TIMER
#define L1_BASE_ADDR_IDC_CTRL BASE_NADDR_MODEML1_AO_IDC_CTRL
#define L1_BASE_ADDR_IDC_UART BASE_NADDR_MODEML1_AO_IDC_UART
#define L1_BASE_ADDR_C2K_1X_TIMER BASE_NADDR_MODEML1_AO_C2K_1X_TIMER
#define L1_BASE_ADDR_C2K_1x_SLP BASE_NADDR_MODEML1_AO_C2K_1X_SLP
#define L1_BASE_ADDR_C2K_DO_TIMER BASE_NADDR_MODEML1_AO_C2K_DO_TIMER
#define L1_BASE_ADDR_C2K_DO_SLP BASE_NADDR_MODEML1_AO_C2K_DO_SLP
#define L1_BASE_ADDR_ABB_MIXEDSYS BASE_NADDR_MODEML1_AO_WCT_P2P_TX_PARALLEL
#define L1_BASE_ADDR_FESYS_P2P_TX BASE_NADDR_MODEML1_AO_FESYS_P2P_TX
#define L1_BASE_ADDR_MDRX_P2P_RX BASE_NADDR_MODEML1_AO_MDRX_P2P_TX
#define L1_BASE_ADDR_BSI_MM BASE_NADDR_MODEML1_AO_BSI_MM
#define L1_BASE_ADDR_BPI_MM BASE_NADDR_MODEML1_AO_BPI_MM
#define L1_BASE_ADDR_AO_BUS_CONFIG BASE_NADDR_MODEML1_AO_MODEML1_AO_BUS_CONFIG
#define L1_BASE_ADDR_AO_MBIST_CONFIG BASE_NADDR_MODEML1_AO_MODEML1_AO_MBIST_CONFIG
#define L1_BASE_ADDR_FREQM BASE_NADDR_MODEML1_AO_MODEML1_FREQM
#define L1_BASE_ADDR_MD2GSYS BASE_NADDR_MD2GSYS_IDMA_CM
#define L1_BASE_ADDR_RXDFESYS BASE_NADDR_RXDFESYS_BUS_CONFIG
#define L1_BASE_ADDR_CSSYS BASE_NADDR_CSSYS_CS
#define L1_BASE_ADDR_TXSYS BASE_NADDR_TXSYS_TXBRP_CC0
#define L1_BASE_ADDR_BIGRAMSYS BASE_NADDR_BRAM_BIGRAM_MEM
#define L1_BASE_ADDR_SHARE_PM BASE_NADDR_BRAM_SCQ_SHARED_PM
#define L1_BASE_ADDR_MD32SCQ_VU01 BASE_NADDR_BRAM_SCQ0_LOCAL_PM
#define L1_BASE_ADDR_PERI BASE_NADDR_BRAM_BIGRAM_DFE_DUMP
#define BASE_ADDR_D2BIF BASE_NADDR_BRAM_BIGRAM_D2BIF
#define BASE_ADDR_BIGRAM BASE_MADDR_BRAM_BIGRAM_REG
#define L1_BASE_ADDR_RAKESYS BASE_NADDR_RAKESYS_RAKE_INST_DEC
#define L1_BASE_ADDR_BRPSYS BASE_NADDR_BRP_RXBRP_MBIST_CONFIG
#define BASE_MADDR_FESYS_AO BASE_MADDR_MODEML1_AO_FESYS_P2P_TX

/////////////////////////////////////////
// Manaul Offset
/////////////////////////////////////////
#define BASE_MADDR_MML2_QP_MEM (0xA0600800)
#define BASE_NADDR_MML2_QP_MEM (0xB0600800)
#define BASE_ADDR_MML2_QP_MEM (0xB0600800)

#define BASE_MADDR_MML2_META_MEM (0xA0601800)
#define BASE_NADDR_MML2_META_MEM (0xB0601800)
#define BASE_ADDR_MML2_META_MEM (0xB0601800)

#define BASE_MADDR_FESYS_MODEML1_AO_CONFIG_ADR_IF BASE_MADDR_MODEML1_AO_MODEML1_AO_CONFG
#define BASE_NADDR_FESYS_MODEML1_AO_CONFIG_ADR_IF BASE_NADDR_MODEML1_AO_MODEML1_AO_CONFG
#define BASE_ADDR_FESYS_MODEML1_AO_CONFIG_ADR_IF  BASE_NADDR_MODEML1_AO_MODEML1_AO_CONFG

#define BASE_MADDR_FESYS_TXDFE_RF BASE_MADDR_TXSYS_TXDFE_RF
#define BASE_NADDR_FESYS_TXDFE_RF BASE_NADDR_TXSYS_TXDFE_RF
#define BASE_ADDR_FESYS_TXDFE_RF  BASE_NADDR_TXSYS_TXDFE_RF

#define BASE_MADDR_FESYS_BSI_MM BASE_MADDR_MODEML1_AO_BSI_MM
#define BASE_NADDR_FESYS_BSI_MM BASE_NADDR_MODEML1_AO_BSI_MM
#define BASE_ADDR_FESYS_BSI_MM  BASE_NADDR_MODEML1_AO_BSI_MM

#define BASE_MADDR_FESYS_BPI_MM BASE_MADDR_MODEML1_AO_BPI_MM
#define BASE_NADDR_FESYS_BPI_MM BASE_NADDR_MODEML1_AO_BPI_MM
#define BASE_ADDR_FESYS_BPI_MM  BASE_NADDR_MODEML1_AO_BPI_MM

#define BASE_MADDR_FESYS_MDL1AO_BSI_MM_3 BASE_MADDR_MODEML1_AO_BSI_MM_3
#define BASE_NADDR_FESYS_MDL1AO_BSI_MM_3 BASE_NADDR_MODEML1_AO_BSI_MM_3
#define BASE_ADDR_FESYS_MDL1AO_BSI_MM_3  BASE_NADDR_MODEML1_AO_BSI_MM_3

#define BASE_MADDR_FESYS_MDL1AO_BSI_MM_2 BASE_MADDR_MODEML1_AO_BSI_MM_2
#define BASE_NADDR_FESYS_MDL1AO_BSI_MM_2 BASE_NADDR_MODEML1_AO_BSI_MM_2
#define BASE_ADDR_FESYS_MDL1AO_BSI_MM_2  BASE_NADDR_MODEML1_AO_BSI_MM_2

#define BASE_MADDR_FESYS_TXDFE_BB BASE_MADDR_TXSYS_TXDFE_BB
#define BASE_NADDR_FESYS_TXDFE_BB BASE_NADDR_TXSYS_TXDFE_BB
#define BASE_ADDR_FESYS_TXDFE_BB  BASE_ADDR_TXSYS_TXDFE_BB


#endif /* end of __REG_BASE_MT6765_H__ */

