
---------- Begin Simulation Statistics ----------
final_tick                                51326804500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73037                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718240                       # Number of bytes of host memory used
host_op_rate                                   121256                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1369.16                       # Real time elapsed on the host
host_tick_rate                               37487705                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051327                       # Number of seconds simulated
sim_ticks                                 51326804500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33474411                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73568387                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.026536                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.026536                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47907166                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29808553                       # number of floating regfile writes
system.cpu.idleCycles                          194482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                62473                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5822618                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.900344                       # Inst execution rate
system.cpu.iew.exec_refs                     55309136                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16991121                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18701385                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38400809                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                245                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1306                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17725461                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           196393437                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38318015                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            157972                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             195077180                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  53337                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3750145                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 318778                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3781052                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            508                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11693                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          50780                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257076422                       # num instructions consuming a value
system.cpu.iew.wb_count                     191392261                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570816                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146743363                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.864447                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194835549                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321756924                       # number of integer regfile reads
system.cpu.int_regfile_writes               144472001                       # number of integer regfile writes
system.cpu.ipc                               0.974150                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.974150                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4280847      2.19%      2.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111443373     57.08%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6313040      3.23%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                100182      0.05%     62.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1448433      0.74%     63.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3181      0.00%     63.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2862039      1.47%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7778      0.00%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869720      1.47%     66.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2175      0.00%     66.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781095      2.45%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386434      1.22%     69.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              16      0.00%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347065      1.71%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26492103     13.57%     85.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10715132      5.49%     90.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11873824      6.08%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6308366      3.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195235155                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39762088                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            77568532                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37363286                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50578084                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3825620                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019595                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  582135     15.22%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     69      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     41      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    20      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   58      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 421614     11.02%     26.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                854797     22.34%     48.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1733552     45.31%     93.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           233307      6.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155017840                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419213842                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154028975                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         176189757                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  196347738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195235155                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               45699                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        30373904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             27319                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          40310                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6077502                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102459128                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.905493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.161946                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44189539     43.13%     43.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9689158      9.46%     52.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13032773     12.72%     65.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11062279     10.80%     76.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10018657      9.78%     85.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6405093      6.25%     92.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3827974      3.74%     95.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2643563      2.58%     98.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1590092      1.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102459128                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.901883                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2056599                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1665907                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38400809                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17725461                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70715015                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        102653610                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       378899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       425409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1220                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       851845                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1220                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6337299                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4586613                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             39507                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3405421                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3403250                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.936249                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  586711                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          576149                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             557853                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            18296                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1261                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      3187879                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong        51566                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      1740729                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         2569                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          858                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      1189392                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong         4704                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong         1310                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          334                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         2248                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         1338                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          924                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1        32275                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       564984                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       143343                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4        23126                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5         7526                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        45445                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7       166408                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8        23572                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9         4294                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10       151231                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11       223527                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12       363581                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       107323                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1       496865                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       147641                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3        53444                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4         6739                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5         6826                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6       185924                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7       130578                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8        25325                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9         2407                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10       225851                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       360389                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts        24653597                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             38754                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99120092                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.674932                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.572938                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        49972111     50.42%     50.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19646207     19.82%     70.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8624350      8.70%     78.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3079042      3.11%     82.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3125685      3.15%     85.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1824401      1.84%     87.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1167807      1.18%     88.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2188077      2.21%     90.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9492412      9.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99120092                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9492412                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42730026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42730026                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44140305                       # number of overall hits
system.cpu.dcache.overall_hits::total        44140305                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       504092                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         504092                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       666516                       # number of overall misses
system.cpu.dcache.overall_misses::total        666516                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33465486939                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33465486939                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33465486939                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33465486939                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43234118                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43234118                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44806821                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44806821                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011660                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014875                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014875                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66387.657291                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66387.657291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50209.577773                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50209.577773                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       343905                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5238                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.655785                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.875000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172403                       # number of writebacks
system.cpu.dcache.writebacks::total            172403                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       138236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       138236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       138236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       138236                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       365856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       365856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       422796                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       422796                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24287919940                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24287919940                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28542517940                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28542517940                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008462                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008462                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009436                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009436                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66386.556295                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66386.556295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67508.959262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67508.959262                       # average overall mshr miss latency
system.cpu.dcache.replacements                 422283                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34374586                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34374586                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       336248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        336248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21146270000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21146270000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34710834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34710834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009687                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009687                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62888.909376                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62888.909376                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       138227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       138227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12136821000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12136821000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61290.575242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61290.575242                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12319216939                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12319216939                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73396.826452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73396.826452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12151098940                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12151098940                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72399.076116                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72399.076116                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1410279                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1410279                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       162424                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       162424                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1572703                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1572703                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.103277                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.103277                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56940                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56940                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4254598000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4254598000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.036205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.036205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74720.723569                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74720.723569                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.694660                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44563102                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            422795                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.401204                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.694660                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          90036437                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         90036437                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7731852                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68716848                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10997135                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14694515                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 318778                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3082649                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1570                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              198982548                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7174                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38288170                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16991212                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5634                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        192137                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           12875872                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      118173866                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6337299                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4547814                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89255944                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  640642                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  855                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6116                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12604369                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 26757                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102459128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.047595                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.211476                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67783753     66.16%     66.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1953088      1.91%     68.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3570170      3.48%     71.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2683845      2.62%     74.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1942645      1.90%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2044280      2.00%     78.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1402786      1.37%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2387397      2.33%     81.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18691164     18.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102459128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.061735                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.151191                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12599871                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12599871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12599871                       # number of overall hits
system.cpu.icache.overall_hits::total        12599871                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4498                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4498                       # number of overall misses
system.cpu.icache.overall_misses::total          4498                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    266146500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    266146500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    266146500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    266146500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12604369                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12604369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12604369                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12604369                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000357                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000357                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000357                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000357                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59169.964429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59169.964429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59169.964429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59169.964429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          663                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.357143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3126                       # number of writebacks
system.cpu.icache.writebacks::total              3126                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          859                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          859                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          859                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          859                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3639                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3639                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3639                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3639                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    217038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    217038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    217038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    217038000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000289                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000289                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000289                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000289                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59642.209398                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59642.209398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59642.209398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59642.209398                       # average overall mshr miss latency
system.cpu.icache.replacements                   3126                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12599871                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12599871                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4498                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    266146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    266146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12604369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12604369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59169.964429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59169.964429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          859                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          859                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3639                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3639                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    217038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    217038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000289                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000289                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59642.209398                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59642.209398                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.353673                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12603510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3639                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3463.454246                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.353673                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25212377                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25212377                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12605276                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1170                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1994625                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7659861                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   89                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 508                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9202256                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 9363                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   4428                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51326804500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 318778                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12419501                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25968876                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3017                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20762581                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              42986375                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              196952783                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 14810                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               21803549                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1530413                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16507532                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               1                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           249304552                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   479612020                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                325116901                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48631546                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 24188563                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      47                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  25                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66387238                       # count of insts added to the skid buffer
system.cpu.rob.reads                        276666517                       # The number of ROB reads
system.cpu.rob.writes                       384685462                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  802                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38021                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38823                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 802                       # number of overall hits
system.l2.overall_hits::.cpu.data               38021                       # number of overall hits
system.l2.overall_hits::total                   38823                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384775                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387610                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2835                       # number of overall misses
system.l2.overall_misses::.cpu.data            384775                       # number of overall misses
system.l2.overall_misses::total                387610                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    202888000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27486441500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27689329500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    202888000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27486441500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27689329500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3637                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           422796                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               426433                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3637                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          422796                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              426433                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.779489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.910072                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908959                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.779489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.910072                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908959                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71565.432099                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71435.102333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71436.055571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71565.432099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71435.102333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71436.055571                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387610                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387610                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    173928500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23552726500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23726655000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    173928500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23552726500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23726655000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.779489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.910072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.908959                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.779489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.910072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.908959                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61350.440917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61211.686050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61212.700911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61350.440917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61211.686050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61212.700911                       # average overall mshr miss latency
system.l2.replacements                         380080                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172403                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172403                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3122                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3122                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3122                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3122                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2099                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2099                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165736                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165736                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11859581500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11859581500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71557.063643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71557.063643                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10164851250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10164851250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61331.583060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61331.583060                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            802                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                802                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    202888000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    202888000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3637                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3637                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.779489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.779489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71565.432099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71565.432099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    173928500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    173928500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.779489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.779489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61350.440917                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61350.440917                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         35922                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35922                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15626860000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15626860000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       254961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        254961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.859108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71342.820228                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71342.820228                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13387875250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13387875250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.859108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.859108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61120.965901                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61120.965901                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.936275                       # Cycle average of tags in use
system.l2.tags.total_refs                      851798                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388272                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.193818                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.326230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        77.873256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8041.736789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992424                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2864                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7202952                       # Number of tag accesses
system.l2.tags.data_accesses                  7202952                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003915404500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9945                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9945                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              940931                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155992                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387609                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387609                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387609                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  352303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.923781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.491470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.386546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9907     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           21      0.21%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           10      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9945                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.665158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.635842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6774     68.11%     68.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              143      1.44%     69.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2684     26.99%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              287      2.89%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.44%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9945                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24806976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    483.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51326715500                       # Total gap between requests
system.mem_ctrls.avgGap                      92753.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       181440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24624896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10607040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3534995.053120830562                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 479766785.403521418571                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 206656933.026095539331                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2835                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384774                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     80369500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10855230250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1231318580000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28349.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28211.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7428545.62                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       181440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24625536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24806976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       181440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       181440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2835                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384774                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387609                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3534995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    479779255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        483314250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3534995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3534995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    206681871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       206681871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    206681871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3534995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    479779255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       689996121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387599                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165735                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24828                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3668118500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1937995000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10935599750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9463.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28213.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326059                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139111                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        88158                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.669366                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   250.262735                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   349.330300                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23602     26.77%     26.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16701     18.94%     45.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9274     10.52%     56.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8770      9.95%     66.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5368      6.09%     72.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3818      4.33%     76.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4609      5.23%     81.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3765      4.27%     86.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12251     13.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        88158                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24806336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10607040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              483.301780                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              206.656933                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       312453540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       166061610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390186560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429793920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4051092240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19182760050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3555589920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29087937840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.720218                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9000855000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1713660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40612289500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       317037420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       168498000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377270300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435342780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4051092240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18988660230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3719042400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29056943370                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   566.116353                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9423036000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1713660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40190108500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             221873                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213142                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165736                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165736                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        221873                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154116                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154116                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154116                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35415296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35415296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35415296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387610                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357381750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484511250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            258599                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3126                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          464205                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167835                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3639                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       254961                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10402                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1267876                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1278278                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       432832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38092672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38525504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380082                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           806516                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001528                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039054                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 805284     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1232      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             806516                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51326804500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          601451500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5459498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         634193998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
