<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="buses.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="R2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="R2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="R2.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="REG32CE.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG32CE.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SRAM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="buf16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="buf16.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="buf32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="buf32.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bufe16.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="bufe16.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bufe16.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bufe16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bufe16.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bus_inf.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="bus_inf.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bus_inf_drc.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="cpu.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cpu.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpu.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_t_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="logic_set.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="logic_set.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="logic_set_drc.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_set_logic_set_sch_tb.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="logic_set_logic_set_sch_tb.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="logic_set_logic_set_sch_tb.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="logic_set_logic_set_sch_tb.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="logic_set_logic_set_sch_tb.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_set_logic_set_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="logic_set_logic_set_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="logic_set_logic_set_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_set_logic_set_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ram_set.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ram_set.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="slave_set.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="slave_set.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="slave_set_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1682269208" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1682269208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682344527" xil_pn:in_ck="689172300858449902" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1682344527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="REG32CE.vhd"/>
      <outfile xil_pn:name="SRAM.VHD"/>
      <outfile xil_pn:name="bufe16.vhd"/>
      <outfile xil_pn:name="buses_t.vhd"/>
      <outfile xil_pn:name="cpu.vhd"/>
      <outfile xil_pn:name="sram_data.vhd"/>
      <outfile xil_pn:name="tb_buf_inf.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1682344611" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="293425378063553439" xil_pn:start_ts="1682344611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682344613" xil_pn:in_ck="-7288735161230463010" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2651712830517098583" xil_pn:start_ts="1682344611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="buf16.vhf"/>
      <outfile xil_pn:name="buf32.vhf"/>
      <outfile xil_pn:name="bus_inf.vhf"/>
      <outfile xil_pn:name="logic_set.vhf"/>
      <outfile xil_pn:name="ram_set.vhf"/>
      <outfile xil_pn:name="slave_set.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1682269211" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6760319105307314789" xil_pn:start_ts="1682269211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682344529" xil_pn:in_ck="3564410507310250640" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1682344529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="REG32CE.vhd"/>
      <outfile xil_pn:name="SRAM.VHD"/>
      <outfile xil_pn:name="buf16.vhf"/>
      <outfile xil_pn:name="buf32.vhf"/>
      <outfile xil_pn:name="bufe16.vhd"/>
      <outfile xil_pn:name="bus_inf.vhf"/>
      <outfile xil_pn:name="buses_t.vhd"/>
      <outfile xil_pn:name="cpu.vhd"/>
      <outfile xil_pn:name="logic_set.vhf"/>
      <outfile xil_pn:name="ram_set.vhf"/>
      <outfile xil_pn:name="slave_set.vhf"/>
      <outfile xil_pn:name="sram_data.vhd"/>
      <outfile xil_pn:name="tb_buf_inf.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1682344620" xil_pn:in_ck="3564410507310250640" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4538183972928443157" xil_pn:start_ts="1682344613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="logic_set_logic_set_sch_tb_beh.prj"/>
      <outfile xil_pn:name="logic_set_logic_set_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1682344620" xil_pn:in_ck="-7518371546691354328" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3742577718244843742" xil_pn:start_ts="1682344620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="logic_set_logic_set_sch_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
