$date
	Tue Jun 17 11:24:31 2025
$end

$version
	Synopsys VCS version W-2024.09-SP2_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 f610afe1135fe14f $end


$scope module barrel_shifter_8bit_tb $end
$var reg 8 ! in [7:0] $end
$var reg 3 " ctrl [2:0] $end
$var wire 8 # out [7:0] $end

$scope module uut $end
$var wire 8 $ in [7:0] $end
$var wire 3 % ctrl [2:0] $end
$var wire 8 # out [7:0] $end
$var wire 8 & x [7:0] $end
$var wire 8 ' y [7:0] $end

$scope module ins_17 $end
$var wire 1 ( in0 $end
$var wire 1 ) in1 $end
$var wire 1 * sel $end
$var wire 1 + out $end
$upscope $end


$scope module ins_16 $end
$var wire 1 , in0 $end
$var wire 1 - in1 $end
$var wire 1 * sel $end
$var wire 1 . out $end
$upscope $end


$scope module ins_15 $end
$var wire 1 / in0 $end
$var wire 1 0 in1 $end
$var wire 1 * sel $end
$var wire 1 1 out $end
$upscope $end


$scope module ins_14 $end
$var wire 1 2 in0 $end
$var wire 1 3 in1 $end
$var wire 1 * sel $end
$var wire 1 4 out $end
$upscope $end


$scope module ins_13 $end
$var wire 1 5 in0 $end
$var wire 1 ( in1 $end
$var wire 1 * sel $end
$var wire 1 6 out $end
$upscope $end


$scope module ins_12 $end
$var wire 1 7 in0 $end
$var wire 1 , in1 $end
$var wire 1 * sel $end
$var wire 1 8 out $end
$upscope $end


$scope module ins_11 $end
$var wire 1 9 in0 $end
$var wire 1 / in1 $end
$var wire 1 * sel $end
$var wire 1 : out $end
$upscope $end


$scope module ins_10 $end
$var wire 1 ; in0 $end
$var wire 1 2 in1 $end
$var wire 1 * sel $end
$var wire 1 < out $end
$upscope $end


$scope module ins_27 $end
$var wire 1 + in0 $end
$var wire 1 = in1 $end
$var wire 1 > sel $end
$var wire 1 ? out $end
$upscope $end


$scope module ins_26 $end
$var wire 1 . in0 $end
$var wire 1 @ in1 $end
$var wire 1 > sel $end
$var wire 1 A out $end
$upscope $end


$scope module ins_25 $end
$var wire 1 1 in0 $end
$var wire 1 + in1 $end
$var wire 1 > sel $end
$var wire 1 B out $end
$upscope $end


$scope module ins_24 $end
$var wire 1 4 in0 $end
$var wire 1 . in1 $end
$var wire 1 > sel $end
$var wire 1 C out $end
$upscope $end


$scope module ins_23 $end
$var wire 1 6 in0 $end
$var wire 1 1 in1 $end
$var wire 1 > sel $end
$var wire 1 D out $end
$upscope $end


$scope module ins_22 $end
$var wire 1 8 in0 $end
$var wire 1 4 in1 $end
$var wire 1 > sel $end
$var wire 1 E out $end
$upscope $end


$scope module ins_21 $end
$var wire 1 : in0 $end
$var wire 1 6 in1 $end
$var wire 1 > sel $end
$var wire 1 F out $end
$upscope $end


$scope module ins_20 $end
$var wire 1 < in0 $end
$var wire 1 8 in1 $end
$var wire 1 > sel $end
$var wire 1 G out $end
$upscope $end


$scope module ins_07 $end
$var wire 1 ? in0 $end
$var wire 1 H in1 $end
$var wire 1 I sel $end
$var wire 1 J out $end
$upscope $end


$scope module ins_06 $end
$var wire 1 A in0 $end
$var wire 1 ? in1 $end
$var wire 1 I sel $end
$var wire 1 K out $end
$upscope $end


$scope module ins_05 $end
$var wire 1 B in0 $end
$var wire 1 A in1 $end
$var wire 1 I sel $end
$var wire 1 L out $end
$upscope $end


$scope module ins_04 $end
$var wire 1 C in0 $end
$var wire 1 B in1 $end
$var wire 1 I sel $end
$var wire 1 M out $end
$upscope $end


$scope module ins_03 $end
$var wire 1 D in0 $end
$var wire 1 C in1 $end
$var wire 1 I sel $end
$var wire 1 N out $end
$upscope $end


$scope module ins_02 $end
$var wire 1 E in0 $end
$var wire 1 D in1 $end
$var wire 1 I sel $end
$var wire 1 O out $end
$upscope $end


$scope module ins_01 $end
$var wire 1 F in0 $end
$var wire 1 E in1 $end
$var wire 1 I sel $end
$var wire 1 P out $end
$upscope $end


$scope module ins_00 $end
$var wire 1 G in0 $end
$var wire 1 F in1 $end
$var wire 1 I sel $end
$var wire 1 Q out $end
$upscope $end

$upscope $end

$upscope $end


$scope module uvm_pkg $end
$var time 64 R setting_offset $end
$var reg 32 S uvm_global_random_seed [31:0] $end
$var reg 32 T UVM_UNBOUNDED_CONNECTIONS [31:0] $end
$var reg 1 U uvm_start_uvm_declarations $end
$var reg 32 V setting_verbosity [31:0] $end
$var reg 1 W is_verdi_set_verbosity_called $end
$upscope $end


$scope module $unit $end
$var reg 32 X is_reg_hier_recorded [31:0] $end
$var reg 32 Y is_dhier_visited [31:0] $end
$var reg 32 Z is_reg_hier_dumping [31:0] $end
$upscope $end


$scope module _vcs_msglog $end
$var reg 32 [ _MSG_T [31:0] $end
$var reg 32 \ _MSG_S [31:0] $end
$var reg 32 ] _MSG_R [31:0] $end
$upscope $end


$scope module uvm_custom_install_recording $end
$var reg 32 ^ file_handle [31:0] $end
$var reg 32 _ is_sanity_exist [31:0] $end

$scope begin unnamed$$_vcs_2 $end

$scope begin unnamed$$_0 $end
$upscope $end

$upscope $end

$upscope $end


$scope module uvm_custom_install_verdi_recording $end
$var reg 32 ` user_verbosity [31:0] $end
$var reg 1 a hooks_version_flag $end
$var integer 32 b verdi_recorder_counter $end
$var reg 1 c plusargs_tested $end
$var reg 1 d enable_verdi_debug $end
$var reg 1 e enable_port_recording $end
$var reg 1 f enable_tlm2_port_recording $end
$var reg 1 g enable_imp_port_recording $end
$var reg 32 h uvmHandle [31:0] $end
$var reg 32 i file_h [31:0] $end
$var reg 32 j file_handle [31:0] $end
$var reg 32 k is_sanity_exist [31:0] $end
$var reg 32 l is_vpd_record [31:0] $end
$var reg 32 m is_vcs_home_exist [31:0] $end
$var reg 32 n is_vcs_uvm_home_exist [31:0] $end

$scope begin unnamed$$_vcs_3 $end

$scope begin unnamed$$_0 $end
$var reg 32 o verb_count [31:0] $end
$upscope $end


$scope begin unnamed$$_1 $end

$scope begin unnamed$$_2 $end
$upscope $end


$scope begin unnamed$$_3 $end
$upscope $end


$scope begin unnamed$$_4 $end
$upscope $end

$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
b00000000000000000000000000000000 Y
b00000000000000000000000000000000 Z
b00000000000000000000000000000000 X
0W
1U
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx R
b11111111111111111111111111111111 T
b00000000000000000000000000000000 V
b01000010000001111100110001000111 S
b00000000000000000000000000000000 ]
b00000000000000000000000000000000 \
b00000000000000000000000000000000 [
b00000000000000000000000000000000 ^
b00000000000000000000000000000000 _
0g
0e
0f
0d
0a
0c
b00000000000000000000000000000000 b
b00000000000000000000000000000000 i
b00000000000000000000000000000000 j
b00000000000000000000000000000000 k
b00000000000000000000000000000001 m
b00000000000000000000000000000000 n
b00000000000000000000000000000000 l
b00000000000000000000000000000000 o
b00000000000000000000000011001000 `
b00000000000000000000000000000000 h
0H
0@
0=
xJ
x*
xE
xK
x>
xF
xL
xI
xG
xM
x+
xN
x.
xO
x1
xP
x4
xQ
x6
x(
x8
x,
x:
x/
x<
x2
x?
x)
x5
xA
x-
x7
xB
x0
x9
xC
x3
x;
xD
b000 "
b00000000 !
b00000000 #
b000 %
b00000000 $
b00000000 &
b00000000 '
$end
0J
0K
0L
0M
0N
0O
0P
0Q
0(
0,
0/
02
05
07
09
0;
0*
0>
0I
0+
0.
01
04
06
08
0:
0<
0?
0A
0B
0C
0D
0E
0F
0G
0)
0-
00
03
#10
b10000000 !
b10000000 $
1(
b100 "
b100 %
1*
b00001000 &
16
b00001000 '
1D
b00001000 #
1N
#20
b010 "
b010 %
0*
1>
b00000000 &
06
b10000000 &
1+
b00100000 '
1B
0D
b00100000 #
1L
0N
#30
b001 "
b001 %
0>
1I
b00010000 #
0L
1M
b10000000 '
1?
0B
b01000000 #
1K
0M
#40
b111 "
b111 %
1*
1>
b10001000 &
16
b00001000 &
0+
b00000010 '
0?
1F
b00000001 #
0K
1Q
