// Seed: 1697695871
module module_0;
  supply0 id_1;
  assign module_2.id_0 = 0;
  wire id_2;
  assign id_1 = -1'b0;
  wire id_4;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  id_2(
      {id_1{-1}}
  ); id_3(
      !-1'b0, 1, 1
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1  id_0,
    output tri   id_1,
    input  uwire id_2,
    input  tri1  id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input wire id_0,
    input wire id_1,
    input supply0 id_2,
    input wand id_3,
    output logic id_4,
    input wire id_5
);
  assign id_4 = 1;
  module_0 modCall_1 ();
  always
    if (id_5)
      if (id_5) begin : LABEL_0
        id_4 <= #1 1;
      end
endmodule
