ISim log file
Running: /home/sduvvuri/thesis.git/UART_TOP_MOD_II/UART_TOP_MOD_II_design_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/sduvvuri/thesis.git/UART_TOP_MOD_II/UART_TOP_MOD_II_design_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
INFO: There is another simulation running in the same directory. Using database file name isim2.wdb.
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
# isim force add /uart_top_mod_ii_design/clock 1 -radix bin -value 0 -radix bin -time 5 ps -repeat 10 ps
# run 1.00us
# exit 0
