
HEAT_CHMBR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003568  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08003674  08003674  00013674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036a8  080036a8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080036a8  080036a8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080036a8  080036a8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036a8  080036a8  000136a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080036ac  080036ac  000136ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080036b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c8  2000000c  080036bc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  200001d4  080036bc  000201d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f533  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002875  00000000  00000000  0002f568  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010e8  00000000  00000000  00031de0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f90  00000000  00000000  00032ec8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015df1  00000000  00000000  00033e58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000db3c  00000000  00000000  00049c49  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00078e31  00000000  00000000  00057785  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d05b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004548  00000000  00000000  000d0634  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800365c 	.word	0x0800365c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800365c 	.word	0x0800365c

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 fc0d 	bl	800097c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f003 f890 	bl	800328c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 fc25 	bl	80009e6 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 fbed 	bl	8000992 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	2000002c 	.word	0x2000002c

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	2000002c 	.word	0x2000002c

08000210 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b086      	sub	sp, #24
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000218:	2300      	movs	r3, #0
 800021a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800021c:	2300      	movs	r3, #0
 800021e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000220:	2300      	movs	r3, #0
 8000222:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000224:	2300      	movs	r3, #0
 8000226:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d101      	bne.n	8000232 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800022e:	2301      	movs	r3, #1
 8000230:	e0be      	b.n	80003b0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	689b      	ldr	r3, [r3, #8]
 8000236:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800023c:	2b00      	cmp	r3, #0
 800023e:	d109      	bne.n	8000254 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2200      	movs	r2, #0
 8000244:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	2200      	movs	r2, #0
 800024a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800024e:	6878      	ldr	r0, [r7, #4]
 8000250:	f003 f84e 	bl	80032f0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000254:	6878      	ldr	r0, [r7, #4]
 8000256:	f000 fa81 	bl	800075c <ADC_ConversionStop_Disable>
 800025a:	4603      	mov	r3, r0
 800025c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000262:	f003 0310 	and.w	r3, r3, #16
 8000266:	2b00      	cmp	r3, #0
 8000268:	f040 8099 	bne.w	800039e <HAL_ADC_Init+0x18e>
 800026c:	7dfb      	ldrb	r3, [r7, #23]
 800026e:	2b00      	cmp	r3, #0
 8000270:	f040 8095 	bne.w	800039e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000278:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800027c:	f023 0302 	bic.w	r3, r3, #2
 8000280:	f043 0202 	orr.w	r2, r3, #2
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000290:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	7b1b      	ldrb	r3, [r3, #12]
 8000296:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000298:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800029a:	68ba      	ldr	r2, [r7, #8]
 800029c:	4313      	orrs	r3, r2
 800029e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	689b      	ldr	r3, [r3, #8]
 80002a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002a8:	d003      	beq.n	80002b2 <HAL_ADC_Init+0xa2>
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	2b01      	cmp	r3, #1
 80002b0:	d102      	bne.n	80002b8 <HAL_ADC_Init+0xa8>
 80002b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002b6:	e000      	b.n	80002ba <HAL_ADC_Init+0xaa>
 80002b8:	2300      	movs	r3, #0
 80002ba:	693a      	ldr	r2, [r7, #16]
 80002bc:	4313      	orrs	r3, r2
 80002be:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	7d1b      	ldrb	r3, [r3, #20]
 80002c4:	2b01      	cmp	r3, #1
 80002c6:	d119      	bne.n	80002fc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	7b1b      	ldrb	r3, [r3, #12]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d109      	bne.n	80002e4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	3b01      	subs	r3, #1
 80002d6:	035a      	lsls	r2, r3, #13
 80002d8:	693b      	ldr	r3, [r7, #16]
 80002da:	4313      	orrs	r3, r2
 80002dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002e0:	613b      	str	r3, [r7, #16]
 80002e2:	e00b      	b.n	80002fc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002e8:	f043 0220 	orr.w	r2, r3, #32
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002f4:	f043 0201 	orr.w	r2, r3, #1
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	685b      	ldr	r3, [r3, #4]
 8000302:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	693a      	ldr	r2, [r7, #16]
 800030c:	430a      	orrs	r2, r1
 800030e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	689a      	ldr	r2, [r3, #8]
 8000316:	4b28      	ldr	r3, [pc, #160]	; (80003b8 <HAL_ADC_Init+0x1a8>)
 8000318:	4013      	ands	r3, r2
 800031a:	687a      	ldr	r2, [r7, #4]
 800031c:	6812      	ldr	r2, [r2, #0]
 800031e:	68b9      	ldr	r1, [r7, #8]
 8000320:	430b      	orrs	r3, r1
 8000322:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	689b      	ldr	r3, [r3, #8]
 8000328:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800032c:	d003      	beq.n	8000336 <HAL_ADC_Init+0x126>
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	689b      	ldr	r3, [r3, #8]
 8000332:	2b01      	cmp	r3, #1
 8000334:	d104      	bne.n	8000340 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	691b      	ldr	r3, [r3, #16]
 800033a:	3b01      	subs	r3, #1
 800033c:	051b      	lsls	r3, r3, #20
 800033e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000346:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	68fa      	ldr	r2, [r7, #12]
 8000350:	430a      	orrs	r2, r1
 8000352:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	689a      	ldr	r2, [r3, #8]
 800035a:	4b18      	ldr	r3, [pc, #96]	; (80003bc <HAL_ADC_Init+0x1ac>)
 800035c:	4013      	ands	r3, r2
 800035e:	68ba      	ldr	r2, [r7, #8]
 8000360:	429a      	cmp	r2, r3
 8000362:	d10b      	bne.n	800037c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	2200      	movs	r2, #0
 8000368:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800036e:	f023 0303 	bic.w	r3, r3, #3
 8000372:	f043 0201 	orr.w	r2, r3, #1
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800037a:	e018      	b.n	80003ae <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000380:	f023 0312 	bic.w	r3, r3, #18
 8000384:	f043 0210 	orr.w	r2, r3, #16
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000390:	f043 0201 	orr.w	r2, r3, #1
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000398:	2301      	movs	r3, #1
 800039a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800039c:	e007      	b.n	80003ae <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003a2:	f043 0210 	orr.w	r2, r3, #16
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80003aa:	2301      	movs	r3, #1
 80003ac:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80003ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80003b0:	4618      	mov	r0, r3
 80003b2:	3718      	adds	r7, #24
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}
 80003b8:	ffe1f7fd 	.word	0xffe1f7fd
 80003bc:	ff1f0efe 	.word	0xff1f0efe

080003c0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	685b      	ldr	r3, [r3, #4]
 80003ce:	f003 0320 	and.w	r3, r3, #32
 80003d2:	2b20      	cmp	r3, #32
 80003d4:	d140      	bne.n	8000458 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	f003 0302 	and.w	r3, r3, #2
 80003e0:	2b02      	cmp	r3, #2
 80003e2:	d139      	bne.n	8000458 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003e8:	f003 0310 	and.w	r3, r3, #16
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d105      	bne.n	80003fc <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003f4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	689b      	ldr	r3, [r3, #8]
 8000402:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000406:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800040a:	d11d      	bne.n	8000448 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000410:	2b00      	cmp	r3, #0
 8000412:	d119      	bne.n	8000448 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	685a      	ldr	r2, [r3, #4]
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	f022 0220 	bic.w	r2, r2, #32
 8000422:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000428:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000434:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000438:	2b00      	cmp	r3, #0
 800043a:	d105      	bne.n	8000448 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000440:	f043 0201 	orr.w	r2, r3, #1
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000448:	6878      	ldr	r0, [r7, #4]
 800044a:	f000 f87c 	bl	8000546 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	f06f 0212 	mvn.w	r2, #18
 8000456:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	685b      	ldr	r3, [r3, #4]
 800045e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000462:	2b80      	cmp	r3, #128	; 0x80
 8000464:	d14f      	bne.n	8000506 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	f003 0304 	and.w	r3, r3, #4
 8000470:	2b04      	cmp	r3, #4
 8000472:	d148      	bne.n	8000506 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000478:	f003 0310 	and.w	r3, r3, #16
 800047c:	2b00      	cmp	r3, #0
 800047e:	d105      	bne.n	800048c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000484:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	689b      	ldr	r3, [r3, #8]
 8000492:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8000496:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800049a:	d012      	beq.n	80004c2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	685b      	ldr	r3, [r3, #4]
 80004a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d125      	bne.n	80004f6 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	689b      	ldr	r3, [r3, #8]
 80004b0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80004b4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80004b8:	d11d      	bne.n	80004f6 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d119      	bne.n	80004f6 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	685a      	ldr	r2, [r3, #4]
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80004d0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d105      	bne.n	80004f6 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004ee:	f043 0201 	orr.w	r2, r3, #1
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80004f6:	6878      	ldr	r0, [r7, #4]
 80004f8:	f000 f96a 	bl	80007d0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	f06f 020c 	mvn.w	r2, #12
 8000504:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	685b      	ldr	r3, [r3, #4]
 800050c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000510:	2b40      	cmp	r3, #64	; 0x40
 8000512:	d114      	bne.n	800053e <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	f003 0301 	and.w	r3, r3, #1
 800051e:	2b01      	cmp	r3, #1
 8000520:	d10d      	bne.n	800053e <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000526:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800052e:	6878      	ldr	r0, [r7, #4]
 8000530:	f000 f812 	bl	8000558 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	f06f 0201 	mvn.w	r2, #1
 800053c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800053e:	bf00      	nop
 8000540:	3708      	adds	r7, #8
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}

08000546 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000546:	b480      	push	{r7}
 8000548:	b083      	sub	sp, #12
 800054a:	af00      	add	r7, sp, #0
 800054c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800054e:	bf00      	nop
 8000550:	370c      	adds	r7, #12
 8000552:	46bd      	mov	sp, r7
 8000554:	bc80      	pop	{r7}
 8000556:	4770      	bx	lr

08000558 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8000560:	bf00      	nop
 8000562:	370c      	adds	r7, #12
 8000564:	46bd      	mov	sp, r7
 8000566:	bc80      	pop	{r7}
 8000568:	4770      	bx	lr
	...

0800056c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800056c:	b480      	push	{r7}
 800056e:	b085      	sub	sp, #20
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000576:	2300      	movs	r3, #0
 8000578:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800057a:	2300      	movs	r3, #0
 800057c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000584:	2b01      	cmp	r3, #1
 8000586:	d101      	bne.n	800058c <HAL_ADC_ConfigChannel+0x20>
 8000588:	2302      	movs	r3, #2
 800058a:	e0dc      	b.n	8000746 <HAL_ADC_ConfigChannel+0x1da>
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	2201      	movs	r2, #1
 8000590:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	2b06      	cmp	r3, #6
 800059a:	d81c      	bhi.n	80005d6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	685a      	ldr	r2, [r3, #4]
 80005a6:	4613      	mov	r3, r2
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	4413      	add	r3, r2
 80005ac:	3b05      	subs	r3, #5
 80005ae:	221f      	movs	r2, #31
 80005b0:	fa02 f303 	lsl.w	r3, r2, r3
 80005b4:	43db      	mvns	r3, r3
 80005b6:	4019      	ands	r1, r3
 80005b8:	683b      	ldr	r3, [r7, #0]
 80005ba:	6818      	ldr	r0, [r3, #0]
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	685a      	ldr	r2, [r3, #4]
 80005c0:	4613      	mov	r3, r2
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	4413      	add	r3, r2
 80005c6:	3b05      	subs	r3, #5
 80005c8:	fa00 f203 	lsl.w	r2, r0, r3
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	430a      	orrs	r2, r1
 80005d2:	635a      	str	r2, [r3, #52]	; 0x34
 80005d4:	e03c      	b.n	8000650 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	685b      	ldr	r3, [r3, #4]
 80005da:	2b0c      	cmp	r3, #12
 80005dc:	d81c      	bhi.n	8000618 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	685a      	ldr	r2, [r3, #4]
 80005e8:	4613      	mov	r3, r2
 80005ea:	009b      	lsls	r3, r3, #2
 80005ec:	4413      	add	r3, r2
 80005ee:	3b23      	subs	r3, #35	; 0x23
 80005f0:	221f      	movs	r2, #31
 80005f2:	fa02 f303 	lsl.w	r3, r2, r3
 80005f6:	43db      	mvns	r3, r3
 80005f8:	4019      	ands	r1, r3
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	6818      	ldr	r0, [r3, #0]
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	685a      	ldr	r2, [r3, #4]
 8000602:	4613      	mov	r3, r2
 8000604:	009b      	lsls	r3, r3, #2
 8000606:	4413      	add	r3, r2
 8000608:	3b23      	subs	r3, #35	; 0x23
 800060a:	fa00 f203 	lsl.w	r2, r0, r3
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	430a      	orrs	r2, r1
 8000614:	631a      	str	r2, [r3, #48]	; 0x30
 8000616:	e01b      	b.n	8000650 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	685a      	ldr	r2, [r3, #4]
 8000622:	4613      	mov	r3, r2
 8000624:	009b      	lsls	r3, r3, #2
 8000626:	4413      	add	r3, r2
 8000628:	3b41      	subs	r3, #65	; 0x41
 800062a:	221f      	movs	r2, #31
 800062c:	fa02 f303 	lsl.w	r3, r2, r3
 8000630:	43db      	mvns	r3, r3
 8000632:	4019      	ands	r1, r3
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	6818      	ldr	r0, [r3, #0]
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	685a      	ldr	r2, [r3, #4]
 800063c:	4613      	mov	r3, r2
 800063e:	009b      	lsls	r3, r3, #2
 8000640:	4413      	add	r3, r2
 8000642:	3b41      	subs	r3, #65	; 0x41
 8000644:	fa00 f203 	lsl.w	r2, r0, r3
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	430a      	orrs	r2, r1
 800064e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	2b09      	cmp	r3, #9
 8000656:	d91c      	bls.n	8000692 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	68d9      	ldr	r1, [r3, #12]
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	681a      	ldr	r2, [r3, #0]
 8000662:	4613      	mov	r3, r2
 8000664:	005b      	lsls	r3, r3, #1
 8000666:	4413      	add	r3, r2
 8000668:	3b1e      	subs	r3, #30
 800066a:	2207      	movs	r2, #7
 800066c:	fa02 f303 	lsl.w	r3, r2, r3
 8000670:	43db      	mvns	r3, r3
 8000672:	4019      	ands	r1, r3
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	6898      	ldr	r0, [r3, #8]
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	681a      	ldr	r2, [r3, #0]
 800067c:	4613      	mov	r3, r2
 800067e:	005b      	lsls	r3, r3, #1
 8000680:	4413      	add	r3, r2
 8000682:	3b1e      	subs	r3, #30
 8000684:	fa00 f203 	lsl.w	r2, r0, r3
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	430a      	orrs	r2, r1
 800068e:	60da      	str	r2, [r3, #12]
 8000690:	e019      	b.n	80006c6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	6919      	ldr	r1, [r3, #16]
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	681a      	ldr	r2, [r3, #0]
 800069c:	4613      	mov	r3, r2
 800069e:	005b      	lsls	r3, r3, #1
 80006a0:	4413      	add	r3, r2
 80006a2:	2207      	movs	r2, #7
 80006a4:	fa02 f303 	lsl.w	r3, r2, r3
 80006a8:	43db      	mvns	r3, r3
 80006aa:	4019      	ands	r1, r3
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	6898      	ldr	r0, [r3, #8]
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	4613      	mov	r3, r2
 80006b6:	005b      	lsls	r3, r3, #1
 80006b8:	4413      	add	r3, r2
 80006ba:	fa00 f203 	lsl.w	r2, r0, r3
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	430a      	orrs	r2, r1
 80006c4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	2b10      	cmp	r3, #16
 80006cc:	d003      	beq.n	80006d6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80006d2:	2b11      	cmp	r3, #17
 80006d4:	d132      	bne.n	800073c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4a1d      	ldr	r2, [pc, #116]	; (8000750 <HAL_ADC_ConfigChannel+0x1e4>)
 80006dc:	4293      	cmp	r3, r2
 80006de:	d125      	bne.n	800072c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	689b      	ldr	r3, [r3, #8]
 80006e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d126      	bne.n	800073c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	689a      	ldr	r2, [r3, #8]
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80006fc:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2b10      	cmp	r3, #16
 8000704:	d11a      	bne.n	800073c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000706:	4b13      	ldr	r3, [pc, #76]	; (8000754 <HAL_ADC_ConfigChannel+0x1e8>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4a13      	ldr	r2, [pc, #76]	; (8000758 <HAL_ADC_ConfigChannel+0x1ec>)
 800070c:	fba2 2303 	umull	r2, r3, r2, r3
 8000710:	0c9a      	lsrs	r2, r3, #18
 8000712:	4613      	mov	r3, r2
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	4413      	add	r3, r2
 8000718:	005b      	lsls	r3, r3, #1
 800071a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800071c:	e002      	b.n	8000724 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800071e:	68bb      	ldr	r3, [r7, #8]
 8000720:	3b01      	subs	r3, #1
 8000722:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d1f9      	bne.n	800071e <HAL_ADC_ConfigChannel+0x1b2>
 800072a:	e007      	b.n	800073c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000730:	f043 0220 	orr.w	r2, r3, #32
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000738:	2301      	movs	r3, #1
 800073a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2200      	movs	r2, #0
 8000740:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000744:	7bfb      	ldrb	r3, [r7, #15]
}
 8000746:	4618      	mov	r0, r3
 8000748:	3714      	adds	r7, #20
 800074a:	46bd      	mov	sp, r7
 800074c:	bc80      	pop	{r7}
 800074e:	4770      	bx	lr
 8000750:	40012400 	.word	0x40012400
 8000754:	20000008 	.word	0x20000008
 8000758:	431bde83 	.word	0x431bde83

0800075c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000764:	2300      	movs	r3, #0
 8000766:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	689b      	ldr	r3, [r3, #8]
 800076e:	f003 0301 	and.w	r3, r3, #1
 8000772:	2b01      	cmp	r3, #1
 8000774:	d127      	bne.n	80007c6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	689a      	ldr	r2, [r3, #8]
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f022 0201 	bic.w	r2, r2, #1
 8000784:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000786:	f7ff fd39 	bl	80001fc <HAL_GetTick>
 800078a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800078c:	e014      	b.n	80007b8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800078e:	f7ff fd35 	bl	80001fc <HAL_GetTick>
 8000792:	4602      	mov	r2, r0
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	1ad3      	subs	r3, r2, r3
 8000798:	2b02      	cmp	r3, #2
 800079a:	d90d      	bls.n	80007b8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007a0:	f043 0210 	orr.w	r2, r3, #16
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007ac:	f043 0201 	orr.w	r2, r3, #1
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80007b4:	2301      	movs	r3, #1
 80007b6:	e007      	b.n	80007c8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	689b      	ldr	r3, [r3, #8]
 80007be:	f003 0301 	and.w	r3, r3, #1
 80007c2:	2b01      	cmp	r3, #1
 80007c4:	d0e3      	beq.n	800078e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80007c6:	2300      	movs	r3, #0
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	3710      	adds	r7, #16
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80007d8:	bf00      	nop
 80007da:	370c      	adds	r7, #12
 80007dc:	46bd      	mov	sp, r7
 80007de:	bc80      	pop	{r7}
 80007e0:	4770      	bx	lr
	...

080007e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f003 0307 	and.w	r3, r3, #7
 80007f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <__NVIC_SetPriorityGrouping+0x44>)
 80007f6:	68db      	ldr	r3, [r3, #12]
 80007f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007fa:	68ba      	ldr	r2, [r7, #8]
 80007fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000800:	4013      	ands	r3, r2
 8000802:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800080c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000810:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000814:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000816:	4a04      	ldr	r2, [pc, #16]	; (8000828 <__NVIC_SetPriorityGrouping+0x44>)
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	60d3      	str	r3, [r2, #12]
}
 800081c:	bf00      	nop
 800081e:	3714      	adds	r7, #20
 8000820:	46bd      	mov	sp, r7
 8000822:	bc80      	pop	{r7}
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	e000ed00 	.word	0xe000ed00

0800082c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000830:	4b04      	ldr	r3, [pc, #16]	; (8000844 <__NVIC_GetPriorityGrouping+0x18>)
 8000832:	68db      	ldr	r3, [r3, #12]
 8000834:	0a1b      	lsrs	r3, r3, #8
 8000836:	f003 0307 	and.w	r3, r3, #7
}
 800083a:	4618      	mov	r0, r3
 800083c:	46bd      	mov	sp, r7
 800083e:	bc80      	pop	{r7}
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	e000ed00 	.word	0xe000ed00

08000848 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000856:	2b00      	cmp	r3, #0
 8000858:	db0b      	blt.n	8000872 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	f003 021f 	and.w	r2, r3, #31
 8000860:	4906      	ldr	r1, [pc, #24]	; (800087c <__NVIC_EnableIRQ+0x34>)
 8000862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000866:	095b      	lsrs	r3, r3, #5
 8000868:	2001      	movs	r0, #1
 800086a:	fa00 f202 	lsl.w	r2, r0, r2
 800086e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000872:	bf00      	nop
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	bc80      	pop	{r7}
 800087a:	4770      	bx	lr
 800087c:	e000e100 	.word	0xe000e100

08000880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	6039      	str	r1, [r7, #0]
 800088a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800088c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000890:	2b00      	cmp	r3, #0
 8000892:	db0a      	blt.n	80008aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	b2da      	uxtb	r2, r3
 8000898:	490c      	ldr	r1, [pc, #48]	; (80008cc <__NVIC_SetPriority+0x4c>)
 800089a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089e:	0112      	lsls	r2, r2, #4
 80008a0:	b2d2      	uxtb	r2, r2
 80008a2:	440b      	add	r3, r1
 80008a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008a8:	e00a      	b.n	80008c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	4908      	ldr	r1, [pc, #32]	; (80008d0 <__NVIC_SetPriority+0x50>)
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	f003 030f 	and.w	r3, r3, #15
 80008b6:	3b04      	subs	r3, #4
 80008b8:	0112      	lsls	r2, r2, #4
 80008ba:	b2d2      	uxtb	r2, r2
 80008bc:	440b      	add	r3, r1
 80008be:	761a      	strb	r2, [r3, #24]
}
 80008c0:	bf00      	nop
 80008c2:	370c      	adds	r7, #12
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bc80      	pop	{r7}
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	e000e100 	.word	0xe000e100
 80008d0:	e000ed00 	.word	0xe000ed00

080008d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b089      	sub	sp, #36	; 0x24
 80008d8:	af00      	add	r7, sp, #0
 80008da:	60f8      	str	r0, [r7, #12]
 80008dc:	60b9      	str	r1, [r7, #8]
 80008de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	f003 0307 	and.w	r3, r3, #7
 80008e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008e8:	69fb      	ldr	r3, [r7, #28]
 80008ea:	f1c3 0307 	rsb	r3, r3, #7
 80008ee:	2b04      	cmp	r3, #4
 80008f0:	bf28      	it	cs
 80008f2:	2304      	movcs	r3, #4
 80008f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008f6:	69fb      	ldr	r3, [r7, #28]
 80008f8:	3304      	adds	r3, #4
 80008fa:	2b06      	cmp	r3, #6
 80008fc:	d902      	bls.n	8000904 <NVIC_EncodePriority+0x30>
 80008fe:	69fb      	ldr	r3, [r7, #28]
 8000900:	3b03      	subs	r3, #3
 8000902:	e000      	b.n	8000906 <NVIC_EncodePriority+0x32>
 8000904:	2300      	movs	r3, #0
 8000906:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000908:	f04f 32ff 	mov.w	r2, #4294967295
 800090c:	69bb      	ldr	r3, [r7, #24]
 800090e:	fa02 f303 	lsl.w	r3, r2, r3
 8000912:	43da      	mvns	r2, r3
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	401a      	ands	r2, r3
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800091c:	f04f 31ff 	mov.w	r1, #4294967295
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	fa01 f303 	lsl.w	r3, r1, r3
 8000926:	43d9      	mvns	r1, r3
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800092c:	4313      	orrs	r3, r2
         );
}
 800092e:	4618      	mov	r0, r3
 8000930:	3724      	adds	r7, #36	; 0x24
 8000932:	46bd      	mov	sp, r7
 8000934:	bc80      	pop	{r7}
 8000936:	4770      	bx	lr

08000938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	3b01      	subs	r3, #1
 8000944:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000948:	d301      	bcc.n	800094e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800094a:	2301      	movs	r3, #1
 800094c:	e00f      	b.n	800096e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800094e:	4a0a      	ldr	r2, [pc, #40]	; (8000978 <SysTick_Config+0x40>)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3b01      	subs	r3, #1
 8000954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000956:	210f      	movs	r1, #15
 8000958:	f04f 30ff 	mov.w	r0, #4294967295
 800095c:	f7ff ff90 	bl	8000880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000960:	4b05      	ldr	r3, [pc, #20]	; (8000978 <SysTick_Config+0x40>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000966:	4b04      	ldr	r3, [pc, #16]	; (8000978 <SysTick_Config+0x40>)
 8000968:	2207      	movs	r2, #7
 800096a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800096c:	2300      	movs	r3, #0
}
 800096e:	4618      	mov	r0, r3
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	e000e010 	.word	0xe000e010

0800097c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	f7ff ff2d 	bl	80007e4 <__NVIC_SetPriorityGrouping>
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000992:	b580      	push	{r7, lr}
 8000994:	b086      	sub	sp, #24
 8000996:	af00      	add	r7, sp, #0
 8000998:	4603      	mov	r3, r0
 800099a:	60b9      	str	r1, [r7, #8]
 800099c:	607a      	str	r2, [r7, #4]
 800099e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009a4:	f7ff ff42 	bl	800082c <__NVIC_GetPriorityGrouping>
 80009a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	68b9      	ldr	r1, [r7, #8]
 80009ae:	6978      	ldr	r0, [r7, #20]
 80009b0:	f7ff ff90 	bl	80008d4 <NVIC_EncodePriority>
 80009b4:	4602      	mov	r2, r0
 80009b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ba:	4611      	mov	r1, r2
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff ff5f 	bl	8000880 <__NVIC_SetPriority>
}
 80009c2:	bf00      	nop
 80009c4:	3718      	adds	r7, #24
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b082      	sub	sp, #8
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	4603      	mov	r3, r0
 80009d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff ff35 	bl	8000848 <__NVIC_EnableIRQ>
}
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}

080009e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	b082      	sub	sp, #8
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f7ff ffa2 	bl	8000938 <SysTick_Config>
 80009f4:	4603      	mov	r3, r0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
	...

08000a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b08b      	sub	sp, #44	; 0x2c
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a12:	e127      	b.n	8000c64 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a14:	2201      	movs	r2, #1
 8000a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a18:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	69fa      	ldr	r2, [r7, #28]
 8000a24:	4013      	ands	r3, r2
 8000a26:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a28:	69ba      	ldr	r2, [r7, #24]
 8000a2a:	69fb      	ldr	r3, [r7, #28]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	f040 8116 	bne.w	8000c5e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	2b12      	cmp	r3, #18
 8000a38:	d034      	beq.n	8000aa4 <HAL_GPIO_Init+0xa4>
 8000a3a:	2b12      	cmp	r3, #18
 8000a3c:	d80d      	bhi.n	8000a5a <HAL_GPIO_Init+0x5a>
 8000a3e:	2b02      	cmp	r3, #2
 8000a40:	d02b      	beq.n	8000a9a <HAL_GPIO_Init+0x9a>
 8000a42:	2b02      	cmp	r3, #2
 8000a44:	d804      	bhi.n	8000a50 <HAL_GPIO_Init+0x50>
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d031      	beq.n	8000aae <HAL_GPIO_Init+0xae>
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d01c      	beq.n	8000a88 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a4e:	e048      	b.n	8000ae2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a50:	2b03      	cmp	r3, #3
 8000a52:	d043      	beq.n	8000adc <HAL_GPIO_Init+0xdc>
 8000a54:	2b11      	cmp	r3, #17
 8000a56:	d01b      	beq.n	8000a90 <HAL_GPIO_Init+0x90>
          break;
 8000a58:	e043      	b.n	8000ae2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a5a:	4a89      	ldr	r2, [pc, #548]	; (8000c80 <HAL_GPIO_Init+0x280>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d026      	beq.n	8000aae <HAL_GPIO_Init+0xae>
 8000a60:	4a87      	ldr	r2, [pc, #540]	; (8000c80 <HAL_GPIO_Init+0x280>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d806      	bhi.n	8000a74 <HAL_GPIO_Init+0x74>
 8000a66:	4a87      	ldr	r2, [pc, #540]	; (8000c84 <HAL_GPIO_Init+0x284>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d020      	beq.n	8000aae <HAL_GPIO_Init+0xae>
 8000a6c:	4a86      	ldr	r2, [pc, #536]	; (8000c88 <HAL_GPIO_Init+0x288>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d01d      	beq.n	8000aae <HAL_GPIO_Init+0xae>
          break;
 8000a72:	e036      	b.n	8000ae2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a74:	4a85      	ldr	r2, [pc, #532]	; (8000c8c <HAL_GPIO_Init+0x28c>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d019      	beq.n	8000aae <HAL_GPIO_Init+0xae>
 8000a7a:	4a85      	ldr	r2, [pc, #532]	; (8000c90 <HAL_GPIO_Init+0x290>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d016      	beq.n	8000aae <HAL_GPIO_Init+0xae>
 8000a80:	4a84      	ldr	r2, [pc, #528]	; (8000c94 <HAL_GPIO_Init+0x294>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d013      	beq.n	8000aae <HAL_GPIO_Init+0xae>
          break;
 8000a86:	e02c      	b.n	8000ae2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	623b      	str	r3, [r7, #32]
          break;
 8000a8e:	e028      	b.n	8000ae2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	3304      	adds	r3, #4
 8000a96:	623b      	str	r3, [r7, #32]
          break;
 8000a98:	e023      	b.n	8000ae2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	68db      	ldr	r3, [r3, #12]
 8000a9e:	3308      	adds	r3, #8
 8000aa0:	623b      	str	r3, [r7, #32]
          break;
 8000aa2:	e01e      	b.n	8000ae2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	330c      	adds	r3, #12
 8000aaa:	623b      	str	r3, [r7, #32]
          break;
 8000aac:	e019      	b.n	8000ae2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d102      	bne.n	8000abc <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ab6:	2304      	movs	r3, #4
 8000ab8:	623b      	str	r3, [r7, #32]
          break;
 8000aba:	e012      	b.n	8000ae2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	689b      	ldr	r3, [r3, #8]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d105      	bne.n	8000ad0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ac4:	2308      	movs	r3, #8
 8000ac6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	69fa      	ldr	r2, [r7, #28]
 8000acc:	611a      	str	r2, [r3, #16]
          break;
 8000ace:	e008      	b.n	8000ae2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ad0:	2308      	movs	r3, #8
 8000ad2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	69fa      	ldr	r2, [r7, #28]
 8000ad8:	615a      	str	r2, [r3, #20]
          break;
 8000ada:	e002      	b.n	8000ae2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000adc:	2300      	movs	r3, #0
 8000ade:	623b      	str	r3, [r7, #32]
          break;
 8000ae0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	2bff      	cmp	r3, #255	; 0xff
 8000ae6:	d801      	bhi.n	8000aec <HAL_GPIO_Init+0xec>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	e001      	b.n	8000af0 <HAL_GPIO_Init+0xf0>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	3304      	adds	r3, #4
 8000af0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	2bff      	cmp	r3, #255	; 0xff
 8000af6:	d802      	bhi.n	8000afe <HAL_GPIO_Init+0xfe>
 8000af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	e002      	b.n	8000b04 <HAL_GPIO_Init+0x104>
 8000afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b00:	3b08      	subs	r3, #8
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	210f      	movs	r1, #15
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b12:	43db      	mvns	r3, r3
 8000b14:	401a      	ands	r2, r3
 8000b16:	6a39      	ldr	r1, [r7, #32]
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b1e:	431a      	orrs	r2, r3
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	f000 8096 	beq.w	8000c5e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b32:	4b59      	ldr	r3, [pc, #356]	; (8000c98 <HAL_GPIO_Init+0x298>)
 8000b34:	699b      	ldr	r3, [r3, #24]
 8000b36:	4a58      	ldr	r2, [pc, #352]	; (8000c98 <HAL_GPIO_Init+0x298>)
 8000b38:	f043 0301 	orr.w	r3, r3, #1
 8000b3c:	6193      	str	r3, [r2, #24]
 8000b3e:	4b56      	ldr	r3, [pc, #344]	; (8000c98 <HAL_GPIO_Init+0x298>)
 8000b40:	699b      	ldr	r3, [r3, #24]
 8000b42:	f003 0301 	and.w	r3, r3, #1
 8000b46:	60bb      	str	r3, [r7, #8]
 8000b48:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b4a:	4a54      	ldr	r2, [pc, #336]	; (8000c9c <HAL_GPIO_Init+0x29c>)
 8000b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b4e:	089b      	lsrs	r3, r3, #2
 8000b50:	3302      	adds	r3, #2
 8000b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b56:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5a:	f003 0303 	and.w	r3, r3, #3
 8000b5e:	009b      	lsls	r3, r3, #2
 8000b60:	220f      	movs	r2, #15
 8000b62:	fa02 f303 	lsl.w	r3, r2, r3
 8000b66:	43db      	mvns	r3, r3
 8000b68:	68fa      	ldr	r2, [r7, #12]
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4a4b      	ldr	r2, [pc, #300]	; (8000ca0 <HAL_GPIO_Init+0x2a0>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d013      	beq.n	8000b9e <HAL_GPIO_Init+0x19e>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4a4a      	ldr	r2, [pc, #296]	; (8000ca4 <HAL_GPIO_Init+0x2a4>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d00d      	beq.n	8000b9a <HAL_GPIO_Init+0x19a>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4a49      	ldr	r2, [pc, #292]	; (8000ca8 <HAL_GPIO_Init+0x2a8>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d007      	beq.n	8000b96 <HAL_GPIO_Init+0x196>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4a48      	ldr	r2, [pc, #288]	; (8000cac <HAL_GPIO_Init+0x2ac>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d101      	bne.n	8000b92 <HAL_GPIO_Init+0x192>
 8000b8e:	2303      	movs	r3, #3
 8000b90:	e006      	b.n	8000ba0 <HAL_GPIO_Init+0x1a0>
 8000b92:	2304      	movs	r3, #4
 8000b94:	e004      	b.n	8000ba0 <HAL_GPIO_Init+0x1a0>
 8000b96:	2302      	movs	r3, #2
 8000b98:	e002      	b.n	8000ba0 <HAL_GPIO_Init+0x1a0>
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e000      	b.n	8000ba0 <HAL_GPIO_Init+0x1a0>
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ba2:	f002 0203 	and.w	r2, r2, #3
 8000ba6:	0092      	lsls	r2, r2, #2
 8000ba8:	4093      	lsls	r3, r2
 8000baa:	68fa      	ldr	r2, [r7, #12]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000bb0:	493a      	ldr	r1, [pc, #232]	; (8000c9c <HAL_GPIO_Init+0x29c>)
 8000bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb4:	089b      	lsrs	r3, r3, #2
 8000bb6:	3302      	adds	r3, #2
 8000bb8:	68fa      	ldr	r2, [r7, #12]
 8000bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d006      	beq.n	8000bd8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bca:	4b39      	ldr	r3, [pc, #228]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	4938      	ldr	r1, [pc, #224]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000bd0:	69bb      	ldr	r3, [r7, #24]
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	600b      	str	r3, [r1, #0]
 8000bd6:	e006      	b.n	8000be6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bd8:	4b35      	ldr	r3, [pc, #212]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	69bb      	ldr	r3, [r7, #24]
 8000bde:	43db      	mvns	r3, r3
 8000be0:	4933      	ldr	r1, [pc, #204]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000be2:	4013      	ands	r3, r2
 8000be4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d006      	beq.n	8000c00 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bf2:	4b2f      	ldr	r3, [pc, #188]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000bf4:	685a      	ldr	r2, [r3, #4]
 8000bf6:	492e      	ldr	r1, [pc, #184]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000bf8:	69bb      	ldr	r3, [r7, #24]
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	604b      	str	r3, [r1, #4]
 8000bfe:	e006      	b.n	8000c0e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c00:	4b2b      	ldr	r3, [pc, #172]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000c02:	685a      	ldr	r2, [r3, #4]
 8000c04:	69bb      	ldr	r3, [r7, #24]
 8000c06:	43db      	mvns	r3, r3
 8000c08:	4929      	ldr	r1, [pc, #164]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d006      	beq.n	8000c28 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c1a:	4b25      	ldr	r3, [pc, #148]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000c1c:	689a      	ldr	r2, [r3, #8]
 8000c1e:	4924      	ldr	r1, [pc, #144]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000c20:	69bb      	ldr	r3, [r7, #24]
 8000c22:	4313      	orrs	r3, r2
 8000c24:	608b      	str	r3, [r1, #8]
 8000c26:	e006      	b.n	8000c36 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c28:	4b21      	ldr	r3, [pc, #132]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000c2a:	689a      	ldr	r2, [r3, #8]
 8000c2c:	69bb      	ldr	r3, [r7, #24]
 8000c2e:	43db      	mvns	r3, r3
 8000c30:	491f      	ldr	r1, [pc, #124]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000c32:	4013      	ands	r3, r2
 8000c34:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d006      	beq.n	8000c50 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c42:	4b1b      	ldr	r3, [pc, #108]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000c44:	68da      	ldr	r2, [r3, #12]
 8000c46:	491a      	ldr	r1, [pc, #104]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	60cb      	str	r3, [r1, #12]
 8000c4e:	e006      	b.n	8000c5e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c50:	4b17      	ldr	r3, [pc, #92]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000c52:	68da      	ldr	r2, [r3, #12]
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	43db      	mvns	r3, r3
 8000c58:	4915      	ldr	r1, [pc, #84]	; (8000cb0 <HAL_GPIO_Init+0x2b0>)
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c60:	3301      	adds	r3, #1
 8000c62:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	f47f aed0 	bne.w	8000a14 <HAL_GPIO_Init+0x14>
  }
}
 8000c74:	bf00      	nop
 8000c76:	372c      	adds	r7, #44	; 0x2c
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bc80      	pop	{r7}
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	10210000 	.word	0x10210000
 8000c84:	10110000 	.word	0x10110000
 8000c88:	10120000 	.word	0x10120000
 8000c8c:	10310000 	.word	0x10310000
 8000c90:	10320000 	.word	0x10320000
 8000c94:	10220000 	.word	0x10220000
 8000c98:	40021000 	.word	0x40021000
 8000c9c:	40010000 	.word	0x40010000
 8000ca0:	40010800 	.word	0x40010800
 8000ca4:	40010c00 	.word	0x40010c00
 8000ca8:	40011000 	.word	0x40011000
 8000cac:	40011400 	.word	0x40011400
 8000cb0:	40010400 	.word	0x40010400

08000cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	807b      	strh	r3, [r7, #2]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cc4:	787b      	ldrb	r3, [r7, #1]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d003      	beq.n	8000cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cca:	887a      	ldrh	r2, [r7, #2]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000cd0:	e003      	b.n	8000cda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000cd2:	887b      	ldrh	r3, [r7, #2]
 8000cd4:	041a      	lsls	r2, r3, #16
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	611a      	str	r2, [r3, #16]
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bc80      	pop	{r7}
 8000ce2:	4770      	bx	lr

08000ce4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d101      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	e26c      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	f000 8087 	beq.w	8000e12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d04:	4b92      	ldr	r3, [pc, #584]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f003 030c 	and.w	r3, r3, #12
 8000d0c:	2b04      	cmp	r3, #4
 8000d0e:	d00c      	beq.n	8000d2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d10:	4b8f      	ldr	r3, [pc, #572]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f003 030c 	and.w	r3, r3, #12
 8000d18:	2b08      	cmp	r3, #8
 8000d1a:	d112      	bne.n	8000d42 <HAL_RCC_OscConfig+0x5e>
 8000d1c:	4b8c      	ldr	r3, [pc, #560]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d28:	d10b      	bne.n	8000d42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d2a:	4b89      	ldr	r3, [pc, #548]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d06c      	beq.n	8000e10 <HAL_RCC_OscConfig+0x12c>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d168      	bne.n	8000e10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e246      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d4a:	d106      	bne.n	8000d5a <HAL_RCC_OscConfig+0x76>
 8000d4c:	4b80      	ldr	r3, [pc, #512]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a7f      	ldr	r2, [pc, #508]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d56:	6013      	str	r3, [r2, #0]
 8000d58:	e02e      	b.n	8000db8 <HAL_RCC_OscConfig+0xd4>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d10c      	bne.n	8000d7c <HAL_RCC_OscConfig+0x98>
 8000d62:	4b7b      	ldr	r3, [pc, #492]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a7a      	ldr	r2, [pc, #488]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d6c:	6013      	str	r3, [r2, #0]
 8000d6e:	4b78      	ldr	r3, [pc, #480]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a77      	ldr	r2, [pc, #476]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	e01d      	b.n	8000db8 <HAL_RCC_OscConfig+0xd4>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d84:	d10c      	bne.n	8000da0 <HAL_RCC_OscConfig+0xbc>
 8000d86:	4b72      	ldr	r3, [pc, #456]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a71      	ldr	r2, [pc, #452]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d90:	6013      	str	r3, [r2, #0]
 8000d92:	4b6f      	ldr	r3, [pc, #444]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a6e      	ldr	r2, [pc, #440]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d9c:	6013      	str	r3, [r2, #0]
 8000d9e:	e00b      	b.n	8000db8 <HAL_RCC_OscConfig+0xd4>
 8000da0:	4b6b      	ldr	r3, [pc, #428]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a6a      	ldr	r2, [pc, #424]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000daa:	6013      	str	r3, [r2, #0]
 8000dac:	4b68      	ldr	r3, [pc, #416]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a67      	ldr	r2, [pc, #412]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000db2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000db6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d013      	beq.n	8000de8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc0:	f7ff fa1c 	bl	80001fc <HAL_GetTick>
 8000dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dc6:	e008      	b.n	8000dda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dc8:	f7ff fa18 	bl	80001fc <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	2b64      	cmp	r3, #100	; 0x64
 8000dd4:	d901      	bls.n	8000dda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	e1fa      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dda:	4b5d      	ldr	r3, [pc, #372]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d0f0      	beq.n	8000dc8 <HAL_RCC_OscConfig+0xe4>
 8000de6:	e014      	b.n	8000e12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de8:	f7ff fa08 	bl	80001fc <HAL_GetTick>
 8000dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dee:	e008      	b.n	8000e02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000df0:	f7ff fa04 	bl	80001fc <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	2b64      	cmp	r3, #100	; 0x64
 8000dfc:	d901      	bls.n	8000e02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	e1e6      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e02:	4b53      	ldr	r3, [pc, #332]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d1f0      	bne.n	8000df0 <HAL_RCC_OscConfig+0x10c>
 8000e0e:	e000      	b.n	8000e12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f003 0302 	and.w	r3, r3, #2
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d063      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e1e:	4b4c      	ldr	r3, [pc, #304]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f003 030c 	and.w	r3, r3, #12
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d00b      	beq.n	8000e42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e2a:	4b49      	ldr	r3, [pc, #292]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f003 030c 	and.w	r3, r3, #12
 8000e32:	2b08      	cmp	r3, #8
 8000e34:	d11c      	bne.n	8000e70 <HAL_RCC_OscConfig+0x18c>
 8000e36:	4b46      	ldr	r3, [pc, #280]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d116      	bne.n	8000e70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e42:	4b43      	ldr	r3, [pc, #268]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f003 0302 	and.w	r3, r3, #2
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d005      	beq.n	8000e5a <HAL_RCC_OscConfig+0x176>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	691b      	ldr	r3, [r3, #16]
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d001      	beq.n	8000e5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e56:	2301      	movs	r3, #1
 8000e58:	e1ba      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e5a:	4b3d      	ldr	r3, [pc, #244]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	695b      	ldr	r3, [r3, #20]
 8000e66:	00db      	lsls	r3, r3, #3
 8000e68:	4939      	ldr	r1, [pc, #228]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e6e:	e03a      	b.n	8000ee6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	691b      	ldr	r3, [r3, #16]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d020      	beq.n	8000eba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e78:	4b36      	ldr	r3, [pc, #216]	; (8000f54 <HAL_RCC_OscConfig+0x270>)
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e7e:	f7ff f9bd 	bl	80001fc <HAL_GetTick>
 8000e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e84:	e008      	b.n	8000e98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e86:	f7ff f9b9 	bl	80001fc <HAL_GetTick>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	1ad3      	subs	r3, r2, r3
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d901      	bls.n	8000e98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e94:	2303      	movs	r3, #3
 8000e96:	e19b      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e98:	4b2d      	ldr	r3, [pc, #180]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d0f0      	beq.n	8000e86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ea4:	4b2a      	ldr	r3, [pc, #168]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	695b      	ldr	r3, [r3, #20]
 8000eb0:	00db      	lsls	r3, r3, #3
 8000eb2:	4927      	ldr	r1, [pc, #156]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	600b      	str	r3, [r1, #0]
 8000eb8:	e015      	b.n	8000ee6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000eba:	4b26      	ldr	r3, [pc, #152]	; (8000f54 <HAL_RCC_OscConfig+0x270>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ec0:	f7ff f99c 	bl	80001fc <HAL_GetTick>
 8000ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ec6:	e008      	b.n	8000eda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ec8:	f7ff f998 	bl	80001fc <HAL_GetTick>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d901      	bls.n	8000eda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	e17a      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eda:	4b1d      	ldr	r3, [pc, #116]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f003 0302 	and.w	r3, r3, #2
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d1f0      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f003 0308 	and.w	r3, r3, #8
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d03a      	beq.n	8000f68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	699b      	ldr	r3, [r3, #24]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d019      	beq.n	8000f2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000efa:	4b17      	ldr	r3, [pc, #92]	; (8000f58 <HAL_RCC_OscConfig+0x274>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f00:	f7ff f97c 	bl	80001fc <HAL_GetTick>
 8000f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f06:	e008      	b.n	8000f1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f08:	f7ff f978 	bl	80001fc <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d901      	bls.n	8000f1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f16:	2303      	movs	r3, #3
 8000f18:	e15a      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f1a:	4b0d      	ldr	r3, [pc, #52]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1e:	f003 0302 	and.w	r3, r3, #2
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d0f0      	beq.n	8000f08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f26:	2001      	movs	r0, #1
 8000f28:	f000 fada 	bl	80014e0 <RCC_Delay>
 8000f2c:	e01c      	b.n	8000f68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f2e:	4b0a      	ldr	r3, [pc, #40]	; (8000f58 <HAL_RCC_OscConfig+0x274>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f34:	f7ff f962 	bl	80001fc <HAL_GetTick>
 8000f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f3a:	e00f      	b.n	8000f5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f3c:	f7ff f95e 	bl	80001fc <HAL_GetTick>
 8000f40:	4602      	mov	r2, r0
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d908      	bls.n	8000f5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e140      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000
 8000f54:	42420000 	.word	0x42420000
 8000f58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f5c:	4b9e      	ldr	r3, [pc, #632]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8000f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f60:	f003 0302 	and.w	r3, r3, #2
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d1e9      	bne.n	8000f3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 0304 	and.w	r3, r3, #4
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	f000 80a6 	beq.w	80010c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f76:	2300      	movs	r3, #0
 8000f78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f7a:	4b97      	ldr	r3, [pc, #604]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d10d      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f86:	4b94      	ldr	r3, [pc, #592]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8000f88:	69db      	ldr	r3, [r3, #28]
 8000f8a:	4a93      	ldr	r2, [pc, #588]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8000f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f90:	61d3      	str	r3, [r2, #28]
 8000f92:	4b91      	ldr	r3, [pc, #580]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9a:	60bb      	str	r3, [r7, #8]
 8000f9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa2:	4b8e      	ldr	r3, [pc, #568]	; (80011dc <HAL_RCC_OscConfig+0x4f8>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d118      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fae:	4b8b      	ldr	r3, [pc, #556]	; (80011dc <HAL_RCC_OscConfig+0x4f8>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a8a      	ldr	r2, [pc, #552]	; (80011dc <HAL_RCC_OscConfig+0x4f8>)
 8000fb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fba:	f7ff f91f 	bl	80001fc <HAL_GetTick>
 8000fbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fc0:	e008      	b.n	8000fd4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fc2:	f7ff f91b 	bl	80001fc <HAL_GetTick>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	2b64      	cmp	r3, #100	; 0x64
 8000fce:	d901      	bls.n	8000fd4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	e0fd      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fd4:	4b81      	ldr	r3, [pc, #516]	; (80011dc <HAL_RCC_OscConfig+0x4f8>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d0f0      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d106      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x312>
 8000fe8:	4b7b      	ldr	r3, [pc, #492]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8000fea:	6a1b      	ldr	r3, [r3, #32]
 8000fec:	4a7a      	ldr	r2, [pc, #488]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8000fee:	f043 0301 	orr.w	r3, r3, #1
 8000ff2:	6213      	str	r3, [r2, #32]
 8000ff4:	e02d      	b.n	8001052 <HAL_RCC_OscConfig+0x36e>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	68db      	ldr	r3, [r3, #12]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d10c      	bne.n	8001018 <HAL_RCC_OscConfig+0x334>
 8000ffe:	4b76      	ldr	r3, [pc, #472]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001000:	6a1b      	ldr	r3, [r3, #32]
 8001002:	4a75      	ldr	r2, [pc, #468]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001004:	f023 0301 	bic.w	r3, r3, #1
 8001008:	6213      	str	r3, [r2, #32]
 800100a:	4b73      	ldr	r3, [pc, #460]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 800100c:	6a1b      	ldr	r3, [r3, #32]
 800100e:	4a72      	ldr	r2, [pc, #456]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001010:	f023 0304 	bic.w	r3, r3, #4
 8001014:	6213      	str	r3, [r2, #32]
 8001016:	e01c      	b.n	8001052 <HAL_RCC_OscConfig+0x36e>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	2b05      	cmp	r3, #5
 800101e:	d10c      	bne.n	800103a <HAL_RCC_OscConfig+0x356>
 8001020:	4b6d      	ldr	r3, [pc, #436]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001022:	6a1b      	ldr	r3, [r3, #32]
 8001024:	4a6c      	ldr	r2, [pc, #432]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001026:	f043 0304 	orr.w	r3, r3, #4
 800102a:	6213      	str	r3, [r2, #32]
 800102c:	4b6a      	ldr	r3, [pc, #424]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 800102e:	6a1b      	ldr	r3, [r3, #32]
 8001030:	4a69      	ldr	r2, [pc, #420]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001032:	f043 0301 	orr.w	r3, r3, #1
 8001036:	6213      	str	r3, [r2, #32]
 8001038:	e00b      	b.n	8001052 <HAL_RCC_OscConfig+0x36e>
 800103a:	4b67      	ldr	r3, [pc, #412]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 800103c:	6a1b      	ldr	r3, [r3, #32]
 800103e:	4a66      	ldr	r2, [pc, #408]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001040:	f023 0301 	bic.w	r3, r3, #1
 8001044:	6213      	str	r3, [r2, #32]
 8001046:	4b64      	ldr	r3, [pc, #400]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001048:	6a1b      	ldr	r3, [r3, #32]
 800104a:	4a63      	ldr	r2, [pc, #396]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 800104c:	f023 0304 	bic.w	r3, r3, #4
 8001050:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d015      	beq.n	8001086 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800105a:	f7ff f8cf 	bl	80001fc <HAL_GetTick>
 800105e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001060:	e00a      	b.n	8001078 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001062:	f7ff f8cb 	bl	80001fc <HAL_GetTick>
 8001066:	4602      	mov	r2, r0
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001070:	4293      	cmp	r3, r2
 8001072:	d901      	bls.n	8001078 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e0ab      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001078:	4b57      	ldr	r3, [pc, #348]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 800107a:	6a1b      	ldr	r3, [r3, #32]
 800107c:	f003 0302 	and.w	r3, r3, #2
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0ee      	beq.n	8001062 <HAL_RCC_OscConfig+0x37e>
 8001084:	e014      	b.n	80010b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001086:	f7ff f8b9 	bl	80001fc <HAL_GetTick>
 800108a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800108c:	e00a      	b.n	80010a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800108e:	f7ff f8b5 	bl	80001fc <HAL_GetTick>
 8001092:	4602      	mov	r2, r0
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	f241 3288 	movw	r2, #5000	; 0x1388
 800109c:	4293      	cmp	r3, r2
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e095      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010a4:	4b4c      	ldr	r3, [pc, #304]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 80010a6:	6a1b      	ldr	r3, [r3, #32]
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d1ee      	bne.n	800108e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010b0:	7dfb      	ldrb	r3, [r7, #23]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d105      	bne.n	80010c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010b6:	4b48      	ldr	r3, [pc, #288]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 80010b8:	69db      	ldr	r3, [r3, #28]
 80010ba:	4a47      	ldr	r2, [pc, #284]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 80010bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	f000 8081 	beq.w	80011ce <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010cc:	4b42      	ldr	r3, [pc, #264]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f003 030c 	and.w	r3, r3, #12
 80010d4:	2b08      	cmp	r3, #8
 80010d6:	d061      	beq.n	800119c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	69db      	ldr	r3, [r3, #28]
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d146      	bne.n	800116e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010e0:	4b3f      	ldr	r3, [pc, #252]	; (80011e0 <HAL_RCC_OscConfig+0x4fc>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e6:	f7ff f889 	bl	80001fc <HAL_GetTick>
 80010ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010ec:	e008      	b.n	8001100 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ee:	f7ff f885 	bl	80001fc <HAL_GetTick>
 80010f2:	4602      	mov	r2, r0
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d901      	bls.n	8001100 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010fc:	2303      	movs	r3, #3
 80010fe:	e067      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001100:	4b35      	ldr	r3, [pc, #212]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f0      	bne.n	80010ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6a1b      	ldr	r3, [r3, #32]
 8001110:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001114:	d108      	bne.n	8001128 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001116:	4b30      	ldr	r3, [pc, #192]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	492d      	ldr	r1, [pc, #180]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001124:	4313      	orrs	r3, r2
 8001126:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001128:	4b2b      	ldr	r3, [pc, #172]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6a19      	ldr	r1, [r3, #32]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001138:	430b      	orrs	r3, r1
 800113a:	4927      	ldr	r1, [pc, #156]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 800113c:	4313      	orrs	r3, r2
 800113e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001140:	4b27      	ldr	r3, [pc, #156]	; (80011e0 <HAL_RCC_OscConfig+0x4fc>)
 8001142:	2201      	movs	r2, #1
 8001144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001146:	f7ff f859 	bl	80001fc <HAL_GetTick>
 800114a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800114c:	e008      	b.n	8001160 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800114e:	f7ff f855 	bl	80001fc <HAL_GetTick>
 8001152:	4602      	mov	r2, r0
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	2b02      	cmp	r3, #2
 800115a:	d901      	bls.n	8001160 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e037      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001160:	4b1d      	ldr	r3, [pc, #116]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d0f0      	beq.n	800114e <HAL_RCC_OscConfig+0x46a>
 800116c:	e02f      	b.n	80011ce <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800116e:	4b1c      	ldr	r3, [pc, #112]	; (80011e0 <HAL_RCC_OscConfig+0x4fc>)
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001174:	f7ff f842 	bl	80001fc <HAL_GetTick>
 8001178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800117a:	e008      	b.n	800118e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800117c:	f7ff f83e 	bl	80001fc <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	2b02      	cmp	r3, #2
 8001188:	d901      	bls.n	800118e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e020      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800118e:	4b12      	ldr	r3, [pc, #72]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f0      	bne.n	800117c <HAL_RCC_OscConfig+0x498>
 800119a:	e018      	b.n	80011ce <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	69db      	ldr	r3, [r3, #28]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d101      	bne.n	80011a8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e013      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011a8:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <HAL_RCC_OscConfig+0x4f4>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6a1b      	ldr	r3, [r3, #32]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d106      	bne.n	80011ca <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d001      	beq.n	80011ce <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e000      	b.n	80011d0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80011ce:	2300      	movs	r3, #0
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40021000 	.word	0x40021000
 80011dc:	40007000 	.word	0x40007000
 80011e0:	42420060 	.word	0x42420060

080011e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d101      	bne.n	80011f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011f4:	2301      	movs	r3, #1
 80011f6:	e0d0      	b.n	800139a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011f8:	4b6a      	ldr	r3, [pc, #424]	; (80013a4 <HAL_RCC_ClockConfig+0x1c0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f003 0307 	and.w	r3, r3, #7
 8001200:	683a      	ldr	r2, [r7, #0]
 8001202:	429a      	cmp	r2, r3
 8001204:	d910      	bls.n	8001228 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001206:	4b67      	ldr	r3, [pc, #412]	; (80013a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f023 0207 	bic.w	r2, r3, #7
 800120e:	4965      	ldr	r1, [pc, #404]	; (80013a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	4313      	orrs	r3, r2
 8001214:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001216:	4b63      	ldr	r3, [pc, #396]	; (80013a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	683a      	ldr	r2, [r7, #0]
 8001220:	429a      	cmp	r2, r3
 8001222:	d001      	beq.n	8001228 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e0b8      	b.n	800139a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 0302 	and.w	r3, r3, #2
 8001230:	2b00      	cmp	r3, #0
 8001232:	d020      	beq.n	8001276 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 0304 	and.w	r3, r3, #4
 800123c:	2b00      	cmp	r3, #0
 800123e:	d005      	beq.n	800124c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001240:	4b59      	ldr	r3, [pc, #356]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	4a58      	ldr	r2, [pc, #352]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001246:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800124a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 0308 	and.w	r3, r3, #8
 8001254:	2b00      	cmp	r3, #0
 8001256:	d005      	beq.n	8001264 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001258:	4b53      	ldr	r3, [pc, #332]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	4a52      	ldr	r2, [pc, #328]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001262:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001264:	4b50      	ldr	r3, [pc, #320]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	494d      	ldr	r1, [pc, #308]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001272:	4313      	orrs	r3, r2
 8001274:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	2b00      	cmp	r3, #0
 8001280:	d040      	beq.n	8001304 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d107      	bne.n	800129a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800128a:	4b47      	ldr	r3, [pc, #284]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d115      	bne.n	80012c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e07f      	b.n	800139a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d107      	bne.n	80012b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012a2:	4b41      	ldr	r3, [pc, #260]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d109      	bne.n	80012c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e073      	b.n	800139a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012b2:	4b3d      	ldr	r3, [pc, #244]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0302 	and.w	r3, r3, #2
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e06b      	b.n	800139a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012c2:	4b39      	ldr	r3, [pc, #228]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f023 0203 	bic.w	r2, r3, #3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	4936      	ldr	r1, [pc, #216]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 80012d0:	4313      	orrs	r3, r2
 80012d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012d4:	f7fe ff92 	bl	80001fc <HAL_GetTick>
 80012d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012da:	e00a      	b.n	80012f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012dc:	f7fe ff8e 	bl	80001fc <HAL_GetTick>
 80012e0:	4602      	mov	r2, r0
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d901      	bls.n	80012f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012ee:	2303      	movs	r3, #3
 80012f0:	e053      	b.n	800139a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012f2:	4b2d      	ldr	r3, [pc, #180]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f003 020c 	and.w	r2, r3, #12
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	429a      	cmp	r2, r3
 8001302:	d1eb      	bne.n	80012dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001304:	4b27      	ldr	r3, [pc, #156]	; (80013a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0307 	and.w	r3, r3, #7
 800130c:	683a      	ldr	r2, [r7, #0]
 800130e:	429a      	cmp	r2, r3
 8001310:	d210      	bcs.n	8001334 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001312:	4b24      	ldr	r3, [pc, #144]	; (80013a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f023 0207 	bic.w	r2, r3, #7
 800131a:	4922      	ldr	r1, [pc, #136]	; (80013a4 <HAL_RCC_ClockConfig+0x1c0>)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	4313      	orrs	r3, r2
 8001320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001322:	4b20      	ldr	r3, [pc, #128]	; (80013a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0307 	and.w	r3, r3, #7
 800132a:	683a      	ldr	r2, [r7, #0]
 800132c:	429a      	cmp	r2, r3
 800132e:	d001      	beq.n	8001334 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e032      	b.n	800139a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0304 	and.w	r3, r3, #4
 800133c:	2b00      	cmp	r3, #0
 800133e:	d008      	beq.n	8001352 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001340:	4b19      	ldr	r3, [pc, #100]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	4916      	ldr	r1, [pc, #88]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 800134e:	4313      	orrs	r3, r2
 8001350:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0308 	and.w	r3, r3, #8
 800135a:	2b00      	cmp	r3, #0
 800135c:	d009      	beq.n	8001372 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800135e:	4b12      	ldr	r3, [pc, #72]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	691b      	ldr	r3, [r3, #16]
 800136a:	00db      	lsls	r3, r3, #3
 800136c:	490e      	ldr	r1, [pc, #56]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 800136e:	4313      	orrs	r3, r2
 8001370:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001372:	f000 f821 	bl	80013b8 <HAL_RCC_GetSysClockFreq>
 8001376:	4601      	mov	r1, r0
 8001378:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <HAL_RCC_ClockConfig+0x1c4>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	091b      	lsrs	r3, r3, #4
 800137e:	f003 030f 	and.w	r3, r3, #15
 8001382:	4a0a      	ldr	r2, [pc, #40]	; (80013ac <HAL_RCC_ClockConfig+0x1c8>)
 8001384:	5cd3      	ldrb	r3, [r2, r3]
 8001386:	fa21 f303 	lsr.w	r3, r1, r3
 800138a:	4a09      	ldr	r2, [pc, #36]	; (80013b0 <HAL_RCC_ClockConfig+0x1cc>)
 800138c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800138e:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <HAL_RCC_ClockConfig+0x1d0>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4618      	mov	r0, r3
 8001394:	f7fe fef0 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40022000 	.word	0x40022000
 80013a8:	40021000 	.word	0x40021000
 80013ac:	08003690 	.word	0x08003690
 80013b0:	20000008 	.word	0x20000008
 80013b4:	20000000 	.word	0x20000000

080013b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013b8:	b490      	push	{r4, r7}
 80013ba:	b08a      	sub	sp, #40	; 0x28
 80013bc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80013be:	4b2a      	ldr	r3, [pc, #168]	; (8001468 <HAL_RCC_GetSysClockFreq+0xb0>)
 80013c0:	1d3c      	adds	r4, r7, #4
 80013c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80013c8:	4b28      	ldr	r3, [pc, #160]	; (800146c <HAL_RCC_GetSysClockFreq+0xb4>)
 80013ca:	881b      	ldrh	r3, [r3, #0]
 80013cc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61fb      	str	r3, [r7, #28]
 80013d2:	2300      	movs	r3, #0
 80013d4:	61bb      	str	r3, [r7, #24]
 80013d6:	2300      	movs	r3, #0
 80013d8:	627b      	str	r3, [r7, #36]	; 0x24
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80013de:	2300      	movs	r3, #0
 80013e0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013e2:	4b23      	ldr	r3, [pc, #140]	; (8001470 <HAL_RCC_GetSysClockFreq+0xb8>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	f003 030c 	and.w	r3, r3, #12
 80013ee:	2b04      	cmp	r3, #4
 80013f0:	d002      	beq.n	80013f8 <HAL_RCC_GetSysClockFreq+0x40>
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d003      	beq.n	80013fe <HAL_RCC_GetSysClockFreq+0x46>
 80013f6:	e02d      	b.n	8001454 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013f8:	4b1e      	ldr	r3, [pc, #120]	; (8001474 <HAL_RCC_GetSysClockFreq+0xbc>)
 80013fa:	623b      	str	r3, [r7, #32]
      break;
 80013fc:	e02d      	b.n	800145a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	0c9b      	lsrs	r3, r3, #18
 8001402:	f003 030f 	and.w	r3, r3, #15
 8001406:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800140a:	4413      	add	r3, r2
 800140c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001410:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d013      	beq.n	8001444 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800141c:	4b14      	ldr	r3, [pc, #80]	; (8001470 <HAL_RCC_GetSysClockFreq+0xb8>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	0c5b      	lsrs	r3, r3, #17
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800142a:	4413      	add	r3, r2
 800142c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001430:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	4a0f      	ldr	r2, [pc, #60]	; (8001474 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001436:	fb02 f203 	mul.w	r2, r2, r3
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
 8001442:	e004      	b.n	800144e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	4a0c      	ldr	r2, [pc, #48]	; (8001478 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001448:	fb02 f303 	mul.w	r3, r2, r3
 800144c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800144e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001450:	623b      	str	r3, [r7, #32]
      break;
 8001452:	e002      	b.n	800145a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001454:	4b07      	ldr	r3, [pc, #28]	; (8001474 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001456:	623b      	str	r3, [r7, #32]
      break;
 8001458:	bf00      	nop
    }
  }
  return sysclockfreq;
 800145a:	6a3b      	ldr	r3, [r7, #32]
}
 800145c:	4618      	mov	r0, r3
 800145e:	3728      	adds	r7, #40	; 0x28
 8001460:	46bd      	mov	sp, r7
 8001462:	bc90      	pop	{r4, r7}
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	08003674 	.word	0x08003674
 800146c:	08003684 	.word	0x08003684
 8001470:	40021000 	.word	0x40021000
 8001474:	007a1200 	.word	0x007a1200
 8001478:	003d0900 	.word	0x003d0900

0800147c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001480:	4b02      	ldr	r3, [pc, #8]	; (800148c <HAL_RCC_GetHCLKFreq+0x10>)
 8001482:	681b      	ldr	r3, [r3, #0]
}
 8001484:	4618      	mov	r0, r3
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr
 800148c:	20000008 	.word	0x20000008

08001490 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001494:	f7ff fff2 	bl	800147c <HAL_RCC_GetHCLKFreq>
 8001498:	4601      	mov	r1, r0
 800149a:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	0a1b      	lsrs	r3, r3, #8
 80014a0:	f003 0307 	and.w	r3, r3, #7
 80014a4:	4a03      	ldr	r2, [pc, #12]	; (80014b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014a6:	5cd3      	ldrb	r3, [r2, r3]
 80014a8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40021000 	.word	0x40021000
 80014b4:	080036a0 	.word	0x080036a0

080014b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014bc:	f7ff ffde 	bl	800147c <HAL_RCC_GetHCLKFreq>
 80014c0:	4601      	mov	r1, r0
 80014c2:	4b05      	ldr	r3, [pc, #20]	; (80014d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	0adb      	lsrs	r3, r3, #11
 80014c8:	f003 0307 	and.w	r3, r3, #7
 80014cc:	4a03      	ldr	r2, [pc, #12]	; (80014dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80014ce:	5cd3      	ldrb	r3, [r2, r3]
 80014d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40021000 	.word	0x40021000
 80014dc:	080036a0 	.word	0x080036a0

080014e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014e8:	4b0a      	ldr	r3, [pc, #40]	; (8001514 <RCC_Delay+0x34>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a0a      	ldr	r2, [pc, #40]	; (8001518 <RCC_Delay+0x38>)
 80014ee:	fba2 2303 	umull	r2, r3, r2, r3
 80014f2:	0a5b      	lsrs	r3, r3, #9
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	fb02 f303 	mul.w	r3, r2, r3
 80014fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80014fc:	bf00      	nop
  }
  while (Delay --);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	1e5a      	subs	r2, r3, #1
 8001502:	60fa      	str	r2, [r7, #12]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1f9      	bne.n	80014fc <RCC_Delay+0x1c>
}
 8001508:	bf00      	nop
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	20000008 	.word	0x20000008
 8001518:	10624dd3 	.word	0x10624dd3

0800151c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001524:	2300      	movs	r3, #0
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0301 	and.w	r3, r3, #1
 8001534:	2b00      	cmp	r3, #0
 8001536:	d07d      	beq.n	8001634 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001538:	2300      	movs	r3, #0
 800153a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800153c:	4b4f      	ldr	r3, [pc, #316]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800153e:	69db      	ldr	r3, [r3, #28]
 8001540:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001544:	2b00      	cmp	r3, #0
 8001546:	d10d      	bne.n	8001564 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001548:	4b4c      	ldr	r3, [pc, #304]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800154a:	69db      	ldr	r3, [r3, #28]
 800154c:	4a4b      	ldr	r2, [pc, #300]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800154e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001552:	61d3      	str	r3, [r2, #28]
 8001554:	4b49      	ldr	r3, [pc, #292]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001556:	69db      	ldr	r3, [r3, #28]
 8001558:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001560:	2301      	movs	r3, #1
 8001562:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001564:	4b46      	ldr	r3, [pc, #280]	; (8001680 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800156c:	2b00      	cmp	r3, #0
 800156e:	d118      	bne.n	80015a2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001570:	4b43      	ldr	r3, [pc, #268]	; (8001680 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a42      	ldr	r2, [pc, #264]	; (8001680 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001576:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800157a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800157c:	f7fe fe3e 	bl	80001fc <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001582:	e008      	b.n	8001596 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001584:	f7fe fe3a 	bl	80001fc <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b64      	cmp	r3, #100	; 0x64
 8001590:	d901      	bls.n	8001596 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e06d      	b.n	8001672 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001596:	4b3a      	ldr	r3, [pc, #232]	; (8001680 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d0f0      	beq.n	8001584 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80015a2:	4b36      	ldr	r3, [pc, #216]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80015aa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d02e      	beq.n	8001610 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80015ba:	68fa      	ldr	r2, [r7, #12]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d027      	beq.n	8001610 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80015c0:	4b2e      	ldr	r3, [pc, #184]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015c2:	6a1b      	ldr	r3, [r3, #32]
 80015c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015c8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80015ca:	4b2e      	ldr	r3, [pc, #184]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80015cc:	2201      	movs	r2, #1
 80015ce:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80015d0:	4b2c      	ldr	r3, [pc, #176]	; (8001684 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80015d6:	4a29      	ldr	r2, [pc, #164]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d014      	beq.n	8001610 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e6:	f7fe fe09 	bl	80001fc <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ec:	e00a      	b.n	8001604 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ee:	f7fe fe05 	bl	80001fc <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d901      	bls.n	8001604 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e036      	b.n	8001672 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001604:	4b1d      	ldr	r3, [pc, #116]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001606:	6a1b      	ldr	r3, [r3, #32]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d0ee      	beq.n	80015ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001610:	4b1a      	ldr	r3, [pc, #104]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001612:	6a1b      	ldr	r3, [r3, #32]
 8001614:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	4917      	ldr	r1, [pc, #92]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800161e:	4313      	orrs	r3, r2
 8001620:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001622:	7dfb      	ldrb	r3, [r7, #23]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d105      	bne.n	8001634 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001628:	4b14      	ldr	r3, [pc, #80]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800162a:	69db      	ldr	r3, [r3, #28]
 800162c:	4a13      	ldr	r2, [pc, #76]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800162e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001632:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0302 	and.w	r3, r3, #2
 800163c:	2b00      	cmp	r3, #0
 800163e:	d008      	beq.n	8001652 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001640:	4b0e      	ldr	r3, [pc, #56]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	490b      	ldr	r1, [pc, #44]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800164e:	4313      	orrs	r3, r2
 8001650:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0310 	and.w	r3, r3, #16
 800165a:	2b00      	cmp	r3, #0
 800165c:	d008      	beq.n	8001670 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800165e:	4b07      	ldr	r3, [pc, #28]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	4904      	ldr	r1, [pc, #16]	; (800167c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800166c:	4313      	orrs	r3, r2
 800166e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40021000 	.word	0x40021000
 8001680:	40007000 	.word	0x40007000
 8001684:	42420440 	.word	0x42420440

08001688 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d101      	bne.n	800169a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e053      	b.n	8001742 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d106      	bne.n	80016ba <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2200      	movs	r2, #0
 80016b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f001 fe5f 	bl	8003378 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2202      	movs	r2, #2
 80016be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80016d0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	431a      	orrs	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	431a      	orrs	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	691b      	ldr	r3, [r3, #16]
 80016e6:	431a      	orrs	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	695b      	ldr	r3, [r3, #20]
 80016ec:	431a      	orrs	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	699b      	ldr	r3, [r3, #24]
 80016f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016f6:	431a      	orrs	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	69db      	ldr	r3, [r3, #28]
 80016fc:	431a      	orrs	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6a1b      	ldr	r3, [r3, #32]
 8001702:	ea42 0103 	orr.w	r1, r2, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	430a      	orrs	r2, r1
 8001710:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	0c1a      	lsrs	r2, r3, #16
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f002 0204 	and.w	r2, r2, #4
 8001720:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	69da      	ldr	r2, [r3, #28]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001730:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2201      	movs	r2, #1
 800173c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d101      	bne.n	800175c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e01d      	b.n	8001798 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b00      	cmp	r3, #0
 8001766:	d106      	bne.n	8001776 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2200      	movs	r2, #0
 800176c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f001 fe4d 	bl	8003410 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2202      	movs	r2, #2
 800177a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3304      	adds	r3, #4
 8001786:	4619      	mov	r1, r3
 8001788:	4610      	mov	r0, r2
 800178a:	f000 f99b 	bl	8001ac4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2201      	movs	r2, #1
 8001792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001796:	2300      	movs	r3, #0
}
 8001798:	4618      	mov	r0, r3
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e01d      	b.n	80017ee <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d106      	bne.n	80017cc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f000 f815 	bl	80017f6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2202      	movs	r2, #2
 80017d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3304      	adds	r3, #4
 80017dc:	4619      	mov	r1, r3
 80017de:	4610      	mov	r0, r2
 80017e0:	f000 f970 	bl	8001ac4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2201      	movs	r2, #1
 80017e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr

08001808 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d101      	bne.n	800181c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e02d      	b.n	8001878 <HAL_TIM_OnePulse_Init+0x70>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001822:	b2db      	uxtb	r3, r3
 8001824:	2b00      	cmp	r3, #0
 8001826:	d106      	bne.n	8001836 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f000 f825 	bl	8001880 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2202      	movs	r2, #2
 800183a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	3304      	adds	r3, #4
 8001846:	4619      	mov	r1, r3
 8001848:	4610      	mov	r0, r2
 800184a:	f000 f93b 	bl	8001ac4 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f022 0208 	bic.w	r2, r2, #8
 800185c:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	6819      	ldr	r1, [r3, #0]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	683a      	ldr	r2, [r7, #0]
 800186a:	430a      	orrs	r2, r1
 800186c:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2201      	movs	r2, #1
 8001872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001876:	2300      	movs	r3, #0
}
 8001878:	4618      	mov	r0, r3
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8001888:	bf00      	nop
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr
	...

08001894 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d101      	bne.n	80018ae <HAL_TIM_OC_ConfigChannel+0x1a>
 80018aa:	2302      	movs	r3, #2
 80018ac:	e04e      	b.n	800194c <HAL_TIM_OC_ConfigChannel+0xb8>
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2201      	movs	r2, #1
 80018b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2202      	movs	r2, #2
 80018ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2b0c      	cmp	r3, #12
 80018c2:	d839      	bhi.n	8001938 <HAL_TIM_OC_ConfigChannel+0xa4>
 80018c4:	a201      	add	r2, pc, #4	; (adr r2, 80018cc <HAL_TIM_OC_ConfigChannel+0x38>)
 80018c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ca:	bf00      	nop
 80018cc:	08001901 	.word	0x08001901
 80018d0:	08001939 	.word	0x08001939
 80018d4:	08001939 	.word	0x08001939
 80018d8:	08001939 	.word	0x08001939
 80018dc:	0800190f 	.word	0x0800190f
 80018e0:	08001939 	.word	0x08001939
 80018e4:	08001939 	.word	0x08001939
 80018e8:	08001939 	.word	0x08001939
 80018ec:	0800191d 	.word	0x0800191d
 80018f0:	08001939 	.word	0x08001939
 80018f4:	08001939 	.word	0x08001939
 80018f8:	08001939 	.word	0x08001939
 80018fc:	0800192b 	.word	0x0800192b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	68b9      	ldr	r1, [r7, #8]
 8001906:	4618      	mov	r0, r3
 8001908:	f000 f93e 	bl	8001b88 <TIM_OC1_SetConfig>
      break;
 800190c:	e015      	b.n	800193a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	68b9      	ldr	r1, [r7, #8]
 8001914:	4618      	mov	r0, r3
 8001916:	f000 f99d 	bl	8001c54 <TIM_OC2_SetConfig>
      break;
 800191a:	e00e      	b.n	800193a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	68b9      	ldr	r1, [r7, #8]
 8001922:	4618      	mov	r0, r3
 8001924:	f000 fa00 	bl	8001d28 <TIM_OC3_SetConfig>
      break;
 8001928:	e007      	b.n	800193a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	68b9      	ldr	r1, [r7, #8]
 8001930:	4618      	mov	r0, r3
 8001932:	f000 fa63 	bl	8001dfc <TIM_OC4_SetConfig>
      break;
 8001936:	e000      	b.n	800193a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8001938:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2200      	movs	r2, #0
 8001946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001964:	2b01      	cmp	r3, #1
 8001966:	d101      	bne.n	800196c <HAL_TIM_ConfigClockSource+0x18>
 8001968:	2302      	movs	r3, #2
 800196a:	e0a6      	b.n	8001aba <HAL_TIM_ConfigClockSource+0x166>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2201      	movs	r2, #1
 8001970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2202      	movs	r2, #2
 8001978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800198a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001992:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	68fa      	ldr	r2, [r7, #12]
 800199a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b40      	cmp	r3, #64	; 0x40
 80019a2:	d067      	beq.n	8001a74 <HAL_TIM_ConfigClockSource+0x120>
 80019a4:	2b40      	cmp	r3, #64	; 0x40
 80019a6:	d80b      	bhi.n	80019c0 <HAL_TIM_ConfigClockSource+0x6c>
 80019a8:	2b10      	cmp	r3, #16
 80019aa:	d073      	beq.n	8001a94 <HAL_TIM_ConfigClockSource+0x140>
 80019ac:	2b10      	cmp	r3, #16
 80019ae:	d802      	bhi.n	80019b6 <HAL_TIM_ConfigClockSource+0x62>
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d06f      	beq.n	8001a94 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80019b4:	e078      	b.n	8001aa8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80019b6:	2b20      	cmp	r3, #32
 80019b8:	d06c      	beq.n	8001a94 <HAL_TIM_ConfigClockSource+0x140>
 80019ba:	2b30      	cmp	r3, #48	; 0x30
 80019bc:	d06a      	beq.n	8001a94 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80019be:	e073      	b.n	8001aa8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80019c0:	2b70      	cmp	r3, #112	; 0x70
 80019c2:	d00d      	beq.n	80019e0 <HAL_TIM_ConfigClockSource+0x8c>
 80019c4:	2b70      	cmp	r3, #112	; 0x70
 80019c6:	d804      	bhi.n	80019d2 <HAL_TIM_ConfigClockSource+0x7e>
 80019c8:	2b50      	cmp	r3, #80	; 0x50
 80019ca:	d033      	beq.n	8001a34 <HAL_TIM_ConfigClockSource+0xe0>
 80019cc:	2b60      	cmp	r3, #96	; 0x60
 80019ce:	d041      	beq.n	8001a54 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80019d0:	e06a      	b.n	8001aa8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80019d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019d6:	d066      	beq.n	8001aa6 <HAL_TIM_ConfigClockSource+0x152>
 80019d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019dc:	d017      	beq.n	8001a0e <HAL_TIM_ConfigClockSource+0xba>
      break;
 80019de:	e063      	b.n	8001aa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6818      	ldr	r0, [r3, #0]
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	6899      	ldr	r1, [r3, #8]
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685a      	ldr	r2, [r3, #4]
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	f000 fac9 	bl	8001f86 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001a02:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	609a      	str	r2, [r3, #8]
      break;
 8001a0c:	e04c      	b.n	8001aa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6818      	ldr	r0, [r3, #0]
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	6899      	ldr	r1, [r3, #8]
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685a      	ldr	r2, [r3, #4]
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	f000 fab2 	bl	8001f86 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	689a      	ldr	r2, [r3, #8]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a30:	609a      	str	r2, [r3, #8]
      break;
 8001a32:	e039      	b.n	8001aa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6818      	ldr	r0, [r3, #0]
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	6859      	ldr	r1, [r3, #4]
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	461a      	mov	r2, r3
 8001a42:	f000 fa29 	bl	8001e98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2150      	movs	r1, #80	; 0x50
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f000 fa80 	bl	8001f52 <TIM_ITRx_SetConfig>
      break;
 8001a52:	e029      	b.n	8001aa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6818      	ldr	r0, [r3, #0]
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	6859      	ldr	r1, [r3, #4]
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	461a      	mov	r2, r3
 8001a62:	f000 fa47 	bl	8001ef4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2160      	movs	r1, #96	; 0x60
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f000 fa70 	bl	8001f52 <TIM_ITRx_SetConfig>
      break;
 8001a72:	e019      	b.n	8001aa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6818      	ldr	r0, [r3, #0]
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	6859      	ldr	r1, [r3, #4]
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	461a      	mov	r2, r3
 8001a82:	f000 fa09 	bl	8001e98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2140      	movs	r1, #64	; 0x40
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f000 fa60 	bl	8001f52 <TIM_ITRx_SetConfig>
      break;
 8001a92:	e009      	b.n	8001aa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4610      	mov	r0, r2
 8001aa0:	f000 fa57 	bl	8001f52 <TIM_ITRx_SetConfig>
      break;
 8001aa4:	e000      	b.n	8001aa8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001aa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
	...

08001ac4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a29      	ldr	r2, [pc, #164]	; (8001b7c <TIM_Base_SetConfig+0xb8>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d00b      	beq.n	8001af4 <TIM_Base_SetConfig+0x30>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ae2:	d007      	beq.n	8001af4 <TIM_Base_SetConfig+0x30>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a26      	ldr	r2, [pc, #152]	; (8001b80 <TIM_Base_SetConfig+0xbc>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d003      	beq.n	8001af4 <TIM_Base_SetConfig+0x30>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a25      	ldr	r2, [pc, #148]	; (8001b84 <TIM_Base_SetConfig+0xc0>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d108      	bne.n	8001b06 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001afa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	68fa      	ldr	r2, [r7, #12]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a1c      	ldr	r2, [pc, #112]	; (8001b7c <TIM_Base_SetConfig+0xb8>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d00b      	beq.n	8001b26 <TIM_Base_SetConfig+0x62>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b14:	d007      	beq.n	8001b26 <TIM_Base_SetConfig+0x62>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a19      	ldr	r2, [pc, #100]	; (8001b80 <TIM_Base_SetConfig+0xbc>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d003      	beq.n	8001b26 <TIM_Base_SetConfig+0x62>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a18      	ldr	r2, [pc, #96]	; (8001b84 <TIM_Base_SetConfig+0xc0>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d108      	bne.n	8001b38 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	68fa      	ldr	r2, [r7, #12]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68fa      	ldr	r2, [r7, #12]
 8001b4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	689a      	ldr	r2, [r3, #8]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a07      	ldr	r2, [pc, #28]	; (8001b7c <TIM_Base_SetConfig+0xb8>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d103      	bne.n	8001b6c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	691a      	ldr	r2, [r3, #16]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	615a      	str	r2, [r3, #20]
}
 8001b72:	bf00      	nop
 8001b74:	3714      	adds	r7, #20
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr
 8001b7c:	40012c00 	.word	0x40012c00
 8001b80:	40000400 	.word	0x40000400
 8001b84:	40000800 	.word	0x40000800

08001b88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b087      	sub	sp, #28
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	f023 0201 	bic.w	r2, r3, #1
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	699b      	ldr	r3, [r3, #24]
 8001bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f023 0303 	bic.w	r3, r3, #3
 8001bbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	68fa      	ldr	r2, [r7, #12]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	f023 0302 	bic.w	r3, r3, #2
 8001bd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	697a      	ldr	r2, [r7, #20]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4a1c      	ldr	r2, [pc, #112]	; (8001c50 <TIM_OC1_SetConfig+0xc8>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d10c      	bne.n	8001bfe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	f023 0308 	bic.w	r3, r3, #8
 8001bea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	697a      	ldr	r2, [r7, #20]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	f023 0304 	bic.w	r3, r3, #4
 8001bfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a13      	ldr	r2, [pc, #76]	; (8001c50 <TIM_OC1_SetConfig+0xc8>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d111      	bne.n	8001c2a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001c14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	693a      	ldr	r2, [r7, #16]
 8001c2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	68fa      	ldr	r2, [r7, #12]
 8001c34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685a      	ldr	r2, [r3, #4]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	697a      	ldr	r2, [r7, #20]
 8001c42:	621a      	str	r2, [r3, #32]
}
 8001c44:	bf00      	nop
 8001c46:	371c      	adds	r7, #28
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	40012c00 	.word	0x40012c00

08001c54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b087      	sub	sp, #28
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a1b      	ldr	r3, [r3, #32]
 8001c62:	f023 0210 	bic.w	r2, r3, #16
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6a1b      	ldr	r3, [r3, #32]
 8001c6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001c82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	021b      	lsls	r3, r3, #8
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	f023 0320 	bic.w	r3, r3, #32
 8001c9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	011b      	lsls	r3, r3, #4
 8001ca6:	697a      	ldr	r2, [r7, #20]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a1d      	ldr	r2, [pc, #116]	; (8001d24 <TIM_OC2_SetConfig+0xd0>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d10d      	bne.n	8001cd0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001cba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	011b      	lsls	r3, r3, #4
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001cce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a14      	ldr	r2, [pc, #80]	; (8001d24 <TIM_OC2_SetConfig+0xd0>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d113      	bne.n	8001d00 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001cde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001ce6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	695b      	ldr	r3, [r3, #20]
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685a      	ldr	r2, [r3, #4]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	621a      	str	r2, [r3, #32]
}
 8001d1a:	bf00      	nop
 8001d1c:	371c      	adds	r7, #28
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr
 8001d24:	40012c00 	.word	0x40012c00

08001d28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b087      	sub	sp, #28
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6a1b      	ldr	r3, [r3, #32]
 8001d36:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6a1b      	ldr	r3, [r3, #32]
 8001d42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f023 0303 	bic.w	r3, r3, #3
 8001d5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	68fa      	ldr	r2, [r7, #12]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001d70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	021b      	lsls	r3, r3, #8
 8001d78:	697a      	ldr	r2, [r7, #20]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a1d      	ldr	r2, [pc, #116]	; (8001df8 <TIM_OC3_SetConfig+0xd0>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d10d      	bne.n	8001da2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001d8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	021b      	lsls	r3, r3, #8
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001da0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4a14      	ldr	r2, [pc, #80]	; (8001df8 <TIM_OC3_SetConfig+0xd0>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d113      	bne.n	8001dd2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001db0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001db8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	011b      	lsls	r3, r3, #4
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	011b      	lsls	r3, r3, #4
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685a      	ldr	r2, [r3, #4]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	621a      	str	r2, [r3, #32]
}
 8001dec:	bf00      	nop
 8001dee:	371c      	adds	r7, #28
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bc80      	pop	{r7}
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	40012c00 	.word	0x40012c00

08001dfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b087      	sub	sp, #28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a1b      	ldr	r3, [r3, #32]
 8001e0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001e2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	021b      	lsls	r3, r3, #8
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	031b      	lsls	r3, r3, #12
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4a0f      	ldr	r2, [pc, #60]	; (8001e94 <TIM_OC4_SetConfig+0x98>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d109      	bne.n	8001e70 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	695b      	ldr	r3, [r3, #20]
 8001e68:	019b      	lsls	r3, r3, #6
 8001e6a:	697a      	ldr	r2, [r7, #20]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	68fa      	ldr	r2, [r7, #12]
 8001e7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685a      	ldr	r2, [r3, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	621a      	str	r2, [r3, #32]
}
 8001e8a:	bf00      	nop
 8001e8c:	371c      	adds	r7, #28
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bc80      	pop	{r7}
 8001e92:	4770      	bx	lr
 8001e94:	40012c00 	.word	0x40012c00

08001e98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b087      	sub	sp, #28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
 8001ea8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	6a1b      	ldr	r3, [r3, #32]
 8001eae:	f023 0201 	bic.w	r2, r3, #1
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ec2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	011b      	lsls	r3, r3, #4
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	f023 030a 	bic.w	r3, r3, #10
 8001ed4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001ed6:	697a      	ldr	r2, [r7, #20]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	621a      	str	r2, [r3, #32]
}
 8001eea:	bf00      	nop
 8001eec:	371c      	adds	r7, #28
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b087      	sub	sp, #28
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	6a1b      	ldr	r3, [r3, #32]
 8001f04:	f023 0210 	bic.w	r2, r3, #16
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6a1b      	ldr	r3, [r3, #32]
 8001f16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001f1e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	031b      	lsls	r3, r3, #12
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001f30:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	011b      	lsls	r3, r3, #4
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	697a      	ldr	r2, [r7, #20]
 8001f40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	621a      	str	r2, [r3, #32]
}
 8001f48:	bf00      	nop
 8001f4a:	371c      	adds	r7, #28
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bc80      	pop	{r7}
 8001f50:	4770      	bx	lr

08001f52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001f52:	b480      	push	{r7}
 8001f54:	b085      	sub	sp, #20
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
 8001f5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001f6a:	683a      	ldr	r2, [r7, #0]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	f043 0307 	orr.w	r3, r3, #7
 8001f74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	609a      	str	r2, [r3, #8]
}
 8001f7c:	bf00      	nop
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr

08001f86 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f86:	b480      	push	{r7}
 8001f88:	b087      	sub	sp, #28
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	60f8      	str	r0, [r7, #12]
 8001f8e:	60b9      	str	r1, [r7, #8]
 8001f90:	607a      	str	r2, [r7, #4]
 8001f92:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001fa0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	021a      	lsls	r2, r3, #8
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	609a      	str	r2, [r3, #8]
}
 8001fba:	bf00      	nop
 8001fbc:	371c      	adds	r7, #28
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bc80      	pop	{r7}
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d101      	bne.n	8001fdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001fd8:	2302      	movs	r3, #2
 8001fda:	e032      	b.n	8002042 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002002:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	4313      	orrs	r3, r2
 800200c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002014:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	68ba      	ldr	r2, [r7, #8]
 800201c:	4313      	orrs	r3, r2
 800201e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002040:	2300      	movs	r3, #0
}
 8002042:	4618      	mov	r0, r3
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002056:	2300      	movs	r3, #0
 8002058:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002060:	2b01      	cmp	r3, #1
 8002062:	d101      	bne.n	8002068 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002064:	2302      	movs	r3, #2
 8002066:	e03d      	b.n	80020e4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	4313      	orrs	r3, r2
 800207c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	4313      	orrs	r3, r2
 800208a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	4313      	orrs	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	695b      	ldr	r3, [r3, #20]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	69db      	ldr	r3, [r3, #28]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80020e2:	2300      	movs	r3, #0
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3714      	adds	r7, #20
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr

080020ee <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b082      	sub	sp, #8
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d101      	bne.n	8002100 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e03f      	b.n	8002180 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002106:	b2db      	uxtb	r3, r3
 8002108:	2b00      	cmp	r3, #0
 800210a:	d106      	bne.n	800211a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f001 f999 	bl	800344c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2224      	movs	r2, #36	; 0x24
 800211e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68da      	ldr	r2, [r3, #12]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002130:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f000 f828 	bl	8002188 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	691a      	ldr	r2, [r3, #16]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002146:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	695a      	ldr	r2, [r3, #20]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002156:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68da      	ldr	r2, [r3, #12]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002166:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2220      	movs	r2, #32
 8002172:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2220      	movs	r2, #32
 800217a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	430a      	orrs	r2, r1
 80021a4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689a      	ldr	r2, [r3, #8]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	431a      	orrs	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	695b      	ldr	r3, [r3, #20]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80021c2:	f023 030c 	bic.w	r3, r3, #12
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	6812      	ldr	r2, [r2, #0]
 80021ca:	68f9      	ldr	r1, [r7, #12]
 80021cc:	430b      	orrs	r3, r1
 80021ce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	695b      	ldr	r3, [r3, #20]
 80021d6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	699a      	ldr	r2, [r3, #24]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a52      	ldr	r2, [pc, #328]	; (8002334 <UART_SetConfig+0x1ac>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d14e      	bne.n	800228e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80021f0:	f7ff f962 	bl	80014b8 <HAL_RCC_GetPCLK2Freq>
 80021f4:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021f6:	68ba      	ldr	r2, [r7, #8]
 80021f8:	4613      	mov	r3, r2
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	4413      	add	r3, r2
 80021fe:	009a      	lsls	r2, r3, #2
 8002200:	441a      	add	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	fbb2 f3f3 	udiv	r3, r2, r3
 800220c:	4a4a      	ldr	r2, [pc, #296]	; (8002338 <UART_SetConfig+0x1b0>)
 800220e:	fba2 2303 	umull	r2, r3, r2, r3
 8002212:	095b      	lsrs	r3, r3, #5
 8002214:	0119      	lsls	r1, r3, #4
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	4613      	mov	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4413      	add	r3, r2
 800221e:	009a      	lsls	r2, r3, #2
 8002220:	441a      	add	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	fbb2 f2f3 	udiv	r2, r2, r3
 800222c:	4b42      	ldr	r3, [pc, #264]	; (8002338 <UART_SetConfig+0x1b0>)
 800222e:	fba3 0302 	umull	r0, r3, r3, r2
 8002232:	095b      	lsrs	r3, r3, #5
 8002234:	2064      	movs	r0, #100	; 0x64
 8002236:	fb00 f303 	mul.w	r3, r0, r3
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	011b      	lsls	r3, r3, #4
 800223e:	3332      	adds	r3, #50	; 0x32
 8002240:	4a3d      	ldr	r2, [pc, #244]	; (8002338 <UART_SetConfig+0x1b0>)
 8002242:	fba2 2303 	umull	r2, r3, r2, r3
 8002246:	095b      	lsrs	r3, r3, #5
 8002248:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800224c:	4419      	add	r1, r3
 800224e:	68ba      	ldr	r2, [r7, #8]
 8002250:	4613      	mov	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	009a      	lsls	r2, r3, #2
 8002258:	441a      	add	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	fbb2 f2f3 	udiv	r2, r2, r3
 8002264:	4b34      	ldr	r3, [pc, #208]	; (8002338 <UART_SetConfig+0x1b0>)
 8002266:	fba3 0302 	umull	r0, r3, r3, r2
 800226a:	095b      	lsrs	r3, r3, #5
 800226c:	2064      	movs	r0, #100	; 0x64
 800226e:	fb00 f303 	mul.w	r3, r0, r3
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	011b      	lsls	r3, r3, #4
 8002276:	3332      	adds	r3, #50	; 0x32
 8002278:	4a2f      	ldr	r2, [pc, #188]	; (8002338 <UART_SetConfig+0x1b0>)
 800227a:	fba2 2303 	umull	r2, r3, r2, r3
 800227e:	095b      	lsrs	r3, r3, #5
 8002280:	f003 020f 	and.w	r2, r3, #15
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	440a      	add	r2, r1
 800228a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800228c:	e04d      	b.n	800232a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800228e:	f7ff f8ff 	bl	8001490 <HAL_RCC_GetPCLK1Freq>
 8002292:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002294:	68ba      	ldr	r2, [r7, #8]
 8002296:	4613      	mov	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4413      	add	r3, r2
 800229c:	009a      	lsls	r2, r3, #2
 800229e:	441a      	add	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022aa:	4a23      	ldr	r2, [pc, #140]	; (8002338 <UART_SetConfig+0x1b0>)
 80022ac:	fba2 2303 	umull	r2, r3, r2, r3
 80022b0:	095b      	lsrs	r3, r3, #5
 80022b2:	0119      	lsls	r1, r3, #4
 80022b4:	68ba      	ldr	r2, [r7, #8]
 80022b6:	4613      	mov	r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	4413      	add	r3, r2
 80022bc:	009a      	lsls	r2, r3, #2
 80022be:	441a      	add	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80022ca:	4b1b      	ldr	r3, [pc, #108]	; (8002338 <UART_SetConfig+0x1b0>)
 80022cc:	fba3 0302 	umull	r0, r3, r3, r2
 80022d0:	095b      	lsrs	r3, r3, #5
 80022d2:	2064      	movs	r0, #100	; 0x64
 80022d4:	fb00 f303 	mul.w	r3, r0, r3
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	011b      	lsls	r3, r3, #4
 80022dc:	3332      	adds	r3, #50	; 0x32
 80022de:	4a16      	ldr	r2, [pc, #88]	; (8002338 <UART_SetConfig+0x1b0>)
 80022e0:	fba2 2303 	umull	r2, r3, r2, r3
 80022e4:	095b      	lsrs	r3, r3, #5
 80022e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022ea:	4419      	add	r1, r3
 80022ec:	68ba      	ldr	r2, [r7, #8]
 80022ee:	4613      	mov	r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	4413      	add	r3, r2
 80022f4:	009a      	lsls	r2, r3, #2
 80022f6:	441a      	add	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8002302:	4b0d      	ldr	r3, [pc, #52]	; (8002338 <UART_SetConfig+0x1b0>)
 8002304:	fba3 0302 	umull	r0, r3, r3, r2
 8002308:	095b      	lsrs	r3, r3, #5
 800230a:	2064      	movs	r0, #100	; 0x64
 800230c:	fb00 f303 	mul.w	r3, r0, r3
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	011b      	lsls	r3, r3, #4
 8002314:	3332      	adds	r3, #50	; 0x32
 8002316:	4a08      	ldr	r2, [pc, #32]	; (8002338 <UART_SetConfig+0x1b0>)
 8002318:	fba2 2303 	umull	r2, r3, r2, r3
 800231c:	095b      	lsrs	r3, r3, #5
 800231e:	f003 020f 	and.w	r2, r3, #15
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	440a      	add	r2, r1
 8002328:	609a      	str	r2, [r3, #8]
}
 800232a:	bf00      	nop
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40013800 	.word	0x40013800
 8002338:	51eb851f 	.word	0x51eb851f

0800233c <simple_delay_ms>:




void simple_delay_ms(const uint16_t ms)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	80fb      	strh	r3, [r7, #6]
  uint32_t i = ms * 7200;
 8002346:	88fb      	ldrh	r3, [r7, #6]
 8002348:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 800234c:	fb02 f303 	mul.w	r3, r2, r3
 8002350:	60fb      	str	r3, [r7, #12]
  while (i-- > 0) {
 8002352:	e000      	b.n	8002356 <simple_delay_ms+0x1a>
    asm("nop");
 8002354:	bf00      	nop
  while (i-- > 0) {
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	1e5a      	subs	r2, r3, #1
 800235a:	60fa      	str	r2, [r7, #12]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1f9      	bne.n	8002354 <simple_delay_ms+0x18>
  }
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	bc80      	pop	{r7}
 8002368:	4770      	bx	lr

0800236a <simple_delay_us>:

void simple_delay_us(const uint16_t us)
{
 800236a:	b480      	push	{r7}
 800236c:	b085      	sub	sp, #20
 800236e:	af00      	add	r7, sp, #0
 8002370:	4603      	mov	r3, r0
 8002372:	80fb      	strh	r3, [r7, #6]
  uint16_t i = us * 7;
 8002374:	88fb      	ldrh	r3, [r7, #6]
 8002376:	461a      	mov	r2, r3
 8002378:	00d2      	lsls	r2, r2, #3
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	81fb      	strh	r3, [r7, #14]
  while (i-- > 0) {
 800237e:	e000      	b.n	8002382 <simple_delay_us+0x18>
    asm("nop");
 8002380:	bf00      	nop
  while (i-- > 0) {
 8002382:	89fb      	ldrh	r3, [r7, #14]
 8002384:	1e5a      	subs	r2, r3, #1
 8002386:	81fa      	strh	r2, [r7, #14]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1f9      	bne.n	8002380 <simple_delay_us+0x16>
  }
}
 800238c:	bf00      	nop
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	bc80      	pop	{r7}
 8002394:	4770      	bx	lr

08002396 <crc8>:
 *      Author: kowma
 */
#include "main.h"
#include "ds18b20.h"

unsigned char crc8(void const *mem, size_t len) {
 8002396:	b480      	push	{r7}
 8002398:	b087      	sub	sp, #28
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
 800239e:	6039      	str	r1, [r7, #0]
	uint8_t crc = 0;
 80023a0:	2300      	movs	r3, #0
 80023a2:	75fb      	strb	r3, [r7, #23]
	unsigned char const *data = mem;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	613b      	str	r3, [r7, #16]

		while (len--) {
 80023a8:	e022      	b.n	80023f0 <crc8+0x5a>
			uint8_t inbyte = *data++;
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1c5a      	adds	r2, r3, #1
 80023ae:	613a      	str	r2, [r7, #16]
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	73fb      	strb	r3, [r7, #15]
			for (uint8_t i = 8; i; i--) {
 80023b4:	2308      	movs	r3, #8
 80023b6:	73bb      	strb	r3, [r7, #14]
 80023b8:	e017      	b.n	80023ea <crc8+0x54>
				uint8_t mix = (crc ^ inbyte) & 0x01;
 80023ba:	7dfa      	ldrb	r2, [r7, #23]
 80023bc:	7bfb      	ldrb	r3, [r7, #15]
 80023be:	4053      	eors	r3, r2
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	737b      	strb	r3, [r7, #13]
				crc >>= 1;
 80023c8:	7dfb      	ldrb	r3, [r7, #23]
 80023ca:	085b      	lsrs	r3, r3, #1
 80023cc:	75fb      	strb	r3, [r7, #23]
				if (mix) crc ^= 0x8C;
 80023ce:	7b7b      	ldrb	r3, [r7, #13]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d004      	beq.n	80023de <crc8+0x48>
 80023d4:	7dfb      	ldrb	r3, [r7, #23]
 80023d6:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 80023da:	43db      	mvns	r3, r3
 80023dc:	75fb      	strb	r3, [r7, #23]
				inbyte >>= 1;
 80023de:	7bfb      	ldrb	r3, [r7, #15]
 80023e0:	085b      	lsrs	r3, r3, #1
 80023e2:	73fb      	strb	r3, [r7, #15]
			for (uint8_t i = 8; i; i--) {
 80023e4:	7bbb      	ldrb	r3, [r7, #14]
 80023e6:	3b01      	subs	r3, #1
 80023e8:	73bb      	strb	r3, [r7, #14]
 80023ea:	7bbb      	ldrb	r3, [r7, #14]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1e4      	bne.n	80023ba <crc8+0x24>
		while (len--) {
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	1e5a      	subs	r2, r3, #1
 80023f4:	603a      	str	r2, [r7, #0]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d1d7      	bne.n	80023aa <crc8+0x14>
			}
		}
		return crc;
 80023fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	371c      	adds	r7, #28
 8002400:	46bd      	mov	sp, r7
 8002402:	bc80      	pop	{r7}
 8002404:	4770      	bx	lr
	...

08002408 <oneWire_direction_set>:
}scratchpad[MAX_DS18B20_SENSORS_AMOUNT];



void oneWire_direction_set(uint8_t direction)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef	GPIO_InitStruct;
	if(direction == ONE_WIRE_BUS_INPUT)
 8002412:	79fb      	ldrb	r3, [r7, #7]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d10e      	bne.n	8002436 <oneWire_direction_set+0x2e>
	{
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // Set as input
 8002418:	2300      	movs	r3, #0
 800241a:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 800241c:	2300      	movs	r3, #0
 800241e:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8002420:	2301      	movs	r3, #1
 8002422:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pin = ONE_WIRE_DATA1_Pin ;// Pin for 1-Wire bus
 8002424:	2308      	movs	r3, #8
 8002426:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_Init(ONE_WIRE_DATA1_GPIO_Port, &GPIO_InitStruct); // Reinitialize
 8002428:	f107 0308 	add.w	r3, r7, #8
 800242c:	4619      	mov	r1, r3
 800242e:	480c      	ldr	r0, [pc, #48]	; (8002460 <oneWire_direction_set+0x58>)
 8002430:	f7fe fae6 	bl	8000a00 <HAL_GPIO_Init>
	else
	{
		// error
	}

}
 8002434:	e010      	b.n	8002458 <oneWire_direction_set+0x50>
	else if(direction ==  ONE_WIRE_BUS_OUTPUT)
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	2b02      	cmp	r3, #2
 800243a:	d10d      	bne.n	8002458 <oneWire_direction_set+0x50>
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; // Set as open-drain output
 800243c:	2311      	movs	r3, #17
 800243e:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 8002440:	2300      	movs	r3, #0
 8002442:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8002444:	2301      	movs	r3, #1
 8002446:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pin = ONE_WIRE_DATA1_Pin; // Pin for 1-Wire bus
 8002448:	2308      	movs	r3, #8
 800244a:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_Init(ONE_WIRE_DATA1_GPIO_Port, &GPIO_InitStruct); // Reinitialize
 800244c:	f107 0308 	add.w	r3, r7, #8
 8002450:	4619      	mov	r1, r3
 8002452:	4803      	ldr	r0, [pc, #12]	; (8002460 <oneWire_direction_set+0x58>)
 8002454:	f7fe fad4 	bl	8000a00 <HAL_GPIO_Init>
}
 8002458:	bf00      	nop
 800245a:	3718      	adds	r7, #24
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40010800 	.word	0x40010800

08002464 <oneWire_init>:

uint8_t oneWire_init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
	uint8_t i;
	//TIM2->CR1 |= (1<<3); //OPM
	oneWire_direction_set(ONE_WIRE_BUS_OUTPUT);
 800246a:	2002      	movs	r0, #2
 800246c:	f7ff ffcc 	bl	8002408 <oneWire_direction_set>
	ONE_WIRE_DATA1_GPIO_Port->ODR &= ~ONE_WIRE_DATA1_Pin;
 8002470:	4b11      	ldr	r3, [pc, #68]	; (80024b8 <oneWire_init+0x54>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	4a10      	ldr	r2, [pc, #64]	; (80024b8 <oneWire_init+0x54>)
 8002476:	f023 0308 	bic.w	r3, r3, #8
 800247a:	60d3      	str	r3, [r2, #12]
	simple_delay_us(500);
 800247c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002480:	f7ff ff73 	bl	800236a <simple_delay_us>

	oneWire_direction_set(ONE_WIRE_BUS_INPUT);
 8002484:	2001      	movs	r0, #1
 8002486:	f7ff ffbf 	bl	8002408 <oneWire_direction_set>
	simple_delay_us(70);
 800248a:	2046      	movs	r0, #70	; 0x46
 800248c:	f7ff ff6d 	bl	800236a <simple_delay_us>

	if(ONE_WIRE_DATA1_GPIO_Port->IDR & ONE_WIRE_DATA1_Pin) // if 0 - then there is devices on bus
 8002490:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <oneWire_init+0x54>)
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f003 0308 	and.w	r3, r3, #8
 8002498:	2b00      	cmp	r3, #0
 800249a:	d002      	beq.n	80024a2 <oneWire_init+0x3e>
	{
		i = ONE_WIRE_PRESENCE_FAIL;
 800249c:	2300      	movs	r3, #0
 800249e:	71fb      	strb	r3, [r7, #7]
 80024a0:	e001      	b.n	80024a6 <oneWire_init+0x42>
	}
	else i = ONE_WIRE_PRESENCE_SUCCESS;
 80024a2:	2301      	movs	r3, #1
 80024a4:	71fb      	strb	r3, [r7, #7]
	simple_delay_us(410);
 80024a6:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 80024aa:	f7ff ff5e 	bl	800236a <simple_delay_us>
	return i;
 80024ae:	79fb      	ldrb	r3, [r7, #7]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40010800 	.word	0x40010800

080024bc <oneWire_writeBit>:

void oneWire_writeBit(uint8_t value)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	71fb      	strb	r3, [r7, #7]
	ONE_WIRE_DATA1_GPIO_Port->ODR &= ~ONE_WIRE_DATA1_Pin; // todo check
 80024c6:	4b11      	ldr	r3, [pc, #68]	; (800250c <oneWire_writeBit+0x50>)
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	4a10      	ldr	r2, [pc, #64]	; (800250c <oneWire_writeBit+0x50>)
 80024cc:	f023 0308 	bic.w	r3, r3, #8
 80024d0:	60d3      	str	r3, [r2, #12]
	oneWire_direction_set(ONE_WIRE_BUS_OUTPUT);
 80024d2:	2002      	movs	r0, #2
 80024d4:	f7ff ff98 	bl	8002408 <oneWire_direction_set>
	if(value)
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d009      	beq.n	80024f2 <oneWire_writeBit+0x36>
	{
		simple_delay_us(6);
 80024de:	2006      	movs	r0, #6
 80024e0:	f7ff ff43 	bl	800236a <simple_delay_us>
		oneWire_direction_set(ONE_WIRE_BUS_INPUT);
 80024e4:	2001      	movs	r0, #1
 80024e6:	f7ff ff8f 	bl	8002408 <oneWire_direction_set>
		simple_delay_us(64);
 80024ea:	2040      	movs	r0, #64	; 0x40
 80024ec:	f7ff ff3d 	bl	800236a <simple_delay_us>
	{
		simple_delay_us(60);
		oneWire_direction_set(ONE_WIRE_BUS_INPUT);
		simple_delay_us(10);
	}
}
 80024f0:	e008      	b.n	8002504 <oneWire_writeBit+0x48>
		simple_delay_us(60);
 80024f2:	203c      	movs	r0, #60	; 0x3c
 80024f4:	f7ff ff39 	bl	800236a <simple_delay_us>
		oneWire_direction_set(ONE_WIRE_BUS_INPUT);
 80024f8:	2001      	movs	r0, #1
 80024fa:	f7ff ff85 	bl	8002408 <oneWire_direction_set>
		simple_delay_us(10);
 80024fe:	200a      	movs	r0, #10
 8002500:	f7ff ff33 	bl	800236a <simple_delay_us>
}
 8002504:	bf00      	nop
 8002506:	3708      	adds	r7, #8
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40010800 	.word	0x40010800

08002510 <oneWire_writeByte>:
void oneWire_writeByte(uint8_t byte)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	4603      	mov	r3, r0
 8002518:	71fb      	strb	r3, [r7, #7]
	oneWire_direction_set(ONE_WIRE_BUS_OUTPUT);
 800251a:	2002      	movs	r0, #2
 800251c:	f7ff ff74 	bl	8002408 <oneWire_direction_set>
	ONE_WIRE_DATA1_GPIO_Port->ODR &= ~ONE_WIRE_DATA1_Pin;
 8002520:	4b0f      	ldr	r3, [pc, #60]	; (8002560 <oneWire_writeByte+0x50>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	4a0e      	ldr	r2, [pc, #56]	; (8002560 <oneWire_writeByte+0x50>)
 8002526:	f023 0308 	bic.w	r3, r3, #8
 800252a:	60d3      	str	r3, [r2, #12]
	for(uint8_t i=0; i<8; i++){
 800252c:	2300      	movs	r3, #0
 800252e:	73fb      	strb	r3, [r7, #15]
 8002530:	e00f      	b.n	8002552 <oneWire_writeByte+0x42>
		oneWire_writeBit(byte & 1<<i);
 8002532:	7bfb      	ldrb	r3, [r7, #15]
 8002534:	2201      	movs	r2, #1
 8002536:	fa02 f303 	lsl.w	r3, r2, r3
 800253a:	b25a      	sxtb	r2, r3
 800253c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002540:	4013      	ands	r3, r2
 8002542:	b25b      	sxtb	r3, r3
 8002544:	b2db      	uxtb	r3, r3
 8002546:	4618      	mov	r0, r3
 8002548:	f7ff ffb8 	bl	80024bc <oneWire_writeBit>
	for(uint8_t i=0; i<8; i++){
 800254c:	7bfb      	ldrb	r3, [r7, #15]
 800254e:	3301      	adds	r3, #1
 8002550:	73fb      	strb	r3, [r7, #15]
 8002552:	7bfb      	ldrb	r3, [r7, #15]
 8002554:	2b07      	cmp	r3, #7
 8002556:	d9ec      	bls.n	8002532 <oneWire_writeByte+0x22>
	}
}
 8002558:	bf00      	nop
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	40010800 	.word	0x40010800

08002564 <oneWire_readbit>:

uint8_t oneWire_readbit(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	oneWire_direction_set(ONE_WIRE_BUS_OUTPUT);
 8002568:	2002      	movs	r0, #2
 800256a:	f7ff ff4d 	bl	8002408 <oneWire_direction_set>
	ONE_WIRE_DATA1_GPIO_Port->ODR &= ~ONE_WIRE_DATA1_Pin;
 800256e:	4b10      	ldr	r3, [pc, #64]	; (80025b0 <oneWire_readbit+0x4c>)
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	4a0f      	ldr	r2, [pc, #60]	; (80025b0 <oneWire_readbit+0x4c>)
 8002574:	f023 0308 	bic.w	r3, r3, #8
 8002578:	60d3      	str	r3, [r2, #12]
	simple_delay_us(2);
 800257a:	2002      	movs	r0, #2
 800257c:	f7ff fef5 	bl	800236a <simple_delay_us>
	oneWire_direction_set(ONE_WIRE_BUS_INPUT);
 8002580:	2001      	movs	r0, #1
 8002582:	f7ff ff41 	bl	8002408 <oneWire_direction_set>
	simple_delay_us(10);
 8002586:	200a      	movs	r0, #10
 8002588:	f7ff feef 	bl	800236a <simple_delay_us>
	if(ONE_WIRE_DATA1_GPIO_Port->IDR & ONE_WIRE_DATA1_Pin)
 800258c:	4b08      	ldr	r3, [pc, #32]	; (80025b0 <oneWire_readbit+0x4c>)
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f003 0308 	and.w	r3, r3, #8
 8002594:	2b00      	cmp	r3, #0
 8002596:	d004      	beq.n	80025a2 <oneWire_readbit+0x3e>
	{
		simple_delay_us(60);
 8002598:	203c      	movs	r0, #60	; 0x3c
 800259a:	f7ff fee6 	bl	800236a <simple_delay_us>
		return 1;
 800259e:	2301      	movs	r3, #1
 80025a0:	e003      	b.n	80025aa <oneWire_readbit+0x46>
	}
	else{
		simple_delay_us(60);
 80025a2:	203c      	movs	r0, #60	; 0x3c
 80025a4:	f7ff fee1 	bl	800236a <simple_delay_us>
		return 0;
 80025a8:	2300      	movs	r3, #0
	}
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	40010800 	.word	0x40010800

080025b4 <write_data_to_struct>:
	}
	return devices_counter;
}

void write_data_to_struct(uint8_t bit_cnt, uint8_t bit_data, uint8_t deviceNo)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	71fb      	strb	r3, [r7, #7]
 80025be:	460b      	mov	r3, r1
 80025c0:	71bb      	strb	r3, [r7, #6]
 80025c2:	4613      	mov	r3, r2
 80025c4:	717b      	strb	r3, [r7, #5]
	if(bit_cnt < 8) // write to family no
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	2b07      	cmp	r3, #7
 80025ca:	d815      	bhi.n	80025f8 <write_data_to_struct+0x44>
	{
		 if(bit_data) rom_address[deviceNo].ROM_FAMILY_NO |= (1 << bit_cnt);
 80025cc:	79bb      	ldrb	r3, [r7, #6]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d06e      	beq.n	80026b0 <write_data_to_struct+0xfc>
 80025d2:	797b      	ldrb	r3, [r7, #5]
 80025d4:	4a39      	ldr	r2, [pc, #228]	; (80026bc <write_data_to_struct+0x108>)
 80025d6:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	b25a      	sxtb	r2, r3
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	2101      	movs	r1, #1
 80025e2:	fa01 f303 	lsl.w	r3, r1, r3
 80025e6:	b25b      	sxtb	r3, r3
 80025e8:	4313      	orrs	r3, r2
 80025ea:	b25a      	sxtb	r2, r3
 80025ec:	797b      	ldrb	r3, [r7, #5]
 80025ee:	b2d1      	uxtb	r1, r2
 80025f0:	4a32      	ldr	r2, [pc, #200]	; (80026bc <write_data_to_struct+0x108>)
 80025f2:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
	}
	else if( bit_cnt >= 56) // CRC
	{
		if(bit_data) rom_address[deviceNo].ROM_CRC |= (1 << (bit_cnt - 56));
	}
}
 80025f6:	e05b      	b.n	80026b0 <write_data_to_struct+0xfc>
	else if( (bit_cnt >= 8) && (bit_cnt < 40)) // Serial no first half
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	2b07      	cmp	r3, #7
 80025fc:	d919      	bls.n	8002632 <write_data_to_struct+0x7e>
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	2b27      	cmp	r3, #39	; 0x27
 8002602:	d816      	bhi.n	8002632 <write_data_to_struct+0x7e>
		if(bit_data) rom_address[deviceNo].ROM_NO_FIRST_HALF |= (1 << (bit_cnt - 8));
 8002604:	79bb      	ldrb	r3, [r7, #6]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d052      	beq.n	80026b0 <write_data_to_struct+0xfc>
 800260a:	797b      	ldrb	r3, [r7, #5]
 800260c:	4a2b      	ldr	r2, [pc, #172]	; (80026bc <write_data_to_struct+0x108>)
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	4413      	add	r3, r2
 8002612:	f8d3 2001 	ldr.w	r2, [r3, #1]
 8002616:	79fb      	ldrb	r3, [r7, #7]
 8002618:	3b08      	subs	r3, #8
 800261a:	2101      	movs	r1, #1
 800261c:	fa01 f303 	lsl.w	r3, r1, r3
 8002620:	4619      	mov	r1, r3
 8002622:	797b      	ldrb	r3, [r7, #5]
 8002624:	430a      	orrs	r2, r1
 8002626:	4925      	ldr	r1, [pc, #148]	; (80026bc <write_data_to_struct+0x108>)
 8002628:	00db      	lsls	r3, r3, #3
 800262a:	440b      	add	r3, r1
 800262c:	f8c3 2001 	str.w	r2, [r3, #1]
 8002630:	e03e      	b.n	80026b0 <write_data_to_struct+0xfc>
	else if( (bit_cnt >= 40)  && (bit_cnt < 56) )  // Serial no first half
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	2b27      	cmp	r3, #39	; 0x27
 8002636:	d91e      	bls.n	8002676 <write_data_to_struct+0xc2>
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	2b37      	cmp	r3, #55	; 0x37
 800263c:	d81b      	bhi.n	8002676 <write_data_to_struct+0xc2>
		if(bit_data) rom_address[deviceNo].ROM_NO_SECOUND_HALF |= (1 << (bit_cnt - 40 ));
 800263e:	79bb      	ldrb	r3, [r7, #6]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d035      	beq.n	80026b0 <write_data_to_struct+0xfc>
 8002644:	797b      	ldrb	r3, [r7, #5]
 8002646:	4a1d      	ldr	r2, [pc, #116]	; (80026bc <write_data_to_struct+0x108>)
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	4413      	add	r3, r2
 800264c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8002650:	b29b      	uxth	r3, r3
 8002652:	b21a      	sxth	r2, r3
 8002654:	79fb      	ldrb	r3, [r7, #7]
 8002656:	3b28      	subs	r3, #40	; 0x28
 8002658:	2101      	movs	r1, #1
 800265a:	fa01 f303 	lsl.w	r3, r1, r3
 800265e:	b21b      	sxth	r3, r3
 8002660:	4313      	orrs	r3, r2
 8002662:	b21a      	sxth	r2, r3
 8002664:	797b      	ldrb	r3, [r7, #5]
 8002666:	b291      	uxth	r1, r2
 8002668:	4a14      	ldr	r2, [pc, #80]	; (80026bc <write_data_to_struct+0x108>)
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	4413      	add	r3, r2
 800266e:	460a      	mov	r2, r1
 8002670:	f8a3 2005 	strh.w	r2, [r3, #5]
 8002674:	e01c      	b.n	80026b0 <write_data_to_struct+0xfc>
	else if( bit_cnt >= 56) // CRC
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	2b37      	cmp	r3, #55	; 0x37
 800267a:	d919      	bls.n	80026b0 <write_data_to_struct+0xfc>
		if(bit_data) rom_address[deviceNo].ROM_CRC |= (1 << (bit_cnt - 56));
 800267c:	79bb      	ldrb	r3, [r7, #6]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d016      	beq.n	80026b0 <write_data_to_struct+0xfc>
 8002682:	797b      	ldrb	r3, [r7, #5]
 8002684:	4a0d      	ldr	r2, [pc, #52]	; (80026bc <write_data_to_struct+0x108>)
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	4413      	add	r3, r2
 800268a:	79db      	ldrb	r3, [r3, #7]
 800268c:	b2db      	uxtb	r3, r3
 800268e:	b25a      	sxtb	r2, r3
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	3b38      	subs	r3, #56	; 0x38
 8002694:	2101      	movs	r1, #1
 8002696:	fa01 f303 	lsl.w	r3, r1, r3
 800269a:	b25b      	sxtb	r3, r3
 800269c:	4313      	orrs	r3, r2
 800269e:	b25a      	sxtb	r2, r3
 80026a0:	797b      	ldrb	r3, [r7, #5]
 80026a2:	b2d1      	uxtb	r1, r2
 80026a4:	4a05      	ldr	r2, [pc, #20]	; (80026bc <write_data_to_struct+0x108>)
 80026a6:	00db      	lsls	r3, r3, #3
 80026a8:	4413      	add	r3, r2
 80026aa:	460a      	mov	r2, r1
 80026ac:	71da      	strb	r2, [r3, #7]
}
 80026ae:	e7ff      	b.n	80026b0 <write_data_to_struct+0xfc>
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bc80      	pop	{r7}
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	2000007c 	.word	0x2000007c

080026c0 <read_address_bit_form_struct>:
//		if(bit_data) ROM_CRC[deviceNo] |= (1 << (bit_cnt - 56));
//	}
//}

uint8_t read_address_bit_form_struct(uint8_t bit_cnt, uint8_t deviceNo)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	460a      	mov	r2, r1
 80026ca:	71fb      	strb	r3, [r7, #7]
 80026cc:	4613      	mov	r3, r2
 80026ce:	71bb      	strb	r3, [r7, #6]
	if(bit_cnt < 8) // write to family no
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	2b07      	cmp	r3, #7
 80026d4:	d810      	bhi.n	80026f8 <read_address_bit_form_struct+0x38>
	{
		 return ((rom_address[deviceNo].ROM_FAMILY_NO & (1 << bit_cnt))> 0);
 80026d6:	79bb      	ldrb	r3, [r7, #6]
 80026d8:	4a2e      	ldr	r2, [pc, #184]	; (8002794 <read_address_bit_form_struct+0xd4>)
 80026da:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	4619      	mov	r1, r3
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	2201      	movs	r2, #1
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	400b      	ands	r3, r1
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	bfcc      	ite	gt
 80026f0:	2301      	movgt	r3, #1
 80026f2:	2300      	movle	r3, #0
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	e048      	b.n	800278a <read_address_bit_form_struct+0xca>
	}
	else if( (bit_cnt >= 8) && (bit_cnt < 40)) // Serial no first half
 80026f8:	79fb      	ldrb	r3, [r7, #7]
 80026fa:	2b07      	cmp	r3, #7
 80026fc:	d914      	bls.n	8002728 <read_address_bit_form_struct+0x68>
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	2b27      	cmp	r3, #39	; 0x27
 8002702:	d811      	bhi.n	8002728 <read_address_bit_form_struct+0x68>
	{
		return ((rom_address[deviceNo].ROM_NO_FIRST_HALF & ( 1 << (bit_cnt - 8) )) > 0);
 8002704:	79bb      	ldrb	r3, [r7, #6]
 8002706:	4a23      	ldr	r2, [pc, #140]	; (8002794 <read_address_bit_form_struct+0xd4>)
 8002708:	00db      	lsls	r3, r3, #3
 800270a:	4413      	add	r3, r2
 800270c:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8002710:	79fa      	ldrb	r2, [r7, #7]
 8002712:	3a08      	subs	r2, #8
 8002714:	2101      	movs	r1, #1
 8002716:	fa01 f202 	lsl.w	r2, r1, r2
 800271a:	4013      	ands	r3, r2
 800271c:	2b00      	cmp	r3, #0
 800271e:	bf14      	ite	ne
 8002720:	2301      	movne	r3, #1
 8002722:	2300      	moveq	r3, #0
 8002724:	b2db      	uxtb	r3, r3
 8002726:	e030      	b.n	800278a <read_address_bit_form_struct+0xca>
	}
	else if( (bit_cnt >= 40)  && (bit_cnt < 56) ) // Serial no first half
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	2b27      	cmp	r3, #39	; 0x27
 800272c:	d916      	bls.n	800275c <read_address_bit_form_struct+0x9c>
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	2b37      	cmp	r3, #55	; 0x37
 8002732:	d813      	bhi.n	800275c <read_address_bit_form_struct+0x9c>
	{
		return ((rom_address[deviceNo].ROM_NO_SECOUND_HALF & (1 << (bit_cnt - 40) )) > 0);
 8002734:	79bb      	ldrb	r3, [r7, #6]
 8002736:	4a17      	ldr	r2, [pc, #92]	; (8002794 <read_address_bit_form_struct+0xd4>)
 8002738:	00db      	lsls	r3, r3, #3
 800273a:	4413      	add	r3, r2
 800273c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8002740:	b29b      	uxth	r3, r3
 8002742:	4619      	mov	r1, r3
 8002744:	79fb      	ldrb	r3, [r7, #7]
 8002746:	3b28      	subs	r3, #40	; 0x28
 8002748:	2201      	movs	r2, #1
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	400b      	ands	r3, r1
 8002750:	2b00      	cmp	r3, #0
 8002752:	bfcc      	ite	gt
 8002754:	2301      	movgt	r3, #1
 8002756:	2300      	movle	r3, #0
 8002758:	b2db      	uxtb	r3, r3
 800275a:	e016      	b.n	800278a <read_address_bit_form_struct+0xca>
	}
	else if( bit_cnt >= 56) // CRC
 800275c:	79fb      	ldrb	r3, [r7, #7]
 800275e:	2b37      	cmp	r3, #55	; 0x37
 8002760:	d912      	bls.n	8002788 <read_address_bit_form_struct+0xc8>
	{
		return ((rom_address[deviceNo].ROM_CRC & (1 << (bit_cnt - 56) )) > 0) ;
 8002762:	79bb      	ldrb	r3, [r7, #6]
 8002764:	4a0b      	ldr	r2, [pc, #44]	; (8002794 <read_address_bit_form_struct+0xd4>)
 8002766:	00db      	lsls	r3, r3, #3
 8002768:	4413      	add	r3, r2
 800276a:	79db      	ldrb	r3, [r3, #7]
 800276c:	b2db      	uxtb	r3, r3
 800276e:	4619      	mov	r1, r3
 8002770:	79fb      	ldrb	r3, [r7, #7]
 8002772:	3b38      	subs	r3, #56	; 0x38
 8002774:	2201      	movs	r2, #1
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	400b      	ands	r3, r1
 800277c:	2b00      	cmp	r3, #0
 800277e:	bfcc      	ite	gt
 8002780:	2301      	movgt	r3, #1
 8002782:	2300      	movle	r3, #0
 8002784:	b2db      	uxtb	r3, r3
 8002786:	e000      	b.n	800278a <read_address_bit_form_struct+0xca>
	}
	else // not used // TODO add asset
	{
		return 0;
 8002788:	2300      	movs	r3, #0
	}

}
 800278a:	4618      	mov	r0, r3
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr
 8002794:	2000007c 	.word	0x2000007c

08002798 <ds18b20_check_crc>:
//	}
//}


uint8_t ds18b20_check_crc(uint8_t DS18B20_sensor_no)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	71fb      	strb	r3, [r7, #7]
	uint8_t sensor_crc;
	sensor_crc = crc8(&rom_address[DS18B20_sensor_no], 7);
 80027a2:	79fb      	ldrb	r3, [r7, #7]
 80027a4:	00db      	lsls	r3, r3, #3
 80027a6:	4a0c      	ldr	r2, [pc, #48]	; (80027d8 <ds18b20_check_crc+0x40>)
 80027a8:	4413      	add	r3, r2
 80027aa:	2107      	movs	r1, #7
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff fdf2 	bl	8002396 <crc8>
 80027b2:	4603      	mov	r3, r0
 80027b4:	73fb      	strb	r3, [r7, #15]
	if(sensor_crc == rom_address[DS18B20_sensor_no].ROM_CRC) return DS18B20_CRC_ACK_OK;
 80027b6:	79fb      	ldrb	r3, [r7, #7]
 80027b8:	4a07      	ldr	r2, [pc, #28]	; (80027d8 <ds18b20_check_crc+0x40>)
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	4413      	add	r3, r2
 80027be:	79db      	ldrb	r3, [r3, #7]
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	7bfa      	ldrb	r2, [r7, #15]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d101      	bne.n	80027cc <ds18b20_check_crc+0x34>
 80027c8:	2301      	movs	r3, #1
 80027ca:	e000      	b.n	80027ce <ds18b20_check_crc+0x36>
	else return DS18B20_CRC_ACK_FAIL;
 80027cc:	2300      	movs	r3, #0

}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3710      	adds	r7, #16
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	2000007c 	.word	0x2000007c

080027dc <ds18b20_search_rom>:
/***
 * searching algorithm based on :
 * https://www.maximintegrated.com/en/design/technical-documents/app-notes/1/187.html
 */
uint8_t ds18b20_search_rom(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
	uint8_t bit_counter = 0, true_bit = 0, complement_bit = 0, devices_counter = 0 ;
 80027e2:	2300      	movs	r3, #0
 80027e4:	71fb      	strb	r3, [r7, #7]
 80027e6:	2300      	movs	r3, #0
 80027e8:	707b      	strb	r3, [r7, #1]
 80027ea:	2300      	movs	r3, #0
 80027ec:	703b      	strb	r3, [r7, #0]
 80027ee:	2300      	movs	r3, #0
 80027f0:	71bb      	strb	r3, [r7, #6]
	uint8_t lastDiscrepancy = 0, searchDirection = 0, lastZero = 0; // moe byc 0 bo na pierwszych 8 pozycjach zapisana jest rodzina urzdze
 80027f2:	2300      	movs	r3, #0
 80027f4:	717b      	strb	r3, [r7, #5]
 80027f6:	2300      	movs	r3, #0
 80027f8:	713b      	strb	r3, [r7, #4]
 80027fa:	2300      	movs	r3, #0
 80027fc:	70fb      	strb	r3, [r7, #3]
	do{
		if(oneWire_init() == ONE_WIRE_PRESENCE_FAIL) return ROM_SARCHING_ERROR;
 80027fe:	f7ff fe31 	bl	8002464 <oneWire_init>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d101      	bne.n	800280c <ds18b20_search_rom+0x30>
 8002808:	2300      	movs	r3, #0
 800280a:	e07d      	b.n	8002908 <ds18b20_search_rom+0x12c>

		// there is at least one sensor - someone send presensce ack
		oneWire_writeByte(0xF0);
 800280c:	20f0      	movs	r0, #240	; 0xf0
 800280e:	f7ff fe7f 	bl	8002510 <oneWire_writeByte>
		for(bit_counter = 0 ; bit_counter < 64; bit_counter++)
 8002812:	2300      	movs	r3, #0
 8002814:	71fb      	strb	r3, [r7, #7]
 8002816:	e04c      	b.n	80028b2 <ds18b20_search_rom+0xd6>
		{
			true_bit = oneWire_readbit();
 8002818:	f7ff fea4 	bl	8002564 <oneWire_readbit>
 800281c:	4603      	mov	r3, r0
 800281e:	707b      	strb	r3, [r7, #1]
			complement_bit = oneWire_readbit();
 8002820:	f7ff fea0 	bl	8002564 <oneWire_readbit>
 8002824:	4603      	mov	r3, r0
 8002826:	703b      	strb	r3, [r7, #0]
			if( ( true_bit ==  0 ) && (complement_bit == 0) ) {
 8002828:	787b      	ldrb	r3, [r7, #1]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d12d      	bne.n	800288a <ds18b20_search_rom+0xae>
 800282e:	783b      	ldrb	r3, [r7, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d12a      	bne.n	800288a <ds18b20_search_rom+0xae>

				if((bit_counter + 1) ==  lastDiscrepancy)
 8002834:	79fb      	ldrb	r3, [r7, #7]
 8002836:	1c5a      	adds	r2, r3, #1
 8002838:	797b      	ldrb	r3, [r7, #5]
 800283a:	429a      	cmp	r2, r3
 800283c:	d102      	bne.n	8002844 <ds18b20_search_rom+0x68>
				{
					searchDirection = 1;
 800283e:	2301      	movs	r3, #1
 8002840:	713b      	strb	r3, [r7, #4]
 8002842:	e011      	b.n	8002868 <ds18b20_search_rom+0x8c>
				}
				else if((bit_counter + 1) > lastDiscrepancy )
 8002844:	79fb      	ldrb	r3, [r7, #7]
 8002846:	1c5a      	adds	r2, r3, #1
 8002848:	797b      	ldrb	r3, [r7, #5]
 800284a:	429a      	cmp	r2, r3
 800284c:	dd02      	ble.n	8002854 <ds18b20_search_rom+0x78>
				{
					searchDirection = 0;
 800284e:	2300      	movs	r3, #0
 8002850:	713b      	strb	r3, [r7, #4]
 8002852:	e009      	b.n	8002868 <ds18b20_search_rom+0x8c>

				}
				else // (bit_counter + 1) < lastDiscrepancy
				{
					searchDirection = read_address_bit_form_struct(bit_counter, devices_counter-1);
 8002854:	79bb      	ldrb	r3, [r7, #6]
 8002856:	3b01      	subs	r3, #1
 8002858:	b2da      	uxtb	r2, r3
 800285a:	79fb      	ldrb	r3, [r7, #7]
 800285c:	4611      	mov	r1, r2
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff ff2e 	bl	80026c0 <read_address_bit_form_struct>
 8002864:	4603      	mov	r3, r0
 8002866:	713b      	strb	r3, [r7, #4]
				}

				oneWire_writeBit(searchDirection);
 8002868:	793b      	ldrb	r3, [r7, #4]
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff fe26 	bl	80024bc <oneWire_writeBit>
				write_data_to_struct(bit_counter, searchDirection, devices_counter);
 8002870:	79ba      	ldrb	r2, [r7, #6]
 8002872:	7939      	ldrb	r1, [r7, #4]
 8002874:	79fb      	ldrb	r3, [r7, #7]
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff fe9c 	bl	80025b4 <write_data_to_struct>
				//write_data_to_tables(bit_counter, searchDirection, devices_counter); // ROM tables


				searchDirection ? (lastZero = lastZero) : (lastZero = bit_counter+1);
 800287c:	793b      	ldrb	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d114      	bne.n	80028ac <ds18b20_search_rom+0xd0>
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	3301      	adds	r3, #1
 8002886:	70fb      	strb	r3, [r7, #3]
 8002888:	e010      	b.n	80028ac <ds18b20_search_rom+0xd0>
			}
			else if( true_bit != complement_bit)
 800288a:	787a      	ldrb	r2, [r7, #1]
 800288c:	783b      	ldrb	r3, [r7, #0]
 800288e:	429a      	cmp	r2, r3
 8002890:	d00a      	beq.n	80028a8 <ds18b20_search_rom+0xcc>
			{
				write_data_to_struct(bit_counter, true_bit, devices_counter);
 8002892:	79ba      	ldrb	r2, [r7, #6]
 8002894:	7879      	ldrb	r1, [r7, #1]
 8002896:	79fb      	ldrb	r3, [r7, #7]
 8002898:	4618      	mov	r0, r3
 800289a:	f7ff fe8b 	bl	80025b4 <write_data_to_struct>
				//write_data_to_tables(bit_counter, true_bit, devices_counter); // ROM tables
				oneWire_writeBit(true_bit);
 800289e:	787b      	ldrb	r3, [r7, #1]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff fe0b 	bl	80024bc <oneWire_writeBit>
 80028a6:	e001      	b.n	80028ac <ds18b20_search_rom+0xd0>
			}
			else{
				return ROM_SARCHING_ERROR;
 80028a8:	2300      	movs	r3, #0
 80028aa:	e02d      	b.n	8002908 <ds18b20_search_rom+0x12c>
		for(bit_counter = 0 ; bit_counter < 64; bit_counter++)
 80028ac:	79fb      	ldrb	r3, [r7, #7]
 80028ae:	3301      	adds	r3, #1
 80028b0:	71fb      	strb	r3, [r7, #7]
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	2b3f      	cmp	r3, #63	; 0x3f
 80028b6:	d9af      	bls.n	8002818 <ds18b20_search_rom+0x3c>
			}
		}
		lastDiscrepancy = lastZero;
 80028b8:	78fb      	ldrb	r3, [r7, #3]
 80028ba:	717b      	strb	r3, [r7, #5]
		lastZero = 0;
 80028bc:	2300      	movs	r3, #0
 80028be:	70fb      	strb	r3, [r7, #3]
		if(lastDiscrepancy != 0)
 80028c0:	797b      	ldrb	r3, [r7, #5]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d002      	beq.n	80028cc <ds18b20_search_rom+0xf0>
		{
			devices_counter++  ;
 80028c6:	79bb      	ldrb	r3, [r7, #6]
 80028c8:	3301      	adds	r3, #1
 80028ca:	71bb      	strb	r3, [r7, #6]
		}

	}while(lastDiscrepancy != 0);
 80028cc:	797b      	ldrb	r3, [r7, #5]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d195      	bne.n	80027fe <ds18b20_search_rom+0x22>

	ds18b20_sensors_amount = devices_counter + 1; //counter from 0 to device amount - 1
 80028d2:	79bb      	ldrb	r3, [r7, #6]
 80028d4:	3301      	adds	r3, #1
 80028d6:	b2da      	uxtb	r2, r3
 80028d8:	4b0d      	ldr	r3, [pc, #52]	; (8002910 <ds18b20_search_rom+0x134>)
 80028da:	701a      	strb	r2, [r3, #0]


	// check CRC codes ..

	for(uint8_t founded_sensor_no = 0; founded_sensor_no < ds18b20_sensors_amount ; founded_sensor_no++)
 80028dc:	2300      	movs	r3, #0
 80028de:	70bb      	strb	r3, [r7, #2]
 80028e0:	e00b      	b.n	80028fa <ds18b20_search_rom+0x11e>
	{
		if(ds18b20_check_crc(founded_sensor_no) == DS18B20_CRC_ACK_FAIL)
 80028e2:	78bb      	ldrb	r3, [r7, #2]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff ff57 	bl	8002798 <ds18b20_check_crc>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <ds18b20_search_rom+0x118>
		{
			return DS18B20_CRC_ACK_FAIL;
 80028f0:	2300      	movs	r3, #0
 80028f2:	e009      	b.n	8002908 <ds18b20_search_rom+0x12c>
	for(uint8_t founded_sensor_no = 0; founded_sensor_no < ds18b20_sensors_amount ; founded_sensor_no++)
 80028f4:	78bb      	ldrb	r3, [r7, #2]
 80028f6:	3301      	adds	r3, #1
 80028f8:	70bb      	strb	r3, [r7, #2]
 80028fa:	4b05      	ldr	r3, [pc, #20]	; (8002910 <ds18b20_search_rom+0x134>)
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	78ba      	ldrb	r2, [r7, #2]
 8002902:	429a      	cmp	r2, r3
 8002904:	d3ed      	bcc.n	80028e2 <ds18b20_search_rom+0x106>
		}
	}
	return ROM_SARCHING_OK;
 8002906:	2301      	movs	r3, #1
}
 8002908:	4618      	mov	r0, r3
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	20000028 	.word	0x20000028

08002914 <ds18b20_initalize>:
	}
	*(temperature_str_hex++) = '\0';
}

void ds18b20_initalize(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
	ds18b20_search_rom();
 8002918:	f7ff ff60 	bl	80027dc <ds18b20_search_rom>
	ui_change_ds18B20_status(ds18b20_sensors_amount);
 800291c:	4b03      	ldr	r3, [pc, #12]	; (800292c <ds18b20_initalize+0x18>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	b2db      	uxtb	r3, r3
 8002922:	4618      	mov	r0, r3
 8002924:	f000 fa06 	bl	8002d34 <ui_change_ds18B20_status>
}
 8002928:	bf00      	nop
 800292a:	bd80      	pop	{r7, pc}
 800292c:	20000028 	.word	0x20000028

08002930 <LCD_Data_Bus_Input>:
//-------------------------------------------------------------------------------------------------
//
// Funkcja zapisu bajtu do wywietacza (bez rozrnienia instrukcja/dane).
//
//-------------------------------------------------------------------------------------------------
void LCD_Data_Bus_Input(void){
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
	GPIOB->CRL = 0x88888888;
 8002934:	4b03      	ldr	r3, [pc, #12]	; (8002944 <LCD_Data_Bus_Input+0x14>)
 8002936:	f04f 3288 	mov.w	r2, #2290649224	; 0x88888888
 800293a:	601a      	str	r2, [r3, #0]
}
 800293c:	bf00      	nop
 800293e:	46bd      	mov	sp, r7
 8002940:	bc80      	pop	{r7}
 8002942:	4770      	bx	lr
 8002944:	40010c00 	.word	0x40010c00

08002948 <LCD_Data_Bus_Output>:
void LCD_Data_Bus_Output(void){
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
	GPIOB->CRL = 0x77777777;
 800294c:	4b03      	ldr	r3, [pc, #12]	; (800295c <LCD_Data_Bus_Output+0x14>)
 800294e:	f04f 3277 	mov.w	r2, #2004318071	; 0x77777777
 8002952:	601a      	str	r2, [r3, #0]
}
 8002954:	bf00      	nop
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr
 800295c:	40010c00 	.word	0x40010c00

08002960 <_LCD_Write>:


void _LCD_Write(uint8_t data){
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	4603      	mov	r3, r0
 8002968:	71fb      	strb	r3, [r7, #7]
	LCD_Data_Bus_Output();
 800296a:	f7ff ffed 	bl	8002948 <LCD_Data_Bus_Output>

	LCD_RW_GPIO_Port->ODR &= ~LCD_RW_Pin;
 800296e:	4b12      	ldr	r3, [pc, #72]	; (80029b8 <_LCD_Write+0x58>)
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	4a11      	ldr	r2, [pc, #68]	; (80029b8 <_LCD_Write+0x58>)
 8002974:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002978:	60d3      	str	r3, [r2, #12]
	LCD_E_GPIO_Port->ODR |= LCD_E_Pin;
 800297a:	4b0f      	ldr	r3, [pc, #60]	; (80029b8 <_LCD_Write+0x58>)
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	4a0e      	ldr	r2, [pc, #56]	; (80029b8 <_LCD_Write+0x58>)
 8002980:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002984:	60d3      	str	r3, [r2, #12]
	LCD_D0_GPIO_Port->ODR &= 0xff00;
 8002986:	4b0c      	ldr	r3, [pc, #48]	; (80029b8 <_LCD_Write+0x58>)
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	4a0b      	ldr	r2, [pc, #44]	; (80029b8 <_LCD_Write+0x58>)
 800298c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002990:	60d3      	str	r3, [r2, #12]
	LCD_D0_GPIO_Port->ODR |= data;
 8002992:	4b09      	ldr	r3, [pc, #36]	; (80029b8 <_LCD_Write+0x58>)
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	79fb      	ldrb	r3, [r7, #7]
 8002998:	4907      	ldr	r1, [pc, #28]	; (80029b8 <_LCD_Write+0x58>)
 800299a:	4313      	orrs	r3, r2
 800299c:	60cb      	str	r3, [r1, #12]
	simple_delay_us(4);
 800299e:	2004      	movs	r0, #4
 80029a0:	f7ff fce3 	bl	800236a <simple_delay_us>
	LCD_E_GPIO_Port->ODR &= ~LCD_E_Pin;
 80029a4:	4b04      	ldr	r3, [pc, #16]	; (80029b8 <_LCD_Write+0x58>)
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	4a03      	ldr	r2, [pc, #12]	; (80029b8 <_LCD_Write+0x58>)
 80029aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029ae:	60d3      	str	r3, [r2, #12]
}
 80029b0:	bf00      	nop
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40010c00 	.word	0x40010c00

080029bc <_LCD_Read>:
//
// Funkcja odczytu bajtu z wywietacza (bez rozrnienia instrukcja/dane).
//
//-------------------------------------------------------------------------------------------------

uint8_t _LCD_Read(void){
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
	uint8_t tmp = 0;
 80029c2:	2300      	movs	r3, #0
 80029c4:	71fb      	strb	r3, [r7, #7]

	LCD_Data_Bus_Input();
 80029c6:	f7ff ffb3 	bl	8002930 <LCD_Data_Bus_Input>

	LCD_RW_GPIO_Port->ODR |= LCD_RW_Pin;
 80029ca:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <_LCD_Read+0x50>)
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	4a0f      	ldr	r2, [pc, #60]	; (8002a0c <_LCD_Read+0x50>)
 80029d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029d4:	60d3      	str	r3, [r2, #12]
	LCD_E_GPIO_Port->ODR |= LCD_E_Pin;
 80029d6:	4b0d      	ldr	r3, [pc, #52]	; (8002a0c <_LCD_Read+0x50>)
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	4a0c      	ldr	r2, [pc, #48]	; (8002a0c <_LCD_Read+0x50>)
 80029dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029e0:	60d3      	str	r3, [r2, #12]
	simple_delay_us(10);
 80029e2:	200a      	movs	r0, #10
 80029e4:	f7ff fcc1 	bl	800236a <simple_delay_us>
	tmp = (uint8_t) (LCD_D0_GPIO_Port->IDR & 0x00ff);
 80029e8:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <_LCD_Read+0x50>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	71fb      	strb	r3, [r7, #7]
	simple_delay_us(2);
 80029ee:	2002      	movs	r0, #2
 80029f0:	f7ff fcbb 	bl	800236a <simple_delay_us>
	LCD_E_GPIO_Port->ODR &= ~LCD_E_Pin;
 80029f4:	4b05      	ldr	r3, [pc, #20]	; (8002a0c <_LCD_Read+0x50>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	4a04      	ldr	r2, [pc, #16]	; (8002a0c <_LCD_Read+0x50>)
 80029fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029fe:	60d3      	str	r3, [r2, #12]
	return tmp;
 8002a00:	79fb      	ldrb	r3, [r7, #7]
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40010c00 	.word	0x40010c00

08002a10 <LCD_WriteCommand>:
//-------------------------------------------------------------------------------------------------
//
// Funkcja zapisu rozkazu do wywietlacza
//
//-------------------------------------------------------------------------------------------------
void LCD_WriteCommand(uint8_t command){
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	4603      	mov	r3, r0
 8002a18:	71fb      	strb	r3, [r7, #7]
	LCD_RS_GPIO_Port->ODR &= ~LCD_RS_Pin;
 8002a1a:	4b0c      	ldr	r3, [pc, #48]	; (8002a4c <LCD_WriteCommand+0x3c>)
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	4a0b      	ldr	r2, [pc, #44]	; (8002a4c <LCD_WriteCommand+0x3c>)
 8002a20:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002a24:	60d3      	str	r3, [r2, #12]
	_LCD_Write(command);
 8002a26:	79fb      	ldrb	r3, [r7, #7]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7ff ff99 	bl	8002960 <_LCD_Write>
	simple_delay_us(2);
 8002a2e:	2002      	movs	r0, #2
 8002a30:	f7ff fc9b 	bl	800236a <simple_delay_us>
	while(LCD_ReadStatus() & 0x80);
 8002a34:	bf00      	nop
 8002a36:	f000 f80b 	bl	8002a50 <LCD_ReadStatus>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	b25b      	sxtb	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	dbf9      	blt.n	8002a36 <LCD_WriteCommand+0x26>
}
 8002a42:	bf00      	nop
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	40010800 	.word	0x40010800

08002a50 <LCD_ReadStatus>:
//-------------------------------------------------------------------------------------------------
//
// Funkcja odczytu bajtu statusowego
//
//-------------------------------------------------------------------------------------------------
uint8_t LCD_ReadStatus(void){
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
	LCD_RS_GPIO_Port->ODR &= ~LCD_RS_Pin;
 8002a54:	4b06      	ldr	r3, [pc, #24]	; (8002a70 <LCD_ReadStatus+0x20>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	4a05      	ldr	r2, [pc, #20]	; (8002a70 <LCD_ReadStatus+0x20>)
 8002a5a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002a5e:	60d3      	str	r3, [r2, #12]
	simple_delay_us(2);
 8002a60:	2002      	movs	r0, #2
 8002a62:	f7ff fc82 	bl	800236a <simple_delay_us>
	return _LCD_Read();
 8002a66:	f7ff ffa9 	bl	80029bc <_LCD_Read>
 8002a6a:	4603      	mov	r3, r0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	40010800 	.word	0x40010800

08002a74 <LCD_WriteData>:
//-------------------------------------------------------------------------------------------------
//
// Funkcja zapisu danych do pamici wywietlacza
//
//-------------------------------------------------------------------------------------------------
void LCD_WriteData(uint8_t data){
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	71fb      	strb	r3, [r7, #7]
	LCD_RS_GPIO_Port->ODR |= LCD_RS_Pin;
 8002a7e:	4b0a      	ldr	r3, [pc, #40]	; (8002aa8 <LCD_WriteData+0x34>)
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	4a09      	ldr	r2, [pc, #36]	; (8002aa8 <LCD_WriteData+0x34>)
 8002a84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a88:	60d3      	str	r3, [r2, #12]
	_LCD_Write(data);
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff ff67 	bl	8002960 <_LCD_Write>
	//simple_delay_ms(10);
	while(LCD_ReadStatus() & 0x80);
 8002a92:	bf00      	nop
 8002a94:	f7ff ffdc 	bl	8002a50 <LCD_ReadStatus>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	b25b      	sxtb	r3, r3
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	dbf9      	blt.n	8002a94 <LCD_WriteData+0x20>
}
 8002aa0:	bf00      	nop
 8002aa2:	3708      	adds	r7, #8
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40010800 	.word	0x40010800

08002aac <LCD_WriteText>:
//-------------------------------------------------------------------------------------------------
//
// Funkcja wywietlenia napisu na wyswietlaczu.
//
//-------------------------------------------------------------------------------------------------
void LCD_WriteText(char * text){
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
	while(*text)	LCD_WriteData(*text++);
 8002ab4:	e006      	b.n	8002ac4 <LCD_WriteText+0x18>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	1c5a      	adds	r2, r3, #1
 8002aba:	607a      	str	r2, [r7, #4]
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff ffd8 	bl	8002a74 <LCD_WriteData>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1f4      	bne.n	8002ab6 <LCD_WriteText+0xa>
}
 8002acc:	bf00      	nop
 8002ace:	3708      	adds	r7, #8
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <LCD_Initalize>:
//
// Procedura inicjalizacji kontrolera HD44780.
//
//-------------------------------------------------------------------------------------------------
void LCD_Initalize(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0


	LCD_Data_Bus_Output();
 8002ada:	f7ff ff35 	bl	8002948 <LCD_Data_Bus_Output>
	simple_delay_ms(15);
 8002ade:	200f      	movs	r0, #15
 8002ae0:	f7ff fc2c 	bl	800233c <simple_delay_ms>
	LCD_RS_GPIO_Port->ODR &= ~LCD_RS_Pin;
 8002ae4:	4b2b      	ldr	r3, [pc, #172]	; (8002b94 <LCD_Initalize+0xc0>)
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	4a2a      	ldr	r2, [pc, #168]	; (8002b94 <LCD_Initalize+0xc0>)
 8002aea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002aee:	60d3      	str	r3, [r2, #12]
	LCD_E_GPIO_Port->ODR &= ~LCD_E_Pin;
 8002af0:	4b29      	ldr	r3, [pc, #164]	; (8002b98 <LCD_Initalize+0xc4>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	4a28      	ldr	r2, [pc, #160]	; (8002b98 <LCD_Initalize+0xc4>)
 8002af6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002afa:	60d3      	str	r3, [r2, #12]
	LCD_RW_GPIO_Port->ODR  &= ~LCD_RW_Pin;
 8002afc:	4b26      	ldr	r3, [pc, #152]	; (8002b98 <LCD_Initalize+0xc4>)
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	4a25      	ldr	r2, [pc, #148]	; (8002b98 <LCD_Initalize+0xc4>)
 8002b02:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002b06:	60d3      	str	r3, [r2, #12]

	for(uint8_t i = 0; i < 3; i++){
 8002b08:	2300      	movs	r3, #0
 8002b0a:	71fb      	strb	r3, [r7, #7]
 8002b0c:	e01d      	b.n	8002b4a <LCD_Initalize+0x76>
		LCD_E_GPIO_Port->ODR |= LCD_E_Pin;
 8002b0e:	4b22      	ldr	r3, [pc, #136]	; (8002b98 <LCD_Initalize+0xc4>)
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	4a21      	ldr	r2, [pc, #132]	; (8002b98 <LCD_Initalize+0xc4>)
 8002b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b18:	60d3      	str	r3, [r2, #12]
		LCD_D0_GPIO_Port->ODR &= 0xff00;
 8002b1a:	4b1f      	ldr	r3, [pc, #124]	; (8002b98 <LCD_Initalize+0xc4>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	4a1e      	ldr	r2, [pc, #120]	; (8002b98 <LCD_Initalize+0xc4>)
 8002b20:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002b24:	60d3      	str	r3, [r2, #12]
		LCD_D0_GPIO_Port->ODR |=  0x003F;
 8002b26:	4b1c      	ldr	r3, [pc, #112]	; (8002b98 <LCD_Initalize+0xc4>)
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	4a1b      	ldr	r2, [pc, #108]	; (8002b98 <LCD_Initalize+0xc4>)
 8002b2c:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8002b30:	60d3      	str	r3, [r2, #12]
		LCD_E_GPIO_Port->ODR &= ~LCD_E_Pin;
 8002b32:	4b19      	ldr	r3, [pc, #100]	; (8002b98 <LCD_Initalize+0xc4>)
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	4a18      	ldr	r2, [pc, #96]	; (8002b98 <LCD_Initalize+0xc4>)
 8002b38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b3c:	60d3      	str	r3, [r2, #12]
		simple_delay_ms(5);
 8002b3e:	2005      	movs	r0, #5
 8002b40:	f7ff fbfc 	bl	800233c <simple_delay_ms>
	for(uint8_t i = 0; i < 3; i++){
 8002b44:	79fb      	ldrb	r3, [r7, #7]
 8002b46:	3301      	adds	r3, #1
 8002b48:	71fb      	strb	r3, [r7, #7]
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d9de      	bls.n	8002b0e <LCD_Initalize+0x3a>
	  }

	LCD_WriteCommand(HD44780_FUNCTION_SET | HD44780_FONT5x7 | HD44780_TWO_LINE | HD44780_8_BIT);
 8002b50:	2038      	movs	r0, #56	; 0x38
 8002b52:	f7ff ff5d 	bl	8002a10 <LCD_WriteCommand>
	simple_delay_ms(1);
 8002b56:	2001      	movs	r0, #1
 8002b58:	f7ff fbf0 	bl	800233c <simple_delay_ms>
	LCD_WriteCommand(HD44780_DISPLAY_ONOFF | HD44780_DISPLAY_OFF);
 8002b5c:	2008      	movs	r0, #8
 8002b5e:	f7ff ff57 	bl	8002a10 <LCD_WriteCommand>
	simple_delay_ms(1);
 8002b62:	2001      	movs	r0, #1
 8002b64:	f7ff fbea 	bl	800233c <simple_delay_ms>
	LCD_WriteCommand(HD44780_CLEAR);
 8002b68:	2001      	movs	r0, #1
 8002b6a:	f7ff ff51 	bl	8002a10 <LCD_WriteCommand>
	simple_delay_ms(1);
 8002b6e:	2001      	movs	r0, #1
 8002b70:	f7ff fbe4 	bl	800233c <simple_delay_ms>
	LCD_WriteCommand(HD44780_ENTRY_MODE | HD44780_EM_SHIFT_CURSOR | HD44780_EM_INCREMENT);
 8002b74:	2006      	movs	r0, #6
 8002b76:	f7ff ff4b 	bl	8002a10 <LCD_WriteCommand>
	simple_delay_ms(1);
 8002b7a:	2001      	movs	r0, #1
 8002b7c:	f7ff fbde 	bl	800233c <simple_delay_ms>
	LCD_WriteCommand(HD44780_DISPLAY_ONOFF | HD44780_DISPLAY_ON | HD44780_CURSOR_OFF | HD44780_CURSOR_NOBLINK);
 8002b80:	200c      	movs	r0, #12
 8002b82:	f7ff ff45 	bl	8002a10 <LCD_WriteCommand>

	LCD_WriteText("HC_2020");
 8002b86:	4805      	ldr	r0, [pc, #20]	; (8002b9c <LCD_Initalize+0xc8>)
 8002b88:	f7ff ff90 	bl	8002aac <LCD_WriteText>
}
 8002b8c:	bf00      	nop
 8002b8e:	3708      	adds	r7, #8
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	40010800 	.word	0x40010800
 8002b98:	40010c00 	.word	0x40010c00
 8002b9c:	08003688 	.word	0x08003688

08002ba0 <ui_handler>:
 * entering to ui_handler() few times with this same ms_counter value */
volatile uint8_t ui_handler_flag;


void ui_handler()
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
	if(ui_handler_flag == UI_HANDLER_FLAG_BUSY) return;
 8002ba4:	4b5b      	ldr	r3, [pc, #364]	; (8002d14 <ui_handler+0x174>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	f000 80ad 	beq.w	8002d0a <ui_handler+0x16a>

	//red led control 

	if( (HC_status.ds18b20_amount == 0) && (HC_status.ntc_amount == 0))
 8002bb0:	4b59      	ldr	r3, [pc, #356]	; (8002d18 <ui_handler+0x178>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d11e      	bne.n	8002bf6 <ui_handler+0x56>
 8002bb8:	4b57      	ldr	r3, [pc, #348]	; (8002d18 <ui_handler+0x178>)
 8002bba:	785b      	ldrb	r3, [r3, #1]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d11a      	bne.n	8002bf6 <ui_handler+0x56>
	{
		if((ms_counter/10) % 20 == 0)	LED_RED_GPIO_Port -> ODR ^= LED_RED_Pin;
 8002bc0:	4b56      	ldr	r3, [pc, #344]	; (8002d1c <ui_handler+0x17c>)
 8002bc2:	881b      	ldrh	r3, [r3, #0]
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	4a56      	ldr	r2, [pc, #344]	; (8002d20 <ui_handler+0x180>)
 8002bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bcc:	08db      	lsrs	r3, r3, #3
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	4b53      	ldr	r3, [pc, #332]	; (8002d20 <ui_handler+0x180>)
 8002bd2:	fba3 1302 	umull	r1, r3, r3, r2
 8002bd6:	0919      	lsrs	r1, r3, #4
 8002bd8:	460b      	mov	r3, r1
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	440b      	add	r3, r1
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d127      	bne.n	8002c38 <ui_handler+0x98>
 8002be8:	4b4e      	ldr	r3, [pc, #312]	; (8002d24 <ui_handler+0x184>)
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	4a4d      	ldr	r2, [pc, #308]	; (8002d24 <ui_handler+0x184>)
 8002bee:	f083 0320 	eor.w	r3, r3, #32
 8002bf2:	60d3      	str	r3, [r2, #12]
 8002bf4:	e020      	b.n	8002c38 <ui_handler+0x98>
	}
	else if(HC_status.ds18b20_amount == 0 || (HC_status.ntc_amount == 0))
 8002bf6:	4b48      	ldr	r3, [pc, #288]	; (8002d18 <ui_handler+0x178>)
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <ui_handler+0x66>
 8002bfe:	4b46      	ldr	r3, [pc, #280]	; (8002d18 <ui_handler+0x178>)
 8002c00:	785b      	ldrb	r3, [r3, #1]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d118      	bne.n	8002c38 <ui_handler+0x98>
	{
		if((ms_counter/10) % 50 == 0) LED_RED_GPIO_Port -> ODR ^= LED_RED_Pin;
 8002c06:	4b45      	ldr	r3, [pc, #276]	; (8002d1c <ui_handler+0x17c>)
 8002c08:	881b      	ldrh	r3, [r3, #0]
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	4a44      	ldr	r2, [pc, #272]	; (8002d20 <ui_handler+0x180>)
 8002c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c12:	08db      	lsrs	r3, r3, #3
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	4a44      	ldr	r2, [pc, #272]	; (8002d28 <ui_handler+0x188>)
 8002c18:	fba2 1203 	umull	r1, r2, r2, r3
 8002c1c:	0912      	lsrs	r2, r2, #4
 8002c1e:	2132      	movs	r1, #50	; 0x32
 8002c20:	fb01 f202 	mul.w	r2, r1, r2
 8002c24:	1a9b      	subs	r3, r3, r2
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d105      	bne.n	8002c38 <ui_handler+0x98>
 8002c2c:	4b3d      	ldr	r3, [pc, #244]	; (8002d24 <ui_handler+0x184>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	4a3c      	ldr	r2, [pc, #240]	; (8002d24 <ui_handler+0x184>)
 8002c32:	f083 0320 	eor.w	r3, r3, #32
 8002c36:	60d3      	str	r3, [r2, #12]
	}

	// green led control 

	if(HC_status.heating_status == HEATING_STATUS_RUN)
 8002c38:	4b37      	ldr	r3, [pc, #220]	; (8002d18 <ui_handler+0x178>)
 8002c3a:	789b      	ldrb	r3, [r3, #2]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d11a      	bne.n	8002c76 <ui_handler+0xd6>
	{
		if((ms_counter/10)%20 == 0)
 8002c40:	4b36      	ldr	r3, [pc, #216]	; (8002d1c <ui_handler+0x17c>)
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	4a36      	ldr	r2, [pc, #216]	; (8002d20 <ui_handler+0x180>)
 8002c48:	fba2 2303 	umull	r2, r3, r2, r3
 8002c4c:	08db      	lsrs	r3, r3, #3
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	4b33      	ldr	r3, [pc, #204]	; (8002d20 <ui_handler+0x180>)
 8002c52:	fba3 1302 	umull	r1, r3, r3, r2
 8002c56:	0919      	lsrs	r1, r3, #4
 8002c58:	460b      	mov	r3, r1
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d14c      	bne.n	8002d02 <ui_handler+0x162>
		{
			LED_GREEN_GPIO_Port->ODR ^=  LED_GREEN_Pin;
 8002c68:	4b2e      	ldr	r3, [pc, #184]	; (8002d24 <ui_handler+0x184>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	4a2d      	ldr	r2, [pc, #180]	; (8002d24 <ui_handler+0x184>)
 8002c6e:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 8002c72:	60d3      	str	r3, [r2, #12]
 8002c74:	e045      	b.n	8002d02 <ui_handler+0x162>
		}
	}
	else if(HC_status.heating_status == HEATING_STATUS_STOP)
 8002c76:	4b28      	ldr	r3, [pc, #160]	; (8002d18 <ui_handler+0x178>)
 8002c78:	789b      	ldrb	r3, [r3, #2]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d112      	bne.n	8002ca4 <ui_handler+0x104>
	{
		if(ms_counter%500 == 0)
 8002c7e:	4b27      	ldr	r3, [pc, #156]	; (8002d1c <ui_handler+0x17c>)
 8002c80:	881b      	ldrh	r3, [r3, #0]
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	4a29      	ldr	r2, [pc, #164]	; (8002d2c <ui_handler+0x18c>)
 8002c86:	fba2 1203 	umull	r1, r2, r2, r3
 8002c8a:	0952      	lsrs	r2, r2, #5
 8002c8c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002c90:	fb01 f202 	mul.w	r2, r1, r2
 8002c94:	1a9b      	subs	r3, r3, r2
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d132      	bne.n	8002d02 <ui_handler+0x162>
		{
			LED_GREEN_GPIO_Port->BRR = LED_GREEN_Pin;
 8002c9c:	4b21      	ldr	r3, [pc, #132]	; (8002d24 <ui_handler+0x184>)
 8002c9e:	2240      	movs	r2, #64	; 0x40
 8002ca0:	615a      	str	r2, [r3, #20]
 8002ca2:	e02e      	b.n	8002d02 <ui_handler+0x162>
		}
	}
	else if(HC_status.heating_status == HEATING_STATUS_ENDING)
 8002ca4:	4b1c      	ldr	r3, [pc, #112]	; (8002d18 <ui_handler+0x178>)
 8002ca6:	789b      	ldrb	r3, [r3, #2]
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d114      	bne.n	8002cd6 <ui_handler+0x136>
	{
		if( (ms_counter % 200) == 0 )
 8002cac:	4b1b      	ldr	r3, [pc, #108]	; (8002d1c <ui_handler+0x17c>)
 8002cae:	881b      	ldrh	r3, [r3, #0]
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	4a1d      	ldr	r2, [pc, #116]	; (8002d28 <ui_handler+0x188>)
 8002cb4:	fba2 1203 	umull	r1, r2, r2, r3
 8002cb8:	0992      	lsrs	r2, r2, #6
 8002cba:	21c8      	movs	r1, #200	; 0xc8
 8002cbc:	fb01 f202 	mul.w	r2, r1, r2
 8002cc0:	1a9b      	subs	r3, r3, r2
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d11c      	bne.n	8002d02 <ui_handler+0x162>
		{
			LED_GREEN_GPIO_Port->ODR ^= LED_GREEN_Pin;
 8002cc8:	4b16      	ldr	r3, [pc, #88]	; (8002d24 <ui_handler+0x184>)
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	4a15      	ldr	r2, [pc, #84]	; (8002d24 <ui_handler+0x184>)
 8002cce:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 8002cd2:	60d3      	str	r3, [r2, #12]
 8002cd4:	e015      	b.n	8002d02 <ui_handler+0x162>
		}
	}
	else if(HC_status.heating_status == HEATING_STATUS_END)
 8002cd6:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <ui_handler+0x178>)
 8002cd8:	789b      	ldrb	r3, [r3, #2]
 8002cda:	2b03      	cmp	r3, #3
 8002cdc:	d111      	bne.n	8002d02 <ui_handler+0x162>
	{
		if( ( ms_counter % 90 ) == 0)
 8002cde:	4b0f      	ldr	r3, [pc, #60]	; (8002d1c <ui_handler+0x17c>)
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	085a      	lsrs	r2, r3, #1
 8002ce6:	4912      	ldr	r1, [pc, #72]	; (8002d30 <ui_handler+0x190>)
 8002ce8:	fba1 1202 	umull	r1, r2, r1, r2
 8002cec:	0952      	lsrs	r2, r2, #5
 8002cee:	215a      	movs	r1, #90	; 0x5a
 8002cf0:	fb01 f202 	mul.w	r2, r1, r2
 8002cf4:	1a9b      	subs	r3, r3, r2
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d102      	bne.n	8002d02 <ui_handler+0x162>
		{
			LED_GREEN_GPIO_Port->BSRR = LED_GREEN_Pin;
 8002cfc:	4b09      	ldr	r3, [pc, #36]	; (8002d24 <ui_handler+0x184>)
 8002cfe:	2240      	movs	r2, #64	; 0x40
 8002d00:	611a      	str	r2, [r3, #16]
		}
	}

	// buzzer contorl

	ui_handler_flag = UI_HANDLER_FLAG_BUSY;
 8002d02:	4b04      	ldr	r3, [pc, #16]	; (8002d14 <ui_handler+0x174>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	701a      	strb	r2, [r3, #0]
 8002d08:	e000      	b.n	8002d0c <ui_handler+0x16c>
	if(ui_handler_flag == UI_HANDLER_FLAG_BUSY) return;
 8002d0a:	bf00      	nop
}
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	200000fa 	.word	0x200000fa
 8002d18:	200000ec 	.word	0x200000ec
 8002d1c:	20000032 	.word	0x20000032
 8002d20:	cccccccd 	.word	0xcccccccd
 8002d24:	40010800 	.word	0x40010800
 8002d28:	51eb851f 	.word	0x51eb851f
 8002d2c:	10624dd3 	.word	0x10624dd3
 8002d30:	b60b60b7 	.word	0xb60b60b7

08002d34 <ui_change_ds18B20_status>:

void ui_change_ds18B20_status(uint8_t status)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	71fb      	strb	r3, [r7, #7]
	HC_status.ds18b20_amount = status;
 8002d3e:	4a04      	ldr	r2, [pc, #16]	; (8002d50 <ui_change_ds18B20_status+0x1c>)
 8002d40:	79fb      	ldrb	r3, [r7, #7]
 8002d42:	7013      	strb	r3, [r2, #0]
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bc80      	pop	{r7}
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	200000ec 	.word	0x200000ec

08002d54 <ui_increment_ms_counter>:

/***
 * 	function is calling in SysTick IRQ Handler
 */
inline void ui_increment_ms_counter(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
	ui_handler_flag = UI_HANDLER_FLAG_FREE;
 8002d58:	4b0a      	ldr	r3, [pc, #40]	; (8002d84 <ui_increment_ms_counter+0x30>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	701a      	strb	r2, [r3, #0]
	if(++ms_counter >= 1000)
 8002d5e:	4b0a      	ldr	r3, [pc, #40]	; (8002d88 <ui_increment_ms_counter+0x34>)
 8002d60:	881b      	ldrh	r3, [r3, #0]
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	3301      	adds	r3, #1
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	4a07      	ldr	r2, [pc, #28]	; (8002d88 <ui_increment_ms_counter+0x34>)
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	8011      	strh	r1, [r2, #0]
 8002d6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d72:	d302      	bcc.n	8002d7a <ui_increment_ms_counter+0x26>
	{
		ms_counter = 0;
 8002d74:	4b04      	ldr	r3, [pc, #16]	; (8002d88 <ui_increment_ms_counter+0x34>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	801a      	strh	r2, [r3, #0]
	}
}
 8002d7a:	bf00      	nop
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bc80      	pop	{r7}
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	200000fa 	.word	0x200000fa
 8002d88:	20000032 	.word	0x20000032

08002d8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d90:	f7fd f9dc 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d94:	f000 f811 	bl	8002dba <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d98:	f000 f9da 	bl	8003150 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002d9c:	f000 f868 	bl	8002e70 <MX_ADC1_Init>
  MX_SPI2_Init();
 8002da0:	f000 f8d0 	bl	8002f44 <MX_SPI2_Init>
  MX_TIM1_Init();
 8002da4:	f000 f904 	bl	8002fb0 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8002da8:	f000 f9a8 	bl	80030fc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  LCD_Initalize();
 8002dac:	f7ff fe92 	bl	8002ad4 <LCD_Initalize>
  ds18b20_initalize();
 8002db0:	f7ff fdb0 	bl	8002914 <ds18b20_initalize>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ui_handler();
 8002db4:	f7ff fef4 	bl	8002ba0 <ui_handler>
 8002db8:	e7fc      	b.n	8002db4 <main+0x28>

08002dba <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b094      	sub	sp, #80	; 0x50
 8002dbe:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dc0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002dc4:	2228      	movs	r2, #40	; 0x28
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f000 fc3f 	bl	800364c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002dce:	f107 0314 	add.w	r3, r7, #20
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	601a      	str	r2, [r3, #0]
 8002dd6:	605a      	str	r2, [r3, #4]
 8002dd8:	609a      	str	r2, [r3, #8]
 8002dda:	60da      	str	r2, [r3, #12]
 8002ddc:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dde:	1d3b      	adds	r3, r7, #4
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	609a      	str	r2, [r3, #8]
 8002de8:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002dea:	2301      	movs	r3, #1
 8002dec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002dee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002df2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002df4:	2300      	movs	r3, #0
 8002df6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e04:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002e06:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002e0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e0c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7fd ff67 	bl	8000ce4 <HAL_RCC_OscConfig>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002e1c:	f000 fa30 	bl	8003280 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e20:	230f      	movs	r3, #15
 8002e22:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e24:	2302      	movs	r3, #2
 8002e26:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e30:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e32:	2300      	movs	r3, #0
 8002e34:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e36:	f107 0314 	add.w	r3, r7, #20
 8002e3a:	2102      	movs	r1, #2
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7fe f9d1 	bl	80011e4 <HAL_RCC_ClockConfig>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d001      	beq.n	8002e4c <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002e48:	f000 fa1a 	bl	8003280 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002e50:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e54:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e56:	1d3b      	adds	r3, r7, #4
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f7fe fb5f 	bl	800151c <HAL_RCCEx_PeriphCLKConfig>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002e64:	f000 fa0c 	bl	8003280 <Error_Handler>
  }
}
 8002e68:	bf00      	nop
 8002e6a:	3750      	adds	r7, #80	; 0x50
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e76:	1d3b      	adds	r3, r7, #4
 8002e78:	2200      	movs	r2, #0
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	605a      	str	r2, [r3, #4]
 8002e7e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8002e80:	4b2e      	ldr	r3, [pc, #184]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002e82:	4a2f      	ldr	r2, [pc, #188]	; (8002f40 <MX_ADC1_Init+0xd0>)
 8002e84:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002e86:	4b2d      	ldr	r3, [pc, #180]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002e88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e8c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002e8e:	4b2b      	ldr	r3, [pc, #172]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002e90:	2201      	movs	r2, #1
 8002e92:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002e94:	4b29      	ldr	r3, [pc, #164]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e9a:	4b28      	ldr	r3, [pc, #160]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002e9c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002ea0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ea2:	4b26      	ldr	r3, [pc, #152]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8002ea8:	4b24      	ldr	r3, [pc, #144]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002eaa:	2204      	movs	r2, #4
 8002eac:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002eae:	4823      	ldr	r0, [pc, #140]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002eb0:	f7fd f9ae 	bl	8000210 <HAL_ADC_Init>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8002eba:	f000 f9e1 	bl	8003280 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002ec6:	2307      	movs	r3, #7
 8002ec8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002eca:	1d3b      	adds	r3, r7, #4
 8002ecc:	4619      	mov	r1, r3
 8002ece:	481b      	ldr	r0, [pc, #108]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002ed0:	f7fd fb4c 	bl	800056c <HAL_ADC_ConfigChannel>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002eda:	f000 f9d1 	bl	8003280 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ee6:	1d3b      	adds	r3, r7, #4
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4814      	ldr	r0, [pc, #80]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002eec:	f7fd fb3e 	bl	800056c <HAL_ADC_ConfigChannel>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8002ef6:	f000 f9c3 	bl	8003280 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002efa:	2302      	movs	r3, #2
 8002efc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002efe:	2303      	movs	r3, #3
 8002f00:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f02:	1d3b      	adds	r3, r7, #4
 8002f04:	4619      	mov	r1, r3
 8002f06:	480d      	ldr	r0, [pc, #52]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002f08:	f7fd fb30 	bl	800056c <HAL_ADC_ConfigChannel>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8002f12:	f000 f9b5 	bl	8003280 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002f16:	2310      	movs	r3, #16
 8002f18:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002f1a:	2304      	movs	r3, #4
 8002f1c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f1e:	1d3b      	adds	r3, r7, #4
 8002f20:	4619      	mov	r1, r3
 8002f22:	4806      	ldr	r0, [pc, #24]	; (8002f3c <MX_ADC1_Init+0xcc>)
 8002f24:	f7fd fb22 	bl	800056c <HAL_ADC_ConfigChannel>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8002f2e:	f000 f9a7 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002f32:	bf00      	nop
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	200000bc 	.word	0x200000bc
 8002f40:	40012400 	.word	0x40012400

08002f44 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002f48:	4b17      	ldr	r3, [pc, #92]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f4a:	4a18      	ldr	r2, [pc, #96]	; (8002fac <MX_SPI2_Init+0x68>)
 8002f4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002f4e:	4b16      	ldr	r3, [pc, #88]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002f54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002f56:	4b14      	ldr	r3, [pc, #80]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f5c:	4b12      	ldr	r3, [pc, #72]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f62:	4b11      	ldr	r3, [pc, #68]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f68:	4b0f      	ldr	r3, [pc, #60]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002f6e:	4b0e      	ldr	r3, [pc, #56]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f74:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f76:	4b0c      	ldr	r3, [pc, #48]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f7c:	4b0a      	ldr	r3, [pc, #40]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f82:	4b09      	ldr	r3, [pc, #36]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f88:	4b07      	ldr	r3, [pc, #28]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002f8e:	4b06      	ldr	r3, [pc, #24]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f90:	220a      	movs	r2, #10
 8002f92:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002f94:	4804      	ldr	r0, [pc, #16]	; (8002fa8 <MX_SPI2_Init+0x64>)
 8002f96:	f7fe fb77 	bl	8001688 <HAL_SPI_Init>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002fa0:	f000 f96e 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002fa4:	bf00      	nop
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	200000fc 	.word	0x200000fc
 8002fac:	40003800 	.word	0x40003800

08002fb0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b096      	sub	sp, #88	; 0x58
 8002fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fb6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002fba:	2200      	movs	r2, #0
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	605a      	str	r2, [r3, #4]
 8002fc0:	609a      	str	r2, [r3, #8]
 8002fc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fc4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002fc8:	2200      	movs	r2, #0
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	605a      	str	r2, [r3, #4]
 8002fd8:	609a      	str	r2, [r3, #8]
 8002fda:	60da      	str	r2, [r3, #12]
 8002fdc:	611a      	str	r2, [r3, #16]
 8002fde:	615a      	str	r2, [r3, #20]
 8002fe0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002fe2:	1d3b      	adds	r3, r7, #4
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	2100      	movs	r1, #0
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f000 fb2f 	bl	800364c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002fee:	4b41      	ldr	r3, [pc, #260]	; (80030f4 <MX_TIM1_Init+0x144>)
 8002ff0:	4a41      	ldr	r2, [pc, #260]	; (80030f8 <MX_TIM1_Init+0x148>)
 8002ff2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8002ff4:	4b3f      	ldr	r3, [pc, #252]	; (80030f4 <MX_TIM1_Init+0x144>)
 8002ff6:	2247      	movs	r2, #71	; 0x47
 8002ff8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ffa:	4b3e      	ldr	r3, [pc, #248]	; (80030f4 <MX_TIM1_Init+0x144>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9800;
 8003000:	4b3c      	ldr	r3, [pc, #240]	; (80030f4 <MX_TIM1_Init+0x144>)
 8003002:	f242 6248 	movw	r2, #9800	; 0x2648
 8003006:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003008:	4b3a      	ldr	r3, [pc, #232]	; (80030f4 <MX_TIM1_Init+0x144>)
 800300a:	2200      	movs	r2, #0
 800300c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800300e:	4b39      	ldr	r3, [pc, #228]	; (80030f4 <MX_TIM1_Init+0x144>)
 8003010:	2200      	movs	r2, #0
 8003012:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003014:	4b37      	ldr	r3, [pc, #220]	; (80030f4 <MX_TIM1_Init+0x144>)
 8003016:	2200      	movs	r2, #0
 8003018:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800301a:	4836      	ldr	r0, [pc, #216]	; (80030f4 <MX_TIM1_Init+0x144>)
 800301c:	f7fe fb95 	bl	800174a <HAL_TIM_Base_Init>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003026:	f000 f92b 	bl	8003280 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800302a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800302e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003030:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003034:	4619      	mov	r1, r3
 8003036:	482f      	ldr	r0, [pc, #188]	; (80030f4 <MX_TIM1_Init+0x144>)
 8003038:	f7fe fc8c 	bl	8001954 <HAL_TIM_ConfigClockSource>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003042:	f000 f91d 	bl	8003280 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8003046:	482b      	ldr	r0, [pc, #172]	; (80030f4 <MX_TIM1_Init+0x144>)
 8003048:	f7fe fbaa 	bl	80017a0 <HAL_TIM_OC_Init>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d001      	beq.n	8003056 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8003052:	f000 f915 	bl	8003280 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 8003056:	2108      	movs	r1, #8
 8003058:	4826      	ldr	r0, [pc, #152]	; (80030f4 <MX_TIM1_Init+0x144>)
 800305a:	f7fe fbd5 	bl	8001808 <HAL_TIM_OnePulse_Init>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8003064:	f000 f90c 	bl	8003280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003068:	2300      	movs	r3, #0
 800306a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800306c:	2300      	movs	r3, #0
 800306e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003070:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003074:	4619      	mov	r1, r3
 8003076:	481f      	ldr	r0, [pc, #124]	; (80030f4 <MX_TIM1_Init+0x144>)
 8003078:	f7fe ffa4 	bl	8001fc4 <HAL_TIMEx_MasterConfigSynchronization>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8003082:	f000 f8fd 	bl	8003280 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003086:	2300      	movs	r3, #0
 8003088:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800308a:	2300      	movs	r3, #0
 800308c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800308e:	2300      	movs	r3, #0
 8003090:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003092:	2300      	movs	r3, #0
 8003094:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003096:	2300      	movs	r3, #0
 8003098:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800309a:	2300      	movs	r3, #0
 800309c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800309e:	2300      	movs	r3, #0
 80030a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80030a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030a6:	2200      	movs	r2, #0
 80030a8:	4619      	mov	r1, r3
 80030aa:	4812      	ldr	r0, [pc, #72]	; (80030f4 <MX_TIM1_Init+0x144>)
 80030ac:	f7fe fbf2 	bl	8001894 <HAL_TIM_OC_ConfigChannel>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 80030b6:	f000 f8e3 	bl	8003280 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80030ba:	2300      	movs	r3, #0
 80030bc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80030be:	2300      	movs	r3, #0
 80030c0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80030c2:	2300      	movs	r3, #0
 80030c4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80030c6:	2300      	movs	r3, #0
 80030c8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80030ca:	2300      	movs	r3, #0
 80030cc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80030ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030d2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80030d4:	2300      	movs	r3, #0
 80030d6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80030d8:	1d3b      	adds	r3, r7, #4
 80030da:	4619      	mov	r1, r3
 80030dc:	4805      	ldr	r0, [pc, #20]	; (80030f4 <MX_TIM1_Init+0x144>)
 80030de:	f7fe ffb5 	bl	800204c <HAL_TIMEx_ConfigBreakDeadTime>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d001      	beq.n	80030ec <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 80030e8:	f000 f8ca 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80030ec:	bf00      	nop
 80030ee:	3758      	adds	r7, #88	; 0x58
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	20000194 	.word	0x20000194
 80030f8:	40012c00 	.word	0x40012c00

080030fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003100:	4b11      	ldr	r3, [pc, #68]	; (8003148 <MX_USART3_UART_Init+0x4c>)
 8003102:	4a12      	ldr	r2, [pc, #72]	; (800314c <MX_USART3_UART_Init+0x50>)
 8003104:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003106:	4b10      	ldr	r3, [pc, #64]	; (8003148 <MX_USART3_UART_Init+0x4c>)
 8003108:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800310c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800310e:	4b0e      	ldr	r3, [pc, #56]	; (8003148 <MX_USART3_UART_Init+0x4c>)
 8003110:	2200      	movs	r2, #0
 8003112:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003114:	4b0c      	ldr	r3, [pc, #48]	; (8003148 <MX_USART3_UART_Init+0x4c>)
 8003116:	2200      	movs	r2, #0
 8003118:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800311a:	4b0b      	ldr	r3, [pc, #44]	; (8003148 <MX_USART3_UART_Init+0x4c>)
 800311c:	2200      	movs	r2, #0
 800311e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003120:	4b09      	ldr	r3, [pc, #36]	; (8003148 <MX_USART3_UART_Init+0x4c>)
 8003122:	220c      	movs	r2, #12
 8003124:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003126:	4b08      	ldr	r3, [pc, #32]	; (8003148 <MX_USART3_UART_Init+0x4c>)
 8003128:	2200      	movs	r2, #0
 800312a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800312c:	4b06      	ldr	r3, [pc, #24]	; (8003148 <MX_USART3_UART_Init+0x4c>)
 800312e:	2200      	movs	r2, #0
 8003130:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003132:	4805      	ldr	r0, [pc, #20]	; (8003148 <MX_USART3_UART_Init+0x4c>)
 8003134:	f7fe ffdb 	bl	80020ee <HAL_UART_Init>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800313e:	f000 f89f 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003142:	bf00      	nop
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	20000154 	.word	0x20000154
 800314c:	40004800 	.word	0x40004800

08003150 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b088      	sub	sp, #32
 8003154:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003156:	f107 0310 	add.w	r3, r7, #16
 800315a:	2200      	movs	r2, #0
 800315c:	601a      	str	r2, [r3, #0]
 800315e:	605a      	str	r2, [r3, #4]
 8003160:	609a      	str	r2, [r3, #8]
 8003162:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003164:	4b41      	ldr	r3, [pc, #260]	; (800326c <MX_GPIO_Init+0x11c>)
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	4a40      	ldr	r2, [pc, #256]	; (800326c <MX_GPIO_Init+0x11c>)
 800316a:	f043 0310 	orr.w	r3, r3, #16
 800316e:	6193      	str	r3, [r2, #24]
 8003170:	4b3e      	ldr	r3, [pc, #248]	; (800326c <MX_GPIO_Init+0x11c>)
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	f003 0310 	and.w	r3, r3, #16
 8003178:	60fb      	str	r3, [r7, #12]
 800317a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800317c:	4b3b      	ldr	r3, [pc, #236]	; (800326c <MX_GPIO_Init+0x11c>)
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	4a3a      	ldr	r2, [pc, #232]	; (800326c <MX_GPIO_Init+0x11c>)
 8003182:	f043 0320 	orr.w	r3, r3, #32
 8003186:	6193      	str	r3, [r2, #24]
 8003188:	4b38      	ldr	r3, [pc, #224]	; (800326c <MX_GPIO_Init+0x11c>)
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	f003 0320 	and.w	r3, r3, #32
 8003190:	60bb      	str	r3, [r7, #8]
 8003192:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003194:	4b35      	ldr	r3, [pc, #212]	; (800326c <MX_GPIO_Init+0x11c>)
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	4a34      	ldr	r2, [pc, #208]	; (800326c <MX_GPIO_Init+0x11c>)
 800319a:	f043 0304 	orr.w	r3, r3, #4
 800319e:	6193      	str	r3, [r2, #24]
 80031a0:	4b32      	ldr	r3, [pc, #200]	; (800326c <MX_GPIO_Init+0x11c>)
 80031a2:	699b      	ldr	r3, [r3, #24]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	607b      	str	r3, [r7, #4]
 80031aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80031ac:	4b2f      	ldr	r3, [pc, #188]	; (800326c <MX_GPIO_Init+0x11c>)
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	4a2e      	ldr	r2, [pc, #184]	; (800326c <MX_GPIO_Init+0x11c>)
 80031b2:	f043 0308 	orr.w	r3, r3, #8
 80031b6:	6193      	str	r3, [r2, #24]
 80031b8:	4b2c      	ldr	r3, [pc, #176]	; (800326c <MX_GPIO_Init+0x11c>)
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	f003 0308 	and.w	r3, r3, #8
 80031c0:	603b      	str	r3, [r7, #0]
 80031c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ONE_WIRE_DATA1_Pin|ONE_WIRE_DATA2_Pin|LED_RED_Pin|LED_GREEN_Pin 
 80031c4:	2200      	movs	r2, #0
 80031c6:	f248 7178 	movw	r1, #34680	; 0x8778
 80031ca:	4829      	ldr	r0, [pc, #164]	; (8003270 <MX_GPIO_Init+0x120>)
 80031cc:	f7fd fd72 	bl	8000cb4 <HAL_GPIO_WritePin>
                          |BUZZER_Pin|FAN_CTRL_Pin|HEATER_CTRL_Pin|LCD_RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_D0_Pin|LCD_D1_Pin|LCD_D1B2_Pin|LCD_D3_Pin 
 80031d0:	2200      	movs	r2, #0
 80031d2:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80031d6:	4827      	ldr	r0, [pc, #156]	; (8003274 <MX_GPIO_Init+0x124>)
 80031d8:	f7fd fd6c 	bl	8000cb4 <HAL_GPIO_WritePin>
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin 
                          |LCD_E_Pin|LCD_RW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON_DOWN_Pin BUTTON_EXIT_Pin BUTTON_OK_Pin */
  GPIO_InitStruct.Pin = BUTTON_DOWN_Pin|BUTTON_EXIT_Pin|BUTTON_OK_Pin;
 80031dc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80031e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031e2:	4b25      	ldr	r3, [pc, #148]	; (8003278 <MX_GPIO_Init+0x128>)
 80031e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e6:	2300      	movs	r3, #0
 80031e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031ea:	f107 0310 	add.w	r3, r7, #16
 80031ee:	4619      	mov	r1, r3
 80031f0:	4822      	ldr	r0, [pc, #136]	; (800327c <MX_GPIO_Init+0x12c>)
 80031f2:	f7fd fc05 	bl	8000a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : ONE_WIRE_DATA1_Pin ONE_WIRE_DATA2_Pin LED_RED_Pin LED_GREEN_Pin 
                           BUZZER_Pin FAN_CTRL_Pin HEATER_CTRL_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = ONE_WIRE_DATA1_Pin|ONE_WIRE_DATA2_Pin|LED_RED_Pin|LED_GREEN_Pin 
 80031f6:	f248 7378 	movw	r3, #34680	; 0x8778
 80031fa:	613b      	str	r3, [r7, #16]
                          |BUZZER_Pin|FAN_CTRL_Pin|HEATER_CTRL_Pin|LCD_RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031fc:	2301      	movs	r3, #1
 80031fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003200:	2300      	movs	r3, #0
 8003202:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003204:	2302      	movs	r3, #2
 8003206:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003208:	f107 0310 	add.w	r3, r7, #16
 800320c:	4619      	mov	r1, r3
 800320e:	4818      	ldr	r0, [pc, #96]	; (8003270 <MX_GPIO_Init+0x120>)
 8003210:	f7fd fbf6 	bl	8000a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : ZCD_Pin */
  GPIO_InitStruct.Pin = ZCD_Pin;
 8003214:	2380      	movs	r3, #128	; 0x80
 8003216:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003218:	4b17      	ldr	r3, [pc, #92]	; (8003278 <MX_GPIO_Init+0x128>)
 800321a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321c:	2300      	movs	r3, #0
 800321e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ZCD_GPIO_Port, &GPIO_InitStruct);
 8003220:	f107 0310 	add.w	r3, r7, #16
 8003224:	4619      	mov	r1, r3
 8003226:	4812      	ldr	r0, [pc, #72]	; (8003270 <MX_GPIO_Init+0x120>)
 8003228:	f7fd fbea 	bl	8000a00 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D0_Pin LCD_D1_Pin LCD_D1B2_Pin LCD_D3_Pin 
                           LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin 
                           LCD_E_Pin LCD_RW_Pin */
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D1B2_Pin|LCD_D3_Pin 
 800322c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003230:	613b      	str	r3, [r7, #16]
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin 
                          |LCD_E_Pin|LCD_RW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003232:	2301      	movs	r3, #1
 8003234:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003236:	2300      	movs	r3, #0
 8003238:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800323a:	2302      	movs	r3, #2
 800323c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800323e:	f107 0310 	add.w	r3, r7, #16
 8003242:	4619      	mov	r1, r3
 8003244:	480b      	ldr	r0, [pc, #44]	; (8003274 <MX_GPIO_Init+0x124>)
 8003246:	f7fd fbdb 	bl	8000a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_UP_Pin */
  GPIO_InitStruct.Pin = BUTTON_UP_Pin;
 800324a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800324e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003250:	4b09      	ldr	r3, [pc, #36]	; (8003278 <MX_GPIO_Init+0x128>)
 8003252:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003254:	2300      	movs	r3, #0
 8003256:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_UP_GPIO_Port, &GPIO_InitStruct);
 8003258:	f107 0310 	add.w	r3, r7, #16
 800325c:	4619      	mov	r1, r3
 800325e:	4805      	ldr	r0, [pc, #20]	; (8003274 <MX_GPIO_Init+0x124>)
 8003260:	f7fd fbce 	bl	8000a00 <HAL_GPIO_Init>

}
 8003264:	bf00      	nop
 8003266:	3720      	adds	r7, #32
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40021000 	.word	0x40021000
 8003270:	40010800 	.word	0x40010800
 8003274:	40010c00 	.word	0x40010c00
 8003278:	10110000 	.word	0x10110000
 800327c:	40011000 	.word	0x40011000

08003280 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003284:	bf00      	nop
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr

0800328c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003292:	4b15      	ldr	r3, [pc, #84]	; (80032e8 <HAL_MspInit+0x5c>)
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	4a14      	ldr	r2, [pc, #80]	; (80032e8 <HAL_MspInit+0x5c>)
 8003298:	f043 0301 	orr.w	r3, r3, #1
 800329c:	6193      	str	r3, [r2, #24]
 800329e:	4b12      	ldr	r3, [pc, #72]	; (80032e8 <HAL_MspInit+0x5c>)
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	60bb      	str	r3, [r7, #8]
 80032a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032aa:	4b0f      	ldr	r3, [pc, #60]	; (80032e8 <HAL_MspInit+0x5c>)
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	4a0e      	ldr	r2, [pc, #56]	; (80032e8 <HAL_MspInit+0x5c>)
 80032b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032b4:	61d3      	str	r3, [r2, #28]
 80032b6:	4b0c      	ldr	r3, [pc, #48]	; (80032e8 <HAL_MspInit+0x5c>)
 80032b8:	69db      	ldr	r3, [r3, #28]
 80032ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032be:	607b      	str	r3, [r7, #4]
 80032c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80032c2:	4b0a      	ldr	r3, [pc, #40]	; (80032ec <HAL_MspInit+0x60>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80032ce:	60fb      	str	r3, [r7, #12]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80032d6:	60fb      	str	r3, [r7, #12]
 80032d8:	4a04      	ldr	r2, [pc, #16]	; (80032ec <HAL_MspInit+0x60>)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032de:	bf00      	nop
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bc80      	pop	{r7}
 80032e6:	4770      	bx	lr
 80032e8:	40021000 	.word	0x40021000
 80032ec:	40010000 	.word	0x40010000

080032f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b088      	sub	sp, #32
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f8:	f107 0310 	add.w	r3, r7, #16
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]
 8003300:	605a      	str	r2, [r3, #4]
 8003302:	609a      	str	r2, [r3, #8]
 8003304:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a18      	ldr	r2, [pc, #96]	; (800336c <HAL_ADC_MspInit+0x7c>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d129      	bne.n	8003364 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003310:	4b17      	ldr	r3, [pc, #92]	; (8003370 <HAL_ADC_MspInit+0x80>)
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	4a16      	ldr	r2, [pc, #88]	; (8003370 <HAL_ADC_MspInit+0x80>)
 8003316:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800331a:	6193      	str	r3, [r2, #24]
 800331c:	4b14      	ldr	r3, [pc, #80]	; (8003370 <HAL_ADC_MspInit+0x80>)
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003328:	4b11      	ldr	r3, [pc, #68]	; (8003370 <HAL_ADC_MspInit+0x80>)
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	4a10      	ldr	r2, [pc, #64]	; (8003370 <HAL_ADC_MspInit+0x80>)
 800332e:	f043 0304 	orr.w	r3, r3, #4
 8003332:	6193      	str	r3, [r2, #24]
 8003334:	4b0e      	ldr	r3, [pc, #56]	; (8003370 <HAL_ADC_MspInit+0x80>)
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	f003 0304 	and.w	r3, r3, #4
 800333c:	60bb      	str	r3, [r7, #8]
 800333e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8003340:	2307      	movs	r3, #7
 8003342:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003344:	2303      	movs	r3, #3
 8003346:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003348:	f107 0310 	add.w	r3, r7, #16
 800334c:	4619      	mov	r1, r3
 800334e:	4809      	ldr	r0, [pc, #36]	; (8003374 <HAL_ADC_MspInit+0x84>)
 8003350:	f7fd fb56 	bl	8000a00 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003354:	2200      	movs	r2, #0
 8003356:	2100      	movs	r1, #0
 8003358:	2012      	movs	r0, #18
 800335a:	f7fd fb1a 	bl	8000992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800335e:	2012      	movs	r0, #18
 8003360:	f7fd fb33 	bl	80009ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003364:	bf00      	nop
 8003366:	3720      	adds	r7, #32
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40012400 	.word	0x40012400
 8003370:	40021000 	.word	0x40021000
 8003374:	40010800 	.word	0x40010800

08003378 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b088      	sub	sp, #32
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003380:	f107 0310 	add.w	r3, r7, #16
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	605a      	str	r2, [r3, #4]
 800338a:	609a      	str	r2, [r3, #8]
 800338c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a1c      	ldr	r2, [pc, #112]	; (8003404 <HAL_SPI_MspInit+0x8c>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d131      	bne.n	80033fc <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003398:	4b1b      	ldr	r3, [pc, #108]	; (8003408 <HAL_SPI_MspInit+0x90>)
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	4a1a      	ldr	r2, [pc, #104]	; (8003408 <HAL_SPI_MspInit+0x90>)
 800339e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033a2:	61d3      	str	r3, [r2, #28]
 80033a4:	4b18      	ldr	r3, [pc, #96]	; (8003408 <HAL_SPI_MspInit+0x90>)
 80033a6:	69db      	ldr	r3, [r3, #28]
 80033a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033ac:	60fb      	str	r3, [r7, #12]
 80033ae:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033b0:	4b15      	ldr	r3, [pc, #84]	; (8003408 <HAL_SPI_MspInit+0x90>)
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	4a14      	ldr	r2, [pc, #80]	; (8003408 <HAL_SPI_MspInit+0x90>)
 80033b6:	f043 0308 	orr.w	r3, r3, #8
 80033ba:	6193      	str	r3, [r2, #24]
 80033bc:	4b12      	ldr	r3, [pc, #72]	; (8003408 <HAL_SPI_MspInit+0x90>)
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	f003 0308 	and.w	r3, r3, #8
 80033c4:	60bb      	str	r3, [r7, #8]
 80033c6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80033c8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80033cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033ce:	2302      	movs	r3, #2
 80033d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033d2:	2303      	movs	r3, #3
 80033d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033d6:	f107 0310 	add.w	r3, r7, #16
 80033da:	4619      	mov	r1, r3
 80033dc:	480b      	ldr	r0, [pc, #44]	; (800340c <HAL_SPI_MspInit+0x94>)
 80033de:	f7fd fb0f 	bl	8000a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80033e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80033e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033e8:	2300      	movs	r3, #0
 80033ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ec:	2300      	movs	r3, #0
 80033ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033f0:	f107 0310 	add.w	r3, r7, #16
 80033f4:	4619      	mov	r1, r3
 80033f6:	4805      	ldr	r0, [pc, #20]	; (800340c <HAL_SPI_MspInit+0x94>)
 80033f8:	f7fd fb02 	bl	8000a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80033fc:	bf00      	nop
 80033fe:	3720      	adds	r7, #32
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40003800 	.word	0x40003800
 8003408:	40021000 	.word	0x40021000
 800340c:	40010c00 	.word	0x40010c00

08003410 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a09      	ldr	r2, [pc, #36]	; (8003444 <HAL_TIM_Base_MspInit+0x34>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d10b      	bne.n	800343a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003422:	4b09      	ldr	r3, [pc, #36]	; (8003448 <HAL_TIM_Base_MspInit+0x38>)
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	4a08      	ldr	r2, [pc, #32]	; (8003448 <HAL_TIM_Base_MspInit+0x38>)
 8003428:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800342c:	6193      	str	r3, [r2, #24]
 800342e:	4b06      	ldr	r3, [pc, #24]	; (8003448 <HAL_TIM_Base_MspInit+0x38>)
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003436:	60fb      	str	r3, [r7, #12]
 8003438:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800343a:	bf00      	nop
 800343c:	3714      	adds	r7, #20
 800343e:	46bd      	mov	sp, r7
 8003440:	bc80      	pop	{r7}
 8003442:	4770      	bx	lr
 8003444:	40012c00 	.word	0x40012c00
 8003448:	40021000 	.word	0x40021000

0800344c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003454:	f107 0310 	add.w	r3, r7, #16
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	605a      	str	r2, [r3, #4]
 800345e:	609a      	str	r2, [r3, #8]
 8003460:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a1c      	ldr	r2, [pc, #112]	; (80034d8 <HAL_UART_MspInit+0x8c>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d131      	bne.n	80034d0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800346c:	4b1b      	ldr	r3, [pc, #108]	; (80034dc <HAL_UART_MspInit+0x90>)
 800346e:	69db      	ldr	r3, [r3, #28]
 8003470:	4a1a      	ldr	r2, [pc, #104]	; (80034dc <HAL_UART_MspInit+0x90>)
 8003472:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003476:	61d3      	str	r3, [r2, #28]
 8003478:	4b18      	ldr	r3, [pc, #96]	; (80034dc <HAL_UART_MspInit+0x90>)
 800347a:	69db      	ldr	r3, [r3, #28]
 800347c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003480:	60fb      	str	r3, [r7, #12]
 8003482:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003484:	4b15      	ldr	r3, [pc, #84]	; (80034dc <HAL_UART_MspInit+0x90>)
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	4a14      	ldr	r2, [pc, #80]	; (80034dc <HAL_UART_MspInit+0x90>)
 800348a:	f043 0308 	orr.w	r3, r3, #8
 800348e:	6193      	str	r3, [r2, #24]
 8003490:	4b12      	ldr	r3, [pc, #72]	; (80034dc <HAL_UART_MspInit+0x90>)
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	f003 0308 	and.w	r3, r3, #8
 8003498:	60bb      	str	r3, [r7, #8]
 800349a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800349c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034a2:	2302      	movs	r3, #2
 80034a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034a6:	2303      	movs	r3, #3
 80034a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034aa:	f107 0310 	add.w	r3, r7, #16
 80034ae:	4619      	mov	r1, r3
 80034b0:	480b      	ldr	r0, [pc, #44]	; (80034e0 <HAL_UART_MspInit+0x94>)
 80034b2:	f7fd faa5 	bl	8000a00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80034b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034bc:	2300      	movs	r3, #0
 80034be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c0:	2300      	movs	r3, #0
 80034c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034c4:	f107 0310 	add.w	r3, r7, #16
 80034c8:	4619      	mov	r1, r3
 80034ca:	4805      	ldr	r0, [pc, #20]	; (80034e0 <HAL_UART_MspInit+0x94>)
 80034cc:	f7fd fa98 	bl	8000a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80034d0:	bf00      	nop
 80034d2:	3720      	adds	r7, #32
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	40004800 	.word	0x40004800
 80034dc:	40021000 	.word	0x40021000
 80034e0:	40010c00 	.word	0x40010c00

080034e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80034e8:	bf00      	nop
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr

080034f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034f4:	e7fe      	b.n	80034f4 <HardFault_Handler+0x4>

080034f6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034f6:	b480      	push	{r7}
 80034f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034fa:	e7fe      	b.n	80034fa <MemManage_Handler+0x4>

080034fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034fc:	b480      	push	{r7}
 80034fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003500:	e7fe      	b.n	8003500 <BusFault_Handler+0x4>

08003502 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003502:	b480      	push	{r7}
 8003504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003506:	e7fe      	b.n	8003506 <UsageFault_Handler+0x4>

08003508 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800350c:	bf00      	nop
 800350e:	46bd      	mov	sp, r7
 8003510:	bc80      	pop	{r7}
 8003512:	4770      	bx	lr

08003514 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003514:	b480      	push	{r7}
 8003516:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003518:	bf00      	nop
 800351a:	46bd      	mov	sp, r7
 800351c:	bc80      	pop	{r7}
 800351e:	4770      	bx	lr

08003520 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003524:	bf00      	nop
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr

0800352c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	ui_increment_ms_counter();
 8003530:	f7ff fc10 	bl	8002d54 <ui_increment_ms_counter>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003534:	f7fc fe50 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003538:	bf00      	nop
 800353a:	bd80      	pop	{r7, pc}

0800353c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003540:	4802      	ldr	r0, [pc, #8]	; (800354c <ADC1_2_IRQHandler+0x10>)
 8003542:	f7fc ff3d 	bl	80003c0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003546:	bf00      	nop
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	200000bc 	.word	0x200000bc

08003550 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003554:	4b15      	ldr	r3, [pc, #84]	; (80035ac <SystemInit+0x5c>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a14      	ldr	r2, [pc, #80]	; (80035ac <SystemInit+0x5c>)
 800355a:	f043 0301 	orr.w	r3, r3, #1
 800355e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003560:	4b12      	ldr	r3, [pc, #72]	; (80035ac <SystemInit+0x5c>)
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	4911      	ldr	r1, [pc, #68]	; (80035ac <SystemInit+0x5c>)
 8003566:	4b12      	ldr	r3, [pc, #72]	; (80035b0 <SystemInit+0x60>)
 8003568:	4013      	ands	r3, r2
 800356a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800356c:	4b0f      	ldr	r3, [pc, #60]	; (80035ac <SystemInit+0x5c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a0e      	ldr	r2, [pc, #56]	; (80035ac <SystemInit+0x5c>)
 8003572:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003576:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800357a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800357c:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <SystemInit+0x5c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a0a      	ldr	r2, [pc, #40]	; (80035ac <SystemInit+0x5c>)
 8003582:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003586:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003588:	4b08      	ldr	r3, [pc, #32]	; (80035ac <SystemInit+0x5c>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	4a07      	ldr	r2, [pc, #28]	; (80035ac <SystemInit+0x5c>)
 800358e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003592:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003594:	4b05      	ldr	r3, [pc, #20]	; (80035ac <SystemInit+0x5c>)
 8003596:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800359a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800359c:	4b05      	ldr	r3, [pc, #20]	; (80035b4 <SystemInit+0x64>)
 800359e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80035a2:	609a      	str	r2, [r3, #8]
#endif 
}
 80035a4:	bf00      	nop
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bc80      	pop	{r7}
 80035aa:	4770      	bx	lr
 80035ac:	40021000 	.word	0x40021000
 80035b0:	f8ff0000 	.word	0xf8ff0000
 80035b4:	e000ed00 	.word	0xe000ed00

080035b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80035b8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80035ba:	e003      	b.n	80035c4 <LoopCopyDataInit>

080035bc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80035bc:	4b0b      	ldr	r3, [pc, #44]	; (80035ec <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80035be:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80035c0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80035c2:	3104      	adds	r1, #4

080035c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80035c4:	480a      	ldr	r0, [pc, #40]	; (80035f0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80035c6:	4b0b      	ldr	r3, [pc, #44]	; (80035f4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80035c8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80035ca:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80035cc:	d3f6      	bcc.n	80035bc <CopyDataInit>
  ldr r2, =_sbss
 80035ce:	4a0a      	ldr	r2, [pc, #40]	; (80035f8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80035d0:	e002      	b.n	80035d8 <LoopFillZerobss>

080035d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80035d2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80035d4:	f842 3b04 	str.w	r3, [r2], #4

080035d8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80035d8:	4b08      	ldr	r3, [pc, #32]	; (80035fc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80035da:	429a      	cmp	r2, r3
  bcc FillZerobss
 80035dc:	d3f9      	bcc.n	80035d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80035de:	f7ff ffb7 	bl	8003550 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035e2:	f000 f80f 	bl	8003604 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80035e6:	f7ff fbd1 	bl	8002d8c <main>
  bx lr
 80035ea:	4770      	bx	lr
  ldr r3, =_sidata
 80035ec:	080036b0 	.word	0x080036b0
  ldr r0, =_sdata
 80035f0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80035f4:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80035f8:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80035fc:	200001d4 	.word	0x200001d4

08003600 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003600:	e7fe      	b.n	8003600 <CAN1_RX1_IRQHandler>
	...

08003604 <__libc_init_array>:
 8003604:	b570      	push	{r4, r5, r6, lr}
 8003606:	2500      	movs	r5, #0
 8003608:	4e0c      	ldr	r6, [pc, #48]	; (800363c <__libc_init_array+0x38>)
 800360a:	4c0d      	ldr	r4, [pc, #52]	; (8003640 <__libc_init_array+0x3c>)
 800360c:	1ba4      	subs	r4, r4, r6
 800360e:	10a4      	asrs	r4, r4, #2
 8003610:	42a5      	cmp	r5, r4
 8003612:	d109      	bne.n	8003628 <__libc_init_array+0x24>
 8003614:	f000 f822 	bl	800365c <_init>
 8003618:	2500      	movs	r5, #0
 800361a:	4e0a      	ldr	r6, [pc, #40]	; (8003644 <__libc_init_array+0x40>)
 800361c:	4c0a      	ldr	r4, [pc, #40]	; (8003648 <__libc_init_array+0x44>)
 800361e:	1ba4      	subs	r4, r4, r6
 8003620:	10a4      	asrs	r4, r4, #2
 8003622:	42a5      	cmp	r5, r4
 8003624:	d105      	bne.n	8003632 <__libc_init_array+0x2e>
 8003626:	bd70      	pop	{r4, r5, r6, pc}
 8003628:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800362c:	4798      	blx	r3
 800362e:	3501      	adds	r5, #1
 8003630:	e7ee      	b.n	8003610 <__libc_init_array+0xc>
 8003632:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003636:	4798      	blx	r3
 8003638:	3501      	adds	r5, #1
 800363a:	e7f2      	b.n	8003622 <__libc_init_array+0x1e>
 800363c:	080036a8 	.word	0x080036a8
 8003640:	080036a8 	.word	0x080036a8
 8003644:	080036a8 	.word	0x080036a8
 8003648:	080036ac 	.word	0x080036ac

0800364c <memset>:
 800364c:	4603      	mov	r3, r0
 800364e:	4402      	add	r2, r0
 8003650:	4293      	cmp	r3, r2
 8003652:	d100      	bne.n	8003656 <memset+0xa>
 8003654:	4770      	bx	lr
 8003656:	f803 1b01 	strb.w	r1, [r3], #1
 800365a:	e7f9      	b.n	8003650 <memset+0x4>

0800365c <_init>:
 800365c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800365e:	bf00      	nop
 8003660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003662:	bc08      	pop	{r3}
 8003664:	469e      	mov	lr, r3
 8003666:	4770      	bx	lr

08003668 <_fini>:
 8003668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800366a:	bf00      	nop
 800366c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800366e:	bc08      	pop	{r3}
 8003670:	469e      	mov	lr, r3
 8003672:	4770      	bx	lr
