<pragmas>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="117" pragmaType="pipeline" parentfunction="conv1" off="0" ii="-1" rewind="0" style=""/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="214" pragmaType="pipeline" parentfunction="conv1" off="0" ii="-1" rewind="0" style=""/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="97" pragmaType="pipeline" parentfunction="conv1" off="0" ii="-1" rewind="0" style=""/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="37" pragmaType="interface" parentfunction="conv1" mode="m_axi" port="inp_img" bundle="gmem" offset="slave" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="38" pragmaType="interface" parentfunction="conv1" mode="m_axi" port="out_img" bundle="gmem" offset="slave" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="40" pragmaType="interface" parentfunction="conv1" mode="s_axilite" port="inp_img" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="41" pragmaType="interface" parentfunction="conv1" mode="s_axilite" port="out_img" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="43" pragmaType="interface" parentfunction="conv1" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="50" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="_ZZ5conv1PfS_E12filter_local"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="59" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="window_3D"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="61" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="right_col_3D"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="63" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="right_col_3D_l"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="65" pragmaType="array_partition" parentfunction="conv1" dim="2" factor="0" mode="complete" dynamic="0" variable="line_buffer_3D"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="67" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="new_pixels"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="69" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="new_pixels_l"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="72" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="lm"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="75" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="sum"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="77" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="sum2"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="79" pragmaType="array_partition" parentfunction="conv1" dim="1" factor="0" mode="complete" dynamic="0" variable="sum3"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="81" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="sum4"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="83" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="sum5"/>
<pragma file="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp" line="85" pragmaType="array_partition" parentfunction="conv1" dim="0" factor="0" mode="complete" dynamic="0" variable="sum6"/>
</pragmas>
