# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_kernel2_clk_0/sim/pfm_dynamic_kernel2_clk_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_kernel_clk_0/sim/pfm_dynamic_kernel_clk_0.v" \

sv xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xtlm_simple_intercon_0_0/sim/pfm_dynamic_xtlm_simple_intercon_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_0/sim/pfm_dynamic_xlconcat_interrupt_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_0_0/sim/pfm_dynamic_xlconcat_interrupt_0_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_1_0/sim/pfm_dynamic_xlconcat_interrupt_1_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_2_0/sim/pfm_dynamic_xlconcat_interrupt_2_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_3_0/sim/pfm_dynamic_xlconcat_interrupt_3_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconstant_gnd_0/sim/pfm_dynamic_xlconstant_gnd_0.v" \

sv xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/sim/bd_d216_xtlm_simple_intercon_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/sim/bd_d216_plram_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_2/sim/bd_d216_plram_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_3/sim/bd_d216_plram_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/sim/pfm_dynamic_memory_subsystem_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_0_0/sim/pfm_dynamic_sim_ddr_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_2_0/sim/pfm_dynamic_sim_ddr_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_3_0/sim/pfm_dynamic_sim_ddr_3_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_0_0/sim/pfm_dynamic_icn_pass_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_1_0/sim/pfm_dynamic_icn_pass_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_2_0/sim/pfm_dynamic_icn_pass_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_3_0/sim/pfm_dynamic_icn_pass_3_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_control_s_axi.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_gmem_m_axi.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_5ns_37_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_8ns_40_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_11ns_43_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_15ns_47_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_16ns_48_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_48_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_32s_32s_64_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_mul_64s_24ns_64_5_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_v1_buffer_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim_v2_buffer_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_sqrt_fixed_32_16_s.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/9a14/hdl/verilog/monte_sim_monte_sim.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_monte_sim_1_0/sim/pfm_dynamic_monte_sim_1_0.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_exp_x_msb_1_table_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_2_table_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_3_table_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_exp_core_32_16_50_s_f_x_msb_4_table_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_log_67_17_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_control_s_axi.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_gmem_m_axi.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_7s_68ns_73_5_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_24ns_64s_64_5_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_5ns_37_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_8ns_40_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_11ns_43_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_15ns_47_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_16ns_48_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_32s_48_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_32s_32s_64_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_36ns_44ns_80_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_48ns_50ns_98_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_6ns_56_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_50ns_50ns_100_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_55ns_6ns_61_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_60ns_6ns_66_4_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_68ns_4ns_72_5_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_mul_81ns_6ns_87_5_1.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_v1_buffer_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev_v2_buffer_V.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_pow_32_16_s.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_sqrt_fixed_32_16_s.v" \
"../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/6728/hdl/verilog/monte_sim_dev_monte_sim_dev.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_monte_sim_dev_1_0/sim/pfm_dynamic_monte_sim_dev_1_0.v" \

sv xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_hub_0/sim/pfm_dynamic_dpa_hub_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon0_0/sim/pfm_dynamic_dpa_mon0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon1_0/sim/pfm_dynamic_dpa_mon1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon2_0/sim/pfm_dynamic_dpa_mon2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon3_0/sim/pfm_dynamic_dpa_mon3_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_4/sim/pfm_dynamic_xbar_4.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_6/sim/pfm_dynamic_xbar_6.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_5/sim/pfm_dynamic_xbar_5.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m01_regslice_6/sim/pfm_dynamic_m01_regslice_6.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_0/sim/pfm_dynamic_auto_cc_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m02_regslice_6/sim/pfm_dynamic_m02_regslice_6.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_1/sim/pfm_dynamic_auto_cc_1.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m03_regslice_6/sim/pfm_dynamic_m03_regslice_6.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_s00_regslice_0/sim/pfm_dynamic_s00_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m00_regslice_0/sim/pfm_dynamic_m00_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_2/sim/pfm_dynamic_auto_cc_2.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m01_regslice_7/sim/pfm_dynamic_m01_regslice_7.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_3/sim/pfm_dynamic_auto_cc_3.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m02_regslice_7/sim/pfm_dynamic_m02_regslice_7.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_4/sim/pfm_dynamic_auto_cc_4.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m03_regslice_7/sim/pfm_dynamic_m03_regslice_7.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_5/sim/pfm_dynamic_auto_cc_5.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m04_regslice_0/sim/pfm_dynamic_m04_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_6/sim/pfm_dynamic_auto_cc_6.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m05_regslice_0/sim/pfm_dynamic_m05_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_7/sim/pfm_dynamic_auto_cc_7.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr0_ui_clk_0/sim/emu_ddr0_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel2_clk_0/sim/emu_kernel2_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel_clk_0/sim/emu_kernel_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dma_pcie_clk_0/sim/emu_dma_pcie_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CQDma_m_axi.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller_CUDma_m_axi.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/hdl/verilog/emu_CuDmaController_0_0_shell_utils_cudma_controller.v" \

verilog shell_utils_cudma_controller_v1_0_0  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.srcs/sources_1/bd/emu/ip/emu_CuDmaController_0_0/hdl/shell_utils_cudma_controller_v1_0_rfs.v" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/sim/emu_CuDmaController_0_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr_a_m_axi.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/hdl/verilog/emu_cuisr_0_0_shell_utils_cuisr.v" \

verilog shell_utils_cuisr_v1_0_0  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.srcs/sources_1/bd/emu/ip/emu_cuisr_0_0/hdl/shell_utils_cuisr_v1_0_rfs.v" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/sim/emu_cuisr_0_0.v" \

verilog shell_utils_embedded_scheduler_hw_v1_0_0  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/a5f1/hdl/shell_utils_embedded_scheduler_hw_v1_0_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_embedded_scheduler_hw_0_0/sim/emu_embedded_scheduler_hw_0_0.v" \

sv xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_embedded_scheduler_sw_0_0/sim/emu_sim_embedded_scheduler_sw_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconcat_0_0/sim/emu_xlconcat_0_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconstant_0_0/sim/emu_xlconstant_0_0.v" \

sv xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_1_0/sim/emu_sim_ddr_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_icn_pass_0_0/sim/emu_icn_pass_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_xdma_0_0/sim/emu_sim_xdma_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_0_0/sim/emu_sim_copy_kernel_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_1_0/sim/emu_sim_copy_kernel_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_2_0/sim/emu_sim_copy_kernel_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_3_0/sim/emu_sim_copy_kernel_3_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/sim/emu_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.srcs/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.srcs/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/sim/emu.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_4/sim/emu_xbar_4.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_5/sim/emu_xbar_5.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_0/sim/emu_auto_pc_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_1/sim/emu_auto_pc_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_2/sim/emu_auto_pc_2.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s00_mmu_0/sim/emu_s00_mmu_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s01_mmu_0/sim/emu_s01_mmu_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s02_mmu_0/sim/emu_s02_mmu_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s03_mmu_0/sim/emu_s03_mmu_0.v" \
"../../../../prj.srcs/sources_1/bd/emu/hdl/emu_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
