<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>igphyreg.h source code [netbsd/sys/dev/mii/igphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/igphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='igphyreg.h.html'>igphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: igphyreg.h,v 1.11 2019/01/22 03:42:27 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="4">4</th><td><i></i></td></tr>
<tr><th id="5">5</th><td><i>  Copyright (c) 2001-2003, Intel Corporation</i></td></tr>
<tr><th id="6">6</th><td><i>  All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i></i></td></tr>
<tr><th id="8">8</th><td><i>  Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="9">9</th><td><i>  modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="10">10</th><td><i></i></td></tr>
<tr><th id="11">11</th><td><i>   1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="12">12</th><td><i>      this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i></i></td></tr>
<tr><th id="14">14</th><td><i>   2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i>      notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i>      documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i></i></td></tr>
<tr><th id="18">18</th><td><i>   3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="19">19</th><td><i>      contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="20">20</th><td><i>      this software without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i></i></td></tr>
<tr><th id="22">22</th><td><i>  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="23">23</th><td><i>  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="24">24</th><td><i>  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="25">25</th><td><i>  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="26">26</th><td><i>  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="27">27</th><td><i>  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="28">28</th><td><i>  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="29">29</th><td><i>  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="30">30</th><td><i>  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="31">31</th><td><i>  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="32">32</th><td><i>  POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i></i></td></tr>
<tr><th id="34">34</th><td><i>*******************************************************************************/</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * Copied from the Intel code, and then modified to match NetBSD</i></td></tr>
<tr><th id="38">38</th><td><i> * style for MII registers more.</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * IGP01E1000 Specific Registers</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/* IGP01E1000 Specific Port Config Register - R/W */</i></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_PORT_CONFIG" data-ref="_M/MII_IGPHY_PORT_CONFIG">MII_IGPHY_PORT_CONFIG</dfn>		0x10 /* PHY specific config register */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/PSCFR_AUTO_MDIX_PAR_DETECT" data-ref="_M/PSCFR_AUTO_MDIX_PAR_DETECT">PSCFR_AUTO_MDIX_PAR_DETECT</dfn>	0x0010</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/PSCFR_PRE_EN" data-ref="_M/PSCFR_PRE_EN">PSCFR_PRE_EN</dfn>			0x0020</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/PSCFR_SMART_SPEED" data-ref="_M/PSCFR_SMART_SPEED">PSCFR_SMART_SPEED</dfn>		0x0080</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/PSCFR_DISABLE_TPLOOPBACK" data-ref="_M/PSCFR_DISABLE_TPLOOPBACK">PSCFR_DISABLE_TPLOOPBACK</dfn>	0x0100</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/PSCFR_DISABLE_JABBER" data-ref="_M/PSCFR_DISABLE_JABBER">PSCFR_DISABLE_JABBER</dfn>		0x0400</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/PSCFR_DISABLE_TRANSMIT" data-ref="_M/PSCFR_DISABLE_TRANSMIT">PSCFR_DISABLE_TRANSMIT</dfn>		0x2000</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>/* IGP01E1000 Specific Port Status Register - R/O */</i></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_PORT_STATUS" data-ref="_M/MII_IGPHY_PORT_STATUS">MII_IGPHY_PORT_STATUS</dfn>		0x11</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/PSSR_AUTONEG_FAILED" data-ref="_M/PSSR_AUTONEG_FAILED">PSSR_AUTONEG_FAILED</dfn>		0x0001 /* RO LH SC */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/PSSR_POLARITY_REVERSED" data-ref="_M/PSSR_POLARITY_REVERSED">PSSR_POLARITY_REVERSED</dfn>		0x0002</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/PSSR_CABLE_LENGTH" data-ref="_M/PSSR_CABLE_LENGTH">PSSR_CABLE_LENGTH</dfn>		0x007C</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/PSSR_FULL_DUPLEX" data-ref="_M/PSSR_FULL_DUPLEX">PSSR_FULL_DUPLEX</dfn>		0x0200</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/PSSR_LINK_UP" data-ref="_M/PSSR_LINK_UP">PSSR_LINK_UP</dfn>			0x0400</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PSSR_MDIX" data-ref="_M/PSSR_MDIX">PSSR_MDIX</dfn>			0x0800</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/PSSR_SPEED_MASK" data-ref="_M/PSSR_SPEED_MASK">PSSR_SPEED_MASK</dfn>			0xC000 /* speed bits mask */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PSSR_SPEED_10MBPS" data-ref="_M/PSSR_SPEED_10MBPS">PSSR_SPEED_10MBPS</dfn>		0x4000</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PSSR_SPEED_100MBPS" data-ref="_M/PSSR_SPEED_100MBPS">PSSR_SPEED_100MBPS</dfn>		0x8000</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PSSR_SPEED_1000MBPS" data-ref="_M/PSSR_SPEED_1000MBPS">PSSR_SPEED_1000MBPS</dfn>		0xC000</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PSSR_CABLE_LENGTH_SHIFT" data-ref="_M/PSSR_CABLE_LENGTH_SHIFT">PSSR_CABLE_LENGTH_SHIFT</dfn> 	0x0002 /* shift right 2 */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PSSR_MDIX_SHIFT" data-ref="_M/PSSR_MDIX_SHIFT">PSSR_MDIX_SHIFT</dfn>			0x000B /* shift right 11 */</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* IGP01E1000 Specific Port Control Register - R/W */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_PORT_CTRL" data-ref="_M/MII_IGPHY_PORT_CTRL">MII_IGPHY_PORT_CTRL</dfn>		0x12</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PSCR_TP_LOOPBACK" data-ref="_M/PSCR_TP_LOOPBACK">PSCR_TP_LOOPBACK</dfn>		0x0010</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/PSCR_CORRECT_NC_SCMBLR" data-ref="_M/PSCR_CORRECT_NC_SCMBLR">PSCR_CORRECT_NC_SCMBLR</dfn>		0x0200</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PSCR_TEN_CRS_SELECT" data-ref="_M/PSCR_TEN_CRS_SELECT">PSCR_TEN_CRS_SELECT</dfn>		0x0400</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PSCR_FLIP_CHIP" data-ref="_M/PSCR_FLIP_CHIP">PSCR_FLIP_CHIP</dfn>			0x0800</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/PSCR_AUTO_MDIX" data-ref="_M/PSCR_AUTO_MDIX">PSCR_AUTO_MDIX</dfn>			0x1000</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PSCR_FORCE_MDI_MDIX" data-ref="_M/PSCR_FORCE_MDI_MDIX">PSCR_FORCE_MDI_MDIX</dfn> 		0x2000 /* 0-MDI, 1-MDIX */</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* IGP01E1000 Specific Port Link Health Register */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_LINK_HEALTH" data-ref="_M/MII_IGPHY_LINK_HEALTH">MII_IGPHY_LINK_HEALTH</dfn>		0x13</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PLHR_VALID_CHANNEL_A" data-ref="_M/PLHR_VALID_CHANNEL_A">PLHR_VALID_CHANNEL_A</dfn>		0x0001</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/PLHR_VALID_CHANNEL_B" data-ref="_M/PLHR_VALID_CHANNEL_B">PLHR_VALID_CHANNEL_B</dfn>		0x0002</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/PLHR_VALID_CHANNEL_C" data-ref="_M/PLHR_VALID_CHANNEL_C">PLHR_VALID_CHANNEL_C</dfn>		0x0004</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/PLHR_VALID_CHANNEL_D" data-ref="_M/PLHR_VALID_CHANNEL_D">PLHR_VALID_CHANNEL_D</dfn>		0x0008</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/PLHR_AUTONEG_ACTIVE" data-ref="_M/PLHR_AUTONEG_ACTIVE">PLHR_AUTONEG_ACTIVE</dfn>		0x0010</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/PLHR_AUTONEG_FAULT" data-ref="_M/PLHR_AUTONEG_FAULT">PLHR_AUTONEG_FAULT</dfn>		0x0040</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/PLHR_DATA_ERR_0" data-ref="_M/PLHR_DATA_ERR_0">PLHR_DATA_ERR_0</dfn>			0x0100</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/PLHR_DATA_ERR_1" data-ref="_M/PLHR_DATA_ERR_1">PLHR_DATA_ERR_1</dfn>			0x0200 /* LH */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/PLHR_IDLE_ERROR_CNT_OFLOW" data-ref="_M/PLHR_IDLE_ERROR_CNT_OFLOW">PLHR_IDLE_ERROR_CNT_OFLOW</dfn>	0x0400 /* LH */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/PLHR_GIG_REM_RCVR_NOK" data-ref="_M/PLHR_GIG_REM_RCVR_NOK">PLHR_GIG_REM_RCVR_NOK</dfn>		0x0800 /* LH */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/PLHR_GIG_SCRAMBLER_ERROR" data-ref="_M/PLHR_GIG_SCRAMBLER_ERROR">PLHR_GIG_SCRAMBLER_ERROR</dfn>	0x4000</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/PLHR_SS_DOWNGRADE" data-ref="_M/PLHR_SS_DOWNGRADE">PLHR_SS_DOWNGRADE</dfn>		0x8000</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/* IGP01E1000 GMII FIFO Register */</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/MII_IGGMII_FIFO" data-ref="_M/MII_IGGMII_FIFO">MII_IGGMII_FIFO</dfn>			0x14</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/GMII_FLEX_SPD" data-ref="_M/GMII_FLEX_SPD">GMII_FLEX_SPD</dfn>			0x10 /* Enable flexible speed */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/GMII_SPD" data-ref="_M/GMII_SPD">GMII_SPD</dfn>			0x20 /* Enable SPD */</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* IGP01E1000 Channel Quality Register */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_CHANNEL_QUALITY" data-ref="_M/MII_IGPHY_CHANNEL_QUALITY">MII_IGPHY_CHANNEL_QUALITY</dfn>	0x15</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MSE_CHANNEL_A" data-ref="_M/MSE_CHANNEL_A">MSE_CHANNEL_A</dfn>			0x000F</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/MSE_CHANNEL_B" data-ref="_M/MSE_CHANNEL_B">MSE_CHANNEL_B</dfn>			0x00F0</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/MSE_CHANNEL_C" data-ref="_M/MSE_CHANNEL_C">MSE_CHANNEL_C</dfn>			0x0F00</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/MSE_CHANNEL_D" data-ref="_M/MSE_CHANNEL_D">MSE_CHANNEL_D</dfn>			0xF000</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/* IGP01E1000 Power Management */</i></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_POWER_MGMT" data-ref="_M/MII_IGPHY_POWER_MGMT">MII_IGPHY_POWER_MGMT</dfn>		0x19</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/PMR_SPD_EN" data-ref="_M/PMR_SPD_EN">PMR_SPD_EN</dfn>			0x0001</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/PMR_D0_LPLU" data-ref="_M/PMR_D0_LPLU">PMR_D0_LPLU</dfn>			0x0002</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/PMR_D3_LPLU" data-ref="_M/PMR_D3_LPLU">PMR_D3_LPLU</dfn>			0x0004</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/PMR_DIS_1000" data-ref="_M/PMR_DIS_1000">PMR_DIS_1000</dfn>			0x0040</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_PAGE_SELECT" data-ref="_M/MII_IGPHY_PAGE_SELECT">MII_IGPHY_PAGE_SELECT</dfn>		0x1F</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/IGPHY_MAXREGADDR" data-ref="_M/IGPHY_MAXREGADDR">IGPHY_MAXREGADDR</dfn>		0x1F</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/IGPHY_PAGEMASK" data-ref="_M/IGPHY_PAGEMASK">IGPHY_PAGEMASK</dfn>			(~IGPHY_MAXREGADDR)</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* IGP01E1000 AGC Registers - stores the cable length values*/</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_AGC_A" data-ref="_M/MII_IGPHY_AGC_A">MII_IGPHY_AGC_A</dfn>			0x1172</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_AGC_PARAM_A" data-ref="_M/MII_IGPHY_AGC_PARAM_A">MII_IGPHY_AGC_PARAM_A</dfn>		0x1171</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_AGC_B" data-ref="_M/MII_IGPHY_AGC_B">MII_IGPHY_AGC_B</dfn>			0x1272</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_AGC_PARAM_B" data-ref="_M/MII_IGPHY_AGC_PARAM_B">MII_IGPHY_AGC_PARAM_B</dfn>		0x1271</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_AGC_C" data-ref="_M/MII_IGPHY_AGC_C">MII_IGPHY_AGC_C</dfn>			0x1472</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_AGC_PARAM_C" data-ref="_M/MII_IGPHY_AGC_PARAM_C">MII_IGPHY_AGC_PARAM_C</dfn>		0x1471</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_AGC_D" data-ref="_M/MII_IGPHY_AGC_D">MII_IGPHY_AGC_D</dfn>			0x1872</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_AGC_PARAM_D" data-ref="_M/MII_IGPHY_AGC_PARAM_D">MII_IGPHY_AGC_PARAM_D</dfn>		0x1871</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/AGC_LENGTH_SHIFT" data-ref="_M/AGC_LENGTH_SHIFT">AGC_LENGTH_SHIFT</dfn>		7  /* Coarse - 13:11, Fine - 10:7 */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/AGC_LENGTH_TABLE_SIZE" data-ref="_M/AGC_LENGTH_TABLE_SIZE">AGC_LENGTH_TABLE_SIZE</dfn>		128</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/AGC_RANGE" data-ref="_M/AGC_RANGE">AGC_RANGE</dfn>			10</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/* IGP01E1000 DSP Reset Register */</i></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_DSP_RESET" data-ref="_M/MII_IGPHY_DSP_RESET">MII_IGPHY_DSP_RESET</dfn>		0x1F33</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_DSP_SET" data-ref="_M/MII_IGPHY_DSP_SET">MII_IGPHY_DSP_SET</dfn>		0x1F71</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_DSP_FFE" data-ref="_M/MII_IGPHY_DSP_FFE">MII_IGPHY_DSP_FFE</dfn>		0x1F35</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_CHANNEL_NUM" data-ref="_M/MII_IGPHY_CHANNEL_NUM">MII_IGPHY_CHANNEL_NUM</dfn>		4</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_EDAC_MU_INDEX" data-ref="_M/MII_IGPHY_EDAC_MU_INDEX">MII_IGPHY_EDAC_MU_INDEX</dfn>		0xC000</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_EDAC_SIGN_EXT_9_BITS" data-ref="_M/MII_IGPHY_EDAC_SIGN_EXT_9_BITS">MII_IGPHY_EDAC_SIGN_EXT_9_BITS</dfn>	0x8000</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_ANALOG_TX_STATE" data-ref="_M/MII_IGPHY_ANALOG_TX_STATE">MII_IGPHY_ANALOG_TX_STATE</dfn>	0x2890</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_ANALOG_CLASS_A" data-ref="_M/MII_IGPHY_ANALOG_CLASS_A">MII_IGPHY_ANALOG_CLASS_A</dfn>	0x2000</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_FORCE_ANALOG_ENABLE" data-ref="_M/MII_IGPHY_FORCE_ANALOG_ENABLE">MII_IGPHY_FORCE_ANALOG_ENABLE</dfn>	0x0004</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_DSP_FFE_CM_CP" data-ref="_M/MII_IGPHY_DSP_FFE_CM_CP">MII_IGPHY_DSP_FFE_CM_CP</dfn>		0x0069</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_DSP_FFE_DEFAULT" data-ref="_M/MII_IGPHY_DSP_FFE_DEFAULT">MII_IGPHY_DSP_FFE_DEFAULT</dfn>	0x002A</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i>/* IGP01E1000 PCS Initialization register - stores the polarity status */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_PCS_INIT_REG" data-ref="_M/MII_IGPHY_PCS_INIT_REG">MII_IGPHY_PCS_INIT_REG</dfn>		0x00B4</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_PCS_CTRL_REG" data-ref="_M/MII_IGPHY_PCS_CTRL_REG">MII_IGPHY_PCS_CTRL_REG</dfn>		0x00B5</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_ANALOG_REGS_PAGE" data-ref="_M/MII_IGPHY_ANALOG_REGS_PAGE">MII_IGPHY_ANALOG_REGS_PAGE</dfn>	0x20C0</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/PHY_POLARITY_MASK" data-ref="_M/PHY_POLARITY_MASK">PHY_POLARITY_MASK</dfn>		0x0078</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/* IGP01E1000 Analog Register */</i></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_ANALOG_SPARE_FUSE_STATUS" data-ref="_M/MII_IGPHY_ANALOG_SPARE_FUSE_STATUS">MII_IGPHY_ANALOG_SPARE_FUSE_STATUS</dfn>	0x20D1</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_ANALOG_FUSE_STATUS" data-ref="_M/MII_IGPHY_ANALOG_FUSE_STATUS">MII_IGPHY_ANALOG_FUSE_STATUS</dfn>		0x20D0</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_ANALOG_FUSE_CONTROL" data-ref="_M/MII_IGPHY_ANALOG_FUSE_CONTROL">MII_IGPHY_ANALOG_FUSE_CONTROL</dfn>		0x20DC</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/MII_IGPHY_ANALOG_FUSE_BYPASS" data-ref="_M/MII_IGPHY_ANALOG_FUSE_BYPASS">MII_IGPHY_ANALOG_FUSE_BYPASS</dfn>		0x20DE</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ANALOG_FUSE_POLY_MASK" data-ref="_M/ANALOG_FUSE_POLY_MASK">ANALOG_FUSE_POLY_MASK</dfn>		0xF000</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ANALOG_FUSE_FINE_MASK" data-ref="_M/ANALOG_FUSE_FINE_MASK">ANALOG_FUSE_FINE_MASK</dfn>		0x0F80</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ANALOG_FUSE_COARSE_MASK" data-ref="_M/ANALOG_FUSE_COARSE_MASK">ANALOG_FUSE_COARSE_MASK</dfn>		0x0070</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ANALOG_SPARE_FUSE_ENABLED" data-ref="_M/ANALOG_SPARE_FUSE_ENABLED">ANALOG_SPARE_FUSE_ENABLED</dfn>	0x0100</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ANALOG_FUSE_ENABLE_SW_CONTROL" data-ref="_M/ANALOG_FUSE_ENABLE_SW_CONTROL">ANALOG_FUSE_ENABLE_SW_CONTROL</dfn>	0x0002</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ANALOG_FUSE_COARSE_THRESH" data-ref="_M/ANALOG_FUSE_COARSE_THRESH">ANALOG_FUSE_COARSE_THRESH</dfn>	0x0040</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/ANALOG_FUSE_COARSE_10" data-ref="_M/ANALOG_FUSE_COARSE_10">ANALOG_FUSE_COARSE_10</dfn>		0x0010</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/ANALOG_FUSE_FINE_1" data-ref="_M/ANALOG_FUSE_FINE_1">ANALOG_FUSE_FINE_1</dfn>		0x0080</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/ANALOG_FUSE_FINE_10" data-ref="_M/ANALOG_FUSE_FINE_10">ANALOG_FUSE_FINE_10</dfn>		0x0500</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/*</i></td></tr>
<tr><th id="165">165</th><td><i> * IGP3 regs</i></td></tr>
<tr><th id="166">166</th><td><i> */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/IGP3_PAGE_SHIFT" data-ref="_M/IGP3_PAGE_SHIFT">IGP3_PAGE_SHIFT</dfn>		5</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/IGP3_REG" data-ref="_M/IGP3_REG">IGP3_REG</dfn>(page, reg) \</u></td></tr>
<tr><th id="169">169</th><td><u>	(((page) &lt;&lt; IGP3_PAGE_SHIFT) | ((reg) &amp; MII_ADDRMASK))</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/IGP3_VR_CTRL" data-ref="_M/IGP3_VR_CTRL">IGP3_VR_CTRL</dfn>	IGP3_REG(776, 18)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK" data-ref="_M/IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK">IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK</dfn>	0x0300</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/IGP3_VR_CTRL_MODE_SHUTDOWN" data-ref="_M/IGP3_VR_CTRL_MODE_SHUTDOWN">IGP3_VR_CTRL_MODE_SHUTDOWN</dfn>		0x0200</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/IGP3_PM_CTRL" data-ref="_M/IGP3_PM_CTRL">IGP3_PM_CTRL</dfn>	IGP3_REG(769, 20)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/IGP3_PM_CTRL_FORCE_PWR_DOWN" data-ref="_M/IGP3_PM_CTRL_FORCE_PWR_DOWN">IGP3_PM_CTRL_FORCE_PWR_DOWN</dfn>		0x0020</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><em>static</em> <b>inline</b> <em>int</em></td></tr>
<tr><th id="179">179</th><td><dfn class="decl def fn" id="IGPHY_READ" title='IGPHY_READ' data-ref="IGPHY_READ" data-ref-filename="IGPHY_READ">IGPHY_READ</dfn>(<b>struct</b> <a class="type" href="miivar.h.html#mii_softc" title='mii_softc' data-ref="mii_softc" data-ref-filename="mii_softc">mii_softc</a> *<dfn class="local col1 decl" id="1sc" title='sc' data-type='struct mii_softc *' data-ref="1sc" data-ref-filename="1sc">sc</dfn>, <em>int</em> <dfn class="local col2 decl" id="2reg" title='reg' data-type='int' data-ref="2reg" data-ref-filename="2reg">reg</dfn>, <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> *<dfn class="local col3 decl" id="3val" title='val' data-type='uint16_t *' data-ref="3val" data-ref-filename="3val">val</dfn>)</td></tr>
<tr><th id="180">180</th><td>{</td></tr>
<tr><th id="181">181</th><td>	<em>int</em> <dfn class="local col4 decl" id="4rv" title='rv' data-type='int' data-ref="4rv" data-ref-filename="4rv">rv</dfn>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>	<b>if</b> ((<a class="local col4 ref" href="#4rv" title='rv' data-ref="4rv" data-ref-filename="4rv">rv</a> = <a class="macro" href="miivar.h.html#218" title="(*(sc)-&gt;mii_pdata-&gt;mii_writereg)(device_parent((sc)-&gt;mii_dev), (sc)-&gt;mii_phy, (0x1F), (reg &amp; ~0x1f))" data-ref="_M/PHY_WRITE">PHY_WRITE</a>(<a class="local col1 ref" href="#1sc" title='sc' data-ref="1sc" data-ref-filename="1sc">sc</a>, <a class="macro" href="#112" title="0x1F" data-ref="_M/MII_IGPHY_PAGE_SELECT">MII_IGPHY_PAGE_SELECT</a>, <a class="local col2 ref" href="#2reg" title='reg' data-ref="2reg" data-ref-filename="2reg">reg</a> &amp; ~<var>0x1f</var>)) != <var>0</var>)</td></tr>
<tr><th id="184">184</th><td>		<b>return</b> <a class="local col4 ref" href="#4rv" title='rv' data-ref="4rv" data-ref-filename="4rv">rv</a>;</td></tr>
<tr><th id="185">185</th><td>	<b>return</b> <a class="macro" href="miivar.h.html#214" title="(*(sc)-&gt;mii_pdata-&gt;mii_readreg)(device_parent((sc)-&gt;mii_dev), (sc)-&gt;mii_phy, (reg &amp; 0x1f), (val))" data-ref="_M/PHY_READ">PHY_READ</a>(<a class="local col1 ref" href="#1sc" title='sc' data-ref="1sc" data-ref-filename="1sc">sc</a>, <a class="local col2 ref" href="#2reg" title='reg' data-ref="2reg" data-ref-filename="2reg">reg</a> &amp; <var>0x1f</var>, <a class="local col3 ref" href="#3val" title='val' data-ref="3val" data-ref-filename="3val">val</a>);</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td><em>static</em> <b>inline</b> <em>int</em></td></tr>
<tr><th id="188">188</th><td><dfn class="decl def fn" id="IGPHY_WRITE" title='IGPHY_WRITE' data-ref="IGPHY_WRITE" data-ref-filename="IGPHY_WRITE">IGPHY_WRITE</dfn>(<b>struct</b> <a class="type" href="miivar.h.html#mii_softc" title='mii_softc' data-ref="mii_softc" data-ref-filename="mii_softc">mii_softc</a> *<dfn class="local col5 decl" id="5sc" title='sc' data-type='struct mii_softc *' data-ref="5sc" data-ref-filename="5sc">sc</dfn>, <em>int</em> <dfn class="local col6 decl" id="6reg" title='reg' data-type='int' data-ref="6reg" data-ref-filename="6reg">reg</dfn>, <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="7val" title='val' data-type='uint16_t' data-ref="7val" data-ref-filename="7val">val</dfn>)</td></tr>
<tr><th id="189">189</th><td>{</td></tr>
<tr><th id="190">190</th><td>	<em>int</em> <dfn class="local col8 decl" id="8rv" title='rv' data-type='int' data-ref="8rv" data-ref-filename="8rv">rv</dfn>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>	<b>if</b> ((<a class="local col8 ref" href="#8rv" title='rv' data-ref="8rv" data-ref-filename="8rv">rv</a> = <a class="macro" href="miivar.h.html#218" title="(*(sc)-&gt;mii_pdata-&gt;mii_writereg)(device_parent((sc)-&gt;mii_dev), (sc)-&gt;mii_phy, (0x1F), (reg &amp; ~0x1f))" data-ref="_M/PHY_WRITE">PHY_WRITE</a>(<a class="local col5 ref" href="#5sc" title='sc' data-ref="5sc" data-ref-filename="5sc">sc</a>, <a class="macro" href="#112" title="0x1F" data-ref="_M/MII_IGPHY_PAGE_SELECT">MII_IGPHY_PAGE_SELECT</a>, <a class="local col6 ref" href="#6reg" title='reg' data-ref="6reg" data-ref-filename="6reg">reg</a> &amp; ~<var>0x1f</var>)) != <var>0</var>)</td></tr>
<tr><th id="193">193</th><td>		<b>return</b> <a class="local col8 ref" href="#8rv" title='rv' data-ref="8rv" data-ref-filename="8rv">rv</a>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>	<b>return</b> <a class="macro" href="miivar.h.html#218" title="(*(sc)-&gt;mii_pdata-&gt;mii_writereg)(device_parent((sc)-&gt;mii_dev), (sc)-&gt;mii_phy, (reg &amp; 0x1f), (val))" data-ref="_M/PHY_WRITE">PHY_WRITE</a>(<a class="local col5 ref" href="#5sc" title='sc' data-ref="5sc" data-ref-filename="5sc">sc</a>, <a class="local col6 ref" href="#6reg" title='reg' data-ref="6reg" data-ref-filename="6reg">reg</a> &amp; <var>0x1f</var>, <a class="local col7 ref" href="#7val" title='val' data-ref="7val" data-ref-filename="7val">val</a>);</td></tr>
<tr><th id="196">196</th><td>}</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/IGPHY_TICK_DOWNSHIFT" data-ref="_M/IGPHY_TICK_DOWNSHIFT">IGPHY_TICK_DOWNSHIFT</dfn>	3</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/IGPHY_TICK_MAX" data-ref="_M/IGPHY_TICK_MAX">IGPHY_TICK_MAX</dfn>		15</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='igphy.c.html'>netbsd/sys/dev/mii/igphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
