INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'sdp_vram' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'sdp_vram'...
WARNING:sim - A core named 'sdp_vram' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'sdp_vram'...
Delivering associated files for 'sdp_vram'...
Delivering EJava files for 'sdp_vram'...
Generating implementation netlist for 'sdp_vram'...
INFO:sim - Pre-processing HDL files for 'sdp_vram'...
Running synthesis for 'sdp_vram'
Running ngcbuild...
Writing VHO instantiation template for 'sdp_vram'...
Writing VHDL behavioral simulation model for 'sdp_vram'...
WARNING:sim - Overwriting existing file
   D:/Personal/Projects/ILF-16/ILF-GFX/ipcore_dir/tmp/_cg/sdp_vram/doc/blk_mem_g
   en_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/Personal/Projects/ILF-16/ILF-GFX/ipcore_dir/tmp/_cg/sdp_vram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'sdp_vram'...
Generating metadata file...
Regenerating ISE project file for 'sdp_vram'...
Generating ISE project...
XCO file found: sdp_vram.xco
XMDF file found: sdp_vram_xmdf.tcl
Adding D:/Personal/Projects/ILF-16/ILF-GFX/ipcore_dir/tmp/_cg/sdp_vram.asy -view
all -origin_type imported
Adding D:/Personal/Projects/ILF-16/ILF-GFX/ipcore_dir/tmp/_cg/sdp_vram.ngc -view
all -origin_type created
Checking file
"D:/Personal/Projects/ILF-16/ILF-GFX/ipcore_dir/tmp/_cg/sdp_vram.ngc" for
project device match ...
File "D:/Personal/Projects/ILF-16/ILF-GFX/ipcore_dir/tmp/_cg/sdp_vram.ngc"
device information matches project device.
Adding D:/Personal/Projects/ILF-16/ILF-GFX/ipcore_dir/tmp/_cg/sdp_vram.sym -view
all -origin_type imported
Adding D:/Personal/Projects/ILF-16/ILF-GFX/ipcore_dir/tmp/_cg/sdp_vram.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/Personal/Projects/ILF-16/ILF-GFX/ipcore_dir/tmp/_cg/sdp_vram.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Personal/Projects/ILF-16/ILF-GFX/ipcore_dir/tmp/_cg/sdp_vram.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/sdp_vram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'sdp_vram'.
