best knowledge problems quadras blind transferstrouble blind transfers usually means programmer screwed tibs test driver device questionwell designed tibs poll loop every point delays Âµsec occurusually occurs first byte block transfer devices hiccup middle blockshappens middle blind transfer possibility losing gaining byte depending direction tranfer goinganycase scsi manager eventually return phase error end transaction syncactual data loss would occur driver pay attention errors coming backnote effect caused anything actually scsi bus rather transfer loops inside scsi managerproblem occurs processor bus errors trying access scsi chip next byte clocked yetalso note bus error dealt bus error handler crash machine