// Seed: 3294785295
module module_0;
  tri1 id_1;
  parameter id_2 = 1;
  assign id_1 = id_2[-1] - id_1;
  assign id_1 = id_2 == id_2#(.id_1(1), .id_1(1), .id_1(-1), .id_2(1), .id_1(1), .id_2(-1));
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output tri0 id_9;
  input wire id_8;
  module_0 modCall_1 ();
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  assign id_9 = -1 == -1;
endmodule
