<Results/membwl/dimm4/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 76a6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4368.61 --||-- Mem Ch  0: Reads (MB/s):   918.60 --|
|--            Writes(MB/s):  3428.83 --||--            Writes(MB/s):   832.76 --|
|-- Mem Ch  1: Reads (MB/s):  4361.37 --||-- Mem Ch  1: Reads (MB/s):   888.89 --|
|--            Writes(MB/s):  3434.72 --||--            Writes(MB/s):   820.54 --|
|-- Mem Ch  2: Reads (MB/s):  4389.88 --||-- Mem Ch  2: Reads (MB/s):   887.85 --|
|--            Writes(MB/s):  3432.67 --||--            Writes(MB/s):   819.72 --|
|-- Mem Ch  3: Reads (MB/s):  4392.85 --||-- Mem Ch  3: Reads (MB/s):   931.43 --|
|--            Writes(MB/s):  3442.56 --||--            Writes(MB/s):   831.65 --|
|-- NODE 0 Mem Read (MB/s) : 17512.71 --||-- NODE 1 Mem Read (MB/s) :  3626.76 --|
|-- NODE 0 Mem Write(MB/s) : 13738.78 --||-- NODE 1 Mem Write(MB/s) :  3304.67 --|
|-- NODE 0 P. Write (T/s):     173132 --||-- NODE 1 P. Write (T/s):     128508 --|
|-- NODE 0 Memory (MB/s):    31251.50 --||-- NODE 1 Memory (MB/s):     6931.43 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21139.47                --|
            |--                System Write Throughput(MB/s):      17043.45                --|
            |--               System Memory Throughput(MB/s):      38182.92                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 777c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     888 K       888 K    29 M   256 M    219 M     0     996 K
 1     195 M         0      37 M   255 M    848 K   372    1225 K
-----------------------------------------------------------------------
 *     196 M       888 K    67 M   511 M    220 M   372    2221 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.15        Core1: 30.35        
Core2: 24.00        Core3: 29.29        
Core4: 22.41        Core5: 30.12        
Core6: 27.27        Core7: 41.05        
Core8: 26.70        Core9: 32.05        
Core10: 23.94        Core11: 39.36        
Core12: 17.36        Core13: 32.73        
Core14: 16.64        Core15: 14.05        
Core16: 23.51        Core17: 38.35        
Core18: 16.77        Core19: 14.24        
Core20: 36.05        Core21: 14.63        
Core22: 16.56        Core23: 18.39        
Core24: 41.37        Core25: 14.21        
Core26: 15.14        Core27: 20.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.69
Socket1: 26.37
DDR read Latency(ns)
Socket0: 603.77
Socket1: 3252.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.18        Core1: 30.50        
Core2: 24.05        Core3: 29.48        
Core4: 22.31        Core5: 30.06        
Core6: 25.50        Core7: 41.06        
Core8: 24.68        Core9: 32.10        
Core10: 24.59        Core11: 39.34        
Core12: 17.43        Core13: 32.63        
Core14: 16.60        Core15: 14.12        
Core16: 23.69        Core17: 38.35        
Core18: 16.76        Core19: 14.23        
Core20: 36.15        Core21: 14.69        
Core22: 16.50        Core23: 18.21        
Core24: 41.88        Core25: 13.92        
Core26: 15.16        Core27: 20.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.41
Socket1: 26.34
DDR read Latency(ns)
Socket0: 609.52
Socket1: 3253.88
irq_total: 458436.477117613
cpu_total: 29.69
cpu_0: 44.08
cpu_1: 60.31
cpu_2: 30.85
cpu_3: 17.15
cpu_4: 38.36
cpu_5: 63.43
cpu_6: 7.05
cpu_7: 56.98
cpu_8: 43.42
cpu_9: 8.84
cpu_10: 1.26
cpu_11: 39.16
cpu_12: 34.18
cpu_13: 9.71
cpu_14: 37.23
cpu_15: 36.90
cpu_16: 1.33
cpu_17: 0.13
cpu_18: 37.23
cpu_19: 37.23
cpu_20: 0.07
cpu_21: 40.89
cpu_22: 44.75
cpu_23: 24.20
cpu_24: 11.30
cpu_25: 39.76
cpu_26: 47.07
cpu_27: 18.48
enp130s0f0_tx_packets_phy: 684882
enp130s0f1_tx_packets_phy: 684843
enp4s0f0_tx_packets_phy: 47298
enp4s0f1_tx_packets_phy: 163804
Total_tx_packets_phy: 1580827
enp130s0f0_tx_bytes: 6173561057
enp130s0f1_tx_bytes: 6173186680
enp4s0f0_tx_bytes: 3120287
enp4s0f1_tx_bytes: 6486148
Total_tx_bytes: 12356354172
enp130s0f0_tx_packets: 684885
enp130s0f1_tx_packets: 684844
enp4s0f0_tx_packets: 47277
enp4s0f1_tx_packets: 98274
Total_tx_packets: 1515280
enp130s0f0_rx_bytes_phy: 4243425
enp130s0f1_rx_bytes_phy: 5085855
enp4s0f0_rx_bytes_phy: 6674818608
enp4s0f1_rx_bytes_phy: 7245637494
Total_rx_bytes_phy: 13929785382
enp130s0f0_rx_packets: 60620
enp130s0f1_rx_packets: 72650
enp4s0f0_rx_packets: 740266
enp4s0f1_rx_packets: 803460
Total_rx_packets: 1676996
enp130s0f0_rx_packets_phy: 60620
enp130s0f1_rx_packets_phy: 72655
enp4s0f0_rx_packets_phy: 740268
enp4s0f1_rx_packets_phy: 803464
Total_rx_packets_phy: 1677007
enp130s0f0_tx_bytes_phy: 6176266436
enp130s0f1_tx_bytes_phy: 6175919620
enp4s0f0_tx_bytes_phy: 3310721
enp4s0f1_tx_bytes_phy: 11073191
Total_tx_bytes_phy: 12366569968
enp130s0f0_rx_bytes: 4000934
enp130s0f1_rx_bytes: 4794956
enp4s0f0_rx_bytes: 6630965930
enp4s0f1_rx_bytes: 7218672069
Total_rx_bytes: 13858433889


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.12        Core1: 30.15        
Core2: 23.42        Core3: 29.54        
Core4: 22.00        Core5: 30.06        
Core6: 27.06        Core7: 41.17        
Core8: 26.81        Core9: 32.07        
Core10: 24.97        Core11: 39.19        
Core12: 16.24        Core13: 32.88        
Core14: 16.57        Core15: 14.06        
Core16: 23.85        Core17: 37.01        
Core18: 16.77        Core19: 14.19        
Core20: 37.57        Core21: 14.61        
Core22: 16.31        Core23: 18.14        
Core24: 41.02        Core25: 14.14        
Core26: 15.22        Core27: 19.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.47
Socket1: 26.31
DDR read Latency(ns)
Socket0: 606.02
Socket1: 3291.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.07        Core1: 30.07        
Core2: 23.72        Core3: 29.48        
Core4: 22.44        Core5: 30.04        
Core6: 27.74        Core7: 41.24        
Core8: 27.44        Core9: 32.10        
Core10: 23.93        Core11: 39.25        
Core12: 17.42        Core13: 32.78        
Core14: 16.70        Core15: 14.04        
Core16: 23.73        Core17: 41.01        
Core18: 16.77        Core19: 14.17        
Core20: 41.58        Core21: 14.54        
Core22: 16.46        Core23: 18.13        
Core24: 41.73        Core25: 14.12        
Core26: 15.29        Core27: 19.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.80
Socket1: 26.30
DDR read Latency(ns)
Socket0: 601.56
Socket1: 3282.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.39        Core1: 30.14        
Core2: 23.98        Core3: 28.73        
Core4: 21.98        Core5: 30.05        
Core6: 27.11        Core7: 40.88        
Core8: 26.35        Core9: 31.86        
Core10: 24.47        Core11: 39.18        
Core12: 17.24        Core13: 32.81        
Core14: 16.60        Core15: 13.99        
Core16: 23.51        Core17: 39.89        
Core18: 16.79        Core19: 14.16        
Core20: 45.27        Core21: 14.55        
Core22: 16.48        Core23: 17.89        
Core24: 40.78        Core25: 14.11        
Core26: 15.19        Core27: 19.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.60
Socket1: 26.21
DDR read Latency(ns)
Socket0: 607.23
Socket1: 3340.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.98        Core1: 30.23        
Core2: 24.12        Core3: 28.72        
Core4: 22.53        Core5: 30.12        
Core6: 27.53        Core7: 40.84        
Core8: 26.90        Core9: 31.86        
Core10: 24.16        Core11: 39.68        
Core12: 17.41        Core13: 32.91        
Core14: 16.68        Core15: 14.05        
Core16: 23.79        Core17: 39.18        
Core18: 16.79        Core19: 14.20        
Core20: 42.54        Core21: 14.88        
Core22: 16.20        Core23: 18.25        
Core24: 40.68        Core25: 14.10        
Core26: 15.21        Core27: 19.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.65
Socket1: 26.41
DDR read Latency(ns)
Socket0: 604.21
Socket1: 3280.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31005
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412857566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412877990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206506537; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206506537; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206507903; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206507903; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206508921; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206508921; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206503567; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206503567; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005425408; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5886290; Consumed Joules: 359.27; Watts: 59.83; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4970362; Consumed DRAM Joules: 76.05; DRAM Watts: 12.66
S1P0; QPIClocks: 14412889566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412883866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206514678; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206514678; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206514848; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206514848; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206515230; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206515230; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206509482; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206509482; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005437143; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5590919; Consumed Joules: 341.24; Watts: 56.83; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 3218571; Consumed DRAM Joules: 49.24; DRAM Watts: 8.20
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 79ef
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.16   0.35   0.46    0.95      57 M     85 M    0.32    0.33    0.04    0.05      392       25       54     63
   1    1     0.14   0.26   0.54    1.02     102 M    116 M    0.12    0.20    0.07    0.08     3304      795     9862     61
   2    0     0.34   1.46   0.23    0.66    3850 K     11 M    0.68    0.29    0.00    0.00       56       12        5     62
   3    1     0.13   0.80   0.16    0.60    7102 K   8013 K    0.11    0.41    0.01    0.01      112       36      174     60
   4    0     0.08   0.24   0.32    0.77      55 M     77 M    0.28    0.31    0.07    0.10      224       20       25     63
   5    1     0.32   0.38   0.84    1.20     120 M    141 M    0.15    0.28    0.04    0.04     4088      185    16419     59
   6    0     0.06   0.86   0.07    0.60    1496 K   4031 K    0.63    0.22    0.00    0.01      168      107        4     63
   7    1     0.14   0.19   0.73    1.20     132 M    151 M    0.12    0.17    0.10    0.11     4872       24    14564     59
   8    0     0.09   0.24   0.38    0.85      84 M     96 M    0.13    0.27    0.09    0.10     7504     4792      151     63
   9    1     0.05   0.71   0.07    0.60    3796 K   6060 K    0.37    0.23    0.01    0.01      336        6      119     60
  10    0     0.01   0.22   0.03    0.60     144 K   1721 K    0.92    0.04    0.00    0.02        0        4        1     62
  11    1     0.14   0.37   0.39    0.86      88 M    100 M    0.12    0.20    0.06    0.07     2520       93    10456     59
  12    0     0.15   0.40   0.36    0.82      22 M     36 M    0.39    0.53    0.02    0.03      336     1009       16     63
  13    1     0.06   0.77   0.08    0.60    4169 K   6511 K    0.36    0.21    0.01    0.01      112      331       53     59
  14    0     0.06   0.23   0.28    0.73      27 M     37 M    0.26    0.55    0.04    0.06     3472     1087      112     63
  15    1     0.06   0.22   0.28    0.72      19 M     30 M    0.34    0.61    0.03    0.05     4256     2581       19     60
  16    0     0.01   0.37   0.02    0.60     302 K   1172 K    0.74    0.06    0.00    0.01        0       17        1     63
  17    1     0.00   0.28   0.00    0.60      91 K    125 K    0.27    0.22    0.03    0.04       56       10        2     61
  18    0     0.08   0.26   0.30    0.75      28 M     39 M    0.28    0.54    0.04    0.05     4312     1185      149     64
  19    1     0.06   0.22   0.28    0.73      20 M     30 M    0.35    0.60    0.03    0.05     3696     2518       74     61
  20    0     0.00   0.27   0.00    0.60      46 K     68 K    0.32    0.07    0.02    0.03        0        1        1     64
  21    1     0.11   0.31   0.35    0.82      24 M     38 M    0.37    0.56    0.02    0.03     4984     2377      170     61
  22    0     0.11   0.31   0.36    0.83      30 M     42 M    0.27    0.53    0.03    0.04     4592     1314      454     64
  23    1     0.20   0.78   0.25    0.67    5373 K   8942 K    0.40    0.55    0.00    0.00      392      318      105     62
  24    0     0.09   0.73   0.12    0.63    7027 K   7665 K    0.08    0.14    0.01    0.01        0       28        2     64
  25    1     0.11   0.34   0.33    0.80      22 M     37 M    0.39    0.56    0.02    0.03     4816     2524       48     61
  26    0     0.22   0.34   0.63    1.18      35 M     52 M    0.33    0.49    0.02    0.02     4536     1276       10     64
  27    1     0.15   0.71   0.22    0.63    5070 K   6577 K    0.23    0.51    0.00    0.00      336      160      130     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.40   0.25    0.83     355 M    495 M    0.28    0.42    0.02    0.03    25592    10877      985     56
 SKT    1     0.12   0.37   0.32    0.88     557 M    683 M    0.19    0.34    0.03    0.04    33880    11958    52195     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.39   0.29    0.86     912 M   1179 M    0.23    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   31 G ; Active cycles:   80 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.60 %

 C1 core residency: 49.74 %; C3 core residency: 4.74 %; C6 core residency: 11.91 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       25 G     25 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  152 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    87.98    68.63     297.74      63.15         119.06
 SKT   1    17.17    16.15     281.41      40.56         140.56
---------------------------------------------------------------------------------------------------------------
       *    105.16    84.78     579.15     103.72         132.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7ad4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4692.29 --||-- Mem Ch  0: Reads (MB/s):   810.00 --|
|--            Writes(MB/s):  4071.53 --||--            Writes(MB/s):   786.55 --|
|-- Mem Ch  1: Reads (MB/s):  4698.27 --||-- Mem Ch  1: Reads (MB/s):   775.33 --|
|--            Writes(MB/s):  4077.52 --||--            Writes(MB/s):   780.69 --|
|-- Mem Ch  2: Reads (MB/s):  4697.63 --||-- Mem Ch  2: Reads (MB/s):   771.52 --|
|--            Writes(MB/s):  4072.32 --||--            Writes(MB/s):   776.74 --|
|-- Mem Ch  3: Reads (MB/s):  4710.78 --||-- Mem Ch  3: Reads (MB/s):   804.91 --|
|--            Writes(MB/s):  4080.84 --||--            Writes(MB/s):   785.62 --|
|-- NODE 0 Mem Read (MB/s) : 18798.98 --||-- NODE 1 Mem Read (MB/s) :  3161.76 --|
|-- NODE 0 Mem Write(MB/s) : 16302.20 --||-- NODE 1 Mem Write(MB/s) :  3129.61 --|
|-- NODE 0 P. Write (T/s):     183747 --||-- NODE 1 P. Write (T/s):     128645 --|
|-- NODE 0 Memory (MB/s):    35101.18 --||-- NODE 1 Memory (MB/s):     6291.37 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21960.74                --|
            |--                System Write Throughput(MB/s):      19431.81                --|
            |--               System Memory Throughput(MB/s):      41392.55                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7ba9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     409 K      1121 K    24 M   245 M    219 M     0     407 K
 1     196 M        12      30 M   241 M    853 K     0    1129 K
-----------------------------------------------------------------------
 *     196 M      1121 K    54 M   486 M    220 M     0    1536 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.80        Core1: 43.03        
Core2: 24.81        Core3: 29.35        
Core4: 23.00        Core5: 37.97        
Core6: 24.07        Core7: 43.66        
Core8: 30.22        Core9: 23.45        
Core10: 23.94        Core11: 47.72        
Core12: 32.15        Core13: 42.40        
Core14: 14.60        Core15: 14.08        
Core16: 38.85        Core17: 41.43        
Core18: 14.16        Core19: 14.38        
Core20: 37.94        Core21: 14.08        
Core22: 14.56        Core23: 19.34        
Core24: 45.94        Core25: 14.71        
Core26: 13.84        Core27: 19.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.73
Socket1: 29.79
DDR read Latency(ns)
Socket0: 579.09
Socket1: 3750.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.08        Core1: 40.85        
Core2: 24.75        Core3: 28.68        
Core4: 22.47        Core5: 37.72        
Core6: 24.35        Core7: 43.49        
Core8: 30.98        Core9: 23.14        
Core10: 24.37        Core11: 42.44        
Core12: 32.97        Core13: 39.94        
Core14: 14.50        Core15: 14.21        
Core16: 35.55        Core17: 39.29        
Core18: 13.70        Core19: 14.36        
Core20: 37.96        Core21: 13.94        
Core22: 14.89        Core23: 19.34        
Core24: 46.02        Core25: 14.45        
Core26: 13.53        Core27: 19.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.63
Socket1: 28.89
DDR read Latency(ns)
Socket0: 581.61
Socket1: 3683.49
irq_total: 325848.768366072
cpu_total: 27.17
cpu_0: 30.85
cpu_1: 63.03
cpu_2: 13.50
cpu_3: 10.04
cpu_4: 46.21
cpu_5: 44.15
cpu_6: 1.40
cpu_7: 48.27
cpu_8: 39.43
cpu_9: 15.96
cpu_10: 1.33
cpu_11: 39.10
cpu_12: 37.63
cpu_13: 0.13
cpu_14: 36.37
cpu_15: 39.43
cpu_16: 0.13
cpu_17: 0.07
cpu_18: 43.88
cpu_19: 41.89
cpu_20: 0.66
cpu_21: 36.64
cpu_22: 36.64
cpu_23: 28.66
cpu_24: 8.51
cpu_25: 36.70
cpu_26: 41.36
cpu_27: 18.55
enp130s0f0_tx_packets: 686544
enp130s0f1_tx_packets: 686408
enp4s0f0_tx_packets: 26980
enp4s0f1_tx_packets: 42075
Total_tx_packets: 1442007
enp130s0f0_tx_packets_phy: 686539
enp130s0f1_tx_packets_phy: 686408
enp4s0f0_tx_packets_phy: 27010
enp4s0f1_tx_packets_phy: 106429
Total_tx_packets_phy: 1506386
enp130s0f0_rx_bytes_phy: 3725885
enp130s0f1_rx_bytes_phy: 6060518
enp4s0f0_rx_bytes_phy: 6537330618
enp4s0f1_rx_bytes_phy: 7432751151
Total_rx_bytes_phy: 13979868172
enp130s0f0_rx_bytes: 3513012
enp130s0f1_rx_bytes: 5713663
enp4s0f0_rx_bytes: 6494360869
enp4s0f1_rx_bytes: 7383703582
Total_rx_bytes: 13887291126
enp130s0f0_rx_packets: 53227
enp130s0f1_rx_packets: 86570
enp4s0f0_rx_packets: 724983
enp4s0f1_rx_packets: 824222
Total_rx_packets: 1689002
enp130s0f0_rx_packets_phy: 53226
enp130s0f1_rx_packets_phy: 86579
enp4s0f0_rx_packets_phy: 725011
enp4s0f1_rx_packets_phy: 824217
Total_rx_packets_phy: 1689033
enp130s0f0_tx_bytes_phy: 6191216034
enp130s0f1_tx_bytes_phy: 6190032422
enp4s0f0_tx_bytes_phy: 1890605
enp4s0f1_tx_bytes_phy: 7063922
Total_tx_bytes_phy: 12390202983
enp130s0f0_tx_bytes: 6188508958
enp130s0f1_tx_bytes: 6187283852
enp4s0f0_tx_bytes: 1780720
enp4s0f1_tx_bytes: 2777006
Total_tx_bytes: 12380350536


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 38.77        
Core2: 25.48        Core3: 28.72        
Core4: 22.81        Core5: 37.85        
Core6: 25.29        Core7: 43.37        
Core8: 35.30        Core9: 24.50        
Core10: 24.41        Core11: 47.68        
Core12: 33.18        Core13: 28.49        
Core14: 14.27        Core15: 13.95        
Core16: 40.86        Core17: 33.77        
Core18: 13.82        Core19: 14.79        
Core20: 39.00        Core21: 13.83        
Core22: 14.83        Core23: 19.42        
Core24: 42.92        Core25: 14.37        
Core26: 14.19        Core27: 17.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.48
Socket1: 29.04
DDR read Latency(ns)
Socket0: 570.44
Socket1: 3657.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.40        Core1: 43.01        
Core2: 24.46        Core3: 29.71        
Core4: 22.61        Core5: 37.19        
Core6: 24.17        Core7: 43.46        
Core8: 33.55        Core9: 24.23        
Core10: 24.28        Core11: 45.31        
Core12: 30.94        Core13: 42.92        
Core14: 14.38        Core15: 13.93        
Core16: 36.32        Core17: 47.13        
Core18: 14.38        Core19: 14.48        
Core20: 34.70        Core21: 13.84        
Core22: 14.40        Core23: 19.05        
Core24: 42.38        Core25: 15.06        
Core26: 13.94        Core27: 18.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.80
Socket1: 29.54
DDR read Latency(ns)
Socket0: 578.78
Socket1: 3681.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.60        Core1: 42.97        
Core2: 25.02        Core3: 28.84        
Core4: 22.83        Core5: 37.46        
Core6: 24.50        Core7: 43.58        
Core8: 29.85        Core9: 24.09        
Core10: 24.38        Core11: 47.54        
Core12: 32.69        Core13: 37.14        
Core14: 14.70        Core15: 14.10        
Core16: 41.77        Core17: 38.89        
Core18: 14.06        Core19: 14.30        
Core20: 38.09        Core21: 13.93        
Core22: 14.57        Core23: 19.05        
Core24: 45.83        Core25: 15.04        
Core26: 13.69        Core27: 18.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.63
Socket1: 29.76
DDR read Latency(ns)
Socket0: 581.23
Socket1: 3752.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.77        Core1: 42.61        
Core2: 25.04        Core3: 28.90        
Core4: 23.09        Core5: 37.69        
Core6: 24.25        Core7: 43.46        
Core8: 27.01        Core9: 24.07        
Core10: 24.40        Core11: 47.64        
Core12: 33.05        Core13: 37.66        
Core14: 14.64        Core15: 14.22        
Core16: 40.64        Core17: 39.79        
Core18: 14.07        Core19: 14.31        
Core20: 39.44        Core21: 14.03        
Core22: 14.52        Core23: 19.14        
Core24: 42.91        Core25: 14.58        
Core26: 13.87        Core27: 18.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.43
Socket1: 29.61
DDR read Latency(ns)
Socket0: 586.46
Socket1: 3791.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32073
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416070794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416075446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208110464; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208110464; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208113011; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208113011; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208114874; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208114874; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208120529; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208120529; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006306476; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5741611; Consumed Joules: 350.44; Watts: 58.35; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 5188901; Consumed DRAM Joules: 79.39; DRAM Watts: 13.22
S1P0; QPIClocks: 14415021762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415025634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207600627; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207600627; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207602337; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207602337; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207604345; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207604345; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207606259; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207606259; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006365256; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5325223; Consumed Joules: 325.03; Watts: 54.12; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 3136446; Consumed DRAM Joules: 47.99; DRAM Watts: 7.99
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e1a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.25   0.21    0.64      46 M     56 M    0.17    0.34    0.09    0.10     1344     2590        8     64
   1    1     0.18   0.22   0.79    1.20     130 M    152 M    0.14    0.16    0.07    0.09     4200      367    10215     61
   2    0     0.11   0.96   0.11    0.60    2723 K   5708 K    0.52    0.40    0.00    0.01      168      281        5     63
   3    1     0.08   0.73   0.11    0.60    4403 K   5086 K    0.13    0.29    0.01    0.01      112       92      117     61
   4    0     0.11   0.25   0.45    0.94      81 M    100 M    0.18    0.33    0.07    0.09     2688     5900       59     64
   5    1     0.17   0.36   0.47    0.94      85 M    100 M    0.15    0.20    0.05    0.06     3136      114     9334     60
   6    0     0.01   0.36   0.03    0.60     195 K   1284 K    0.85    0.05    0.00    0.01      112        4        1     63
   7    1     0.11   0.20   0.55    1.09     103 M    117 M    0.12    0.16    0.09    0.10     3192       53     9675     60
   8    0     0.10   0.30   0.34    0.80      98 M    108 M    0.09    0.18    0.10    0.11     2352     7149       58     63
   9    1     0.12   1.01   0.12    0.60    5043 K   7944 K    0.37    0.40    0.00    0.01       56       51       32     60
  10    0     0.01   0.37   0.03    0.60     163 K   1183 K    0.86    0.05    0.00    0.01        0        5        0     63
  11    1     0.04   0.12   0.33    0.80     100 M    109 M    0.08    0.14    0.25    0.28     5264       44     8910     60
  12    0     0.07   0.23   0.32    0.78      92 M    103 M    0.10    0.19    0.13    0.14     3808     6629       93     63
  13    1     0.00   0.28   0.00    0.60      64 K     94 K    0.32    0.10    0.02    0.03      112       11        2     60
  14    0     0.06   0.21   0.27    0.72      18 M     27 M    0.32    0.63    0.03    0.05     5096     3276      121     63
  15    1     0.11   0.34   0.32    0.78      20 M     35 M    0.42    0.58    0.02    0.03     3640     1885      102     60
  16    0     0.00   0.27   0.00    0.60      63 K     92 K    0.31    0.09    0.02    0.03       56        7        1     64
  17    1     0.00   0.26   0.00    0.60      39 K     55 K    0.29    0.08    0.02    0.03       56        3        1     61
  18    0     0.16   0.40   0.41    0.89      25 M     37 M    0.33    0.56    0.02    0.02     4200     3609      238     63
  19    1     0.12   0.34   0.36    0.82      23 M     37 M    0.37    0.56    0.02    0.03     3976     1790      119     61
  20    0     0.00   0.17   0.01    0.60     225 K    560 K    0.60    0.07    0.01    0.03      112        3        0     64
  21    1     0.06   0.22   0.27    0.71      18 M     28 M    0.35    0.63    0.03    0.05     3976     1792       13     62
  22    0     0.06   0.22   0.28    0.73      18 M     27 M    0.33    0.63    0.03    0.04     5880     3391        6     64
  23    1     0.24   0.77   0.31    0.75    8215 K     12 M    0.32    0.57    0.00    0.01      448      350      137     62
  24    0     0.06   0.78   0.07    0.60    5328 K   5660 K    0.06    0.12    0.01    0.01        0       20       26     64
  25    1     0.06   0.22   0.27    0.72      20 M     30 M    0.33    0.61    0.03    0.05     4256     1837        6     61
  26    0     0.14   0.39   0.36    0.83      20 M     34 M    0.40    0.59    0.01    0.02     3920     3216        9     63
  27    1     0.15   0.75   0.21    0.61    5563 K   7124 K    0.22    0.52    0.00    0.00      224      112      155     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.33   0.21    0.78     410 M    509 M    0.19    0.39    0.04    0.05    29736    36080      624     56
 SKT    1     0.10   0.35   0.29    0.85     525 M    643 M    0.18    0.33    0.04    0.04    32648     8501    38818     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.34   0.25    0.82     936 M   1153 M    0.19    0.36    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   70 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.47 %

 C1 core residency: 47.84 %; C3 core residency: 2.82 %; C6 core residency: 18.86 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.51 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.13 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       49 G     49 G   |   51%    51%   
 SKT    1       17 G     17 G   |   18%    18%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  134 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    94.08    81.48     293.29      66.20         118.66
 SKT   1    15.31    15.21     272.16      39.91         149.03
---------------------------------------------------------------------------------------------------------------
       *    109.38    96.69     565.45     106.11         135.77
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",

	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_COLLATE = "C",
 ($Format:%ci ID=%h$)	LC_MEASUREMENT = "he_IL.UTF-8",

	LC_CTYPE = "en_US.UTF-8",

	LC_NAME = "he_IL.UTF-8",
 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LANG = "en_US.UTF-8"

    are supported and installed on your system.

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f04
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4488.08 --||-- Mem Ch  0: Reads (MB/s):   903.37 --|
|--            Writes(MB/s):  3816.85 --||--            Writes(MB/s):   886.41 --|
|-- Mem Ch  1: Reads (MB/s):  4487.50 --||-- Mem Ch  1: Reads (MB/s):   884.02 --|
|--            Writes(MB/s):  3821.44 --||--            Writes(MB/s):   884.36 --|
|-- Mem Ch  2: Reads (MB/s):  4494.09 --||-- Mem Ch  2: Reads (MB/s):   882.32 --|
|--            Writes(MB/s):  3816.86 --||--            Writes(MB/s):   880.56 --|
|-- Mem Ch  3: Reads (MB/s):  4507.23 --||-- Mem Ch  3: Reads (MB/s):   915.70 --|
|--            Writes(MB/s):  3825.82 --||--            Writes(MB/s):   890.33 --|
|-- NODE 0 Mem Read (MB/s) : 17976.90 --||-- NODE 1 Mem Read (MB/s) :  3585.42 --|
|-- NODE 0 Mem Write(MB/s) : 15280.96 --||-- NODE 1 Mem Write(MB/s) :  3541.67 --|
|-- NODE 0 P. Write (T/s):     175957 --||-- NODE 1 P. Write (T/s):     128099 --|
|-- NODE 0 Memory (MB/s):    33257.87 --||-- NODE 1 Memory (MB/s):     7127.08 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21562.32                --|
            |--                System Write Throughput(MB/s):      18822.63                --|
            |--               System Memory Throughput(MB/s):      40384.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7fdb
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     561 K       649 K    29 M   226 M    217 M     0     708 K
 1     192 M        24      35 M   264 M    780 K     0    1106 K
-----------------------------------------------------------------------
 *     193 M       649 K    64 M   490 M    217 M     0    1814 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.26        Core1: 38.50        
Core2: 28.45        Core3: 28.61        
Core4: 22.44        Core5: 41.74        
Core6: 26.16        Core7: 35.11        
Core8: 25.07        Core9: 48.62        
Core10: 31.17        Core11: 44.93        
Core12: 31.96        Core13: 43.52        
Core14: 13.51        Core15: 14.77        
Core16: 41.03        Core17: 44.28        
Core18: 14.60        Core19: 13.79        
Core20: 46.55        Core21: 14.77        
Core22: 13.15        Core23: 21.14        
Core24: 37.14        Core25: 14.78        
Core26: 14.29        Core27: 22.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.09
Socket1: 30.41
DDR read Latency(ns)
Socket0: 594.24
Socket1: 3182.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.32        Core1: 38.42        
Core2: 28.30        Core3: 28.98        
Core4: 22.47        Core5: 41.72        
Core6: 25.97        Core7: 35.56        
Core8: 24.90        Core9: 41.80        
Core10: 30.92        Core11: 44.65        
Core12: 32.05        Core13: 38.35        
Core14: 13.44        Core15: 15.37        
Core16: 37.05        Core17: 40.03        
Core18: 14.46        Core19: 13.45        
Core20: 45.39        Core21: 14.79        
Core22: 13.19        Core23: 19.89        
Core24: 36.09        Core25: 14.69        
Core26: 14.31        Core27: 22.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.04
Socket1: 30.43
DDR read Latency(ns)
Socket0: 597.72
Socket1: 3194.44
irq_total: 384086.699695213
cpu_total: 27.67
cpu_0: 34.97
cpu_1: 41.49
cpu_2: 2.86
cpu_3: 10.04
cpu_4: 28.19
cpu_5: 98.67
cpu_6: 14.36
cpu_7: 46.61
cpu_8: 30.78
cpu_9: 0.20
cpu_10: 6.85
cpu_11: 47.94
cpu_12: 50.53
cpu_13: 0.07
cpu_14: 40.29
cpu_15: 36.77
cpu_16: 0.20
cpu_17: 0.13
cpu_18: 35.11
cpu_19: 48.27
cpu_20: 0.20
cpu_21: 37.17
cpu_22: 43.95
cpu_23: 18.62
cpu_24: 3.32
cpu_25: 36.84
cpu_26: 35.57
cpu_27: 25.13
enp130s0f0_tx_packets: 676225
enp130s0f1_tx_packets: 675909
enp4s0f0_tx_packets: 36392
enp4s0f1_tx_packets: 76819
Total_tx_packets: 1465345
enp130s0f0_tx_bytes_phy: 6098184541
enp130s0f1_tx_bytes_phy: 6095316776
enp4s0f0_tx_bytes_phy: 2562699
enp4s0f1_tx_bytes_phy: 9475608
Total_tx_bytes_phy: 12205539624
enp130s0f0_rx_packets_phy: 61012
enp130s0f1_rx_packets_phy: 57073
enp4s0f0_rx_packets_phy: 717248
enp4s0f1_rx_packets_phy: 807366
Total_rx_packets_phy: 1642699
enp130s0f0_tx_bytes: 6095499801
enp130s0f1_tx_bytes: 6092646544
enp4s0f0_tx_bytes: 2401915
enp4s0f1_tx_bytes: 5070098
Total_tx_bytes: 12195618358
enp130s0f0_tx_packets_phy: 676223
enp130s0f1_tx_packets_phy: 675905
enp4s0f0_tx_packets_phy: 36630
enp4s0f1_tx_packets_phy: 140855
Total_tx_packets_phy: 1529613
enp130s0f0_rx_packets: 61013
enp130s0f1_rx_packets: 57063
enp4s0f0_rx_packets: 717265
enp4s0f1_rx_packets: 807360
Total_rx_packets: 1642701
enp130s0f0_rx_bytes: 4026898
enp130s0f1_rx_bytes: 3766188
enp4s0f0_rx_bytes: 6425922476
enp4s0f1_rx_bytes: 7231860787
Total_rx_bytes: 13665576349
enp130s0f0_rx_bytes_phy: 4270892
enp130s0f1_rx_bytes_phy: 3995113
enp4s0f0_rx_bytes_phy: 6468072481
enp4s0f1_rx_bytes_phy: 7280690200
Total_rx_bytes_phy: 13757028686


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.95        Core1: 38.54        
Core2: 27.48        Core3: 27.60        
Core4: 19.50        Core5: 41.21        
Core6: 26.35        Core7: 35.25        
Core8: 25.16        Core9: 44.04        
Core10: 30.30        Core11: 44.27        
Core12: 31.90        Core13: 39.69        
Core14: 13.23        Core15: 14.75        
Core16: 32.58        Core17: 32.20        
Core18: 14.43        Core19: 14.03        
Core20: 30.33        Core21: 14.77        
Core22: 12.79        Core23: 20.25        
Core24: 29.40        Core25: 14.54        
Core26: 14.25        Core27: 21.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 29.91
DDR read Latency(ns)
Socket0: 615.52
Socket1: 3382.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.42        Core1: 38.37        
Core2: 27.87        Core3: 28.73        
Core4: 22.31        Core5: 41.77        
Core6: 26.52        Core7: 35.09        
Core8: 25.64        Core9: 44.20        
Core10: 30.89        Core11: 44.66        
Core12: 32.06        Core13: 39.04        
Core14: 13.56        Core15: 14.91        
Core16: 37.82        Core17: 43.76        
Core18: 14.58        Core19: 13.74        
Core20: 45.56        Core21: 14.89        
Core22: 13.19        Core23: 19.91        
Core24: 35.87        Core25: 14.68        
Core26: 14.33        Core27: 21.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 30.39
DDR read Latency(ns)
Socket0: 599.26
Socket1: 3175.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.15        Core1: 38.28        
Core2: 28.52        Core3: 28.49        
Core4: 22.77        Core5: 41.68        
Core6: 24.94        Core7: 35.27        
Core8: 21.04        Core9: 44.06        
Core10: 30.29        Core11: 44.44        
Core12: 31.58        Core13: 39.20        
Core14: 13.50        Core15: 14.79        
Core16: 34.16        Core17: 42.78        
Core18: 14.58        Core19: 13.67        
Core20: 41.20        Core21: 14.88        
Core22: 13.22        Core23: 19.69        
Core24: 35.99        Core25: 14.72        
Core26: 14.07        Core27: 21.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.55
Socket1: 30.27
DDR read Latency(ns)
Socket0: 608.20
Socket1: 3195.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.34        Core1: 37.98        
Core2: 27.93        Core3: 28.33        
Core4: 22.96        Core5: 41.75        
Core6: 26.06        Core7: 34.61        
Core8: 24.82        Core9: 42.78        
Core10: 30.85        Core11: 44.42        
Core12: 31.77        Core13: 41.73        
Core14: 13.53        Core15: 14.77        
Core16: 36.16        Core17: 41.85        
Core18: 14.76        Core19: 13.48        
Core20: 45.04        Core21: 14.86        
Core22: 13.25        Core23: 20.84        
Core24: 37.52        Core25: 14.77        
Core26: 14.36        Core27: 21.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.13
Socket1: 30.24
DDR read Latency(ns)
Socket0: 598.64
Socket1: 3155.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 687
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413144978; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413149810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206651069; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206651069; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206650913; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206650913; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206647993; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206647993; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206650753; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206650753; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005541575; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5703090; Consumed Joules: 348.09; Watts: 57.97; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 5078932; Consumed DRAM Joules: 77.71; DRAM Watts: 12.94
S1P0; QPIClocks: 14413182718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413186798; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206668827; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206668827; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206669821; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206669821; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206671069; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206671069; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206672373; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206672373; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005569751; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5489898; Consumed Joules: 335.08; Watts: 55.80; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 3269142; Consumed DRAM Joules: 50.02; DRAM Watts: 8.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 382
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.40   0.36    0.86      33 M     46 M    0.28    0.43    0.02    0.03     1344     1325       93     64
   1    1     0.13   0.30   0.43    0.90      83 M     95 M    0.12    0.21    0.06    0.07     2800      240     9519     61
   2    0     0.02   0.60   0.04    0.60     744 K   1608 K    0.54    0.11    0.00    0.01      168       46       17     63
   3    1     0.08   0.74   0.11    0.60    4534 K   5209 K    0.13    0.30    0.01    0.01       56       93      155     60
   4    0     0.05   0.29   0.19    0.60      27 M     37 M    0.26    0.47    0.05    0.07      392     1428       20     64
   5    1     0.22   0.18   1.17    1.21     210 M    243 M    0.14    0.17    0.10    0.11     5992      219    16737     59
   6    0     0.11   0.90   0.12    0.60    4361 K   6482 K    0.33    0.46    0.00    0.01        0       16        7     63
   7    1     0.22   0.36   0.60    1.20      78 M     96 M    0.19    0.19    0.04    0.04     1456      427     8492     59
   8    0     0.08   0.32   0.24    0.67      41 M     51 M    0.21    0.35    0.05    0.07     1120     2073      150     63
   9    1     0.00   0.23   0.00    0.60      78 K    105 K    0.26    0.06    0.03    0.04        0        3        3     60
  10    0     0.04   0.79   0.05    0.60    1202 K   3018 K    0.60    0.12    0.00    0.01      280        8        5     62
  11    1     0.10   0.18   0.56    1.07     130 M    143 M    0.09    0.18    0.13    0.15     4480      222    13898     59
  12    0     0.17   0.26   0.66    1.20     116 M    133 M    0.12    0.18    0.07    0.08     6664     7744        3     62
  13    1     0.00   0.51   0.00    0.60      66 K     83 K    0.21    0.12    0.01    0.02      112        7        3     60
  14    0     0.13   0.37   0.36    0.83      14 M     30 M    0.50    0.63    0.01    0.02     3976     1169      228     63
  15    1     0.05   0.20   0.28    0.72      26 M     35 M    0.27    0.56    0.05    0.07     5040     6969       15     60
  16    0     0.00   0.26   0.00    0.60      73 K    112 K    0.34    0.08    0.02    0.03      112        8        4     64
  17    1     0.00   0.31   0.00    0.60      34 K     49 K    0.31    0.11    0.02    0.02       56        1        1     61
  18    0     0.06   0.23   0.26    0.69      13 M     22 M    0.39    0.68    0.02    0.04     3304     1094        4     64
  19    1     0.22   0.38   0.58    1.19      33 M     52 M    0.36    0.48    0.01    0.02     5712     6630      179     61
  20    0     0.00   0.24   0.00    0.60      61 K     95 K    0.36    0.06    0.02    0.03        0        2        1     64
  21    1     0.06   0.22   0.29    0.74      23 M     34 M    0.31    0.57    0.04    0.05     4480     6912       10     62
  22    0     0.18   0.41   0.43    0.91      17 M     33 M    0.49    0.61    0.01    0.02     4760     1274       60     64
  23    1     0.15   0.73   0.20    0.61    5678 K   7245 K    0.22    0.49    0.00    0.00      224      453      149     62
  24    0     0.03   0.58   0.05    0.61    1460 K   1919 K    0.24    0.08    0.01    0.01      280        9       13     64
  25    1     0.06   0.22   0.27    0.72      23 M     33 M    0.30    0.57    0.04    0.06     4032     6686       10     61
  26    0     0.08   0.28   0.28    0.73      13 M     24 M    0.43    0.67    0.02    0.03     5264     1147       21     64
  27    1     0.19   0.73   0.26    0.69    7740 K     10 M    0.25    0.55    0.00    0.01      112      196      168     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.36   0.22    0.81     286 M    393 M    0.27    0.46    0.03    0.04    27664    17343      626     56
 SKT    1     0.11   0.31   0.34    0.95     627 M    758 M    0.17    0.31    0.04    0.05    34552    29058    49339     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.33   0.28    0.89     913 M   1152 M    0.21    0.37    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.18 %

 C1 core residency: 42.46 %; C3 core residency: 1.39 %; C6 core residency: 24.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.27 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.30 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       53 G     53 G   |   55%    55%   
 SKT    1       22 G     22 G   |   23%    23%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  152 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    90.72    76.83     291.33      64.58         120.43
 SKT   1    18.86    18.03     281.78      41.72         144.47
---------------------------------------------------------------------------------------------------------------
       *    109.58    94.86     573.11     106.30         137.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 48c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4766.29 --||-- Mem Ch  0: Reads (MB/s):   778.78 --|
|--            Writes(MB/s):  4082.70 --||--            Writes(MB/s):   762.92 --|
|-- Mem Ch  1: Reads (MB/s):  4776.21 --||-- Mem Ch  1: Reads (MB/s):   775.28 --|
|--            Writes(MB/s):  4089.30 --||--            Writes(MB/s):   766.39 --|
|-- Mem Ch  2: Reads (MB/s):  4778.90 --||-- Mem Ch  2: Reads (MB/s):   765.80 --|
|--            Writes(MB/s):  4083.02 --||--            Writes(MB/s):   759.26 --|
|-- Mem Ch  3: Reads (MB/s):  4787.95 --||-- Mem Ch  3: Reads (MB/s):   785.06 --|
|--            Writes(MB/s):  4090.90 --||--            Writes(MB/s):   765.80 --|
|-- NODE 0 Mem Read (MB/s) : 19109.35 --||-- NODE 1 Mem Read (MB/s) :  3104.91 --|
|-- NODE 0 Mem Write(MB/s) : 16345.93 --||-- NODE 1 Mem Write(MB/s) :  3054.37 --|
|-- NODE 0 P. Write (T/s):     189456 --||-- NODE 1 P. Write (T/s):     128182 --|
|-- NODE 0 Memory (MB/s):    35455.29 --||-- NODE 1 Memory (MB/s):     6159.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22214.27                --|
            |--                System Write Throughput(MB/s):      19400.30                --|
            |--               System Memory Throughput(MB/s):      41614.57                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 562
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     445 K      1144 K    27 M   240 M    219 M     0     420 K
 1     195 M        24      36 M   249 M    779 K    36    1124 K
-----------------------------------------------------------------------
 *     195 M      1144 K    63 M   489 M    220 M    36    1545 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.00        Core1: 45.81        
Core2: 25.82        Core3: 29.74        
Core4: 37.18        Core5: 41.96        
Core6: 27.23        Core7: 36.40        
Core8: 22.37        Core9: 20.99        
Core10: 30.50        Core11: 40.24        
Core12: 21.69        Core13: 39.05        
Core14: 14.24        Core15: 14.45        
Core16: 38.33        Core17: 32.60        
Core18: 14.78        Core19: 14.23        
Core20: 34.31        Core21: 14.21        
Core22: 14.59        Core23: 17.85        
Core24: 27.22        Core25: 14.40        
Core26: 14.12        Core27: 17.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.77
Socket1: 29.49
DDR read Latency(ns)
Socket0: 556.71
Socket1: 3733.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.80        Core1: 45.58        
Core2: 24.48        Core3: 28.93        
Core4: 36.80        Core5: 42.92        
Core6: 25.91        Core7: 32.17        
Core8: 17.20        Core9: 21.02        
Core10: 30.30        Core11: 42.13        
Core12: 18.34        Core13: 41.84        
Core14: 14.02        Core15: 14.40        
Core16: 35.69        Core17: 32.47        
Core18: 14.64        Core19: 14.13        
Core20: 34.00        Core21: 14.08        
Core22: 14.40        Core23: 19.58        
Core24: 26.78        Core25: 14.87        
Core26: 13.71        Core27: 17.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.43
Socket1: 29.35
DDR read Latency(ns)
Socket0: 573.67
Socket1: 3728.41
irq_total: 331865.383711924
cpu_total: 27.60
cpu_0: 41.69
cpu_1: 49.60
cpu_2: 2.86
cpu_3: 9.91
cpu_4: 39.36
cpu_5: 51.93
cpu_6: 16.56
cpu_7: 46.88
cpu_8: 29.85
cpu_9: 6.25
cpu_10: 6.32
cpu_11: 50.86
cpu_12: 41.29
cpu_13: 0.13
cpu_14: 40.89
cpu_15: 35.97
cpu_16: 0.20
cpu_17: 9.38
cpu_18: 36.10
cpu_19: 43.82
cpu_20: 0.73
cpu_21: 38.63
cpu_22: 36.90
cpu_23: 18.42
cpu_24: 17.69
cpu_25: 35.97
cpu_26: 41.09
cpu_27: 23.54
enp130s0f0_tx_packets: 681964
enp130s0f1_tx_packets: 681535
enp4s0f0_tx_packets: 57303
enp4s0f1_tx_packets: 17148
Total_tx_packets: 1437950
enp130s0f0_tx_bytes: 6147231233
enp130s0f1_tx_bytes: 6143359439
enp4s0f0_tx_bytes: 3782018
enp4s0f1_tx_bytes: 1131830
Total_tx_bytes: 12295504520
enp130s0f0_tx_packets_phy: 681960
enp130s0f1_tx_packets_phy: 681538
enp4s0f0_tx_packets_phy: 57319
enp4s0f1_tx_packets_phy: 79562
Total_tx_packets_phy: 1500379
enp130s0f0_rx_packets_phy: 63228
enp130s0f1_rx_packets_phy: 53879
enp4s0f0_rx_packets_phy: 709897
enp4s0f1_rx_packets_phy: 840761
Total_rx_packets_phy: 1667765
enp130s0f0_rx_packets: 63228
enp130s0f1_rx_packets: 53861
enp4s0f0_rx_packets: 709880
enp4s0f1_rx_packets: 840778
Total_rx_packets: 1667747
enp130s0f0_rx_bytes: 4173058
enp130s0f1_rx_bytes: 3554836
enp4s0f0_rx_bytes: 6359596505
enp4s0f1_rx_bytes: 7532098270
Total_rx_bytes: 13899422669
enp130s0f0_rx_bytes_phy: 4425962
enp130s0f1_rx_bytes_phy: 3771488
enp4s0f0_rx_bytes_phy: 6401554227
enp4s0f1_rx_bytes_phy: 7581977949
Total_rx_bytes_phy: 13991729626
enp130s0f0_tx_bytes_phy: 6149918536
enp130s0f1_tx_bytes_phy: 6146114643
enp4s0f0_tx_bytes_phy: 4012237
enp4s0f1_tx_bytes_phy: 5194896
Total_tx_bytes_phy: 12305240312


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.52        Core1: 45.16        
Core2: 23.36        Core3: 27.76        
Core4: 36.27        Core5: 40.26        
Core6: 23.46        Core7: 30.01        
Core8: 12.27        Core9: 20.64        
Core10: 30.27        Core11: 45.91        
Core12: 14.64        Core13: 36.17        
Core14: 13.64        Core15: 14.46        
Core16: 30.74        Core17: 29.69        
Core18: 14.48        Core19: 14.13        
Core20: 33.97        Core21: 13.88        
Core22: 14.78        Core23: 19.09        
Core24: 26.55        Core25: 14.70        
Core26: 13.01        Core27: 17.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.75
Socket1: 28.66
DDR read Latency(ns)
Socket0: 601.99
Socket1: 3715.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.54        Core1: 44.97        
Core2: 22.88        Core3: 28.27        
Core4: 36.30        Core5: 42.49        
Core6: 24.07        Core7: 29.92        
Core8: 12.36        Core9: 20.71        
Core10: 30.15        Core11: 45.54        
Core12: 15.13        Core13: 39.01        
Core14: 13.60        Core15: 14.53        
Core16: 35.30        Core17: 32.31        
Core18: 14.47        Core19: 14.19        
Core20: 34.68        Core21: 13.99        
Core22: 14.84        Core23: 18.39        
Core24: 26.43        Core25: 14.26        
Core26: 13.12        Core27: 17.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.89
Socket1: 28.84
DDR read Latency(ns)
Socket0: 601.13
Socket1: 3798.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.49        Core1: 45.18        
Core2: 22.74        Core3: 29.42        
Core4: 36.23        Core5: 42.43        
Core6: 23.96        Core7: 30.01        
Core8: 12.31        Core9: 20.82        
Core10: 30.16        Core11: 46.15        
Core12: 14.66        Core13: 42.34        
Core14: 13.61        Core15: 14.43        
Core16: 37.20        Core17: 32.39        
Core18: 14.50        Core19: 14.12        
Core20: 34.10        Core21: 14.22        
Core22: 14.35        Core23: 18.64        
Core24: 26.41        Core25: 14.38        
Core26: 13.26        Core27: 16.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.77
Socket1: 28.96
DDR read Latency(ns)
Socket0: 601.13
Socket1: 3800.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.49        Core1: 45.14        
Core2: 23.19        Core3: 28.94        
Core4: 36.19        Core5: 42.91        
Core6: 24.17        Core7: 30.09        
Core8: 12.36        Core9: 20.78        
Core10: 30.08        Core11: 46.13        
Core12: 14.71        Core13: 39.66        
Core14: 13.61        Core15: 14.36        
Core16: 40.30        Core17: 32.19        
Core18: 14.68        Core19: 13.99        
Core20: 34.60        Core21: 13.97        
Core22: 14.23        Core23: 18.76        
Core24: 26.60        Core25: 14.86        
Core26: 13.14        Core27: 16.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.80
Socket1: 29.03
DDR read Latency(ns)
Socket0: 599.24
Socket1: 3831.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1798
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413726578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413731182; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206941020; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206941020; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206944288; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206944288; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206945915; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206945915; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206944945; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206944945; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005783728; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5732391; Consumed Joules: 349.88; Watts: 58.25; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 5140527; Consumed DRAM Joules: 78.65; DRAM Watts: 13.10
S1P0; QPIClocks: 14413751814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413755506; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206946472; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206946472; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206948122; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206948122; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206949992; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206949992; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206951613; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206951613; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005808180; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5507128; Consumed Joules: 336.13; Watts: 55.97; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 3149271; Consumed DRAM Joules: 48.18; DRAM Watts: 8.02
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7dd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.15   0.36    0.83     120 M    131 M    0.09    0.15    0.21    0.24     3192     8019        7     64
   1    1     0.11   0.17   0.62    1.20     106 M    123 M    0.13    0.14    0.10    0.12     3808       92     9960     61
   2    0     0.03   0.62   0.04    0.60     761 K   1591 K    0.52    0.09    0.00    0.01      168      142        7     62
   3    1     0.08   0.74   0.11    0.60    4851 K   5577 K    0.13    0.29    0.01    0.01      168      127      189     60
   4    0     0.04   0.14   0.32    0.78     115 M    125 M    0.08    0.14    0.26    0.28     3920     7950       54     63
   5    1     0.13   0.19   0.67    1.20     116 M    134 M    0.13    0.16    0.09    0.10     4368       41    11387     60
   6    0     0.12   0.89   0.14    0.61    6327 K   9363 K    0.32    0.35    0.01    0.01      168      211       14     63
   7    1     0.20   0.38   0.52    1.02      78 M     92 M    0.15    0.23    0.04    0.05     2072      386     9370     60
   8    0     0.08   0.37   0.22    0.66      27 M     38 M    0.28    0.49    0.03    0.05      784     1575       47     63
   9    1     0.04   0.66   0.06    0.60    1412 K   4738 K    0.70    0.26    0.00    0.01       56      147       16     60
  10    0     0.04   0.80   0.05    0.60    1256 K   2923 K    0.57    0.14    0.00    0.01      168        7        9     62
  11    1     0.12   0.19   0.62    1.16     123 M    141 M    0.13    0.14    0.10    0.12     3976       11    14617     59
  12    0     0.12   0.32   0.39    0.87      61 M     78 M    0.22    0.36    0.05    0.06     1736     3956       56     63
  13    1     0.00   0.43   0.00    0.60      86 K    113 K    0.24    0.11    0.02    0.02      224       10        4     60
  14    0     0.12   0.34   0.36    0.84      22 M     35 M    0.37    0.58    0.02    0.03     4032     2001      203     63
  15    1     0.05   0.20   0.27    0.71      22 M     31 M    0.31    0.59    0.04    0.06     4032     4701       22     60
  16    0     0.00   0.31   0.00    0.60      91 K    130 K    0.30    0.09    0.02    0.02       56       13       11     63
  17    1     0.05   0.66   0.08    0.60    4163 K   6850 K    0.39    0.19    0.01    0.01      392      141      158     61
  18    0     0.06   0.22   0.27    0.71      18 M     28 M    0.33    0.63    0.03    0.05     4200     1926      146     64
  19    1     0.16   0.40   0.40    0.87      25 M     42 M    0.39    0.54    0.02    0.03     4032     4569      125     61
  20    0     0.00   0.15   0.02    0.60     159 K    659 K    0.76    0.09    0.01    0.02      336        4        8     64
  21    1     0.10   0.32   0.31    0.77      21 M     35 M    0.40    0.58    0.02    0.03     5544     4605       11     61
  22    0     0.06   0.22   0.28    0.73      19 M     28 M    0.32    0.62    0.03    0.05     4928     2001       59     64
  23    1     0.15   0.74   0.20    0.61    5174 K   6587 K    0.21    0.50    0.00    0.00      224      451      165     62
  24    0     0.13   0.99   0.13    0.60    6061 K   8538 K    0.29    0.36    0.00    0.01      112      296      186     64
  25    1     0.06   0.22   0.26    0.71      18 M     28 M    0.35    0.62    0.03    0.05     4928     4420       50     62
  26    0     0.12   0.35   0.36    0.83      21 M     33 M    0.36    0.59    0.02    0.03     4984     2079        7     64
  27    1     0.20   0.80   0.25    0.66    5353 K   8073 K    0.34    0.60    0.00    0.00      112      152      147     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.34   0.21    0.76     421 M    523 M    0.19    0.39    0.04    0.05    28784    30180      814     56
 SKT    1     0.10   0.33   0.31    0.90     534 M    662 M    0.19    0.32    0.04    0.05    33936    19853    46221     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.33   0.26    0.84     956 M   1185 M    0.19    0.35    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   73 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.26 %

 C1 core residency: 49.08 %; C3 core residency: 2.91 %; C6 core residency: 16.76 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.18 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   52%    52%   
 SKT    1       21 G     21 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  144 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    95.31    81.44     292.44      66.01         121.63
 SKT   1    15.68    15.51     284.03      40.46         149.10
---------------------------------------------------------------------------------------------------------------
       *    110.99    96.94     576.47     106.47         137.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8d8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4255.97 --||-- Mem Ch  0: Reads (MB/s):  1098.33 --|
|--            Writes(MB/s):  3700.86 --||--            Writes(MB/s):   988.11 --|
|-- Mem Ch  1: Reads (MB/s):  4246.26 --||-- Mem Ch  1: Reads (MB/s):  1049.20 --|
|--            Writes(MB/s):  3701.55 --||--            Writes(MB/s):   977.37 --|
|-- Mem Ch  2: Reads (MB/s):  4262.61 --||-- Mem Ch  2: Reads (MB/s):  1051.83 --|
|--            Writes(MB/s):  3696.90 --||--            Writes(MB/s):   976.79 --|
|-- Mem Ch  3: Reads (MB/s):  4270.87 --||-- Mem Ch  3: Reads (MB/s):  1075.54 --|
|--            Writes(MB/s):  3705.63 --||--            Writes(MB/s):   982.31 --|
|-- NODE 0 Mem Read (MB/s) : 17035.70 --||-- NODE 1 Mem Read (MB/s) :  4274.91 --|
|-- NODE 0 Mem Write(MB/s) : 14804.94 --||-- NODE 1 Mem Write(MB/s) :  3924.57 --|
|-- NODE 0 P. Write (T/s):     168769 --||-- NODE 1 P. Write (T/s):     129057 --|
|-- NODE 0 Memory (MB/s):    31840.64 --||-- NODE 1 Memory (MB/s):     8199.48 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21310.61                --|
            |--                System Write Throughput(MB/s):      18729.51                --|
            |--               System Memory Throughput(MB/s):      40040.12                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9af
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     627 K       657 K    28 M   218 M    219 M    12     905 K
 1     194 M         0      39 M   274 M    733 K     0    1119 K
-----------------------------------------------------------------------
 *     194 M       657 K    68 M   493 M    220 M    12    2025 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.14        Core1: 39.01        
Core2: 25.77        Core3: 26.82        
Core4: 19.39        Core5: 37.30        
Core6: 23.81        Core7: 42.90        
Core8: 23.76        Core9: 40.65        
Core10: 33.33        Core11: 31.64        
Core12: 22.86        Core13: 46.40        
Core14: 14.37        Core15: 15.40        
Core16: 24.28        Core17: 38.52        
Core18: 14.43        Core19: 15.53        
Core20: 32.63        Core21: 14.94        
Core22: 14.37        Core23: 20.59        
Core24: 21.17        Core25: 15.29        
Core26: 13.43        Core27: 20.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.47
Socket1: 29.64
DDR read Latency(ns)
Socket0: 629.86
Socket1: 2740.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.07        Core1: 39.08        
Core2: 26.34        Core3: 27.02        
Core4: 19.02        Core5: 37.47        
Core6: 23.75        Core7: 42.82        
Core8: 24.11        Core9: 46.59        
Core10: 32.00        Core11: 31.64        
Core12: 23.09        Core13: 46.39        
Core14: 14.33        Core15: 15.41        
Core16: 24.18        Core17: 42.62        
Core18: 14.40        Core19: 15.60        
Core20: 35.68        Core21: 15.04        
Core22: 14.36        Core23: 20.52        
Core24: 21.02        Core25: 15.26        
Core26: 13.55        Core27: 20.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.48
Socket1: 29.71
DDR read Latency(ns)
Socket0: 632.81
Socket1: 2725.79
irq_total: 426802.47630909
cpu_total: 28.19
cpu_0: 46.88
cpu_1: 92.89
cpu_2: 2.26
cpu_3: 25.13
cpu_4: 37.97
cpu_5: 45.81
cpu_6: 7.05
cpu_7: 54.06
cpu_8: 30.05
cpu_9: 0.27
cpu_10: 0.20
cpu_11: 65.03
cpu_12: 30.05
cpu_13: 0.13
cpu_14: 33.71
cpu_15: 37.70
cpu_16: 1.40
cpu_17: 0.07
cpu_18: 33.98
cpu_19: 38.16
cpu_20: 7.38
cpu_21: 42.42
cpu_22: 34.31
cpu_23: 18.62
cpu_24: 9.38
cpu_25: 37.83
cpu_26: 37.50
cpu_27: 19.08
enp130s0f0_rx_bytes: 3054871
enp130s0f1_rx_bytes: 3722589
enp4s0f0_rx_bytes: 6398267875
enp4s0f1_rx_bytes: 7377102787
Total_rx_bytes: 13782148122
enp130s0f0_tx_bytes_phy: 6118450171
enp130s0f1_tx_bytes_phy: 6115973648
enp4s0f0_tx_bytes_phy: 4485477
enp4s0f1_tx_bytes_phy: 8224883
Total_tx_bytes_phy: 12247134179
enp130s0f0_rx_packets: 46285
enp130s0f1_rx_packets: 56402
enp4s0f0_rx_packets: 714165
enp4s0f1_rx_packets: 823563
Total_rx_packets: 1640415
enp130s0f0_tx_packets_phy: 678470
enp130s0f1_tx_packets_phy: 678196
enp4s0f0_tx_packets_phy: 64088
enp4s0f1_tx_packets_phy: 122992
Total_tx_packets_phy: 1543746
enp130s0f0_tx_packets: 678469
enp130s0f1_tx_packets: 678202
enp4s0f0_tx_packets: 63969
enp4s0f1_tx_packets: 58902
Total_tx_packets: 1479542
enp130s0f0_tx_bytes: 6115724714
enp130s0f1_tx_bytes: 6113321381
enp4s0f0_tx_bytes: 4221981
enp4s0f1_tx_bytes: 3887594
Total_tx_bytes: 12237155670
enp130s0f0_rx_bytes_phy: 3240019
enp130s0f1_rx_bytes_phy: 3949202
enp4s0f0_rx_bytes_phy: 6440261940
enp4s0f1_rx_bytes_phy: 7426885923
Total_rx_bytes_phy: 13874337084
enp130s0f0_rx_packets_phy: 46285
enp130s0f1_rx_packets_phy: 56418
enp4s0f0_rx_packets_phy: 714160
enp4s0f1_rx_packets_phy: 823564
Total_rx_packets_phy: 1640427


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.20        Core1: 37.92        
Core2: 25.75        Core3: 26.49        
Core4: 18.30        Core5: 37.11        
Core6: 23.30        Core7: 42.72        
Core8: 22.82        Core9: 42.36        
Core10: 29.90        Core11: 31.61        
Core12: 22.84        Core13: 46.68        
Core14: 14.61        Core15: 15.03        
Core16: 24.98        Core17: 42.83        
Core18: 14.42        Core19: 15.80        
Core20: 31.05        Core21: 14.90        
Core22: 14.03        Core23: 18.87        
Core24: 20.95        Core25: 15.20        
Core26: 13.43        Core27: 19.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.24
Socket1: 29.29
DDR read Latency(ns)
Socket0: 629.42
Socket1: 2698.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.68        Core1: 38.00        
Core2: 26.24        Core3: 26.55        
Core4: 25.45        Core5: 36.77        
Core6: 23.62        Core7: 42.66        
Core8: 22.94        Core9: 40.16        
Core10: 34.02        Core11: 31.14        
Core12: 23.01        Core13: 45.92        
Core14: 14.29        Core15: 15.13        
Core16: 24.07        Core17: 44.70        
Core18: 14.47        Core19: 15.12        
Core20: 32.37        Core21: 14.68        
Core22: 14.31        Core23: 19.87        
Core24: 20.18        Core25: 14.91        
Core26: 13.44        Core27: 19.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.69
Socket1: 28.52
DDR read Latency(ns)
Socket0: 642.25
Socket1: 3099.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.12        Core1: 39.35        
Core2: 25.46        Core3: 26.93        
Core4: 19.36        Core5: 37.08        
Core6: 23.27        Core7: 42.72        
Core8: 23.24        Core9: 43.14        
Core10: 36.12        Core11: 31.59        
Core12: 23.04        Core13: 46.44        
Core14: 14.19        Core15: 15.43        
Core16: 24.08        Core17: 43.06        
Core18: 14.75        Core19: 15.30        
Core20: 34.69        Core21: 14.83        
Core22: 14.27        Core23: 19.81        
Core24: 21.18        Core25: 15.28        
Core26: 13.45        Core27: 18.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.44
Socket1: 29.56
DDR read Latency(ns)
Socket0: 629.03
Socket1: 2754.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.96        Core1: 39.02        
Core2: 25.69        Core3: 26.63        
Core4: 17.79        Core5: 36.91        
Core6: 22.94        Core7: 42.62        
Core8: 24.01        Core9: 42.43        
Core10: 36.28        Core11: 31.70        
Core12: 23.03        Core13: 40.73        
Core14: 14.15        Core15: 16.01        
Core16: 24.10        Core17: 45.02        
Core18: 14.45        Core19: 15.36        
Core20: 36.91        Core21: 14.59        
Core22: 14.23        Core23: 19.27        
Core24: 21.02        Core25: 15.28        
Core26: 13.46        Core27: 19.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.24
Socket1: 29.57
DDR read Latency(ns)
Socket0: 626.47
Socket1: 2674.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2894
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415926922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415932714; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208032787; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208032787; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208036027; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208036027; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208039038; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208039038; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208041814; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208041814; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006309241; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5676253; Consumed Joules: 346.45; Watts: 57.68; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4987259; Consumed DRAM Joules: 76.31; DRAM Watts: 12.70
S1P0; QPIClocks: 14414998066; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415002170; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207605495; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207605495; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207604908; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207604908; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207604702; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207604702; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207604547; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207604547; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006352901; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5619957; Consumed Joules: 343.01; Watts: 57.11; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 3352957; Consumed DRAM Joules: 51.30; DRAM Watts: 8.54
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: c1f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.16   0.48   0.32    0.79      34 M     48 M    0.28    0.41    0.02    0.03     2464     2214       51     63
   1    1     0.20   0.18   1.10    1.20     210 M    244 M    0.14    0.15    0.11    0.12     3696      355    18740     60
   2    0     0.02   0.51   0.04    0.60     463 K   1549 K    0.70    0.08    0.00    0.01      112       24        7     62
   3    1     0.17   0.86   0.20    0.61    9002 K     12 M    0.30    0.36    0.01    0.01      280      306      210     60
   4    0     0.18   0.55   0.33    0.79      31 M     44 M    0.30    0.47    0.02    0.02     1568     1352       20     63
   5    1     0.18   0.34   0.51    1.00      84 M     99 M    0.15    0.21    0.05    0.06     2240       48    11806     60
   6    0     0.05   0.82   0.06    0.60    1050 K   3510 K    0.70    0.37    0.00    0.01      280       89       48     63
   7    1     0.15   0.21   0.70    1.20     116 M    135 M    0.14    0.16    0.08    0.09     3416      115     9816     59
   8    0     0.08   0.32   0.25    0.68      41 M     52 M    0.20    0.35    0.05    0.07     2856     1979      175     63
   9    1     0.00   0.30   0.00    0.60      62 K     88 K    0.29    0.08    0.02    0.03        0        4        2     61
  10    0     0.00   0.26   0.00    0.60      52 K    103 K    0.49    0.11    0.01    0.02        0        4        2     62
  11    1     0.10   0.16   0.60    1.20     115 M    132 M    0.13    0.12    0.12    0.14     3360      108     9843     59
  12    0     0.09   0.34   0.26    0.70      40 M     51 M    0.22    0.36    0.05    0.06     2352     2035        5     63
  13    1     0.00   0.29   0.00    0.60      51 K     65 K    0.22    0.09    0.02    0.03      168        5        1     60
  14    0     0.06   0.23   0.25    0.68      10 M     18 M    0.44    0.73    0.02    0.03     4200      624       70     64
  15    1     0.05   0.19   0.29    0.74      30 M     40 M    0.24    0.52    0.06    0.08     6160     8424       28     60
  16    0     0.01   0.34   0.03    0.60     191 K   1368 K    0.86    0.05    0.00    0.01        0       10        4     63
  17    1     0.00   0.31   0.00    0.60      34 K     49 K    0.31    0.10    0.02    0.02        0        0        2     61
  18    0     0.06   0.25   0.25    0.68      11 M     20 M    0.47    0.71    0.02    0.03     3920      597        3     64
  19    1     0.05   0.18   0.29    0.74      33 M     43 M    0.23    0.50    0.06    0.08     5656     8385        8     61
  20    0     0.06   0.82   0.07    0.60    3300 K   3806 K    0.13    0.34    0.01    0.01        0      104       10     64
  21    1     0.11   0.28   0.37    0.84      28 M     42 M    0.33    0.52    0.03    0.04     4088     8067      180     62
  22    0     0.06   0.24   0.25    0.69      11 M     19 M    0.43    0.72    0.02    0.03     2800      553        3     64
  23    1     0.15   0.73   0.21    0.61    5486 K   6935 K    0.21    0.50    0.00    0.00      448      484      164     62
  24    0     0.07   0.84   0.09    0.60    1579 K   3833 K    0.59    0.52    0.00    0.01      392       96      122     64
  25    1     0.06   0.21   0.29    0.74      28 M     39 M    0.27    0.53    0.05    0.07     4648     8520       18     61
  26    0     0.12   0.39   0.32    0.78      11 M     25 M    0.53    0.67    0.01    0.02     3920      613       20     64
  27    1     0.15   0.74   0.20    0.60    5392 K   6888 K    0.22    0.52    0.00    0.00      112      201      151     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.41   0.18    0.71     199 M    295 M    0.32    0.54    0.02    0.03    24864    10294      540     56
 SKT    1     0.10   0.29   0.34    0.93     668 M    805 M    0.17    0.28    0.05    0.06    34272    35022    50969     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.33   0.26    0.84     867 M   1100 M    0.21    0.37    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   72 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.98 %

 C1 core residency: 45.26 %; C3 core residency: 2.57 %; C6 core residency: 21.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.19 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.13 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       55 G     55 G   |   57%    57%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  151 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    87.59    74.63     284.73      63.71         121.45
 SKT   1    20.40    19.40     282.89      42.44         145.70
---------------------------------------------------------------------------------------------------------------
       *    107.99    94.02     567.61     106.14         140.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d04
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4681.95 --||-- Mem Ch  0: Reads (MB/s):   970.27 --|
|--            Writes(MB/s):  3979.32 --||--            Writes(MB/s):   888.21 --|
|-- Mem Ch  1: Reads (MB/s):  4688.60 --||-- Mem Ch  1: Reads (MB/s):   979.76 --|
|--            Writes(MB/s):  3984.54 --||--            Writes(MB/s):   893.80 --|
|-- Mem Ch  2: Reads (MB/s):  4697.80 --||-- Mem Ch  2: Reads (MB/s):   973.34 --|
|--            Writes(MB/s):  3978.69 --||--            Writes(MB/s):   888.94 --|
|-- Mem Ch  3: Reads (MB/s):  4697.62 --||-- Mem Ch  3: Reads (MB/s):   980.40 --|
|--            Writes(MB/s):  3985.52 --||--            Writes(MB/s):   892.55 --|
|-- NODE 0 Mem Read (MB/s) : 18765.98 --||-- NODE 1 Mem Read (MB/s) :  3903.78 --|
|-- NODE 0 Mem Write(MB/s) : 15928.06 --||-- NODE 1 Mem Write(MB/s) :  3563.50 --|
|-- NODE 0 P. Write (T/s):     182762 --||-- NODE 1 P. Write (T/s):     129114 --|
|-- NODE 0 Memory (MB/s):    34694.05 --||-- NODE 1 Memory (MB/s):     7467.28 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22669.76                --|
            |--                System Write Throughput(MB/s):      19491.57                --|
            |--               System Memory Throughput(MB/s):      42161.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: dd9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     394 K      1005 K    28 M   229 M    219 M    12     734 K
 1     196 M         0      30 M   258 M    936 K     0    1112 K
-----------------------------------------------------------------------
 *     196 M      1005 K    58 M   488 M    220 M    12    1847 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.66        Core1: 40.09        
Core2: 25.01        Core3: 30.40        
Core4: 28.61        Core5: 43.93        
Core6: 43.22        Core7: 44.55        
Core8: 20.41        Core9: 42.60        
Core10: 44.41        Core11: 46.03        
Core12: 24.60        Core13: 36.80        
Core14: 13.98        Core15: 13.92        
Core16: 42.99        Core17: 28.70        
Core18: 14.14        Core19: 15.37        
Core20: 23.16        Core21: 14.50        
Core22: 14.23        Core23: 20.96        
Core24: 28.59        Core25: 15.07        
Core26: 14.40        Core27: 18.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.37
Socket1: 31.05
DDR read Latency(ns)
Socket0: 577.59
Socket1: 2989.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.52        Core1: 42.84        
Core2: 24.68        Core3: 30.76        
Core4: 32.78        Core5: 43.37        
Core6: 41.85        Core7: 44.58        
Core8: 20.53        Core9: 44.39        
Core10: 43.51        Core11: 45.24        
Core12: 24.59        Core13: 36.93        
Core14: 14.27        Core15: 13.84        
Core16: 40.59        Core17: 28.65        
Core18: 14.52        Core19: 15.15        
Core20: 24.57        Core21: 14.60        
Core22: 14.01        Core23: 19.89        
Core24: 27.32        Core25: 15.15        
Core26: 14.32        Core27: 17.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.81
Socket1: 31.14
DDR read Latency(ns)
Socket0: 571.94
Socket1: 2947.38
irq_total: 323493.758757445
cpu_total: 28.15
cpu_0: 44.22
cpu_1: 45.35
cpu_2: 10.11
cpu_3: 9.77
cpu_4: 33.38
cpu_5: 54.92
cpu_6: 7.85
cpu_7: 51.99
cpu_8: 29.92
cpu_9: 0.13
cpu_10: 8.78
cpu_11: 48.20
cpu_12: 34.44
cpu_13: 12.17
cpu_14: 37.90
cpu_15: 45.28
cpu_16: 0.20
cpu_17: 18.75
cpu_18: 40.23
cpu_19: 37.23
cpu_20: 9.04
cpu_21: 37.30
cpu_22: 40.16
cpu_23: 19.48
cpu_24: 1.26
cpu_25: 37.37
cpu_26: 37.30
cpu_27: 35.24
enp130s0f0_rx_packets: 92733
enp130s0f1_rx_packets: 78809
enp4s0f0_rx_packets: 729053
enp4s0f1_rx_packets: 818843
Total_rx_packets: 1719438
enp130s0f0_tx_packets: 684993
enp130s0f1_tx_packets: 685031
enp4s0f0_tx_packets: 33024
enp4s0f1_tx_packets: 35646
Total_tx_packets: 1438694
enp130s0f0_tx_bytes: 6174484743
enp130s0f1_tx_bytes: 6174876145
enp4s0f0_tx_bytes: 2179591
enp4s0f1_tx_bytes: 2352675
Total_tx_bytes: 12353893154
enp130s0f0_rx_bytes: 6120380
enp130s0f1_rx_bytes: 5201457
enp4s0f0_rx_bytes: 6531507325
enp4s0f1_rx_bytes: 7335464955
Total_rx_bytes: 13878294117
enp130s0f0_rx_bytes_phy: 6491247
enp130s0f1_rx_bytes_phy: 5517056
enp4s0f0_rx_bytes_phy: 6574589493
enp4s0f1_rx_bytes_phy: 7384077790
Total_rx_bytes_phy: 13970675586
enp130s0f0_tx_bytes_phy: 6177225316
enp130s0f1_tx_bytes_phy: 6177638725
enp4s0f0_tx_bytes_phy: 2315382
enp4s0f1_tx_bytes_phy: 6630181
Total_tx_bytes_phy: 12363809604
enp130s0f0_tx_packets_phy: 684993
enp130s0f1_tx_packets_phy: 685034
enp4s0f0_tx_packets_phy: 33081
enp4s0f1_tx_packets_phy: 100254
Total_tx_packets_phy: 1503362
enp130s0f0_rx_packets_phy: 92732
enp130s0f1_rx_packets_phy: 78815
enp4s0f0_rx_packets_phy: 729059
enp4s0f1_rx_packets_phy: 818822
Total_rx_packets_phy: 1719428


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.60        Core1: 40.95        
Core2: 25.17        Core3: 30.81        
Core4: 30.99        Core5: 44.06        
Core6: 41.09        Core7: 44.32        
Core8: 20.85        Core9: 40.07        
Core10: 44.81        Core11: 45.47        
Core12: 24.81        Core13: 35.98        
Core14: 14.30        Core15: 13.74        
Core16: 26.81        Core17: 28.54        
Core18: 14.58        Core19: 15.15        
Core20: 23.92        Core21: 14.52        
Core22: 14.16        Core23: 19.35        
Core24: 27.46        Core25: 15.29        
Core26: 14.69        Core27: 17.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.09
Socket1: 30.97
DDR read Latency(ns)
Socket0: 568.80
Socket1: 2924.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.91        Core1: 38.75        
Core2: 25.04        Core3: 31.41        
Core4: 27.60        Core5: 44.01        
Core6: 41.78        Core7: 44.25        
Core8: 20.37        Core9: 43.97        
Core10: 44.64        Core11: 45.06        
Core12: 24.12        Core13: 36.51        
Core14: 13.98        Core15: 13.95        
Core16: 41.11        Core17: 28.55        
Core18: 14.17        Core19: 15.48        
Core20: 23.17        Core21: 14.50        
Core22: 14.14        Core23: 19.98        
Core24: 26.81        Core25: 14.96        
Core26: 14.60        Core27: 17.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.33
Socket1: 30.82
DDR read Latency(ns)
Socket0: 578.47
Socket1: 2924.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.77        Core1: 37.98        
Core2: 25.23        Core3: 30.41        
Core4: 26.94        Core5: 44.13        
Core6: 41.86        Core7: 44.35        
Core8: 20.76        Core9: 43.18        
Core10: 45.57        Core11: 45.15        
Core12: 24.39        Core13: 36.14        
Core14: 14.04        Core15: 14.03        
Core16: 43.04        Core17: 28.46        
Core18: 14.20        Core19: 15.47        
Core20: 23.14        Core21: 14.65        
Core22: 14.22        Core23: 19.56        
Core24: 27.36        Core25: 15.03        
Core26: 14.36        Core27: 17.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.30
Socket1: 30.77
DDR read Latency(ns)
Socket0: 578.88
Socket1: 2924.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.81        Core1: 41.52        
Core2: 25.13        Core3: 30.31        
Core4: 31.52        Core5: 43.42        
Core6: 42.74        Core7: 44.25        
Core8: 20.92        Core9: 39.89        
Core10: 43.58        Core11: 45.55        
Core12: 24.71        Core13: 36.82        
Core14: 14.40        Core15: 13.94        
Core16: 42.36        Core17: 28.75        
Core18: 14.09        Core19: 15.41        
Core20: 24.21        Core21: 14.70        
Core22: 14.18        Core23: 19.22        
Core24: 27.62        Core25: 15.20        
Core26: 14.38        Core27: 17.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.03
Socket1: 31.10
DDR read Latency(ns)
Socket0: 566.69
Socket1: 2891.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3969
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413435522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413439746; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206800256; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206800256; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206801452; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206801452; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206801924; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206801924; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206802627; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206802627; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005656787; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5707322; Consumed Joules: 348.35; Watts: 58.01; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 5198284; Consumed DRAM Joules: 79.53; DRAM Watts: 13.24
S1P0; QPIClocks: 14413461962; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413465498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206802479; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206802479; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206801976; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206801976; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206802099; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206802099; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206801534; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206801534; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005679102; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5482955; Consumed Joules: 334.65; Watts: 55.73; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 3260538; Consumed DRAM Joules: 49.89; DRAM Watts: 8.31
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 105e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.14   0.40    0.87     132 M    145 M    0.09    0.15    0.24    0.26     3360     8348        6     64
   1    1     0.12   0.24   0.52    1.03      98 M    113 M    0.13    0.18    0.08    0.09     2352      270     9931     60
   2    0     0.08   0.85   0.09    0.60    1669 K   4483 K    0.63    0.42    0.00    0.01      168      321        4     63
   3    1     0.08   0.73   0.11    0.60    4402 K   5014 K    0.12    0.29    0.01    0.01      504       97      184     60
   4    0     0.05   0.20   0.26    0.70      73 M     83 M    0.13    0.25    0.14    0.16     3976     4432       13     63
   5    1     0.11   0.17   0.66    1.20     118 M    135 M    0.13    0.14    0.11    0.12     3696      396     9448     60
   6    0     0.05   0.81   0.07    0.60    3168 K   4417 K    0.28    0.09    0.01    0.01      168      199      112     63
   7    1     0.11   0.17   0.64    1.20     114 M    130 M    0.12    0.14    0.11    0.12     2912       17     9642     59
   8    0     0.08   0.36   0.23    0.65      22 M     34 M    0.34    0.50    0.03    0.04      728     1033      165     63
   9    1     0.00   0.28   0.00    0.60      40 K     55 K    0.27    0.08    0.02    0.03        0        0        1     60
  10    0     0.04   0.71   0.06    0.60    4189 K   5279 K    0.21    0.07    0.01    0.01      112        4      291     62
  11    1     0.04   0.08   0.50    1.00     130 M    144 M    0.09    0.12    0.32    0.35     2296        1    10687     59
  12    0     0.11   0.40   0.27    0.71      42 M     53 M    0.21    0.35    0.04    0.05     1680     2104       33     63
  13    1     0.08   0.84   0.09    0.60    5261 K   7289 K    0.28    0.18    0.01    0.01      112       61       58     60
  14    0     0.11   0.35   0.31    0.77      17 M     29 M    0.42    0.63    0.02    0.03     3304     2416       77     63
  15    1     0.15   0.35   0.43    0.91      27 M     46 M    0.40    0.52    0.02    0.03     5544     9396      321     59
  16    0     0.00   0.23   0.00    0.61      82 K    115 K    0.28    0.07    0.03    0.04       56       12        0     63
  17    1     0.13   1.00   0.14    0.60    6422 K     10 M    0.40    0.24    0.00    0.01      168      253      139     60
  18    0     0.11   0.33   0.34    0.80      20 M     32 M    0.38    0.60    0.02    0.03     4648     2530       14     63
  19    1     0.06   0.20   0.29    0.73      28 M     38 M    0.26    0.54    0.05    0.07     6272     9284       12     61
  20    0     0.07   0.88   0.08    0.60    1598 K   3606 K    0.56    0.41    0.00    0.00      168       29        0     63
  21    1     0.06   0.21   0.28    0.73      24 M     34 M    0.30    0.58    0.04    0.06     5488     9198       29     62
  22    0     0.12   0.35   0.33    0.80      19 M     30 M    0.37    0.61    0.02    0.03     4144     2292       53     64
  23    1     0.15   0.73   0.21    0.61    5587 K   7401 K    0.25    0.48    0.00    0.00      112      511      212     62
  24    0     0.01   0.28   0.03    0.60     369 K   1403 K    0.74    0.04    0.00    0.02        0        8        0     64
  25    1     0.06   0.21   0.29    0.74      26 M     36 M    0.28    0.56    0.04    0.06     4984    10145       12     61
  26    0     0.09   0.30   0.30    0.76      18 M     28 M    0.37    0.63    0.02    0.03     4816     2186       26     63
  27    1     0.30   0.76   0.39    0.85      10 M     17 M    0.39    0.59    0.00    0.01      504      248      197     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.35   0.20    0.74     356 M    458 M    0.22    0.41    0.04    0.05    27328    25914      793     57
 SKT    1     0.10   0.32   0.32    0.89     600 M    726 M    0.17    0.30    0.04    0.05    34944    39877    40873     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.33   0.26    0.83     957 M   1185 M    0.19    0.35    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   73 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.51 %

 C1 core residency: 46.63 %; C3 core residency: 6.08 %; C6 core residency: 15.78 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       17 G     17 G   |   18%    18%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    95.31    80.18     291.33      66.00         118.92
 SKT   1    20.20    18.03     282.13      41.92         149.70
---------------------------------------------------------------------------------------------------------------
       *    115.50    98.21     573.46     107.91         138.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 115e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  5159.77 --||-- Mem Ch  0: Reads (MB/s):   836.43 --|
|--            Writes(MB/s):  4198.67 --||--            Writes(MB/s):   772.22 --|
|-- Mem Ch  1: Reads (MB/s):  5166.07 --||-- Mem Ch  1: Reads (MB/s):   842.77 --|
|--            Writes(MB/s):  4203.82 --||--            Writes(MB/s):   776.93 --|
|-- Mem Ch  2: Reads (MB/s):  5170.25 --||-- Mem Ch  2: Reads (MB/s):   841.10 --|
|--            Writes(MB/s):  4199.71 --||--            Writes(MB/s):   775.07 --|
|-- Mem Ch  3: Reads (MB/s):  5178.70 --||-- Mem Ch  3: Reads (MB/s):   846.92 --|
|--            Writes(MB/s):  4206.88 --||--            Writes(MB/s):   776.22 --|
|-- NODE 0 Mem Read (MB/s) : 20674.79 --||-- NODE 1 Mem Read (MB/s) :  3367.22 --|
|-- NODE 0 Mem Write(MB/s) : 16809.09 --||-- NODE 1 Mem Write(MB/s) :  3100.44 --|
|-- NODE 0 P. Write (T/s):     206292 --||-- NODE 1 P. Write (T/s):     128663 --|
|-- NODE 0 Memory (MB/s):    37483.88 --||-- NODE 1 Memory (MB/s):     6467.66 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24042.01                --|
            |--                System Write Throughput(MB/s):      19909.53                --|
            |--               System Memory Throughput(MB/s):      43951.54                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1236
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     336 K      1033 K    25 M   241 M    209 M    48     301 K
 1     186 M         0      34 M   227 M    809 K    36    1054 K
-----------------------------------------------------------------------
 *     187 M      1033 K    59 M   468 M    210 M    84    1356 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.63        Core1: 35.45        
Core2: 32.14        Core3: 31.92        
Core4: 36.53        Core5: 41.33        
Core6: 52.02        Core7: 45.95        
Core8: 37.91        Core9: 22.53        
Core10: 31.45        Core11: 49.93        
Core12: 37.36        Core13: 42.03        
Core14: 15.92        Core15: 14.60        
Core16: 41.14        Core17: 38.46        
Core18: 16.64        Core19: 14.43        
Core20: 34.77        Core21: 14.70        
Core22: 15.96        Core23: 21.61        
Core24: 39.72        Core25: 14.69        
Core26: 16.11        Core27: 20.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.30
Socket1: 29.74
DDR read Latency(ns)
Socket0: 497.11
Socket1: 4213.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.83        Core1: 36.06        
Core2: 32.26        Core3: 31.32        
Core4: 36.43        Core5: 41.25        
Core6: 51.31        Core7: 45.72        
Core8: 37.97        Core9: 22.23        
Core10: 30.84        Core11: 49.68        
Core12: 37.13        Core13: 43.65        
Core14: 15.70        Core15: 14.53        
Core16: 41.68        Core17: 41.39        
Core18: 17.24        Core19: 14.30        
Core20: 35.31        Core21: 14.71        
Core22: 15.90        Core23: 21.09        
Core24: 39.76        Core25: 14.75        
Core26: 16.19        Core27: 20.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.36
Socket1: 29.67
DDR read Latency(ns)
Socket0: 495.54
Socket1: 4263.52
irq_total: 279549.429988643
cpu_total: 27.49
cpu_0: 47.41
cpu_1: 52.99
cpu_2: 1.13
cpu_3: 10.04
cpu_4: 46.21
cpu_5: 47.47
cpu_6: 6.65
cpu_7: 50.60
cpu_8: 37.90
cpu_9: 7.05
cpu_10: 6.91
cpu_11: 46.54
cpu_12: 42.95
cpu_13: 0.13
cpu_14: 37.90
cpu_15: 35.70
cpu_16: 0.20
cpu_17: 0.13
cpu_18: 37.63
cpu_19: 42.89
cpu_20: 8.44
cpu_21: 40.49
cpu_22: 38.63
cpu_23: 18.42
cpu_24: 1.53
cpu_25: 35.97
cpu_26: 37.37
cpu_27: 30.19
enp130s0f0_rx_bytes: 3626399
enp130s0f1_rx_bytes: 5324239
enp4s0f0_rx_bytes: 6528855372
enp4s0f1_rx_bytes: 7137851175
Total_rx_bytes: 13675657185
enp130s0f0_tx_bytes_phy: 5983651872
enp130s0f1_tx_bytes_phy: 5983013455
enp4s0f0_tx_bytes_phy: 1181879
enp4s0f1_tx_bytes_phy: 5723095
Total_tx_bytes_phy: 11973570301
enp130s0f0_rx_bytes_phy: 3846162
enp130s0f1_rx_bytes_phy: 5647250
enp4s0f0_rx_bytes_phy: 6572272374
enp4s0f1_rx_bytes_phy: 7185253116
Total_rx_bytes_phy: 13767018902
enp130s0f0_rx_packets: 54945
enp130s0f1_rx_packets: 80670
enp4s0f0_rx_packets: 728759
enp4s0f1_rx_packets: 796770
Total_rx_packets: 1661144
enp130s0f0_rx_packets_phy: 54945
enp130s0f1_rx_packets_phy: 80675
enp4s0f0_rx_packets_phy: 728800
enp4s0f1_rx_packets_phy: 796774
Total_rx_packets_phy: 1661194
enp130s0f0_tx_packets_phy: 663523
enp130s0f1_tx_packets_phy: 663452
enp4s0f0_tx_packets_phy: 16937
enp4s0f1_tx_packets_phy: 87188
Total_tx_packets_phy: 1431100
enp130s0f0_tx_packets: 663522
enp130s0f1_tx_packets: 663443
enp4s0f0_tx_packets: 16309
enp4s0f1_tx_packets: 23843
Total_tx_packets: 1367117
enp130s0f0_tx_bytes: 5980993436
enp130s0f1_tx_bytes: 5980283861
enp4s0f0_tx_bytes: 1076404
enp4s0f1_tx_bytes: 1573685
Total_tx_bytes: 11963927386


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.11        Core1: 35.40        
Core2: 33.09        Core3: 31.17        
Core4: 36.53        Core5: 41.21        
Core6: 46.02        Core7: 45.89        
Core8: 38.03        Core9: 22.79        
Core10: 31.65        Core11: 49.83        
Core12: 37.43        Core13: 34.44        
Core14: 16.26        Core15: 14.87        
Core16: 38.64        Core17: 32.95        
Core18: 16.42        Core19: 14.10        
Core20: 35.41        Core21: 14.45        
Core22: 15.66        Core23: 19.46        
Core24: 40.40        Core25: 15.05        
Core26: 16.60        Core27: 20.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.28
Socket1: 29.64
DDR read Latency(ns)
Socket0: 499.25
Socket1: 4251.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.45        Core1: 35.50        
Core2: 33.09        Core3: 30.86        
Core4: 36.58        Core5: 40.66        
Core6: 51.39        Core7: 45.34        
Core8: 38.09        Core9: 22.35        
Core10: 31.05        Core11: 49.80        
Core12: 37.35        Core13: 45.79        
Core14: 16.44        Core15: 14.56        
Core16: 41.64        Core17: 46.31        
Core18: 16.40        Core19: 14.29        
Core20: 34.78        Core21: 14.53        
Core22: 15.66        Core23: 20.46        
Core24: 40.41        Core25: 15.04        
Core26: 16.54        Core27: 20.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.35
Socket1: 29.52
DDR read Latency(ns)
Socket0: 496.35
Socket1: 4267.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.09        Core1: 35.64        
Core2: 31.28        Core3: 32.03        
Core4: 33.34        Core5: 41.10        
Core6: 51.83        Core7: 45.06        
Core8: 34.88        Core9: 22.83        
Core10: 30.73        Core11: 49.39        
Core12: 36.17        Core13: 38.93        
Core14: 15.48        Core15: 14.63        
Core16: 41.86        Core17: 41.70        
Core18: 16.03        Core19: 14.40        
Core20: 35.44        Core21: 14.66        
Core22: 15.63        Core23: 20.58        
Core24: 39.50        Core25: 14.74        
Core26: 15.67        Core27: 20.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.27
Socket1: 29.32
DDR read Latency(ns)
Socket0: 576.86
Socket1: 4541.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.30        Core1: 35.26        
Core2: 30.78        Core3: 30.03        
Core4: 19.43        Core5: 40.08        
Core6: 49.97        Core7: 43.76        
Core8: 29.84        Core9: 22.16        
Core10: 22.28        Core11: 48.00        
Core12: 34.63        Core13: 37.60        
Core14: 15.23        Core15: 14.75        
Core16: 34.35        Core17: 41.68        
Core18: 15.68        Core19: 13.80        
Core20: 33.63        Core21: 14.50        
Core22: 15.02        Core23: 18.82        
Core24: 38.64        Core25: 14.68        
Core26: 15.10        Core27: 19.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.15
Socket1: 28.59
DDR read Latency(ns)
Socket0: 571.89
Socket1: 4336.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5105
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413019606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413024706; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206580633; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206580633; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206582330; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206582330; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206583465; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206583465; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206580691; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206580691; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005467829; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5803998; Consumed Joules: 354.25; Watts: 58.99; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 5234923; Consumed DRAM Joules: 80.09; DRAM Watts: 13.34
S1P0; QPIClocks: 14412987830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412993234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206573293; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206573293; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206574234; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206574234; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206576022; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206576022; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206577340; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206577340; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005513775; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5372672; Consumed Joules: 327.92; Watts: 54.61; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 3082546; Consumed DRAM Joules: 47.16; DRAM Watts: 7.85
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14c3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.15   0.29   0.51    1.04     112 M    126 M    0.11    0.19    0.08    0.08     3640     8437      243     63
   1    1     0.17   0.27   0.64    1.18      95 M    114 M    0.16    0.19    0.06    0.07     2352      294    10826     61
   2    0     0.01   0.32   0.02    0.60     364 K    966 K    0.62    0.06    0.01    0.02      112       29        4     62
   3    1     0.08   0.72   0.11    0.60    4422 K   5186 K    0.15    0.29    0.01    0.01      224       97      148     60
   4    0     0.12   0.27   0.46    0.94     117 M    132 M    0.11    0.15    0.09    0.11     3584     8575       90     63
   5    1     0.12   0.22   0.52    1.04      94 M    108 M    0.13    0.17    0.08    0.09     2632       65     9135     60
   6    0     0.04   0.69   0.05    0.60    3621 K   4507 K    0.20    0.06    0.01    0.01      168      110        2     63
   7    1     0.14   0.22   0.64    1.20      94 M    111 M    0.15    0.16    0.07    0.08     4928       88     8198     59
   8    0     0.07   0.20   0.33    0.80      92 M    103 M    0.11    0.20    0.14    0.16     2296     7153      142     63
   9    1     0.05   0.70   0.07    0.60    1326 K   4974 K    0.73    0.25    0.00    0.01      112      123        8     60
  10    0     0.05   0.83   0.06    0.60    1362 K   3076 K    0.56    0.17    0.00    0.01       56        7       47     62
  11    1     0.08   0.18   0.45    0.93      97 M    109 M    0.11    0.13    0.12    0.13     2856        9     8108     59
  12    0     0.10   0.24   0.40    0.88     110 M    121 M    0.09    0.15    0.11    0.12     3584     8109       39     63
  13    1     0.00   0.28   0.00    0.60      88 K    111 K    0.21    0.22    0.04    0.05      280       12        2     60
  14    0     0.06   0.20   0.29    0.75      25 M     34 M    0.26    0.56    0.04    0.06     4872     4475      103     63
  15    1     0.05   0.21   0.26    0.70      20 M     29 M    0.32    0.60    0.04    0.05     5096     4473       29     60
  16    0     0.00   0.25   0.00    0.60      85 K    124 K    0.31    0.08    0.02    0.03       56       12        0     63
  17    1     0.00   0.29   0.00    0.60      36 K     51 K    0.30    0.09    0.02    0.03        0        1        2     61
  18    0     0.06   0.22   0.29    0.74      27 M     37 M    0.26    0.54    0.04    0.06     3416     4529       18     63
  19    1     0.13   0.36   0.38    0.85      21 M     36 M    0.42    0.57    0.02    0.03     5040     4468      167     61
  20    0     0.06   0.76   0.07    0.60    4040 K   4915 K    0.18    0.24    0.01    0.01      112       26        8     64
  21    1     0.11   0.34   0.34    0.81      22 M     35 M    0.37    0.57    0.02    0.03     5488     4251      179     62
  22    0     0.07   0.22   0.31    0.77      25 M     35 M    0.30    0.56    0.04    0.05     3752     4809       23     64
  23    1     0.15   0.70   0.21    0.63    5502 K   7019 K    0.22    0.50    0.00    0.00      280      463      122     62
  24    0     0.01   0.45   0.02    0.60     717 K   1005 K    0.29    0.05    0.01    0.01        0        6        0     64
  25    1     0.06   0.22   0.26    0.70      20 M     30 M    0.33    0.59    0.04    0.05     5264     4431       12     61
  26    0     0.07   0.22   0.30    0.75      25 M     35 M    0.28    0.55    0.04    0.05     4312     4602       45     64
  27    1     0.24   0.77   0.32    0.77    8327 K     12 M    0.32    0.60    0.00    0.01      224      116      175     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.27   0.22    0.82     547 M    642 M    0.15    0.30    0.06    0.08    29960    50879      763     56
 SKT    1     0.10   0.33   0.30    0.89     486 M    606 M    0.20    0.33    0.04    0.04    34776    18891    37111     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.31   0.26    0.86    1034 M   1249 M    0.17    0.32    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   73 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.39 %

 C1 core residency: 42.19 %; C3 core residency: 6.27 %; C6 core residency: 21.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.65 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.99 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   50%    49%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  133 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    102.68    83.94     295.26      67.10         124.11
 SKT   1    15.43    14.36     275.94      39.63         158.94
---------------------------------------------------------------------------------------------------------------
       *    118.12    98.30     571.20     106.73         140.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.

perl: warning: Please check that your locale settings:
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LANGUAGE = "en_US:en,",
 ($Format:%ci ID=%h$)	LC_ALL = (unset),


 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LC_PAPER = "he_IL.UTF-8",

	LC_ADDRESS = "he_IL.UTF-8",

	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
Package thermal spec power: 105STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15a9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3943.40 --||-- Mem Ch  0: Reads (MB/s):   777.61 --|
|--            Writes(MB/s):  3379.14 --||--            Writes(MB/s):   652.99 --|
|-- Mem Ch  1: Reads (MB/s):  3925.06 --||-- Mem Ch  1: Reads (MB/s):   747.95 --|
|--            Writes(MB/s):  3373.34 --||--            Writes(MB/s):   646.57 --|
|-- Mem Ch  2: Reads (MB/s):  3944.01 --||-- Mem Ch  2: Reads (MB/s):   752.33 --|
|--            Writes(MB/s):  3367.59 --||--            Writes(MB/s):   645.57 --|
|-- Mem Ch  3: Reads (MB/s):  3953.64 --||-- Mem Ch  3: Reads (MB/s):   778.08 --|
|--            Writes(MB/s):  3378.35 --||--            Writes(MB/s):   650.86 --|
|-- NODE 0 Mem Read (MB/s) : 15766.11 --||-- NODE 1 Mem Read (MB/s) :  3055.97 --|
|-- NODE 0 Mem Write(MB/s) : 13498.41 --||-- NODE 1 Mem Write(MB/s) :  2595.98 --|
|-- NODE 0 P. Write (T/s):     169108 --||-- NODE 1 P. Write (T/s):     128861 --|
|-- NODE 0 Memory (MB/s):    29264.53 --||-- NODE 1 Memory (MB/s):     5651.96 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18822.09                --|
            |--                System Write Throughput(MB/s):      16094.40                --|
            |--               System Memory Throughput(MB/s):      34916.48                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 167e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    1183 K       783 K    27 M   265 M    220 M    12    1206 K
 1     198 M        12      37 M   254 M    856 K     0    1184 K
-----------------------------------------------------------------------
 *     199 M       783 K    65 M   520 M    220 M    12    2391 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.37        Core1: 36.37        
Core2: 23.13        Core3: 28.21        
Core4: 21.64        Core5: 40.01        
Core6: 38.88        Core7: 37.96        
Core8: 19.12        Core9: 41.00        
Core10: 23.22        Core11: 44.88        
Core12: 25.71        Core13: 32.85        
Core14: 15.11        Core15: 14.35        
Core16: 22.64        Core17: 31.43        
Core18: 15.97        Core19: 14.95        
Core20: 24.98        Core21: 14.28        
Core22: 15.32        Core23: 18.11        
Core24: 35.42        Core25: 14.55        
Core26: 15.34        Core27: 17.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.81
Socket1: 28.27
DDR read Latency(ns)
Socket0: 604.86
Socket1: 4036.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.61        Core1: 35.91        
Core2: 23.19        Core3: 28.29        
Core4: 21.33        Core5: 40.12        
Core6: 38.78        Core7: 38.63        
Core8: 18.86        Core9: 42.50        
Core10: 23.63        Core11: 44.79        
Core12: 22.05        Core13: 32.87        
Core14: 15.28        Core15: 14.32        
Core16: 22.21        Core17: 31.34        
Core18: 15.90        Core19: 15.01        
Core20: 24.80        Core21: 14.26        
Core22: 15.40        Core23: 17.98        
Core24: 35.22        Core25: 14.54        
Core26: 15.32        Core27: 18.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.30
Socket1: 28.34
DDR read Latency(ns)
Socket0: 618.31
Socket1: 4020.87
irq_total: 479804.428660696
cpu_total: 29.62
cpu_0: 41.42
cpu_1: 46.61
cpu_2: 5.32
cpu_3: 10.44
cpu_4: 30.59
cpu_5: 66.36
cpu_6: 20.41
cpu_7: 58.78
cpu_8: 45.28
cpu_9: 0.27
cpu_10: 2.33
cpu_11: 42.89
cpu_12: 43.35
cpu_13: 10.77
cpu_14: 44.75
cpu_15: 35.97
cpu_16: 1.00
cpu_17: 8.91
cpu_18: 36.10
cpu_19: 36.37
cpu_20: 39.96
cpu_21: 42.42
cpu_22: 39.10
cpu_23: 23.67
cpu_24: 5.32
cpu_25: 35.97
cpu_26: 36.37
cpu_27: 18.75
enp130s0f0_tx_bytes: 6246649910
enp130s0f1_tx_bytes: 6245681085
enp4s0f0_tx_bytes: 5134482
enp4s0f1_tx_bytes: 6540853
Total_tx_bytes: 12504006330
enp130s0f0_rx_bytes: 3855853
enp130s0f1_rx_bytes: 5330432
enp4s0f0_rx_bytes: 6683095603
enp4s0f1_rx_bytes: 7140573407
Total_rx_bytes: 13832855295
enp130s0f0_rx_packets: 58422
enp130s0f1_rx_packets: 80764
enp4s0f0_rx_packets: 742448
enp4s0f1_rx_packets: 797080
Total_rx_packets: 1678714
enp130s0f0_tx_bytes_phy: 6249447666
enp130s0f1_tx_bytes_phy: 6248437055
enp4s0f0_tx_bytes_phy: 5446629
enp4s0f1_tx_bytes_phy: 11141455
Total_tx_bytes_phy: 12514472805
enp130s0f0_rx_packets_phy: 58421
enp130s0f1_rx_packets_phy: 80765
enp4s0f0_rx_packets_phy: 742487
enp4s0f1_rx_packets_phy: 797081
Total_rx_packets_phy: 1678754
enp130s0f0_tx_packets: 692994
enp130s0f1_tx_packets: 692891
enp4s0f0_tx_packets: 77793
enp4s0f1_tx_packets: 99103
Total_tx_packets: 1562781
enp130s0f0_tx_packets_phy: 692997
enp130s0f1_tx_packets_phy: 692889
enp4s0f0_tx_packets_phy: 77808
enp4s0f1_tx_packets_phy: 164793
Total_tx_packets_phy: 1628487
enp130s0f0_rx_bytes_phy: 4089537
enp130s0f1_rx_bytes_phy: 5653569
enp4s0f0_rx_bytes_phy: 6695742023
enp4s0f1_rx_bytes_phy: 7188034349
Total_rx_bytes_phy: 13893519478


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.42        Core1: 36.25        
Core2: 23.28        Core3: 27.31        
Core4: 20.50        Core5: 39.17        
Core6: 35.44        Core7: 38.63        
Core8: 19.48        Core9: 42.65        
Core10: 22.98        Core11: 44.44        
Core12: 21.53        Core13: 32.82        
Core14: 15.14        Core15: 14.78        
Core16: 22.96        Core17: 31.27        
Core18: 15.80        Core19: 14.75        
Core20: 25.03        Core21: 14.08        
Core22: 15.33        Core23: 17.31        
Core24: 35.05        Core25: 14.59        
Core26: 15.73        Core27: 18.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.99
Socket1: 28.16
DDR read Latency(ns)
Socket0: 624.00
Socket1: 4024.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.85        Core1: 36.11        
Core2: 21.84        Core3: 28.32        
Core4: 17.56        Core5: 31.64        
Core6: 39.26        Core7: 37.73        
Core8: 17.27        Core9: 35.21        
Core10: 23.29        Core11: 44.34        
Core12: 23.81        Core13: 32.59        
Core14: 14.06        Core15: 14.74        
Core16: 23.22        Core17: 31.23        
Core18: 15.55        Core19: 14.71        
Core20: 24.57        Core21: 14.21        
Core22: 15.05        Core23: 17.22        
Core24: 34.77        Core25: 14.45        
Core26: 15.41        Core27: 17.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.04
Socket1: 26.96
DDR read Latency(ns)
Socket0: 648.30
Socket1: 3860.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.59        Core1: 35.01        
Core2: 20.74        Core3: 28.43        
Core4: 14.61        Core5: 30.42        
Core6: 40.67        Core7: 38.23        
Core8: 16.83        Core9: 37.64        
Core10: 23.07        Core11: 44.01        
Core12: 19.98        Core13: 32.50        
Core14: 13.61        Core15: 14.12        
Core16: 24.01        Core17: 31.08        
Core18: 15.81        Core19: 14.73        
Core20: 23.84        Core21: 14.21        
Core22: 15.09        Core23: 17.60        
Core24: 34.25        Core25: 14.87        
Core26: 14.94        Core27: 17.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.44
Socket1: 26.55
DDR read Latency(ns)
Socket0: 685.47
Socket1: 3873.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.62        Core1: 35.00        
Core2: 20.90        Core3: 27.27        
Core4: 14.69        Core5: 30.45        
Core6: 40.98        Core7: 38.26        
Core8: 17.06        Core9: 33.96        
Core10: 23.04        Core11: 43.87        
Core12: 19.21        Core13: 32.40        
Core14: 13.14        Core15: 14.51        
Core16: 23.47        Core17: 31.07        
Core18: 15.82        Core19: 14.88        
Core20: 23.86        Core21: 13.91        
Core22: 15.31        Core23: 17.72        
Core24: 34.41        Core25: 14.87        
Core26: 14.95        Core27: 17.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.35
Socket1: 26.63
DDR read Latency(ns)
Socket0: 683.97
Socket1: 3834.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6176
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416166554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416171654; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208158567; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208158567; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208160024; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208160024; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208161811; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208161811; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208162466; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208162466; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006788213; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5964492; Consumed Joules: 364.04; Watts: 60.61; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4796843; Consumed DRAM Joules: 73.39; DRAM Watts: 12.22
S1P0; QPIClocks: 14416174314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416177542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208162684; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208162684; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208164296; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208164296; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208166653; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208166653; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208168420; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208168420; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006829128; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5435984; Consumed Joules: 331.79; Watts: 55.24; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 3092382; Consumed DRAM Joules: 47.31; DRAM Watts: 7.88
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18f2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.21   0.43   0.49    0.96    7694 K     28 M    0.73    0.79    0.00    0.01     6384       91        3     63
   1    1     0.19   0.40   0.49    0.97      80 M     96 M    0.17    0.20    0.04    0.05     2688      372     9367     61
   2    0     0.05   0.66   0.08    0.60     888 K   2349 K    0.62    0.17    0.00    0.00      168       35        7     62
   3    1     0.08   0.75   0.11    0.60    4476 K   5136 K    0.13    0.30    0.01    0.01      112      130      195     60
   4    0     0.12   0.49   0.24    0.67    6563 K     17 M    0.63    0.75    0.01    0.02      728       86        6     63
   5    1     0.30   0.32   0.95    1.20     157 M    179 M    0.12    0.28    0.05    0.06     4032       96    21456     60
   6    0     0.17   0.76   0.22    0.63      13 M     14 M    0.09    0.20    0.01    0.01      168      160        0     62
   7    1     0.20   0.26   0.74    1.20     126 M    143 M    0.12    0.17    0.06    0.07     1064       34      493     59
   8    0     0.25   0.39   0.64    1.20      41 M     78 M    0.47    0.39    0.02    0.03      616       74      146     62
   9    1     0.00   0.28   0.00    0.60      59 K     98 K    0.40    0.08    0.02    0.03      112        0        2     61
  10    0     0.02   0.58   0.04    0.60     621 K   1699 K    0.63    0.09    0.00    0.01      168       32        2     61
  11    1     0.09   0.24   0.38    0.86      97 M    109 M    0.11    0.14    0.11    0.12     3640       39     9303     60
  12    0     0.19   0.33   0.59    1.14      58 M     85 M    0.31    0.34    0.03    0.04      336       85        1     62
  13    1     0.07   0.83   0.09    0.60    4332 K   6760 K    0.36    0.20    0.01    0.01      168       55      114     60
  14    0     0.22   0.41   0.55    1.06      19 M     43 M    0.56    0.58    0.01    0.02     3640      450       69     62
  15    1     0.06   0.23   0.26    0.71      18 M     29 M    0.35    0.62    0.03    0.05     5936     4840       12     60
  16    0     0.01   0.44   0.02    0.60     286 K   1105 K    0.74    0.08    0.00    0.01       56        7        0     62
  17    1     0.05   0.68   0.08    0.60    3801 K   6507 K    0.42    0.21    0.01    0.01       56        4       90     61
  18    0     0.06   0.22   0.27    0.71      20 M     29 M    0.30    0.62    0.03    0.05     5040      475        9     63
  19    1     0.06   0.23   0.27    0.72      20 M     31 M    0.35    0.61    0.03    0.05     4872     5205        7     61
  20    0     0.47   1.44   0.33    0.79    7531 K     18 M    0.60    0.31    0.00    0.00      168        4        1     63
  21    1     0.15   0.40   0.38    0.85      22 M     38 M    0.40    0.58    0.02    0.03     4984     5091      126     62
  22    0     0.11   0.35   0.31    0.78      21 M     32 M    0.35    0.60    0.02    0.03     4592      550      163     63
  23    1     0.20   0.74   0.27    0.69    5582 K   9298 K    0.40    0.58    0.00    0.00      392      455      165     62
  24    0     0.04   0.59   0.07    0.60    3120 K   3419 K    0.09    0.07    0.01    0.01      112       17        1     64
  25    1     0.06   0.23   0.26    0.71      19 M     29 M    0.35    0.62    0.03    0.05     6104     4902       10     62
  26    0     0.10   0.32   0.30    0.76      18 M     30 M    0.38    0.62    0.02    0.03     4760      468       13     63
  27    1     0.15   0.73   0.21    0.62    5354 K   7021 K    0.24    0.55    0.00    0.00      168      192      199     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.14   0.49   0.30    0.88     219 M    387 M    0.43    0.55    0.01    0.02    26936     2534      421     56
 SKT    1     0.12   0.37   0.32    0.88     565 M    691 M    0.18    0.34    0.03    0.04    34328    21415    41539     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.13   0.43   0.31    0.88     785 M   1078 M    0.27    0.44    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   37 G ; Active cycles:   86 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.13 %

 C1 core residency: 52.84 %; C3 core residency: 2.33 %; C6 core residency: 9.70 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.73 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.13 => corresponds to 3.31 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  153 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    78.35    67.40     306.12      60.58         119.75
 SKT   1    15.31    13.12     277.43      39.35         137.20
---------------------------------------------------------------------------------------------------------------
       *    93.66    80.52     583.55      99.93         132.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19db
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4265.45 --||-- Mem Ch  0: Reads (MB/s):   843.78 --|
|--            Writes(MB/s):  3528.19 --||--            Writes(MB/s):   606.56 --|
|-- Mem Ch  1: Reads (MB/s):  4251.57 --||-- Mem Ch  1: Reads (MB/s):   794.89 --|
|--            Writes(MB/s):  3525.34 --||--            Writes(MB/s):   594.80 --|
|-- Mem Ch  2: Reads (MB/s):  4259.23 --||-- Mem Ch  2: Reads (MB/s):   798.80 --|
|--            Writes(MB/s):  3518.43 --||--            Writes(MB/s):   591.95 --|
|-- Mem Ch  3: Reads (MB/s):  4274.88 --||-- Mem Ch  3: Reads (MB/s):   829.77 --|
|--            Writes(MB/s):  3529.72 --||--            Writes(MB/s):   598.89 --|
|-- NODE 0 Mem Read (MB/s) : 17051.13 --||-- NODE 1 Mem Read (MB/s) :  3267.24 --|
|-- NODE 0 Mem Write(MB/s) : 14101.69 --||-- NODE 1 Mem Write(MB/s) :  2392.19 --|
|-- NODE 0 P. Write (T/s):     178853 --||-- NODE 1 P. Write (T/s):     130063 --|
|-- NODE 0 Memory (MB/s):    31152.81 --||-- NODE 1 Memory (MB/s):     5659.43 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      20318.37                --|
            |--                System Write Throughput(MB/s):      16493.87                --|
            |--               System Memory Throughput(MB/s):      36812.24                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ab2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    1041 K       708 K    31 M   260 M    219 M     0    1077 K
 1     196 M        24      38 M   257 M    784 K     0    1163 K
-----------------------------------------------------------------------
 *     197 M       708 K    70 M   517 M    220 M     0    2240 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information

 Zeroed PMU registers
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.64        Core1: 41.16        
Core2: 21.26        Core3: 21.28        
Core4: 25.20        Core5: 30.51        
Core6: 37.48        Core7: 43.00        
Core8: 17.13        Core9: 31.19        
Core10: 36.56        Core11: 36.83        
Core12: 11.96        Core13: 40.64        
Core14: 16.11        Core15: 15.31        
Core16: 24.46        Core17: 35.06        
Core18: 14.94        Core19: 16.04        
Core20: 28.58        Core21: 15.60        
Core22: 14.03        Core23: 20.13        
Core24: 34.53        Core25: 14.77        
Core26: 15.42        Core27: 17.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.30
Socket1: 27.82
DDR read Latency(ns)
Socket0: 623.02
Socket1: 3623.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.89        Core1: 41.12        
Core2: 21.21        Core3: 21.47        
Core4: 25.11        Core5: 30.61        
Core6: 39.22        Core7: 42.93        
Core8: 16.90        Core9: 31.14        
Core10: 43.12        Core11: 36.73        
Core12: 12.03        Core13: 35.72        
Core14: 16.06        Core15: 15.24        
Core16: 25.02        Core17: 41.57        
Core18: 14.96        Core19: 16.01        
Core20: 26.09        Core21: 15.50        
Core22: 14.14        Core23: 19.46        
Core24: 35.23        Core25: 14.81        
Core26: 15.41        Core27: 17.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.33
Socket1: 27.78
DDR read Latency(ns)
Socket0: 623.10
Socket1: 3646.66
irq_total: 463530.95702506
cpu_total: 28.96
cpu_0: 30.12
cpu_1: 55.78
cpu_2: 7.11
cpu_3: 17.02
cpu_4: 46.08
cpu_5: 73.74
cpu_6: 0.13
cpu_7: 59.64
cpu_8: 47.94
cpu_9: 8.58
cpu_10: 0.13
cpu_11: 48.47
cpu_12: 54.92
cpu_13: 0.20
cpu_14: 36.57
cpu_15: 35.97
cpu_16: 1.53
cpu_17: 0.13
cpu_18: 49.40
cpu_19: 35.17
cpu_20: 0.86
cpu_21: 36.04
cpu_22: 45.68
cpu_23: 18.62
cpu_24: 4.59
cpu_25: 37.77
cpu_26: 41.09
cpu_27: 17.75
enp130s0f0_tx_bytes_phy: 6207906553
enp130s0f1_tx_bytes_phy: 6203877699
enp4s0f0_tx_bytes_phy: 4866197
enp4s0f1_tx_bytes_phy: 10176801
Total_tx_bytes_phy: 12426827250
enp130s0f0_tx_packets_phy: 688390
enp130s0f1_tx_packets_phy: 687943
enp4s0f0_tx_packets_phy: 69520
enp4s0f1_tx_packets_phy: 150806
Total_tx_packets_phy: 1596659
enp130s0f0_tx_packets: 688390
enp130s0f1_tx_packets: 687944
enp4s0f0_tx_packets: 69472
enp4s0f1_tx_packets: 87530
Total_tx_packets: 1533336
enp130s0f0_tx_bytes: 6205155987
enp130s0f1_tx_bytes: 6201127267
enp4s0f0_tx_bytes: 4585175
enp4s0f1_tx_bytes: 5776997
Total_tx_bytes: 12416645426
enp130s0f0_rx_bytes_phy: 3649582
enp130s0f1_rx_bytes_phy: 4225743
enp4s0f0_rx_bytes_phy: 6327503151
enp4s0f1_rx_bytes_phy: 7561201265
Total_rx_bytes_phy: 13896579741
enp130s0f0_rx_packets_phy: 52136
enp130s0f1_rx_packets_phy: 60369
enp4s0f0_rx_packets_phy: 701652
enp4s0f1_rx_packets_phy: 838456
Total_rx_packets_phy: 1652613
enp130s0f0_rx_packets: 52136
enp130s0f1_rx_packets: 60346
enp4s0f0_rx_packets: 701646
enp4s0f1_rx_packets: 838464
Total_rx_packets: 1652592
enp130s0f0_rx_bytes: 3441030
enp130s0f1_rx_bytes: 3982842
enp4s0f0_rx_bytes: 6306185870
enp4s0f1_rx_bytes: 7525636718
Total_rx_bytes: 13839246460


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.97        Core1: 41.18        
Core2: 22.06        Core3: 21.58        
Core4: 25.17        Core5: 30.71        
Core6: 33.82        Core7: 42.55        
Core8: 17.07        Core9: 30.96        
Core10: 22.68        Core11: 36.33        
Core12: 13.17        Core13: 35.81        
Core14: 16.08        Core15: 15.23        
Core16: 25.10        Core17: 31.21        
Core18: 15.02        Core19: 16.18        
Core20: 27.06        Core21: 15.36        
Core22: 14.05        Core23: 18.81        
Core24: 36.15        Core25: 14.93        
Core26: 15.54        Core27: 17.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.61
Socket1: 27.76
DDR read Latency(ns)
Socket0: 617.54
Socket1: 3627.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.02        Core1: 41.29        
Core2: 23.01        Core3: 21.62        
Core4: 25.32        Core5: 30.65        
Core6: 38.06        Core7: 42.45        
Core8: 16.26        Core9: 31.25        
Core10: 35.19        Core11: 36.25        
Core12: 15.63        Core13: 37.76        
Core14: 16.13        Core15: 15.23        
Core16: 25.10        Core17: 42.77        
Core18: 15.07        Core19: 16.13        
Core20: 29.44        Core21: 15.56        
Core22: 14.63        Core23: 18.72        
Core24: 35.66        Core25: 14.86        
Core26: 15.38        Core27: 17.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.98
Socket1: 27.82
DDR read Latency(ns)
Socket0: 611.53
Socket1: 3656.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.51        Core1: 41.46        
Core2: 23.26        Core3: 21.64        
Core4: 25.36        Core5: 30.50        
Core6: 40.31        Core7: 43.02        
Core8: 16.54        Core9: 31.35        
Core10: 37.19        Core11: 36.60        
Core12: 16.27        Core13: 43.81        
Core14: 16.20        Core15: 15.28        
Core16: 24.87        Core17: 39.10        
Core18: 15.12        Core19: 16.10        
Core20: 28.71        Core21: 15.60        
Core22: 14.63        Core23: 18.93        
Core24: 35.92        Core25: 14.88        
Core26: 15.40        Core27: 17.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.19
Socket1: 27.91
DDR read Latency(ns)
Socket0: 607.05
Socket1: 3682.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.85        Core1: 41.25        
Core2: 21.50        Core3: 21.57        
Core4: 25.18        Core5: 30.62        
Core6: 37.50        Core7: 43.05        
Core8: 17.23        Core9: 31.28        
Core10: 36.94        Core11: 37.03        
Core12: 12.62        Core13: 35.86        
Core14: 16.11        Core15: 15.31        
Core16: 24.68        Core17: 37.60        
Core18: 14.98        Core19: 16.10        
Core20: 27.80        Core21: 15.56        
Core22: 14.12        Core23: 18.64        
Core24: 35.79        Core25: 14.78        
Core26: 15.31        Core27: 17.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.46
Socket1: 27.87
DDR read Latency(ns)
Socket0: 617.64
Socket1: 3653.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7251
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415564614; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415569814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207865186; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207865186; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207868962; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207868962; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207872820; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207872820; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207865419; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207865419; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006572386; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5993264; Consumed Joules: 365.80; Watts: 60.91; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4915540; Consumed DRAM Joules: 75.21; DRAM Watts: 12.52
S1P0; QPIClocks: 14415656834; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415659954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207896853; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207896853; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207897985; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207897985; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207898664; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207898664; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207899342; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207899342; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006607675; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5512490; Consumed Joules: 336.46; Watts: 56.02; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 3048482; Consumed DRAM Joules: 46.64; DRAM Watts: 7.77
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d24
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.31   0.23    0.65      29 M     40 M    0.27    0.45    0.04    0.06     2744      922       12     63
   1    1     0.22   0.31   0.72    1.20      94 M    111 M    0.16    0.18    0.04    0.05      336      359      373     60
   2    0     0.07   0.65   0.11    0.60    1663 K   3682 K    0.55    0.14    0.00    0.01       56       68        2     62
   3    1     0.13   0.84   0.16    0.61    4514 K   7224 K    0.38    0.43    0.00    0.01      112      193      132     60
   4    0     0.09   0.20   0.43    0.92      96 M    117 M    0.18    0.27    0.11    0.13     3080     1230        4     63
   5    1     0.32   0.32   0.98    1.20     163 M    186 M    0.12    0.28    0.05    0.06     5544     1278    21755     60
   6    0     0.00   0.34   0.00    0.60      47 K     76 K    0.38    0.10    0.02    0.03       56        2        0     62
   7    1     0.20   0.27   0.74    1.20     110 M    130 M    0.15    0.17    0.06    0.07      560       66      342     59
   8    0     0.39   0.65   0.60    1.20      46 M     69 M    0.34    0.35    0.01    0.02      336      220      167     62
   9    1     0.05   0.69   0.08    0.60    3645 K   6209 K    0.41    0.21    0.01    0.01      112        4      120     60
  10    0     0.00   0.34   0.00    0.60      39 K     72 K    0.45    0.12    0.01    0.02       56        4        0     62
  11    1     0.17   0.33   0.50    0.99     103 M    120 M    0.14    0.16    0.06    0.07     3696       48    15048     60
  12    0     0.36   0.44   0.82    1.20      24 M     51 M    0.52    0.63    0.01    0.01     3080      283     1254     62
  13    1     0.00   0.28   0.00    0.60      82 K    103 K    0.20    0.23    0.04    0.05      112       11        2     60
  14    0     0.06   0.22   0.28    0.72      24 M     33 M    0.28    0.59    0.04    0.06     3360      419       91     63
  15    1     0.06   0.22   0.26    0.70      22 M     31 M    0.31    0.60    0.04    0.06     4816     2881        6     60
  16    0     0.01   0.40   0.03    0.60     314 K   1691 K    0.81    0.08    0.00    0.01        0        5        1     63
  17    1     0.00   0.26   0.00    0.60      31 K     44 K    0.30    0.08    0.02    0.03        0        0        2     61
  18    0     0.31   0.59   0.53    1.04      30 M     46 M    0.35    0.50    0.01    0.02     3696      447        7     62
  19    1     0.05   0.21   0.26    0.69      25 M     34 M    0.28    0.57    0.05    0.06     4816     2891        9     62
  20    0     0.01   0.58   0.01    0.61     346 K    620 K    0.44    0.08    0.00    0.01        0        2        1     62
  21    1     0.06   0.23   0.27    0.71      22 M     32 M    0.32    0.59    0.04    0.05     5432     3004       28     62
  22    0     0.23   0.40   0.56    1.11      24 M     48 M    0.50    0.53    0.01    0.02     4480      547      163     63
  23    1     0.15   0.75   0.20    0.61    4969 K   6401 K    0.22    0.51    0.00    0.00      336      386      160     62
  24    0     0.04   0.59   0.06    0.60    3060 K   3392 K    0.10    0.06    0.01    0.01      112       21        0     63
  25    1     0.10   0.33   0.30    0.75      20 M     34 M    0.41    0.59    0.02    0.03     5600     2807        3     62
  26    0     0.14   0.38   0.37    0.85      25 M     39 M    0.35    0.55    0.02    0.03     3920      461        6     63
  27    1     0.15   0.76   0.20    0.60    5216 K   6643 K    0.21    0.54    0.00    0.00      336      190      166     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.13   0.44   0.29    0.96     306 M    456 M    0.33    0.47    0.02    0.03    24976     4631     1708     55
 SKT    1     0.12   0.36   0.33    0.91     580 M    708 M    0.18    0.34    0.03    0.04    31808    14118    38146     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.12   0.40   0.31    0.93     887 M   1165 M    0.24    0.39    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   34 G ; Active cycles:   86 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.20 %

 C1 core residency: 45.77 %; C3 core residency: 1.07 %; C6 core residency: 19.96 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.89 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.12 => corresponds to 3.06 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  155 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    85.15    71.08     304.91      62.40         120.62
 SKT   1    15.77    11.61     279.14      38.81         141.07
---------------------------------------------------------------------------------------------------------------
       *    100.93    82.69     584.05     101.21         134.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e0e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3851.02 --||-- Mem Ch  0: Reads (MB/s):   749.38 --|
|--            Writes(MB/s):  3736.84 --||--            Writes(MB/s):   733.59 --|
|-- Mem Ch  1: Reads (MB/s):  3857.98 --||-- Mem Ch  1: Reads (MB/s):   732.74 --|
|--            Writes(MB/s):  3739.83 --||--            Writes(MB/s):   733.02 --|
|-- Mem Ch  2: Reads (MB/s):  3867.90 --||-- Mem Ch  2: Reads (MB/s):   734.79 --|
|--            Writes(MB/s):  3737.81 --||--            Writes(MB/s):   728.52 --|
|-- Mem Ch  3: Reads (MB/s):  3873.73 --||-- Mem Ch  3: Reads (MB/s):   746.55 --|
|--            Writes(MB/s):  3745.44 --||--            Writes(MB/s):   733.06 --|
|-- NODE 0 Mem Read (MB/s) : 15450.62 --||-- NODE 1 Mem Read (MB/s) :  2963.47 --|
|-- NODE 0 Mem Write(MB/s) : 14959.92 --||-- NODE 1 Mem Write(MB/s) :  2928.19 --|
|-- NODE 0 P. Write (T/s):     160848 --||-- NODE 1 P. Write (T/s):     127255 --|
|-- NODE 0 Memory (MB/s):    30410.54 --||-- NODE 1 Memory (MB/s):     5891.66 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18414.09                --|
            |--                System Write Throughput(MB/s):      17888.11                --|
            |--               System Memory Throughput(MB/s):      36302.20                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ee3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     819 K      1188 K    32 M   267 M    219 M     0    1279 K
 1     200 M        12      35 M   247 M    877 K     0    1194 K
-----------------------------------------------------------------------
 *     200 M      1188 K    67 M   514 M    220 M     0    2474 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information

 Zeroed PMU registers
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.41        Core1: 44.60        
Core2: 26.81        Core3: 28.47        
Core4: 28.89        Core5: 33.89        
Core6: 27.06        Core7: 43.68        
Core8: 10.12        Core9: 40.53        
Core10: 39.58        Core11: 42.01        
Core12: 23.11        Core13: 30.99        
Core14: 13.74        Core15: 14.46        
Core16: 23.73        Core17: 21.88        
Core18: 14.83        Core19: 14.56        
Core20: 40.17        Core21: 14.44        
Core22: 14.42        Core23: 18.46        
Core24: 37.02        Core25: 13.22        
Core26: 11.42        Core27: 22.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.40
Socket1: 28.68
DDR read Latency(ns)
Socket0: 629.49
Socket1: 3636.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.61        Core1: 45.11        
Core2: 27.56        Core3: 27.46        
Core4: 36.78        Core5: 37.38        
Core6: 29.00        Core7: 44.10        
Core8: 9.97        Core9: 47.80        
Core10: 37.26        Core11: 42.05        
Core12: 23.52        Core13: 31.40        
Core14: 13.89        Core15: 14.68        
Core16: 23.92        Core17: 21.79        
Core18: 15.36        Core19: 14.35        
Core20: 42.83        Core21: 14.48        
Core22: 14.83        Core23: 17.67        
Core24: 37.98        Core25: 13.67        
Core26: 11.56        Core27: 21.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.81
Socket1: 29.45
DDR read Latency(ns)
Socket0: 604.97
Socket1: 3656.26
irq_total: 486148.321859391
cpu_total: 28.17
cpu_0: 34.31
cpu_1: 43.15
cpu_2: 2.33
cpu_3: 10.04
cpu_4: 40.03
cpu_5: 79.06
cpu_6: 13.83
cpu_7: 50.86
cpu_8: 53.06
cpu_9: 0.20
cpu_10: 13.56
cpu_11: 32.58
cpu_12: 32.05
cpu_13: 8.11
cpu_14: 39.76
cpu_15: 36.77
cpu_16: 2.06
cpu_17: 8.58
cpu_18: 34.71
cpu_19: 37.17
cpu_20: 0.13
cpu_21: 36.57
cpu_22: 35.11
cpu_23: 23.67
cpu_24: 10.24
cpu_25: 40.96
cpu_26: 45.15
cpu_27: 24.60
enp130s0f0_rx_bytes_phy: 3578051
enp130s0f1_rx_bytes_phy: 6595243
enp4s0f0_rx_bytes_phy: 6591408777
enp4s0f1_rx_bytes_phy: 7361841766
Total_rx_bytes_phy: 13963423837
enp130s0f0_tx_bytes: 6252715164
enp130s0f1_tx_bytes: 6252553274
enp4s0f0_tx_bytes: 4640057
enp4s0f1_tx_bytes: 4514918
Total_tx_bytes: 12514423413
enp130s0f0_rx_packets: 51113
enp130s0f1_rx_packets: 94212
enp4s0f0_rx_packets: 730933
enp4s0f1_rx_packets: 816342
Total_rx_packets: 1692600
enp130s0f0_rx_packets_phy: 51115
enp130s0f1_rx_packets_phy: 94218
enp4s0f0_rx_packets_phy: 730928
enp4s0f1_rx_packets_phy: 816350
Total_rx_packets_phy: 1692611
enp130s0f0_tx_bytes_phy: 6255504218
enp130s0f1_tx_bytes_phy: 6255261232
enp4s0f0_tx_bytes_phy: 4924145
enp4s0f1_tx_bytes_phy: 8947204
Total_tx_bytes_phy: 12524636799
enp130s0f0_rx_bytes: 3373512
enp130s0f1_rx_bytes: 6218005
enp4s0f0_rx_bytes: 6548364332
enp4s0f1_rx_bytes: 7313255387
Total_rx_bytes: 13871211236
enp130s0f0_tx_packets: 693667
enp130s0f1_tx_packets: 693649
enp4s0f0_tx_packets: 70303
enp4s0f1_tx_packets: 68407
Total_tx_packets: 1526026
enp130s0f0_tx_packets_phy: 693668
enp130s0f1_tx_packets_phy: 693642
enp4s0f0_tx_packets_phy: 70348
enp4s0f1_tx_packets_phy: 133386
Total_tx_packets_phy: 1591044


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.70        Core1: 43.58        
Core2: 26.29        Core3: 27.47        
Core4: 29.43        Core5: 39.30        
Core6: 28.03        Core7: 43.60        
Core8: 10.10        Core9: 25.56        
Core10: 36.68        Core11: 42.22        
Core12: 24.49        Core13: 30.56        
Core14: 14.15        Core15: 14.62        
Core16: 20.56        Core17: 22.05        
Core18: 14.56        Core19: 14.46        
Core20: 33.33        Core21: 14.30        
Core22: 14.84        Core23: 16.90        
Core24: 33.63        Core25: 13.79        
Core26: 11.55        Core27: 21.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.59
Socket1: 29.29
DDR read Latency(ns)
Socket0: 635.01
Socket1: 3986.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.67        Core1: 39.11        
Core2: 25.76        Core3: 27.34        
Core4: 24.41        Core5: 40.27        
Core6: 29.32        Core7: 43.53        
Core8: 20.71        Core9: 40.22        
Core10: 39.37        Core11: 41.93        
Core12: 24.55        Core13: 30.75        
Core14: 13.83        Core15: 14.89        
Core16: 23.25        Core17: 21.34        
Core18: 14.69        Core19: 13.99        
Core20: 26.89        Core21: 14.16        
Core22: 14.94        Core23: 16.48        
Core24: 30.27        Core25: 13.52        
Core26: 12.46        Core27: 21.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.48
Socket1: 28.66
DDR read Latency(ns)
Socket0: 625.74
Socket1: 4064.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.87        Core1: 38.75        
Core2: 26.14        Core3: 28.38        
Core4: 24.83        Core5: 40.50        
Core6: 28.19        Core7: 36.29        
Core8: 26.97        Core9: 44.85        
Core10: 41.26        Core11: 42.32        
Core12: 25.00        Core13: 30.67        
Core14: 13.90        Core15: 14.73        
Core16: 23.27        Core17: 21.66        
Core18: 14.89        Core19: 14.20        
Core20: 38.76        Core21: 14.38        
Core22: 14.70        Core23: 16.66        
Core24: 29.91        Core25: 13.85        
Core26: 13.74        Core27: 20.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.91
Socket1: 27.95
DDR read Latency(ns)
Socket0: 604.26
Socket1: 3913.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.27        Core1: 39.18        
Core2: 25.97        Core3: 27.57        
Core4: 25.18        Core5: 40.42        
Core6: 30.15        Core7: 44.05        
Core8: 28.18        Core9: 39.71        
Core10: 40.78        Core11: 42.02        
Core12: 25.19        Core13: 30.85        
Core14: 13.89        Core15: 14.73        
Core16: 23.28        Core17: 21.50        
Core18: 15.04        Core19: 14.25        
Core20: 44.03        Core21: 14.27        
Core22: 14.66        Core23: 16.77        
Core24: 30.70        Core25: 13.80        
Core26: 14.03        Core27: 20.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.30
Socket1: 28.91
DDR read Latency(ns)
Socket0: 593.63
Socket1: 4181.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8328
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415625674; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415631266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207888358; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207888358; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207893787; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207893787; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207893763; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207893763; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207897417; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207897417; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006614227; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5846024; Consumed Joules: 356.81; Watts: 59.41; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 5136137; Consumed DRAM Joules: 78.58; DRAM Watts: 13.08
S1P0; QPIClocks: 14415722674; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415726058; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207939275; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207939275; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207939648; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207939648; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207947012; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207947012; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207943710; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207943710; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006709961; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5350127; Consumed Joules: 326.55; Watts: 54.37; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 3097553; Consumed DRAM Joules: 47.39; DRAM Watts: 7.89
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 215a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.24   0.25    0.68      59 M     69 M    0.15    0.29    0.10    0.11     2632     3191        8     63
   1    1     0.12   0.26   0.45    0.95      92 M    105 M    0.13    0.18    0.08    0.09     3584      268     9862     60
   2    0     0.02   0.51   0.04    0.60     519 K   1520 K    0.66    0.07    0.00    0.01      112       47        2     62
   3    1     0.08   0.75   0.11    0.60    4733 K   5418 K    0.13    0.30    0.01    0.01        0      131      169     60
   4    0     0.06   0.16   0.40    0.87      98 M    114 M    0.14    0.27    0.15    0.18     3472     5691       21     63
   5    1     0.26   0.30   0.86    1.20     124 M    149 M    0.17    0.18    0.05    0.06     3024      332    10012     60
   6    0     0.10   0.93   0.11    0.60    4182 K   6066 K    0.31    0.40    0.00    0.01       56      167      106     62
   7    1     0.11   0.17   0.63    1.20     111 M    127 M    0.13    0.14    0.10    0.12     3640       71     9442     60
   8    0     0.17   0.28   0.61    1.20     111 M    132 M    0.15    0.21    0.06    0.08     3696     7814      165     62
   9    1     0.00   0.41   0.00    0.60      91 K    124 K    0.26    0.11    0.02    0.02       56        3        1     61
  10    0     0.04   0.78   0.06    0.60    3613 K   4688 K    0.23    0.09    0.01    0.01      112       56       24     62
  11    1     0.05   0.21   0.24    0.67      82 M     89 M    0.08    0.16    0.16    0.18     1736        5     7896     60
  12    0     0.07   0.32   0.21    0.63      39 M     49 M    0.20    0.36    0.06    0.07      896     1965       59     62
  13    1     0.05   0.62   0.08    0.60    3494 K   6210 K    0.44    0.20    0.01    0.01      112       50       82     60
  14    0     0.11   0.34   0.34    0.80      19 M     32 M    0.40    0.61    0.02    0.03     3976     2072      104     63
  15    1     0.07   0.26   0.26    0.70      19 M     30 M    0.35    0.62    0.03    0.04     5768     5664       10     60
  16    0     0.01   0.33   0.03    0.60     193 K   1394 K    0.86    0.06    0.00    0.01      112       14        1     63
  17    1     0.07   1.06   0.07    0.60    1828 K   3781 K    0.52    0.40    0.00    0.01      336       99      104     61
  18    0     0.06   0.22   0.28    0.72      21 M     31 M    0.31    0.60    0.03    0.05     3920     2079        4     63
  19    1     0.06   0.23   0.28    0.72      19 M     30 M    0.36    0.62    0.03    0.05     5264     6050       11     62
  20    0     0.00   0.56   0.00    0.60      86 K    104 K    0.17    0.12    0.02    0.02      168        5        2     63
  21    1     0.06   0.22   0.26    0.71      18 M     28 M    0.35    0.63    0.03    0.05     4592     5887       12     62
  22    0     0.07   0.25   0.28    0.74      18 M     29 M    0.36    0.62    0.03    0.04     4312     2234       11     64
  23    1     0.19   0.75   0.25    0.67    5622 K   9171 K    0.39    0.58    0.00    0.00      336      419      127     62
  24    0     0.07   0.80   0.09    0.60    3850 K   4626 K    0.17    0.33    0.01    0.01      224       31      222     64
  25    1     0.13   0.38   0.34    0.81      20 M     34 M    0.41    0.59    0.02    0.03     5600     5941       62     62
  26    0     0.14   0.39   0.35    0.82      19 M     32 M    0.39    0.60    0.01    0.02     4368     2097       13     63
  27    1     0.19   0.77   0.25    0.68    8279 K     10 M    0.18    0.56    0.00    0.01      336      231      229     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.33   0.22    0.80     401 M    510 M    0.21    0.40    0.04    0.05    28056    27463      742     56
 SKT    1     0.10   0.35   0.29    0.85     512 M    630 M    0.19    0.34    0.04    0.04    34384    25151    38019     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.34   0.25    0.83     913 M   1140 M    0.20    0.37    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.80 %

 C1 core residency: 50.68 %; C3 core residency: 4.03 %; C6 core residency: 14.49 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.18 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   50%    50%   
 SKT    1       18 G     18 G   |   18%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  134 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    92.93    81.38     299.97      66.17         118.90
 SKT   1    14.07    14.62     275.72      39.89         147.33
---------------------------------------------------------------------------------------------------------------
       *    107.00    95.99     575.69     106.07         134.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
