$date
	Sun Aug 27 11:54:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module PLL_tb $end
$var wire 1 ! nCLK $end
$var wire 1 " locked $end
$var wire 1 # QnCPUCLK $end
$var wire 1 $ BCLK $end
$var wire 1 % BBCLK $end
$var parameter 32 & CLK_FREQ $end
$var real 1 ' PERIOD $end
$var reg 1 ( CPUCLK_I $end
$var reg 1 ) rst $end
$scope module uut $end
$var wire 1 % BBCLK $end
$var wire 1 $ BCLK $end
$var wire 1 ( CPUCLK_I $end
$var wire 1 # QnCPUCLK $end
$var wire 1 " locked $end
$var wire 1 ! nCLK $end
$var wire 1 ) rst $end
$var reg 1 * Slocked $end
$var reg 1 + c1 $end
$var reg 1 , c2 $end
$var reg 1 - c3 $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 . i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
r40 '
b1011111010111100001000000 &
$end
#0
$dumpvars
bx /
b10 .
0-
0,
0+
0*
1)
0(
0%
0$
1#
0"
1!
$end
#200
0#
1(
#250
0!
1+
#300
1$
1,
#350
1%
1-
#400
1#
0(
#450
1!
0+
#500
0$
0,
#550
0%
0-
#600
0#
b10 /
1(
#650
0!
1+
#700
1$
1,
#750
1%
1-
#800
1#
0(
#850
1!
0+
#900
0$
0,
#950
0%
0-
#1000
0#
1(
#1050
0!
1+
#1100
1$
1,
#1150
1%
1-
#1200
1#
0(
#1250
1!
0+
#1300
0$
0,
#1350
0%
0-
#1400
0#
1(
#1410
b10100 /
0)
#1450
0!
1+
#1500
1"
1*
1$
1,
#1550
1%
1-
#1600
1#
0(
#1650
1!
0+
#1700
0$
0,
#1750
0%
0-
#1800
0#
1(
#1850
0!
1+
#1900
1$
1,
#1950
1%
1-
#2000
1#
0(
#2050
1!
0+
#2100
0$
0,
#2150
0%
0-
#2200
0#
1(
#2250
0!
1+
#2300
1$
1,
#2350
1%
1-
#2400
1#
0(
#2450
1!
0+
#2500
0$
0,
#2550
0%
0-
#2600
0#
1(
#2650
0!
1+
#2700
1$
1,
#2750
1%
1-
#2800
1#
0(
#2850
1!
0+
#2900
0$
0,
#2950
0%
0-
#3000
0#
1(
#3050
0!
1+
#3100
1$
1,
#3150
1%
1-
#3200
1#
0(
#3250
1!
0+
#3300
0$
0,
#3350
0%
0-
#3400
0#
1(
#3450
0!
1+
#3500
1$
1,
#3550
1%
1-
#3600
1#
0(
#3650
1!
0+
#3700
0$
0,
#3750
0%
0-
#3800
0#
1(
#3850
0!
1+
#3900
1$
1,
#3950
1%
1-
#4000
1#
0(
#4050
1!
0+
#4100
0$
0,
#4150
0%
0-
#4200
0#
1(
#4250
0!
1+
#4300
1$
1,
#4350
1%
1-
#4400
1#
0(
#4450
1!
0+
#4500
0$
0,
#4550
0%
0-
#4600
0#
1(
#4650
0!
1+
#4700
1$
1,
#4750
1%
1-
#4800
1#
0(
#4850
1!
0+
#4900
0$
0,
#4950
0%
0-
#5000
0#
1(
#5050
0!
1+
#5100
1$
1,
#5150
1%
1-
#5200
1#
0(
#5250
1!
0+
#5300
0$
0,
#5350
0%
0-
#5400
0#
1(
#5450
0!
1+
#5500
1$
1,
#5550
1%
1-
#5600
1#
0(
#5650
1!
0+
#5700
0$
0,
#5750
0%
0-
#5800
0#
1(
#5850
0!
1+
#5900
1$
1,
#5950
1%
1-
#6000
1#
0(
#6050
1!
0+
#6100
0$
0,
#6150
0%
0-
#6200
0#
1(
#6250
0!
1+
#6300
1$
1,
#6350
1%
1-
#6400
1#
0(
#6450
1!
0+
#6500
0$
0,
#6550
0%
0-
#6600
0#
1(
#6650
0!
1+
#6700
1$
1,
#6750
1%
1-
#6800
1#
0(
#6850
1!
0+
#6900
0$
0,
#6950
0%
0-
#7000
0#
1(
#7050
0!
1+
#7100
1$
1,
#7150
1%
1-
#7200
1#
0(
#7250
1!
0+
#7300
0$
0,
#7350
0%
0-
#7400
0#
1(
#7450
0!
1+
#7500
1$
1,
#7550
1%
1-
#7600
1#
0(
#7650
1!
0+
#7700
0$
0,
#7750
0%
0-
#7800
0#
1(
#7850
0!
1+
#7900
1$
1,
#7950
1%
1-
#8000
1#
0(
#8050
1!
0+
#8100
0$
0,
#8150
0%
0-
#8200
0#
1(
#8250
0!
1+
#8300
1$
1,
#8350
1%
1-
#8400
1#
0(
#8450
1!
0+
#8500
0$
0,
#8550
0%
0-
#8600
0#
1(
#8650
0!
1+
#8700
1$
1,
#8750
1%
1-
#8800
1#
0(
#8850
1!
0+
#8900
0$
0,
#8950
0%
0-
#9000
0#
1(
#9050
0!
1+
#9100
1$
1,
#9150
1%
1-
#9200
1#
0(
#9250
1!
0+
#9300
0$
0,
#9350
0%
0-
#9400
0#
1(
#9410
