;redcode
;assert 1
	SPL 0, <608
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -261, <-720
	JMZ 0, -0
	SUB @0, @0
	CMP 3, 81
	SUB 100, 204
	SUB @0, @2
	SUB @-0, @2
	ADD 210, 60
	SUB 100, -100
	SLT 3, 0
	SLT 3, 0
	ADD 240, 60
	SUB <3, 981
	SUB <3, 981
	SUB 1, @1
	SUB @0, @2
	SUB 210, 820
	JMZ 0, -0
	ADD 240, 60
	CMP #700, 0
	SLT #130, 9
	SPL 0, <-52
	ADD 240, 60
	SUB 1, 6
	SUB @0, @2
	SUB @0, @2
	SLT 1, @1
	DAT #0, <4
	JMZ 0, -0
	SUB @121, 103
	SLT 1, @1
	JMN -30, 9
	ADD 240, 60
	SUB #10, 708
	SUB 100, 204
	SUB 100, 204
	JMZ 10, 7
	SLT 41, 1
	ADD 210, 60
	MOV -4, <-20
	SUB 100, 204
	SPL 0, <608
	SPL 0, <608
	SPL 0, <608
	SPL 0, <608
	CMP -207, <-120
