--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 5265202200162 paths analyzed, 8255 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  45.137ns.
--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tquotient_4 (SLICE_X41Y66.CE), 21289397539 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_1_1 (FF)
  Destination:          cpu0_ialu_div_tquotient_4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      45.039ns (Levels of Logic = 67)
  Clock Path Skew:      -0.098ns (0.565 - 0.663)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_1_1 to cpu0_ialu_div_tquotient_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.XQ      Tcko                  0.591   cpu0_idecode_AluOP1_1_1
                                                       cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.G3      net (fanout=5)        2.762   cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.COUT    Topcyg                1.296   cpu0_ialu_div_cOperand1_addsub0000<0>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<1>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.Y       Tciny                 0.902   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<19>
    SLICE_X26Y54.G1      net (fanout=1)        0.530   cpu0_ialu_div_cOperand1_addsub0000<19>
    SLICE_X26Y54.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X29Y57.G3      net (fanout=2)        0.499   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X29Y57.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X29Y56.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X29Y56.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X28Y57.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X28Y57.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X27Y56.F2      net (fanout=5)        0.406   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X27Y56.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X18Y58.G4      net (fanout=105)      3.012   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X18Y58.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_6_mux0001
                                                       cpu0_ialu_div_tremainder_5_mux00001
    SLICE_X14Y65.BX      net (fanout=5)        1.321   cpu0_ialu_div_tremainder_5_mux0000
    SLICE_X14Y65.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X15Y58.F1      net (fanout=135)      2.700   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X15Y58.X       Tilo                  0.643   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X17Y57.BY      net (fanout=5)        0.581   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X17Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X32Y70.G1      net (fanout=155)      2.590   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X32Y70.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<30>
                                                       cpu0_ialu_div_tremainder_29_mux00021
    SLICE_X9Y75.BX       net (fanout=4)        2.555   cpu0_ialu_div_tremainder_29_mux0002
    SLICE_X9Y75.COUT     Tbxcy                 0.967   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X40Y75.G1      net (fanout=117)      2.679   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X40Y75.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012319_SW0
    SLICE_X40Y75.F1      net (fanout=1)        0.450   cpu0_ialu_div_tquotient_0_not00012319_SW0/O
    SLICE_X40Y75.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X32Y76.G4      net (fanout=10)       1.152   cpu0_ialu_div_N171
    SLICE_X32Y76.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X41Y67.G4      net (fanout=12)       1.290   cpu0_ialu_div_N51
    SLICE_X41Y67.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_5_not0001
                                                       cpu0_ialu_div_tquotient_4_not00011
    SLICE_X41Y66.CE      net (fanout=1)        1.133   cpu0_ialu_div_tquotient_4_not0001
    SLICE_X41Y66.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<4>
                                                       cpu0_ialu_div_tquotient_4
    -------------------------------------------------  ---------------------------
    Total                                     45.039ns (21.379ns logic, 23.660ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_1_1 (FF)
  Destination:          cpu0_ialu_div_tquotient_4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.974ns (Levels of Logic = 72)
  Clock Path Skew:      -0.098ns (0.565 - 0.663)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_1_1 to cpu0_ialu_div_tquotient_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.XQ      Tcko                  0.591   cpu0_idecode_AluOP1_1_1
                                                       cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.G3      net (fanout=5)        2.762   cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.COUT    Topcyg                1.296   cpu0_ialu_div_cOperand1_addsub0000<0>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<1>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X24Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X24Y57.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X24Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X24Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X24Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X24Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X24Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X24Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X24Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X24Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X24Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X24Y62.Y       Tciny                 0.902   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X28Y56.G2      net (fanout=1)        0.710   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X28Y56.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X28Y56.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X28Y56.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X28Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X28Y57.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X27Y56.F2      net (fanout=5)        0.406   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X27Y56.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X18Y58.G4      net (fanout=105)      3.012   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X18Y58.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_6_mux0001
                                                       cpu0_ialu_div_tremainder_5_mux00001
    SLICE_X14Y65.BX      net (fanout=5)        1.321   cpu0_ialu_div_tremainder_5_mux0000
    SLICE_X14Y65.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X15Y58.F1      net (fanout=135)      2.700   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X15Y58.X       Tilo                  0.643   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X17Y57.BY      net (fanout=5)        0.581   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X17Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X32Y70.G1      net (fanout=155)      2.590   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X32Y70.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<30>
                                                       cpu0_ialu_div_tremainder_29_mux00021
    SLICE_X9Y75.BX       net (fanout=4)        2.555   cpu0_ialu_div_tremainder_29_mux0002
    SLICE_X9Y75.COUT     Tbxcy                 0.967   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X40Y75.G1      net (fanout=117)      2.679   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X40Y75.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012319_SW0
    SLICE_X40Y75.F1      net (fanout=1)        0.450   cpu0_ialu_div_tquotient_0_not00012319_SW0/O
    SLICE_X40Y75.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X32Y76.G4      net (fanout=10)       1.152   cpu0_ialu_div_N171
    SLICE_X32Y76.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X41Y67.G4      net (fanout=12)       1.290   cpu0_ialu_div_N51
    SLICE_X41Y67.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_5_not0001
                                                       cpu0_ialu_div_tquotient_4_not00011
    SLICE_X41Y66.CE      net (fanout=1)        1.133   cpu0_ialu_div_tquotient_4_not0001
    SLICE_X41Y66.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<4>
                                                       cpu0_ialu_div_tquotient_4
    -------------------------------------------------  ---------------------------
    Total                                     44.974ns (21.633ns logic, 23.341ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_1_1 (FF)
  Destination:          cpu0_ialu_div_tquotient_4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.920ns (Levels of Logic = 70)
  Clock Path Skew:      -0.098ns (0.565 - 0.663)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_1_1 to cpu0_ialu_div_tquotient_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.XQ      Tcko                  0.591   cpu0_idecode_AluOP1_1_1
                                                       cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.G3      net (fanout=5)        2.762   cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.COUT    Topcyg                1.296   cpu0_ialu_div_cOperand1_addsub0000<0>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<1>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.Y       Tciny                 0.902   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<19>
    SLICE_X26Y54.G1      net (fanout=1)        0.530   cpu0_ialu_div_cOperand1_addsub0000<19>
    SLICE_X26Y54.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X29Y57.G3      net (fanout=2)        0.499   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X29Y57.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X29Y56.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X29Y56.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X28Y57.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X28Y57.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X27Y56.F2      net (fanout=5)        0.406   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X27Y56.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X15Y57.G4      net (fanout=105)      2.678   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X15Y57.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X14Y62.BY      net (fanout=5)        1.142   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X14Y62.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X14Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X14Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X14Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X14Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X14Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X14Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X15Y58.F1      net (fanout=135)      2.700   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X15Y58.X       Tilo                  0.643   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X17Y57.BY      net (fanout=5)        0.581   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X17Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X32Y70.G1      net (fanout=155)      2.590   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X32Y70.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<30>
                                                       cpu0_ialu_div_tremainder_29_mux00021
    SLICE_X9Y75.BX       net (fanout=4)        2.555   cpu0_ialu_div_tremainder_29_mux0002
    SLICE_X9Y75.COUT     Tbxcy                 0.967   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X40Y75.G1      net (fanout=117)      2.679   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X40Y75.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012319_SW0
    SLICE_X40Y75.F1      net (fanout=1)        0.450   cpu0_ialu_div_tquotient_0_not00012319_SW0/O
    SLICE_X40Y75.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X32Y76.G4      net (fanout=10)       1.152   cpu0_ialu_div_N171
    SLICE_X32Y76.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X41Y67.G4      net (fanout=12)       1.290   cpu0_ialu_div_N51
    SLICE_X41Y67.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_5_not0001
                                                       cpu0_ialu_div_tquotient_4_not00011
    SLICE_X41Y66.CE      net (fanout=1)        1.133   cpu0_ialu_div_tquotient_4_not0001
    SLICE_X41Y66.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<4>
                                                       cpu0_ialu_div_tquotient_4
    -------------------------------------------------  ---------------------------
    Total                                     44.920ns (21.773ns logic, 23.147ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tquotient_2 (SLICE_X39Y65.CE), 14247526107 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_1_1 (FF)
  Destination:          cpu0_ialu_div_tquotient_2 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.944ns (Levels of Logic = 67)
  Clock Path Skew:      -0.102ns (0.561 - 0.663)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_1_1 to cpu0_ialu_div_tquotient_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.XQ      Tcko                  0.591   cpu0_idecode_AluOP1_1_1
                                                       cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.G3      net (fanout=5)        2.762   cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.COUT    Topcyg                1.296   cpu0_ialu_div_cOperand1_addsub0000<0>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<1>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.Y       Tciny                 0.902   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<19>
    SLICE_X26Y54.G1      net (fanout=1)        0.530   cpu0_ialu_div_cOperand1_addsub0000<19>
    SLICE_X26Y54.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X29Y57.G3      net (fanout=2)        0.499   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X29Y57.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X29Y56.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X29Y56.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X28Y57.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X28Y57.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X27Y56.F2      net (fanout=5)        0.406   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X27Y56.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X18Y58.G4      net (fanout=105)      3.012   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X18Y58.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_6_mux0001
                                                       cpu0_ialu_div_tremainder_5_mux00001
    SLICE_X14Y65.BX      net (fanout=5)        1.321   cpu0_ialu_div_tremainder_5_mux0000
    SLICE_X14Y65.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X15Y58.F1      net (fanout=135)      2.700   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X15Y58.X       Tilo                  0.643   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X17Y57.BY      net (fanout=5)        0.581   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X17Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X32Y70.G1      net (fanout=155)      2.590   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X32Y70.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<30>
                                                       cpu0_ialu_div_tremainder_29_mux00021
    SLICE_X9Y75.BX       net (fanout=4)        2.555   cpu0_ialu_div_tremainder_29_mux0002
    SLICE_X9Y75.COUT     Tbxcy                 0.967   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X40Y75.G1      net (fanout=117)      2.679   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X40Y75.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012319_SW0
    SLICE_X40Y75.F1      net (fanout=1)        0.450   cpu0_ialu_div_tquotient_0_not00012319_SW0/O
    SLICE_X40Y75.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X32Y76.G4      net (fanout=10)       1.152   cpu0_ialu_div_N171
    SLICE_X32Y76.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X39Y77.G3      net (fanout=12)       1.044   cpu0_ialu_div_N51
    SLICE_X39Y77.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_26_not0001
                                                       cpu0_ialu_div_tquotient_2_not00011
    SLICE_X39Y65.CE      net (fanout=1)        1.284   cpu0_ialu_div_tquotient_2_not0001
    SLICE_X39Y65.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<2>
                                                       cpu0_ialu_div_tquotient_2
    -------------------------------------------------  ---------------------------
    Total                                     44.944ns (21.379ns logic, 23.565ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_1_1 (FF)
  Destination:          cpu0_ialu_div_tquotient_2 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.879ns (Levels of Logic = 72)
  Clock Path Skew:      -0.102ns (0.561 - 0.663)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_1_1 to cpu0_ialu_div_tquotient_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.XQ      Tcko                  0.591   cpu0_idecode_AluOP1_1_1
                                                       cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.G3      net (fanout=5)        2.762   cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.COUT    Topcyg                1.296   cpu0_ialu_div_cOperand1_addsub0000<0>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<1>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X24Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X24Y57.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X24Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X24Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X24Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X24Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X24Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X24Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X24Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X24Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X24Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X24Y62.Y       Tciny                 0.902   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X28Y56.G2      net (fanout=1)        0.710   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X28Y56.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X28Y56.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X28Y56.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X28Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X28Y57.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X27Y56.F2      net (fanout=5)        0.406   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X27Y56.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X18Y58.G4      net (fanout=105)      3.012   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X18Y58.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_6_mux0001
                                                       cpu0_ialu_div_tremainder_5_mux00001
    SLICE_X14Y65.BX      net (fanout=5)        1.321   cpu0_ialu_div_tremainder_5_mux0000
    SLICE_X14Y65.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X15Y58.F1      net (fanout=135)      2.700   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X15Y58.X       Tilo                  0.643   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X17Y57.BY      net (fanout=5)        0.581   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X17Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X32Y70.G1      net (fanout=155)      2.590   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X32Y70.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<30>
                                                       cpu0_ialu_div_tremainder_29_mux00021
    SLICE_X9Y75.BX       net (fanout=4)        2.555   cpu0_ialu_div_tremainder_29_mux0002
    SLICE_X9Y75.COUT     Tbxcy                 0.967   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X40Y75.G1      net (fanout=117)      2.679   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X40Y75.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012319_SW0
    SLICE_X40Y75.F1      net (fanout=1)        0.450   cpu0_ialu_div_tquotient_0_not00012319_SW0/O
    SLICE_X40Y75.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X32Y76.G4      net (fanout=10)       1.152   cpu0_ialu_div_N171
    SLICE_X32Y76.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X39Y77.G3      net (fanout=12)       1.044   cpu0_ialu_div_N51
    SLICE_X39Y77.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_26_not0001
                                                       cpu0_ialu_div_tquotient_2_not00011
    SLICE_X39Y65.CE      net (fanout=1)        1.284   cpu0_ialu_div_tquotient_2_not0001
    SLICE_X39Y65.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<2>
                                                       cpu0_ialu_div_tquotient_2
    -------------------------------------------------  ---------------------------
    Total                                     44.879ns (21.633ns logic, 23.246ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_1_1 (FF)
  Destination:          cpu0_ialu_div_tquotient_2 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.825ns (Levels of Logic = 70)
  Clock Path Skew:      -0.102ns (0.561 - 0.663)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_1_1 to cpu0_ialu_div_tquotient_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.XQ      Tcko                  0.591   cpu0_idecode_AluOP1_1_1
                                                       cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.G3      net (fanout=5)        2.762   cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.COUT    Topcyg                1.296   cpu0_ialu_div_cOperand1_addsub0000<0>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<1>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.Y       Tciny                 0.902   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<19>
    SLICE_X26Y54.G1      net (fanout=1)        0.530   cpu0_ialu_div_cOperand1_addsub0000<19>
    SLICE_X26Y54.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X29Y57.G3      net (fanout=2)        0.499   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X29Y57.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X29Y56.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X29Y56.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X28Y57.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X28Y57.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X27Y56.F2      net (fanout=5)        0.406   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X27Y56.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X15Y57.G4      net (fanout=105)      2.678   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X15Y57.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X14Y62.BY      net (fanout=5)        1.142   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X14Y62.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X14Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X14Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X14Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X14Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X14Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X14Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X15Y58.F1      net (fanout=135)      2.700   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X15Y58.X       Tilo                  0.643   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X17Y57.BY      net (fanout=5)        0.581   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X17Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X32Y70.G1      net (fanout=155)      2.590   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X32Y70.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<30>
                                                       cpu0_ialu_div_tremainder_29_mux00021
    SLICE_X9Y75.BX       net (fanout=4)        2.555   cpu0_ialu_div_tremainder_29_mux0002
    SLICE_X9Y75.COUT     Tbxcy                 0.967   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X40Y75.G1      net (fanout=117)      2.679   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X40Y75.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012319_SW0
    SLICE_X40Y75.F1      net (fanout=1)        0.450   cpu0_ialu_div_tquotient_0_not00012319_SW0/O
    SLICE_X40Y75.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X32Y76.G4      net (fanout=10)       1.152   cpu0_ialu_div_N171
    SLICE_X32Y76.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X39Y77.G3      net (fanout=12)       1.044   cpu0_ialu_div_N51
    SLICE_X39Y77.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_26_not0001
                                                       cpu0_ialu_div_tquotient_2_not00011
    SLICE_X39Y65.CE      net (fanout=1)        1.284   cpu0_ialu_div_tquotient_2_not0001
    SLICE_X39Y65.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<2>
                                                       cpu0_ialu_div_tquotient_2
    -------------------------------------------------  ---------------------------
    Total                                     44.825ns (21.773ns logic, 23.052ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_quotient_31 (SLICE_X32Y72.G1), 228597711776 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_1_1 (FF)
  Destination:          cpu0_ialu_div_quotient_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.550ns (Levels of Logic = 77)
  Clock Path Skew:      -0.100ns (0.563 - 0.663)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_1_1 to cpu0_ialu_div_quotient_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.XQ      Tcko                  0.591   cpu0_idecode_AluOP1_1_1
                                                       cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.G3      net (fanout=5)        2.762   cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.COUT    Topcyg                1.296   cpu0_ialu_div_cOperand1_addsub0000<0>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<1>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.Y       Tciny                 0.902   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<19>
    SLICE_X26Y54.G1      net (fanout=1)        0.530   cpu0_ialu_div_cOperand1_addsub0000<19>
    SLICE_X26Y54.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X29Y57.G3      net (fanout=2)        0.499   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X29Y57.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X29Y56.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X29Y56.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X28Y57.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X28Y57.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X27Y56.F2      net (fanout=5)        0.406   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X27Y56.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X18Y58.G4      net (fanout=105)      3.012   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X18Y58.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_6_mux0001
                                                       cpu0_ialu_div_tremainder_5_mux00001
    SLICE_X14Y65.BX      net (fanout=5)        1.321   cpu0_ialu_div_tremainder_5_mux0000
    SLICE_X14Y65.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X15Y58.F1      net (fanout=135)      2.700   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X15Y58.X       Tilo                  0.643   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X17Y57.BY      net (fanout=5)        0.581   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X17Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X32Y70.G1      net (fanout=155)      2.590   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X32Y70.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<30>
                                                       cpu0_ialu_div_tremainder_29_mux00021
    SLICE_X9Y75.BX       net (fanout=4)        2.555   cpu0_ialu_div_tremainder_29_mux0002
    SLICE_X9Y75.COUT     Tbxcy                 0.967   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X37Y67.F1      net (fanout=117)      4.220   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X37Y67.COUT    Topcyf                1.195   cpu0_ialu_div_quotient_addsub0000<6>
                                                       cpu0_ialu_div_Madd_quotient_not0000<6>1
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<7>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<7>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<8>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<9>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<9>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<10>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<11>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<11>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X37Y78.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X37Y79.Y       Tciny                 0.864   cpu0_ialu_div_quotient_addsub0000<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<31>
    SLICE_X32Y72.G1      net (fanout=1)        0.754   cpu0_ialu_div_quotient_addsub0000<31>
    SLICE_X32Y72.CLK     Tgck                  0.817   cpu0_ialu_div_remainder<30>
                                                       cpu0_ialu_div_Mmux_quotient_mux000150
                                                       cpu0_ialu_div_quotient_31
    -------------------------------------------------  ---------------------------
    Total                                     44.550ns (22.620ns logic, 21.930ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_1_1 (FF)
  Destination:          cpu0_ialu_div_quotient_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.546ns (Levels of Logic = 77)
  Clock Path Skew:      -0.100ns (0.563 - 0.663)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_1_1 to cpu0_ialu_div_quotient_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.XQ      Tcko                  0.591   cpu0_idecode_AluOP1_1_1
                                                       cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.G3      net (fanout=5)        2.762   cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.COUT    Topcyg                1.296   cpu0_ialu_div_cOperand1_addsub0000<0>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<1>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.Y       Tciny                 0.902   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<19>
    SLICE_X26Y54.G1      net (fanout=1)        0.530   cpu0_ialu_div_cOperand1_addsub0000<19>
    SLICE_X26Y54.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X29Y57.G3      net (fanout=2)        0.499   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X29Y57.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X29Y56.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X29Y56.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X28Y57.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X28Y57.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X27Y56.F2      net (fanout=5)        0.406   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X27Y56.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X18Y58.G4      net (fanout=105)      3.012   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X18Y58.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_6_mux0001
                                                       cpu0_ialu_div_tremainder_5_mux00001
    SLICE_X14Y65.BX      net (fanout=5)        1.321   cpu0_ialu_div_tremainder_5_mux0000
    SLICE_X14Y65.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X15Y58.F1      net (fanout=135)      2.700   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X15Y58.X       Tilo                  0.643   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X17Y57.BY      net (fanout=5)        0.581   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X17Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X32Y70.G1      net (fanout=155)      2.590   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X32Y70.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<30>
                                                       cpu0_ialu_div_tremainder_29_mux00021
    SLICE_X9Y75.BX       net (fanout=4)        2.555   cpu0_ialu_div_tremainder_29_mux0002
    SLICE_X9Y75.COUT     Tbxcy                 0.967   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X37Y67.G1      net (fanout=117)      4.233   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X37Y67.COUT    Topcyg                1.178   cpu0_ialu_div_quotient_addsub0000<6>
                                                       cpu0_ialu_div_Madd_quotient_not0000<7>1
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<7>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<7>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<8>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<9>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<9>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<10>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<11>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<11>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X37Y78.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X37Y79.Y       Tciny                 0.864   cpu0_ialu_div_quotient_addsub0000<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<31>
    SLICE_X32Y72.G1      net (fanout=1)        0.754   cpu0_ialu_div_quotient_addsub0000<31>
    SLICE_X32Y72.CLK     Tgck                  0.817   cpu0_ialu_div_remainder<30>
                                                       cpu0_ialu_div_Mmux_quotient_mux000150
                                                       cpu0_ialu_div_quotient_31
    -------------------------------------------------  ---------------------------
    Total                                     44.546ns (22.603ns logic, 21.943ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_1_1 (FF)
  Destination:          cpu0_ialu_div_quotient_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.485ns (Levels of Logic = 82)
  Clock Path Skew:      -0.100ns (0.563 - 0.663)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_1_1 to cpu0_ialu_div_quotient_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.XQ      Tcko                  0.591   cpu0_idecode_AluOP1_1_1
                                                       cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.G3      net (fanout=5)        2.762   cpu0_idecode_AluOP1_1_1
    SLICE_X24Y47.COUT    Topcyg                1.296   cpu0_ialu_div_cOperand1_addsub0000<0>
                                                       cpu0_ialu_div_Madd_cOperand1_not0000<1>1_INV_0
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>
    SLICE_X24Y48.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>
    SLICE_X24Y49.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>
    SLICE_X24Y50.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>
    SLICE_X24Y51.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>
    SLICE_X24Y52.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>
    SLICE_X24Y53.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>
    SLICE_X24Y54.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>
    SLICE_X24Y55.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>
    SLICE_X24Y56.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X24Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>
    SLICE_X24Y57.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X24Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>
    SLICE_X24Y58.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X24Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>
    SLICE_X24Y59.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X24Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>
    SLICE_X24Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X24Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>
    SLICE_X24Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_cOperand1_addsub0000<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X24Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>
    SLICE_X24Y62.Y       Tciny                 0.902   cpu0_ialu_div_cOperand1_addsub0000<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31>
    SLICE_X28Y56.G2      net (fanout=1)        0.710   cpu0_ialu_div_cOperand1_addsub0000<31>
    SLICE_X28Y56.F5      Tif5                  0.767   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001501
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1
    SLICE_X28Y56.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1
    SLICE_X28Y56.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<31>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6
    SLICE_X28Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6
    SLICE_X28Y57.FX      Tinafx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X29Y57.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X27Y56.F2      net (fanout=5)        0.406   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X27Y56.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X27Y57.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X27Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X27Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X27Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X27Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X27Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X27Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X27Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X27Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X27Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X27Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X27Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X27Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X27Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X27Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X18Y58.G4      net (fanout=105)      3.012   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X18Y58.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_6_mux0001
                                                       cpu0_ialu_div_tremainder_5_mux00001
    SLICE_X14Y65.BX      net (fanout=5)        1.321   cpu0_ialu_div_tremainder_5_mux0000
    SLICE_X14Y65.COUT    Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X14Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X14Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X14Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X14Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X14Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X14Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X14Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X14Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X14Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X14Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X14Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X14Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X15Y58.F1      net (fanout=135)      2.700   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X15Y58.X       Tilo                  0.643   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X17Y57.BY      net (fanout=5)        0.581   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X17Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X17Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X17Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X17Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X17Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X17Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X17Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X17Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X17Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X17Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X17Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X17Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X17Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X17Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X17Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X32Y70.G1      net (fanout=155)      2.590   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X32Y70.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<30>
                                                       cpu0_ialu_div_tremainder_29_mux00021
    SLICE_X9Y75.BX       net (fanout=4)        2.555   cpu0_ialu_div_tremainder_29_mux0002
    SLICE_X9Y75.COUT     Tbxcy                 0.967   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X37Y67.F1      net (fanout=117)      4.220   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X37Y67.COUT    Topcyf                1.195   cpu0_ialu_div_quotient_addsub0000<6>
                                                       cpu0_ialu_div_Madd_quotient_not0000<6>1
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<6>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<7>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<7>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<8>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<8>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<9>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<9>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<10>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<10>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<11>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<11>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<12>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X37Y78.COUT    Tbyp                  0.130   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X37Y79.Y       Tciny                 0.864   cpu0_ialu_div_quotient_addsub0000<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<31>
    SLICE_X32Y72.G1      net (fanout=1)        0.754   cpu0_ialu_div_quotient_addsub0000<31>
    SLICE_X32Y72.CLK     Tgck                  0.817   cpu0_ialu_div_remainder<30>
                                                       cpu0_ialu_div_Mmux_quotient_mux000150
                                                       cpu0_ialu_div_quotient_31
    -------------------------------------------------  ---------------------------
    Total                                     44.485ns (22.874ns logic, 21.611ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X34Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.324 - 0.283)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.YQ      Tcko                  0.541   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X34Y33.BX      net (fanout=2)        0.381   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/pc_I
    SLICE_X34Y33.CLK     Tdh         (-Th)     0.146   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<28>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.395ns logic, 0.381ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar12.SLICEM_F (SLICE_X44Y50.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_13 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.736ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.314 - 0.317)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_13 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.XQ      Tcko                  0.473   mcs0/U0/iomodule_0/write_data<13>
                                                       mcs0/U0/iomodule_0/write_data_13
    SLICE_X44Y50.BY      net (fanout=3)        0.389   mcs0/U0/iomodule_0/write_data<13>
    SLICE_X44Y50.CLK     Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<11>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.736ns (0.347ns logic, 0.389ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar12.SLICEM_G (SLICE_X44Y50.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_13 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.736ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.314 - 0.317)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_13 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.XQ      Tcko                  0.473   mcs0/U0/iomodule_0/write_data<13>
                                                       mcs0/U0/iomodule_0/write_data_13
    SLICE_X44Y50.BY      net (fanout=3)        0.389   mcs0/U0/iomodule_0/write_data<13>
    SLICE_X44Y50.CLK     Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<11>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.736ns (0.347ns logic, 0.389ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y3.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   45.137|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5265202200162 paths, 0 nets, and 25523 connections

Design statistics:
   Minimum period:  45.137ns{1}   (Maximum frequency:  22.155MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 08 06:27:29 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



