12:07:03 AM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 00:53:50 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@E: CD422 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":34:26:34:26|Expecting one of the keywords generic or port
@E: CD557 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":42:14:42:14|Expecting entity name
@E: CD242 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":45:74:45:74|Expecting ;
@E: CD169 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":45:74:45:74|Illegal declaration
4 errors parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
4 errors parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
4 errors parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
4 errors parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
4 errors parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
@E: CD255 :"D:\workspace\icecube2\zipi8\src\top.vhd":111:19:111:19|No identifier "clk" in scope
5 errors parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:53:51 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:53:51 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 00:54:52 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@E: CD422 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":34:26:34:26|Expecting one of the keywords generic or port
@E: CD557 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":42:10:42:10|Expecting entity name
@E: CD242 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":45:74:45:74|Expecting ;
@E: CD169 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":45:74:45:74|Illegal declaration
4 errors parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
4 errors parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
4 errors parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
4 errors parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
4 errors parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
@E: CD255 :"D:\workspace\icecube2\zipi8\src\top.vhd":111:19:111:19|No identifier "clk" in scope
5 errors parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:54:52 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:54:52 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 00:55:19 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@E: CD422 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":34:26:34:26|Expecting one of the keywords generic or port
@E: CD242 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":45:74:45:74|Expecting ;
@E: CD169 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":45:74:45:74|Illegal declaration
3 errors parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
3 errors parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
3 errors parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
3 errors parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
3 errors parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
@E: CD255 :"D:\workspace\icecube2\zipi8\src\top.vhd":111:19:111:19|No identifier "clk" in scope
4 errors parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:55:19 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:55:19 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 00:55:35 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@E: CD422 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":34:26:34:26|Expecting one of the keywords generic or port
@E: CD255 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":51:24:51:24|No identifier "clk" in scope
2 errors parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
2 errors parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
2 errors parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
@E: CD255 :"D:\workspace\icecube2\zipi8\src\top.vhd":111:19:111:19|No identifier "clk" in scope
3 errors parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:55:35 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:55:35 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 00:55:46 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@E: CD422 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":34:26:34:26|Expecting one of the keywords generic or port
@E: CD255 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":51:25:51:25|No identifier "clka" in scope
2 errors parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
2 errors parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
2 errors parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
@E: CD255 :"D:\workspace\icecube2\zipi8\src\top.vhd":111:19:111:19|No identifier "clk" in scope
3 errors parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:55:46 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:55:46 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 00:56:15 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@E: CD422 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":34:26:34:26|Expecting one of the keywords generic or port
@E: CD255 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":51:25:51:25|No identifier "clka" in scope
2 errors parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
2 errors parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
2 errors parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
@E: CD255 :"D:\workspace\icecube2\zipi8\src\top.vhd":111:19:111:19|No identifier "clk" in scope
3 errors parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:56:15 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:56:15 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 00:57:19 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@E: CG103 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:39:58:39|Expecting expression
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
1 error parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
@E: CD255 :"D:\workspace\icecube2\zipi8\src\top.vhd":111:19:111:19|No identifier "clk" in scope
2 errors parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:57:19 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:57:19 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 00:58:16 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@E: CG103 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:39:58:39|Expecting expression
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
1 error parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:58:16 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 00:58:16 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 01:00:16 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@E: CG103 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:39:58:39|Expecting expression
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:00:16 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:00:16 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 01:00:44 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@E: CG103 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:39:58:39|Expecting expression
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:00:44 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:00:44 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 01:02:13 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":34:7:34:20|Synthesizing work.program_memory.behavioral.
@E: CD371 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:7:55:15|No matching overload for "="
@E: CD676 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:17:55:20|Can't implement expression (no function signature?)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:02:13 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:02:13 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 01:02:53 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":34:7:34:20|Synthesizing work.program_memory.behavioral.
@W: CG296 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":52:13:52:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":53:5:53:7|Referenced variable ena is not in sensitivity list.
Post processing for work.program_memory.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":47:11:47:15|Found RAM ram_s, depth=4096, width=18
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 01:02:53 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 01:02:53 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 01:02:53 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 01:02:55 2019

###########################################################]
Pre-mapping Report

# Fri May 10 01:02:55 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@W: MO156 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":47:11:47:15|RAM ram_s[17:0] removed due to constant propagation. 
@W: MO156 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM ram_s[7:0] removed due to constant propagation. 
@N: BN362 :"d:\workspace\icecube2\zipi8\src\flags.vhd":92:8:92:9|Removing sequential instance zero_flag (in view: work.flags(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance return_vector[11:0] (in view: work.x12_bit_program_address_generator(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Removing instance spm_ram (in view: work.spm_with_output_reg(behavioral)) of type view:work.ram_8_8(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":443:4:443:38|Removing instance x12_bit_program_address_generator_i (in view: work.zipi8(behavioral)) of type view:work.x12_bit_program_address_generator(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":423:4:423:10|Removing instance flags_i (in view: work.zipi8(behavioral)) of type view:work.flags(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":386:4:386:22|Removing instance decode4_pc_statck_i (in view: work.zipi8(behavioral)) of type view:work.decode4_pc_statck(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":397:4:397:15|Removing instance decode4alu_i (in view: work.zipi8(behavioral)) of type view:work.decode4alu(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":538:4:538:24|Removing instance spm_with_output_reg_i (in view: work.zipi8(behavioral)) of type view:work.spm_with_output_reg(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\top.vhd":110:2:110:13|Removing instance test_program (in view: work.top(behavioral)) of type view:work.program_memory(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":528:4:528:32|Removing instance shift_and_rotate_operations_i (in view: work.zipi8(behavioral)) of type view:work.shift_and_rotate_operations(behavioral) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|Removing sequential instance shadow_bank (in view: work.stack(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|Removing sequential instance shift_rotate_result[7:0] (in view: work.shift_and_rotate_operations(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\stack.vhd":149:4:149:17|Removing instance stack_ram_high (in view: work.stack(behavioral)) of type view:work.ram_8_5_0(behavioral) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance ram_s[7:0] (in view: work.ram_8_5_0(behavioral)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     100.3 MHz     9.968         inferred     Autoconstr_clkgroup_0     84   
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Found inferred clock top|CLK_3P3_MHZ which controls 84 sequential elements including processor_zipi8.state_machine_i.interrupt_enable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:02:56 2019

###########################################################]
Map & Optimize Report

# Fri May 10 01:02:56 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":75:8:75:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO161 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|Register bit register_bank_control_i.bank (in view view:work.zipi8(behavioral)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s_0[7:0] (in view: work.zipi8(behavioral)) is 2 words by 8 bits.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[0] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[1] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[2] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[3] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[4] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[5] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[6] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[7] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s_0[7:0] (in view: work.zipi8(behavioral)) is 2 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM stack_ram_low.ram_s[5:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found startup values on RAM instance stack_ram_low.ram_s[5:0]
@N: MF794 |RAM stack_ram_low.ram_s[5:0] required 16 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[7] (in view: work.top(behavioral)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@W: BN114 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0 (in view: work.top(behavioral)) of black box view:sb_ice.SB_RAM256x16(PRIM) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 139MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[11] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[10] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[9] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[8] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: MF794 |RAM stack_ram_low.ram_s[5:0] required 1 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 131 /        39
   2		0h:00m:01s		    -2.05ns		 117 /        39
   3		0h:00m:01s		    -0.65ns		 117 /        39
   4		0h:00m:01s		    -0.65ns		 117 /        39
@N: FX271 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Replicating instance processor_zipi8.state_machine_i.t_state_1[0] (in view: work.top(behavioral)) with 50 loads 3 times to improve timing.
@N: FX271 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Replicating instance processor_zipi8.state_machine_i.t_state_1[1] (in view: work.top(behavioral)) with 55 loads 3 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   5		0h:00m:01s		    -0.65ns		 122 /        45
   6		0h:00m:01s		    -0.65ns		 121 /        45


   7		0h:00m:01s		    -0.65ns		 117 /        45
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:6:36:16|SB_GB_IO inserted on the port CLK_3P3_MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               45         processor_zipi8.arith_and_logic_operations_i.arith_logical_result[0]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 142MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 7.47ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 10 01:02:58 2019
#


Top view:               top
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                     Arrival           
Instance                                      Reference           Type       Pin     Net                   Time        Slack 
                                              Clock                                                                          
-----------------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[8]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[8]      0.796       -1.317
processor_zipi8.stack_i.stack_pointer[1]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[1]      0.796       -1.245
processor_zipi8.stack_i.stack_pointer[10]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[10]     0.796       -1.245
processor_zipi8.stack_i.stack_pointer[0]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[0]      0.796       -1.214
processor_zipi8.stack_i.stack_pointer[12]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[12]     0.796       -1.214
processor_zipi8.stack_i.stack_pointer[19]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[19]     0.796       -1.214
processor_zipi8.stack_i.stack_pointer[3]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[3]      0.796       -1.173
processor_zipi8.stack_i.stack_pointer[2]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[2]      0.796       -1.142
processor_zipi8.stack_i.stack_pointer[9]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[9]      0.796       -1.142
processor_zipi8.stack_i.stack_pointer[15]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[15]     0.796       -1.142
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                           Required           
Instance                                           Reference           Type       Pin     Net         Time         Slack 
                                                   Clock                                                                 
-------------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[31]          top|CLK_3P3_MHZ     SB_DFF     D       N_328_0     7.311        -1.317
processor_zipi8.state_machine_i.run                top|CLK_3P3_MHZ     SB_DFF     D       N_158       7.311        -1.245
processor_zipi8.state_machine_i.internal_reset     top|CLK_3P3_MHZ     SB_DFF     D       N_6_i       7.311        -1.214
processor_zipi8.stack_i.stack_pointer[3]           top|CLK_3P3_MHZ     SB_DFF     D       N_35_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[5]           top|CLK_3P3_MHZ     SB_DFF     D       N_48_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[7]           top|CLK_3P3_MHZ     SB_DFF     D       N_14_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[9]           top|CLK_3P3_MHZ     SB_DFF     D       N_46_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[11]          top|CLK_3P3_MHZ     SB_DFF     D       N_44_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[17]          top|CLK_3P3_MHZ     SB_DFF     D       N_38_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[19]          top|CLK_3P3_MHZ     SB_DFF     D       N_8_i       7.311        -1.101
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[8] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[8]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[8]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_7[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I0       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.661     5.089       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.460       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.121       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.628       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[1] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[1]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[1]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNIBTDN[1]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNIBTDN[1]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_8[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I1       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.589     5.017       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.388       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.049       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.556       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[10] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[10]             SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[10]                                     Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     I1       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     O        Out     0.589     2.984       -         
stack_pointer_srsts_i_0_0_a2_2_7[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I0       In      -         4.355       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.661     5.017       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.388       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.049       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.556       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[8] / Q
    Ending point:                            processor_zipi8.state_machine_i.run / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[8]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[8]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_7[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I0       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.661     5.089       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.state_machine_i.run_RNO               SB_LUT4     I1       In      -         6.460       -         
processor_zipi8.state_machine_i.run_RNO               SB_LUT4     O        Out     0.589     7.049       -         
N_158                                                 Net         -        -       1.507     -           1         
processor_zipi8.state_machine_i.run                   SB_DFF      D        In      -         8.556       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[0] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[0]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[0]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNIOPQG[0]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNIOPQG[0]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_9[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I2       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.356       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.018       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.525       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             7 uses
SB_DFF          44 uses
SB_DFFE         1 use
VCC             7 uses
SB_LUT4         116 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (3%)
Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 116 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 116 = 116 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:02:58 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf " "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist" "-pQN84" "-yD:/workspace/icecube2/zipi8/constraints/top_io.pcf " "-sD:/workspace/icecube2/zipi8/constraints/timing.sdc " -c --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf...
Parsing constraint file: D:/workspace/icecube2/zipi8/constraints/top_io.pcf ...
start to read sdc/scf file D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.scf
sdc_reader OK D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.scf
start to read sdc/scf file D:/workspace/icecube2/zipi8/constraints/timing.sdc 
sdc_reader OK D:/workspace/icecube2/zipi8/constraints/timing.sdc 
Stored edif netlist at D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package QN84 --deviceMarketName iCE40LP1K --sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" --effort_level std --out-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top --outdir D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	116
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	120
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	75
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	120/1280
    PLBs                        :	17/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.6 (sec)

Final Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	120/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK_3P3_MHZ_main | Frequency: 176.40 MHz | Target: 3.30 MHz
Clock: top|CLK_3P3_MHZ | Frequency: N/A | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --package QN84 --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 273
used logic cells: 120
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --package QN84 --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 273
used logic cells: 120
Translating sdc file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\router" --sdf_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\router --sdf_file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 1
I1209: Started routing
I1223: Total Nets : 123 
I1212: Iteration  1 :    60 unrouted : 0 seconds
I1212: Iteration  2 :    20 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/workspace/icecube2/zipi8/zipi8_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/workspace/icecube2/zipi8/zipi8_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" --sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib --sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP1K --package QN84 --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 01:32:03 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4:7:4:20|Synthesizing work.program_memory.behavioral.
@E: CD395 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":19:0:19:6|Constant width 5 does not match context width 18
@E: CD867 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":19:0:19:6|Expecting an expression of type std_logic_vector
Expression: "22004"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:32:03 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:32:03 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 01:33:27 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CG103 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4115:0:4115:0|Expecting expression
@E: CD200 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4123:1:4123:5|Misspelled variable, signal or procedure name?
2 errors parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:33:28 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:33:28 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 01:33:41 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4:7:4:20|Synthesizing work.program_memory.behavioral.
@E: CD395 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":19:0:19:7|Constant width 20 does not match context width 18
"00000000000000000000"
@E: CD308 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4114:0:4114:7|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:33:41 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 01:33:42 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 02:01:46 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CG103 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4115:0:4115:0|Expecting expression
@E: CD200 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4123:1:4123:5|Misspelled variable, signal or procedure name?
2 errors parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 02:01:46 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 02:01:46 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 02:02:01 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4:7:4:20|Synthesizing work.program_memory.behavioral.
@W: CG296 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4119:9:4119:15|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4120:3:4120:5|Referenced variable ena is not in sensitivity list.
Post processing for work.program_memory.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":18:7:18:11|Found RAM ram_s, depth=4096, width=18
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 82MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 02:02:01 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 02:02:02 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 02:02:02 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 02:02:03 2019

###########################################################]
Pre-mapping Report

# Fri May 10 02:02:03 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     60.1 MHz      16.627        inferred     Autoconstr_clkgroup_0     178  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Found inferred clock top|CLK_3P3_MHZ which controls 178 sequential elements including processor_zipi8.state_machine_i.interrupt_enable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 50MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 02:02:04 2019

###########################################################]
Map & Optimize Report

# Fri May 10 02:02:04 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":75:8:75:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":92:8:92:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":50:38:50:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":18:7:18:11|RAM test_program.ram_s[17:0] (in view: work.top(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":18:7:18:11|Unable to map test_program.ram_s[17:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":18:7:18:11|RAM test_program.ram_s[17:0] (in view: work.top(behavioral)) is 4096 words by 18 bits.
@N: MF794 |RAM test_program.ram_s[17:0] required 73728 registers during mapping 
@E: MF274 :"d:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|The number of registers used to synthesize RAMs in 'view:work.top(behavioral)' (73728) is larger than the total number of registers available on the chip ice40lp1kqn84 (1280).
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 02:02:05 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 02:11:09 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4:7:4:20|Synthesizing work.program_memory.behavioral.
@W: CG296 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4119:9:4119:15|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":4120:3:4120:5|Referenced variable ena is not in sensitivity list.
Post processing for work.program_memory.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":18:7:18:11|Found RAM ram_s, depth=4096, width=18
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 02:11:09 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 02:11:09 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 02:11:09 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 02:11:10 2019

###########################################################]
Pre-mapping Report

# Fri May 10 02:11:10 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     60.1 MHz      16.627        inferred     Autoconstr_clkgroup_0     178  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Found inferred clock top|CLK_3P3_MHZ which controls 178 sequential elements including processor_zipi8.state_machine_i.interrupt_enable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 50MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 02:11:12 2019

###########################################################]
Map & Optimize Report

# Fri May 10 02:11:12 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":75:8:75:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":92:8:92:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":50:38:50:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":18:7:18:11|RAM test_program.ram_s[17:0] (in view: work.top(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":18:7:18:11|Unable to map test_program.ram_s[17:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":18:7:18:11|RAM test_program.ram_s[17:0] (in view: work.top(behavioral)) is 4096 words by 18 bits.
@N: MF794 |RAM test_program.ram_s[17:0] required 73728 registers during mapping 
@E: MF274 :"d:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|The number of registers used to synthesize RAMs in 'view:work.top(behavioral)' (73728) is larger than the total number of registers available on the chip ice40lp1kqn84 (1280).
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 02:11:12 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri May 10 02:11:19 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(4): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(16): analyzing architecture behavioral. VHDL-1010
unit top is not yet analyzed. VHDL-1485
src/top.vhd(34): executing top(Behavioral)

WARNING - synthesis: src/top.vhd(81): using initial value "00000000" for in_port since it is never assigned. VHDL-1303
WARNING - synthesis: src/top.vhd(40): replacing existing netlist top(Behavioral). VHDL-1205
Top module name (VHDL): top
Last elaborated design is top(Behavioral)
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Initial value found on net address[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bram_enable will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx_addr4_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net run_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net internal_reset_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net t_state_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net t_state_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net interrupt_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net active_interrupt_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net loadstar_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net int_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net regbank_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bank_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pop_stack will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net push_stack will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_move_is_valid will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net returni_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net move_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_carry_in will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_mux_sel_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_mux_sel_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net flag_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net register_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net flag_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net register_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net k_write_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net read_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net write_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strobe_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net lower_parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net upper_parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_carry_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net drive_carry_in_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net lower_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net use_zero_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net middle_zero_sel will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_middle_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net upper_zero_sel will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net zero_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical_7 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_in_bit will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[0] will be ignored due to unrecognized driver type
WARNING - synthesis: src/state_machine.vhd(84): Register \processor_zipi8/state_machine_i/sync_sleep_118 is stuck at Zero. VDB-5013
Constant propagated thru Write Port :\test_program/clka_I_0.




WARNING - synthesis: src/program_memory.vhd(18): ram \test_program/ram_s_original_ramnet has no write-port on it. VDB-1038
######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_low/WCLK_I_0 on net : \processor_zipi8/stack_i/stack_ram_low/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_low/ADDR_4__I_0 on net : \processor_zipi8/stack_i/stack_ram_low/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_high/WCLK_I_0 on net : \processor_zipi8/stack_i/stack_ram_high/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_high/ADDR_4__I_0 on net : \processor_zipi8/stack_i/stack_ram_high/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/WCLK_I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ADDR_RD_4__I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/spm_with_output_reg_i/spm_ram/WCLK_I_0 on net : \processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/spm_with_output_reg_i/spm_ram/ADDR_7__I_0 on net : \processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/WCLK_I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ADDR_4__I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s

######## Found 5 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : n175
######## Mapping RTL RAM n175 to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM n172 to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n173 to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

WARNING - synthesis: No suitable device RAM type or available RAMs found.
WARNING - synthesis: No suitable device RAM type or available RAMs found.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/internal_reset_117 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/run_116 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/flags_i/shift_carry_421 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/flags_i/carry_flag_422 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/shift_and_rotate_operations_i/shift_rotate_result_i0 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/shift_and_rotate_operations_i/shift_rotate_result_i6 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/t_state_i2 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : zipi8_Implmnt/zipi8.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 595 of 1280 (46 % )
SB_DFF => 546
SB_DFFE => 1
SB_DFFESR => 30
SB_DFFESS => 1
SB_DFFSR => 13
SB_DFFSS => 4
SB_GB_IO => 1
SB_IO => 2
SB_LUT4 => 3575
SB_RAM512x8 => 3
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_3P3_MHZ_c, loads : 586
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : processor_zipi8/program_counter_i/address_3, loads : 1002
  Net : processor_zipi8/program_counter_i/address_4, loads : 806
  Net : processor_zipi8/program_counter_i/address_0, loads : 710
  Net : processor_zipi8/program_counter_i/address_2, loads : 660
  Net : processor_zipi8/program_counter_i/address_1, loads : 617
  Net : processor_zipi8/register_bank_control_i/sx_addr_4, loads : 521
  Net : processor_zipi8/program_counter_i/address_5, loads : 505
  Net : processor_zipi8/program_counter_i/address_6, loads : 234
  Net : processor_zipi8/program_counter_i/address_7, loads : 136
  Net : test_program/instruction_9, loads : 129
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_3P3_MHZ_c]           |    1.000 MHz|   39.505 MHz|    16  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 292.434  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.844  secs
--------------------------------------------------------------
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf " "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist" "-pQN84" "-yD:/workspace/icecube2/zipi8/constraints/top_io.pcf " "-sD:\workspace\icecube2\zipi8\constraints\timing.sdc " -c --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf...
Design LUT Count (3575) exceeded Device LUT Count (1280)
Error: Design Feasibility Failed
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri May 10 17:34:13 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(25): syntax error near generic. VHDL-1261
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(4): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(16): analyzing architecture behavioral. VHDL-1010
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri May 10 17:36:16 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(4): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(16): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(25): syntax error near generic. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 0 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 18:33:39 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CD200 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":24:19:24:30|Misspelled variable, signal or procedure name?
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 18:33:40 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 18:33:40 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 18:41:02 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CG285 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":37:19:37:30|Expecting statement
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 18:41:02 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 18:41:02 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 18:41:31 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CS187 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:17:55:17|Expecting ,
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 18:41:31 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 18:41:31 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 18:42:08 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":8:7:8:20|Synthesizing work.program_memory.behavioral.
@E: CD648 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":65:9:65:11|Expression does not match type std_ulogic
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 18:42:09 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 18:42:09 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 18:44:10 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":8:7:8:20|Synthesizing work.program_memory.behavioral.
@E: CD715 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":65:9:65:18|Cast of incompatible types
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 18:44:10 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 18:44:10 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 18:52:31 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":8:7:8:20|Synthesizing work.program_memory.behavioral.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":388:10:388:21|Synthesizing sb_ice40_components_syn.sb_ram256x16.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram256x16.syn_black_box
Post processing for work.program_memory.behavioral
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 0 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 1 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 2 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 3 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 4 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 5 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 6 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 7 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Bit 0 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Bit 1 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Bit 2 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Bit 3 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Bit 4 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Bit 5 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Bit 6 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Bit 7 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.
@W: CL246 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":14:4:14:8|Input port bits 11 to 8 of addra(11 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:7|Input port bits 17 to 16 of dina(17 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL157 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":16:4:16:8|Output douta has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 18:52:31 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 18:52:31 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 18:52:31 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 10 18:52:33 2019

###########################################################]
Pre-mapping Report

# Fri May 10 18:52:33 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":16:4:16:8|Tristate driver douta_1 (in view: work.program_memory(behavioral)) on net douta_1 (in view: work.program_memory(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":16:4:16:8|Tristate driver douta_2 (in view: work.program_memory(behavioral)) on net douta_2 (in view: work.program_memory(behavioral)) has its enable tied to GND.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     61.6 MHz      16.231        inferred     Autoconstr_clkgroup_0     146  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Found inferred clock top|CLK_3P3_MHZ which controls 146 sequential elements including processor_zipi8.state_machine_i.interrupt_enable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver instruction_t[16] (in view: work.top(behavioral)) on net instruction[16] (in view: work.top(behavioral)) has its enable tied to GND.
@N: MO111 :|Tristate driver instruction_t[17] (in view: work.top(behavioral)) on net instruction[17] (in view: work.top(behavioral)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 49MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 18:52:34 2019

###########################################################]
Map & Optimize Report

# Fri May 10 18:52:34 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":16:4:16:8|Tristate driver douta_1 (in view: work.program_memory(behavioral)) on net douta_1 (in view: work.program_memory(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":16:4:16:8|Tristate driver douta_2 (in view: work.program_memory(behavioral)) on net douta_2 (in view: work.program_memory(behavioral)) has its enable tied to GND.
@N: MO111 :|Tristate driver instruction_t[16] (in view: work.top(behavioral)) on net instruction[16] (in view: work.top(behavioral)) has its enable tied to GND.
@N: MO111 :|Tristate driver instruction_t[17] (in view: work.top(behavioral)) on net instruction[17] (in view: work.top(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[0] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[0] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[1] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[1] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[2] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[2] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[3] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[3] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[4] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[4] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[5] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[5] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[6] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[6] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[7] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[7] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[8] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[8] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[9] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[9] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[10] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[10] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[11] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[11] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[12] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[12] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[13] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[13] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[14] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[14] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN124 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Disconnecting duplicate driver pin:RDATA[15] inst:test_program.ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM) on net instruction[15] (in view: work.top(behavioral)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@W: BN114 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":35:1:35:15|Removing instance test_program.ram256X16_inst0 (in view: work.top(behavioral)) of black box view:sb_ice.SB_RAM256x16(PRIM) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":75:8:75:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":92:8:92:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":50:38:50:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM spm_with_output_reg_i.spm_ram.ram_s[7:0] (in view: work.zipi8(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found startup values on RAM instance spm_with_output_reg_i.spm_ram.ram_s[7:0]
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram4_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram4_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Unable to map RAM instance stack_ram_high.ram_s[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Unable to map RAM instance stack_ram_low.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM stack_ram_high.ram_s[7:0] (in view: work.stack(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM stack_ram_low.ram_s[7:0] (in view: work.stack(behavioral)) is 32 words by 8 bits.
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 768 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 151MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[0] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[1] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[2] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[3] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[4] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[5] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[6] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[7] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[8] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[9] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[10] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance x12_bit_program_address_generator_i.return_vector[11] (in view: work.zipi8(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance decode4_strobes_enables_i.spm_enable (in view: work.zipi8(behavioral)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 155MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|Removing sequential instance processor_zipi8.stack_i.shadow_carry_flag[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|Removing sequential instance processor_zipi8.stack_i.shadow_carry_flag[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram12_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram13_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram14_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram15_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram8_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram9_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram10_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram11_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram4_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram5_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram6_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram7_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram0_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram1_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram2_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram3_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram28_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram29_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram30_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram31_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram24_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram25_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram26_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram27_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram20_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram21_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram22_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram23_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram16_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram17_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram18_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram19_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram12_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram13_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram14_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram15_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram8_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram9_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram10_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram11_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram4_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram5_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram6_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram7_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram0_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram1_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram2_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram3_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram28_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram29_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram30_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram31_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram24_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram25_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram26_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram27_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram20_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram21_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram22_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram23_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram16_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram17_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram18_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram19_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram12_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram13_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram14_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram15_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram8_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram9_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram10_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram11_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram4_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram5_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram6_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram7_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram0_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram1_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram2_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram3_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram28_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram29_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram30_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram31_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram24_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram25_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram26_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram27_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram20_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram21_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram22_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram23_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram16_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram17_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram18_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram19_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram12_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram13_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram14_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram15_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram8_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram9_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram10_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram11_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram4_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram5_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram6_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram7_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram0_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram1_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram2_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram3_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram28_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram29_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram30_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram31_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram24_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram25_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram26_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram27_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram20_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram21_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram22_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram23_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram16_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram17_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram18_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram19_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram12_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram13_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram14_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram15_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram8_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram9_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram10_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram11_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram4_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram5_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram6_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram7_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram0_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram1_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram2_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram3_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram28_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram29_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram30_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram31_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram24_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram25_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram26_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram27_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram20_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram21_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram22_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram23_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram16_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram17_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram18_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram19_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram12_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram13_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram14_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram15_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram8_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram9_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram10_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram11_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram4_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram5_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram6_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram7_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram0_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram1_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram2_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram3_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram28_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram29_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram30_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram31_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram24_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram25_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram26_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram27_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram20_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram21_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram22_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram23_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram16_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram17_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram18_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram19_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram12_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram13_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram14_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram15_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram8_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram9_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram10_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram11_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram4_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram5_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram6_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram7_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram0_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram1_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram2_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram3_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram28_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram29_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram30_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram31_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram24_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram25_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram26_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram27_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram20_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram21_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram22_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram23_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram16_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram17_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram18_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram19_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram12_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram13_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram14_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram15_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram8_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram9_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram10_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram11_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram4_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram5_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram6_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram7_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram0_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram1_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram2_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram3_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram28_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram29_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram30_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram31_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram24_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram25_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram26_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram27_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram20_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram21_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram22_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram23_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram16_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram17_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram18_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram19_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram12_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram13_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram14_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram15_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram8_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram9_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram10_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram11_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram4_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram5_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram6_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram7_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram0_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram1_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram2_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram3_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram28_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram29_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram30_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram31_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram24_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram25_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram26_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram27_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram20_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram21_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram22_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram23_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram16_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram17_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram18_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram19_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram12_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram13_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram14_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram15_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram8_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram9_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram10_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram11_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram4_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram5_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram6_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram7_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram0_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram1_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram2_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram3_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram28_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram29_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram30_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram31_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram24_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram25_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram26_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram27_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram20_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram21_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram22_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram23_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram16_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram17_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram18_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram19_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram12_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram13_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram14_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram15_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram8_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram9_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram10_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram11_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram4_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram5_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram6_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram7_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram0_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram1_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram2_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram3_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram28_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram29_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram30_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram31_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram24_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram25_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram26_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram27_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram20_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram21_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram22_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram23_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram16_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram17_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram18_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram19_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram12_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram13_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram14_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram15_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram8_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram9_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram10_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram11_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram4_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram5_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram6_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram7_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram0_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram1_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram2_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram3_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram28_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram29_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram30_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram31_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram24_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram25_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram26_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram27_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram20_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram21_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram22_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram23_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram16_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram17_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram18_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram19_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram12_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram13_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram14_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram15_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram8_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram9_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram10_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram11_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram4_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram5_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram6_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram7_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram0_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram1_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram2_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram3_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram28_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram29_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram30_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram31_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram24_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram25_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram26_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram27_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram20_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram21_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram22_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram23_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram16_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram17_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram18_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram19_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram12_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram13_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram14_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram15_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram8_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram9_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram10_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram11_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram4_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram5_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram6_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram7_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram0_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram1_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram2_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram3_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram28_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram29_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram30_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram31_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram24_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram25_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram26_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram27_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram20_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram21_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram22_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram23_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram16_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram17_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram18_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram19_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram31_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram31_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram31_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram31_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram31_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram31_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram31_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram30_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram30_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram30_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram30_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram30_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram30_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram31_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram29_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram29_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram29_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram29_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram29_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram29_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram30_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram30_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram28_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram28_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram28_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram28_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram28_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram29_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram29_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram27_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram27_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram27_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram27_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram27_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram28_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram28_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram28_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram27_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram27_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram27_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram25_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram25_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram25_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram25_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram26_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram24_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram24_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram24_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram25_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram25_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram25_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram25_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram23_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram23_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram23_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram24_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram24_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram24_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram24_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram24_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram22_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram22_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram23_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram23_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram23_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram23_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram23_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram21_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram21_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram22_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram22_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram22_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram22_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram22_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram22_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram20_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram21_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram21_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram21_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram21_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram21_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram21_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram19_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram20_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram20_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram20_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram20_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram20_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram20_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram20_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram19_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram19_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram19_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram19_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram19_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram19_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram19_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram18_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram18_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram18_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram18_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram18_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram18_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram18_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram18_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram17_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram17_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram17_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram17_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram17_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram17_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram17_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram16_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram16_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram16_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram16_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram16_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram16_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram16_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram17_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram16_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|Removing sequential instance processor_zipi8.register_bank_control_i.bank (in view: work.top(behavioral)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 156MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 156MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 156MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 156MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 156MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|Removing sequential instance processor_zipi8.stack_i.shadow_zero_flag (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|Removing sequential instance processor_zipi8.stack_i.shadow_carry_flag[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram0_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram1_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram2_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram3_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram4_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram5_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram6_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram7_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram8_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram9_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram10_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram11_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram12_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram13_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram14_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram15_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram16_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram17_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram18_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram19_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram20_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram21_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram22_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram23_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram24_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram25_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram26_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram27_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram28_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram29_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram30_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram31_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[11] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[10] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[9] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[8] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\flags.vhd":50:38:50:40|Removing sequential instance processor_zipi8.flags_i.use_zero_flag (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\flags.vhd":92:8:92:9|Removing sequential instance processor_zipi8.flags_i.zero_flag (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.flag_enable (in view: work.top(behavioral)) because it does not drive other instances.
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 160 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 156MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 516 /       226
   2		0h:00m:02s		    -2.76ns		 434 /       226

   3		0h:00m:02s		    -2.76ns		 461 /       226


   4		0h:00m:03s		    -2.76ns		 459 /       226
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:6:36:16|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|SB_GB inserted on the net processor_zipi8.internal_reset.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 186MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 186MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 230 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               230        processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 155MB peak: 186MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 186MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 186MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 186MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 14.74ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 10 18:52:38 2019
#


Top view:               top
Requested Frequency:    67.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.600

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     67.9 MHz      57.7 MHz      14.735        17.336        -2.600     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  14.735      -2.600  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                                                            Starting                                                                Arrival           
Instance                                                                                                    Reference           Type             Pin          Net                   Time        Slack 
                                                                                                            Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst1                                                                                top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[8]     instruction[8]        0.920       -2.600
test_program.ram256X16_inst1                                                                                top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[9]     instruction[9]        0.920       -2.528
processor_zipi8.stack_i.stack_pointer[6]                                                                    top|CLK_3P3_MHZ     SB_DFFSR         Q            stack_pointer[6]      0.796       -1.909
processor_zipi8.stack_i.stack_pointer[14]                                                                   top|CLK_3P3_MHZ     SB_DFFSR         Q            stack_pointer[14]     0.796       -1.837
processor_zipi8.stack_i.stack_pointer[2]                                                                    top|CLK_3P3_MHZ     SB_DFFSR         Q            stack_pointer[2]      0.796       -1.806
processor_zipi8.stack_i.stack_pointer[22]                                                                   top|CLK_3P3_MHZ     SB_DFFSR         Q            stack_pointer[22]     0.796       -1.806
processor_zipi8.stack_i.stack_pointer[3]                                                                    top|CLK_3P3_MHZ     SB_DFFSR         Q            stack_pointer[3]      0.796       -1.796
processor_zipi8.stack_i.stack_pointer[10]                                                                   top|CLK_3P3_MHZ     SB_DFFSR         Q            stack_pointer[10]     0.796       -1.734
processor_zipi8.stack_i.stack_pointer[11]                                                                   top|CLK_3P3_MHZ     SB_DFFSR         Q            stack_pointer[11]     0.796       -1.723
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram10_[1]     top|CLK_3P3_MHZ     SB_DFFE          Q            ram10_1               0.796       -1.713
======================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                        Required           
Instance                                                                 Reference           Type             Pin          Net                           Time         Slack 
                                                                         Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1]     top|CLK_3P3_MHZ     SB_DFF           D            half_arith_logical_0_i[1]     14.580       -2.600
processor_zipi8.stack_i.shadow_carry_flag[0]                             top|CLK_3P3_MHZ     SB_DFF           D            stack_carry_flag              14.580       -1.909
processor_zipi8.spm_with_output_reg_i.spm_ram.ram_s_ram_s_0_0            top|CLK_3P3_MHZ     SB_RAM256x16     WADDR[0]     port_id[0]                    14.405       -1.681
processor_zipi8.spm_with_output_reg_i.spm_ram.ram_s_ram_s_0_0            top|CLK_3P3_MHZ     SB_RAM256x16     WADDR[2]     port_id[2]                    14.405       -1.681
processor_zipi8.spm_with_output_reg_i.spm_ram.ram_s_ram_s_0_0            top|CLK_3P3_MHZ     SB_RAM256x16     WADDR[3]     port_id[3]                    14.405       -1.681
processor_zipi8.spm_with_output_reg_i.spm_ram.ram_s_ram_s_0_0            top|CLK_3P3_MHZ     SB_RAM256x16     WADDR[4]     port_id[4]                    14.405       -1.681
processor_zipi8.spm_with_output_reg_i.spm_ram.ram_s_ram_s_0_0            top|CLK_3P3_MHZ     SB_RAM256x16     WADDR[5]     port_id[5]                    14.405       -1.681
processor_zipi8.spm_with_output_reg_i.spm_ram.ram_s_ram_s_0_0            top|CLK_3P3_MHZ     SB_RAM256x16     WADDR[6]     port_id[6]                    14.405       -1.681
processor_zipi8.spm_with_output_reg_i.spm_ram.ram_s_ram_s_0_0            top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[0]     port_id[0]                    14.436       -1.650
processor_zipi8.spm_with_output_reg_i.spm_ram.ram_s_ram_s_0_0            top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[2]     port_id[2]                    14.436       -1.650
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.735
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.580

    - Propagation time:                      17.181
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.600

    Number of logic level(s):                7
    Starting point:                          test_program.ram256X16_inst1 / RDATA[8]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                       Pin          Pin               Arrival     No. of    
Name                                                                                                                Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst1                                                                                        SB_RAM256x16     RDATA[8]     Out     0.920     0.920       -         
instruction[8]                                                                                                      Net              -            -       2.259     -           51        
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram11__RNIHOIV[1]     SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram11__RNIHOIV[1]     SB_LUT4          O            Out     0.661     3.840       -         
g0_1_i_m4_0_1                                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9__RNI1E8M1[1]     SB_LUT4          I1           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9__RNI1E8M1[1]     SB_LUT4          O            Out     0.589     5.801       -         
N_12                                                                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9__RNIFFNN3[1]     SB_LUT4          I0           In      -         7.172       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9__RNIFFNN3[1]     SB_LUT4          O            Out     0.661     7.833       -         
N_14_0                                                                                                              Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[1]                                          SB_LUT4          I0           In      -         9.204       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[1]                                          SB_LUT4          O            Out     0.661     9.866       -         
arith_logical_result_RNO_2[1]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[1]                                          SB_LUT4          I0           In      -         11.237      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[1]                                          SB_LUT4          O            Out     0.661     11.898      -         
g2                                                                                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[1]                                          SB_LUT4          I3           In      -         13.269      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[1]                                          SB_LUT4          O            Out     0.465     13.734      -         
half_arith_logical_0_0[1]                                                                                           Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[1]                                            SB_LUT4          I0           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[1]                                            SB_LUT4          O            Out     0.569     15.674      -         
half_arith_logical_0_i[1]                                                                                           Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1]                                                SB_DFF           D            In      -         17.181      -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 17.336 is 5.344(30.8%) logic and 11.992(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.735
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.580

    - Propagation time:                      17.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.528

    Number of logic level(s):                7
    Starting point:                          test_program.ram256X16_inst1 / RDATA[9]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                       Pin          Pin               Arrival     No. of    
Name                                                                                                                Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst1                                                                                        SB_RAM256x16     RDATA[9]     Out     0.920     0.920       -         
instruction[9]                                                                                                      Net              -            -       2.259     -           86        
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram11__RNIHOIV[1]     SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram11__RNIHOIV[1]     SB_LUT4          O            Out     0.589     3.768       -         
g0_1_i_m4_0_1                                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9__RNI1E8M1[1]     SB_LUT4          I1           In      -         5.139       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9__RNI1E8M1[1]     SB_LUT4          O            Out     0.589     5.728       -         
N_12                                                                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9__RNIFFNN3[1]     SB_LUT4          I0           In      -         7.099       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9__RNIFFNN3[1]     SB_LUT4          O            Out     0.661     7.761       -         
N_14_0                                                                                                              Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[1]                                          SB_LUT4          I0           In      -         9.132       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[1]                                          SB_LUT4          O            Out     0.661     9.793       -         
arith_logical_result_RNO_2[1]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[1]                                          SB_LUT4          I0           In      -         11.164      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[1]                                          SB_LUT4          O            Out     0.661     11.826      -         
g2                                                                                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[1]                                          SB_LUT4          I3           In      -         13.197      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[1]                                          SB_LUT4          O            Out     0.465     13.662      -         
half_arith_logical_0_0[1]                                                                                           Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[1]                                            SB_LUT4          I0           In      -         15.033      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[1]                                            SB_LUT4          O            Out     0.569     15.601      -         
half_arith_logical_0_i[1]                                                                                           Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1]                                                SB_DFF           D            In      -         17.108      -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 17.263 is 5.271(30.5%) logic and 11.992(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.735
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.580

    - Propagation time:                      17.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.528

    Number of logic level(s):                7
    Starting point:                          test_program.ram256X16_inst1 / RDATA[8]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                       Pin          Pin               Arrival     No. of    
Name                                                                                                                Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst1                                                                                        SB_RAM256x16     RDATA[8]     Out     0.920     0.920       -         
instruction[8]                                                                                                      Net              -            -       2.259     -           51        
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram2__RNIJRCT[1]      SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram2__RNIJRCT[1]      SB_LUT4          O            Out     0.661     3.840       -         
g0_1_i_m4_7_1                                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0__RNIJG012[1]     SB_LUT4          I1           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0__RNIJG012[1]     SB_LUT4          O            Out     0.589     5.801       -         
N_11                                                                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0__RNI5O3U3[1]     SB_LUT4          I0           In      -         7.172       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0__RNI5O3U3[1]     SB_LUT4          O            Out     0.661     7.833       -         
N_15                                                                                                                Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[1]                                          SB_LUT4          I1           In      -         9.204       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[1]                                          SB_LUT4          O            Out     0.589     9.793       -         
arith_logical_result_RNO_2[1]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[1]                                          SB_LUT4          I0           In      -         11.164      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[1]                                          SB_LUT4          O            Out     0.661     11.826      -         
g2                                                                                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[1]                                          SB_LUT4          I3           In      -         13.197      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[1]                                          SB_LUT4          O            Out     0.465     13.662      -         
half_arith_logical_0_0[1]                                                                                           Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[1]                                            SB_LUT4          I0           In      -         15.033      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[1]                                            SB_LUT4          O            Out     0.569     15.601      -         
half_arith_logical_0_i[1]                                                                                           Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1]                                                SB_DFF           D            In      -         17.108      -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 17.263 is 5.271(30.5%) logic and 11.992(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.735
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.580

    - Propagation time:                      17.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.528

    Number of logic level(s):                7
    Starting point:                          test_program.ram256X16_inst1 / RDATA[8]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                        Pin          Pin               Arrival     No. of    
Name                                                                                                                 Type             Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst1                                                                                         SB_RAM256x16     RDATA[8]     Out     0.920     0.920       -         
instruction[8]                                                                                                       Net              -            -       2.259     -           51        
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram15__RNIPO311[1]     SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram15__RNIPO311[1]     SB_LUT4          O            Out     0.661     3.840       -         
g0_1_i_m4_1_1                                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram12__RNIVAEO1[1]     SB_LUT4          I1           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram12__RNIVAEO1[1]     SB_LUT4          O            Out     0.589     5.801       -         
N_13_0                                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9__RNIFFNN3[1]      SB_LUT4          I1           In      -         7.172       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9__RNIFFNN3[1]      SB_LUT4          O            Out     0.589     7.761       -         
N_14_0                                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[1]                                           SB_LUT4          I0           In      -         9.132       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[1]                                           SB_LUT4          O            Out     0.661     9.793       -         
arith_logical_result_RNO_2[1]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[1]                                           SB_LUT4          I0           In      -         11.164      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[1]                                           SB_LUT4          O            Out     0.661     11.826      -         
g2                                                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[1]                                           SB_LUT4          I3           In      -         13.197      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[1]                                           SB_LUT4          O            Out     0.465     13.662      -         
half_arith_logical_0_0[1]                                                                                            Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[1]                                             SB_LUT4          I0           In      -         15.033      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[1]                                             SB_LUT4          O            Out     0.569     15.601      -         
half_arith_logical_0_i[1]                                                                                            Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1]                                                 SB_DFF           D            In      -         17.108      -         
===========================================================================================================================================================================================
Total path delay (propagation time + setup) of 17.263 is 5.271(30.5%) logic and 11.992(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.735
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.580

    - Propagation time:                      17.036
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.456

    Number of logic level(s):                7
    Starting point:                          test_program.ram256X16_inst1 / RDATA[9]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                       Pin          Pin               Arrival     No. of    
Name                                                                                                                Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst1                                                                                        SB_RAM256x16     RDATA[9]     Out     0.920     0.920       -         
instruction[9]                                                                                                      Net              -            -       2.259     -           86        
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram2__RNIJRCT[1]      SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram2__RNIJRCT[1]      SB_LUT4          O            Out     0.589     3.768       -         
g0_1_i_m4_7_1                                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0__RNIJG012[1]     SB_LUT4          I1           In      -         5.139       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0__RNIJG012[1]     SB_LUT4          O            Out     0.589     5.728       -         
N_11                                                                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0__RNI5O3U3[1]     SB_LUT4          I0           In      -         7.099       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0__RNI5O3U3[1]     SB_LUT4          O            Out     0.661     7.761       -         
N_15                                                                                                                Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[1]                                          SB_LUT4          I1           In      -         9.132       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[1]                                          SB_LUT4          O            Out     0.589     9.721       -         
arith_logical_result_RNO_2[1]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[1]                                          SB_LUT4          I0           In      -         11.092      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[1]                                          SB_LUT4          O            Out     0.661     11.754      -         
g2                                                                                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[1]                                          SB_LUT4          I3           In      -         13.124      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[1]                                          SB_LUT4          O            Out     0.465     13.590      -         
half_arith_logical_0_0[1]                                                                                           Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[1]                                            SB_LUT4          I0           In      -         14.961      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[1]                                            SB_LUT4          O            Out     0.569     15.529      -         
half_arith_logical_0_i[1]                                                                                           Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1]                                                SB_DFF           D            In      -         17.036      -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 17.191 is 5.199(30.2%) logic and 11.992(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 186MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 186MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             20 uses
SB_DFF          50 uses
SB_DFFE         128 uses
SB_DFFESR       2 uses
SB_DFFSR        45 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM256x16    2 uses
VCC             20 uses
SB_LUT4         460 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   226 (17%)

RAM/ROM usage summary
Block Rams : 2 of 16 (12%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 460 (35%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 460 = 460 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 30MB peak: 186MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri May 10 18:52:38 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 20:54:44 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CD216 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":41:1:41:4|label required for generate
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 20:54:44 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 20:54:44 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 20:55:42 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CD415 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":53:5:53:15|Expecting keyword process
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 20:55:42 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 20:55:42 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Fri May 10 20:56:03 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CD242 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:1:55:15|Expecting ;
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 20:56:03 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 10 20:56:03 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Sat May 11 01:34:28 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":8:7:8:20|Synthesizing work.program_memory.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":51:3:51:16|OTHERS clause is not synthesized.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":388:10:388:21|Synthesizing sb_ice40_components_syn.sb_ram256x16.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram256x16.syn_black_box
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":780:10:780:21|Synthesizing sb_ice40_components_syn.sb_ram2048x2.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":319:1:319:14|Bit 0 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":319:1:319:14|Bit 1 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":319:1:319:14|Bit 2 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":319:1:319:14|Bit 3 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":319:1:319:14|Bit 4 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":319:1:319:14|Bit 5 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":319:1:319:14|Bit 6 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":319:1:319:14|Bit 7 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":319:1:319:14|Bit 8 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":319:1:319:14|Bit 9 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":319:1:319:14|Bit 10 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":286:1:286:15|Bit 0 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":286:1:286:15|Bit 1 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":286:1:286:15|Bit 2 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":286:1:286:15|Bit 3 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":286:1:286:15|Bit 4 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":286:1:286:15|Bit 5 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":286:1:286:15|Bit 6 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":286:1:286:15|Bit 7 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":253:1:253:15|Bit 0 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":253:1:253:15|Bit 1 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":253:1:253:15|Bit 2 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":253:1:253:15|Bit 3 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":253:1:253:15|Bit 4 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":253:1:253:15|Bit 5 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":253:1:253:15|Bit 6 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":253:1:253:15|Bit 7 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":220:1:220:15|Bit 0 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":220:1:220:15|Bit 1 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":220:1:220:15|Bit 2 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":220:1:220:15|Bit 3 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":220:1:220:15|Bit 4 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":220:1:220:15|Bit 5 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":220:1:220:15|Bit 6 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":220:1:220:15|Bit 7 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":187:1:187:15|Bit 0 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":187:1:187:15|Bit 1 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":187:1:187:15|Bit 2 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":187:1:187:15|Bit 3 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":187:1:187:15|Bit 4 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":187:1:187:15|Bit 5 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":187:1:187:15|Bit 6 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":187:1:187:15|Bit 7 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":154:1:154:15|Bit 0 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":154:1:154:15|Bit 1 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":154:1:154:15|Bit 2 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":154:1:154:15|Bit 3 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":154:1:154:15|Bit 4 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":154:1:154:15|Bit 5 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":154:1:154:15|Bit 6 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":154:1:154:15|Bit 7 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":121:1:121:15|Bit 0 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":121:1:121:15|Bit 1 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":121:1:121:15|Bit 2 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":121:1:121:15|Bit 3 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":121:1:121:15|Bit 4 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":121:1:121:15|Bit 5 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":121:1:121:15|Bit 6 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":121:1:121:15|Bit 7 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":88:1:88:15|Bit 0 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":88:1:88:15|Bit 1 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":88:1:88:15|Bit 2 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":88:1:88:15|Bit 3 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":88:1:88:15|Bit 4 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":88:1:88:15|Bit 5 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":88:1:88:15|Bit 6 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":88:1:88:15|Bit 7 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:1:55:15|Bit 0 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:1:55:15|Bit 1 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:1:55:15|Bit 2 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:1:55:15|Bit 3 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:1:55:15|Bit 4 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:1:55:15|Bit 5 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:1:55:15|Bit 6 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":55:1:55:15|Bit 7 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":14:4:14:8|Input port bit 11 of addra(11 downto 0) is unused 

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 01:34:28 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 01:34:29 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 01:34:29 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 01:34:30 2019

###########################################################]
Pre-mapping Report

# Sat May 11 01:34:30 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     61.6 MHz      16.231        inferred     Autoconstr_clkgroup_0     160  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Found inferred clock top|CLK_3P3_MHZ which controls 160 sequential elements including processor_zipi8.state_machine_i.interrupt_enable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 49MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 01:34:32 2019

###########################################################]
Map & Optimize Report

# Sat May 11 01:34:32 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@A: BN321 |Found multiple drivers on net douta_9[0] (in view: work.program_memory(behavioral)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net douta_9[0] (in view: work.program_memory(behavioral)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM)
Connection 2: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst1 of sb_ice.SB_RAM256x16(PRIM)
Connection 3: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst2 of sb_ice.SB_RAM256x16(PRIM)
Connection 4: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst3 of sb_ice.SB_RAM256x16(PRIM)
Connection 5: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst4 of sb_ice.SB_RAM256x16(PRIM)
Connection 6: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst5 of sb_ice.SB_RAM256x16(PRIM)
Connection 7: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst6 of sb_ice.SB_RAM256x16(PRIM)
Connection 8: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst7 of sb_ice.SB_RAM256x16(PRIM)
@E: BN314 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":8:7:8:20|Net douta_9[0] (in view: work.program_memory(behavioral)) has multiple drivers 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 01:34:32 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Sat May 11 01:35:22 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":8:7:8:20|Synthesizing work.program_memory.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":43:3:43:16|OTHERS clause is not synthesized.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":388:10:388:21|Synthesizing sb_ice40_components_syn.sb_ram256x16.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram256x16.syn_black_box
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":780:10:780:21|Synthesizing sb_ice40_components_syn.sb_ram2048x2.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":311:1:311:14|Bit 0 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":311:1:311:14|Bit 1 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":311:1:311:14|Bit 2 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":311:1:311:14|Bit 3 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":311:1:311:14|Bit 4 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":311:1:311:14|Bit 5 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":311:1:311:14|Bit 6 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":311:1:311:14|Bit 7 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":311:1:311:14|Bit 8 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":311:1:311:14|Bit 9 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":311:1:311:14|Bit 10 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":278:1:278:15|Bit 0 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":278:1:278:15|Bit 1 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":278:1:278:15|Bit 2 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":278:1:278:15|Bit 3 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":278:1:278:15|Bit 4 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":278:1:278:15|Bit 5 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":278:1:278:15|Bit 6 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":278:1:278:15|Bit 7 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":245:1:245:15|Bit 0 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":245:1:245:15|Bit 1 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":245:1:245:15|Bit 2 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":245:1:245:15|Bit 3 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":245:1:245:15|Bit 4 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":245:1:245:15|Bit 5 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":245:1:245:15|Bit 6 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":245:1:245:15|Bit 7 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 0 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 1 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 2 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 3 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 4 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 5 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 6 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 7 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":179:1:179:15|Bit 0 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":179:1:179:15|Bit 1 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":179:1:179:15|Bit 2 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":179:1:179:15|Bit 3 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":179:1:179:15|Bit 4 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":179:1:179:15|Bit 5 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":179:1:179:15|Bit 6 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":179:1:179:15|Bit 7 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":146:1:146:15|Bit 0 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":146:1:146:15|Bit 1 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":146:1:146:15|Bit 2 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":146:1:146:15|Bit 3 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":146:1:146:15|Bit 4 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":146:1:146:15|Bit 5 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":146:1:146:15|Bit 6 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":146:1:146:15|Bit 7 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":113:1:113:15|Bit 0 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":113:1:113:15|Bit 1 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":113:1:113:15|Bit 2 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":113:1:113:15|Bit 3 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":113:1:113:15|Bit 4 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":113:1:113:15|Bit 5 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":113:1:113:15|Bit 6 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":113:1:113:15|Bit 7 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":80:1:80:15|Bit 0 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":80:1:80:15|Bit 1 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":80:1:80:15|Bit 2 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":80:1:80:15|Bit 3 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":80:1:80:15|Bit 4 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":80:1:80:15|Bit 5 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":80:1:80:15|Bit 6 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":80:1:80:15|Bit 7 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":47:1:47:15|Bit 0 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":47:1:47:15|Bit 1 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":47:1:47:15|Bit 2 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":47:1:47:15|Bit 3 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":47:1:47:15|Bit 4 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":47:1:47:15|Bit 5 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":47:1:47:15|Bit 6 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":47:1:47:15|Bit 7 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":14:4:14:8|Input port bit 11 of addra(11 downto 0) is unused 

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 01:35:22 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 01:35:22 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 01:35:22 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 01:35:23 2019

###########################################################]
Pre-mapping Report

# Sat May 11 01:35:23 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     61.6 MHz      16.231        inferred     Autoconstr_clkgroup_0     160  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Found inferred clock top|CLK_3P3_MHZ which controls 160 sequential elements including processor_zipi8.state_machine_i.interrupt_enable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 49MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 01:35:24 2019

###########################################################]
Map & Optimize Report

# Sat May 11 01:35:24 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@A: BN321 |Found multiple drivers on net douta_9[0] (in view: work.program_memory(behavioral)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net douta_9[0] (in view: work.program_memory(behavioral)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst0 of sb_ice.SB_RAM256x16(PRIM)
Connection 2: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst1 of sb_ice.SB_RAM256x16(PRIM)
Connection 3: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst2 of sb_ice.SB_RAM256x16(PRIM)
Connection 4: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst3 of sb_ice.SB_RAM256x16(PRIM)
Connection 5: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst4 of sb_ice.SB_RAM256x16(PRIM)
Connection 6: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst5 of sb_ice.SB_RAM256x16(PRIM)
Connection 7: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst6 of sb_ice.SB_RAM256x16(PRIM)
Connection 8: Direction is (Output ) pin:RDATA[0] inst:ram256X16_inst7 of sb_ice.SB_RAM256x16(PRIM)
@E: BN314 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":8:7:8:20|Net douta_9[0] (in view: work.program_memory(behavioral)) has multiple drivers 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 01:35:25 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Sat May 11 03:08:55 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CG103 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":65:1:65:3|Expecting expression
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 03:08:56 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 03:08:56 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Sat May 11 03:10:07 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":8:7:8:20|Synthesizing work.program_memory.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":52:3:52:16|OTHERS clause is not synthesized.
@W: CG296 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":56:12:56:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":64:9:64:14|Referenced variable douta7 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":63:9:63:14|Referenced variable douta6 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":62:9:62:14|Referenced variable douta5 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":61:9:61:14|Referenced variable douta4 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":60:9:60:14|Referenced variable douta3 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":59:9:59:14|Referenced variable douta2 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:9:58:14|Referenced variable douta1 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":57:28:57:33|Referenced variable douta0 is not in sensitivity list.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":388:10:388:21|Synthesizing sb_ice40_components_syn.sb_ram256x16.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram256x16.syn_black_box
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":780:10:780:21|Synthesizing sb_ice40_components_syn.sb_ram2048x2.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":331:1:331:14|Bit 0 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":331:1:331:14|Bit 1 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":331:1:331:14|Bit 2 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":331:1:331:14|Bit 3 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":331:1:331:14|Bit 4 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":331:1:331:14|Bit 5 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":331:1:331:14|Bit 6 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":331:1:331:14|Bit 7 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":331:1:331:14|Bit 8 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":331:1:331:14|Bit 9 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":331:1:331:14|Bit 10 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":298:1:298:15|Bit 0 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":298:1:298:15|Bit 1 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":298:1:298:15|Bit 2 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":298:1:298:15|Bit 3 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":298:1:298:15|Bit 4 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":298:1:298:15|Bit 5 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":298:1:298:15|Bit 6 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":298:1:298:15|Bit 7 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":265:1:265:15|Bit 0 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":265:1:265:15|Bit 1 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":265:1:265:15|Bit 2 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":265:1:265:15|Bit 3 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":265:1:265:15|Bit 4 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":265:1:265:15|Bit 5 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":265:1:265:15|Bit 6 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":265:1:265:15|Bit 7 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":232:1:232:15|Bit 0 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":232:1:232:15|Bit 1 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":232:1:232:15|Bit 2 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":232:1:232:15|Bit 3 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":232:1:232:15|Bit 4 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":232:1:232:15|Bit 5 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":232:1:232:15|Bit 6 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":232:1:232:15|Bit 7 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":199:1:199:15|Bit 0 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":199:1:199:15|Bit 1 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":199:1:199:15|Bit 2 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":199:1:199:15|Bit 3 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":199:1:199:15|Bit 4 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":199:1:199:15|Bit 5 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":199:1:199:15|Bit 6 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":199:1:199:15|Bit 7 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":166:1:166:15|Bit 0 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":166:1:166:15|Bit 1 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":166:1:166:15|Bit 2 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":166:1:166:15|Bit 3 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":166:1:166:15|Bit 4 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":166:1:166:15|Bit 5 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":166:1:166:15|Bit 6 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":166:1:166:15|Bit 7 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":133:1:133:15|Bit 0 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":133:1:133:15|Bit 1 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":133:1:133:15|Bit 2 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":133:1:133:15|Bit 3 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":133:1:133:15|Bit 4 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":133:1:133:15|Bit 5 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":133:1:133:15|Bit 6 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":133:1:133:15|Bit 7 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":100:1:100:15|Bit 0 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":100:1:100:15|Bit 1 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":100:1:100:15|Bit 2 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":100:1:100:15|Bit 3 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":100:1:100:15|Bit 4 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":100:1:100:15|Bit 5 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":100:1:100:15|Bit 6 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":100:1:100:15|Bit 7 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":67:1:67:15|Bit 0 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":67:1:67:15|Bit 1 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":67:1:67:15|Bit 2 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":67:1:67:15|Bit 3 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":67:1:67:15|Bit 4 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":67:1:67:15|Bit 5 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":67:1:67:15|Bit 6 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":67:1:67:15|Bit 7 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":14:4:14:8|Input port bit 11 of addra(11 downto 0) is unused 

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 03:10:07 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 03:10:07 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 03:10:07 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 03:10:08 2019

###########################################################]
Pre-mapping Report

# Sat May 11 03:10:08 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     51.2 MHz      19.518        inferred     Autoconstr_clkgroup_0     160  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Found inferred clock top|CLK_3P3_MHZ which controls 160 sequential elements including processor_zipi8.state_machine_i.interrupt_enable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 50MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 03:10:10 2019

###########################################################]
Map & Optimize Report

# Sat May 11 03:10:10 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":75:8:75:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":92:8:92:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":50:38:50:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM spm_with_output_reg_i.spm_ram.ram_s[7:0] (in view: work.zipi8(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found startup values on RAM instance spm_with_output_reg_i.spm_ram.ram_s[7:0]
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram4_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram4_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Unable to map RAM instance stack_ram_high.ram_s[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Unable to map RAM instance stack_ram_low.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM stack_ram_high.ram_s[7:0] (in view: work.stack(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM stack_ram_low.ram_s[7:0] (in view: work.stack(behavioral)) is 32 words by 8 bits.
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 768 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|Removing sequential instance processor_zipi8.stack_i.shadow_carry_flag[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram0_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram1_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram2_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram3_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram4_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram5_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram6_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram7_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram8_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram9_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram10_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram11_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram12_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram13_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram14_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram15_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram16_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram17_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram18_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram19_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram20_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram21_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram22_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram23_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram24_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram25_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram26_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram27_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram28_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram29_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram30_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram31_[3] (in view: work.top(behavioral)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 165MB peak: 175MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 175MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 175MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 175MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 175MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram0_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram1_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram2_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram3_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram4_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram5_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram6_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram7_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram8_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram9_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram10_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram11_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram12_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram13_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram14_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram15_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram16_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram17_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram18_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram19_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram20_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram21_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram22_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram23_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram24_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram25_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram26_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram27_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram28_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram29_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram30_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram31_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[11] (in view: work.top(behavioral)) because it does not drive other instances.
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 704 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 175MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 189MB peak: 191MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -7.99ns		1505 /       793
   2		0h:00m:04s		    -7.99ns		1273 /       793
   3		0h:00m:04s		    -6.59ns		1273 /       793
   4		0h:00m:04s		    -6.59ns		1273 /       793

   5		0h:00m:05s		    -6.59ns		1335 /       793
   6		0h:00m:05s		    -6.59ns		1335 /       793

@N: FX271 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":57:3:57:7|Replicating instance test_program.douta_1_7[7] (in view: work.top(behavioral)) with 25 loads 1 time to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   7		0h:00m:06s		    -5.19ns		1351 /       793
   8		0h:00m:06s		    -5.19ns		1351 /       793
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:6:36:16|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|SB_GB inserted on the net processor_zipi8.internal_reset.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 203MB peak: 205MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 204MB peak: 205MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 813 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               813        processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 172MB peak: 205MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 205MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 200MB peak: 205MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 198MB peak: 205MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 27.67ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat May 11 03:10:17 2019
#


Top view:               top
Requested Frequency:    36.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.883

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     36.1 MHz      30.7 MHz      27.669        32.552        -4.883     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  27.669      -4.883  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                        Arrival           
Instance                         Reference           Type             Pin          Net           Time        Slack 
                                 Clock                                                                             
-------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst0     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[4]     douta0[4]     0.920       -4.883
test_program.ram256X16_inst1     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[4]     douta1[4]     0.920       -4.852
test_program.ram256X16_inst4     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[4]     douta4[4]     0.920       -4.790
test_program.ram256X16_inst5     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[4]     douta5[4]     0.920       -4.759
test_program.ram256X16_inst0     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[8]     douta0[8]     0.920       -4.521
test_program.ram256X16_inst1     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[8]     douta1[8]     0.920       -4.490
test_program.ram256X16_inst0     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[9]     douta0[9]     0.920       -4.449
test_program.ram256X16_inst4     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[8]     douta4[8]     0.920       -4.428
test_program.ram256X16_inst1     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[9]     douta1[9]     0.920       -4.418
test_program.ram256X16_inst5     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[8]     douta5[8]     0.920       -4.397
===================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                             Required           
Instance                                                                 Reference           Type          Pin     Net                        Time         Slack 
                                                                         Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF        D       N_1173_i                   27.514       -4.883
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[2]     top|CLK_3P3_MHZ     SB_DFF        D       N_1168_i                   27.514       -3.171
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     top|CLK_3P3_MHZ     SB_DFF        D       N_1169_i                   27.514       -3.171
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     top|CLK_3P3_MHZ     SB_DFF        D       N_1170_i                   27.514       -3.171
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     top|CLK_3P3_MHZ     SB_DFF        D       N_1172_i                   27.514       -3.098
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF        D       N_1171_i                   27.514       -3.067
processor_zipi8.program_counter_i.pc_esr[8]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_1163_i                   27.514       -1.118
processor_zipi8.program_counter_i.pc_esr[9]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_1164_i                   27.514       -1.118
processor_zipi8.program_counter_i.pc_esr[10]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_1165_i                   27.514       -0.921
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[0]     top|CLK_3P3_MHZ     SB_DFF        D       arith_logical_value[0]     27.514       0.853 
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      27.669
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.514

    - Propagation time:                      32.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.883

    Number of logic level(s):                15
    Starting point:                          test_program.ram256X16_inst0 / RDATA[4]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst0                                                   SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
douta0[4]                                                                      Net              -            -       2.259     -           1         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          I2           In      -         3.179       -         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          O            Out     0.558     3.737       -         
douta_1_3_ns_1[4]                                                              Net              -            -       1.371     -           1         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          I3           In      -         5.108       -         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          O            Out     0.465     5.573       -         
ram256X16_inst2_RNITE6H1_0                                                     Net              -            -       1.371     -           9         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          I1           In      -         6.944       -         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          O            Out     0.589     7.533       -         
instruction[4]                                                                 Net              -            -       1.371     -           122       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_am[3]          SB_LUT4          I0           In      -         8.904       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_am[3]          SB_LUT4          O            Out     0.661     9.566       -         
ramout_3_am[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          I0           In      -         10.937      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          O            Out     0.661     11.598      -         
ramout_7_ns_1[3]                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          I3           In      -         12.969      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          O            Out     0.465     13.434      -         
ramout_7_ns[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          I1           In      -         14.805      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          O            Out     0.589     15.395      -         
ramout_31_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          I3           In      -         16.766      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          O            Out     0.465     17.231      -         
sy[3]                                                                          Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          I2           In      -         18.602      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          O            Out     0.558     19.160      -         
port_id[3]                                                                     Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          I2           In      -         20.531      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          O            Out     0.558     21.089      -         
half_arith_logical_3[3]                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          I2           In      -         22.460      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          O            Out     0.517     22.977      -         
half_arith_logical_x1[3]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          I2           In      -         24.348      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          O            Out     0.517     24.865      -         
half_arith_logical_0[3]                                                        Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          I0           In      -         26.235      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          O            Out     0.661     26.897      -         
arith_logical_result_RNO_3[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          I1           In      -         28.268      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          O            Out     0.589     28.857      -         
arith_logical_result_RNO_0[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          I0           In      -         30.228      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          O            Out     0.661     30.890      -         
N_1173_i                                                                       Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]           SB_DFF           D            In      -         32.397      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 32.552 is 9.592(29.5%) logic and 22.960(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      27.669
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.514

    - Propagation time:                      32.366
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.852

    Number of logic level(s):                15
    Starting point:                          test_program.ram256X16_inst1 / RDATA[4]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst1                                                   SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
douta1[4]                                                                      Net              -            -       2.259     -           1         
test_program.ram256X16_inst1_RNI0G6Q_0                                         SB_LUT4          I2           In      -         3.179       -         
test_program.ram256X16_inst1_RNI0G6Q_0                                         SB_LUT4          O            Out     0.558     3.737       -         
douta_1_6_ns_1[4]                                                              Net              -            -       1.371     -           1         
test_program.ram256X16_inst3_RNI1F6H1_0                                        SB_LUT4          I3           In      -         5.108       -         
test_program.ram256X16_inst3_RNI1F6H1_0                                        SB_LUT4          O            Out     0.465     5.573       -         
ram256X16_inst3_RNI1F6H1_0                                                     Net              -            -       1.371     -           5         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          I2           In      -         6.944       -         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          O            Out     0.558     7.502       -         
instruction[4]                                                                 Net              -            -       1.371     -           122       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_am[3]          SB_LUT4          I0           In      -         8.873       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_am[3]          SB_LUT4          O            Out     0.661     9.535       -         
ramout_3_am[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          I0           In      -         10.906      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          O            Out     0.661     11.567      -         
ramout_7_ns_1[3]                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          I3           In      -         12.938      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          O            Out     0.465     13.403      -         
ramout_7_ns[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          I1           In      -         14.774      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          O            Out     0.589     15.364      -         
ramout_31_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          I3           In      -         16.735      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          O            Out     0.465     17.200      -         
sy[3]                                                                          Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          I2           In      -         18.571      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          O            Out     0.558     19.129      -         
port_id[3]                                                                     Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          I2           In      -         20.500      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          O            Out     0.558     21.058      -         
half_arith_logical_3[3]                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          I2           In      -         22.429      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          O            Out     0.517     22.946      -         
half_arith_logical_x1[3]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          I2           In      -         24.317      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          O            Out     0.517     24.833      -         
half_arith_logical_0[3]                                                        Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          I0           In      -         26.204      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          O            Out     0.661     26.866      -         
arith_logical_result_RNO_3[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          I1           In      -         28.237      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          O            Out     0.589     28.826      -         
arith_logical_result_RNO_0[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          I0           In      -         30.197      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          O            Out     0.661     30.859      -         
N_1173_i                                                                       Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]           SB_DFF           D            In      -         32.366      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 32.521 is 9.561(29.4%) logic and 22.960(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      27.669
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.514

    - Propagation time:                      32.366
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.852

    Number of logic level(s):                15
    Starting point:                          test_program.ram256X16_inst0 / RDATA[4]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst0                                                   SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
douta0[4]                                                                      Net              -            -       2.259     -           1         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          I2           In      -         3.179       -         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          O            Out     0.558     3.737       -         
douta_1_3_ns_1[4]                                                              Net              -            -       1.371     -           1         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          I3           In      -         5.108       -         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          O            Out     0.465     5.573       -         
ram256X16_inst2_RNITE6H1_0                                                     Net              -            -       1.371     -           9         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          I1           In      -         6.944       -         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          O            Out     0.589     7.533       -         
instruction[4]                                                                 Net              -            -       1.371     -           122       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_10_am[3]         SB_LUT4          I0           In      -         8.904       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_10_am[3]         SB_LUT4          O            Out     0.661     9.566       -         
ramout_10_am[3]                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns_1[3]       SB_LUT4          I0           In      -         10.937      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns_1[3]       SB_LUT4          O            Out     0.661     11.598      -         
ramout_14_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns[3]         SB_LUT4          I3           In      -         12.969      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns[3]         SB_LUT4          O            Out     0.465     13.434      -         
ramout_14_ns[3]                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          I2           In      -         14.805      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          O            Out     0.558     15.364      -         
ramout_31_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          I3           In      -         16.735      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          O            Out     0.465     17.200      -         
sy[3]                                                                          Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          I2           In      -         18.571      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          O            Out     0.558     19.129      -         
port_id[3]                                                                     Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          I2           In      -         20.500      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          O            Out     0.558     21.058      -         
half_arith_logical_3[3]                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          I2           In      -         22.429      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          O            Out     0.517     22.946      -         
half_arith_logical_x1[3]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          I2           In      -         24.317      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          O            Out     0.517     24.833      -         
half_arith_logical_0[3]                                                        Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          I0           In      -         26.204      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          O            Out     0.661     26.866      -         
arith_logical_result_RNO_3[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          I1           In      -         28.237      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          O            Out     0.589     28.826      -         
arith_logical_result_RNO_0[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          I0           In      -         30.197      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          O            Out     0.661     30.859      -         
N_1173_i                                                                       Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]           SB_DFF           D            In      -         32.366      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 32.521 is 9.561(29.4%) logic and 22.960(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      27.669
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.514

    - Propagation time:                      32.334
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.821

    Number of logic level(s):                15
    Starting point:                          test_program.ram256X16_inst1 / RDATA[4]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst1                                                   SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
douta1[4]                                                                      Net              -            -       2.259     -           1         
test_program.ram256X16_inst1_RNI0G6Q_0                                         SB_LUT4          I2           In      -         3.179       -         
test_program.ram256X16_inst1_RNI0G6Q_0                                         SB_LUT4          O            Out     0.558     3.737       -         
douta_1_6_ns_1[4]                                                              Net              -            -       1.371     -           1         
test_program.ram256X16_inst3_RNI1F6H1_0                                        SB_LUT4          I3           In      -         5.108       -         
test_program.ram256X16_inst3_RNI1F6H1_0                                        SB_LUT4          O            Out     0.465     5.573       -         
ram256X16_inst3_RNI1F6H1_0                                                     Net              -            -       1.371     -           5         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          I2           In      -         6.944       -         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          O            Out     0.558     7.502       -         
instruction[4]                                                                 Net              -            -       1.371     -           122       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_10_am[3]         SB_LUT4          I0           In      -         8.873       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_10_am[3]         SB_LUT4          O            Out     0.661     9.535       -         
ramout_10_am[3]                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns_1[3]       SB_LUT4          I0           In      -         10.906      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns_1[3]       SB_LUT4          O            Out     0.661     11.567      -         
ramout_14_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns[3]         SB_LUT4          I3           In      -         12.938      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns[3]         SB_LUT4          O            Out     0.465     13.403      -         
ramout_14_ns[3]                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          I2           In      -         14.774      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          O            Out     0.558     15.332      -         
ramout_31_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          I3           In      -         16.703      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          O            Out     0.465     17.169      -         
sy[3]                                                                          Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          I2           In      -         18.540      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          O            Out     0.558     19.098      -         
port_id[3]                                                                     Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          I2           In      -         20.469      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          O            Out     0.558     21.027      -         
half_arith_logical_3[3]                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          I2           In      -         22.398      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          O            Out     0.517     22.915      -         
half_arith_logical_x1[3]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          I2           In      -         24.285      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          O            Out     0.517     24.802      -         
half_arith_logical_0[3]                                                        Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          I0           In      -         26.173      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          O            Out     0.661     26.835      -         
arith_logical_result_RNO_3[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          I1           In      -         28.206      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          O            Out     0.589     28.795      -         
arith_logical_result_RNO_0[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          I0           In      -         30.166      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          O            Out     0.661     30.828      -         
N_1173_i                                                                       Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]           SB_DFF           D            In      -         32.334      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 32.490 is 9.530(29.3%) logic and 22.960(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      27.669
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.514

    - Propagation time:                      32.324
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.810

    Number of logic level(s):                15
    Starting point:                          test_program.ram256X16_inst0 / RDATA[4]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst0                                                   SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
douta0[4]                                                                      Net              -            -       2.259     -           1         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          I2           In      -         3.179       -         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          O            Out     0.558     3.737       -         
douta_1_3_ns_1[4]                                                              Net              -            -       1.371     -           1         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          I3           In      -         5.108       -         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          O            Out     0.465     5.573       -         
ram256X16_inst2_RNITE6H1_0                                                     Net              -            -       1.371     -           9         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          I1           In      -         6.944       -         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          O            Out     0.589     7.533       -         
instruction[4]                                                                 Net              -            -       1.371     -           122       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_bm[3]          SB_LUT4          I0           In      -         8.904       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_bm[3]          SB_LUT4          O            Out     0.661     9.566       -         
ramout_3_bm[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          I1           In      -         10.937      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          O            Out     0.589     11.526      -         
ramout_7_ns_1[3]                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          I3           In      -         12.897      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          O            Out     0.465     13.362      -         
ramout_7_ns[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          I1           In      -         14.733      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          O            Out     0.589     15.322      -         
ramout_31_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          I3           In      -         16.693      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          O            Out     0.465     17.158      -         
sy[3]                                                                          Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          I2           In      -         18.529      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          O            Out     0.558     19.087      -         
port_id[3]                                                                     Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          I2           In      -         20.459      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          O            Out     0.558     21.017      -         
half_arith_logical_3[3]                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          I2           In      -         22.388      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          O            Out     0.517     22.904      -         
half_arith_logical_x1[3]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          I2           In      -         24.275      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          O            Out     0.517     24.792      -         
half_arith_logical_0[3]                                                        Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          I0           In      -         26.163      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          O            Out     0.661     26.825      -         
arith_logical_result_RNO_3[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          I1           In      -         28.196      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          O            Out     0.589     28.785      -         
arith_logical_result_RNO_0[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          I0           In      -         30.156      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          O            Out     0.661     30.817      -         
N_1173_i                                                                       Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]           SB_DFF           D            In      -         32.324      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 32.479 is 9.519(29.3%) logic and 22.960(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 205MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 205MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             23 uses
SB_DFF          37 uses
SB_DFFE         704 uses
SB_DFFESR       10 uses
SB_DFFSR        41 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM2048x2    1 use
SB_RAM256x16    9 uses
VCC             23 uses
SB_LUT4         1369 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   793 (61%)

RAM/ROM usage summary
Block Rams : 10 of 16 (62%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 1369 (106%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1369 = 1369 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 32MB peak: 205MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Sat May 11 03:10:18 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:10:44 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
WARNING - synthesis: src/program_memory.vhd(6): 'components' is not compiled in library sb_ice40_components_syn. VHDL-1240
INFO - synthesis: src/program_memory.vhd(8): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(20): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(67): sb_ram256x16 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:11:51 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(8): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(20): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(67): sb_ram256x16 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:13:11 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(8): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(20): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(67): sb_ram256x16 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:14:38 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
WARNING - synthesis: src/program_memory.vhd(6): 'components' is not compiled in library sb_ice_syn_vital. VHDL-1240
INFO - synthesis: src/program_memory.vhd(8): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(20): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(67): sb_ram256x16 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:22:04 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
WARNING - synthesis: src/program_memory.vhd(6): 'vcomponent_vital' is not compiled in library sb_ice_syn_vital. VHDL-1240
INFO - synthesis: src/program_memory.vhd(8): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(20): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(67): sb_ram256x16 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 3 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:22:54 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
VHDL library = work
VHDL design file = src/sb_ice_syn_vital.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
WARNING - synthesis: src/program_memory.vhd(6): 'vcomponent_vital' is not compiled in library sb_ice_syn_vital. VHDL-1240
INFO - synthesis: src/program_memory.vhd(8): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(20): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(67): sb_ram256x16 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:25:17 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
VHDL library = work
VHDL design file = src/sb_ice_syn_vital.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(8): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(20): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(67): sb_ram256x16 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:27:50 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
VHDL library = work
VHDL design file = src/sb_ice_syn_vital.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
WARNING - synthesis: src/program_memory.vhd(6): 'components' is not compiled in library sb_ice40_components_syn. VHDL-1240
INFO - synthesis: src/program_memory.vhd(9): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(21): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(68): sb_ram256x16 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Sat May 11 03:27:57 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":46941:7:46941:20|Top entity is set to SB_FILTER_50NS.
Options changed - recompiling
@W: CD643 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":7:29:7:29|Ignoring use clause - vital_primitives not found ...
@W: CD643 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":8:25:8:25|Ignoring use clause - vital_timing not found ...
@W: CD643 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":54:29:54:29|Ignoring use clause - vital_timing not found ...
@W: CD643 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":87:29:87:29|Ignoring use clause - vital_primitives not found ...
@W: CD643 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":88:25:88:25|Ignoring use clause - vital_timing not found ...
@E: CD255 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":97:44:97:45|No identifier "vitaldelaytype01" in scope
@E: CD213 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":117:6:117:19|Undefined identifier
@E: CD255 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":139:49:139:49|No identifier "vitalglitchdatatype" in scope
@W: CD643 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":962:25:962:25|Ignoring use clause - vital_timing not found ...
@E: CD255 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":972:60:972:61|No identifier "vitaldelaytype01" in scope
@E: CD213 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1108:7:1108:20|Undefined identifier
@E: CD213 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1110:4:1110:17|Undefined identifier
@E: CD213 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1111:4:1111:17|Undefined identifier
@E: CD213 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1112:4:1112:17|Undefined identifier
@E: CD213 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1114:7:1114:20|Undefined identifier
@E: CD213 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1116:4:1116:17|Undefined identifier
@E: CD213 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1117:4:1117:17|Undefined identifier
@E: CD213 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1118:4:1118:17|Undefined identifier
@E: CD213 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1120:7:1120:20|Undefined identifier
@E: CD213 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1123:7:1123:20|Undefined identifier
@E: CD255 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1154:64:1154:65|No identifier "vitaltimingdatatype" in scope
@E: CD255 :"D:\workspace\icecube2\zipi8\src\sb_ice_syn_vital.vhd":1154:64:1154:65|Too many errors - aborting.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 03:27:57 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 03:27:57 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Sat May 11 03:28:40 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":53:3:53:16|OTHERS clause is not synthesized.
@W: CG296 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":57:12:57:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":65:9:65:14|Referenced variable douta7 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":64:9:64:14|Referenced variable douta6 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":63:9:63:14|Referenced variable douta5 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":62:9:62:14|Referenced variable douta4 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":61:9:61:14|Referenced variable douta3 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":60:9:60:14|Referenced variable douta2 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":59:9:59:14|Referenced variable douta1 is not in sensitivity list.
@W: CG290 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:28:58:33|Referenced variable douta0 is not in sensitivity list.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":388:10:388:21|Synthesizing sb_ice40_components_syn.sb_ram256x16.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram256x16.syn_black_box
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":780:10:780:21|Synthesizing sb_ice40_components_syn.sb_ram2048x2.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":332:1:332:14|Bit 0 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":332:1:332:14|Bit 1 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":332:1:332:14|Bit 2 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":332:1:332:14|Bit 3 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":332:1:332:14|Bit 4 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":332:1:332:14|Bit 5 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":332:1:332:14|Bit 6 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":332:1:332:14|Bit 7 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":332:1:332:14|Bit 8 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":332:1:332:14|Bit 9 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":332:1:332:14|Bit 10 of input waddr of instance Ram2048x2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":299:1:299:15|Bit 0 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":299:1:299:15|Bit 1 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":299:1:299:15|Bit 2 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":299:1:299:15|Bit 3 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":299:1:299:15|Bit 4 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":299:1:299:15|Bit 5 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":299:1:299:15|Bit 6 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":299:1:299:15|Bit 7 of input waddr of instance ram256X16_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":266:1:266:15|Bit 0 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":266:1:266:15|Bit 1 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":266:1:266:15|Bit 2 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":266:1:266:15|Bit 3 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":266:1:266:15|Bit 4 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":266:1:266:15|Bit 5 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":266:1:266:15|Bit 6 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":266:1:266:15|Bit 7 of input waddr of instance ram256X16_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":233:1:233:15|Bit 0 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":233:1:233:15|Bit 1 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":233:1:233:15|Bit 2 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":233:1:233:15|Bit 3 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":233:1:233:15|Bit 4 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":233:1:233:15|Bit 5 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":233:1:233:15|Bit 6 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":233:1:233:15|Bit 7 of input waddr of instance ram256X16_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":200:1:200:15|Bit 0 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":200:1:200:15|Bit 1 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":200:1:200:15|Bit 2 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":200:1:200:15|Bit 3 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":200:1:200:15|Bit 4 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":200:1:200:15|Bit 5 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":200:1:200:15|Bit 6 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":200:1:200:15|Bit 7 of input waddr of instance ram256X16_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":167:1:167:15|Bit 0 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":167:1:167:15|Bit 1 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":167:1:167:15|Bit 2 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":167:1:167:15|Bit 3 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":167:1:167:15|Bit 4 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":167:1:167:15|Bit 5 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":167:1:167:15|Bit 6 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":167:1:167:15|Bit 7 of input waddr of instance ram256X16_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":134:1:134:15|Bit 0 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":134:1:134:15|Bit 1 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":134:1:134:15|Bit 2 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":134:1:134:15|Bit 3 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":134:1:134:15|Bit 4 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":134:1:134:15|Bit 5 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":134:1:134:15|Bit 6 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":134:1:134:15|Bit 7 of input waddr of instance ram256X16_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":101:1:101:15|Bit 0 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":101:1:101:15|Bit 1 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":101:1:101:15|Bit 2 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":101:1:101:15|Bit 3 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":101:1:101:15|Bit 4 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":101:1:101:15|Bit 5 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":101:1:101:15|Bit 6 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":101:1:101:15|Bit 7 of input waddr of instance ram256X16_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 0 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 1 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 2 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 3 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 4 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 5 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 6 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":68:1:68:15|Bit 7 of input waddr of instance ram256X16_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 03:28:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 03:28:41 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 03:28:41 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 11 03:28:42 2019

###########################################################]
Pre-mapping Report

# Sat May 11 03:28:42 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     51.2 MHz      19.518        inferred     Autoconstr_clkgroup_0     160  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Found inferred clock top|CLK_3P3_MHZ which controls 160 sequential elements including processor_zipi8.state_machine_i.interrupt_enable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 50MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 11 03:28:43 2019

###########################################################]
Map & Optimize Report

# Sat May 11 03:28:43 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":75:8:75:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":92:8:92:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":50:38:50:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM spm_with_output_reg_i.spm_ram.ram_s[7:0] (in view: work.zipi8(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found startup values on RAM instance spm_with_output_reg_i.spm_ram.ram_s[7:0]
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram3_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram4_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.two_banks_of_16_gp_reg_i.sy_bank.ram_s_ram4_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Unable to map RAM instance stack_ram_high.ram_s[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Unable to map RAM instance stack_ram_low.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM stack_ram_high.ram_s[7:0] (in view: work.stack(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM stack_ram_low.ram_s[7:0] (in view: work.stack(behavioral)) is 32 words by 8 bits.
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 768 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|Removing sequential instance processor_zipi8.stack_i.shadow_carry_flag[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram0_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram1_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram2_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram3_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram4_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram5_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram6_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram7_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram8_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram9_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram10_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram11_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram12_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram13_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram14_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram15_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram16_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram17_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram18_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram19_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram20_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram21_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram22_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram23_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram24_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram25_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram26_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram27_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram28_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram29_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram30_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_low.ram_s.stack_ram_low.ram_s_ram31_[3] (in view: work.top(behavioral)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 165MB peak: 175MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 175MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 175MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 175MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 175MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram0_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram1_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram2_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram3_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram4_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram5_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram6_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram7_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram8_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram9_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram10_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram11_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram12_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram13_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram14_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram15_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram16_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram17_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram18_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram19_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram20_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram21_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram22_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram23_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram24_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram25_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram26_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram27_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram28_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram29_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram30_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.stack_i.stack_ram_high.ram_s.stack_ram_high.ram_s_ram31_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[11] (in view: work.top(behavioral)) because it does not drive other instances.
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 704 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 175MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 189MB peak: 191MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -7.99ns		1505 /       793
   2		0h:00m:04s		    -7.99ns		1273 /       793
   3		0h:00m:04s		    -6.59ns		1273 /       793
   4		0h:00m:04s		    -6.59ns		1273 /       793

   5		0h:00m:05s		    -6.59ns		1335 /       793
   6		0h:00m:05s		    -6.59ns		1335 /       793

@N: FX271 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":58:3:58:7|Replicating instance test_program.douta_1_7[7] (in view: work.top(behavioral)) with 25 loads 1 time to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   7		0h:00m:05s		    -5.19ns		1351 /       793
   8		0h:00m:06s		    -5.19ns		1351 /       793
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:6:36:16|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|SB_GB inserted on the net processor_zipi8.internal_reset.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 203MB peak: 205MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 204MB peak: 205MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 813 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               813        processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 172MB peak: 205MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 205MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 200MB peak: 205MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 198MB peak: 205MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 27.67ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat May 11 03:28:51 2019
#


Top view:               top
Requested Frequency:    36.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.883

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     36.1 MHz      30.7 MHz      27.669        32.552        -4.883     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  27.669      -4.883  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                        Arrival           
Instance                         Reference           Type             Pin          Net           Time        Slack 
                                 Clock                                                                             
-------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst0     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[4]     douta0[4]     0.920       -4.883
test_program.ram256X16_inst1     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[4]     douta1[4]     0.920       -4.852
test_program.ram256X16_inst4     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[4]     douta4[4]     0.920       -4.790
test_program.ram256X16_inst5     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[4]     douta5[4]     0.920       -4.759
test_program.ram256X16_inst0     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[8]     douta0[8]     0.920       -4.521
test_program.ram256X16_inst1     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[8]     douta1[8]     0.920       -4.490
test_program.ram256X16_inst0     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[9]     douta0[9]     0.920       -4.449
test_program.ram256X16_inst4     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[8]     douta4[8]     0.920       -4.428
test_program.ram256X16_inst1     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[9]     douta1[9]     0.920       -4.418
test_program.ram256X16_inst5     top|CLK_3P3_MHZ     SB_RAM256x16     RDATA[8]     douta5[8]     0.920       -4.397
===================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                             Required           
Instance                                                                 Reference           Type          Pin     Net                        Time         Slack 
                                                                         Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF        D       N_1173_i                   27.514       -4.883
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[2]     top|CLK_3P3_MHZ     SB_DFF        D       N_1168_i                   27.514       -3.171
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     top|CLK_3P3_MHZ     SB_DFF        D       N_1169_i                   27.514       -3.171
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     top|CLK_3P3_MHZ     SB_DFF        D       N_1170_i                   27.514       -3.171
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     top|CLK_3P3_MHZ     SB_DFF        D       N_1172_i                   27.514       -3.098
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF        D       N_1171_i                   27.514       -3.067
processor_zipi8.program_counter_i.pc_esr[8]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_1163_i                   27.514       -1.118
processor_zipi8.program_counter_i.pc_esr[9]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_1164_i                   27.514       -1.118
processor_zipi8.program_counter_i.pc_esr[10]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_1165_i                   27.514       -0.921
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[0]     top|CLK_3P3_MHZ     SB_DFF        D       arith_logical_value[0]     27.514       0.853 
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      27.669
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.514

    - Propagation time:                      32.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.883

    Number of logic level(s):                15
    Starting point:                          test_program.ram256X16_inst0 / RDATA[4]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst0                                                   SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
douta0[4]                                                                      Net              -            -       2.259     -           1         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          I2           In      -         3.179       -         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          O            Out     0.558     3.737       -         
douta_1_3_ns_1[4]                                                              Net              -            -       1.371     -           1         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          I3           In      -         5.108       -         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          O            Out     0.465     5.573       -         
ram256X16_inst2_RNITE6H1_0                                                     Net              -            -       1.371     -           9         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          I1           In      -         6.944       -         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          O            Out     0.589     7.533       -         
instruction[4]                                                                 Net              -            -       1.371     -           122       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_am[3]          SB_LUT4          I0           In      -         8.904       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_am[3]          SB_LUT4          O            Out     0.661     9.566       -         
ramout_3_am[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          I0           In      -         10.937      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          O            Out     0.661     11.598      -         
ramout_7_ns_1[3]                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          I3           In      -         12.969      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          O            Out     0.465     13.434      -         
ramout_7_ns[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          I1           In      -         14.805      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          O            Out     0.589     15.395      -         
ramout_31_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          I3           In      -         16.766      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          O            Out     0.465     17.231      -         
sy[3]                                                                          Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          I2           In      -         18.602      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          O            Out     0.558     19.160      -         
port_id[3]                                                                     Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          I2           In      -         20.531      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          O            Out     0.558     21.089      -         
half_arith_logical_3[3]                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          I2           In      -         22.460      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          O            Out     0.517     22.977      -         
half_arith_logical_x1[3]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          I2           In      -         24.348      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          O            Out     0.517     24.865      -         
half_arith_logical_0[3]                                                        Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          I0           In      -         26.235      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          O            Out     0.661     26.897      -         
arith_logical_result_RNO_3[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          I1           In      -         28.268      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          O            Out     0.589     28.857      -         
arith_logical_result_RNO_0[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          I0           In      -         30.228      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          O            Out     0.661     30.890      -         
N_1173_i                                                                       Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]           SB_DFF           D            In      -         32.397      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 32.552 is 9.592(29.5%) logic and 22.960(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      27.669
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.514

    - Propagation time:                      32.366
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.852

    Number of logic level(s):                15
    Starting point:                          test_program.ram256X16_inst1 / RDATA[4]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst1                                                   SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
douta1[4]                                                                      Net              -            -       2.259     -           1         
test_program.ram256X16_inst1_RNI0G6Q_0                                         SB_LUT4          I2           In      -         3.179       -         
test_program.ram256X16_inst1_RNI0G6Q_0                                         SB_LUT4          O            Out     0.558     3.737       -         
douta_1_6_ns_1[4]                                                              Net              -            -       1.371     -           1         
test_program.ram256X16_inst3_RNI1F6H1_0                                        SB_LUT4          I3           In      -         5.108       -         
test_program.ram256X16_inst3_RNI1F6H1_0                                        SB_LUT4          O            Out     0.465     5.573       -         
ram256X16_inst3_RNI1F6H1_0                                                     Net              -            -       1.371     -           5         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          I2           In      -         6.944       -         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          O            Out     0.558     7.502       -         
instruction[4]                                                                 Net              -            -       1.371     -           122       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_am[3]          SB_LUT4          I0           In      -         8.873       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_am[3]          SB_LUT4          O            Out     0.661     9.535       -         
ramout_3_am[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          I0           In      -         10.906      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          O            Out     0.661     11.567      -         
ramout_7_ns_1[3]                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          I3           In      -         12.938      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          O            Out     0.465     13.403      -         
ramout_7_ns[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          I1           In      -         14.774      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          O            Out     0.589     15.364      -         
ramout_31_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          I3           In      -         16.735      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          O            Out     0.465     17.200      -         
sy[3]                                                                          Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          I2           In      -         18.571      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          O            Out     0.558     19.129      -         
port_id[3]                                                                     Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          I2           In      -         20.500      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          O            Out     0.558     21.058      -         
half_arith_logical_3[3]                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          I2           In      -         22.429      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          O            Out     0.517     22.946      -         
half_arith_logical_x1[3]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          I2           In      -         24.317      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          O            Out     0.517     24.833      -         
half_arith_logical_0[3]                                                        Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          I0           In      -         26.204      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          O            Out     0.661     26.866      -         
arith_logical_result_RNO_3[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          I1           In      -         28.237      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          O            Out     0.589     28.826      -         
arith_logical_result_RNO_0[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          I0           In      -         30.197      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          O            Out     0.661     30.859      -         
N_1173_i                                                                       Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]           SB_DFF           D            In      -         32.366      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 32.521 is 9.561(29.4%) logic and 22.960(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      27.669
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.514

    - Propagation time:                      32.366
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.852

    Number of logic level(s):                15
    Starting point:                          test_program.ram256X16_inst0 / RDATA[4]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst0                                                   SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
douta0[4]                                                                      Net              -            -       2.259     -           1         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          I2           In      -         3.179       -         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          O            Out     0.558     3.737       -         
douta_1_3_ns_1[4]                                                              Net              -            -       1.371     -           1         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          I3           In      -         5.108       -         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          O            Out     0.465     5.573       -         
ram256X16_inst2_RNITE6H1_0                                                     Net              -            -       1.371     -           9         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          I1           In      -         6.944       -         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          O            Out     0.589     7.533       -         
instruction[4]                                                                 Net              -            -       1.371     -           122       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_10_am[3]         SB_LUT4          I0           In      -         8.904       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_10_am[3]         SB_LUT4          O            Out     0.661     9.566       -         
ramout_10_am[3]                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns_1[3]       SB_LUT4          I0           In      -         10.937      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns_1[3]       SB_LUT4          O            Out     0.661     11.598      -         
ramout_14_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns[3]         SB_LUT4          I3           In      -         12.969      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns[3]         SB_LUT4          O            Out     0.465     13.434      -         
ramout_14_ns[3]                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          I2           In      -         14.805      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          O            Out     0.558     15.364      -         
ramout_31_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          I3           In      -         16.735      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          O            Out     0.465     17.200      -         
sy[3]                                                                          Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          I2           In      -         18.571      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          O            Out     0.558     19.129      -         
port_id[3]                                                                     Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          I2           In      -         20.500      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          O            Out     0.558     21.058      -         
half_arith_logical_3[3]                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          I2           In      -         22.429      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          O            Out     0.517     22.946      -         
half_arith_logical_x1[3]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          I2           In      -         24.317      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          O            Out     0.517     24.833      -         
half_arith_logical_0[3]                                                        Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          I0           In      -         26.204      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          O            Out     0.661     26.866      -         
arith_logical_result_RNO_3[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          I1           In      -         28.237      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          O            Out     0.589     28.826      -         
arith_logical_result_RNO_0[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          I0           In      -         30.197      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          O            Out     0.661     30.859      -         
N_1173_i                                                                       Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]           SB_DFF           D            In      -         32.366      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 32.521 is 9.561(29.4%) logic and 22.960(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      27.669
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.514

    - Propagation time:                      32.334
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.821

    Number of logic level(s):                15
    Starting point:                          test_program.ram256X16_inst1 / RDATA[4]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst1                                                   SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
douta1[4]                                                                      Net              -            -       2.259     -           1         
test_program.ram256X16_inst1_RNI0G6Q_0                                         SB_LUT4          I2           In      -         3.179       -         
test_program.ram256X16_inst1_RNI0G6Q_0                                         SB_LUT4          O            Out     0.558     3.737       -         
douta_1_6_ns_1[4]                                                              Net              -            -       1.371     -           1         
test_program.ram256X16_inst3_RNI1F6H1_0                                        SB_LUT4          I3           In      -         5.108       -         
test_program.ram256X16_inst3_RNI1F6H1_0                                        SB_LUT4          O            Out     0.465     5.573       -         
ram256X16_inst3_RNI1F6H1_0                                                     Net              -            -       1.371     -           5         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          I2           In      -         6.944       -         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          O            Out     0.558     7.502       -         
instruction[4]                                                                 Net              -            -       1.371     -           122       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_10_am[3]         SB_LUT4          I0           In      -         8.873       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_10_am[3]         SB_LUT4          O            Out     0.661     9.535       -         
ramout_10_am[3]                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns_1[3]       SB_LUT4          I0           In      -         10.906      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns_1[3]       SB_LUT4          O            Out     0.661     11.567      -         
ramout_14_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns[3]         SB_LUT4          I3           In      -         12.938      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_14_ns[3]         SB_LUT4          O            Out     0.465     13.403      -         
ramout_14_ns[3]                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          I2           In      -         14.774      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          O            Out     0.558     15.332      -         
ramout_31_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          I3           In      -         16.703      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          O            Out     0.465     17.169      -         
sy[3]                                                                          Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          I2           In      -         18.540      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          O            Out     0.558     19.098      -         
port_id[3]                                                                     Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          I2           In      -         20.469      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          O            Out     0.558     21.027      -         
half_arith_logical_3[3]                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          I2           In      -         22.398      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          O            Out     0.517     22.915      -         
half_arith_logical_x1[3]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          I2           In      -         24.285      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          O            Out     0.517     24.802      -         
half_arith_logical_0[3]                                                        Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          I0           In      -         26.173      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          O            Out     0.661     26.835      -         
arith_logical_result_RNO_3[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          I1           In      -         28.206      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          O            Out     0.589     28.795      -         
arith_logical_result_RNO_0[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          I0           In      -         30.166      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          O            Out     0.661     30.828      -         
N_1173_i                                                                       Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]           SB_DFF           D            In      -         32.334      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 32.490 is 9.530(29.3%) logic and 22.960(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      27.669
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.514

    - Propagation time:                      32.324
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.810

    Number of logic level(s):                15
    Starting point:                          test_program.ram256X16_inst0 / RDATA[4]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
test_program.ram256X16_inst0                                                   SB_RAM256x16     RDATA[4]     Out     0.920     0.920       -         
douta0[4]                                                                      Net              -            -       2.259     -           1         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          I2           In      -         3.179       -         
test_program.ram256X16_inst0_RNIUF6Q_0                                         SB_LUT4          O            Out     0.558     3.737       -         
douta_1_3_ns_1[4]                                                              Net              -            -       1.371     -           1         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          I3           In      -         5.108       -         
test_program.ram256X16_inst2_RNITE6H1_0                                        SB_LUT4          O            Out     0.465     5.573       -         
ram256X16_inst2_RNITE6H1_0                                                     Net              -            -       1.371     -           9         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          I1           In      -         6.944       -         
test_program.ram256X16_inst3_RNIOEB73                                          SB_LUT4          O            Out     0.589     7.533       -         
instruction[4]                                                                 Net              -            -       1.371     -           122       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_bm[3]          SB_LUT4          I0           In      -         8.904       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_3_bm[3]          SB_LUT4          O            Out     0.661     9.566       -         
ramout_3_bm[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          I1           In      -         10.937      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns_1[3]        SB_LUT4          O            Out     0.589     11.526      -         
ramout_7_ns_1[3]                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          I3           In      -         12.897      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_7_ns[3]          SB_LUT4          O            Out     0.465     13.362      -         
ramout_7_ns[3]                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          I1           In      -         14.733      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns_1[3]       SB_LUT4          O            Out     0.589     15.322      -         
ramout_31_ns_1[3]                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          I3           In      -         16.693      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s.ramout_31_ns[3]         SB_LUT4          O            Out     0.465     17.158      -         
sy[3]                                                                          Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          I2           In      -         18.529      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_4[0]                 SB_LUT4          O            Out     0.558     19.087      -         
port_id[3]                                                                     Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          I2           In      -         20.459      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[3]           SB_LUT4          O            Out     0.558     21.017      -         
half_arith_logical_3[3]                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          I2           In      -         22.388      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[3]          SB_LUT4          O            Out     0.517     22.904      -         
half_arith_logical_x1[3]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          I2           In      -         24.275      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[3]          SB_LUT4          O            Out     0.517     24.792      -         
half_arith_logical_0[3]                                                        Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          I0           In      -         26.163      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]     SB_LUT4          O            Out     0.661     26.825      -         
arith_logical_result_RNO_3[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          I1           In      -         28.196      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[7]     SB_LUT4          O            Out     0.589     28.785      -         
arith_logical_result_RNO_0[7]                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          I0           In      -         30.156      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]       SB_LUT4          O            Out     0.661     30.817      -         
N_1173_i                                                                       Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]           SB_DFF           D            In      -         32.324      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 32.479 is 9.519(29.3%) logic and 22.960(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 205MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 205MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             23 uses
SB_DFF          37 uses
SB_DFFE         704 uses
SB_DFFESR       10 uses
SB_DFFSR        41 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM2048x2    1 use
SB_RAM256x16    9 uses
VCC             23 uses
SB_LUT4         1369 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   793 (61%)

RAM/ROM usage summary
Block Rams : 10 of 16 (62%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 1369 (106%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1369 = 1369 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 32MB peak: 205MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Sat May 11 03:28:51 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf " "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist" "-pQN84" "-yD:/workspace/icecube2/zipi8/constraints/top_io.pcf " "-sD:\workspace\icecube2\zipi8\constraints\timing.sdc " -c --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf...
Design LUT Count (1369) exceeded Device LUT Count (1280)
Error: Design Feasibility Failed
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:29:49 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
WARNING - synthesis: src/program_memory.vhd(6): 'components' is not compiled in library sb_ice40_components_syn. VHDL-1240
INFO - synthesis: src/program_memory.vhd(9): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(21): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(68): sb_ram256x16 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:36:40 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(8): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(20): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(67): sb_ram256x16 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:39:20 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
WARNING - synthesis: src/program_memory.vhd(4): 'vital_primitives' is not compiled in library ieee. VHDL-1240
WARNING - synthesis: src/program_memory.vhd(5): 'vital_timing' is not compiled in library ieee. VHDL-1240
WARNING - synthesis: src/program_memory.vhd(6): 'std_logic_sbt' is not compiled in library work. VHDL-1240
INFO - synthesis: src/program_memory.vhd(11): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(23): analyzing architecture behavioral. VHDL-1010
INFO - synthesis: src/program_memory.vhd(133): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(53): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(166): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(53): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(199): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(53): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(232): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(53): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(265): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(53): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(298): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(53): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(331): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(53): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(364): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(53): waddr is declared here. VHDL-1259
ERROR - synthesis: src/program_memory.vhd(366): sb_ram2048x2 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:39:38 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(9): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(21): analyzing architecture behavioral. VHDL-1010
INFO - synthesis: src/program_memory.vhd(131): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(51): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(164): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(51): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(197): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(51): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(230): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(51): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(263): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(51): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(296): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(51): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(329): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(51): waddr is declared here. VHDL-1259
INFO - synthesis: src/program_memory.vhd(362): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(51): waddr is declared here. VHDL-1259
ERROR - synthesis: src/program_memory.vhd(364): sb_ram2048x2 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:40:45 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(9): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(21): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: src/program_memory.vhd(364): sb_ram2048x2 is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:41:33 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(9): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(21): analyzing architecture behavioral. VHDL-1010
INFO - synthesis: src/program_memory.vhd(430): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(86): waddr is declared here. VHDL-1259
unit top is not yet analyzed. VHDL-1485
src/top.vhd(34): executing top(Behavioral)

WARNING - synthesis: src/top.vhd(81): using initial value "00000000" for in_port since it is never assigned. VHDL-1303
WARNING - synthesis: src/top.vhd(40): replacing existing netlist top(Behavioral). VHDL-1205
Top module name (VHDL): top
Last elaborated design is top(Behavioral)
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Initial value found on net address[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bram_enable will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx_addr4_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net run_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net internal_reset_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net t_state_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net t_state_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net interrupt_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net active_interrupt_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net loadstar_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net int_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net regbank_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bank_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pop_stack will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net push_stack will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_move_is_valid will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net returni_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net move_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_carry_in will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_mux_sel_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_mux_sel_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net flag_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net register_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net flag_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net register_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net k_write_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net read_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net write_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strobe_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net lower_parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net upper_parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_carry_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net drive_carry_in_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net lower_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net use_zero_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net middle_zero_sel will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_middle_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net upper_zero_sel will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net zero_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical_7 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_in_bit will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[0] will be ignored due to unrecognized driver type
WARNING - synthesis: src/state_machine.vhd(84): Register \processor_zipi8/state_machine_i/sync_sleep_118 is stuck at Zero. VDB-5013



######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_low/WCLK_I_0 on net : \processor_zipi8/stack_i/stack_ram_low/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_low/ADDR_4__I_0 on net : \processor_zipi8/stack_i/stack_ram_low/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_high/WCLK_I_0 on net : \processor_zipi8/stack_i/stack_ram_high/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_high/ADDR_4__I_0 on net : \processor_zipi8/stack_i/stack_ram_high/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/WCLK_I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ADDR_RD_4__I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/spm_with_output_reg_i/spm_ram/WCLK_I_0 on net : \processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/spm_with_output_reg_i/spm_ram/ADDR_7__I_0 on net : \processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/WCLK_I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ADDR_4__I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s

######## Found 5 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : n342
######## Mapping RTL RAM n342 to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM n339 to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n340 to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

WARNING - synthesis: No suitable device RAM type or available RAMs found.
WARNING - synthesis: No suitable device RAM type or available RAMs found.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/internal_reset_117 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/run_116 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/flags_i/shift_carry_421 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/flags_i/carry_flag_422 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/shift_and_rotate_operations_i/shift_rotate_result_i0 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/shift_and_rotate_operations_i/shift_rotate_result_i6 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/t_state_i2 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : zipi8_Implmnt/zipi8.scf

WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 577 of 1280 (45 % )
SB_DFF => 548
SB_DFFESR => 12
SB_DFFESS => 1
SB_DFFSR => 12
SB_DFFSS => 4
SB_GB_IO => 1
SB_IO => 2
SB_LUT4 => 1229
SB_RAM2048x2 => 1
SB_RAM256x16 => 8
SB_RAM512x8 => 3
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_3P3_MHZ_c, loads : 569
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : processor_zipi8/register_bank_control_i/sx_addr_4, loads : 401
  Net : test_program/instruction_9, loads : 113
  Net : test_program/instruction_5, loads : 102
  Net : test_program/instruction_8, loads : 86
  Net : test_program/instruction_4, loads : 84
  Net : processor_zipi8/mux_outputs_from_alu_spm_input_ports_i/alu_result_7, loads : 63
  Net : processor_zipi8/mux_outputs_from_alu_spm_input_ports_i/alu_result_6, loads : 63
  Net : processor_zipi8/mux_outputs_from_alu_spm_input_ports_i/alu_result_5, loads : 63
  Net : processor_zipi8/mux_outputs_from_alu_spm_input_ports_i/alu_result_4, loads : 63
  Net : processor_zipi8/mux_outputs_from_alu_spm_input_ports_i/alu_result_3, loads : 63
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_3P3_MHZ_c]           |    1.000 MHz|   34.468 MHz|    18  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 72.516  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.891  secs
--------------------------------------------------------------
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 11 03:41:56 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/ram.vhd
VHDL library = work
VHDL design file = src/ram32m_behav.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram.vhd. VHDL-1481
INFO - synthesis: src/ram.vhd(34): analyzing entity ram. VHDL-1012
INFO - synthesis: src/ram.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/ram32m_behav.vhd. VHDL-1481
INFO - synthesis: src/ram32m_behav.vhd(34): analyzing entity ram32m_behav. VHDL-1012
INFO - synthesis: src/ram32m_behav.vhd(47): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(34): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(9): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(21): analyzing architecture behavioral. VHDL-1010
INFO - synthesis: src/program_memory.vhd(427): input pin waddr has no actual or default value. VHDL-9000
INFO - synthesis: src/program_memory.vhd(85): waddr is declared here. VHDL-1259
unit top is not yet analyzed. VHDL-1485
src/top.vhd(34): executing top(Behavioral)

WARNING - synthesis: src/top.vhd(81): using initial value "00000000" for in_port since it is never assigned. VHDL-1303
WARNING - synthesis: src/top.vhd(40): replacing existing netlist top(Behavioral). VHDL-1205
Top module name (VHDL): top
Last elaborated design is top(Behavioral)
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Initial value found on net address[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bram_enable will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx_addr4_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net run_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net internal_reset_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net t_state_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net t_state_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net interrupt_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net active_interrupt_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net loadstar_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net int_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net regbank_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bank_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pop_stack will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net push_stack will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_move_is_valid will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net returni_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net move_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_carry_in will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_mux_sel_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_mux_sel_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net flag_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net register_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net flag_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net register_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net k_write_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net read_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net write_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strobe_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net lower_parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net upper_parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_carry_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net drive_carry_in_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net lower_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net use_zero_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net middle_zero_sel will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_middle_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net upper_zero_sel will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net zero_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical_7 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_in_bit will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[0] will be ignored due to unrecognized driver type
WARNING - synthesis: src/state_machine.vhd(84): Register \processor_zipi8/state_machine_i/sync_sleep_118 is stuck at Zero. VDB-5013



######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_low/WCLK_I_0 on net : \processor_zipi8/stack_i/stack_ram_low/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_low/ADDR_4__I_0 on net : \processor_zipi8/stack_i/stack_ram_low/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_high/WCLK_I_0 on net : \processor_zipi8/stack_i/stack_ram_high/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/stack_i/stack_ram_high/ADDR_4__I_0 on net : \processor_zipi8/stack_i/stack_ram_high/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/WCLK_I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ADDR_RD_4__I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/spm_with_output_reg_i/spm_ram/WCLK_I_0 on net : \processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/spm_with_output_reg_i/spm_ram/ADDR_7__I_0 on net : \processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/WCLK_I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s

######## Pruned 1 high address bits on RAM Instance : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ADDR_4__I_0 on net : \processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s

######## Found 5 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : n342
######## Mapping RTL RAM n342 to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM n339 to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n340 to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

WARNING - synthesis: No suitable device RAM type or available RAMs found.
WARNING - synthesis: No suitable device RAM type or available RAMs found.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/internal_reset_117 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/run_116 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/flags_i/shift_carry_421 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/flags_i/carry_flag_422 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/shift_and_rotate_operations_i/shift_rotate_result_i0 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/shift_and_rotate_operations_i/shift_rotate_result_i6 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/t_state_i2 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : zipi8_Implmnt/zipi8.scf

WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 577 of 1280 (45 % )
SB_DFF => 548
SB_DFFESR => 12
SB_DFFESS => 1
SB_DFFSR => 12
SB_DFFSS => 4
SB_GB_IO => 1
SB_IO => 2
SB_LUT4 => 1229
SB_RAM2048x2 => 1
SB_RAM256x16 => 8
SB_RAM512x8 => 3
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_3P3_MHZ_c, loads : 569
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : processor_zipi8/register_bank_control_i/sx_addr_4, loads : 401
  Net : test_program/instruction_9, loads : 113
  Net : test_program/instruction_5, loads : 102
  Net : test_program/instruction_8, loads : 86
  Net : test_program/instruction_4, loads : 84
  Net : processor_zipi8/mux_outputs_from_alu_spm_input_ports_i/alu_result_7, loads : 63
  Net : processor_zipi8/mux_outputs_from_alu_spm_input_ports_i/alu_result_6, loads : 63
  Net : processor_zipi8/mux_outputs_from_alu_spm_input_ports_i/alu_result_5, loads : 63
  Net : processor_zipi8/mux_outputs_from_alu_spm_input_ports_i/alu_result_4, loads : 63
  Net : processor_zipi8/mux_outputs_from_alu_spm_input_ports_i/alu_result_3, loads : 63
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_3P3_MHZ_c]           |    1.000 MHz|   34.468 MHz|    18  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 72.633  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.875  secs
--------------------------------------------------------------
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf " "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist" "-pQN84" "-yD:/workspace/icecube2/zipi8/constraints/top_io.pcf " "-sD:\workspace\icecube2\zipi8\constraints\timing.sdc " -c --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf...
Parsing constraint file: D:/workspace/icecube2/zipi8/constraints/top_io.pcf ...
start to read sdc/scf file D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.scf
sdc_reader OK D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.scf
start to read sdc/scf file D:\workspace\icecube2\zipi8\constraints\timing.sdc 
sdc_reader OK D:\workspace\icecube2\zipi8\constraints\timing.sdc 
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM2048x2 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity CLK_3P3_MHZ_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity BTN1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal processor_zipi8.stack_i.stack_ram_low.n3391:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.stack_i.stack_ram_low.n3391:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.spm_with_output_reg_i.spm_ram.n3420:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.spm_with_output_reg_i.spm_ram.n3420:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.stack_i.stack_ram_high.n3402:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.stack_i.stack_ram_high.n3402:WCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package QN84 --deviceMarketName iCE40LP1K --sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" --effort_level std --out-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top --outdir D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1229
    Number of DFFs      	:	577
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	3
    Number of ROMs      	:	9
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 161, available in device = 160

Design Statistics after Packing
    Number of LUTs      	:	1253
    Number of DFFs      	:	577
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	577
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	676
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1253/1280
    PLBs                        :	158/160
    BRAMs                       :	12/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 4.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.6 (sec)

Final Design Statistics
    Number of LUTs      	:	1253
    Number of DFFs      	:	577
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	3
    Number of ROMs      	:	9
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1253/1280
    PLBs                        :	159/160
    BRAMs                       :	12/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK_3P3_MHZ_main | Frequency: 32.48 MHz | Target: 3.30 MHz
Clock: top|CLK_3P3_MHZ | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --package QN84 --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4026
used logic cells: 1253
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --package QN84 --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4026
used logic cells: 1253
Translating sdc file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\router" --sdf_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\router --sdf_file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1452 
I1212: Iteration  1 :   304 unrouted : 2 seconds
I1212: Iteration  2 :    85 unrouted : 1 seconds
I1212: Iteration  3 :    23 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/workspace/icecube2/zipi8/zipi8_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/workspace/icecube2/zipi8/zipi8_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" --sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib --sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 13 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP1K --package QN84 --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
Initializing timer and loading data ...
Timer loaded summary data. Total time 0(sec)
