// Seed: 4128051701
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    module_0,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout supply0 id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always force id_5 = -1'h0;
  assign id_12 = 1'b0;
  logic id_28;
endmodule
module module_1 #(
    parameter id_13 = 32'd55,
    parameter id_8  = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  inout wire _id_13;
  inout wire id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_4,
      id_4,
      id_12,
      id_9,
      id_6,
      id_11,
      id_11,
      id_4,
      id_4,
      id_11,
      id_5,
      id_4,
      id_4,
      id_6,
      id_6,
      id_9,
      id_6,
      id_15,
      id_5,
      id_10,
      id_11,
      id_11,
      id_12,
      id_10,
      id_6
  );
  output wire id_10;
  output wire id_9;
  output wire _id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_16;
  ;
  logic [-1 'd0 : id_8] id_17;
  ;
  assign id_7[id_13] = 1'd0 ? id_6 - id_2 : id_16;
endmodule
