;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* DMA */
DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA__DRQ_NUMBER EQU 10
DMA__NUMBEROF_TDS EQU 0
DMA__PRIORITY EQU 2
DMA__TERMIN_EN EQU 0
DMA__TERMIN_SEL EQU 0
DMA__TERMOUT0_EN EQU 0
DMA__TERMOUT0_SEL EQU 0
DMA__TERMOUT1_EN EQU 0
DMA__TERMOUT1_SEL EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000400

/* LED */
LED__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LED__0__MASK EQU 0x80
LED__0__PC EQU CYREG_PRT1_PC7
LED__0__PORT EQU 1
LED__0__SHIFT EQU 7
LED__AG EQU CYREG_PRT1_AG
LED__AMUX EQU CYREG_PRT1_AMUX
LED__BIE EQU CYREG_PRT1_BIE
LED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED__BYP EQU CYREG_PRT1_BYP
LED__CTL EQU CYREG_PRT1_CTL
LED__DM0 EQU CYREG_PRT1_DM0
LED__DM1 EQU CYREG_PRT1_DM1
LED__DM2 EQU CYREG_PRT1_DM2
LED__DR EQU CYREG_PRT1_DR
LED__INP_DIS EQU CYREG_PRT1_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT1_LCD_EN
LED__MASK EQU 0x80
LED__PORT EQU 1
LED__PRT EQU CYREG_PRT1_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 7
LED__SLW EQU CYREG_PRT1_SLW
LED_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_1__0__MASK EQU 0x02
LED_1__0__PC EQU CYREG_PRT2_PC1
LED_1__0__PORT EQU 2
LED_1__0__SHIFT EQU 1
LED_1__AG EQU CYREG_PRT2_AG
LED_1__AMUX EQU CYREG_PRT2_AMUX
LED_1__BIE EQU CYREG_PRT2_BIE
LED_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_1__BYP EQU CYREG_PRT2_BYP
LED_1__CTL EQU CYREG_PRT2_CTL
LED_1__DM0 EQU CYREG_PRT2_DM0
LED_1__DM1 EQU CYREG_PRT2_DM1
LED_1__DM2 EQU CYREG_PRT2_DM2
LED_1__DR EQU CYREG_PRT2_DR
LED_1__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_1__MASK EQU 0x02
LED_1__PORT EQU 2
LED_1__PRT EQU CYREG_PRT2_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_1__PS EQU CYREG_PRT2_PS
LED_1__SHIFT EQU 1
LED_1__SLW EQU CYREG_PRT2_SLW

/* TONE */
TONE__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
TONE__0__MASK EQU 0x40
TONE__0__PC EQU CYREG_PRT2_PC6
TONE__0__PORT EQU 2
TONE__0__SHIFT EQU 6
TONE__AG EQU CYREG_PRT2_AG
TONE__AMUX EQU CYREG_PRT2_AMUX
TONE__BIE EQU CYREG_PRT2_BIE
TONE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TONE__BYP EQU CYREG_PRT2_BYP
TONE__CTL EQU CYREG_PRT2_CTL
TONE__DM0 EQU CYREG_PRT2_DM0
TONE__DM1 EQU CYREG_PRT2_DM1
TONE__DM2 EQU CYREG_PRT2_DM2
TONE__DR EQU CYREG_PRT2_DR
TONE__INP_DIS EQU CYREG_PRT2_INP_DIS
TONE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TONE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TONE__LCD_EN EQU CYREG_PRT2_LCD_EN
TONE__MASK EQU 0x40
TONE__PORT EQU 2
TONE__PRT EQU CYREG_PRT2_PRT
TONE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TONE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TONE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TONE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TONE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TONE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TONE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TONE__PS EQU CYREG_PRT2_PS
TONE__SHIFT EQU 6
TONE__SLW EQU CYREG_PRT2_SLW

/* AF_IN */
AF_IN__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
AF_IN__0__MASK EQU 0x08
AF_IN__0__PC EQU CYREG_PRT3_PC3
AF_IN__0__PORT EQU 3
AF_IN__0__SHIFT EQU 3
AF_IN__AG EQU CYREG_PRT3_AG
AF_IN__AMUX EQU CYREG_PRT3_AMUX
AF_IN__BIE EQU CYREG_PRT3_BIE
AF_IN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
AF_IN__BYP EQU CYREG_PRT3_BYP
AF_IN__CTL EQU CYREG_PRT3_CTL
AF_IN__DM0 EQU CYREG_PRT3_DM0
AF_IN__DM1 EQU CYREG_PRT3_DM1
AF_IN__DM2 EQU CYREG_PRT3_DM2
AF_IN__DR EQU CYREG_PRT3_DR
AF_IN__INP_DIS EQU CYREG_PRT3_INP_DIS
AF_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
AF_IN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
AF_IN__LCD_EN EQU CYREG_PRT3_LCD_EN
AF_IN__MASK EQU 0x08
AF_IN__PORT EQU 3
AF_IN__PRT EQU CYREG_PRT3_PRT
AF_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
AF_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
AF_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
AF_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
AF_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
AF_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
AF_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
AF_IN__PS EQU CYREG_PRT3_PS
AF_IN__SHIFT EQU 3
AF_IN__SLW EQU CYREG_PRT3_SLW

/* PGA_1 */
PGA_1_SC__BST EQU CYREG_SC2_BST
PGA_1_SC__CLK EQU CYREG_SC2_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x04
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x04
PGA_1_SC__CR0 EQU CYREG_SC2_CR0
PGA_1_SC__CR1 EQU CYREG_SC2_CR1
PGA_1_SC__CR2 EQU CYREG_SC2_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x04
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x04
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x04
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x04
PGA_1_SC__SW0 EQU CYREG_SC2_SW0
PGA_1_SC__SW10 EQU CYREG_SC2_SW10
PGA_1_SC__SW2 EQU CYREG_SC2_SW2
PGA_1_SC__SW3 EQU CYREG_SC2_SW3
PGA_1_SC__SW4 EQU CYREG_SC2_SW4
PGA_1_SC__SW6 EQU CYREG_SC2_SW6
PGA_1_SC__SW7 EQU CYREG_SC2_SW7
PGA_1_SC__SW8 EQU CYREG_SC2_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x04

/* ROT_A */
ROT_A__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
ROT_A__0__MASK EQU 0x10
ROT_A__0__PC EQU CYREG_PRT2_PC4
ROT_A__0__PORT EQU 2
ROT_A__0__SHIFT EQU 4
ROT_A__AG EQU CYREG_PRT2_AG
ROT_A__AMUX EQU CYREG_PRT2_AMUX
ROT_A__BIE EQU CYREG_PRT2_BIE
ROT_A__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ROT_A__BYP EQU CYREG_PRT2_BYP
ROT_A__CTL EQU CYREG_PRT2_CTL
ROT_A__DM0 EQU CYREG_PRT2_DM0
ROT_A__DM1 EQU CYREG_PRT2_DM1
ROT_A__DM2 EQU CYREG_PRT2_DM2
ROT_A__DR EQU CYREG_PRT2_DR
ROT_A__INP_DIS EQU CYREG_PRT2_INP_DIS
ROT_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ROT_A__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ROT_A__LCD_EN EQU CYREG_PRT2_LCD_EN
ROT_A__MASK EQU 0x10
ROT_A__PORT EQU 2
ROT_A__PRT EQU CYREG_PRT2_PRT
ROT_A__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ROT_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ROT_A__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ROT_A__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ROT_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ROT_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ROT_A__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ROT_A__PS EQU CYREG_PRT2_PS
ROT_A__SHIFT EQU 4
ROT_A__SLW EQU CYREG_PRT2_SLW

/* ROT_B */
ROT_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
ROT_B__0__MASK EQU 0x20
ROT_B__0__PC EQU CYREG_PRT2_PC5
ROT_B__0__PORT EQU 2
ROT_B__0__SHIFT EQU 5
ROT_B__AG EQU CYREG_PRT2_AG
ROT_B__AMUX EQU CYREG_PRT2_AMUX
ROT_B__BIE EQU CYREG_PRT2_BIE
ROT_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ROT_B__BYP EQU CYREG_PRT2_BYP
ROT_B__CTL EQU CYREG_PRT2_CTL
ROT_B__DM0 EQU CYREG_PRT2_DM0
ROT_B__DM1 EQU CYREG_PRT2_DM1
ROT_B__DM2 EQU CYREG_PRT2_DM2
ROT_B__DR EQU CYREG_PRT2_DR
ROT_B__INP_DIS EQU CYREG_PRT2_INP_DIS
ROT_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ROT_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ROT_B__LCD_EN EQU CYREG_PRT2_LCD_EN
ROT_B__MASK EQU 0x20
ROT_B__PORT EQU 2
ROT_B__PRT EQU CYREG_PRT2_PRT
ROT_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ROT_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ROT_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ROT_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ROT_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ROT_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ROT_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ROT_B__PS EQU CYREG_PRT2_PS
ROT_B__SHIFT EQU 5
ROT_B__SLW EQU CYREG_PRT2_SLW

/* VDAC8 */
VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_viDAC8__D EQU CYREG_DAC3_D
VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_viDAC8__TST EQU CYREG_DAC3_TST

/* AF_OUT */
AF_OUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
AF_OUT__0__MASK EQU 0x40
AF_OUT__0__PC EQU CYREG_PRT3_PC6
AF_OUT__0__PORT EQU 3
AF_OUT__0__SHIFT EQU 6
AF_OUT__AG EQU CYREG_PRT3_AG
AF_OUT__AMUX EQU CYREG_PRT3_AMUX
AF_OUT__BIE EQU CYREG_PRT3_BIE
AF_OUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
AF_OUT__BYP EQU CYREG_PRT3_BYP
AF_OUT__CTL EQU CYREG_PRT3_CTL
AF_OUT__DM0 EQU CYREG_PRT3_DM0
AF_OUT__DM1 EQU CYREG_PRT3_DM1
AF_OUT__DM2 EQU CYREG_PRT3_DM2
AF_OUT__DR EQU CYREG_PRT3_DR
AF_OUT__INP_DIS EQU CYREG_PRT3_INP_DIS
AF_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
AF_OUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
AF_OUT__LCD_EN EQU CYREG_PRT3_LCD_EN
AF_OUT__MASK EQU 0x40
AF_OUT__PORT EQU 3
AF_OUT__PRT EQU CYREG_PRT3_PRT
AF_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
AF_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
AF_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
AF_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
AF_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
AF_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
AF_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
AF_OUT__PS EQU CYREG_PRT3_PS
AF_OUT__SHIFT EQU 6
AF_OUT__SLW EQU CYREG_PRT3_SLW

/* Filter */
Filter_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Filter_DFB__COHER EQU CYREG_DFB0_COHER
Filter_DFB__CR EQU CYREG_DFB0_CR
Filter_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Filter_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Filter_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Filter_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Filter_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Filter_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Filter_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Filter_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Filter_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Filter_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Filter_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Filter_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Filter_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Filter_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Filter_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Filter_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Filter_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Filter_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Filter_DFB__PM_ACT_MSK EQU 0x10
Filter_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Filter_DFB__PM_STBY_MSK EQU 0x10
Filter_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Filter_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Filter_DFB__SEMA EQU CYREG_DFB0_SEMA
Filter_DFB__SR EQU CYREG_DFB0_SR
Filter_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Filter_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Filter_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Filter_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Filter_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Filter_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* MON_ISR */
MON_ISR__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
MON_ISR__0__MASK EQU 0x80
MON_ISR__0__PC EQU CYREG_PRT2_PC7
MON_ISR__0__PORT EQU 2
MON_ISR__0__SHIFT EQU 7
MON_ISR__AG EQU CYREG_PRT2_AG
MON_ISR__AMUX EQU CYREG_PRT2_AMUX
MON_ISR__BIE EQU CYREG_PRT2_BIE
MON_ISR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MON_ISR__BYP EQU CYREG_PRT2_BYP
MON_ISR__CTL EQU CYREG_PRT2_CTL
MON_ISR__DM0 EQU CYREG_PRT2_DM0
MON_ISR__DM1 EQU CYREG_PRT2_DM1
MON_ISR__DM2 EQU CYREG_PRT2_DM2
MON_ISR__DR EQU CYREG_PRT2_DR
MON_ISR__INP_DIS EQU CYREG_PRT2_INP_DIS
MON_ISR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MON_ISR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MON_ISR__LCD_EN EQU CYREG_PRT2_LCD_EN
MON_ISR__MASK EQU 0x80
MON_ISR__PORT EQU 2
MON_ISR__PRT EQU CYREG_PRT2_PRT
MON_ISR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MON_ISR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MON_ISR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MON_ISR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MON_ISR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MON_ISR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MON_ISR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MON_ISR__PS EQU CYREG_PRT2_PS
MON_ISR__SHIFT EQU 7
MON_ISR__SLW EQU CYREG_PRT2_SLW

/* Opamp_1 */
Opamp_1_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x08
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x08
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* Opamp_2 */
Opamp_2_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_2_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_2_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_2_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_2_ABuf__PM_ACT_MSK EQU 0x02
Opamp_2_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_2_ABuf__PM_STBY_MSK EQU 0x02
Opamp_2_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_2_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_2_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_2_ABuf__TR1 EQU CYREG_OPAMP1_TR1

/* Timer_1 */
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x01
USBUART_ep_1__INTC_NUMBER EQU 0
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x02
USBUART_ep_2__INTC_NUMBER EQU 1
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x04
USBUART_ep_3__INTC_NUMBER EQU 2
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* PI_KEY_0 */
PI_KEY_0__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
PI_KEY_0__0__MASK EQU 0x08
PI_KEY_0__0__PC EQU CYREG_PRT2_PC3
PI_KEY_0__0__PORT EQU 2
PI_KEY_0__0__SHIFT EQU 3
PI_KEY_0__AG EQU CYREG_PRT2_AG
PI_KEY_0__AMUX EQU CYREG_PRT2_AMUX
PI_KEY_0__BIE EQU CYREG_PRT2_BIE
PI_KEY_0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PI_KEY_0__BYP EQU CYREG_PRT2_BYP
PI_KEY_0__CTL EQU CYREG_PRT2_CTL
PI_KEY_0__DM0 EQU CYREG_PRT2_DM0
PI_KEY_0__DM1 EQU CYREG_PRT2_DM1
PI_KEY_0__DM2 EQU CYREG_PRT2_DM2
PI_KEY_0__DR EQU CYREG_PRT2_DR
PI_KEY_0__INP_DIS EQU CYREG_PRT2_INP_DIS
PI_KEY_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PI_KEY_0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PI_KEY_0__LCD_EN EQU CYREG_PRT2_LCD_EN
PI_KEY_0__MASK EQU 0x08
PI_KEY_0__PORT EQU 2
PI_KEY_0__PRT EQU CYREG_PRT2_PRT
PI_KEY_0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PI_KEY_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PI_KEY_0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PI_KEY_0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PI_KEY_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PI_KEY_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PI_KEY_0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PI_KEY_0__PS EQU CYREG_PRT2_PS
PI_KEY_0__SHIFT EQU 3
PI_KEY_0__SLW EQU CYREG_PRT2_SLW

/* PI_KEY_1 */
PI_KEY_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
PI_KEY_1__0__MASK EQU 0x04
PI_KEY_1__0__PC EQU CYREG_PRT2_PC2
PI_KEY_1__0__PORT EQU 2
PI_KEY_1__0__SHIFT EQU 2
PI_KEY_1__AG EQU CYREG_PRT2_AG
PI_KEY_1__AMUX EQU CYREG_PRT2_AMUX
PI_KEY_1__BIE EQU CYREG_PRT2_BIE
PI_KEY_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PI_KEY_1__BYP EQU CYREG_PRT2_BYP
PI_KEY_1__CTL EQU CYREG_PRT2_CTL
PI_KEY_1__DM0 EQU CYREG_PRT2_DM0
PI_KEY_1__DM1 EQU CYREG_PRT2_DM1
PI_KEY_1__DM2 EQU CYREG_PRT2_DM2
PI_KEY_1__DR EQU CYREG_PRT2_DR
PI_KEY_1__INP_DIS EQU CYREG_PRT2_INP_DIS
PI_KEY_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PI_KEY_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PI_KEY_1__LCD_EN EQU CYREG_PRT2_LCD_EN
PI_KEY_1__MASK EQU 0x04
PI_KEY_1__PORT EQU 2
PI_KEY_1__PRT EQU CYREG_PRT2_PRT
PI_KEY_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PI_KEY_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PI_KEY_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PI_KEY_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PI_KEY_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PI_KEY_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PI_KEY_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PI_KEY_1__PS EQU CYREG_PRT2_PS
PI_KEY_1__SHIFT EQU 2
PI_KEY_1__SLW EQU CYREG_PRT2_SLW

/* VREF_OUT */
VREF_OUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
VREF_OUT__0__MASK EQU 0x10
VREF_OUT__0__PC EQU CYREG_PRT3_PC4
VREF_OUT__0__PORT EQU 3
VREF_OUT__0__SHIFT EQU 4
VREF_OUT__AG EQU CYREG_PRT3_AG
VREF_OUT__AMUX EQU CYREG_PRT3_AMUX
VREF_OUT__BIE EQU CYREG_PRT3_BIE
VREF_OUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
VREF_OUT__BYP EQU CYREG_PRT3_BYP
VREF_OUT__CTL EQU CYREG_PRT3_CTL
VREF_OUT__DM0 EQU CYREG_PRT3_DM0
VREF_OUT__DM1 EQU CYREG_PRT3_DM1
VREF_OUT__DM2 EQU CYREG_PRT3_DM2
VREF_OUT__DR EQU CYREG_PRT3_DR
VREF_OUT__INP_DIS EQU CYREG_PRT3_INP_DIS
VREF_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
VREF_OUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
VREF_OUT__LCD_EN EQU CYREG_PRT3_LCD_EN
VREF_OUT__MASK EQU 0x10
VREF_OUT__PORT EQU 3
VREF_OUT__PRT EQU CYREG_PRT3_PRT
VREF_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
VREF_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
VREF_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
VREF_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
VREF_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
VREF_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
VREF_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
VREF_OUT__PS EQU CYREG_PRT3_PS
VREF_OUT__SHIFT EQU 4
VREF_OUT__SLW EQU CYREG_PRT3_SLW

/* ADC_DelSig */
ADC_DelSig_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_theACLK__INDEX EQU 0x00
ADC_DelSig_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_theACLK__PM_STBY_MSK EQU 0x01

/* Clock_2kHz */
Clock_2kHz__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2kHz__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2kHz__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2kHz__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2kHz__INDEX EQU 0x02
Clock_2kHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2kHz__PM_ACT_MSK EQU 0x04
Clock_2kHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2kHz__PM_STBY_MSK EQU 0x04

/* isr_filter */
isr_filter__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_filter__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_filter__INTC_MASK EQU 0x10000000
isr_filter__INTC_NUMBER EQU 28
isr_filter__INTC_PRIOR_NUM EQU 7
isr_filter__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_28
isr_filter__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_filter__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timerISR_1 */
timerISR_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
timerISR_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
timerISR_1__INTC_MASK EQU 0x20000
timerISR_1__INTC_NUMBER EQU 17
timerISR_1__INTC_PRIOR_NUM EQU 7
timerISR_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
timerISR_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
timerISR_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Status_Reg_1 */
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_1_sts_sts_reg__1__POS EQU 1
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Status_Reg_1_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_1_sts_sts_reg__2__POS EQU 2
Status_Reg_1_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_1_sts_sts_reg__3__POS EQU 3
Status_Reg_1_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_1_sts_sts_reg__4__POS EQU 4
Status_Reg_1_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_1_sts_sts_reg__5__POS EQU 5
Status_Reg_1_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_1_sts_sts_reg__6__POS EQU 6
Status_Reg_1_sts_sts_reg__7__MASK EQU 0x80
Status_Reg_1_sts_sts_reg__7__POS EQU 7
Status_Reg_1_sts_sts_reg__MASK EQU 0xFF
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB11_MSK
Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Status_Reg_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB11_ST

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_1_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_1_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_1_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_1_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_1_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_1_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_1_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

/* int_uartQueue */
int_uartQueue__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
int_uartQueue__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
int_uartQueue__INTC_MASK EQU 0x08
int_uartQueue__INTC_NUMBER EQU 3
int_uartQueue__INTC_PRIOR_NUM EQU 7
int_uartQueue__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
int_uartQueue__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
int_uartQueue__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000008
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x2000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
