Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar  1 17:20:10 2019
| Host         : DESKTOP-FQHR785 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mod_mul_with_oled_timing_summary_routed.rpt -pb mod_mul_with_oled_timing_summary_routed.pb -rpx mod_mul_with_oled_timing_summary_routed.rpx -warn_on_violation
| Design       : mod_mul_with_oled
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Debouncing/result_signal_del_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Debouncing/result_signal_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Drive_OLED_Screen/current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Drive_OLED_Screen/current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Drive_OLED_Screen/current_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Drive_OLED_Screen/current_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Drive_OLED_Screen/current_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Initialize/temp_fin_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: current_state_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: current_state_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: current_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.242        0.000                      0                  575        0.074        0.000                      0                  575       49.500        0.000                       0                   271  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                95.242        0.000                      0                  575        0.074        0.000                      0                  575       49.500        0.000                       0                   271  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       95.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.242ns  (required time - arrival time)
  Source:                 Initialize/after_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Initialize/delay_comp/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.499ns (31.916%)  route 3.198ns (68.084%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.705     5.467    Initialize/clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  Initialize/after_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.419     5.886 r  Initialize/after_state_reg[1]/Q
                         net (fo=2, routed)           0.819     6.705    Initialize/delay_comp/i__carry_i_4_0[1]
    SLICE_X89Y73         LUT5 (Prop_lut5_I3_O)        0.299     7.004 r  Initialize/delay_comp/i__carry_i_5/O
                         net (fo=3, routed)           1.083     8.087    Initialize/delay_comp/temp_delay_ms[6]
    SLICE_X90Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.211 r  Initialize/delay_comp/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.211    Initialize/delay_comp/i__carry_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.744 f  Initialize/delay_comp/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           1.297    10.040    Initialize/delay_comp/eqOp
    SLICE_X89Y76         LUT5 (Prop_lut5_I4_O)        0.124    10.164 r  Initialize/delay_comp/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.164    Initialize/delay_comp/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X89Y76         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.534   105.016    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X89Y76         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.394   105.410    
                         clock uncertainty           -0.035   105.375    
    SLICE_X89Y76         FDRE (Setup_fdre_C_D)        0.031   105.406    Initialize/delay_comp/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                        105.406    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                 95.242    

Slack (MET) :             95.260ns  (required time - arrival time)
  Source:                 Initialize/after_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Initialize/delay_comp/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.525ns (32.291%)  route 3.198ns (67.709%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.705     5.467    Initialize/clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  Initialize/after_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.419     5.886 r  Initialize/after_state_reg[1]/Q
                         net (fo=2, routed)           0.819     6.705    Initialize/delay_comp/i__carry_i_4_0[1]
    SLICE_X89Y73         LUT5 (Prop_lut5_I3_O)        0.299     7.004 r  Initialize/delay_comp/i__carry_i_5/O
                         net (fo=3, routed)           1.083     8.087    Initialize/delay_comp/temp_delay_ms[6]
    SLICE_X90Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.211 r  Initialize/delay_comp/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.211    Initialize/delay_comp/i__carry_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.744 r  Initialize/delay_comp/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           1.297    10.040    Initialize/delay_comp/eqOp
    SLICE_X89Y76         LUT5 (Prop_lut5_I4_O)        0.150    10.190 r  Initialize/delay_comp/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.190    Initialize/delay_comp/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X89Y76         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.534   105.016    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X89Y76         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.394   105.410    
                         clock uncertainty           -0.035   105.375    
    SLICE_X89Y76         FDRE (Setup_fdre_C_D)        0.075   105.450    Initialize/delay_comp/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                        105.450    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 95.260    

Slack (MET) :             95.436ns  (required time - arrival time)
  Source:                 Initialize/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Initialize/delay_comp/clk_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.014ns (25.439%)  route 2.972ns (74.561%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 105.079 - 100.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.768     5.530    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X92Y76         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y76         FDRE (Prop_fdre_C_Q)         0.518     6.048 r  Initialize/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.807     6.855    Initialize/delay_comp/clk_counter_reg[9]
    SLICE_X93Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.979 r  Initialize/delay_comp/ms_counter[0]_i_7/O
                         net (fo=1, routed)           0.433     7.412    Initialize/delay_comp/ms_counter[0]_i_7_n_0
    SLICE_X93Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.536 f  Initialize/delay_comp/ms_counter[0]_i_5/O
                         net (fo=1, routed)           0.403     7.939    Initialize/delay_comp/ms_counter[0]_i_5_n_0
    SLICE_X93Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.063 r  Initialize/delay_comp/ms_counter[0]_i_2/O
                         net (fo=13, routed)          0.458     8.521    Initialize/delay_comp/ms_counter[0]_i_2_n_0
    SLICE_X90Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.645 r  Initialize/delay_comp/clk_counter[0]_i_1/O
                         net (fo=17, routed)          0.872     9.516    Initialize/delay_comp/clk_counter[0]_i_1_n_0
    SLICE_X92Y78         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.597   105.079    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X92Y78         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[16]/C
                         clock pessimism              0.432   105.511    
                         clock uncertainty           -0.035   105.476    
    SLICE_X92Y78         FDRE (Setup_fdre_C_R)       -0.524   104.952    Initialize/delay_comp/clk_counter_reg[16]
  -------------------------------------------------------------------
                         required time                        104.952    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 95.436    

Slack (MET) :             95.506ns  (required time - arrival time)
  Source:                 Drive_OLED_Screen/temp_page_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/temp_char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.348ns (30.050%)  route 3.138ns (69.950%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 105.079 - 100.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.713     5.475    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X89Y69         FDRE                                         r  Drive_OLED_Screen/temp_page_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.419     5.894 r  Drive_OLED_Screen/temp_page_reg[1]/Q
                         net (fo=34, routed)          1.622     7.516    Drive_OLED_Screen/temp_page_reg_n_0_[1]
    SLICE_X92Y70         LUT6 (Prop_lut6_I3_O)        0.299     7.815 r  Drive_OLED_Screen/temp_char[2]_i_7/O
                         net (fo=1, routed)           0.891     8.706    Drive_OLED_Screen/data5[2]
    SLICE_X90Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  Drive_OLED_Screen/temp_char[2]_i_5/O
                         net (fo=1, routed)           0.000     8.830    Drive_OLED_Screen/temp_char[2]_i_5_n_0
    SLICE_X90Y69         MUXF7 (Prop_muxf7_I0_O)      0.209     9.039 r  Drive_OLED_Screen/temp_char_reg[2]_i_2/O
                         net (fo=1, routed)           0.625     9.664    Drive_OLED_Screen/temp_char_reg[2]_i_2_n_0
    SLICE_X91Y69         LUT6 (Prop_lut6_I0_O)        0.297     9.961 r  Drive_OLED_Screen/temp_char[2]_i_1/O
                         net (fo=1, routed)           0.000     9.961    Drive_OLED_Screen/temp_char[2]_i_1_n_0
    SLICE_X91Y69         FDRE                                         r  Drive_OLED_Screen/temp_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.597   105.079    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X91Y69         FDRE                                         r  Drive_OLED_Screen/temp_char_reg[2]/C
                         clock pessimism              0.394   105.473    
                         clock uncertainty           -0.035   105.438    
    SLICE_X91Y69         FDRE (Setup_fdre_C_D)        0.029   105.467    Drive_OLED_Screen/temp_char_reg[2]
  -------------------------------------------------------------------
                         required time                        105.467    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 95.506    

Slack (MET) :             95.568ns  (required time - arrival time)
  Source:                 Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/delay_comp/clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.952ns (24.151%)  route 2.990ns (75.849%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 105.079 - 100.000 ) 
    Source Clock Delay      (SCD):    5.536ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.774     5.536    Drive_OLED_Screen/delay_comp/clk_IBUF_BUFG
    SLICE_X97Y70         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70         FDRE (Prop_fdre_C_Q)         0.456     5.992 r  Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/Q
                         net (fo=2, routed)           1.045     7.038    Drive_OLED_Screen/delay_comp/clk_counter_reg[5]
    SLICE_X96Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     7.323    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_7__0_n_0
    SLICE_X96Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.447 f  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.594     8.042    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_5__0_n_0
    SLICE_X96Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_2__0/O
                         net (fo=13, routed)          0.427     8.593    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_2__0_n_0
    SLICE_X96Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.717 r  Drive_OLED_Screen/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.761     9.478    Drive_OLED_Screen/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X97Y72         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.597   105.079    Drive_OLED_Screen/delay_comp/clk_IBUF_BUFG
    SLICE_X97Y72         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[12]/C
                         clock pessimism              0.431   105.510    
                         clock uncertainty           -0.035   105.475    
    SLICE_X97Y72         FDRE (Setup_fdre_C_R)       -0.429   105.046    Drive_OLED_Screen/delay_comp/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                 95.568    

Slack (MET) :             95.568ns  (required time - arrival time)
  Source:                 Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/delay_comp/clk_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.952ns (24.151%)  route 2.990ns (75.849%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 105.079 - 100.000 ) 
    Source Clock Delay      (SCD):    5.536ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.774     5.536    Drive_OLED_Screen/delay_comp/clk_IBUF_BUFG
    SLICE_X97Y70         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70         FDRE (Prop_fdre_C_Q)         0.456     5.992 r  Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/Q
                         net (fo=2, routed)           1.045     7.038    Drive_OLED_Screen/delay_comp/clk_counter_reg[5]
    SLICE_X96Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     7.323    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_7__0_n_0
    SLICE_X96Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.447 f  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.594     8.042    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_5__0_n_0
    SLICE_X96Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_2__0/O
                         net (fo=13, routed)          0.427     8.593    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_2__0_n_0
    SLICE_X96Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.717 r  Drive_OLED_Screen/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.761     9.478    Drive_OLED_Screen/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X97Y72         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.597   105.079    Drive_OLED_Screen/delay_comp/clk_IBUF_BUFG
    SLICE_X97Y72         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[13]/C
                         clock pessimism              0.431   105.510    
                         clock uncertainty           -0.035   105.475    
    SLICE_X97Y72         FDRE (Setup_fdre_C_R)       -0.429   105.046    Drive_OLED_Screen/delay_comp/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                 95.568    

Slack (MET) :             95.568ns  (required time - arrival time)
  Source:                 Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/delay_comp/clk_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.952ns (24.151%)  route 2.990ns (75.849%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 105.079 - 100.000 ) 
    Source Clock Delay      (SCD):    5.536ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.774     5.536    Drive_OLED_Screen/delay_comp/clk_IBUF_BUFG
    SLICE_X97Y70         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70         FDRE (Prop_fdre_C_Q)         0.456     5.992 r  Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/Q
                         net (fo=2, routed)           1.045     7.038    Drive_OLED_Screen/delay_comp/clk_counter_reg[5]
    SLICE_X96Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     7.323    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_7__0_n_0
    SLICE_X96Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.447 f  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.594     8.042    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_5__0_n_0
    SLICE_X96Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_2__0/O
                         net (fo=13, routed)          0.427     8.593    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_2__0_n_0
    SLICE_X96Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.717 r  Drive_OLED_Screen/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.761     9.478    Drive_OLED_Screen/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X97Y72         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.597   105.079    Drive_OLED_Screen/delay_comp/clk_IBUF_BUFG
    SLICE_X97Y72         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[14]/C
                         clock pessimism              0.431   105.510    
                         clock uncertainty           -0.035   105.475    
    SLICE_X97Y72         FDRE (Setup_fdre_C_R)       -0.429   105.046    Drive_OLED_Screen/delay_comp/clk_counter_reg[14]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                 95.568    

Slack (MET) :             95.568ns  (required time - arrival time)
  Source:                 Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/delay_comp/clk_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.952ns (24.151%)  route 2.990ns (75.849%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 105.079 - 100.000 ) 
    Source Clock Delay      (SCD):    5.536ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.774     5.536    Drive_OLED_Screen/delay_comp/clk_IBUF_BUFG
    SLICE_X97Y70         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70         FDRE (Prop_fdre_C_Q)         0.456     5.992 r  Drive_OLED_Screen/delay_comp/clk_counter_reg[5]/Q
                         net (fo=2, routed)           1.045     7.038    Drive_OLED_Screen/delay_comp/clk_counter_reg[5]
    SLICE_X96Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.162     7.323    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_7__0_n_0
    SLICE_X96Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.447 f  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_5__0/O
                         net (fo=1, routed)           0.594     8.042    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_5__0_n_0
    SLICE_X96Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  Drive_OLED_Screen/delay_comp/ms_counter[0]_i_2__0/O
                         net (fo=13, routed)          0.427     8.593    Drive_OLED_Screen/delay_comp/ms_counter[0]_i_2__0_n_0
    SLICE_X96Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.717 r  Drive_OLED_Screen/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.761     9.478    Drive_OLED_Screen/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X97Y72         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.597   105.079    Drive_OLED_Screen/delay_comp/clk_IBUF_BUFG
    SLICE_X97Y72         FDRE                                         r  Drive_OLED_Screen/delay_comp/clk_counter_reg[15]/C
                         clock pessimism              0.431   105.510    
                         clock uncertainty           -0.035   105.475    
    SLICE_X97Y72         FDRE (Setup_fdre_C_R)       -0.429   105.046    Drive_OLED_Screen/delay_comp/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                 95.568    

Slack (MET) :             95.572ns  (required time - arrival time)
  Source:                 Initialize/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Initialize/delay_comp/clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.014ns (26.354%)  route 2.834ns (73.646%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 105.077 - 100.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.768     5.530    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X92Y76         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y76         FDRE (Prop_fdre_C_Q)         0.518     6.048 r  Initialize/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.807     6.855    Initialize/delay_comp/clk_counter_reg[9]
    SLICE_X93Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.979 r  Initialize/delay_comp/ms_counter[0]_i_7/O
                         net (fo=1, routed)           0.433     7.412    Initialize/delay_comp/ms_counter[0]_i_7_n_0
    SLICE_X93Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.536 f  Initialize/delay_comp/ms_counter[0]_i_5/O
                         net (fo=1, routed)           0.403     7.939    Initialize/delay_comp/ms_counter[0]_i_5_n_0
    SLICE_X93Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.063 r  Initialize/delay_comp/ms_counter[0]_i_2/O
                         net (fo=13, routed)          0.458     8.521    Initialize/delay_comp/ms_counter[0]_i_2_n_0
    SLICE_X90Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.645 r  Initialize/delay_comp/clk_counter[0]_i_1/O
                         net (fo=17, routed)          0.733     9.378    Initialize/delay_comp/clk_counter[0]_i_1_n_0
    SLICE_X92Y77         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.595   105.077    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X92Y77         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[12]/C
                         clock pessimism              0.432   105.509    
                         clock uncertainty           -0.035   105.474    
    SLICE_X92Y77         FDRE (Setup_fdre_C_R)       -0.524   104.950    Initialize/delay_comp/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        104.950    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                 95.572    

Slack (MET) :             95.572ns  (required time - arrival time)
  Source:                 Initialize/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Initialize/delay_comp/clk_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.014ns (26.354%)  route 2.834ns (73.646%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 105.077 - 100.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.768     5.530    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X92Y76         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y76         FDRE (Prop_fdre_C_Q)         0.518     6.048 r  Initialize/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.807     6.855    Initialize/delay_comp/clk_counter_reg[9]
    SLICE_X93Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.979 r  Initialize/delay_comp/ms_counter[0]_i_7/O
                         net (fo=1, routed)           0.433     7.412    Initialize/delay_comp/ms_counter[0]_i_7_n_0
    SLICE_X93Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.536 f  Initialize/delay_comp/ms_counter[0]_i_5/O
                         net (fo=1, routed)           0.403     7.939    Initialize/delay_comp/ms_counter[0]_i_5_n_0
    SLICE_X93Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.063 r  Initialize/delay_comp/ms_counter[0]_i_2/O
                         net (fo=13, routed)          0.458     8.521    Initialize/delay_comp/ms_counter[0]_i_2_n_0
    SLICE_X90Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.645 r  Initialize/delay_comp/clk_counter[0]_i_1/O
                         net (fo=17, routed)          0.733     9.378    Initialize/delay_comp/clk_counter[0]_i_1_n_0
    SLICE_X92Y77         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.595   105.077    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X92Y77         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[13]/C
                         clock pessimism              0.432   105.509    
                         clock uncertainty           -0.035   105.474    
    SLICE_X92Y77         FDRE (Setup_fdre_C_R)       -0.524   104.950    Initialize/delay_comp/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        104.950    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                 95.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.484%)  route 0.148ns (47.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.602     1.549    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X90Y67         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  Drive_OLED_Screen/temp_addr_reg[1]/Q
                         net (fo=1, routed)           0.148     1.861    Drive_OLED_Screen/char_lib_comp/Q[1]
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.911     2.106    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.501     1.604    
    RAMB18_X4Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.787    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.619%)  route 0.148ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.550    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X90Y66         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  Drive_OLED_Screen/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.148     1.862    Drive_OLED_Screen/char_lib_comp/Q[6]
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.911     2.106    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.501     1.604    
    RAMB18_X4Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.787    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.150%)  route 0.150ns (47.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.550    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X90Y66         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  Drive_OLED_Screen/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.150     1.864    Drive_OLED_Screen/char_lib_comp/Q[5]
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.911     2.106    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.501     1.604    
    RAMB18_X4Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.787    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.311%)  route 0.206ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.602     1.549    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X90Y67         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  Drive_OLED_Screen/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.206     1.919    Drive_OLED_Screen/char_lib_comp/Q[7]
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.911     2.106    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.501     1.604    
    RAMB18_X4Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.787    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.941%)  route 0.209ns (56.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.602     1.549    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X90Y67         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  Drive_OLED_Screen/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.209     1.922    Drive_OLED_Screen/char_lib_comp/Q[9]
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.911     2.106    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.501     1.604    
    RAMB18_X4Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.787    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.993%)  route 0.209ns (56.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.550    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X90Y66         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  Drive_OLED_Screen/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.209     1.923    Drive_OLED_Screen/char_lib_comp/Q[3]
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.911     2.106    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.501     1.604    
    RAMB18_X4Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.787    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.928%)  route 0.209ns (56.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.550    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X90Y66         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  Drive_OLED_Screen/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.209     1.923    Drive_OLED_Screen/char_lib_comp/Q[4]
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.911     2.106    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.501     1.604    
    RAMB18_X4Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.787    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Initialize/temp_fin_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.467%)  route 0.082ns (30.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.576     1.523    clk_IBUF_BUFG
    SLICE_X89Y70         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDCE (Prop_fdce_C_Q)         0.141     1.664 f  current_state_reg[2]/Q
                         net (fo=15, routed)          0.082     1.746    Initialize/Q[2]
    SLICE_X88Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  Initialize/temp_fin_i_1/O
                         net (fo=1, routed)           0.000     1.791    Initialize/temp_fin_i_1_n_0
    SLICE_X88Y70         FDRE                                         r  Initialize/temp_fin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.844     2.038    Initialize/clk_IBUF_BUFG
    SLICE_X88Y70         FDRE                                         r  Initialize/temp_fin_reg/C
                         clock pessimism             -0.502     1.536    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.092     1.628    Initialize/temp_fin_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.205%)  route 0.311ns (68.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.580     1.527    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  Drive_OLED_Screen/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.311     1.979    Drive_OLED_Screen/char_lib_comp/Q[8]
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.911     2.106    Drive_OLED_Screen/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X4Y26         RAMB18E1                                     r  Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X4Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.807    Drive_OLED_Screen/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Drive_OLED_Screen/temp_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Drive_OLED_Screen/temp_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.602     1.549    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X91Y67         FDRE                                         r  Drive_OLED_Screen/temp_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y67         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Drive_OLED_Screen/temp_char_reg[6]/Q
                         net (fo=1, routed)           0.110     1.800    Drive_OLED_Screen/data7[9]
    SLICE_X90Y67         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.870     2.064    Drive_OLED_Screen/clk_IBUF_BUFG
    SLICE_X90Y67         FDRE                                         r  Drive_OLED_Screen/temp_addr_reg[9]/C
                         clock pessimism             -0.502     1.562    
    SLICE_X90Y67         FDRE (Hold_fdre_C_D)         0.063     1.625    Drive_OLED_Screen/temp_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X4Y26   Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X97Y74   Debouncing/counter_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X97Y76   Debouncing/counter_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X97Y76   Debouncing/counter_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X97Y77   Debouncing/counter_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X97Y77   Debouncing/counter_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X97Y77   Debouncing/counter_out_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X97Y77   Debouncing/counter_out_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X97Y78   Debouncing/counter_out_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y74   Debouncing/counter_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y74   Debouncing/counter_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y74   Debouncing/counter_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y74   Debouncing/counter_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y75   Debouncing/counter_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y75   Debouncing/counter_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y75   Debouncing/counter_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y75   Debouncing/counter_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X84Y69   Drive_OLED_Screen/after_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X84Y69   Drive_OLED_Screen/after_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y74   Debouncing/counter_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y76   Debouncing/counter_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y76   Debouncing/counter_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y78   Debouncing/counter_out_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X89Y70   current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X89Y70   current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X89Y70   current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X89Y70   current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y78   Debouncing/counter_out_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X97Y78   Debouncing/counter_out_reg[18]/C



