# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ECE385/lab3/385_lab4_adders_provided_fa20 {D:/ECE385/lab3/385_lab4_adders_provided_fa20/mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:23 on Sep 15,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab3/385_lab4_adders_provided_fa20" D:/ECE385/lab3/385_lab4_adders_provided_fa20/mux.sv 
# -- Compiling module MUX
# 
# Top level modules:
# 	MUX
# End time: 02:09:23 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab3/385_lab4_adders_provided_fa20 {D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder_1bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:23 on Sep 15,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab3/385_lab4_adders_provided_fa20" D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder_1bit.sv 
# -- Compiling module full_adder_1bit
# 
# Top level modules:
# 	full_adder_1bit
# End time: 02:09:23 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab3/385_lab4_adders_provided_fa20 {D:/ECE385/lab3/385_lab4_adders_provided_fa20/select_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:23 on Sep 15,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab3/385_lab4_adders_provided_fa20" D:/ECE385/lab3/385_lab4_adders_provided_fa20/select_adder.sv 
# -- Compiling module select_adder
# 
# Top level modules:
# 	select_adder
# End time: 02:09:23 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab3/385_lab4_adders_provided_fa20 {D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:23 on Sep 15,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab3/385_lab4_adders_provided_fa20" D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:09:23 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ECE385/lab3/385_lab4_adders_provided_fa20 {D:/ECE385/lab3/385_lab4_adders_provided_fa20/testbench_lab3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:23 on Sep 15,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab3/385_lab4_adders_provided_fa20" D:/ECE385/lab3/385_lab4_adders_provided_fa20/testbench_lab3.sv 
# -- Compiling module testbench_lab3
# 
# Top level modules:
# 	testbench_lab3
# End time: 02:09:23 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_lab3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_lab3 
# Start time: 02:09:23 on Sep 15,2022
# Loading sv_std.std
# Loading work.testbench_lab3
# Loading work.select_adder
# Loading work.full_adder
# Loading work.full_adder_1bit
# Loading work.MUX
# ** Warning: (vsim-3015) D:/ECE385/lab3/385_lab4_adders_provided_fa20/select_adder.sv(15): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab3/LA/FA1 File: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv
# ** Warning: (vsim-3015) D:/ECE385/lab3/385_lab4_adders_provided_fa20/select_adder.sv(16): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab3/LA/FA2 File: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv
# ** Warning: (vsim-3015) D:/ECE385/lab3/385_lab4_adders_provided_fa20/select_adder.sv(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab3/LA/FA3 File: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv
# ** Warning: (vsim-3015) D:/ECE385/lab3/385_lab4_adders_provided_fa20/select_adder.sv(22): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab3/LA/FA4 File: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv
# ** Warning: (vsim-3015) D:/ECE385/lab3/385_lab4_adders_provided_fa20/select_adder.sv(27): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab3/LA/FA5 File: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv
# ** Warning: (vsim-3015) D:/ECE385/lab3/385_lab4_adders_provided_fa20/select_adder.sv(28): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab3/LA/FA6 File: D:/ECE385/lab3/385_lab4_adders_provided_fa20/full_adder.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
# End time: 02:09:56 on Sep 15,2022, Elapsed time: 0:00:33
# Errors: 0, Warnings: 6
