/*
 * DFE_HDMI_RX_PHY_fw.h - RTK hdmi rx driver header file
 *
 * Copyright (C) 2018 Realtek Semiconductor Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */


#ifndef _DFE_HDMI_RX_PHY_REG_H_INCLUDED_
#define _DFE_HDMI_RX_PHY_REG_H_INCLUDED_


#define BG                                                            0xa00
#define BG_reg_addr                                                   "0x98034a00"
#define BG_reg                                                        0x98034a00
#define BG_inst_addr                                                  "0x0280"
#define BG_inst                                                       0x0280
#define BG_reg_bg_rbgloop2_shift                                      (7)
#define BG_reg_bg_rbg_shift                                           (4)
#define BG_reg_bg_rbg2_shift                                          (2)
#define BG_reg_bg_pow_shift                                           (1)
#define BG_reg_bg_envbgup_shift                                       (0)
#define BG_reg_bg_rbgloop2_mask                                       (0x00000380)
#define BG_reg_bg_rbg_mask                                            (0x00000070)
#define BG_reg_bg_rbg2_mask                                           (0x0000000C)
#define BG_reg_bg_pow_mask                                            (0x00000002)
#define BG_reg_bg_envbgup_mask                                        (0x00000001)
#define BG_reg_bg_rbgloop2(data)                                      (0x00000380&((data)<<7))
#define BG_reg_bg_rbg(data)                                           (0x00000070&((data)<<4))
#define BG_reg_bg_rbg2(data)                                          (0x0000000C&((data)<<2))
#define BG_reg_bg_pow(data)                                           (0x00000002&((data)<<1))
#define BG_reg_bg_envbgup(data)                                       (0x00000001&(data))
#define BG_get_reg_bg_rbgloop2(data)                                  ((0x00000380&(data))>>7)
#define BG_get_reg_bg_rbg(data)                                       ((0x00000070&(data))>>4)
#define BG_get_reg_bg_rbg2(data)                                      ((0x0000000C&(data))>>2)
#define BG_get_reg_bg_pow(data)                                       ((0x00000002&(data))>>1)
#define BG_get_reg_bg_envbgup(data)                                   (0x00000001&(data))


#define MD                                                            0xa04
#define MD_reg_addr                                                   "0x98034a04"
#define MD_reg                                                        0x98034a04
#define MD_inst_addr                                                  "0x0281"
#define MD_inst                                                       0x0281
#define MD_reg_ck_latch_shift                                         (5)
#define MD_reg_ck_cmp_shift                                           (4)
#define MD_reg_ck_ckdet_shift                                         (0)
#define MD_reg_ck_latch_mask                                          (0x00000020)
#define MD_reg_ck_cmp_mask                                            (0x00000010)
#define MD_reg_ck_ckdet_mask                                          (0x0000000F)
#define MD_reg_ck_latch(data)                                         (0x00000020&((data)<<5))
#define MD_reg_ck_cmp(data)                                           (0x00000010&((data)<<4))
#define MD_reg_ck_ckdet(data)                                         (0x0000000F&(data))
#define MD_get_reg_ck_latch(data)                                     ((0x00000020&(data))>>5)
#define MD_get_reg_ck_cmp(data)                                       ((0x00000010&(data))>>4)
#define MD_get_reg_ck_ckdet(data)                                     (0x0000000F&(data))


#define LDO                                                           0xa08
#define LDO_reg_addr                                                  "0x98034a08"
#define LDO_reg                                                       0x98034a08
#define LDO_inst_addr                                                 "0x0282"
#define LDO_inst                                                      0x0282
#define LDO_reg_ldo_mossel_shift                                      (12)
#define LDO_reg_p3_ldo_sel_shift                                      (10)
#define LDO_reg_p2_ldo_sel_shift                                      (8)
#define LDO_reg_p1_ldo_sel_shift                                      (6)
#define LDO_reg_p0_ldo_sel_shift                                      (4)
#define LDO_reg_p3_ldo_pow_shift                                      (3)
#define LDO_reg_p2_ldo_pow_shift                                      (2)
#define LDO_reg_p1_ldo_pow_shift                                      (1)
#define LDO_reg_p0_ldo_pow_shift                                      (0)
#define LDO_reg_ldo_mossel_mask                                       (0x00007000)
#define LDO_reg_p3_ldo_sel_mask                                       (0x00000C00)
#define LDO_reg_p2_ldo_sel_mask                                       (0x00000300)
#define LDO_reg_p1_ldo_sel_mask                                       (0x000000C0)
#define LDO_reg_p0_ldo_sel_mask                                       (0x00000030)
#define LDO_reg_p3_ldo_pow_mask                                       (0x00000008)
#define LDO_reg_p2_ldo_pow_mask                                       (0x00000004)
#define LDO_reg_p1_ldo_pow_mask                                       (0x00000002)
#define LDO_reg_p0_ldo_pow_mask                                       (0x00000001)
#define LDO_reg_ldo_mossel(data)                                      (0x00007000&((data)<<12))
#define LDO_reg_p3_ldo_sel(data)                                      (0x00000C00&((data)<<10))
#define LDO_reg_p2_ldo_sel(data)                                      (0x00000300&((data)<<8))
#define LDO_reg_p1_ldo_sel(data)                                      (0x000000C0&((data)<<6))
#define LDO_reg_p0_ldo_sel(data)                                      (0x00000030&((data)<<4))
#define LDO_reg_p3_ldo_pow(data)                                      (0x00000008&((data)<<3))
#define LDO_reg_p2_ldo_pow(data)                                      (0x00000004&((data)<<2))
#define LDO_reg_p1_ldo_pow(data)                                      (0x00000002&((data)<<1))
#define LDO_reg_p0_ldo_pow(data)                                      (0x00000001&(data))
#define LDO_get_reg_ldo_mossel(data)                                  ((0x00007000&(data))>>12)
#define LDO_get_reg_p3_ldo_sel(data)                                  ((0x00000C00&(data))>>10)
#define LDO_get_reg_p2_ldo_sel(data)                                  ((0x00000300&(data))>>8)
#define LDO_get_reg_p1_ldo_sel(data)                                  ((0x000000C0&(data))>>6)
#define LDO_get_reg_p0_ldo_sel(data)                                  ((0x00000030&(data))>>4)
#define LDO_get_reg_p3_ldo_pow(data)                                  ((0x00000008&(data))>>3)
#define LDO_get_reg_p2_ldo_pow(data)                                  ((0x00000004&(data))>>2)
#define LDO_get_reg_p1_ldo_pow(data)                                  ((0x00000002&(data))>>1)
#define LDO_get_reg_p0_ldo_pow(data)                                  (0x00000001&(data))


#define MHL                                                           0xa0c
#define MHL_reg_addr                                                  "0x98034a0c"
#define MHL_reg                                                       0x98034a0c
#define MHL_inst_addr                                                 "0x0283"
#define MHL_inst                                                      0x0283
#define MHL_reg_p3_mhl_hdmi_datasel_shift                             (12)
#define MHL_reg_p3_mhl_hdmi_cksel_shift                               (11)
#define MHL_reg_p3_mhl_pow_shift                                      (10)
#define MHL_reg_p2_mhl_hdmi_datasel_shift                             (9)
#define MHL_reg_p2_mhl_hdmi_cksel_shift                               (8)
#define MHL_reg_p2_mhl_pow_shift                                      (7)
#define MHL_reg_p1_mhl_hdmi_datasel_shift                             (6)
#define MHL_reg_p1_mhl_hdmi_cksel_shift                               (5)
#define MHL_reg_p1_mhl_pow_shift                                      (4)
#define MHL_reg_p0_mhl_hdmi_cksel_shift                               (3)
#define MHL_reg_p0_mhl_hdmi_datasel_shift                             (2)
#define MHL_reg_p0_mhl_pow_shift                                      (1)
#define MHL_reg_mhl_hdmisel_shift                                     (0)
#define MHL_reg_p3_mhl_hdmi_datasel_mask                              (0x00001000)
#define MHL_reg_p3_mhl_hdmi_cksel_mask                                (0x00000800)
#define MHL_reg_p3_mhl_pow_mask                                       (0x00000400)
#define MHL_reg_p2_mhl_hdmi_datasel_mask                              (0x00000200)
#define MHL_reg_p2_mhl_hdmi_cksel_mask                                (0x00000100)
#define MHL_reg_p2_mhl_pow_mask                                       (0x00000080)
#define MHL_reg_p1_mhl_hdmi_datasel_mask                              (0x00000040)
#define MHL_reg_p1_mhl_hdmi_cksel_mask                                (0x00000020)
#define MHL_reg_p1_mhl_pow_mask                                       (0x00000010)
#define MHL_reg_p0_mhl_hdmi_cksel_mask                                (0x00000008)
#define MHL_reg_p0_mhl_hdmi_datasel_mask                              (0x00000004)
#define MHL_reg_p0_mhl_pow_mask                                       (0x00000002)
#define MHL_reg_mhl_hdmisel_mask                                      (0x00000001)
#define MHL_reg_p3_mhl_hdmi_datasel(data)                             (0x00001000&((data)<<12))
#define MHL_reg_p3_mhl_hdmi_cksel(data)                               (0x00000800&((data)<<11))
#define MHL_reg_p3_mhl_pow(data)                                      (0x00000400&((data)<<10))
#define MHL_reg_p2_mhl_hdmi_datasel(data)                             (0x00000200&((data)<<9))
#define MHL_reg_p2_mhl_hdmi_cksel(data)                               (0x00000100&((data)<<8))
#define MHL_reg_p2_mhl_pow(data)                                      (0x00000080&((data)<<7))
#define MHL_reg_p1_mhl_hdmi_datasel(data)                             (0x00000040&((data)<<6))
#define MHL_reg_p1_mhl_hdmi_cksel(data)                               (0x00000020&((data)<<5))
#define MHL_reg_p1_mhl_pow(data)                                      (0x00000010&((data)<<4))
#define MHL_reg_p0_mhl_hdmi_cksel(data)                               (0x00000008&((data)<<3))
#define MHL_reg_p0_mhl_hdmi_datasel(data)                             (0x00000004&((data)<<2))
#define MHL_reg_p0_mhl_pow(data)                                      (0x00000002&((data)<<1))
#define MHL_reg_mhl_hdmisel(data)                                     (0x00000001&(data))
#define MHL_get_reg_p3_mhl_hdmi_datasel(data)                         ((0x00001000&(data))>>12)
#define MHL_get_reg_p3_mhl_hdmi_cksel(data)                           ((0x00000800&(data))>>11)
#define MHL_get_reg_p3_mhl_pow(data)                                  ((0x00000400&(data))>>10)
#define MHL_get_reg_p2_mhl_hdmi_datasel(data)                         ((0x00000200&(data))>>9)
#define MHL_get_reg_p2_mhl_hdmi_cksel(data)                           ((0x00000100&(data))>>8)
#define MHL_get_reg_p2_mhl_pow(data)                                  ((0x00000080&(data))>>7)
#define MHL_get_reg_p1_mhl_hdmi_datasel(data)                         ((0x00000040&(data))>>6)
#define MHL_get_reg_p1_mhl_hdmi_cksel(data)                           ((0x00000020&(data))>>5)
#define MHL_get_reg_p1_mhl_pow(data)                                  ((0x00000010&(data))>>4)
#define MHL_get_reg_p0_mhl_hdmi_cksel(data)                           ((0x00000008&(data))>>3)
#define MHL_get_reg_p0_mhl_hdmi_datasel(data)                         ((0x00000004&(data))>>2)
#define MHL_get_reg_p0_mhl_pow(data)                                  ((0x00000002&(data))>>1)
#define MHL_get_reg_mhl_hdmisel(data)                                 (0x00000001&(data))


#define ENABLE                                                        0xa10
#define ENABLE_reg_addr                                               "0x98034a10"
#define ENABLE_reg                                                    0x98034a10
#define ENABLE_inst_addr                                              "0x0284"
#define ENABLE_inst                                                   0x0284
#define ENABLE_reg_p3_en_rx_shift                                     (25)
#define ENABLE_reg_p3_en_cmu_shift                                    (24)
#define ENABLE_reg_p3_en_cdr_shift                                    (21)
#define ENABLE_reg_p2_en_rx_shift                                     (18)
#define ENABLE_reg_p2_en_cmu_shift                                    (17)
#define ENABLE_reg_p2_en_cdr_shift                                    (14)
#define ENABLE_reg_p1_en_rx_shift                                     (11)
#define ENABLE_reg_p1_en_cmu_shift                                    (10)
#define ENABLE_reg_p1_en_cdr_shift                                    (7)
#define ENABLE_reg_p0_en_rx_shift                                     (4)
#define ENABLE_reg_p0_en_cmu_shift                                    (3)
#define ENABLE_reg_p0_en_cdr_shift                                    (0)
#define ENABLE_reg_p3_en_rx_mask                                      (0x0E000000)
#define ENABLE_reg_p3_en_cmu_mask                                     (0x01000000)
#define ENABLE_reg_p3_en_cdr_mask                                     (0x00E00000)
#define ENABLE_reg_p2_en_rx_mask                                      (0x001C0000)
#define ENABLE_reg_p2_en_cmu_mask                                     (0x00020000)
#define ENABLE_reg_p2_en_cdr_mask                                     (0x0001C000)
#define ENABLE_reg_p1_en_rx_mask                                      (0x00003800)
#define ENABLE_reg_p1_en_cmu_mask                                     (0x00000400)
#define ENABLE_reg_p1_en_cdr_mask                                     (0x00000380)
#define ENABLE_reg_p0_en_rx_mask                                      (0x00000070)
#define ENABLE_reg_p0_en_cmu_mask                                     (0x00000008)
#define ENABLE_reg_p0_en_cdr_mask                                     (0x00000007)
#define ENABLE_reg_p3_en_rx(data)                                     (0x0E000000&((data)<<25))
#define ENABLE_reg_p3_en_cmu(data)                                    (0x01000000&((data)<<24))
#define ENABLE_reg_p3_en_cdr(data)                                    (0x00E00000&((data)<<21))
#define ENABLE_reg_p2_en_rx(data)                                     (0x001C0000&((data)<<18))
#define ENABLE_reg_p2_en_cmu(data)                                    (0x00020000&((data)<<17))
#define ENABLE_reg_p2_en_cdr(data)                                    (0x0001C000&((data)<<14))
#define ENABLE_reg_p1_en_rx(data)                                     (0x00003800&((data)<<11))
#define ENABLE_reg_p1_en_cmu(data)                                    (0x00000400&((data)<<10))
#define ENABLE_reg_p1_en_cdr(data)                                    (0x00000380&((data)<<7))
#define ENABLE_reg_p0_en_rx(data)                                     (0x00000070&((data)<<4))
#define ENABLE_reg_p0_en_cmu(data)                                    (0x00000008&((data)<<3))
#define ENABLE_reg_p0_en_cdr(data)                                    (0x00000007&(data))
#define ENABLE_get_reg_p3_en_rx(data)                                 ((0x0E000000&(data))>>25)
#define ENABLE_get_reg_p3_en_cmu(data)                                ((0x01000000&(data))>>24)
#define ENABLE_get_reg_p3_en_cdr(data)                                ((0x00E00000&(data))>>21)
#define ENABLE_get_reg_p2_en_rx(data)                                 ((0x001C0000&(data))>>18)
#define ENABLE_get_reg_p2_en_cmu(data)                                ((0x00020000&(data))>>17)
#define ENABLE_get_reg_p2_en_cdr(data)                                ((0x0001C000&(data))>>14)
#define ENABLE_get_reg_p1_en_rx(data)                                 ((0x00003800&(data))>>11)
#define ENABLE_get_reg_p1_en_cmu(data)                                ((0x00000400&(data))>>10)
#define ENABLE_get_reg_p1_en_cdr(data)                                ((0x00000380&(data))>>7)
#define ENABLE_get_reg_p0_en_rx(data)                                 ((0x00000070&(data))>>4)
#define ENABLE_get_reg_p0_en_cmu(data)                                ((0x00000008&(data))>>3)
#define ENABLE_get_reg_p0_en_cdr(data)                                (0x00000007&(data))


#define TEST                                                          0xa14
#define TEST_reg_addr                                                 "0x98034a14"
#define TEST_reg                                                      0x98034a14
#define TEST_inst_addr                                                "0x0285"
#define TEST_inst                                                     0x0285
#define TEST_reg_tst_spad_shift                                       (4)
#define TEST_reg_stst_shift                                           (0)
#define TEST_reg_tst_spad_mask                                        (0x00000010)
#define TEST_reg_stst_mask                                            (0x0000000F)
#define TEST_reg_tst_spad(data)                                       (0x00000010&((data)<<4))
#define TEST_reg_stst(data)                                           (0x0000000F&(data))
#define TEST_get_reg_tst_spad(data)                                   ((0x00000010&(data))>>4)
#define TEST_get_reg_stst(data)                                       (0x0000000F&(data))


#define TOP_IN                                                        0xa18
#define TOP_IN_reg_addr                                               "0x98034a18"
#define TOP_IN_reg                                                    0x98034a18
#define TOP_IN_inst_addr                                              "0x0286"
#define TOP_IN_inst                                                   0x0286
#define TOP_IN_reg_top_in_4_shift                                     (24)
#define TOP_IN_reg_top_in_3_shift                                     (16)
#define TOP_IN_reg_top_in_2_shift                                     (8)
#define TOP_IN_reg_top_in_1_shift                                     (0)
#define TOP_IN_reg_top_in_4_mask                                      (0xFF000000)
#define TOP_IN_reg_top_in_3_mask                                      (0x00FF0000)
#define TOP_IN_reg_top_in_2_mask                                      (0x0000FF00)
#define TOP_IN_reg_top_in_1_mask                                      (0x000000FF)
#define TOP_IN_reg_top_in_4(data)                                     (0xFF000000&((data)<<24))
#define TOP_IN_reg_top_in_3(data)                                     (0x00FF0000&((data)<<16))
#define TOP_IN_reg_top_in_2(data)                                     (0x0000FF00&((data)<<8))
#define TOP_IN_reg_top_in_1(data)                                     (0x000000FF&(data))
#define TOP_IN_get_reg_top_in_4(data)                                 ((0xFF000000&(data))>>24)
#define TOP_IN_get_reg_top_in_3(data)                                 ((0x00FF0000&(data))>>16)
#define TOP_IN_get_reg_top_in_2(data)                                 ((0x0000FF00&(data))>>8)
#define TOP_IN_get_reg_top_in_1(data)                                 (0x000000FF&(data))
#define TOP_IN_REG_IBHN_TUNE                           (_BIT21|_BIT20)
#define TOP_IN_CK_TX_3                                 (_BIT3)
#define TOP_IN_CK_TX_2                                 (_BIT2)
#define TOP_IN_CK_TX_1                                 (_BIT1)
#define TOP_IN_CK_TX_0                                 (_BIT0)
#define TOP_IN_Z0_FIX_SELECT_0                         (_BIT9|_BIT8)
#define TOP_IN_Z0_FIX_SELECT_1                         (_BIT11|_BIT10)
#define TOP_IN_Z0_FIX_SELECT_2                         (_BIT13|_BIT12)
#define TOP_IN_Z0_FIX_SELECT_3                         (_BIT15|_BIT14)
#define TOP_IN_BIAS_POW                                (_BIT16)


#define TOP_OUT                                                       0xa1c
#define TOP_OUT_reg_addr                                              "0x98034a1c"
#define TOP_OUT_reg                                                   0x98034a1c
#define TOP_OUT_inst_addr                                             "0x0287"
#define TOP_OUT_inst                                                  0x0287
#define TOP_OUT_reg_top_out_4_shift                                   (24)
#define TOP_OUT_reg_top_out_3_shift                                   (16)
#define TOP_OUT_reg_top_out_2_shift                                   (8)
#define TOP_OUT_reg_top_out_1_shift                                   (0)
#define TOP_OUT_reg_top_out_4_mask                                    (0xFF000000)
#define TOP_OUT_reg_top_out_3_mask                                    (0x00FF0000)
#define TOP_OUT_reg_top_out_2_mask                                    (0x0000FF00)
#define TOP_OUT_reg_top_out_1_mask                                    (0x000000FF)
#define TOP_OUT_reg_top_out_4(data)                                   (0xFF000000&((data)<<24))
#define TOP_OUT_reg_top_out_3(data)                                   (0x00FF0000&((data)<<16))
#define TOP_OUT_reg_top_out_2(data)                                   (0x0000FF00&((data)<<8))
#define TOP_OUT_reg_top_out_1(data)                                   (0x000000FF&(data))
#define TOP_OUT_get_reg_top_out_4(data)                               ((0xFF000000&(data))>>24)
#define TOP_OUT_get_reg_top_out_3(data)                               ((0x00FF0000&(data))>>16)
#define TOP_OUT_get_reg_top_out_2(data)                               ((0x0000FF00&(data))>>8)
#define TOP_OUT_get_reg_top_out_1(data)                               (0x000000FF&(data))


#define Z0POW                                                         0xa20
#define Z0POW_reg_addr                                                "0x98034a20"
#define Z0POW_reg                                                     0x98034a20
#define Z0POW_inst_addr                                               "0x0288"
#define Z0POW_inst                                                    0x0288
#define Z0POW_reg_z0_z300_sel_shift                                   (24)
#define Z0POW_reg_z0_z300pow_shift                                    (20)
#define Z0POW_reg_z0_z100_en_shift                                    (16)
#define Z0POW_reg_z0_z0pow_r_shift                                    (12)
#define Z0POW_reg_z0_z0pow_g_shift                                    (8)
#define Z0POW_reg_z0_z0pow_ck_shift                                   (4)
#define Z0POW_reg_z0_z0pow_b_shift                                    (0)
#define Z0POW_reg_z0_z300_sel_mask                                    (0x0F000000)
#define Z0POW_reg_z0_z300pow_mask                                     (0x00F00000)
#define Z0POW_reg_z0_z100_en_mask                                     (0x000F0000)
#define Z0POW_reg_z0_z0pow_r_mask                                     (0x0000F000)
#define Z0POW_reg_z0_z0pow_g_mask                                     (0x00000F00)
#define Z0POW_reg_z0_z0pow_ck_mask                                    (0x000000F0)
#define Z0POW_reg_z0_z0pow_b_mask                                     (0x0000000F)
#define Z0POW_reg_z0_z300_sel(data)                                   (0x0F000000&((data)<<24))
#define Z0POW_reg_z0_z300pow(data)                                    (0x00F00000&((data)<<20))
#define Z0POW_reg_z0_z100_en(data)                                    (0x000F0000&((data)<<16))
#define Z0POW_reg_z0_z0pow_r(data)                                    (0x0000F000&((data)<<12))
#define Z0POW_reg_z0_z0pow_g(data)                                    (0x00000F00&((data)<<8))
#define Z0POW_reg_z0_z0pow_ck(data)                                   (0x000000F0&((data)<<4))
#define Z0POW_reg_z0_z0pow_b(data)                                    (0x0000000F&(data))
#define Z0POW_get_reg_z0_z300_sel(data)                               ((0x0F000000&(data))>>24)
#define Z0POW_get_reg_z0_z300pow(data)                                ((0x00F00000&(data))>>20)
#define Z0POW_get_reg_z0_z100_en(data)                                ((0x000F0000&(data))>>16)
#define Z0POW_get_reg_z0_z0pow_r(data)                                ((0x0000F000&(data))>>12)
#define Z0POW_get_reg_z0_z0pow_g(data)                                ((0x00000F00&(data))>>8)
#define Z0POW_get_reg_z0_z0pow_ck(data)                               ((0x000000F0&(data))>>4)
#define Z0POW_get_reg_z0_z0pow_b(data)                                (0x0000000F&(data))


#define Z0K                                                           0xa24
#define Z0K_reg_addr                                                  "0x98034a24"
#define Z0K_reg                                                       0x98034a24
#define Z0K_inst_addr                                                 "0x0289"
#define Z0K_inst                                                      0x0289
#define Z0K_reg_z0_z0pow_shift                                        (28)
#define Z0K_reg_z0_stune_shift                                        (27)
#define Z0K_reg_z0_res_shift                                          (22)
#define Z0K_reg_z0_ok_shift                                           (21)
#define Z0K_reg_z0_entst_shift                                        (20)
#define Z0K_reg_z0_bound_shift                                        (19)
#define Z0K_reg_z0_adjr_2_shift                                       (14)
#define Z0K_reg_z0_adjr_1_shift                                       (9)
#define Z0K_reg_z0_adjr_0_shift                                       (4)
#define Z0K_reg_z0tst_shift                                           (0)
#define Z0K_reg_z0_z0pow_mask                                         (0x10000000)
#define Z0K_reg_z0_stune_mask                                         (0x08000000)
#define Z0K_reg_z0_res_mask                                           (0x07C00000)
#define Z0K_reg_z0_ok_mask                                            (0x00200000)
#define Z0K_reg_z0_entst_mask                                         (0x00100000)
#define Z0K_reg_z0_bound_mask                                         (0x00080000)
#define Z0K_reg_z0_adjr_2_mask                                        (0x0007C000)
#define Z0K_reg_z0_adjr_1_mask                                        (0x00003E00)
#define Z0K_reg_z0_adjr_0_mask                                        (0x000001F0)
#define Z0K_reg_z0tst_mask                                            (0x0000000F)
#define Z0K_reg_z0_z0pow(data)                                        (0x10000000&((data)<<28))
#define Z0K_reg_z0_stune(data)                                        (0x08000000&((data)<<27))
#define Z0K_reg_z0_res(data)                                          (0x07C00000&((data)<<22))
#define Z0K_reg_z0_ok(data)                                           (0x00200000&((data)<<21))
#define Z0K_reg_z0_entst(data)                                        (0x00100000&((data)<<20))
#define Z0K_reg_z0_bound(data)                                        (0x00080000&((data)<<19))
#define Z0K_reg_z0_adjr_2(data)                                       (0x0007C000&((data)<<14))
#define Z0K_reg_z0_adjr_1(data)                                       (0x00003E00&((data)<<9))
#define Z0K_reg_z0_adjr_0(data)                                       (0x000001F0&((data)<<4))
#define Z0K_reg_z0tst(data)                                           (0x0000000F&(data))
#define Z0K_get_reg_z0_z0pow(data)                                    ((0x10000000&(data))>>28)
#define Z0K_get_reg_z0_stune(data)                                    ((0x08000000&(data))>>27)
#define Z0K_get_reg_z0_res(data)                                      ((0x07C00000&(data))>>22)
#define Z0K_get_reg_z0_ok(data)                                       ((0x00200000&(data))>>21)
#define Z0K_get_reg_z0_entst(data)                                    ((0x00100000&(data))>>20)
#define Z0K_get_reg_z0_bound(data)                                    ((0x00080000&(data))>>19)
#define Z0K_get_reg_z0_adjr_2(data)                                   ((0x0007C000&(data))>>14)
#define Z0K_get_reg_z0_adjr_1(data)                                   ((0x00003E00&(data))>>9)
#define Z0K_get_reg_z0_adjr_0(data)                                   ((0x000001F0&(data))>>4)
#define Z0K_get_reg_z0tst(data)                                       (0x0000000F&(data))


#define Z0K_2                                                         0xa28
#define Z0K_2_reg_addr                                                "0x98034a28"
#define Z0K_2_reg                                                     0x98034a28
#define Z0K_2_inst_addr                                               "0x028A"
#define Z0K_2_inst                                                    0x028A
#define Z0K_2_reg_z0_adjr_3_shift                                     (0)
#define Z0K_2_reg_z0_adjr_3_mask                                      (0x0000001F)
#define Z0K_2_reg_z0_adjr_3(data)                                     (0x0000001F&(data))
#define Z0K_2_get_reg_z0_adjr_3(data)                                 (0x0000001F&(data))


#define P0_ACDR1                                                      0xa30
#define P0_ACDR1_reg_addr                                             "0x98034a30"
#define P0_ACDR1_reg                                                  0x98034a30
#define P0_ACDR1_inst_addr                                            "0x028C"
#define P0_ACDR1_inst                                                 0x028C
#define P0_ACDR1_reg_p0_acdr_4_shift                                  (24)
#define P0_ACDR1_reg_p0_acdr_3_shift                                  (16)
#define P0_ACDR1_reg_p0_acdr_2_shift                                  (8)
#define P0_ACDR1_reg_p0_acdr_1_shift                                  (0)
#define P0_ACDR1_reg_p0_acdr_4_mask                                   (0xFF000000)
#define P0_ACDR1_reg_p0_acdr_3_mask                                   (0x00FF0000)
#define P0_ACDR1_reg_p0_acdr_2_mask                                   (0x0000FF00)
#define P0_ACDR1_reg_p0_acdr_1_mask                                   (0x000000FF)
#define P0_ACDR1_reg_p0_acdr_4(data)                                  (0xFF000000&((data)<<24))
#define P0_ACDR1_reg_p0_acdr_3(data)                                  (0x00FF0000&((data)<<16))
#define P0_ACDR1_reg_p0_acdr_2(data)                                  (0x0000FF00&((data)<<8))
#define P0_ACDR1_reg_p0_acdr_1(data)                                  (0x000000FF&(data))
#define P0_ACDR1_get_reg_p0_acdr_4(data)                              ((0xFF000000&(data))>>24)
#define P0_ACDR1_get_reg_p0_acdr_3(data)                              ((0x00FF0000&(data))>>16)
#define P0_ACDR1_get_reg_p0_acdr_2(data)                              ((0x0000FF00&(data))>>8)
#define P0_ACDR1_get_reg_p0_acdr_1(data)                              (0x000000FF&(data))


#define P0_ACDR2                                                      0xa34
#define P0_ACDR2_reg_addr                                             "0x98034a34"
#define P0_ACDR2_reg                                                  0x98034a34
#define P0_ACDR2_inst_addr                                            "0x028D"
#define P0_ACDR2_inst                                                 0x028D
#define P0_ACDR2_reg_p0_acdr_8_shift                                  (24)
#define P0_ACDR2_reg_p0_acdr_7_shift                                  (16)
#define P0_ACDR2_reg_p0_acdr_6_shift                                  (8)
#define P0_ACDR2_reg_p0_acdr_5_shift                                  (0)
#define P0_ACDR2_reg_p0_acdr_8_mask                                   (0xFF000000)
#define P0_ACDR2_reg_p0_acdr_7_mask                                   (0x00FF0000)
#define P0_ACDR2_reg_p0_acdr_6_mask                                   (0x0000FF00)
#define P0_ACDR2_reg_p0_acdr_5_mask                                   (0x000000FF)
#define P0_ACDR2_reg_p0_acdr_8(data)                                  (0xFF000000&((data)<<24))
#define P0_ACDR2_reg_p0_acdr_7(data)                                  (0x00FF0000&((data)<<16))
#define P0_ACDR2_reg_p0_acdr_6(data)                                  (0x0000FF00&((data)<<8))
#define P0_ACDR2_reg_p0_acdr_5(data)                                  (0x000000FF&(data))
#define P0_ACDR2_get_reg_p0_acdr_8(data)                              ((0xFF000000&(data))>>24)
#define P0_ACDR2_get_reg_p0_acdr_7(data)                              ((0x00FF0000&(data))>>16)
#define P0_ACDR2_get_reg_p0_acdr_6(data)                              ((0x0000FF00&(data))>>8)
#define P0_ACDR2_get_reg_p0_acdr_5(data)                              (0x000000FF&(data))


#define P0_B1                                                         0xa40
#define P0_B1_reg_addr                                                "0x98034a40"
#define P0_B1_reg                                                     0x98034a40
#define P0_B1_inst_addr                                               "0x0290"
#define P0_B1_inst                                                    0x0290
#define P0_B1_reg_p0_b_4_shift                                        (24)
#define P0_B1_reg_p0_b_3_shift                                        (16)
#define P0_B1_reg_p0_b_2_shift                                        (8)
#define P0_B1_reg_p0_b_1_shift                                        (0)
#define P0_B1_reg_p0_b_4_mask                                         (0xFF000000)
#define P0_B1_reg_p0_b_3_mask                                         (0x00FF0000)
#define P0_B1_reg_p0_b_2_mask                                         (0x0000FF00)
#define P0_B1_reg_p0_b_1_mask                                         (0x000000FF)
#define P0_B1_reg_p0_b_4(data)                                        (0xFF000000&((data)<<24))
#define P0_B1_reg_p0_b_3(data)                                        (0x00FF0000&((data)<<16))
#define P0_B1_reg_p0_b_2(data)                                        (0x0000FF00&((data)<<8))
#define P0_B1_reg_p0_b_1(data)                                        (0x000000FF&(data))
#define P0_B1_get_reg_p0_b_4(data)                                    ((0xFF000000&(data))>>24)
#define P0_B1_get_reg_p0_b_3(data)                                    ((0x00FF0000&(data))>>16)
#define P0_B1_get_reg_p0_b_2(data)                                    ((0x0000FF00&(data))>>8)
#define P0_B1_get_reg_p0_b_1(data)                                    (0x000000FF&(data))
#define P0_b_4_FORE_KOFF_AUTOK                         (_BIT28)
#define P0_b_CLK_PIX2_RATE_SEL                         (_BIT26)
#define P0_b_DEMUX_BBPD_RSTB                           (_BIT25)
#define P0_b_4_FORE_POW_FORE_KOFF                      (_BIT24)
#define P0_b_3_FORE_EN_FORE_KOFF                       (_BIT23)
#define P0_b_1_FORE_KOFF_RANGE                         (_BIT22|_BIT21)
#define P0_b_1_inputoff_p                              (_BIT2)
#define P0_b_1_inputoff_n                              (_BIT1)
#define P0_b_1_inputoff                                (_BIT0)
#define P0_b_1_FORE_KOFF_ADJR                          (_BIT16|_BIT17|_BIT18|_BIT19|_BIT20)
#define P0_b_2_LEQ_BIT_RATE_mask                       (_BIT8|_BIT9)
#define P0_b_2_LEQ_BIT_RATE_MBR                        (_BIT8)
#define P0_b_2_LEQ_BIT_RATE_HBR                        (_BIT9)
#define P1_b_2_LEQ_BIT_RATE_mask                       (_BIT8|_BIT9)
#define P1_b_2_LEQ_BIT_RATE_MBR                        (_BIT8)
#define P1_b_2_LEQ_BIT_RATE_HBR                        (_BIT9)
#define P2_b_2_LEQ_BIT_RATE_mask                       (_BIT8|_BIT9)
#define P2_b_2_LEQ_BIT_RATE_MBR                        (_BIT8)
#define P2_b_2_LEQ_BIT_RATE_HBR                        (_BIT9)


#define P0_B2                                                         0xa44
#define P0_B2_reg_addr                                                "0x98034a44"
#define P0_B2_reg                                                     0x98034a44
#define P0_B2_inst_addr                                               "0x0291"
#define P0_B2_inst                                                    0x0291
#define P0_B2_reg_p0_b_8_shift                                        (24)
#define P0_B2_reg_p0_b_7_shift                                        (16)
#define P0_B2_reg_p0_b_6_shift                                        (8)
#define P0_B2_reg_p0_b_5_shift                                        (0)
#define P0_B2_reg_p0_b_8_mask                                         (0xFF000000)
#define P0_B2_reg_p0_b_7_mask                                         (0x00FF0000)
#define P0_B2_reg_p0_b_6_mask                                         (0x0000FF00)
#define P0_B2_reg_p0_b_5_mask                                         (0x000000FF)
#define P0_B2_reg_p0_b_8(data)                                        (0xFF000000&((data)<<24))
#define P0_B2_reg_p0_b_7(data)                                        (0x00FF0000&((data)<<16))
#define P0_B2_reg_p0_b_6(data)                                        (0x0000FF00&((data)<<8))
#define P0_B2_reg_p0_b_5(data)                                        (0x000000FF&(data))
#define P0_B2_get_reg_p0_b_8(data)                                    ((0xFF000000&(data))>>24)
#define P0_B2_get_reg_p0_b_7(data)                                    ((0x00FF0000&(data))>>16)
#define P0_B2_get_reg_p0_b_6(data)                                    ((0x0000FF00&(data))>>8)
#define P0_B2_get_reg_p0_b_5(data)                                    (0x000000FF&(data))
#define P0_b_8_DEMUX                                   (_BIT29|_BIT30|_BIT31)
#define P0_b_8_PR_RATE_SEL                             (_BIT26|_BIT27|_BIT28)
#define P0_b_8_POW_PR                                  (_BIT25)
#define P0_b_8_BY_PASS_PR                              (_BIT24)
#define P0_b_7_TAP0_ISEL                               (_BIT21|_BIT22|_BIT23)
#define P0_b_7_TAP0_ISEL_400uA                         (_BIT22|_BIT23)
#define P0_b_7_LEQ_ISEL                                (_BIT18|_BIT19|_BIT20)
#define P0_b_7_LEQ_ISEL_400uA                          (_BIT19|_BIT20)
#define P0_b_7_LEQ_ISEL_200uA                          (_BIT20)
#define P0_b_7_PI_ISEL                                 (_BIT16|_BIT17)
#define P0_b_6_LEQ_BIT_RATE                            (_BIT14|_BIT15)
#define P0_b_6_LEQ_BIT_RATE_HBR                        (_BIT15)
#define P0_b_6_LEQ_BIT_RATE_MBR                        (_BIT14)
#define P0_b_6_TAP0_HBR                                (_BIT13)
#define P0_b_6_LEQ_PASSIVE_CORNER                      (_BIT12|_BIT11)
#define P0_b_6_TAP0_LE_ISO                             (_BIT8)
#define P0_b_5_LEQ_CURRENT_ADJ                         (_BIT3|_BIT4)
#define P0_b_5_LEQ_CURRENT_ADJ_1X                      (_BIT3)
#define P0_b_5_LEQ_CURRENT_ADJ_1p25X                   (_BIT4)
#define P0_b_5_EQ_POW                                  (_BIT0)
#define p0_b_8_ACDR_CLK_SEL                            (_BIT24)


#define P0_B3                                                         0xa48
#define P0_B3_reg_addr                                                "0x98034a48"
#define P0_B3_reg                                                     0x98034a48
#define P0_B3_inst_addr                                               "0x0292"
#define P0_B3_inst                                                    0x0292
#define P0_B3_reg_p0_b_12_shift                                       (24)
#define P0_B3_reg_p0_b_11_shift                                       (16)
#define P0_B3_reg_p0_b_10_shift                                       (8)
#define P0_B3_reg_p0_b_9_shift                                        (0)
#define P0_B3_reg_p0_b_12_mask                                        (0xFF000000)
#define P0_B3_reg_p0_b_11_mask                                        (0x00FF0000)
#define P0_B3_reg_p0_b_10_mask                                        (0x0000FF00)
#define P0_B3_reg_p0_b_9_mask                                         (0x000000FF)
#define P0_B3_reg_p0_b_12(data)                                       (0xFF000000&((data)<<24))
#define P0_B3_reg_p0_b_11(data)                                       (0x00FF0000&((data)<<16))
#define P0_B3_reg_p0_b_10(data)                                       (0x0000FF00&((data)<<8))
#define P0_B3_reg_p0_b_9(data)                                        (0x000000FF&(data))
#define P0_B3_get_reg_p0_b_12(data)                                   ((0xFF000000&(data))>>24)
#define P0_B3_get_reg_p0_b_11(data)                                   ((0x00FF0000&(data))>>16)
#define P0_B3_get_reg_p0_b_10(data)                                   ((0x0000FF00&(data))>>8)
#define P0_B3_get_reg_p0_b_9(data)                                    (0x000000FF&(data))
#define P0_b_12_PI_CURRENT                             (_BIT28)
#define P0_b_12_PI_CSEL                                (_BIT24|_BIT25)
#define P0_b_9_DFE_ADAPTION_POW_EN                     (_BIT7)
#define P0_b_9_DFE_TAP_EN                              (_BIT3|_BIT4|_BIT5|_BIT6)
#define P0_b_9_DFE_TAP1_EN                             (_BIT3)
#define P0_DFE_ADAPTION_EN(data)                       (0x00000080&((data)<<7))
#define P0_b_tap_en(data)                              (0x00000078&((data)<<3))
#define P0_b_11_ACDR_RATE_SEL_HALF_RATE                (_BIT16)
#define P0_b_10_DFE_SUMAMP_LP_MANUALOFF                (_BIT15)
#define P0_b_10_DFE_SUMAMP_ISEL_mask                   (_BIT11|_BIT12|_BIT13)
#define P0_b_10_DFE_SUMAMP_ISEL_400uA                  (_BIT13)
#define P0_b_10_DFE_PREAMP_ISEL_mask                   (_BIT8|_BIT9|_BIT10)
#define P0_b_10_DFE_PREAMP_ISEL_400uA                  (_BIT10)
#define P0_b_12_PR                                     (_BIT24|_BIT25)


#define P0_B4                                                         0xa4c
#define P0_B4_reg_addr                                                "0x98034a4c"
#define P0_B4_reg                                                     0x98034a4c
#define P0_B4_inst_addr                                               "0x0293"
#define P0_B4_inst                                                    0x0293
#define P0_B4_reg_p0_b_koff_sel_shift                                 (10)
#define P0_B4_reg_p0_b_koff_bound_shift                               (9)
#define P0_B4_reg_p0_b_koffok_shift                                   (8)
#define P0_B4_reg_p0_b_13_shift                                       (0)
#define P0_B4_reg_p0_b_koff_sel_mask                                  (0x00007C00)
#define P0_B4_reg_p0_b_koff_bound_mask                                (0x00000200)
#define P0_B4_reg_p0_b_koffok_mask                                    (0x00000100)
#define P0_B4_reg_p0_b_13_mask                                        (0x000000FF)
#define P0_B4_reg_p0_b_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P0_B4_reg_p0_b_koff_bound(data)                               (0x00000200&((data)<<9))
#define P0_B4_reg_p0_b_koffok(data)                                   (0x00000100&((data)<<8))
#define P0_B4_reg_p0_b_13(data)                                       (0x000000FF&(data))
#define P0_B4_get_reg_p0_b_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P0_B4_get_reg_p0_b_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P0_B4_get_reg_p0_b_koffok(data)                               ((0x00000100&(data))>>8)
#define P0_B4_get_reg_p0_b_13(data)                                   (0x000000FF&(data))


#define P0_CK1                                                        0xa50
#define P0_CK1_reg_addr                                               "0x98034a50"
#define P0_CK1_reg                                                    0x98034a50
#define P0_CK1_inst_addr                                              "0x0294"
#define P0_CK1_inst                                                   0x0294
#define P0_CK1_reg_p0_ck_4_shift                                      (24)
#define P0_CK1_reg_p0_ck_3_shift                                      (16)
#define P0_CK1_reg_p0_ck_2_shift                                      (8)
#define P0_CK1_reg_p0_ck_1_shift                                      (0)
#define P0_CK1_reg_p0_ck_4_mask                                       (0xFF000000)
#define P0_CK1_reg_p0_ck_3_mask                                       (0x00FF0000)
#define P0_CK1_reg_p0_ck_2_mask                                       (0x0000FF00)
#define P0_CK1_reg_p0_ck_1_mask                                       (0x000000FF)
#define P0_CK1_reg_p0_ck_4(data)                                      (0xFF000000&((data)<<24))
#define P0_CK1_reg_p0_ck_3(data)                                      (0x00FF0000&((data)<<16))
#define P0_CK1_reg_p0_ck_2(data)                                      (0x0000FF00&((data)<<8))
#define P0_CK1_reg_p0_ck_1(data)                                      (0x000000FF&(data))
#define P0_CK1_get_reg_p0_ck_4(data)                                  ((0xFF000000&(data))>>24)
#define P0_CK1_get_reg_p0_ck_3(data)                                  ((0x00FF0000&(data))>>16)
#define P0_CK1_get_reg_p0_ck_2(data)                                  ((0x0000FF00&(data))>>8)
#define P0_CK1_get_reg_p0_ck_1(data)                                  (0x000000FF&(data))
#define p0_ck_3_CMU_PREDIVN                            (_BIT20|_BIT21|_BIT22|_BIT23)
#define p0_ck_3_CMU_N_code                             (_BIT18|_BIT19)
#define p0_ck_3_CMU_SEL_D4                             (_BIT16)
#define p0_ck_2_CMU_CKIN_SEL                           (_BIT15)
#define p0_ck_2_ACDR_CBUS_REF                          (_BIT13|_BIT14)
#define p0_ck_2_CK_MD_DET_SEL                          (_BIT12)
#define p0_CMU_CKOUT_SEL                               (_BIT11)
#define p0_CMU_CKAFE_ENHANCE_BIAS                      (_BIT10)
#define p0_ck_2_CK_MD_REF_SEL                          (_BIT9)
#define p0_CK_2_CKD2S_EN0                              (_BIT8)
#define p0_ck_1_port_bias                              (_BIT2)
#define p0_ck_1_CKAFE_POW                              (_BIT1)


#define P0_CK2                                                        0xa54
#define P0_CK2_reg_addr                                               "0x98034a54"
#define P0_CK2_reg                                                    0x98034a54
#define P0_CK2_inst_addr                                              "0x0295"
#define P0_CK2_inst                                                   0x0295
#define P0_CK2_reg_p0_ck_8_shift                                      (24)
#define P0_CK2_reg_p0_ck_7_shift                                      (16)
#define P0_CK2_reg_p0_ck_6_shift                                      (8)
#define P0_CK2_reg_p0_ck_5_shift                                      (0)
#define P0_CK2_reg_p0_ck_8_mask                                       (0xFF000000)
#define P0_CK2_reg_p0_ck_7_mask                                       (0x00FF0000)
#define P0_CK2_reg_p0_ck_6_mask                                       (0x0000FF00)
#define P0_CK2_reg_p0_ck_5_mask                                       (0x000000FF)
#define P0_CK2_reg_p0_ck_8(data)                                      (0xFF000000&((data)<<24))
#define P0_CK2_reg_p0_ck_7(data)                                      (0x00FF0000&((data)<<16))
#define P0_CK2_reg_p0_ck_6(data)                                      (0x0000FF00&((data)<<8))
#define P0_CK2_reg_p0_ck_5(data)                                      (0x000000FF&(data))
#define P0_CK2_get_reg_p0_ck_8(data)                                  ((0xFF000000&(data))>>24)
#define P0_CK2_get_reg_p0_ck_7(data)                                  ((0x00FF0000&(data))>>16)
#define P0_CK2_get_reg_p0_ck_6(data)                                  ((0x0000FF00&(data))>>8)
#define P0_CK2_get_reg_p0_ck_5(data)                                  (0x000000FF&(data))
#define P0_VSEL_LDO(data)                              (0xE0000000&((data)<<29))
#define P0_CCO_BAND_SEL(data)                          (0x1C000000&((data)<<26))
#define P0_CMU_BPPSR(data)                             (0x01000000&((data)<<24))
#define P0_CMU_SEL_CS(data)                            (0x00000700&((data)<<8))
#define P0_CMU_SEL_PUMP_I(data)                        (0x000000F0&((data)<<4))
#define P0_CMU_SEL_R1(data)                            (0x00000007&((data)<<0))
#define P0_get_CMU_BPPSR(data)                         ((0x01000000&(data))>>24)
#define P0_ck_8_VSEL_LDO_A_mask                        (_BIT29|_BIT30|_BIT31)
#define P0_ck_8_CCO_BAND_SEL_mask                      (_BIT26|_BIT27|_BIT28)
#define P0_ck_8_LDO_EN_mask                            (_BIT25)
#define P0_ck_8_CMU_BPPSR_mask                         (_BIT24)
#define P0_ck_8_CMU_SEL_CP_mask                        (_BIT20|_BIT21)
#define P0_ck_7_CMU_BYPASS_PI_mask                     (_BIT19)
#define P0_ck_7_CMU_PI_I_SEL_mask                      (_BIT16|_BIT17|_BIT18)
#define p0_ck_6_KVCO_ENHANCE                           (_BIT26)
#define P0_ck_6_CMU_BIG_KVCO_mask                      (_BIT13)
#define P0_ck_6_CMU_EN_CAP_mask                        (_BIT12)
#define P0_ck_6_CMU_SEL_CS_mask                        (_BIT8|_BIT9|_BIT10)
#define P0_ck_5_CMU_SEL_PUMP_I_mask                    (_BIT4|_BIT5|_BIT6|_BIT7)
#define P0_ck_5_CMU_SEL_PUMP_DB_mask                   (_BIT3)
#define P0_ck_5_CMU_SEL_R1_mask                        (_BIT0|_BIT1|_BIT2)


#define P0_CK3                                                        0xa58
#define P0_CK3_reg_addr                                               "0x98034a58"
#define P0_CK3_reg                                                    0x98034a58
#define P0_CK3_inst_addr                                              "0x0296"
#define P0_CK3_inst                                                   0x0296
#define P0_CK3_reg_p0_ck_12_shift                                     (24)
#define P0_CK3_reg_p0_ck_11_shift                                     (16)
#define P0_CK3_reg_p0_ck_10_shift                                     (8)
#define P0_CK3_reg_p0_ck_9_shift                                      (0)
#define P0_CK3_reg_p0_ck_12_mask                                      (0xFF000000)
#define P0_CK3_reg_p0_ck_11_mask                                      (0x00FF0000)
#define P0_CK3_reg_p0_ck_10_mask                                      (0x0000FF00)
#define P0_CK3_reg_p0_ck_9_mask                                       (0x000000FF)
#define P0_CK3_reg_p0_ck_12(data)                                     (0xFF000000&((data)<<24))
#define P0_CK3_reg_p0_ck_11(data)                                     (0x00FF0000&((data)<<16))
#define P0_CK3_reg_p0_ck_10(data)                                     (0x0000FF00&((data)<<8))
#define P0_CK3_reg_p0_ck_9(data)                                      (0x000000FF&(data))
#define P0_CK3_get_reg_p0_ck_12(data)                                 ((0xFF000000&(data))>>24)
#define P0_CK3_get_reg_p0_ck_11(data)                                 ((0x00FF0000&(data))>>16)
#define P0_CK3_get_reg_p0_ck_10(data)                                 ((0x0000FF00&(data))>>8)
#define P0_CK3_get_reg_p0_ck_9(data)                                  (0x000000FF&(data))
#define P0_ck_9_CMU_PFD_RSTB                           (_BIT5)
#define P0_ck_9_CMU_WDRST                              (_BIT2)


#define P0_CK4                                                        0xa5c
#define P0_CK4_reg_addr                                               "0x98034a5c"
#define P0_CK4_reg                                                    0x98034a5c
#define P0_CK4_inst_addr                                              "0x0297"
#define P0_CK4_inst                                                   0x0297
#define P0_CK4_reg_p0_ck_13_shift                                     (0)
#define P0_CK4_reg_p0_ck_13_mask                                      (0x000000FF)
#define P0_CK4_reg_p0_ck_13(data)                                     (0x000000FF&(data))
#define P0_CK4_get_reg_p0_ck_13(data)                                 (0x000000FF&(data))


#define P0_G1                                                         0xa60
#define P0_G1_reg_addr                                                "0x98034a60"
#define P0_G1_reg                                                     0x98034a60
#define P0_G1_inst_addr                                               "0x0298"
#define P0_G1_inst                                                    0x0298
#define P0_G1_reg_p0_g_4_shift                                        (24)
#define P0_G1_reg_p0_g_3_shift                                        (16)
#define P0_G1_reg_p0_g_2_shift                                        (8)
#define P0_G1_reg_p0_g_1_shift                                        (0)
#define P0_G1_reg_p0_g_4_mask                                         (0xFF000000)
#define P0_G1_reg_p0_g_3_mask                                         (0x00FF0000)
#define P0_G1_reg_p0_g_2_mask                                         (0x0000FF00)
#define P0_G1_reg_p0_g_1_mask                                         (0x000000FF)
#define P0_G1_reg_p0_g_4(data)                                        (0xFF000000&((data)<<24))
#define P0_G1_reg_p0_g_3(data)                                        (0x00FF0000&((data)<<16))
#define P0_G1_reg_p0_g_2(data)                                        (0x0000FF00&((data)<<8))
#define P0_G1_reg_p0_g_1(data)                                        (0x000000FF&(data))
#define P0_G1_get_reg_p0_g_4(data)                                    ((0xFF000000&(data))>>24)
#define P0_G1_get_reg_p0_g_3(data)                                    ((0x00FF0000&(data))>>16)
#define P0_G1_get_reg_p0_g_2(data)                                    ((0x0000FF00&(data))>>8)
#define P0_G1_get_reg_p0_g_1(data)                                    (0x000000FF&(data))
#define P0_g_4_FORE_KOFF_AUTOK                         (_BIT28)
#define P0_g_CLK_PIX2_RATE_SEL                         (_BIT26)
#define P0_g_DEMUX_BBPD_RSTB                           (_BIT25)
#define P0_g_4_FORE_POW_FORE_KOFF                      (_BIT24)
#define P0_g_3_FORE_EN_FORE_KOFF                       (_BIT23)
#define P0_g_1_FORE_KOFF_RANGE                         (_BIT22|_BIT21)
#define P0_g_1_inputoff_p                              (_BIT2)
#define P0_g_1_inputoff_n                              (_BIT1)
#define P0_g_1_inputoff                                (_BIT0)
#define P0_g_1_FORE_KOFF_ADJR                          (_BIT16|_BIT17|_BIT18|_BIT19|_BIT20)
#define P0_g_2_LEQ_BIT_RATE_mask                       (_BIT8|_BIT9)
#define P0_g_2_LEQ_BIT_RATE_MBR                        (_BIT8)
#define P0_g_2_LEQ_BIT_RATE_HBR                        (_BIT9)
#define P1_g_2_LEQ_BIT_RATE_mask                       (_BIT8|_BIT9)
#define P1_g_2_LEQ_BIT_RATE_MBR                        (_BIT8)
#define P1_g_2_LEQ_BIT_RATE_HBR                        (_BIT9)
#define P2_g_2_LEQ_BIT_RATE_mask                       (_BIT8|_BIT9)
#define P2_g_2_LEQ_BIT_RATE_MBR                        (_BIT8)
#define P2_g_2_LEQ_BIT_RATE_HBR                        (_BIT9)


#define P0_G2                                                         0xa64
#define P0_G2_reg_addr                                                "0x98034a64"
#define P0_G2_reg                                                     0x98034a64
#define P0_G2_inst_addr                                               "0x0299"
#define P0_G2_inst                                                    0x0299
#define P0_G2_reg_p0_g_8_shift                                        (24)
#define P0_G2_reg_p0_g_7_shift                                        (16)
#define P0_G2_reg_p0_g_6_shift                                        (8)
#define P0_G2_reg_p0_g_5_shift                                        (0)
#define P0_G2_reg_p0_g_8_mask                                         (0xFF000000)
#define P0_G2_reg_p0_g_7_mask                                         (0x00FF0000)
#define P0_G2_reg_p0_g_6_mask                                         (0x0000FF00)
#define P0_G2_reg_p0_g_5_mask                                         (0x000000FF)
#define P0_G2_reg_p0_g_8(data)                                        (0xFF000000&((data)<<24))
#define P0_G2_reg_p0_g_7(data)                                        (0x00FF0000&((data)<<16))
#define P0_G2_reg_p0_g_6(data)                                        (0x0000FF00&((data)<<8))
#define P0_G2_reg_p0_g_5(data)                                        (0x000000FF&(data))
#define P0_G2_get_reg_p0_g_8(data)                                    ((0xFF000000&(data))>>24)
#define P0_G2_get_reg_p0_g_7(data)                                    ((0x00FF0000&(data))>>16)
#define P0_G2_get_reg_p0_g_6(data)                                    ((0x0000FF00&(data))>>8)
#define P0_G2_get_reg_p0_g_5(data)                                    (0x000000FF&(data))
#define P0_g_8_DEMUX                                   (_BIT29|_BIT30|_BIT31)
#define P0_g_8_PR_RATE_SEL                             (_BIT26|_BIT27|_BIT28)
#define P0_g_8_POW_PR                                  (_BIT25)
#define P0_g_8_BY_PASS_PR                              (_BIT24)
#define P0_g_7_TAP0_ISEL                               (_BIT21|_BIT22|_BIT23)
#define P0_g_7_TAP0_ISEL_400uA                         (_BIT22|_BIT23)
#define P0_g_7_LEQ_ISEL                                (_BIT18|_BIT19|_BIT20)
#define P0_g_7_LEQ_ISEL_400uA                          (_BIT19|_BIT20)
#define P0_g_7_LEQ_ISEL_200uA                          (_BIT20)
#define P0_g_7_PI_ISEL                                 (_BIT16|_BIT17)
#define P0_g_6_LEQ_BIT_RATE                            (_BIT14|_BIT15)
#define P0_g_6_LEQ_BIT_RATE_HBR                        (_BIT15)
#define P0_g_6_LEQ_BIT_RATE_MBR                        (_BIT14)
#define P0_g_6_TAP0_HBR                                (_BIT13)
#define P0_g_6_LEQ_PASSIVE_CORNER                      (_BIT12|_BIT11)
#define P0_g_5_LEQ_CURRENT_ADJ                         (_BIT3|_BIT4)
#define P0_g_5_LEQ_CURRENT_ADJ_1X                      (_BIT3)
#define P0_g_5_LEQ_CURRENT_ADJ_1p25X                   (_BIT4)
#define P0_g_5_EQ_POW                                  (_BIT0)


#define P0_G3                                                         0xa68
#define P0_G3_reg_addr                                                "0x98034a68"
#define P0_G3_reg                                                     0x98034a68
#define P0_G3_inst_addr                                               "0x029A"
#define P0_G3_inst                                                    0x029A
#define P0_G3_reg_p0_g_12_shift                                       (24)
#define P0_G3_reg_p0_g_11_shift                                       (16)
#define P0_G3_reg_p0_g_10_shift                                       (8)
#define P0_G3_reg_p0_g_9_shift                                        (0)
#define P0_G3_reg_p0_g_12_mask                                        (0xFF000000)
#define P0_G3_reg_p0_g_11_mask                                        (0x00FF0000)
#define P0_G3_reg_p0_g_10_mask                                        (0x0000FF00)
#define P0_G3_reg_p0_g_9_mask                                         (0x000000FF)
#define P0_G3_reg_p0_g_12(data)                                       (0xFF000000&((data)<<24))
#define P0_G3_reg_p0_g_11(data)                                       (0x00FF0000&((data)<<16))
#define P0_G3_reg_p0_g_10(data)                                       (0x0000FF00&((data)<<8))
#define P0_G3_reg_p0_g_9(data)                                        (0x000000FF&(data))
#define P0_G3_get_reg_p0_g_12(data)                                   ((0xFF000000&(data))>>24)
#define P0_G3_get_reg_p0_g_11(data)                                   ((0x00FF0000&(data))>>16)
#define P0_G3_get_reg_p0_g_10(data)                                   ((0x0000FF00&(data))>>8)
#define P0_G3_get_reg_p0_g_9(data)                                    (0x000000FF&(data))
#define P0_G_DFE_TAPEN4321                             (_BIT6|_BIT5|_BIT4|_BIT3)
#define P0_g_12_PI_CURRENT                             (_BIT28)
#define P0_g_12_PI_CSEL                                (_BIT24|_BIT25)
#define P0_g_9_DFE_ADAPTION_POW_EN                     (_BIT7)
#define P0_g_9_DFE_TAP_EN                              (_BIT3|_BIT4|_BIT5|_BIT6)
#define P0_g_9_DFE_TAP1_EN                             (_BIT3)
#define  P0_g_tap_en(data)                             (0x00000078&((data)<<3))
#define P0_g_11_ACDR_RATE_SEL_HALF_RATE                (_BIT16)
#define P0_g_10_DFE_SUMAMP_LP_MANUALOFF                (_BIT15)
#define P0_g_10_DFE_SUMAMP_ISEL_mask                   (_BIT11|_BIT12|_BIT13)
#define P0_g_10_DFE_SUMAMP_ISEL_400uA                  (_BIT13)
#define P0_g_10_DFE_PREAMP_ISEL_mask                   (_BIT8|_BIT9|_BIT10)
#define P0_g_10_DFE_PREAMP_ISEL_400uA                  (_BIT10)


#define P0_G4                                                         0xa6c
#define P0_G4_reg_addr                                                "0x98034a6c"
#define P0_G4_reg                                                     0x98034a6c
#define P0_G4_inst_addr                                               "0x029B"
#define P0_G4_inst                                                    0x029B
#define P0_G4_reg_p0_g_koff_sel_shift                                 (10)
#define P0_G4_reg_p0_g_koff_bound_shift                               (9)
#define P0_G4_reg_p0_g_koffok_shift                                   (8)
#define P0_G4_reg_p0_g_13_shift                                       (0)
#define P0_G4_reg_p0_g_koff_sel_mask                                  (0x00007C00)
#define P0_G4_reg_p0_g_koff_bound_mask                                (0x00000200)
#define P0_G4_reg_p0_g_koffok_mask                                    (0x00000100)
#define P0_G4_reg_p0_g_13_mask                                        (0x000000FF)
#define P0_G4_reg_p0_g_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P0_G4_reg_p0_g_koff_bound(data)                               (0x00000200&((data)<<9))
#define P0_G4_reg_p0_g_koffok(data)                                   (0x00000100&((data)<<8))
#define P0_G4_reg_p0_g_13(data)                                       (0x000000FF&(data))
#define P0_G4_get_reg_p0_g_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P0_G4_get_reg_p0_g_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P0_G4_get_reg_p0_g_koffok(data)                               ((0x00000100&(data))>>8)
#define P0_G4_get_reg_p0_g_13(data)                                   (0x000000FF&(data))


#define P0_R1                                                         0xa70
#define P0_R1_reg_addr                                                "0x98034a70"
#define P0_R1_reg                                                     0x98034a70
#define P0_R1_inst_addr                                               "0x029C"
#define P0_R1_inst                                                    0x029C
#define P0_R1_reg_p0_r_4_shift                                        (24)
#define P0_R1_reg_p0_r_3_shift                                        (16)
#define P0_R1_reg_p0_r_2_shift                                        (8)
#define P0_R1_reg_p0_r_1_shift                                        (0)
#define P0_R1_reg_p0_r_4_mask                                         (0xFF000000)
#define P0_R1_reg_p0_r_3_mask                                         (0x00FF0000)
#define P0_R1_reg_p0_r_2_mask                                         (0x0000FF00)
#define P0_R1_reg_p0_r_1_mask                                         (0x000000FF)
#define P0_R1_reg_p0_r_4(data)                                        (0xFF000000&((data)<<24))
#define P0_R1_reg_p0_r_3(data)                                        (0x00FF0000&((data)<<16))
#define P0_R1_reg_p0_r_2(data)                                        (0x0000FF00&((data)<<8))
#define P0_R1_reg_p0_r_1(data)                                        (0x000000FF&(data))
#define P0_R1_get_reg_p0_r_4(data)                                    ((0xFF000000&(data))>>24)
#define P0_R1_get_reg_p0_r_3(data)                                    ((0x00FF0000&(data))>>16)
#define P0_R1_get_reg_p0_r_2(data)                                    ((0x0000FF00&(data))>>8)
#define P0_R1_get_reg_p0_r_1(data)                                    (0x000000FF&(data))
#define P0_r_4_FORE_KOFF_AUTOK                         (_BIT28)
#define P0_r_CLK_PIX2_RATE_SEL                         (_BIT26)
#define P0_r_DEMUX_BBPD_RSTB                           (_BIT25)
#define P0_r_4_FORE_POW_FORE_KOFF                      (_BIT24)
#define P0_r_3_FORE_EN_FORE_KOFF                       (_BIT23)
#define P0_r_1_FORE_KOFF_RANGE                         (_BIT22|_BIT21)
#define P0_r_1_inputoff                                (_BIT0)
#define P0_r_1_inputoff_n                              (_BIT1)
#define P0_r_1_inputoff_p                              (_BIT2)
#define P0_r_1_FORE_KOFF_ADJR                          (_BIT16|_BIT17|_BIT18|_BIT19|_BIT20)
#define P0_r_2_LEQ_BIT_RATE_mask                       (_BIT8|_BIT9)
#define P0_r_2_LEQ_BIT_RATE_MBR                        (_BIT8)
#define P0_r_2_LEQ_BIT_RATE_HBR                        (_BIT9)
#define P1_r_2_LEQ_BIT_RATE_mask                       (_BIT8|_BIT9)
#define P1_r_2_LEQ_BIT_RATE_MBR                        (_BIT8)
#define P1_r_2_LEQ_BIT_RATE_HBR                        (_BIT9)
#define P2_r_2_LEQ_BIT_RATE_mask                       (_BIT8|_BIT9)
#define P2_r_2_LEQ_BIT_RATE_MBR                        (_BIT8)
#define P2_r_2_LEQ_BIT_RATE_HBR                        (_BIT9)


#define P0_R2                                                         0xa74
#define P0_R2_reg_addr                                                "0x98034a74"
#define P0_R2_reg                                                     0x98034a74
#define P0_R2_inst_addr                                               "0x029D"
#define P0_R2_inst                                                    0x029D
#define P0_R2_reg_p0_r_8_shift                                        (24)
#define P0_R2_reg_p0_r_7_shift                                        (16)
#define P0_R2_reg_p0_r_6_shift                                        (8)
#define P0_R2_reg_p0_r_5_shift                                        (0)
#define P0_R2_reg_p0_r_8_mask                                         (0xFF000000)
#define P0_R2_reg_p0_r_7_mask                                         (0x00FF0000)
#define P0_R2_reg_p0_r_6_mask                                         (0x0000FF00)
#define P0_R2_reg_p0_r_5_mask                                         (0x000000FF)
#define P0_R2_reg_p0_r_8(data)                                        (0xFF000000&((data)<<24))
#define P0_R2_reg_p0_r_7(data)                                        (0x00FF0000&((data)<<16))
#define P0_R2_reg_p0_r_6(data)                                        (0x0000FF00&((data)<<8))
#define P0_R2_reg_p0_r_5(data)                                        (0x000000FF&(data))
#define P0_R2_get_reg_p0_r_8(data)                                    ((0xFF000000&(data))>>24)
#define P0_R2_get_reg_p0_r_7(data)                                    ((0x00FF0000&(data))>>16)
#define P0_R2_get_reg_p0_r_6(data)                                    ((0x0000FF00&(data))>>8)
#define P0_R2_get_reg_p0_r_5(data)                                    (0x000000FF&(data))
#define P0_r_8_DEMUX                                   (_BIT29|_BIT30|_BIT31)
#define P0_r_8_PR_RATE_SEL                             (_BIT26|_BIT27|_BIT28)
#define P0_r_8_POW_PR                                  (_BIT25)
#define P0_r_8_BY_PASS_PR                              (_BIT24)
#define P0_r_7_TAP0_ISEL                               (_BIT21|_BIT22|_BIT23)
#define P0_r_7_TAP0_ISEL_400uA                         (_BIT22|_BIT23)
#define P0_r_7_LEQ_ISEL                                (_BIT18|_BIT19|_BIT20)
#define P0_r_7_LEQ_ISEL_400uA                          (_BIT19|_BIT20)
#define P0_r_7_LEQ_ISEL_200uA                          (_BIT20)
#define P0_r_7_PI_ISEL                                 (_BIT16|_BIT17)
#define P0_r_6_LEQ_BIT_RATE                            (_BIT14|_BIT15)
#define P0_r_6_LEQ_BIT_RATE_HBR                        (_BIT15)
#define P0_r_6_LEQ_BIT_RATE_MBR                        (_BIT14)
#define P0_r_6_TAP0_HBR                                (_BIT13)
#define P0_r_6_LEQ_PASSIVE_CORNER                      (_BIT12|_BIT11)
#define P0_r_5_LEQ_CURRENT_ADJ                         (_BIT3|_BIT4)
#define P0_r_5_LEQ_CURRENT_ADJ_1X                      (_BIT3)
#define P0_r_5_LEQ_CURRENT_ADJ_1p25X                   (_BIT4)
#define P0_r_5_EQ_POW                                  (_BIT0)


#define P0_R3                                                         0xa78
#define P0_R3_reg_addr                                                "0x98034a78"
#define P0_R3_reg                                                     0x98034a78
#define P0_R3_inst_addr                                               "0x029E"
#define P0_R3_inst                                                    0x029E
#define P0_R3_reg_p0_r_12_shift                                       (24)
#define P0_R3_reg_p0_r_11_shift                                       (16)
#define P0_R3_reg_p0_r_10_shift                                       (8)
#define P0_R3_reg_p0_r_9_shift                                        (0)
#define P0_R3_reg_p0_r_12_mask                                        (0xFF000000)
#define P0_R3_reg_p0_r_11_mask                                        (0x00FF0000)
#define P0_R3_reg_p0_r_10_mask                                        (0x0000FF00)
#define P0_R3_reg_p0_r_9_mask                                         (0x000000FF)
#define P0_R3_reg_p0_r_12(data)                                       (0xFF000000&((data)<<24))
#define P0_R3_reg_p0_r_11(data)                                       (0x00FF0000&((data)<<16))
#define P0_R3_reg_p0_r_10(data)                                       (0x0000FF00&((data)<<8))
#define P0_R3_reg_p0_r_9(data)                                        (0x000000FF&(data))
#define P0_R3_get_reg_p0_r_12(data)                                   ((0xFF000000&(data))>>24)
#define P0_R3_get_reg_p0_r_11(data)                                   ((0x00FF0000&(data))>>16)
#define P0_R3_get_reg_p0_r_10(data)                                   ((0x0000FF00&(data))>>8)
#define P0_R3_get_reg_p0_r_9(data)                                    (0x000000FF&(data))
#define P0_R_DFE_TAPEN4321                             (_BIT6|_BIT5|_BIT4|_BIT3)
#define P0_r_12_PI_CURRENT                             (_BIT28)
#define P0_r_12_PI_CSEL                                (_BIT24|_BIT25)
#define P0_r_9_DFE_ADAPTION_POW_EN                     (_BIT7)
#define P0_r_9_DFE_TAP_EN                              (_BIT3|_BIT4|_BIT5|_BIT6)
#define P0_r_9_DFE_TAP1_EN                             (_BIT3)
#define P0_r_tap_en(data)                              (0x00000078&((data)<<3))
#define P0_r_11_ACDR_RATE_SEL                          (_BIT24|_BIT25)
#define P0_r_11_ACDR_RATE_SEL_HALF_RATE                (_BIT16)
#define P0_r_10_DFE_SUMAMP_LP_MANUALOFF                (_BIT15)
#define P0_r_10_DFE_SUMAMP_ISEL_mask                   (_BIT11|_BIT12|_BIT13)
#define P0_r_10_DFE_SUMAMP_ISEL_400uA                  (_BIT13)
#define P0_r_10_DFE_PREAMP_ISEL_mask                   (_BIT8|_BIT9|_BIT10)
#define P0_r_10_DFE_PREAMP_ISEL_400uA                  (_BIT10)


#define P0_R4                                                         0xa7c
#define P0_R4_reg_addr                                                "0x98034a7c"
#define P0_R4_reg                                                     0x98034a7c
#define P0_R4_inst_addr                                               "0x029F"
#define P0_R4_inst                                                    0x029F
#define P0_R4_reg_p0_r_koff_sel_shift                                 (10)
#define P0_R4_reg_p0_r_koff_bound_shift                               (9)
#define P0_R4_reg_p0_r_koffok_shift                                   (8)
#define P0_R4_reg_p0_r_13_shift                                       (0)
#define P0_R4_reg_p0_r_koff_sel_mask                                  (0x00007C00)
#define P0_R4_reg_p0_r_koff_bound_mask                                (0x00000200)
#define P0_R4_reg_p0_r_koffok_mask                                    (0x00000100)
#define P0_R4_reg_p0_r_13_mask                                        (0x000000FF)
#define P0_R4_reg_p0_r_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P0_R4_reg_p0_r_koff_bound(data)                               (0x00000200&((data)<<9))
#define P0_R4_reg_p0_r_koffok(data)                                   (0x00000100&((data)<<8))
#define P0_R4_reg_p0_r_13(data)                                       (0x000000FF&(data))
#define P0_R4_get_reg_p0_r_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P0_R4_get_reg_p0_r_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P0_R4_get_reg_p0_r_koffok(data)                               ((0x00000100&(data))>>8)
#define P0_R4_get_reg_p0_r_13(data)                                   (0x000000FF&(data))


#define P1_ACDR1                                                      0xa80
#define P1_ACDR1_reg_addr                                             "0x98034a80"
#define P1_ACDR1_reg                                                  0x98034a80
#define P1_ACDR1_inst_addr                                            "0x02A0"
#define P1_ACDR1_inst                                                 0x02A0
#define P1_ACDR1_reg_p1_acdr_4_shift                                  (24)
#define P1_ACDR1_reg_p1_acdr_3_shift                                  (16)
#define P1_ACDR1_reg_p1_acdr_2_shift                                  (8)
#define P1_ACDR1_reg_p1_acdr_1_shift                                  (0)
#define P1_ACDR1_reg_p1_acdr_4_mask                                   (0xFF000000)
#define P1_ACDR1_reg_p1_acdr_3_mask                                   (0x00FF0000)
#define P1_ACDR1_reg_p1_acdr_2_mask                                   (0x0000FF00)
#define P1_ACDR1_reg_p1_acdr_1_mask                                   (0x000000FF)
#define P1_ACDR1_reg_p1_acdr_4(data)                                  (0xFF000000&((data)<<24))
#define P1_ACDR1_reg_p1_acdr_3(data)                                  (0x00FF0000&((data)<<16))
#define P1_ACDR1_reg_p1_acdr_2(data)                                  (0x0000FF00&((data)<<8))
#define P1_ACDR1_reg_p1_acdr_1(data)                                  (0x000000FF&(data))
#define P1_ACDR1_get_reg_p1_acdr_4(data)                              ((0xFF000000&(data))>>24)
#define P1_ACDR1_get_reg_p1_acdr_3(data)                              ((0x00FF0000&(data))>>16)
#define P1_ACDR1_get_reg_p1_acdr_2(data)                              ((0x0000FF00&(data))>>8)
#define P1_ACDR1_get_reg_p1_acdr_1(data)                              (0x000000FF&(data))


#define P1_ACDR2                                                      0xa84
#define P1_ACDR2_reg_addr                                             "0x98034a84"
#define P1_ACDR2_reg                                                  0x98034a84
#define P1_ACDR2_inst_addr                                            "0x02A1"
#define P1_ACDR2_inst                                                 0x02A1
#define P1_ACDR2_reg_p1_acdr_8_shift                                  (24)
#define P1_ACDR2_reg_p1_acdr_7_shift                                  (16)
#define P1_ACDR2_reg_p1_acdr_6_shift                                  (8)
#define P1_ACDR2_reg_p1_acdr_5_shift                                  (0)
#define P1_ACDR2_reg_p1_acdr_8_mask                                   (0xFF000000)
#define P1_ACDR2_reg_p1_acdr_7_mask                                   (0x00FF0000)
#define P1_ACDR2_reg_p1_acdr_6_mask                                   (0x0000FF00)
#define P1_ACDR2_reg_p1_acdr_5_mask                                   (0x000000FF)
#define P1_ACDR2_reg_p1_acdr_8(data)                                  (0xFF000000&((data)<<24))
#define P1_ACDR2_reg_p1_acdr_7(data)                                  (0x00FF0000&((data)<<16))
#define P1_ACDR2_reg_p1_acdr_6(data)                                  (0x0000FF00&((data)<<8))
#define P1_ACDR2_reg_p1_acdr_5(data)                                  (0x000000FF&(data))
#define P1_ACDR2_get_reg_p1_acdr_8(data)                              ((0xFF000000&(data))>>24)
#define P1_ACDR2_get_reg_p1_acdr_7(data)                              ((0x00FF0000&(data))>>16)
#define P1_ACDR2_get_reg_p1_acdr_6(data)                              ((0x0000FF00&(data))>>8)
#define P1_ACDR2_get_reg_p1_acdr_5(data)                              (0x000000FF&(data))


#define P1_B1                                                         0xa90
#define P1_B1_reg_addr                                                "0x98034a90"
#define P1_B1_reg                                                     0x98034a90
#define P1_B1_inst_addr                                               "0x02A4"
#define P1_B1_inst                                                    0x02A4
#define P1_B1_reg_p1_b_4_shift                                        (24)
#define P1_B1_reg_p1_b_3_shift                                        (16)
#define P1_B1_reg_p1_b_2_shift                                        (8)
#define P1_B1_reg_p1_b_1_shift                                        (0)
#define P1_B1_reg_p1_b_4_mask                                         (0xFF000000)
#define P1_B1_reg_p1_b_3_mask                                         (0x00FF0000)
#define P1_B1_reg_p1_b_2_mask                                         (0x0000FF00)
#define P1_B1_reg_p1_b_1_mask                                         (0x000000FF)
#define P1_B1_reg_p1_b_4(data)                                        (0xFF000000&((data)<<24))
#define P1_B1_reg_p1_b_3(data)                                        (0x00FF0000&((data)<<16))
#define P1_B1_reg_p1_b_2(data)                                        (0x0000FF00&((data)<<8))
#define P1_B1_reg_p1_b_1(data)                                        (0x000000FF&(data))
#define P1_B1_get_reg_p1_b_4(data)                                    ((0xFF000000&(data))>>24)
#define P1_B1_get_reg_p1_b_3(data)                                    ((0x00FF0000&(data))>>16)
#define P1_B1_get_reg_p1_b_2(data)                                    ((0x0000FF00&(data))>>8)
#define P1_B1_get_reg_p1_b_1(data)                                    (0x000000FF&(data))


#define P1_B2                                                         0xa94
#define P1_B2_reg_addr                                                "0x98034a94"
#define P1_B2_reg                                                     0x98034a94
#define P1_B2_inst_addr                                               "0x02A5"
#define P1_B2_inst                                                    0x02A5
#define P1_B2_reg_p1_b_8_shift                                        (24)
#define P1_B2_reg_p1_b_7_shift                                        (16)
#define P1_B2_reg_p1_b_6_shift                                        (8)
#define P1_B2_reg_p1_b_5_shift                                        (0)
#define P1_B2_reg_p1_b_8_mask                                         (0xFF000000)
#define P1_B2_reg_p1_b_7_mask                                         (0x00FF0000)
#define P1_B2_reg_p1_b_6_mask                                         (0x0000FF00)
#define P1_B2_reg_p1_b_5_mask                                         (0x000000FF)
#define P1_B2_reg_p1_b_8(data)                                        (0xFF000000&((data)<<24))
#define P1_B2_reg_p1_b_7(data)                                        (0x00FF0000&((data)<<16))
#define P1_B2_reg_p1_b_6(data)                                        (0x0000FF00&((data)<<8))
#define P1_B2_reg_p1_b_5(data)                                        (0x000000FF&(data))
#define P1_B2_get_reg_p1_b_8(data)                                    ((0xFF000000&(data))>>24)
#define P1_B2_get_reg_p1_b_7(data)                                    ((0x00FF0000&(data))>>16)
#define P1_B2_get_reg_p1_b_6(data)                                    ((0x0000FF00&(data))>>8)
#define P1_B2_get_reg_p1_b_5(data)                                    (0x000000FF&(data))


#define P1_B3                                                         0xa98
#define P1_B3_reg_addr                                                "0x98034a98"
#define P1_B3_reg                                                     0x98034a98
#define P1_B3_inst_addr                                               "0x02A6"
#define P1_B3_inst                                                    0x02A6
#define P1_B3_reg_p1_b_12_shift                                       (24)
#define P1_B3_reg_p1_b_11_shift                                       (16)
#define P1_B3_reg_p1_b_10_shift                                       (8)
#define P1_B3_reg_p1_b_9_shift                                        (0)
#define P1_B3_reg_p1_b_12_mask                                        (0xFF000000)
#define P1_B3_reg_p1_b_11_mask                                        (0x00FF0000)
#define P1_B3_reg_p1_b_10_mask                                        (0x0000FF00)
#define P1_B3_reg_p1_b_9_mask                                         (0x000000FF)
#define P1_B3_reg_p1_b_12(data)                                       (0xFF000000&((data)<<24))
#define P1_B3_reg_p1_b_11(data)                                       (0x00FF0000&((data)<<16))
#define P1_B3_reg_p1_b_10(data)                                       (0x0000FF00&((data)<<8))
#define P1_B3_reg_p1_b_9(data)                                        (0x000000FF&(data))
#define P1_B3_get_reg_p1_b_12(data)                                   ((0xFF000000&(data))>>24)
#define P1_B3_get_reg_p1_b_11(data)                                   ((0x00FF0000&(data))>>16)
#define P1_B3_get_reg_p1_b_10(data)                                   ((0x0000FF00&(data))>>8)
#define P1_B3_get_reg_p1_b_9(data)                                    (0x000000FF&(data))


#define P1_B4                                                         0xa9c
#define P1_B4_reg_addr                                                "0x98034a9c"
#define P1_B4_reg                                                     0x98034a9c
#define P1_B4_inst_addr                                               "0x02A7"
#define P1_B4_inst                                                    0x02A7
#define P1_B4_reg_p1_b_koff_sel_shift                                 (10)
#define P1_B4_reg_p1_b_koff_bound_shift                               (9)
#define P1_B4_reg_p1_b_koffok_shift                                   (8)
#define P1_B4_reg_p1_b_13_shift                                       (0)
#define P1_B4_reg_p1_b_koff_sel_mask                                  (0x00007C00)
#define P1_B4_reg_p1_b_koff_bound_mask                                (0x00000200)
#define P1_B4_reg_p1_b_koffok_mask                                    (0x00000100)
#define P1_B4_reg_p1_b_13_mask                                        (0x000000FF)
#define P1_B4_reg_p1_b_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P1_B4_reg_p1_b_koff_bound(data)                               (0x00000200&((data)<<9))
#define P1_B4_reg_p1_b_koffok(data)                                   (0x00000100&((data)<<8))
#define P1_B4_reg_p1_b_13(data)                                       (0x000000FF&(data))
#define P1_B4_get_reg_p1_b_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P1_B4_get_reg_p1_b_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P1_B4_get_reg_p1_b_koffok(data)                               ((0x00000100&(data))>>8)
#define P1_B4_get_reg_p1_b_13(data)                                   (0x000000FF&(data))


#define P1_CK1                                                        0xaa0
#define P1_CK1_reg_addr                                               "0x98034aa0"
#define P1_CK1_reg                                                    0x98034aa0
#define P1_CK1_inst_addr                                              "0x02A8"
#define P1_CK1_inst                                                   0x02A8
#define P1_CK1_reg_p1_ck_4_shift                                      (24)
#define P1_CK1_reg_p1_ck_3_shift                                      (16)
#define P1_CK1_reg_p1_ck_2_shift                                      (8)
#define P1_CK1_reg_p1_ck_1_shift                                      (0)
#define P1_CK1_reg_p1_ck_4_mask                                       (0xFF000000)
#define P1_CK1_reg_p1_ck_3_mask                                       (0x00FF0000)
#define P1_CK1_reg_p1_ck_2_mask                                       (0x0000FF00)
#define P1_CK1_reg_p1_ck_1_mask                                       (0x000000FF)
#define P1_CK1_reg_p1_ck_4(data)                                      (0xFF000000&((data)<<24))
#define P1_CK1_reg_p1_ck_3(data)                                      (0x00FF0000&((data)<<16))
#define P1_CK1_reg_p1_ck_2(data)                                      (0x0000FF00&((data)<<8))
#define P1_CK1_reg_p1_ck_1(data)                                      (0x000000FF&(data))
#define P1_CK1_get_reg_p1_ck_4(data)                                  ((0xFF000000&(data))>>24)
#define P1_CK1_get_reg_p1_ck_3(data)                                  ((0x00FF0000&(data))>>16)
#define P1_CK1_get_reg_p1_ck_2(data)                                  ((0x0000FF00&(data))>>8)
#define P1_CK1_get_reg_p1_ck_1(data)                                  (0x000000FF&(data))


#define P1_CK2                                                        0xaa4
#define P1_CK2_reg_addr                                               "0x98034aa4"
#define P1_CK2_reg                                                    0x98034aa4
#define P1_CK2_inst_addr                                              "0x02A9"
#define P1_CK2_inst                                                   0x02A9
#define P1_CK2_reg_p1_ck_8_shift                                      (24)
#define P1_CK2_reg_p1_ck_7_shift                                      (16)
#define P1_CK2_reg_p1_ck_6_shift                                      (8)
#define P1_CK2_reg_p1_ck_5_shift                                      (0)
#define P1_CK2_reg_p1_ck_8_mask                                       (0xFF000000)
#define P1_CK2_reg_p1_ck_7_mask                                       (0x00FF0000)
#define P1_CK2_reg_p1_ck_6_mask                                       (0x0000FF00)
#define P1_CK2_reg_p1_ck_5_mask                                       (0x000000FF)
#define P1_CK2_reg_p1_ck_8(data)                                      (0xFF000000&((data)<<24))
#define P1_CK2_reg_p1_ck_7(data)                                      (0x00FF0000&((data)<<16))
#define P1_CK2_reg_p1_ck_6(data)                                      (0x0000FF00&((data)<<8))
#define P1_CK2_reg_p1_ck_5(data)                                      (0x000000FF&(data))
#define P1_CK2_get_reg_p1_ck_8(data)                                  ((0xFF000000&(data))>>24)
#define P1_CK2_get_reg_p1_ck_7(data)                                  ((0x00FF0000&(data))>>16)
#define P1_CK2_get_reg_p1_ck_6(data)                                  ((0x0000FF00&(data))>>8)
#define P1_CK2_get_reg_p1_ck_5(data)                                  (0x000000FF&(data))


#define P1_CK3                                                        0xaa8
#define P1_CK3_reg_addr                                               "0x98034aa8"
#define P1_CK3_reg                                                    0x98034aa8
#define P1_CK3_inst_addr                                              "0x02AA"
#define P1_CK3_inst                                                   0x02AA
#define P1_CK3_reg_p1_ck_12_shift                                     (24)
#define P1_CK3_reg_p1_ck_11_shift                                     (16)
#define P1_CK3_reg_p1_ck_10_shift                                     (8)
#define P1_CK3_reg_p1_ck_9_shift                                      (0)
#define P1_CK3_reg_p1_ck_12_mask                                      (0xFF000000)
#define P1_CK3_reg_p1_ck_11_mask                                      (0x00FF0000)
#define P1_CK3_reg_p1_ck_10_mask                                      (0x0000FF00)
#define P1_CK3_reg_p1_ck_9_mask                                       (0x000000FF)
#define P1_CK3_reg_p1_ck_12(data)                                     (0xFF000000&((data)<<24))
#define P1_CK3_reg_p1_ck_11(data)                                     (0x00FF0000&((data)<<16))
#define P1_CK3_reg_p1_ck_10(data)                                     (0x0000FF00&((data)<<8))
#define P1_CK3_reg_p1_ck_9(data)                                      (0x000000FF&(data))
#define P1_CK3_get_reg_p1_ck_12(data)                                 ((0xFF000000&(data))>>24)
#define P1_CK3_get_reg_p1_ck_11(data)                                 ((0x00FF0000&(data))>>16)
#define P1_CK3_get_reg_p1_ck_10(data)                                 ((0x0000FF00&(data))>>8)
#define P1_CK3_get_reg_p1_ck_9(data)                                  (0x000000FF&(data))


#define P1_CK4                                                        0xaac
#define P1_CK4_reg_addr                                               "0x98034aac"
#define P1_CK4_reg                                                    0x98034aac
#define P1_CK4_inst_addr                                              "0x02AB"
#define P1_CK4_inst                                                   0x02AB
#define P1_CK4_reg_p1_ck_13_shift                                     (0)
#define P1_CK4_reg_p1_ck_13_mask                                      (0x000000FF)
#define P1_CK4_reg_p1_ck_13(data)                                     (0x000000FF&(data))
#define P1_CK4_get_reg_p1_ck_13(data)                                 (0x000000FF&(data))


#define P1_G1                                                         0xab0
#define P1_G1_reg_addr                                                "0x98034ab0"
#define P1_G1_reg                                                     0x98034ab0
#define P1_G1_inst_addr                                               "0x02AC"
#define P1_G1_inst                                                    0x02AC
#define P1_G1_reg_p1_g_4_shift                                        (24)
#define P1_G1_reg_p1_g_3_shift                                        (16)
#define P1_G1_reg_p1_g_2_shift                                        (8)
#define P1_G1_reg_p1_g_1_shift                                        (0)
#define P1_G1_reg_p1_g_4_mask                                         (0xFF000000)
#define P1_G1_reg_p1_g_3_mask                                         (0x00FF0000)
#define P1_G1_reg_p1_g_2_mask                                         (0x0000FF00)
#define P1_G1_reg_p1_g_1_mask                                         (0x000000FF)
#define P1_G1_reg_p1_g_4(data)                                        (0xFF000000&((data)<<24))
#define P1_G1_reg_p1_g_3(data)                                        (0x00FF0000&((data)<<16))
#define P1_G1_reg_p1_g_2(data)                                        (0x0000FF00&((data)<<8))
#define P1_G1_reg_p1_g_1(data)                                        (0x000000FF&(data))
#define P1_G1_get_reg_p1_g_4(data)                                    ((0xFF000000&(data))>>24)
#define P1_G1_get_reg_p1_g_3(data)                                    ((0x00FF0000&(data))>>16)
#define P1_G1_get_reg_p1_g_2(data)                                    ((0x0000FF00&(data))>>8)
#define P1_G1_get_reg_p1_g_1(data)                                    (0x000000FF&(data))


#define P1_G2                                                         0xab4
#define P1_G2_reg_addr                                                "0x98034ab4"
#define P1_G2_reg                                                     0x98034ab4
#define P1_G2_inst_addr                                               "0x02AD"
#define P1_G2_inst                                                    0x02AD
#define P1_G2_reg_p1_g_8_shift                                        (24)
#define P1_G2_reg_p1_g_7_shift                                        (16)
#define P1_G2_reg_p1_g_6_shift                                        (8)
#define P1_G2_reg_p1_g_5_shift                                        (0)
#define P1_G2_reg_p1_g_8_mask                                         (0xFF000000)
#define P1_G2_reg_p1_g_7_mask                                         (0x00FF0000)
#define P1_G2_reg_p1_g_6_mask                                         (0x0000FF00)
#define P1_G2_reg_p1_g_5_mask                                         (0x000000FF)
#define P1_G2_reg_p1_g_8(data)                                        (0xFF000000&((data)<<24))
#define P1_G2_reg_p1_g_7(data)                                        (0x00FF0000&((data)<<16))
#define P1_G2_reg_p1_g_6(data)                                        (0x0000FF00&((data)<<8))
#define P1_G2_reg_p1_g_5(data)                                        (0x000000FF&(data))
#define P1_G2_get_reg_p1_g_8(data)                                    ((0xFF000000&(data))>>24)
#define P1_G2_get_reg_p1_g_7(data)                                    ((0x00FF0000&(data))>>16)
#define P1_G2_get_reg_p1_g_6(data)                                    ((0x0000FF00&(data))>>8)
#define P1_G2_get_reg_p1_g_5(data)                                    (0x000000FF&(data))


#define P1_G3                                                         0xab8
#define P1_G3_reg_addr                                                "0x98034ab8"
#define P1_G3_reg                                                     0x98034ab8
#define P1_G3_inst_addr                                               "0x02AE"
#define P1_G3_inst                                                    0x02AE
#define P1_G3_reg_p1_g_12_shift                                       (24)
#define P1_G3_reg_p1_g_11_shift                                       (16)
#define P1_G3_reg_p1_g_10_shift                                       (8)
#define P1_G3_reg_p1_g_9_shift                                        (0)
#define P1_G3_reg_p1_g_12_mask                                        (0xFF000000)
#define P1_G3_reg_p1_g_11_mask                                        (0x00FF0000)
#define P1_G3_reg_p1_g_10_mask                                        (0x0000FF00)
#define P1_G3_reg_p1_g_9_mask                                         (0x000000FF)
#define P1_G3_reg_p1_g_12(data)                                       (0xFF000000&((data)<<24))
#define P1_G3_reg_p1_g_11(data)                                       (0x00FF0000&((data)<<16))
#define P1_G3_reg_p1_g_10(data)                                       (0x0000FF00&((data)<<8))
#define P1_G3_reg_p1_g_9(data)                                        (0x000000FF&(data))
#define P1_G3_get_reg_p1_g_12(data)                                   ((0xFF000000&(data))>>24)
#define P1_G3_get_reg_p1_g_11(data)                                   ((0x00FF0000&(data))>>16)
#define P1_G3_get_reg_p1_g_10(data)                                   ((0x0000FF00&(data))>>8)
#define P1_G3_get_reg_p1_g_9(data)                                    (0x000000FF&(data))


#define P1_G4                                                         0xabc
#define P1_G4_reg_addr                                                "0x98034abc"
#define P1_G4_reg                                                     0x98034abc
#define P1_G4_inst_addr                                               "0x02AF"
#define P1_G4_inst                                                    0x02AF
#define P1_G4_reg_p1_g_koff_sel_shift                                 (10)
#define P1_G4_reg_p1_g_koff_bound_shift                               (9)
#define P1_G4_reg_p1_g_koffok_shift                                   (8)
#define P1_G4_reg_p1_g_13_shift                                       (0)
#define P1_G4_reg_p1_g_koff_sel_mask                                  (0x00007C00)
#define P1_G4_reg_p1_g_koff_bound_mask                                (0x00000200)
#define P1_G4_reg_p1_g_koffok_mask                                    (0x00000100)
#define P1_G4_reg_p1_g_13_mask                                        (0x000000FF)
#define P1_G4_reg_p1_g_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P1_G4_reg_p1_g_koff_bound(data)                               (0x00000200&((data)<<9))
#define P1_G4_reg_p1_g_koffok(data)                                   (0x00000100&((data)<<8))
#define P1_G4_reg_p1_g_13(data)                                       (0x000000FF&(data))
#define P1_G4_get_reg_p1_g_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P1_G4_get_reg_p1_g_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P1_G4_get_reg_p1_g_koffok(data)                               ((0x00000100&(data))>>8)
#define P1_G4_get_reg_p1_g_13(data)                                   (0x000000FF&(data))


#define P1_R1                                                         0xac0
#define P1_R1_reg_addr                                                "0x98034ac0"
#define P1_R1_reg                                                     0x98034ac0
#define P1_R1_inst_addr                                               "0x02B0"
#define P1_R1_inst                                                    0x02B0
#define P1_R1_reg_p1_r_4_shift                                        (24)
#define P1_R1_reg_p1_r_3_shift                                        (16)
#define P1_R1_reg_p1_r_2_shift                                        (8)
#define P1_R1_reg_p1_r_1_shift                                        (0)
#define P1_R1_reg_p1_r_4_mask                                         (0xFF000000)
#define P1_R1_reg_p1_r_3_mask                                         (0x00FF0000)
#define P1_R1_reg_p1_r_2_mask                                         (0x0000FF00)
#define P1_R1_reg_p1_r_1_mask                                         (0x000000FF)
#define P1_R1_reg_p1_r_4(data)                                        (0xFF000000&((data)<<24))
#define P1_R1_reg_p1_r_3(data)                                        (0x00FF0000&((data)<<16))
#define P1_R1_reg_p1_r_2(data)                                        (0x0000FF00&((data)<<8))
#define P1_R1_reg_p1_r_1(data)                                        (0x000000FF&(data))
#define P1_R1_get_reg_p1_r_4(data)                                    ((0xFF000000&(data))>>24)
#define P1_R1_get_reg_p1_r_3(data)                                    ((0x00FF0000&(data))>>16)
#define P1_R1_get_reg_p1_r_2(data)                                    ((0x0000FF00&(data))>>8)
#define P1_R1_get_reg_p1_r_1(data)                                    (0x000000FF&(data))


#define P1_R2                                                         0xac4
#define P1_R2_reg_addr                                                "0x98034ac4"
#define P1_R2_reg                                                     0x98034ac4
#define P1_R2_inst_addr                                               "0x02B1"
#define P1_R2_inst                                                    0x02B1
#define P1_R2_reg_p1_r_8_shift                                        (24)
#define P1_R2_reg_p1_r_7_shift                                        (16)
#define P1_R2_reg_p1_r_6_shift                                        (8)
#define P1_R2_reg_p1_r_5_shift                                        (0)
#define P1_R2_reg_p1_r_8_mask                                         (0xFF000000)
#define P1_R2_reg_p1_r_7_mask                                         (0x00FF0000)
#define P1_R2_reg_p1_r_6_mask                                         (0x0000FF00)
#define P1_R2_reg_p1_r_5_mask                                         (0x000000FF)
#define P1_R2_reg_p1_r_8(data)                                        (0xFF000000&((data)<<24))
#define P1_R2_reg_p1_r_7(data)                                        (0x00FF0000&((data)<<16))
#define P1_R2_reg_p1_r_6(data)                                        (0x0000FF00&((data)<<8))
#define P1_R2_reg_p1_r_5(data)                                        (0x000000FF&(data))
#define P1_R2_get_reg_p1_r_8(data)                                    ((0xFF000000&(data))>>24)
#define P1_R2_get_reg_p1_r_7(data)                                    ((0x00FF0000&(data))>>16)
#define P1_R2_get_reg_p1_r_6(data)                                    ((0x0000FF00&(data))>>8)
#define P1_R2_get_reg_p1_r_5(data)                                    (0x000000FF&(data))


#define P1_R3                                                         0xac8
#define P1_R3_reg_addr                                                "0x98034ac8"
#define P1_R3_reg                                                     0x98034ac8
#define P1_R3_inst_addr                                               "0x02B2"
#define P1_R3_inst                                                    0x02B2
#define P1_R3_reg_p1_r_12_shift                                       (24)
#define P1_R3_reg_p1_r_11_shift                                       (16)
#define P1_R3_reg_p1_r_10_shift                                       (8)
#define P1_R3_reg_p1_r_9_shift                                        (0)
#define P1_R3_reg_p1_r_12_mask                                        (0xFF000000)
#define P1_R3_reg_p1_r_11_mask                                        (0x00FF0000)
#define P1_R3_reg_p1_r_10_mask                                        (0x0000FF00)
#define P1_R3_reg_p1_r_9_mask                                         (0x000000FF)
#define P1_R3_reg_p1_r_12(data)                                       (0xFF000000&((data)<<24))
#define P1_R3_reg_p1_r_11(data)                                       (0x00FF0000&((data)<<16))
#define P1_R3_reg_p1_r_10(data)                                       (0x0000FF00&((data)<<8))
#define P1_R3_reg_p1_r_9(data)                                        (0x000000FF&(data))
#define P1_R3_get_reg_p1_r_12(data)                                   ((0xFF000000&(data))>>24)
#define P1_R3_get_reg_p1_r_11(data)                                   ((0x00FF0000&(data))>>16)
#define P1_R3_get_reg_p1_r_10(data)                                   ((0x0000FF00&(data))>>8)
#define P1_R3_get_reg_p1_r_9(data)                                    (0x000000FF&(data))


#define P1_R4                                                         0xacc
#define P1_R4_reg_addr                                                "0x98034acc"
#define P1_R4_reg                                                     0x98034acc
#define P1_R4_inst_addr                                               "0x02B3"
#define P1_R4_inst                                                    0x02B3
#define P1_R4_reg_p1_r_koff_sel_shift                                 (10)
#define P1_R4_reg_p1_r_koff_bound_shift                               (9)
#define P1_R4_reg_p1_r_koffok_shift                                   (8)
#define P1_R4_reg_p1_r_13_shift                                       (0)
#define P1_R4_reg_p1_r_koff_sel_mask                                  (0x00007C00)
#define P1_R4_reg_p1_r_koff_bound_mask                                (0x00000200)
#define P1_R4_reg_p1_r_koffok_mask                                    (0x00000100)
#define P1_R4_reg_p1_r_13_mask                                        (0x000000FF)
#define P1_R4_reg_p1_r_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P1_R4_reg_p1_r_koff_bound(data)                               (0x00000200&((data)<<9))
#define P1_R4_reg_p1_r_koffok(data)                                   (0x00000100&((data)<<8))
#define P1_R4_reg_p1_r_13(data)                                       (0x000000FF&(data))
#define P1_R4_get_reg_p1_r_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P1_R4_get_reg_p1_r_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P1_R4_get_reg_p1_r_koffok(data)                               ((0x00000100&(data))>>8)
#define P1_R4_get_reg_p1_r_13(data)                                   (0x000000FF&(data))


#define P2_ACDR1                                                      0xad0
#define P2_ACDR1_reg_addr                                             "0x98034ad0"
#define P2_ACDR1_reg                                                  0x98034ad0
#define P2_ACDR1_inst_addr                                            "0x02B4"
#define P2_ACDR1_inst                                                 0x02B4
#define P2_ACDR1_reg_p2_acdr_4_shift                                  (24)
#define P2_ACDR1_reg_p2_acdr_3_shift                                  (16)
#define P2_ACDR1_reg_p2_acdr_2_shift                                  (8)
#define P2_ACDR1_reg_p2_acdr_1_shift                                  (0)
#define P2_ACDR1_reg_p2_acdr_4_mask                                   (0xFF000000)
#define P2_ACDR1_reg_p2_acdr_3_mask                                   (0x00FF0000)
#define P2_ACDR1_reg_p2_acdr_2_mask                                   (0x0000FF00)
#define P2_ACDR1_reg_p2_acdr_1_mask                                   (0x000000FF)
#define P2_ACDR1_reg_p2_acdr_4(data)                                  (0xFF000000&((data)<<24))
#define P2_ACDR1_reg_p2_acdr_3(data)                                  (0x00FF0000&((data)<<16))
#define P2_ACDR1_reg_p2_acdr_2(data)                                  (0x0000FF00&((data)<<8))
#define P2_ACDR1_reg_p2_acdr_1(data)                                  (0x000000FF&(data))
#define P2_ACDR1_get_reg_p2_acdr_4(data)                              ((0xFF000000&(data))>>24)
#define P2_ACDR1_get_reg_p2_acdr_3(data)                              ((0x00FF0000&(data))>>16)
#define P2_ACDR1_get_reg_p2_acdr_2(data)                              ((0x0000FF00&(data))>>8)
#define P2_ACDR1_get_reg_p2_acdr_1(data)                              (0x000000FF&(data))


#define P2_ACDR2                                                      0xad4
#define P2_ACDR2_reg_addr                                             "0x98034ad4"
#define P2_ACDR2_reg                                                  0x98034ad4
#define P2_ACDR2_inst_addr                                            "0x02B5"
#define P2_ACDR2_inst                                                 0x02B5
#define P2_ACDR2_reg_p2_acdr_8_shift                                  (24)
#define P2_ACDR2_reg_p2_acdr_7_shift                                  (16)
#define P2_ACDR2_reg_p2_acdr_6_shift                                  (8)
#define P2_ACDR2_reg_p2_acdr_5_shift                                  (0)
#define P2_ACDR2_reg_p2_acdr_8_mask                                   (0xFF000000)
#define P2_ACDR2_reg_p2_acdr_7_mask                                   (0x00FF0000)
#define P2_ACDR2_reg_p2_acdr_6_mask                                   (0x0000FF00)
#define P2_ACDR2_reg_p2_acdr_5_mask                                   (0x000000FF)
#define P2_ACDR2_reg_p2_acdr_8(data)                                  (0xFF000000&((data)<<24))
#define P2_ACDR2_reg_p2_acdr_7(data)                                  (0x00FF0000&((data)<<16))
#define P2_ACDR2_reg_p2_acdr_6(data)                                  (0x0000FF00&((data)<<8))
#define P2_ACDR2_reg_p2_acdr_5(data)                                  (0x000000FF&(data))
#define P2_ACDR2_get_reg_p2_acdr_8(data)                              ((0xFF000000&(data))>>24)
#define P2_ACDR2_get_reg_p2_acdr_7(data)                              ((0x00FF0000&(data))>>16)
#define P2_ACDR2_get_reg_p2_acdr_6(data)                              ((0x0000FF00&(data))>>8)
#define P2_ACDR2_get_reg_p2_acdr_5(data)                              (0x000000FF&(data))


#define P2_B1                                                         0xae0
#define P2_B1_reg_addr                                                "0x98034ae0"
#define P2_B1_reg                                                     0x98034ae0
#define P2_B1_inst_addr                                               "0x02B8"
#define P2_B1_inst                                                    0x02B8
#define P2_B1_reg_p2_b_4_shift                                        (24)
#define P2_B1_reg_p2_b_3_shift                                        (16)
#define P2_B1_reg_p2_b_2_shift                                        (8)
#define P2_B1_reg_p2_b_1_shift                                        (0)
#define P2_B1_reg_p2_b_4_mask                                         (0xFF000000)
#define P2_B1_reg_p2_b_3_mask                                         (0x00FF0000)
#define P2_B1_reg_p2_b_2_mask                                         (0x0000FF00)
#define P2_B1_reg_p2_b_1_mask                                         (0x000000FF)
#define P2_B1_reg_p2_b_4(data)                                        (0xFF000000&((data)<<24))
#define P2_B1_reg_p2_b_3(data)                                        (0x00FF0000&((data)<<16))
#define P2_B1_reg_p2_b_2(data)                                        (0x0000FF00&((data)<<8))
#define P2_B1_reg_p2_b_1(data)                                        (0x000000FF&(data))
#define P2_B1_get_reg_p2_b_4(data)                                    ((0xFF000000&(data))>>24)
#define P2_B1_get_reg_p2_b_3(data)                                    ((0x00FF0000&(data))>>16)
#define P2_B1_get_reg_p2_b_2(data)                                    ((0x0000FF00&(data))>>8)
#define P2_B1_get_reg_p2_b_1(data)                                    (0x000000FF&(data))


#define P2_B2                                                         0xae4
#define P2_B2_reg_addr                                                "0x98034ae4"
#define P2_B2_reg                                                     0x98034ae4
#define P2_B2_inst_addr                                               "0x02B9"
#define P2_B2_inst                                                    0x02B9
#define P2_B2_reg_p2_b_8_shift                                        (24)
#define P2_B2_reg_p2_b_7_shift                                        (16)
#define P2_B2_reg_p2_b_6_shift                                        (8)
#define P2_B2_reg_p2_b_5_shift                                        (0)
#define P2_B2_reg_p2_b_8_mask                                         (0xFF000000)
#define P2_B2_reg_p2_b_7_mask                                         (0x00FF0000)
#define P2_B2_reg_p2_b_6_mask                                         (0x0000FF00)
#define P2_B2_reg_p2_b_5_mask                                         (0x000000FF)
#define P2_B2_reg_p2_b_8(data)                                        (0xFF000000&((data)<<24))
#define P2_B2_reg_p2_b_7(data)                                        (0x00FF0000&((data)<<16))
#define P2_B2_reg_p2_b_6(data)                                        (0x0000FF00&((data)<<8))
#define P2_B2_reg_p2_b_5(data)                                        (0x000000FF&(data))
#define P2_B2_get_reg_p2_b_8(data)                                    ((0xFF000000&(data))>>24)
#define P2_B2_get_reg_p2_b_7(data)                                    ((0x00FF0000&(data))>>16)
#define P2_B2_get_reg_p2_b_6(data)                                    ((0x0000FF00&(data))>>8)
#define P2_B2_get_reg_p2_b_5(data)                                    (0x000000FF&(data))


#define P2_B3                                                         0xae8
#define P2_B3_reg_addr                                                "0x98034ae8"
#define P2_B3_reg                                                     0x98034ae8
#define P2_B3_inst_addr                                               "0x02BA"
#define P2_B3_inst                                                    0x02BA
#define P2_B3_reg_p2_b_12_shift                                       (24)
#define P2_B3_reg_p2_b_11_shift                                       (16)
#define P2_B3_reg_p2_b_10_shift                                       (8)
#define P2_B3_reg_p2_b_9_shift                                        (0)
#define P2_B3_reg_p2_b_12_mask                                        (0xFF000000)
#define P2_B3_reg_p2_b_11_mask                                        (0x00FF0000)
#define P2_B3_reg_p2_b_10_mask                                        (0x0000FF00)
#define P2_B3_reg_p2_b_9_mask                                         (0x000000FF)
#define P2_B3_reg_p2_b_12(data)                                       (0xFF000000&((data)<<24))
#define P2_B3_reg_p2_b_11(data)                                       (0x00FF0000&((data)<<16))
#define P2_B3_reg_p2_b_10(data)                                       (0x0000FF00&((data)<<8))
#define P2_B3_reg_p2_b_9(data)                                        (0x000000FF&(data))
#define P2_B3_get_reg_p2_b_12(data)                                   ((0xFF000000&(data))>>24)
#define P2_B3_get_reg_p2_b_11(data)                                   ((0x00FF0000&(data))>>16)
#define P2_B3_get_reg_p2_b_10(data)                                   ((0x0000FF00&(data))>>8)
#define P2_B3_get_reg_p2_b_9(data)                                    (0x000000FF&(data))


#define P2_B4                                                         0xaec
#define P2_B4_reg_addr                                                "0x98034aec"
#define P2_B4_reg                                                     0x98034aec
#define P2_B4_inst_addr                                               "0x02BB"
#define P2_B4_inst                                                    0x02BB
#define P2_B4_reg_p2_b_koff_sel_shift                                 (10)
#define P2_B4_reg_p2_b_koff_bound_shift                               (9)
#define P2_B4_reg_p2_b_koffok_shift                                   (8)
#define P2_B4_reg_p2_b_13_shift                                       (0)
#define P2_B4_reg_p2_b_koff_sel_mask                                  (0x00007C00)
#define P2_B4_reg_p2_b_koff_bound_mask                                (0x00000200)
#define P2_B4_reg_p2_b_koffok_mask                                    (0x00000100)
#define P2_B4_reg_p2_b_13_mask                                        (0x000000FF)
#define P2_B4_reg_p2_b_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P2_B4_reg_p2_b_koff_bound(data)                               (0x00000200&((data)<<9))
#define P2_B4_reg_p2_b_koffok(data)                                   (0x00000100&((data)<<8))
#define P2_B4_reg_p2_b_13(data)                                       (0x000000FF&(data))
#define P2_B4_get_reg_p2_b_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P2_B4_get_reg_p2_b_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P2_B4_get_reg_p2_b_koffok(data)                               ((0x00000100&(data))>>8)
#define P2_B4_get_reg_p2_b_13(data)                                   (0x000000FF&(data))


#define P2_CK1                                                        0xaf0
#define P2_CK1_reg_addr                                               "0x98034af0"
#define P2_CK1_reg                                                    0x98034af0
#define P2_CK1_inst_addr                                              "0x02BC"
#define P2_CK1_inst                                                   0x02BC
#define P2_CK1_reg_p2_ck_4_shift                                      (24)
#define P2_CK1_reg_p2_ck_3_shift                                      (16)
#define P2_CK1_reg_p2_ck_2_shift                                      (8)
#define P2_CK1_reg_p2_ck_1_shift                                      (0)
#define P2_CK1_reg_p2_ck_4_mask                                       (0xFF000000)
#define P2_CK1_reg_p2_ck_3_mask                                       (0x00FF0000)
#define P2_CK1_reg_p2_ck_2_mask                                       (0x0000FF00)
#define P2_CK1_reg_p2_ck_1_mask                                       (0x000000FF)
#define P2_CK1_reg_p2_ck_4(data)                                      (0xFF000000&((data)<<24))
#define P2_CK1_reg_p2_ck_3(data)                                      (0x00FF0000&((data)<<16))
#define P2_CK1_reg_p2_ck_2(data)                                      (0x0000FF00&((data)<<8))
#define P2_CK1_reg_p2_ck_1(data)                                      (0x000000FF&(data))
#define P2_CK1_get_reg_p2_ck_4(data)                                  ((0xFF000000&(data))>>24)
#define P2_CK1_get_reg_p2_ck_3(data)                                  ((0x00FF0000&(data))>>16)
#define P2_CK1_get_reg_p2_ck_2(data)                                  ((0x0000FF00&(data))>>8)
#define P2_CK1_get_reg_p2_ck_1(data)                                  (0x000000FF&(data))


#define P2_CK2                                                        0xaf4
#define P2_CK2_reg_addr                                               "0x98034af4"
#define P2_CK2_reg                                                    0x98034af4
#define P2_CK2_inst_addr                                              "0x02BD"
#define P2_CK2_inst                                                   0x02BD
#define P2_CK2_reg_p2_ck_8_shift                                      (24)
#define P2_CK2_reg_p2_ck_7_shift                                      (16)
#define P2_CK2_reg_p2_ck_6_shift                                      (8)
#define P2_CK2_reg_p2_ck_5_shift                                      (0)
#define P2_CK2_reg_p2_ck_8_mask                                       (0xFF000000)
#define P2_CK2_reg_p2_ck_7_mask                                       (0x00FF0000)
#define P2_CK2_reg_p2_ck_6_mask                                       (0x0000FF00)
#define P2_CK2_reg_p2_ck_5_mask                                       (0x000000FF)
#define P2_CK2_reg_p2_ck_8(data)                                      (0xFF000000&((data)<<24))
#define P2_CK2_reg_p2_ck_7(data)                                      (0x00FF0000&((data)<<16))
#define P2_CK2_reg_p2_ck_6(data)                                      (0x0000FF00&((data)<<8))
#define P2_CK2_reg_p2_ck_5(data)                                      (0x000000FF&(data))
#define P2_CK2_get_reg_p2_ck_8(data)                                  ((0xFF000000&(data))>>24)
#define P2_CK2_get_reg_p2_ck_7(data)                                  ((0x00FF0000&(data))>>16)
#define P2_CK2_get_reg_p2_ck_6(data)                                  ((0x0000FF00&(data))>>8)
#define P2_CK2_get_reg_p2_ck_5(data)                                  (0x000000FF&(data))


#define P2_CK3                                                        0xaf8
#define P2_CK3_reg_addr                                               "0x98034af8"
#define P2_CK3_reg                                                    0x98034af8
#define P2_CK3_inst_addr                                              "0x02BE"
#define P2_CK3_inst                                                   0x02BE
#define P2_CK3_reg_p2_ck_12_shift                                     (24)
#define P2_CK3_reg_p2_ck_11_shift                                     (16)
#define P2_CK3_reg_p2_ck_10_shift                                     (8)
#define P2_CK3_reg_p2_ck_9_shift                                      (0)
#define P2_CK3_reg_p2_ck_12_mask                                      (0xFF000000)
#define P2_CK3_reg_p2_ck_11_mask                                      (0x00FF0000)
#define P2_CK3_reg_p2_ck_10_mask                                      (0x0000FF00)
#define P2_CK3_reg_p2_ck_9_mask                                       (0x000000FF)
#define P2_CK3_reg_p2_ck_12(data)                                     (0xFF000000&((data)<<24))
#define P2_CK3_reg_p2_ck_11(data)                                     (0x00FF0000&((data)<<16))
#define P2_CK3_reg_p2_ck_10(data)                                     (0x0000FF00&((data)<<8))
#define P2_CK3_reg_p2_ck_9(data)                                      (0x000000FF&(data))
#define P2_CK3_get_reg_p2_ck_12(data)                                 ((0xFF000000&(data))>>24)
#define P2_CK3_get_reg_p2_ck_11(data)                                 ((0x00FF0000&(data))>>16)
#define P2_CK3_get_reg_p2_ck_10(data)                                 ((0x0000FF00&(data))>>8)
#define P2_CK3_get_reg_p2_ck_9(data)                                  (0x000000FF&(data))


#define P2_CK4                                                        0xafc
#define P2_CK4_reg_addr                                               "0x98034afc"
#define P2_CK4_reg                                                    0x98034afc
#define P2_CK4_inst_addr                                              "0x02BF"
#define P2_CK4_inst                                                   0x02BF
#define P2_CK4_reg_p2_ck_13_shift                                     (0)
#define P2_CK4_reg_p2_ck_13_mask                                      (0x000000FF)
#define P2_CK4_reg_p2_ck_13(data)                                     (0x000000FF&(data))
#define P2_CK4_get_reg_p2_ck_13(data)                                 (0x000000FF&(data))


#define P2_G1                                                         0xb00
#define P2_G1_reg_addr                                                "0x98034b00"
#define P2_G1_reg                                                     0x98034b00
#define P2_G1_inst_addr                                               "0x02C0"
#define P2_G1_inst                                                    0x02C0
#define P2_G1_reg_p2_g_4_shift                                        (24)
#define P2_G1_reg_p2_g_3_shift                                        (16)
#define P2_G1_reg_p2_g_2_shift                                        (8)
#define P2_G1_reg_p2_g_1_shift                                        (0)
#define P2_G1_reg_p2_g_4_mask                                         (0xFF000000)
#define P2_G1_reg_p2_g_3_mask                                         (0x00FF0000)
#define P2_G1_reg_p2_g_2_mask                                         (0x0000FF00)
#define P2_G1_reg_p2_g_1_mask                                         (0x000000FF)
#define P2_G1_reg_p2_g_4(data)                                        (0xFF000000&((data)<<24))
#define P2_G1_reg_p2_g_3(data)                                        (0x00FF0000&((data)<<16))
#define P2_G1_reg_p2_g_2(data)                                        (0x0000FF00&((data)<<8))
#define P2_G1_reg_p2_g_1(data)                                        (0x000000FF&(data))
#define P2_G1_get_reg_p2_g_4(data)                                    ((0xFF000000&(data))>>24)
#define P2_G1_get_reg_p2_g_3(data)                                    ((0x00FF0000&(data))>>16)
#define P2_G1_get_reg_p2_g_2(data)                                    ((0x0000FF00&(data))>>8)
#define P2_G1_get_reg_p2_g_1(data)                                    (0x000000FF&(data))


#define P2_G2                                                         0xb04
#define P2_G2_reg_addr                                                "0x98034b04"
#define P2_G2_reg                                                     0x98034b04
#define P2_G2_inst_addr                                               "0x02C1"
#define P2_G2_inst                                                    0x02C1
#define P2_G2_reg_p2_g_8_shift                                        (24)
#define P2_G2_reg_p2_g_7_shift                                        (16)
#define P2_G2_reg_p2_g_6_shift                                        (8)
#define P2_G2_reg_p2_g_5_shift                                        (0)
#define P2_G2_reg_p2_g_8_mask                                         (0xFF000000)
#define P2_G2_reg_p2_g_7_mask                                         (0x00FF0000)
#define P2_G2_reg_p2_g_6_mask                                         (0x0000FF00)
#define P2_G2_reg_p2_g_5_mask                                         (0x000000FF)
#define P2_G2_reg_p2_g_8(data)                                        (0xFF000000&((data)<<24))
#define P2_G2_reg_p2_g_7(data)                                        (0x00FF0000&((data)<<16))
#define P2_G2_reg_p2_g_6(data)                                        (0x0000FF00&((data)<<8))
#define P2_G2_reg_p2_g_5(data)                                        (0x000000FF&(data))
#define P2_G2_get_reg_p2_g_8(data)                                    ((0xFF000000&(data))>>24)
#define P2_G2_get_reg_p2_g_7(data)                                    ((0x00FF0000&(data))>>16)
#define P2_G2_get_reg_p2_g_6(data)                                    ((0x0000FF00&(data))>>8)
#define P2_G2_get_reg_p2_g_5(data)                                    (0x000000FF&(data))


#define P2_G3                                                         0xb08
#define P2_G3_reg_addr                                                "0x98034b08"
#define P2_G3_reg                                                     0x98034b08
#define P2_G3_inst_addr                                               "0x02C2"
#define P2_G3_inst                                                    0x02C2
#define P2_G3_reg_p2_g_12_shift                                       (24)
#define P2_G3_reg_p2_g_11_shift                                       (16)
#define P2_G3_reg_p2_g_10_shift                                       (8)
#define P2_G3_reg_p2_g_9_shift                                        (0)
#define P2_G3_reg_p2_g_12_mask                                        (0xFF000000)
#define P2_G3_reg_p2_g_11_mask                                        (0x00FF0000)
#define P2_G3_reg_p2_g_10_mask                                        (0x0000FF00)
#define P2_G3_reg_p2_g_9_mask                                         (0x000000FF)
#define P2_G3_reg_p2_g_12(data)                                       (0xFF000000&((data)<<24))
#define P2_G3_reg_p2_g_11(data)                                       (0x00FF0000&((data)<<16))
#define P2_G3_reg_p2_g_10(data)                                       (0x0000FF00&((data)<<8))
#define P2_G3_reg_p2_g_9(data)                                        (0x000000FF&(data))
#define P2_G3_get_reg_p2_g_12(data)                                   ((0xFF000000&(data))>>24)
#define P2_G3_get_reg_p2_g_11(data)                                   ((0x00FF0000&(data))>>16)
#define P2_G3_get_reg_p2_g_10(data)                                   ((0x0000FF00&(data))>>8)
#define P2_G3_get_reg_p2_g_9(data)                                    (0x000000FF&(data))


#define P2_G4                                                         0xb0c
#define P2_G4_reg_addr                                                "0x98034b0c"
#define P2_G4_reg                                                     0x98034b0c
#define P2_G4_inst_addr                                               "0x02C3"
#define P2_G4_inst                                                    0x02C3
#define P2_G4_reg_p2_g_koff_sel_shift                                 (10)
#define P2_G4_reg_p2_g_koff_bound_shift                               (9)
#define P2_G4_reg_p2_g_koffok_shift                                   (8)
#define P2_G4_reg_p2_g_13_shift                                       (0)
#define P2_G4_reg_p2_g_koff_sel_mask                                  (0x00007C00)
#define P2_G4_reg_p2_g_koff_bound_mask                                (0x00000200)
#define P2_G4_reg_p2_g_koffok_mask                                    (0x00000100)
#define P2_G4_reg_p2_g_13_mask                                        (0x000000FF)
#define P2_G4_reg_p2_g_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P2_G4_reg_p2_g_koff_bound(data)                               (0x00000200&((data)<<9))
#define P2_G4_reg_p2_g_koffok(data)                                   (0x00000100&((data)<<8))
#define P2_G4_reg_p2_g_13(data)                                       (0x000000FF&(data))
#define P2_G4_get_reg_p2_g_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P2_G4_get_reg_p2_g_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P2_G4_get_reg_p2_g_koffok(data)                               ((0x00000100&(data))>>8)
#define P2_G4_get_reg_p2_g_13(data)                                   (0x000000FF&(data))


#define P2_R1                                                         0xb10
#define P2_R1_reg_addr                                                "0x98034b10"
#define P2_R1_reg                                                     0x98034b10
#define P2_R1_inst_addr                                               "0x02C4"
#define P2_R1_inst                                                    0x02C4
#define P2_R1_reg_p2_r_4_shift                                        (24)
#define P2_R1_reg_p2_r_3_shift                                        (16)
#define P2_R1_reg_p2_r_2_shift                                        (8)
#define P2_R1_reg_p2_r_1_shift                                        (0)
#define P2_R1_reg_p2_r_4_mask                                         (0xFF000000)
#define P2_R1_reg_p2_r_3_mask                                         (0x00FF0000)
#define P2_R1_reg_p2_r_2_mask                                         (0x0000FF00)
#define P2_R1_reg_p2_r_1_mask                                         (0x000000FF)
#define P2_R1_reg_p2_r_4(data)                                        (0xFF000000&((data)<<24))
#define P2_R1_reg_p2_r_3(data)                                        (0x00FF0000&((data)<<16))
#define P2_R1_reg_p2_r_2(data)                                        (0x0000FF00&((data)<<8))
#define P2_R1_reg_p2_r_1(data)                                        (0x000000FF&(data))
#define P2_R1_get_reg_p2_r_4(data)                                    ((0xFF000000&(data))>>24)
#define P2_R1_get_reg_p2_r_3(data)                                    ((0x00FF0000&(data))>>16)
#define P2_R1_get_reg_p2_r_2(data)                                    ((0x0000FF00&(data))>>8)
#define P2_R1_get_reg_p2_r_1(data)                                    (0x000000FF&(data))


#define P2_R2                                                         0xb14
#define P2_R2_reg_addr                                                "0x98034b14"
#define P2_R2_reg                                                     0x98034b14
#define P2_R2_inst_addr                                               "0x02C5"
#define P2_R2_inst                                                    0x02C5
#define P2_R2_reg_p2_r_8_shift                                        (24)
#define P2_R2_reg_p2_r_7_shift                                        (16)
#define P2_R2_reg_p2_r_6_shift                                        (8)
#define P2_R2_reg_p2_r_5_shift                                        (0)
#define P2_R2_reg_p2_r_8_mask                                         (0xFF000000)
#define P2_R2_reg_p2_r_7_mask                                         (0x00FF0000)
#define P2_R2_reg_p2_r_6_mask                                         (0x0000FF00)
#define P2_R2_reg_p2_r_5_mask                                         (0x000000FF)
#define P2_R2_reg_p2_r_8(data)                                        (0xFF000000&((data)<<24))
#define P2_R2_reg_p2_r_7(data)                                        (0x00FF0000&((data)<<16))
#define P2_R2_reg_p2_r_6(data)                                        (0x0000FF00&((data)<<8))
#define P2_R2_reg_p2_r_5(data)                                        (0x000000FF&(data))
#define P2_R2_get_reg_p2_r_8(data)                                    ((0xFF000000&(data))>>24)
#define P2_R2_get_reg_p2_r_7(data)                                    ((0x00FF0000&(data))>>16)
#define P2_R2_get_reg_p2_r_6(data)                                    ((0x0000FF00&(data))>>8)
#define P2_R2_get_reg_p2_r_5(data)                                    (0x000000FF&(data))


#define P2_R3                                                         0xb18
#define P2_R3_reg_addr                                                "0x98034b18"
#define P2_R3_reg                                                     0x98034b18
#define P2_R3_inst_addr                                               "0x02C6"
#define P2_R3_inst                                                    0x02C6
#define P2_R3_reg_p2_r_12_shift                                       (24)
#define P2_R3_reg_p2_r_11_shift                                       (16)
#define P2_R3_reg_p2_r_10_shift                                       (8)
#define P2_R3_reg_p2_r_9_shift                                        (0)
#define P2_R3_reg_p2_r_12_mask                                        (0xFF000000)
#define P2_R3_reg_p2_r_11_mask                                        (0x00FF0000)
#define P2_R3_reg_p2_r_10_mask                                        (0x0000FF00)
#define P2_R3_reg_p2_r_9_mask                                         (0x000000FF)
#define P2_R3_reg_p2_r_12(data)                                       (0xFF000000&((data)<<24))
#define P2_R3_reg_p2_r_11(data)                                       (0x00FF0000&((data)<<16))
#define P2_R3_reg_p2_r_10(data)                                       (0x0000FF00&((data)<<8))
#define P2_R3_reg_p2_r_9(data)                                        (0x000000FF&(data))
#define P2_R3_get_reg_p2_r_12(data)                                   ((0xFF000000&(data))>>24)
#define P2_R3_get_reg_p2_r_11(data)                                   ((0x00FF0000&(data))>>16)
#define P2_R3_get_reg_p2_r_10(data)                                   ((0x0000FF00&(data))>>8)
#define P2_R3_get_reg_p2_r_9(data)                                    (0x000000FF&(data))


#define P2_R4                                                         0xb1c
#define P2_R4_reg_addr                                                "0x98034b1c"
#define P2_R4_reg                                                     0x98034b1c
#define P2_R4_inst_addr                                               "0x02C7"
#define P2_R4_inst                                                    0x02C7
#define P2_R4_reg_p2_r_koff_sel_shift                                 (10)
#define P2_R4_reg_p2_r_koff_bound_shift                               (9)
#define P2_R4_reg_p2_r_koffok_shift                                   (8)
#define P2_R4_reg_p2_r_13_shift                                       (0)
#define P2_R4_reg_p2_r_koff_sel_mask                                  (0x00007C00)
#define P2_R4_reg_p2_r_koff_bound_mask                                (0x00000200)
#define P2_R4_reg_p2_r_koffok_mask                                    (0x00000100)
#define P2_R4_reg_p2_r_13_mask                                        (0x000000FF)
#define P2_R4_reg_p2_r_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P2_R4_reg_p2_r_koff_bound(data)                               (0x00000200&((data)<<9))
#define P2_R4_reg_p2_r_koffok(data)                                   (0x00000100&((data)<<8))
#define P2_R4_reg_p2_r_13(data)                                       (0x000000FF&(data))
#define P2_R4_get_reg_p2_r_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P2_R4_get_reg_p2_r_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P2_R4_get_reg_p2_r_koffok(data)                               ((0x00000100&(data))>>8)
#define P2_R4_get_reg_p2_r_13(data)                                   (0x000000FF&(data))


#define P3_ACDR1                                                      0xb20
#define P3_ACDR1_reg_addr                                             "0x98034b20"
#define P3_ACDR1_reg                                                  0x98034b20
#define P3_ACDR1_inst_addr                                            "0x02C8"
#define P3_ACDR1_inst                                                 0x02C8
#define P3_ACDR1_reg_p3_acdr_4_shift                                  (24)
#define P3_ACDR1_reg_p3_acdr_3_shift                                  (16)
#define P3_ACDR1_reg_p3_acdr_2_shift                                  (8)
#define P3_ACDR1_reg_p3_acdr_1_shift                                  (0)
#define P3_ACDR1_reg_p3_acdr_4_mask                                   (0xFF000000)
#define P3_ACDR1_reg_p3_acdr_3_mask                                   (0x00FF0000)
#define P3_ACDR1_reg_p3_acdr_2_mask                                   (0x0000FF00)
#define P3_ACDR1_reg_p3_acdr_1_mask                                   (0x000000FF)
#define P3_ACDR1_reg_p3_acdr_4(data)                                  (0xFF000000&((data)<<24))
#define P3_ACDR1_reg_p3_acdr_3(data)                                  (0x00FF0000&((data)<<16))
#define P3_ACDR1_reg_p3_acdr_2(data)                                  (0x0000FF00&((data)<<8))
#define P3_ACDR1_reg_p3_acdr_1(data)                                  (0x000000FF&(data))
#define P3_ACDR1_get_reg_p3_acdr_4(data)                              ((0xFF000000&(data))>>24)
#define P3_ACDR1_get_reg_p3_acdr_3(data)                              ((0x00FF0000&(data))>>16)
#define P3_ACDR1_get_reg_p3_acdr_2(data)                              ((0x0000FF00&(data))>>8)
#define P3_ACDR1_get_reg_p3_acdr_1(data)                              (0x000000FF&(data))


#define P3_ACDR2                                                      0xb24
#define P3_ACDR2_reg_addr                                             "0x98034b24"
#define P3_ACDR2_reg                                                  0x98034b24
#define P3_ACDR2_inst_addr                                            "0x02C9"
#define P3_ACDR2_inst                                                 0x02C9
#define P3_ACDR2_reg_p3_acdr_8_shift                                  (24)
#define P3_ACDR2_reg_p3_acdr_7_shift                                  (16)
#define P3_ACDR2_reg_p3_acdr_6_shift                                  (8)
#define P3_ACDR2_reg_p3_acdr_5_shift                                  (0)
#define P3_ACDR2_reg_p3_acdr_8_mask                                   (0xFF000000)
#define P3_ACDR2_reg_p3_acdr_7_mask                                   (0x00FF0000)
#define P3_ACDR2_reg_p3_acdr_6_mask                                   (0x0000FF00)
#define P3_ACDR2_reg_p3_acdr_5_mask                                   (0x000000FF)
#define P3_ACDR2_reg_p3_acdr_8(data)                                  (0xFF000000&((data)<<24))
#define P3_ACDR2_reg_p3_acdr_7(data)                                  (0x00FF0000&((data)<<16))
#define P3_ACDR2_reg_p3_acdr_6(data)                                  (0x0000FF00&((data)<<8))
#define P3_ACDR2_reg_p3_acdr_5(data)                                  (0x000000FF&(data))
#define P3_ACDR2_get_reg_p3_acdr_8(data)                              ((0xFF000000&(data))>>24)
#define P3_ACDR2_get_reg_p3_acdr_7(data)                              ((0x00FF0000&(data))>>16)
#define P3_ACDR2_get_reg_p3_acdr_6(data)                              ((0x0000FF00&(data))>>8)
#define P3_ACDR2_get_reg_p3_acdr_5(data)                              (0x000000FF&(data))


#define P3_B1                                                         0xb30
#define P3_B1_reg_addr                                                "0x98034b30"
#define P3_B1_reg                                                     0x98034b30
#define P3_B1_inst_addr                                               "0x02CC"
#define P3_B1_inst                                                    0x02CC
#define P3_B1_reg_p3_b_4_shift                                        (24)
#define P3_B1_reg_p3_b_3_shift                                        (16)
#define P3_B1_reg_p3_b_2_shift                                        (8)
#define P3_B1_reg_p3_b_1_shift                                        (0)
#define P3_B1_reg_p3_b_4_mask                                         (0xFF000000)
#define P3_B1_reg_p3_b_3_mask                                         (0x00FF0000)
#define P3_B1_reg_p3_b_2_mask                                         (0x0000FF00)
#define P3_B1_reg_p3_b_1_mask                                         (0x000000FF)
#define P3_B1_reg_p3_b_4(data)                                        (0xFF000000&((data)<<24))
#define P3_B1_reg_p3_b_3(data)                                        (0x00FF0000&((data)<<16))
#define P3_B1_reg_p3_b_2(data)                                        (0x0000FF00&((data)<<8))
#define P3_B1_reg_p3_b_1(data)                                        (0x000000FF&(data))
#define P3_B1_get_reg_p3_b_4(data)                                    ((0xFF000000&(data))>>24)
#define P3_B1_get_reg_p3_b_3(data)                                    ((0x00FF0000&(data))>>16)
#define P3_B1_get_reg_p3_b_2(data)                                    ((0x0000FF00&(data))>>8)
#define P3_B1_get_reg_p3_b_1(data)                                    (0x000000FF&(data))


#define P3_B2                                                         0xb34
#define P3_B2_reg_addr                                                "0x98034b34"
#define P3_B2_reg                                                     0x98034b34
#define P3_B2_inst_addr                                               "0x02CD"
#define P3_B2_inst                                                    0x02CD
#define P3_B2_reg_p3_b_8_shift                                        (24)
#define P3_B2_reg_p3_b_7_shift                                        (16)
#define P3_B2_reg_p3_b_6_shift                                        (8)
#define P3_B2_reg_p3_b_5_shift                                        (0)
#define P3_B2_reg_p3_b_8_mask                                         (0xFF000000)
#define P3_B2_reg_p3_b_7_mask                                         (0x00FF0000)
#define P3_B2_reg_p3_b_6_mask                                         (0x0000FF00)
#define P3_B2_reg_p3_b_5_mask                                         (0x000000FF)
#define P3_B2_reg_p3_b_8(data)                                        (0xFF000000&((data)<<24))
#define P3_B2_reg_p3_b_7(data)                                        (0x00FF0000&((data)<<16))
#define P3_B2_reg_p3_b_6(data)                                        (0x0000FF00&((data)<<8))
#define P3_B2_reg_p3_b_5(data)                                        (0x000000FF&(data))
#define P3_B2_get_reg_p3_b_8(data)                                    ((0xFF000000&(data))>>24)
#define P3_B2_get_reg_p3_b_7(data)                                    ((0x00FF0000&(data))>>16)
#define P3_B2_get_reg_p3_b_6(data)                                    ((0x0000FF00&(data))>>8)
#define P3_B2_get_reg_p3_b_5(data)                                    (0x000000FF&(data))


#define P3_B3                                                         0xb38
#define P3_B3_reg_addr                                                "0x98034b38"
#define P3_B3_reg                                                     0x98034b38
#define P3_B3_inst_addr                                               "0x02CE"
#define P3_B3_inst                                                    0x02CE
#define P3_B3_reg_p3_b_12_shift                                       (24)
#define P3_B3_reg_p3_b_11_shift                                       (16)
#define P3_B3_reg_p3_b_10_shift                                       (8)
#define P3_B3_reg_p3_b_9_shift                                        (0)
#define P3_B3_reg_p3_b_12_mask                                        (0xFF000000)
#define P3_B3_reg_p3_b_11_mask                                        (0x00FF0000)
#define P3_B3_reg_p3_b_10_mask                                        (0x0000FF00)
#define P3_B3_reg_p3_b_9_mask                                         (0x000000FF)
#define P3_B3_reg_p3_b_12(data)                                       (0xFF000000&((data)<<24))
#define P3_B3_reg_p3_b_11(data)                                       (0x00FF0000&((data)<<16))
#define P3_B3_reg_p3_b_10(data)                                       (0x0000FF00&((data)<<8))
#define P3_B3_reg_p3_b_9(data)                                        (0x000000FF&(data))
#define P3_B3_get_reg_p3_b_12(data)                                   ((0xFF000000&(data))>>24)
#define P3_B3_get_reg_p3_b_11(data)                                   ((0x00FF0000&(data))>>16)
#define P3_B3_get_reg_p3_b_10(data)                                   ((0x0000FF00&(data))>>8)
#define P3_B3_get_reg_p3_b_9(data)                                    (0x000000FF&(data))


#define P3_B4                                                         0xb3c
#define P3_B4_reg_addr                                                "0x98034b3c"
#define P3_B4_reg                                                     0x98034b3c
#define P3_B4_inst_addr                                               "0x02CF"
#define P3_B4_inst                                                    0x02CF
#define P3_B4_reg_p3_b_koff_sel_shift                                 (10)
#define P3_B4_reg_p3_b_koff_bound_shift                               (9)
#define P3_B4_reg_p3_b_koffok_shift                                   (8)
#define P3_B4_reg_p3_b_13_shift                                       (0)
#define P3_B4_reg_p3_b_koff_sel_mask                                  (0x00007C00)
#define P3_B4_reg_p3_b_koff_bound_mask                                (0x00000200)
#define P3_B4_reg_p3_b_koffok_mask                                    (0x00000100)
#define P3_B4_reg_p3_b_13_mask                                        (0x000000FF)
#define P3_B4_reg_p3_b_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P3_B4_reg_p3_b_koff_bound(data)                               (0x00000200&((data)<<9))
#define P3_B4_reg_p3_b_koffok(data)                                   (0x00000100&((data)<<8))
#define P3_B4_reg_p3_b_13(data)                                       (0x000000FF&(data))
#define P3_B4_get_reg_p3_b_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P3_B4_get_reg_p3_b_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P3_B4_get_reg_p3_b_koffok(data)                               ((0x00000100&(data))>>8)
#define P3_B4_get_reg_p3_b_13(data)                                   (0x000000FF&(data))


#define P3_CK1                                                        0xb40
#define P3_CK1_reg_addr                                               "0x98034b40"
#define P3_CK1_reg                                                    0x98034b40
#define P3_CK1_inst_addr                                              "0x02D0"
#define P3_CK1_inst                                                   0x02D0
#define P3_CK1_reg_p3_ck_4_shift                                      (24)
#define P3_CK1_reg_p3_ck_3_shift                                      (16)
#define P3_CK1_reg_p3_ck_2_shift                                      (8)
#define P3_CK1_reg_p3_ck_1_shift                                      (0)
#define P3_CK1_reg_p3_ck_4_mask                                       (0xFF000000)
#define P3_CK1_reg_p3_ck_3_mask                                       (0x00FF0000)
#define P3_CK1_reg_p3_ck_2_mask                                       (0x0000FF00)
#define P3_CK1_reg_p3_ck_1_mask                                       (0x000000FF)
#define P3_CK1_reg_p3_ck_4(data)                                      (0xFF000000&((data)<<24))
#define P3_CK1_reg_p3_ck_3(data)                                      (0x00FF0000&((data)<<16))
#define P3_CK1_reg_p3_ck_2(data)                                      (0x0000FF00&((data)<<8))
#define P3_CK1_reg_p3_ck_1(data)                                      (0x000000FF&(data))
#define P3_CK1_get_reg_p3_ck_4(data)                                  ((0xFF000000&(data))>>24)
#define P3_CK1_get_reg_p3_ck_3(data)                                  ((0x00FF0000&(data))>>16)
#define P3_CK1_get_reg_p3_ck_2(data)                                  ((0x0000FF00&(data))>>8)
#define P3_CK1_get_reg_p3_ck_1(data)                                  (0x000000FF&(data))


#define P3_CK2                                                        0xb44
#define P3_CK2_reg_addr                                               "0x98034b44"
#define P3_CK2_reg                                                    0x98034b44
#define P3_CK2_inst_addr                                              "0x02D1"
#define P3_CK2_inst                                                   0x02D1
#define P3_CK2_reg_p3_ck_8_shift                                      (24)
#define P3_CK2_reg_p3_ck_7_shift                                      (16)
#define P3_CK2_reg_p3_ck_6_shift                                      (8)
#define P3_CK2_reg_p3_ck_5_shift                                      (0)
#define P3_CK2_reg_p3_ck_8_mask                                       (0xFF000000)
#define P3_CK2_reg_p3_ck_7_mask                                       (0x00FF0000)
#define P3_CK2_reg_p3_ck_6_mask                                       (0x0000FF00)
#define P3_CK2_reg_p3_ck_5_mask                                       (0x000000FF)
#define P3_CK2_reg_p3_ck_8(data)                                      (0xFF000000&((data)<<24))
#define P3_CK2_reg_p3_ck_7(data)                                      (0x00FF0000&((data)<<16))
#define P3_CK2_reg_p3_ck_6(data)                                      (0x0000FF00&((data)<<8))
#define P3_CK2_reg_p3_ck_5(data)                                      (0x000000FF&(data))
#define P3_CK2_get_reg_p3_ck_8(data)                                  ((0xFF000000&(data))>>24)
#define P3_CK2_get_reg_p3_ck_7(data)                                  ((0x00FF0000&(data))>>16)
#define P3_CK2_get_reg_p3_ck_6(data)                                  ((0x0000FF00&(data))>>8)
#define P3_CK2_get_reg_p3_ck_5(data)                                  (0x000000FF&(data))


#define P3_CK3                                                        0xb48
#define P3_CK3_reg_addr                                               "0x98034b48"
#define P3_CK3_reg                                                    0x98034b48
#define P3_CK3_inst_addr                                              "0x02D2"
#define P3_CK3_inst                                                   0x02D2
#define P3_CK3_reg_p3_ck_12_shift                                     (24)
#define P3_CK3_reg_p3_ck_11_shift                                     (16)
#define P3_CK3_reg_p3_ck_10_shift                                     (8)
#define P3_CK3_reg_p3_ck_9_shift                                      (0)
#define P3_CK3_reg_p3_ck_12_mask                                      (0xFF000000)
#define P3_CK3_reg_p3_ck_11_mask                                      (0x00FF0000)
#define P3_CK3_reg_p3_ck_10_mask                                      (0x0000FF00)
#define P3_CK3_reg_p3_ck_9_mask                                       (0x000000FF)
#define P3_CK3_reg_p3_ck_12(data)                                     (0xFF000000&((data)<<24))
#define P3_CK3_reg_p3_ck_11(data)                                     (0x00FF0000&((data)<<16))
#define P3_CK3_reg_p3_ck_10(data)                                     (0x0000FF00&((data)<<8))
#define P3_CK3_reg_p3_ck_9(data)                                      (0x000000FF&(data))
#define P3_CK3_get_reg_p3_ck_12(data)                                 ((0xFF000000&(data))>>24)
#define P3_CK3_get_reg_p3_ck_11(data)                                 ((0x00FF0000&(data))>>16)
#define P3_CK3_get_reg_p3_ck_10(data)                                 ((0x0000FF00&(data))>>8)
#define P3_CK3_get_reg_p3_ck_9(data)                                  (0x000000FF&(data))


#define P3_CK4                                                        0xb4c
#define P3_CK4_reg_addr                                               "0x98034b4c"
#define P3_CK4_reg                                                    0x98034b4c
#define P3_CK4_inst_addr                                              "0x02D3"
#define P3_CK4_inst                                                   0x02D3
#define P3_CK4_reg_p3_ck_13_shift                                     (0)
#define P3_CK4_reg_p3_ck_13_mask                                      (0x000000FF)
#define P3_CK4_reg_p3_ck_13(data)                                     (0x000000FF&(data))
#define P3_CK4_get_reg_p3_ck_13(data)                                 (0x000000FF&(data))


#define P3_G1                                                         0xb50
#define P3_G1_reg_addr                                                "0x98034b50"
#define P3_G1_reg                                                     0x98034b50
#define P3_G1_inst_addr                                               "0x02D4"
#define P3_G1_inst                                                    0x02D4
#define P3_G1_reg_p3_g_4_shift                                        (24)
#define P3_G1_reg_p3_g_3_shift                                        (16)
#define P3_G1_reg_p3_g_2_shift                                        (8)
#define P3_G1_reg_p3_g_1_shift                                        (0)
#define P3_G1_reg_p3_g_4_mask                                         (0xFF000000)
#define P3_G1_reg_p3_g_3_mask                                         (0x00FF0000)
#define P3_G1_reg_p3_g_2_mask                                         (0x0000FF00)
#define P3_G1_reg_p3_g_1_mask                                         (0x000000FF)
#define P3_G1_reg_p3_g_4(data)                                        (0xFF000000&((data)<<24))
#define P3_G1_reg_p3_g_3(data)                                        (0x00FF0000&((data)<<16))
#define P3_G1_reg_p3_g_2(data)                                        (0x0000FF00&((data)<<8))
#define P3_G1_reg_p3_g_1(data)                                        (0x000000FF&(data))
#define P3_G1_get_reg_p3_g_4(data)                                    ((0xFF000000&(data))>>24)
#define P3_G1_get_reg_p3_g_3(data)                                    ((0x00FF0000&(data))>>16)
#define P3_G1_get_reg_p3_g_2(data)                                    ((0x0000FF00&(data))>>8)
#define P3_G1_get_reg_p3_g_1(data)                                    (0x000000FF&(data))


#define P3_G2                                                         0xb54
#define P3_G2_reg_addr                                                "0x98034b54"
#define P3_G2_reg                                                     0x98034b54
#define P3_G2_inst_addr                                               "0x02D5"
#define P3_G2_inst                                                    0x02D5
#define P3_G2_reg_p3_g_8_shift                                        (24)
#define P3_G2_reg_p3_g_7_shift                                        (16)
#define P3_G2_reg_p3_g_6_shift                                        (8)
#define P3_G2_reg_p3_g_5_shift                                        (0)
#define P3_G2_reg_p3_g_8_mask                                         (0xFF000000)
#define P3_G2_reg_p3_g_7_mask                                         (0x00FF0000)
#define P3_G2_reg_p3_g_6_mask                                         (0x0000FF00)
#define P3_G2_reg_p3_g_5_mask                                         (0x000000FF)
#define P3_G2_reg_p3_g_8(data)                                        (0xFF000000&((data)<<24))
#define P3_G2_reg_p3_g_7(data)                                        (0x00FF0000&((data)<<16))
#define P3_G2_reg_p3_g_6(data)                                        (0x0000FF00&((data)<<8))
#define P3_G2_reg_p3_g_5(data)                                        (0x000000FF&(data))
#define P3_G2_get_reg_p3_g_8(data)                                    ((0xFF000000&(data))>>24)
#define P3_G2_get_reg_p3_g_7(data)                                    ((0x00FF0000&(data))>>16)
#define P3_G2_get_reg_p3_g_6(data)                                    ((0x0000FF00&(data))>>8)
#define P3_G2_get_reg_p3_g_5(data)                                    (0x000000FF&(data))


#define P3_G3                                                         0xb58
#define P3_G3_reg_addr                                                "0x98034b58"
#define P3_G3_reg                                                     0x98034b58
#define P3_G3_inst_addr                                               "0x02D6"
#define P3_G3_inst                                                    0x02D6
#define P3_G3_reg_p3_g_12_shift                                       (24)
#define P3_G3_reg_p3_g_11_shift                                       (16)
#define P3_G3_reg_p3_g_10_shift                                       (8)
#define P3_G3_reg_p3_g_9_shift                                        (0)
#define P3_G3_reg_p3_g_12_mask                                        (0xFF000000)
#define P3_G3_reg_p3_g_11_mask                                        (0x00FF0000)
#define P3_G3_reg_p3_g_10_mask                                        (0x0000FF00)
#define P3_G3_reg_p3_g_9_mask                                         (0x000000FF)
#define P3_G3_reg_p3_g_12(data)                                       (0xFF000000&((data)<<24))
#define P3_G3_reg_p3_g_11(data)                                       (0x00FF0000&((data)<<16))
#define P3_G3_reg_p3_g_10(data)                                       (0x0000FF00&((data)<<8))
#define P3_G3_reg_p3_g_9(data)                                        (0x000000FF&(data))
#define P3_G3_get_reg_p3_g_12(data)                                   ((0xFF000000&(data))>>24)
#define P3_G3_get_reg_p3_g_11(data)                                   ((0x00FF0000&(data))>>16)
#define P3_G3_get_reg_p3_g_10(data)                                   ((0x0000FF00&(data))>>8)
#define P3_G3_get_reg_p3_g_9(data)                                    (0x000000FF&(data))


#define P3_G4                                                         0xb5c
#define P3_G4_reg_addr                                                "0x98034b5c"
#define P3_G4_reg                                                     0x98034b5c
#define P3_G4_inst_addr                                               "0x02D7"
#define P3_G4_inst                                                    0x02D7
#define P3_G4_reg_p3_g_koff_sel_shift                                 (10)
#define P3_G4_reg_p3_g_koff_bound_shift                               (9)
#define P3_G4_reg_p3_g_koffok_shift                                   (8)
#define P3_G4_reg_p3_g_13_shift                                       (0)
#define P3_G4_reg_p3_g_koff_sel_mask                                  (0x00007C00)
#define P3_G4_reg_p3_g_koff_bound_mask                                (0x00000200)
#define P3_G4_reg_p3_g_koffok_mask                                    (0x00000100)
#define P3_G4_reg_p3_g_13_mask                                        (0x000000FF)
#define P3_G4_reg_p3_g_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P3_G4_reg_p3_g_koff_bound(data)                               (0x00000200&((data)<<9))
#define P3_G4_reg_p3_g_koffok(data)                                   (0x00000100&((data)<<8))
#define P3_G4_reg_p3_g_13(data)                                       (0x000000FF&(data))
#define P3_G4_get_reg_p3_g_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P3_G4_get_reg_p3_g_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P3_G4_get_reg_p3_g_koffok(data)                               ((0x00000100&(data))>>8)
#define P3_G4_get_reg_p3_g_13(data)                                   (0x000000FF&(data))


#define P3_R1                                                         0xb60
#define P3_R1_reg_addr                                                "0x98034b60"
#define P3_R1_reg                                                     0x98034b60
#define P3_R1_inst_addr                                               "0x02D8"
#define P3_R1_inst                                                    0x02D8
#define P3_R1_reg_p3_r_4_shift                                        (24)
#define P3_R1_reg_p3_r_3_shift                                        (16)
#define P3_R1_reg_p3_r_2_shift                                        (8)
#define P3_R1_reg_p3_r_1_shift                                        (0)
#define P3_R1_reg_p3_r_4_mask                                         (0xFF000000)
#define P3_R1_reg_p3_r_3_mask                                         (0x00FF0000)
#define P3_R1_reg_p3_r_2_mask                                         (0x0000FF00)
#define P3_R1_reg_p3_r_1_mask                                         (0x000000FF)
#define P3_R1_reg_p3_r_4(data)                                        (0xFF000000&((data)<<24))
#define P3_R1_reg_p3_r_3(data)                                        (0x00FF0000&((data)<<16))
#define P3_R1_reg_p3_r_2(data)                                        (0x0000FF00&((data)<<8))
#define P3_R1_reg_p3_r_1(data)                                        (0x000000FF&(data))
#define P3_R1_get_reg_p3_r_4(data)                                    ((0xFF000000&(data))>>24)
#define P3_R1_get_reg_p3_r_3(data)                                    ((0x00FF0000&(data))>>16)
#define P3_R1_get_reg_p3_r_2(data)                                    ((0x0000FF00&(data))>>8)
#define P3_R1_get_reg_p3_r_1(data)                                    (0x000000FF&(data))


#define P3_R2                                                         0xb64
#define P3_R2_reg_addr                                                "0x98034b64"
#define P3_R2_reg                                                     0x98034b64
#define P3_R2_inst_addr                                               "0x02D9"
#define P3_R2_inst                                                    0x02D9
#define P3_R2_reg_p3_r_8_shift                                        (24)
#define P3_R2_reg_p3_r_7_shift                                        (16)
#define P3_R2_reg_p3_r_6_shift                                        (8)
#define P3_R2_reg_p3_r_5_shift                                        (0)
#define P3_R2_reg_p3_r_8_mask                                         (0xFF000000)
#define P3_R2_reg_p3_r_7_mask                                         (0x00FF0000)
#define P3_R2_reg_p3_r_6_mask                                         (0x0000FF00)
#define P3_R2_reg_p3_r_5_mask                                         (0x000000FF)
#define P3_R2_reg_p3_r_8(data)                                        (0xFF000000&((data)<<24))
#define P3_R2_reg_p3_r_7(data)                                        (0x00FF0000&((data)<<16))
#define P3_R2_reg_p3_r_6(data)                                        (0x0000FF00&((data)<<8))
#define P3_R2_reg_p3_r_5(data)                                        (0x000000FF&(data))
#define P3_R2_get_reg_p3_r_8(data)                                    ((0xFF000000&(data))>>24)
#define P3_R2_get_reg_p3_r_7(data)                                    ((0x00FF0000&(data))>>16)
#define P3_R2_get_reg_p3_r_6(data)                                    ((0x0000FF00&(data))>>8)
#define P3_R2_get_reg_p3_r_5(data)                                    (0x000000FF&(data))


#define P3_R3                                                         0xb68
#define P3_R3_reg_addr                                                "0x98034b68"
#define P3_R3_reg                                                     0x98034b68
#define P3_R3_inst_addr                                               "0x02DA"
#define P3_R3_inst                                                    0x02DA
#define P3_R3_reg_p3_r_12_shift                                       (24)
#define P3_R3_reg_p3_r_11_shift                                       (16)
#define P3_R3_reg_p3_r_10_shift                                       (8)
#define P3_R3_reg_p3_r_9_shift                                        (0)
#define P3_R3_reg_p3_r_12_mask                                        (0xFF000000)
#define P3_R3_reg_p3_r_11_mask                                        (0x00FF0000)
#define P3_R3_reg_p3_r_10_mask                                        (0x0000FF00)
#define P3_R3_reg_p3_r_9_mask                                         (0x000000FF)
#define P3_R3_reg_p3_r_12(data)                                       (0xFF000000&((data)<<24))
#define P3_R3_reg_p3_r_11(data)                                       (0x00FF0000&((data)<<16))
#define P3_R3_reg_p3_r_10(data)                                       (0x0000FF00&((data)<<8))
#define P3_R3_reg_p3_r_9(data)                                        (0x000000FF&(data))
#define P3_R3_get_reg_p3_r_12(data)                                   ((0xFF000000&(data))>>24)
#define P3_R3_get_reg_p3_r_11(data)                                   ((0x00FF0000&(data))>>16)
#define P3_R3_get_reg_p3_r_10(data)                                   ((0x0000FF00&(data))>>8)
#define P3_R3_get_reg_p3_r_9(data)                                    (0x000000FF&(data))


#define P3_R4                                                         0xb6c
#define P3_R4_reg_addr                                                "0x98034b6c"
#define P3_R4_reg                                                     0x98034b6c
#define P3_R4_inst_addr                                               "0x02DB"
#define P3_R4_inst                                                    0x02DB
#define P3_R4_reg_p3_r_koff_sel_shift                                 (10)
#define P3_R4_reg_p3_r_koff_bound_shift                               (9)
#define P3_R4_reg_p3_r_koffok_shift                                   (8)
#define P3_R4_reg_p3_r_13_shift                                       (0)
#define P3_R4_reg_p3_r_koff_sel_mask                                  (0x00007C00)
#define P3_R4_reg_p3_r_koff_bound_mask                                (0x00000200)
#define P3_R4_reg_p3_r_koffok_mask                                    (0x00000100)
#define P3_R4_reg_p3_r_13_mask                                        (0x000000FF)
#define P3_R4_reg_p3_r_koff_sel(data)                                 (0x00007C00&((data)<<10))
#define P3_R4_reg_p3_r_koff_bound(data)                               (0x00000200&((data)<<9))
#define P3_R4_reg_p3_r_koffok(data)                                   (0x00000100&((data)<<8))
#define P3_R4_reg_p3_r_13(data)                                       (0x000000FF&(data))
#define P3_R4_get_reg_p3_r_koff_sel(data)                             ((0x00007C00&(data))>>10)
#define P3_R4_get_reg_p3_r_koff_bound(data)                           ((0x00000200&(data))>>9)
#define P3_R4_get_reg_p3_r_koffok(data)                               ((0x00000100&(data))>>8)
#define P3_R4_get_reg_p3_r_13(data)                                   (0x000000FF&(data))


#define EYE1                                                          0xb70
#define EYE1_reg_addr                                                 "0x98034b70"
#define EYE1_reg                                                      0x98034b70
#define EYE1_inst_addr                                                "0x02DC"
#define EYE1_inst                                                     0x02DC
#define EYE1_reg_eye_ref_ctrl_shift                                   (4)
#define EYE1_reg_eye_pi_en_shift                                      (0)
#define EYE1_reg_eye_ref_ctrl_mask                                    (0x000003F0)
#define EYE1_reg_eye_pi_en_mask                                       (0x0000000F)
#define EYE1_reg_eye_ref_ctrl(data)                                   (0x000003F0&((data)<<4))
#define EYE1_reg_eye_pi_en(data)                                      (0x0000000F&(data))
#define EYE1_get_reg_eye_ref_ctrl(data)                               ((0x000003F0&(data))>>4)
#define EYE1_get_reg_eye_pi_en(data)                                  (0x0000000F&(data))


#define EYE2                                                          0xb74
#define EYE2_reg_addr                                                 "0x98034b74"
#define EYE2_reg                                                      0x98034b74
#define EYE2_inst_addr                                                "0x02DD"
#define EYE2_inst                                                     0x02DD
#define EYE2_reg_eye_pi_st_shift                                      (0)
#define EYE2_reg_eye_pi_st_mask                                       (0xFFFFFFFF)
#define EYE2_reg_eye_pi_st(data)                                      (0xFFFFFFFF&(data))
#define EYE2_get_reg_eye_pi_st(data)                                  (0xFFFFFFFF&(data))


#define BYPASS                                                        0xb78
#define BYPASS_reg_addr                                               "0x98034b78"
#define BYPASS_reg                                                    0x98034b78
#define BYPASS_inst_addr                                              "0x02DE"
#define BYPASS_inst                                                   0x02DE
#define BYPASS_p3_bypass_ok_shift                                     (3)
#define BYPASS_p2_bypass_ok_shift                                     (2)
#define BYPASS_p1_bypass_ok_shift                                     (1)
#define BYPASS_p0_bypass_ok_shift                                     (0)
#define BYPASS_p3_bypass_ok_mask                                      (0x00000008)
#define BYPASS_p2_bypass_ok_mask                                      (0x00000004)
#define BYPASS_p1_bypass_ok_mask                                      (0x00000002)
#define BYPASS_p0_bypass_ok_mask                                      (0x00000001)
#define BYPASS_p3_bypass_ok(data)                                     (0x00000008&((data)<<3))
#define BYPASS_p2_bypass_ok(data)                                     (0x00000004&((data)<<2))
#define BYPASS_p1_bypass_ok(data)                                     (0x00000002&((data)<<1))
#define BYPASS_p0_bypass_ok(data)                                     (0x00000001&(data))
#define BYPASS_get_p3_bypass_ok(data)                                 ((0x00000008&(data))>>3)
#define BYPASS_get_p2_bypass_ok(data)                                 ((0x00000004&(data))>>2)
#define BYPASS_get_p1_bypass_ok(data)                                 ((0x00000002&(data))>>1)
#define BYPASS_get_p0_bypass_ok(data)                                 (0x00000001&(data))


#define RST                                                           0xb7c
#define RST_reg_addr                                                  "0x98034b7c"
#define RST_reg                                                       0x98034b7c
#define RST_inst_addr                                                 "0x02DF"
#define RST_inst                                                      0x02DF
#define RST_eye_monitor_rstn_shift                                    (25)
#define RST_reg_p3_acdr_rstb_fsm_shift                                (23)
#define RST_reg_p2_acdr_rstb_fsm_shift                                (22)
#define RST_reg_p1_acdr_rstb_fsm_shift                                (21)
#define RST_reg_p0_acdr_rstb_fsm_shift                                (20)
#define RST_p3_ck_vcorstb_shift                                       (19)
#define RST_p2_ck_vcorstb_shift                                       (18)
#define RST_p1_ck_vcorstb_shift                                       (17)
#define RST_p0_ck_vcorstb_shift                                       (16)
#define RST_p3_ck_pllrstb_shift                                       (15)
#define RST_p2_ck_pllrstb_shift                                       (14)
#define RST_p1_ck_pllrstb_shift                                       (13)
#define RST_p0_ck_pllrstb_shift                                       (12)
#define RST_p3_r_demux_rstb_shift                                     (11)
#define RST_p3_g_demux_rstb_shift                                     (10)
#define RST_p3_b_demux_rstb_shift                                     (9)
#define RST_p2_r_demux_rstb_shift                                     (8)
#define RST_p2_g_demux_rstb_shift                                     (7)
#define RST_p2_b_demux_rstb_shift                                     (6)
#define RST_p1_r_demux_rstb_shift                                     (5)
#define RST_p1_g_demux_rstb_shift                                     (4)
#define RST_p1_b_demux_rstb_shift                                     (3)
#define RST_p0_r_demux_rstb_shift                                     (2)
#define RST_p0_g_demux_rstb_shift                                     (1)
#define RST_p0_b_demux_rstb_shift                                     (0)
#define RST_eye_monitor_rstn_mask                                     (0x02000000)
#define RST_reg_p3_acdr_rstb_fsm_mask                                 (0x00800000)
#define RST_reg_p2_acdr_rstb_fsm_mask                                 (0x00400000)
#define RST_reg_p1_acdr_rstb_fsm_mask                                 (0x00200000)
#define RST_reg_p0_acdr_rstb_fsm_mask                                 (0x00100000)
#define RST_p3_ck_vcorstb_mask                                        (0x00080000)
#define RST_p2_ck_vcorstb_mask                                        (0x00040000)
#define RST_p1_ck_vcorstb_mask                                        (0x00020000)
#define RST_p0_ck_vcorstb_mask                                        (0x00010000)
#define RST_p3_ck_pllrstb_mask                                        (0x00008000)
#define RST_p2_ck_pllrstb_mask                                        (0x00004000)
#define RST_p1_ck_pllrstb_mask                                        (0x00002000)
#define RST_p0_ck_pllrstb_mask                                        (0x00001000)
#define RST_p3_r_demux_rstb_mask                                      (0x00000800)
#define RST_p3_g_demux_rstb_mask                                      (0x00000400)
#define RST_p3_b_demux_rstb_mask                                      (0x00000200)
#define RST_p2_r_demux_rstb_mask                                      (0x00000100)
#define RST_p2_g_demux_rstb_mask                                      (0x00000080)
#define RST_p2_b_demux_rstb_mask                                      (0x00000040)
#define RST_p1_r_demux_rstb_mask                                      (0x00000020)
#define RST_p1_g_demux_rstb_mask                                      (0x00000010)
#define RST_p1_b_demux_rstb_mask                                      (0x00000008)
#define RST_p0_r_demux_rstb_mask                                      (0x00000004)
#define RST_p0_g_demux_rstb_mask                                      (0x00000002)
#define RST_p0_b_demux_rstb_mask                                      (0x00000001)
#define RST_eye_monitor_rstn(data)                                    (0x02000000&((data)<<25))
#define RST_reg_p3_acdr_rstb_fsm(data)                                (0x00800000&((data)<<23))
#define RST_reg_p2_acdr_rstb_fsm(data)                                (0x00400000&((data)<<22))
#define RST_reg_p1_acdr_rstb_fsm(data)                                (0x00200000&((data)<<21))
#define RST_reg_p0_acdr_rstb_fsm(data)                                (0x00100000&((data)<<20))
#define RST_p3_ck_vcorstb(data)                                       (0x00080000&((data)<<19))
#define RST_p2_ck_vcorstb(data)                                       (0x00040000&((data)<<18))
#define RST_p1_ck_vcorstb(data)                                       (0x00020000&((data)<<17))
#define RST_p0_ck_vcorstb(data)                                       (0x00010000&((data)<<16))
#define RST_p3_ck_pllrstb(data)                                       (0x00008000&((data)<<15))
#define RST_p2_ck_pllrstb(data)                                       (0x00004000&((data)<<14))
#define RST_p1_ck_pllrstb(data)                                       (0x00002000&((data)<<13))
#define RST_p0_ck_pllrstb(data)                                       (0x00001000&((data)<<12))
#define RST_p3_r_demux_rstb(data)                                     (0x00000800&((data)<<11))
#define RST_p3_g_demux_rstb(data)                                     (0x00000400&((data)<<10))
#define RST_p3_b_demux_rstb(data)                                     (0x00000200&((data)<<9))
#define RST_p2_r_demux_rstb(data)                                     (0x00000100&((data)<<8))
#define RST_p2_g_demux_rstb(data)                                     (0x00000080&((data)<<7))
#define RST_p2_b_demux_rstb(data)                                     (0x00000040&((data)<<6))
#define RST_p1_r_demux_rstb(data)                                     (0x00000020&((data)<<5))
#define RST_p1_g_demux_rstb(data)                                     (0x00000010&((data)<<4))
#define RST_p1_b_demux_rstb(data)                                     (0x00000008&((data)<<3))
#define RST_p0_r_demux_rstb(data)                                     (0x00000004&((data)<<2))
#define RST_p0_g_demux_rstb(data)                                     (0x00000002&((data)<<1))
#define RST_p0_b_demux_rstb(data)                                     (0x00000001&(data))
#define RST_get_eye_monitor_rstn(data)                                ((0x02000000&(data))>>25)
#define RST_get_reg_p3_acdr_rstb_fsm(data)                            ((0x00800000&(data))>>23)
#define RST_get_reg_p2_acdr_rstb_fsm(data)                            ((0x00400000&(data))>>22)
#define RST_get_reg_p1_acdr_rstb_fsm(data)                            ((0x00200000&(data))>>21)
#define RST_get_reg_p0_acdr_rstb_fsm(data)                            ((0x00100000&(data))>>20)
#define RST_get_p3_ck_vcorstb(data)                                   ((0x00080000&(data))>>19)
#define RST_get_p2_ck_vcorstb(data)                                   ((0x00040000&(data))>>18)
#define RST_get_p1_ck_vcorstb(data)                                   ((0x00020000&(data))>>17)
#define RST_get_p0_ck_vcorstb(data)                                   ((0x00010000&(data))>>16)
#define RST_get_p3_ck_pllrstb(data)                                   ((0x00008000&(data))>>15)
#define RST_get_p2_ck_pllrstb(data)                                   ((0x00004000&(data))>>14)
#define RST_get_p1_ck_pllrstb(data)                                   ((0x00002000&(data))>>13)
#define RST_get_p0_ck_pllrstb(data)                                   ((0x00001000&(data))>>12)
#define RST_get_p3_r_demux_rstb(data)                                 ((0x00000800&(data))>>11)
#define RST_get_p3_g_demux_rstb(data)                                 ((0x00000400&(data))>>10)
#define RST_get_p3_b_demux_rstb(data)                                 ((0x00000200&(data))>>9)
#define RST_get_p2_r_demux_rstb(data)                                 ((0x00000100&(data))>>8)
#define RST_get_p2_g_demux_rstb(data)                                 ((0x00000080&(data))>>7)
#define RST_get_p2_b_demux_rstb(data)                                 ((0x00000040&(data))>>6)
#define RST_get_p1_r_demux_rstb(data)                                 ((0x00000020&(data))>>5)
#define RST_get_p1_g_demux_rstb(data)                                 ((0x00000010&(data))>>4)
#define RST_get_p1_b_demux_rstb(data)                                 ((0x00000008&(data))>>3)
#define RST_get_p0_r_demux_rstb(data)                                 ((0x00000004&(data))>>2)
#define RST_get_p0_g_demux_rstb(data)                                 ((0x00000002&(data))>>1)
#define RST_get_p0_b_demux_rstb(data)                                 (0x00000001&(data))


#define MBIAS                                                         0xb80
#define MBIAS_reg_addr                                                "0x98034b80"
#define MBIAS_reg                                                     0x98034b80
#define MBIAS_inst_addr                                               "0x02E0"
#define MBIAS_inst                                                    0x02E0
#define MBIAS_reg_mbias_en_shift                                      (0)
#define MBIAS_reg_mbias_en_mask                                       (0x00000001)
#define MBIAS_reg_mbias_en(data)                                      (0x00000001&(data))
#define MBIAS_get_reg_mbias_en(data)                                  (0x00000001&(data))


#define HDMIRPT                                                       0xb84
#define HDMIRPT_reg_addr                                              "0x98034b84"
#define HDMIRPT_reg                                                   0x98034b84
#define HDMIRPT_inst_addr                                             "0x02E1"
#define HDMIRPT_inst                                                  0x02E1
#define HDMIRPT_reg_hdmirpt_ck_div2_shift                             (4)
#define HDMIRPT_reg_hdmirpt_ck_sel_shift                              (2)
#define HDMIRPT_reg_hdmirpt_hdmi2_shift                               (1)
#define HDMIRPT_reg_hdmirpt_en_shift                                  (0)
#define HDMIRPT_reg_hdmirpt_ck_div2_mask                              (0x00000010)
#define HDMIRPT_reg_hdmirpt_ck_sel_mask                               (0x0000000C)
#define HDMIRPT_reg_hdmirpt_hdmi2_mask                                (0x00000002)
#define HDMIRPT_reg_hdmirpt_en_mask                                   (0x00000001)
#define HDMIRPT_reg_hdmirpt_ck_div2(data)                             (0x00000010&((data)<<4))
#define HDMIRPT_reg_hdmirpt_ck_sel(data)                              (0x0000000C&((data)<<2))
#define HDMIRPT_reg_hdmirpt_hdmi2(data)                               (0x00000002&((data)<<1))
#define HDMIRPT_reg_hdmirpt_en(data)                                  (0x00000001&(data))
#define HDMIRPT_get_reg_hdmirpt_ck_div2(data)                         ((0x00000010&(data))>>4)
#define HDMIRPT_get_reg_hdmirpt_ck_sel(data)                          ((0x0000000C&(data))>>2)
#define HDMIRPT_get_reg_hdmirpt_hdmi2(data)                           ((0x00000002&(data))>>1)
#define HDMIRPT_get_reg_hdmirpt_en(data)                              (0x00000001&(data))


#define REGD0                                                         0xb8c
#define REGD0_reg_addr                                                "0x98034b8c"
#define REGD0_reg                                                     0x98034b8c
#define REGD0_inst_addr                                               "0x02E3"
#define REGD0_inst                                                    0x02E3
#define REGD0_p0_r_dig_rst_n_shift                                    (31)
#define REGD0_p0_g_dig_rst_n_shift                                    (30)
#define REGD0_p0_b_dig_rst_n_shift                                    (29)
#define REGD0_p0_r_cdr_rst_n_shift                                    (28)
#define REGD0_p0_g_cdr_rst_n_shift                                    (27)
#define REGD0_p0_b_cdr_rst_n_shift                                    (26)
#define REGD0_reg_p0_cdr_ckinv_r_shift                                (25)
#define REGD0_reg_p0_cdr_ckinv_g_shift                                (24)
#define REGD0_reg_p0_cdr_ckinv_b_shift                                (23)
#define REGD0_reg_p0_shift_inv_r_shift                                (22)
#define REGD0_reg_p0_shift_inv_g_shift                                (21)
#define REGD0_reg_p0_shift_inv_b_shift                                (20)
#define REGD0_reg_p0_rate_sel_shift                                   (17)
#define REGD0_reg_p0_kd_shift                                         (16)
#define REGD0_reg_p0_kp_shift                                         (8)
#define REGD0_reg_p0_ki_shift                                         (5)
#define REGD0_reg_p0_bypass_sdm_int_shift                             (4)
#define REGD0_reg_p0_data_order_shift                                 (3)
#define REGD0_reg_p0_infifo_cnt_shift                                 (0)
#define REGD0_p0_r_dig_rst_n_mask                                     (0x80000000)
#define REGD0_p0_g_dig_rst_n_mask                                     (0x40000000)
#define REGD0_p0_b_dig_rst_n_mask                                     (0x20000000)
#define REGD0_p0_r_cdr_rst_n_mask                                     (0x10000000)
#define REGD0_p0_g_cdr_rst_n_mask                                     (0x08000000)
#define REGD0_p0_b_cdr_rst_n_mask                                     (0x04000000)
#define REGD0_reg_p0_cdr_ckinv_r_mask                                 (0x02000000)
#define REGD0_reg_p0_cdr_ckinv_g_mask                                 (0x01000000)
#define REGD0_reg_p0_cdr_ckinv_b_mask                                 (0x00800000)
#define REGD0_reg_p0_shift_inv_r_mask                                 (0x00400000)
#define REGD0_reg_p0_shift_inv_g_mask                                 (0x00200000)
#define REGD0_reg_p0_shift_inv_b_mask                                 (0x00100000)
#define REGD0_reg_p0_rate_sel_mask                                    (0x000E0000)
#define REGD0_reg_p0_kd_mask                                          (0x00010000)
#define REGD0_reg_p0_kp_mask                                          (0x0000FF00)
#define REGD0_reg_p0_ki_mask                                          (0x000000E0)
#define REGD0_reg_p0_bypass_sdm_int_mask                              (0x00000010)
#define REGD0_reg_p0_data_order_mask                                  (0x00000008)
#define REGD0_reg_p0_infifo_cnt_mask                                  (0x00000007)
#define REGD0_p0_r_dig_rst_n(data)                                    (0x80000000&((data)<<31))
#define REGD0_p0_g_dig_rst_n(data)                                    (0x40000000&((data)<<30))
#define REGD0_p0_b_dig_rst_n(data)                                    (0x20000000&((data)<<29))
#define REGD0_p0_r_cdr_rst_n(data)                                    (0x10000000&((data)<<28))
#define REGD0_p0_g_cdr_rst_n(data)                                    (0x08000000&((data)<<27))
#define REGD0_p0_b_cdr_rst_n(data)                                    (0x04000000&((data)<<26))
#define REGD0_reg_p0_cdr_ckinv_r(data)                                (0x02000000&((data)<<25))
#define REGD0_reg_p0_cdr_ckinv_g(data)                                (0x01000000&((data)<<24))
#define REGD0_reg_p0_cdr_ckinv_b(data)                                (0x00800000&((data)<<23))
#define REGD0_reg_p0_shift_inv_r(data)                                (0x00400000&((data)<<22))
#define REGD0_reg_p0_shift_inv_g(data)                                (0x00200000&((data)<<21))
#define REGD0_reg_p0_shift_inv_b(data)                                (0x00100000&((data)<<20))
#define REGD0_reg_p0_rate_sel(data)                                   (0x000E0000&((data)<<17))
#define REGD0_reg_p0_kd(data)                                         (0x00010000&((data)<<16))
#define REGD0_reg_p0_kp(data)                                         (0x0000FF00&((data)<<8))
#define REGD0_reg_p0_ki(data)                                         (0x000000E0&((data)<<5))
#define REGD0_reg_p0_bypass_sdm_int(data)                             (0x00000010&((data)<<4))
#define REGD0_reg_p0_data_order(data)                                 (0x00000008&((data)<<3))
#define REGD0_reg_p0_infifo_cnt(data)                                 (0x00000007&(data))
#define REGD0_get_p0_r_dig_rst_n(data)                                ((0x80000000&(data))>>31)
#define REGD0_get_p0_g_dig_rst_n(data)                                ((0x40000000&(data))>>30)
#define REGD0_get_p0_b_dig_rst_n(data)                                ((0x20000000&(data))>>29)
#define REGD0_get_p0_r_cdr_rst_n(data)                                ((0x10000000&(data))>>28)
#define REGD0_get_p0_g_cdr_rst_n(data)                                ((0x08000000&(data))>>27)
#define REGD0_get_p0_b_cdr_rst_n(data)                                ((0x04000000&(data))>>26)
#define REGD0_get_reg_p0_cdr_ckinv_r(data)                            ((0x02000000&(data))>>25)
#define REGD0_get_reg_p0_cdr_ckinv_g(data)                            ((0x01000000&(data))>>24)
#define REGD0_get_reg_p0_cdr_ckinv_b(data)                            ((0x00800000&(data))>>23)
#define REGD0_get_reg_p0_shift_inv_r(data)                            ((0x00400000&(data))>>22)
#define REGD0_get_reg_p0_shift_inv_g(data)                            ((0x00200000&(data))>>21)
#define REGD0_get_reg_p0_shift_inv_b(data)                            ((0x00100000&(data))>>20)
#define REGD0_get_reg_p0_rate_sel(data)                               ((0x000E0000&(data))>>17)
#define REGD0_get_reg_p0_kd(data)                                     ((0x00010000&(data))>>16)
#define REGD0_get_reg_p0_kp(data)                                     ((0x0000FF00&(data))>>8)
#define REGD0_get_reg_p0_ki(data)                                     ((0x000000E0&(data))>>5)
#define REGD0_get_reg_p0_bypass_sdm_int(data)                         ((0x00000010&(data))>>4)
#define REGD0_get_reg_p0_data_order(data)                             ((0x00000008&(data))>>3)
#define REGD0_get_reg_p0_infifo_cnt(data)                             (0x00000007&(data))


#define REGD1                                                         0xb90
#define REGD1_reg_addr                                                "0x98034b90"
#define REGD1_reg                                                     0x98034b90
#define REGD1_inst_addr                                               "0x02E4"
#define REGD1_inst                                                    0x02E4
#define REGD1_reg_p0_int_init_shift                                   (18)
#define REGD1_reg_p0_acc2_period_shift                                (8)
#define REGD1_reg_p0_squ_tri_shift                                    (7)
#define REGD1_reg_p0_acc2_manual_shift                                (6)
#define REGD1_reg_p0_testout_sel_shift                                (4)
#define REGD1_reg_p0_ercnt_en_shift                                   (3)
#define REGD1_reg_p0_edge_out_shift                                   (2)
#define REGD1_reg_p0_pi_m_mode_shift                                  (1)
#define REGD1_reg_p0_dyn_kp_en_shift                                  (0)
#define REGD1_reg_p0_int_init_mask                                    (0xFFFC0000)
#define REGD1_reg_p0_acc2_period_mask                                 (0x0003FF00)
#define REGD1_reg_p0_squ_tri_mask                                     (0x00000080)
#define REGD1_reg_p0_acc2_manual_mask                                 (0x00000040)
#define REGD1_reg_p0_testout_sel_mask                                 (0x00000030)
#define REGD1_reg_p0_ercnt_en_mask                                    (0x00000008)
#define REGD1_reg_p0_edge_out_mask                                    (0x00000004)
#define REGD1_reg_p0_pi_m_mode_mask                                   (0x00000002)
#define REGD1_reg_p0_dyn_kp_en_mask                                   (0x00000001)
#define REGD1_reg_p0_int_init(data)                                   (0xFFFC0000&((data)<<18))
#define REGD1_reg_p0_acc2_period(data)                                (0x0003FF00&((data)<<8))
#define REGD1_reg_p0_squ_tri(data)                                    (0x00000080&((data)<<7))
#define REGD1_reg_p0_acc2_manual(data)                                (0x00000040&((data)<<6))
#define REGD1_reg_p0_testout_sel(data)                                (0x00000030&((data)<<4))
#define REGD1_reg_p0_ercnt_en(data)                                   (0x00000008&((data)<<3))
#define REGD1_reg_p0_edge_out(data)                                   (0x00000004&((data)<<2))
#define REGD1_reg_p0_pi_m_mode(data)                                  (0x00000002&((data)<<1))
#define REGD1_reg_p0_dyn_kp_en(data)                                  (0x00000001&(data))
#define REGD1_get_reg_p0_int_init(data)                               ((0xFFFC0000&(data))>>18)
#define REGD1_get_reg_p0_acc2_period(data)                            ((0x0003FF00&(data))>>8)
#define REGD1_get_reg_p0_squ_tri(data)                                ((0x00000080&(data))>>7)
#define REGD1_get_reg_p0_acc2_manual(data)                            ((0x00000040&(data))>>6)
#define REGD1_get_reg_p0_testout_sel(data)                            ((0x00000030&(data))>>4)
#define REGD1_get_reg_p0_ercnt_en(data)                               ((0x00000008&(data))>>3)
#define REGD1_get_reg_p0_edge_out(data)                               ((0x00000004&(data))>>2)
#define REGD1_get_reg_p0_pi_m_mode(data)                              ((0x00000002&(data))>>1)
#define REGD1_get_reg_p0_dyn_kp_en(data)                              (0x00000001&(data))


#define REGD2                                                         0xb94
#define REGD2_reg_addr                                                "0x98034b94"
#define REGD2_reg                                                     0x98034b94
#define REGD2_inst_addr                                               "0x02E5"
#define REGD2_inst                                                    0x02E5
#define REGD2_reg_p0_en_m_value_shift                                 (28)
#define REGD2_reg_p0_st_mode_shift                                    (27)
#define REGD2_reg_p0_timer_lpf_shift                                  (18)
#define REGD2_reg_p0_timer_eq_shift                                   (13)
#define REGD2_reg_p0_timer_ber_shift                                  (8)
#define REGD2_reg_p0_en_m_value_mask                                  (0xF0000000)
#define REGD2_reg_p0_st_mode_mask                                     (0x08000000)
#define REGD2_reg_p0_timer_lpf_mask                                   (0x007C0000)
#define REGD2_reg_p0_timer_eq_mask                                    (0x0003E000)
#define REGD2_reg_p0_timer_ber_mask                                   (0x00001F00)
#define REGD2_reg_p0_en_m_value(data)                                 (0xF0000000&((data)<<28))
#define REGD2_reg_p0_st_mode(data)                                    (0x08000000&((data)<<27))
#define REGD2_reg_p0_timer_lpf(data)                                  (0x007C0000&((data)<<18))
#define REGD2_reg_p0_timer_eq(data)                                   (0x0003E000&((data)<<13))
#define REGD2_reg_p0_timer_ber(data)                                  (0x00001F00&((data)<<8))
#define REGD2_get_reg_p0_en_m_value(data)                             ((0xF0000000&(data))>>28)
#define REGD2_get_reg_p0_st_mode(data)                                ((0x08000000&(data))>>27)
#define REGD2_get_reg_p0_timer_lpf(data)                              ((0x007C0000&(data))>>18)
#define REGD2_get_reg_p0_timer_eq(data)                               ((0x0003E000&(data))>>13)
#define REGD2_get_reg_p0_timer_ber(data)                              ((0x00001F00&(data))>>8)


#define REGD3                                                         0xb98
#define REGD3_reg_addr                                                "0x98034b98"
#define REGD3_reg                                                     0x98034b98
#define REGD3_inst_addr                                               "0x02E6"
#define REGD3_inst                                                    0x02E6
#define REGD3_p0_st_ro_r_shift                                        (24)
#define REGD3_p0_en_ro_r_shift                                        (20)
#define REGD3_p0_st_ro_g_shift                                        (14)
#define REGD3_p0_en_ro_g_shift                                        (10)
#define REGD3_p0_st_ro_b_shift                                        (4)
#define REGD3_p0_en_ro_b_shift                                        (0)
#define REGD3_p0_st_ro_r_mask                                         (0x1F000000)
#define REGD3_p0_en_ro_r_mask                                         (0x00F00000)
#define REGD3_p0_st_ro_g_mask                                         (0x0007C000)
#define REGD3_p0_en_ro_g_mask                                         (0x00003C00)
#define REGD3_p0_st_ro_b_mask                                         (0x000001F0)
#define REGD3_p0_en_ro_b_mask                                         (0x0000000F)
#define REGD3_p0_st_ro_r(data)                                        (0x1F000000&((data)<<24))
#define REGD3_p0_en_ro_r(data)                                        (0x00F00000&((data)<<20))
#define REGD3_p0_st_ro_g(data)                                        (0x0007C000&((data)<<14))
#define REGD3_p0_en_ro_g(data)                                        (0x00003C00&((data)<<10))
#define REGD3_p0_st_ro_b(data)                                        (0x000001F0&((data)<<4))
#define REGD3_p0_en_ro_b(data)                                        (0x0000000F&(data))
#define REGD3_get_p0_st_ro_r(data)                                    ((0x1F000000&(data))>>24)
#define REGD3_get_p0_en_ro_r(data)                                    ((0x00F00000&(data))>>20)
#define REGD3_get_p0_st_ro_g(data)                                    ((0x0007C000&(data))>>14)
#define REGD3_get_p0_en_ro_g(data)                                    ((0x00003C00&(data))>>10)
#define REGD3_get_p0_st_ro_b(data)                                    ((0x000001F0&(data))>>4)
#define REGD3_get_p0_en_ro_b(data)                                    (0x0000000F&(data))


#define REGD4                                                         0xb9c
#define REGD4_reg_addr                                                "0x98034b9c"
#define REGD4_reg                                                     0x98034b9c
#define REGD4_inst_addr                                               "0x02E7"
#define REGD4_inst                                                    0x02E7
#define REGD4_p0_er_count_r_shift                                     (20)
#define REGD4_p0_er_count_g_shift                                     (10)
#define REGD4_p0_er_count_b_shift                                     (0)
#define REGD4_p0_er_count_r_mask                                      (0x3FF00000)
#define REGD4_p0_er_count_g_mask                                      (0x000FFC00)
#define REGD4_p0_er_count_b_mask                                      (0x000003FF)
#define REGD4_p0_er_count_r(data)                                     (0x3FF00000&((data)<<20))
#define REGD4_p0_er_count_g(data)                                     (0x000FFC00&((data)<<10))
#define REGD4_p0_er_count_b(data)                                     (0x000003FF&(data))
#define REGD4_get_p0_er_count_r(data)                                 ((0x3FF00000&(data))>>20)
#define REGD4_get_p0_er_count_g(data)                                 ((0x000FFC00&(data))>>10)
#define REGD4_get_p0_er_count_b(data)                                 (0x000003FF&(data))


#define REGD5                                                         0xba0
#define REGD5_reg_addr                                                "0x98034ba0"
#define REGD5_reg                                                     0x98034ba0
#define REGD5_inst_addr                                               "0x02E8"
#define REGD5_inst                                                    0x02E8
#define REGD5_p1_r_dig_rst_n_shift                                    (31)
#define REGD5_p1_g_dig_rst_n_shift                                    (30)
#define REGD5_p1_b_dig_rst_n_shift                                    (29)
#define REGD5_p1_r_cdr_rst_n_shift                                    (28)
#define REGD5_p1_g_cdr_rst_n_shift                                    (27)
#define REGD5_p1_b_cdr_rst_n_shift                                    (26)
#define REGD5_reg_p1_cdr_ckinv_r_shift                                (25)
#define REGD5_reg_p1_cdr_ckinv_g_shift                                (24)
#define REGD5_reg_p1_cdr_ckinv_b_shift                                (23)
#define REGD5_reg_p1_shift_inv_r_shift                                (22)
#define REGD5_reg_p1_shift_inv_g_shift                                (21)
#define REGD5_reg_p1_shift_inv_b_shift                                (20)
#define REGD5_reg_p1_rate_sel_shift                                   (17)
#define REGD5_reg_p1_kd_shift                                         (16)
#define REGD5_reg_p1_kp_shift                                         (8)
#define REGD5_reg_p1_ki_shift                                         (5)
#define REGD5_reg_p1_bypass_sdm_int_shift                             (4)
#define REGD5_reg_p1_data_order_shift                                 (3)
#define REGD5_reg_p1_infifo_cnt_shift                                 (0)
#define REGD5_p1_r_dig_rst_n_mask                                     (0x80000000)
#define REGD5_p1_g_dig_rst_n_mask                                     (0x40000000)
#define REGD5_p1_b_dig_rst_n_mask                                     (0x20000000)
#define REGD5_p1_r_cdr_rst_n_mask                                     (0x10000000)
#define REGD5_p1_g_cdr_rst_n_mask                                     (0x08000000)
#define REGD5_p1_b_cdr_rst_n_mask                                     (0x04000000)
#define REGD5_reg_p1_cdr_ckinv_r_mask                                 (0x02000000)
#define REGD5_reg_p1_cdr_ckinv_g_mask                                 (0x01000000)
#define REGD5_reg_p1_cdr_ckinv_b_mask                                 (0x00800000)
#define REGD5_reg_p1_shift_inv_r_mask                                 (0x00400000)
#define REGD5_reg_p1_shift_inv_g_mask                                 (0x00200000)
#define REGD5_reg_p1_shift_inv_b_mask                                 (0x00100000)
#define REGD5_reg_p1_rate_sel_mask                                    (0x000E0000)
#define REGD5_reg_p1_kd_mask                                          (0x00010000)
#define REGD5_reg_p1_kp_mask                                          (0x0000FF00)
#define REGD5_reg_p1_ki_mask                                          (0x000000E0)
#define REGD5_reg_p1_bypass_sdm_int_mask                              (0x00000010)
#define REGD5_reg_p1_data_order_mask                                  (0x00000008)
#define REGD5_reg_p1_infifo_cnt_mask                                  (0x00000007)
#define REGD5_p1_r_dig_rst_n(data)                                    (0x80000000&((data)<<31))
#define REGD5_p1_g_dig_rst_n(data)                                    (0x40000000&((data)<<30))
#define REGD5_p1_b_dig_rst_n(data)                                    (0x20000000&((data)<<29))
#define REGD5_p1_r_cdr_rst_n(data)                                    (0x10000000&((data)<<28))
#define REGD5_p1_g_cdr_rst_n(data)                                    (0x08000000&((data)<<27))
#define REGD5_p1_b_cdr_rst_n(data)                                    (0x04000000&((data)<<26))
#define REGD5_reg_p1_cdr_ckinv_r(data)                                (0x02000000&((data)<<25))
#define REGD5_reg_p1_cdr_ckinv_g(data)                                (0x01000000&((data)<<24))
#define REGD5_reg_p1_cdr_ckinv_b(data)                                (0x00800000&((data)<<23))
#define REGD5_reg_p1_shift_inv_r(data)                                (0x00400000&((data)<<22))
#define REGD5_reg_p1_shift_inv_g(data)                                (0x00200000&((data)<<21))
#define REGD5_reg_p1_shift_inv_b(data)                                (0x00100000&((data)<<20))
#define REGD5_reg_p1_rate_sel(data)                                   (0x000E0000&((data)<<17))
#define REGD5_reg_p1_kd(data)                                         (0x00010000&((data)<<16))
#define REGD5_reg_p1_kp(data)                                         (0x0000FF00&((data)<<8))
#define REGD5_reg_p1_ki(data)                                         (0x000000E0&((data)<<5))
#define REGD5_reg_p1_bypass_sdm_int(data)                             (0x00000010&((data)<<4))
#define REGD5_reg_p1_data_order(data)                                 (0x00000008&((data)<<3))
#define REGD5_reg_p1_infifo_cnt(data)                                 (0x00000007&(data))
#define REGD5_get_p1_r_dig_rst_n(data)                                ((0x80000000&(data))>>31)
#define REGD5_get_p1_g_dig_rst_n(data)                                ((0x40000000&(data))>>30)
#define REGD5_get_p1_b_dig_rst_n(data)                                ((0x20000000&(data))>>29)
#define REGD5_get_p1_r_cdr_rst_n(data)                                ((0x10000000&(data))>>28)
#define REGD5_get_p1_g_cdr_rst_n(data)                                ((0x08000000&(data))>>27)
#define REGD5_get_p1_b_cdr_rst_n(data)                                ((0x04000000&(data))>>26)
#define REGD5_get_reg_p1_cdr_ckinv_r(data)                            ((0x02000000&(data))>>25)
#define REGD5_get_reg_p1_cdr_ckinv_g(data)                            ((0x01000000&(data))>>24)
#define REGD5_get_reg_p1_cdr_ckinv_b(data)                            ((0x00800000&(data))>>23)
#define REGD5_get_reg_p1_shift_inv_r(data)                            ((0x00400000&(data))>>22)
#define REGD5_get_reg_p1_shift_inv_g(data)                            ((0x00200000&(data))>>21)
#define REGD5_get_reg_p1_shift_inv_b(data)                            ((0x00100000&(data))>>20)
#define REGD5_get_reg_p1_rate_sel(data)                               ((0x000E0000&(data))>>17)
#define REGD5_get_reg_p1_kd(data)                                     ((0x00010000&(data))>>16)
#define REGD5_get_reg_p1_kp(data)                                     ((0x0000FF00&(data))>>8)
#define REGD5_get_reg_p1_ki(data)                                     ((0x000000E0&(data))>>5)
#define REGD5_get_reg_p1_bypass_sdm_int(data)                         ((0x00000010&(data))>>4)
#define REGD5_get_reg_p1_data_order(data)                             ((0x00000008&(data))>>3)
#define REGD5_get_reg_p1_infifo_cnt(data)                             (0x00000007&(data))


#define REGD6                                                         0xba4
#define REGD6_reg_addr                                                "0x98034ba4"
#define REGD6_reg                                                     0x98034ba4
#define REGD6_inst_addr                                               "0x02E9"
#define REGD6_inst                                                    0x02E9
#define REGD6_reg_p1_int_init_shift                                   (18)
#define REGD6_reg_p1_acc2_period_shift                                (8)
#define REGD6_reg_p1_squ_tri_shift                                    (7)
#define REGD6_reg_p1_acc2_manual_shift                                (6)
#define REGD6_reg_p1_testout_sel_shift                                (4)
#define REGD6_reg_p1_ercnt_en_shift                                   (3)
#define REGD6_reg_p1_edge_out_shift                                   (2)
#define REGD6_reg_p1_pi_m_mode_shift                                  (1)
#define REGD6_reg_p1_dyn_kp_en_shift                                  (0)
#define REGD6_reg_p1_int_init_mask                                    (0xFFFC0000)
#define REGD6_reg_p1_acc2_period_mask                                 (0x0003FF00)
#define REGD6_reg_p1_squ_tri_mask                                     (0x00000080)
#define REGD6_reg_p1_acc2_manual_mask                                 (0x00000040)
#define REGD6_reg_p1_testout_sel_mask                                 (0x00000030)
#define REGD6_reg_p1_ercnt_en_mask                                    (0x00000008)
#define REGD6_reg_p1_edge_out_mask                                    (0x00000004)
#define REGD6_reg_p1_pi_m_mode_mask                                   (0x00000002)
#define REGD6_reg_p1_dyn_kp_en_mask                                   (0x00000001)
#define REGD6_reg_p1_int_init(data)                                   (0xFFFC0000&((data)<<18))
#define REGD6_reg_p1_acc2_period(data)                                (0x0003FF00&((data)<<8))
#define REGD6_reg_p1_squ_tri(data)                                    (0x00000080&((data)<<7))
#define REGD6_reg_p1_acc2_manual(data)                                (0x00000040&((data)<<6))
#define REGD6_reg_p1_testout_sel(data)                                (0x00000030&((data)<<4))
#define REGD6_reg_p1_ercnt_en(data)                                   (0x00000008&((data)<<3))
#define REGD6_reg_p1_edge_out(data)                                   (0x00000004&((data)<<2))
#define REGD6_reg_p1_pi_m_mode(data)                                  (0x00000002&((data)<<1))
#define REGD6_reg_p1_dyn_kp_en(data)                                  (0x00000001&(data))
#define REGD6_get_reg_p1_int_init(data)                               ((0xFFFC0000&(data))>>18)
#define REGD6_get_reg_p1_acc2_period(data)                            ((0x0003FF00&(data))>>8)
#define REGD6_get_reg_p1_squ_tri(data)                                ((0x00000080&(data))>>7)
#define REGD6_get_reg_p1_acc2_manual(data)                            ((0x00000040&(data))>>6)
#define REGD6_get_reg_p1_testout_sel(data)                            ((0x00000030&(data))>>4)
#define REGD6_get_reg_p1_ercnt_en(data)                               ((0x00000008&(data))>>3)
#define REGD6_get_reg_p1_edge_out(data)                               ((0x00000004&(data))>>2)
#define REGD6_get_reg_p1_pi_m_mode(data)                              ((0x00000002&(data))>>1)
#define REGD6_get_reg_p1_dyn_kp_en(data)                              (0x00000001&(data))


#define REGD7                                                         0xba8
#define REGD7_reg_addr                                                "0x98034ba8"
#define REGD7_reg                                                     0x98034ba8
#define REGD7_inst_addr                                               "0x02EA"
#define REGD7_inst                                                    0x02EA
#define REGD7_reg_p1_en_m_value_shift                                 (28)
#define REGD7_reg_p1_st_mode_shift                                    (27)
#define REGD7_reg_p1_timer_lpf_shift                                  (18)
#define REGD7_reg_p1_timer_eq_shift                                   (13)
#define REGD7_reg_p1_timer_ber_shift                                  (8)
#define REGD7_reg_p1_en_m_value_mask                                  (0xF0000000)
#define REGD7_reg_p1_st_mode_mask                                     (0x08000000)
#define REGD7_reg_p1_timer_lpf_mask                                   (0x007C0000)
#define REGD7_reg_p1_timer_eq_mask                                    (0x0003E000)
#define REGD7_reg_p1_timer_ber_mask                                   (0x00001F00)
#define REGD7_reg_p1_en_m_value(data)                                 (0xF0000000&((data)<<28))
#define REGD7_reg_p1_st_mode(data)                                    (0x08000000&((data)<<27))
#define REGD7_reg_p1_timer_lpf(data)                                  (0x007C0000&((data)<<18))
#define REGD7_reg_p1_timer_eq(data)                                   (0x0003E000&((data)<<13))
#define REGD7_reg_p1_timer_ber(data)                                  (0x00001F00&((data)<<8))
#define REGD7_get_reg_p1_en_m_value(data)                             ((0xF0000000&(data))>>28)
#define REGD7_get_reg_p1_st_mode(data)                                ((0x08000000&(data))>>27)
#define REGD7_get_reg_p1_timer_lpf(data)                              ((0x007C0000&(data))>>18)
#define REGD7_get_reg_p1_timer_eq(data)                               ((0x0003E000&(data))>>13)
#define REGD7_get_reg_p1_timer_ber(data)                              ((0x00001F00&(data))>>8)


#define REGD8                                                         0xbac
#define REGD8_reg_addr                                                "0x98034bac"
#define REGD8_reg                                                     0x98034bac
#define REGD8_inst_addr                                               "0x02EB"
#define REGD8_inst                                                    0x02EB
#define REGD8_p1_st_ro_r_shift                                        (24)
#define REGD8_p1_en_ro_r_shift                                        (20)
#define REGD8_p1_st_ro_g_shift                                        (14)
#define REGD8_p1_en_ro_g_shift                                        (10)
#define REGD8_p1_st_ro_b_shift                                        (4)
#define REGD8_p1_en_ro_b_shift                                        (0)
#define REGD8_p1_st_ro_r_mask                                         (0x1F000000)
#define REGD8_p1_en_ro_r_mask                                         (0x00F00000)
#define REGD8_p1_st_ro_g_mask                                         (0x0007C000)
#define REGD8_p1_en_ro_g_mask                                         (0x00003C00)
#define REGD8_p1_st_ro_b_mask                                         (0x000001F0)
#define REGD8_p1_en_ro_b_mask                                         (0x0000000F)
#define REGD8_p1_st_ro_r(data)                                        (0x1F000000&((data)<<24))
#define REGD8_p1_en_ro_r(data)                                        (0x00F00000&((data)<<20))
#define REGD8_p1_st_ro_g(data)                                        (0x0007C000&((data)<<14))
#define REGD8_p1_en_ro_g(data)                                        (0x00003C00&((data)<<10))
#define REGD8_p1_st_ro_b(data)                                        (0x000001F0&((data)<<4))
#define REGD8_p1_en_ro_b(data)                                        (0x0000000F&(data))
#define REGD8_get_p1_st_ro_r(data)                                    ((0x1F000000&(data))>>24)
#define REGD8_get_p1_en_ro_r(data)                                    ((0x00F00000&(data))>>20)
#define REGD8_get_p1_st_ro_g(data)                                    ((0x0007C000&(data))>>14)
#define REGD8_get_p1_en_ro_g(data)                                    ((0x00003C00&(data))>>10)
#define REGD8_get_p1_st_ro_b(data)                                    ((0x000001F0&(data))>>4)
#define REGD8_get_p1_en_ro_b(data)                                    (0x0000000F&(data))


#define REGD9                                                         0xbb0
#define REGD9_reg_addr                                                "0x98034bb0"
#define REGD9_reg                                                     0x98034bb0
#define REGD9_inst_addr                                               "0x02EC"
#define REGD9_inst                                                    0x02EC
#define REGD9_p1_er_count_r_shift                                     (20)
#define REGD9_p1_er_count_g_shift                                     (10)
#define REGD9_p1_er_count_b_shift                                     (0)
#define REGD9_p1_er_count_r_mask                                      (0x3FF00000)
#define REGD9_p1_er_count_g_mask                                      (0x000FFC00)
#define REGD9_p1_er_count_b_mask                                      (0x000003FF)
#define REGD9_p1_er_count_r(data)                                     (0x3FF00000&((data)<<20))
#define REGD9_p1_er_count_g(data)                                     (0x000FFC00&((data)<<10))
#define REGD9_p1_er_count_b(data)                                     (0x000003FF&(data))
#define REGD9_get_p1_er_count_r(data)                                 ((0x3FF00000&(data))>>20)
#define REGD9_get_p1_er_count_g(data)                                 ((0x000FFC00&(data))>>10)
#define REGD9_get_p1_er_count_b(data)                                 (0x000003FF&(data))


#define REGD10                                                        0xbb4
#define REGD10_reg_addr                                               "0x98034bb4"
#define REGD10_reg                                                    0x98034bb4
#define REGD10_inst_addr                                              "0x02ED"
#define REGD10_inst                                                   0x02ED
#define REGD10_p2_r_dig_rst_n_shift                                   (31)
#define REGD10_p2_g_dig_rst_n_shift                                   (30)
#define REGD10_p2_b_dig_rst_n_shift                                   (29)
#define REGD10_p2_r_cdr_rst_n_shift                                   (28)
#define REGD10_p2_g_cdr_rst_n_shift                                   (27)
#define REGD10_p2_b_cdr_rst_n_shift                                   (26)
#define REGD10_reg_p2_cdr_ckinv_r_shift                               (25)
#define REGD10_reg_p2_cdr_ckinv_g_shift                               (24)
#define REGD10_reg_p2_cdr_ckinv_b_shift                               (23)
#define REGD10_reg_p2_shift_inv_r_shift                               (22)
#define REGD10_reg_p2_shift_inv_g_shift                               (21)
#define REGD10_reg_p2_shift_inv_b_shift                               (20)
#define REGD10_reg_p2_rate_sel_shift                                  (17)
#define REGD10_reg_p2_kd_shift                                        (16)
#define REGD10_reg_p2_kp_shift                                        (8)
#define REGD10_reg_p2_ki_shift                                        (5)
#define REGD10_reg_p2_bypass_sdm_int_shift                            (4)
#define REGD10_reg_p2_data_order_shift                                (3)
#define REGD10_reg_p2_infifo_cnt_shift                                (0)
#define REGD10_p2_r_dig_rst_n_mask                                    (0x80000000)
#define REGD10_p2_g_dig_rst_n_mask                                    (0x40000000)
#define REGD10_p2_b_dig_rst_n_mask                                    (0x20000000)
#define REGD10_p2_r_cdr_rst_n_mask                                    (0x10000000)
#define REGD10_p2_g_cdr_rst_n_mask                                    (0x08000000)
#define REGD10_p2_b_cdr_rst_n_mask                                    (0x04000000)
#define REGD10_reg_p2_cdr_ckinv_r_mask                                (0x02000000)
#define REGD10_reg_p2_cdr_ckinv_g_mask                                (0x01000000)
#define REGD10_reg_p2_cdr_ckinv_b_mask                                (0x00800000)
#define REGD10_reg_p2_shift_inv_r_mask                                (0x00400000)
#define REGD10_reg_p2_shift_inv_g_mask                                (0x00200000)
#define REGD10_reg_p2_shift_inv_b_mask                                (0x00100000)
#define REGD10_reg_p2_rate_sel_mask                                   (0x000E0000)
#define REGD10_reg_p2_kd_mask                                         (0x00010000)
#define REGD10_reg_p2_kp_mask                                         (0x0000FF00)
#define REGD10_reg_p2_ki_mask                                         (0x000000E0)
#define REGD10_reg_p2_bypass_sdm_int_mask                             (0x00000010)
#define REGD10_reg_p2_data_order_mask                                 (0x00000008)
#define REGD10_reg_p2_infifo_cnt_mask                                 (0x00000007)
#define REGD10_p2_r_dig_rst_n(data)                                   (0x80000000&((data)<<31))
#define REGD10_p2_g_dig_rst_n(data)                                   (0x40000000&((data)<<30))
#define REGD10_p2_b_dig_rst_n(data)                                   (0x20000000&((data)<<29))
#define REGD10_p2_r_cdr_rst_n(data)                                   (0x10000000&((data)<<28))
#define REGD10_p2_g_cdr_rst_n(data)                                   (0x08000000&((data)<<27))
#define REGD10_p2_b_cdr_rst_n(data)                                   (0x04000000&((data)<<26))
#define REGD10_reg_p2_cdr_ckinv_r(data)                               (0x02000000&((data)<<25))
#define REGD10_reg_p2_cdr_ckinv_g(data)                               (0x01000000&((data)<<24))
#define REGD10_reg_p2_cdr_ckinv_b(data)                               (0x00800000&((data)<<23))
#define REGD10_reg_p2_shift_inv_r(data)                               (0x00400000&((data)<<22))
#define REGD10_reg_p2_shift_inv_g(data)                               (0x00200000&((data)<<21))
#define REGD10_reg_p2_shift_inv_b(data)                               (0x00100000&((data)<<20))
#define REGD10_reg_p2_rate_sel(data)                                  (0x000E0000&((data)<<17))
#define REGD10_reg_p2_kd(data)                                        (0x00010000&((data)<<16))
#define REGD10_reg_p2_kp(data)                                        (0x0000FF00&((data)<<8))
#define REGD10_reg_p2_ki(data)                                        (0x000000E0&((data)<<5))
#define REGD10_reg_p2_bypass_sdm_int(data)                            (0x00000010&((data)<<4))
#define REGD10_reg_p2_data_order(data)                                (0x00000008&((data)<<3))
#define REGD10_reg_p2_infifo_cnt(data)                                (0x00000007&(data))
#define REGD10_get_p2_r_dig_rst_n(data)                               ((0x80000000&(data))>>31)
#define REGD10_get_p2_g_dig_rst_n(data)                               ((0x40000000&(data))>>30)
#define REGD10_get_p2_b_dig_rst_n(data)                               ((0x20000000&(data))>>29)
#define REGD10_get_p2_r_cdr_rst_n(data)                               ((0x10000000&(data))>>28)
#define REGD10_get_p2_g_cdr_rst_n(data)                               ((0x08000000&(data))>>27)
#define REGD10_get_p2_b_cdr_rst_n(data)                               ((0x04000000&(data))>>26)
#define REGD10_get_reg_p2_cdr_ckinv_r(data)                           ((0x02000000&(data))>>25)
#define REGD10_get_reg_p2_cdr_ckinv_g(data)                           ((0x01000000&(data))>>24)
#define REGD10_get_reg_p2_cdr_ckinv_b(data)                           ((0x00800000&(data))>>23)
#define REGD10_get_reg_p2_shift_inv_r(data)                           ((0x00400000&(data))>>22)
#define REGD10_get_reg_p2_shift_inv_g(data)                           ((0x00200000&(data))>>21)
#define REGD10_get_reg_p2_shift_inv_b(data)                           ((0x00100000&(data))>>20)
#define REGD10_get_reg_p2_rate_sel(data)                              ((0x000E0000&(data))>>17)
#define REGD10_get_reg_p2_kd(data)                                    ((0x00010000&(data))>>16)
#define REGD10_get_reg_p2_kp(data)                                    ((0x0000FF00&(data))>>8)
#define REGD10_get_reg_p2_ki(data)                                    ((0x000000E0&(data))>>5)
#define REGD10_get_reg_p2_bypass_sdm_int(data)                        ((0x00000010&(data))>>4)
#define REGD10_get_reg_p2_data_order(data)                            ((0x00000008&(data))>>3)
#define REGD10_get_reg_p2_infifo_cnt(data)                            (0x00000007&(data))


#define REGD11                                                        0xbb8
#define REGD11_reg_addr                                               "0x98034bb8"
#define REGD11_reg                                                    0x98034bb8
#define REGD11_inst_addr                                              "0x02EE"
#define REGD11_inst                                                   0x02EE
#define REGD11_reg_p2_int_init_shift                                  (18)
#define REGD11_reg_p2_acc2_period_shift                               (8)
#define REGD11_reg_p2_squ_tri_shift                                   (7)
#define REGD11_reg_p2_acc2_manual_shift                               (6)
#define REGD11_reg_p2_testout_sel_shift                               (4)
#define REGD11_reg_p2_ercnt_en_shift                                  (3)
#define REGD11_reg_p2_edge_out_shift                                  (2)
#define REGD11_reg_p2_pi_m_mode_shift                                 (1)
#define REGD11_reg_p2_dyn_kp_en_shift                                 (0)
#define REGD11_reg_p2_int_init_mask                                   (0xFFFC0000)
#define REGD11_reg_p2_acc2_period_mask                                (0x0003FF00)
#define REGD11_reg_p2_squ_tri_mask                                    (0x00000080)
#define REGD11_reg_p2_acc2_manual_mask                                (0x00000040)
#define REGD11_reg_p2_testout_sel_mask                                (0x00000030)
#define REGD11_reg_p2_ercnt_en_mask                                   (0x00000008)
#define REGD11_reg_p2_edge_out_mask                                   (0x00000004)
#define REGD11_reg_p2_pi_m_mode_mask                                  (0x00000002)
#define REGD11_reg_p2_dyn_kp_en_mask                                  (0x00000001)
#define REGD11_reg_p2_int_init(data)                                  (0xFFFC0000&((data)<<18))
#define REGD11_reg_p2_acc2_period(data)                               (0x0003FF00&((data)<<8))
#define REGD11_reg_p2_squ_tri(data)                                   (0x00000080&((data)<<7))
#define REGD11_reg_p2_acc2_manual(data)                               (0x00000040&((data)<<6))
#define REGD11_reg_p2_testout_sel(data)                               (0x00000030&((data)<<4))
#define REGD11_reg_p2_ercnt_en(data)                                  (0x00000008&((data)<<3))
#define REGD11_reg_p2_edge_out(data)                                  (0x00000004&((data)<<2))
#define REGD11_reg_p2_pi_m_mode(data)                                 (0x00000002&((data)<<1))
#define REGD11_reg_p2_dyn_kp_en(data)                                 (0x00000001&(data))
#define REGD11_get_reg_p2_int_init(data)                              ((0xFFFC0000&(data))>>18)
#define REGD11_get_reg_p2_acc2_period(data)                           ((0x0003FF00&(data))>>8)
#define REGD11_get_reg_p2_squ_tri(data)                               ((0x00000080&(data))>>7)
#define REGD11_get_reg_p2_acc2_manual(data)                           ((0x00000040&(data))>>6)
#define REGD11_get_reg_p2_testout_sel(data)                           ((0x00000030&(data))>>4)
#define REGD11_get_reg_p2_ercnt_en(data)                              ((0x00000008&(data))>>3)
#define REGD11_get_reg_p2_edge_out(data)                              ((0x00000004&(data))>>2)
#define REGD11_get_reg_p2_pi_m_mode(data)                             ((0x00000002&(data))>>1)
#define REGD11_get_reg_p2_dyn_kp_en(data)                             (0x00000001&(data))


#define REGD12                                                        0xbbc
#define REGD12_reg_addr                                               "0x98034bbc"
#define REGD12_reg                                                    0x98034bbc
#define REGD12_inst_addr                                              "0x02EF"
#define REGD12_inst                                                   0x02EF
#define REGD12_reg_p2_en_m_value_shift                                (28)
#define REGD12_reg_p2_st_mode_shift                                   (27)
#define REGD12_reg_p2_timer_lpf_shift                                 (18)
#define REGD12_reg_p2_timer_eq_shift                                  (13)
#define REGD12_reg_p2_timer_ber_shift                                 (8)
#define REGD12_reg_p2_en_m_value_mask                                 (0xF0000000)
#define REGD12_reg_p2_st_mode_mask                                    (0x08000000)
#define REGD12_reg_p2_timer_lpf_mask                                  (0x007C0000)
#define REGD12_reg_p2_timer_eq_mask                                   (0x0003E000)
#define REGD12_reg_p2_timer_ber_mask                                  (0x00001F00)
#define REGD12_reg_p2_en_m_value(data)                                (0xF0000000&((data)<<28))
#define REGD12_reg_p2_st_mode(data)                                   (0x08000000&((data)<<27))
#define REGD12_reg_p2_timer_lpf(data)                                 (0x007C0000&((data)<<18))
#define REGD12_reg_p2_timer_eq(data)                                  (0x0003E000&((data)<<13))
#define REGD12_reg_p2_timer_ber(data)                                 (0x00001F00&((data)<<8))
#define REGD12_get_reg_p2_en_m_value(data)                            ((0xF0000000&(data))>>28)
#define REGD12_get_reg_p2_st_mode(data)                               ((0x08000000&(data))>>27)
#define REGD12_get_reg_p2_timer_lpf(data)                             ((0x007C0000&(data))>>18)
#define REGD12_get_reg_p2_timer_eq(data)                              ((0x0003E000&(data))>>13)
#define REGD12_get_reg_p2_timer_ber(data)                             ((0x00001F00&(data))>>8)


#define REGD13                                                        0xbc0
#define REGD13_reg_addr                                               "0x98034bc0"
#define REGD13_reg                                                    0x98034bc0
#define REGD13_inst_addr                                              "0x02F0"
#define REGD13_inst                                                   0x02F0
#define REGD13_p2_st_ro_r_shift                                       (24)
#define REGD13_p2_en_ro_r_shift                                       (20)
#define REGD13_p2_st_ro_g_shift                                       (14)
#define REGD13_p2_en_ro_g_shift                                       (10)
#define REGD13_p2_st_ro_b_shift                                       (4)
#define REGD13_p2_en_ro_b_shift                                       (0)
#define REGD13_p2_st_ro_r_mask                                        (0x1F000000)
#define REGD13_p2_en_ro_r_mask                                        (0x00F00000)
#define REGD13_p2_st_ro_g_mask                                        (0x0007C000)
#define REGD13_p2_en_ro_g_mask                                        (0x00003C00)
#define REGD13_p2_st_ro_b_mask                                        (0x000001F0)
#define REGD13_p2_en_ro_b_mask                                        (0x0000000F)
#define REGD13_p2_st_ro_r(data)                                       (0x1F000000&((data)<<24))
#define REGD13_p2_en_ro_r(data)                                       (0x00F00000&((data)<<20))
#define REGD13_p2_st_ro_g(data)                                       (0x0007C000&((data)<<14))
#define REGD13_p2_en_ro_g(data)                                       (0x00003C00&((data)<<10))
#define REGD13_p2_st_ro_b(data)                                       (0x000001F0&((data)<<4))
#define REGD13_p2_en_ro_b(data)                                       (0x0000000F&(data))
#define REGD13_get_p2_st_ro_r(data)                                   ((0x1F000000&(data))>>24)
#define REGD13_get_p2_en_ro_r(data)                                   ((0x00F00000&(data))>>20)
#define REGD13_get_p2_st_ro_g(data)                                   ((0x0007C000&(data))>>14)
#define REGD13_get_p2_en_ro_g(data)                                   ((0x00003C00&(data))>>10)
#define REGD13_get_p2_st_ro_b(data)                                   ((0x000001F0&(data))>>4)
#define REGD13_get_p2_en_ro_b(data)                                   (0x0000000F&(data))


#define REGD14                                                        0xbc4
#define REGD14_reg_addr                                               "0x98034bc4"
#define REGD14_reg                                                    0x98034bc4
#define REGD14_inst_addr                                              "0x02F1"
#define REGD14_inst                                                   0x02F1
#define REGD14_p2_er_count_r_shift                                    (20)
#define REGD14_p2_er_count_g_shift                                    (10)
#define REGD14_p2_er_count_b_shift                                    (0)
#define REGD14_p2_er_count_r_mask                                     (0x3FF00000)
#define REGD14_p2_er_count_g_mask                                     (0x000FFC00)
#define REGD14_p2_er_count_b_mask                                     (0x000003FF)
#define REGD14_p2_er_count_r(data)                                    (0x3FF00000&((data)<<20))
#define REGD14_p2_er_count_g(data)                                    (0x000FFC00&((data)<<10))
#define REGD14_p2_er_count_b(data)                                    (0x000003FF&(data))
#define REGD14_get_p2_er_count_r(data)                                ((0x3FF00000&(data))>>20)
#define REGD14_get_p2_er_count_g(data)                                ((0x000FFC00&(data))>>10)
#define REGD14_get_p2_er_count_b(data)                                (0x000003FF&(data))


#define REGD15                                                        0xbc8
#define REGD15_reg_addr                                               "0x98034bc8"
#define REGD15_reg                                                    0x98034bc8
#define REGD15_inst_addr                                              "0x02F2"
#define REGD15_inst                                                   0x02F2
#define REGD15_p3_r_dig_rst_n_shift                                   (31)
#define REGD15_p3_g_dig_rst_n_shift                                   (30)
#define REGD15_p3_b_dig_rst_n_shift                                   (29)
#define REGD15_p3_r_cdr_rst_n_shift                                   (28)
#define REGD15_p3_g_cdr_rst_n_shift                                   (27)
#define REGD15_p3_b_cdr_rst_n_shift                                   (26)
#define REGD15_reg_p3_cdr_ckinv_r_shift                               (25)
#define REGD15_reg_p3_cdr_ckinv_g_shift                               (24)
#define REGD15_reg_p3_cdr_ckinv_b_shift                               (23)
#define REGD15_reg_p3_shift_inv_r_shift                               (22)
#define REGD15_reg_p3_shift_inv_g_shift                               (21)
#define REGD15_reg_p3_shift_inv_b_shift                               (20)
#define REGD15_reg_p3_rate_sel_shift                                  (17)
#define REGD15_reg_p3_kd_shift                                        (16)
#define REGD15_reg_p3_kp_shift                                        (8)
#define REGD15_reg_p3_ki_shift                                        (5)
#define REGD15_reg_p3_bypass_sdm_int_shift                            (4)
#define REGD15_reg_p3_data_order_shift                                (3)
#define REGD15_reg_p3_infifo_cnt_shift                                (0)
#define REGD15_p3_r_dig_rst_n_mask                                    (0x80000000)
#define REGD15_p3_g_dig_rst_n_mask                                    (0x40000000)
#define REGD15_p3_b_dig_rst_n_mask                                    (0x20000000)
#define REGD15_p3_r_cdr_rst_n_mask                                    (0x10000000)
#define REGD15_p3_g_cdr_rst_n_mask                                    (0x08000000)
#define REGD15_p3_b_cdr_rst_n_mask                                    (0x04000000)
#define REGD15_reg_p3_cdr_ckinv_r_mask                                (0x02000000)
#define REGD15_reg_p3_cdr_ckinv_g_mask                                (0x01000000)
#define REGD15_reg_p3_cdr_ckinv_b_mask                                (0x00800000)
#define REGD15_reg_p3_shift_inv_r_mask                                (0x00400000)
#define REGD15_reg_p3_shift_inv_g_mask                                (0x00200000)
#define REGD15_reg_p3_shift_inv_b_mask                                (0x00100000)
#define REGD15_reg_p3_rate_sel_mask                                   (0x000E0000)
#define REGD15_reg_p3_kd_mask                                         (0x00010000)
#define REGD15_reg_p3_kp_mask                                         (0x0000FF00)
#define REGD15_reg_p3_ki_mask                                         (0x000000E0)
#define REGD15_reg_p3_bypass_sdm_int_mask                             (0x00000010)
#define REGD15_reg_p3_data_order_mask                                 (0x00000008)
#define REGD15_reg_p3_infifo_cnt_mask                                 (0x00000007)
#define REGD15_p3_r_dig_rst_n(data)                                   (0x80000000&((data)<<31))
#define REGD15_p3_g_dig_rst_n(data)                                   (0x40000000&((data)<<30))
#define REGD15_p3_b_dig_rst_n(data)                                   (0x20000000&((data)<<29))
#define REGD15_p3_r_cdr_rst_n(data)                                   (0x10000000&((data)<<28))
#define REGD15_p3_g_cdr_rst_n(data)                                   (0x08000000&((data)<<27))
#define REGD15_p3_b_cdr_rst_n(data)                                   (0x04000000&((data)<<26))
#define REGD15_reg_p3_cdr_ckinv_r(data)                               (0x02000000&((data)<<25))
#define REGD15_reg_p3_cdr_ckinv_g(data)                               (0x01000000&((data)<<24))
#define REGD15_reg_p3_cdr_ckinv_b(data)                               (0x00800000&((data)<<23))
#define REGD15_reg_p3_shift_inv_r(data)                               (0x00400000&((data)<<22))
#define REGD15_reg_p3_shift_inv_g(data)                               (0x00200000&((data)<<21))
#define REGD15_reg_p3_shift_inv_b(data)                               (0x00100000&((data)<<20))
#define REGD15_reg_p3_rate_sel(data)                                  (0x000E0000&((data)<<17))
#define REGD15_reg_p3_kd(data)                                        (0x00010000&((data)<<16))
#define REGD15_reg_p3_kp(data)                                        (0x0000FF00&((data)<<8))
#define REGD15_reg_p3_ki(data)                                        (0x000000E0&((data)<<5))
#define REGD15_reg_p3_bypass_sdm_int(data)                            (0x00000010&((data)<<4))
#define REGD15_reg_p3_data_order(data)                                (0x00000008&((data)<<3))
#define REGD15_reg_p3_infifo_cnt(data)                                (0x00000007&(data))
#define REGD15_get_p3_r_dig_rst_n(data)                               ((0x80000000&(data))>>31)
#define REGD15_get_p3_g_dig_rst_n(data)                               ((0x40000000&(data))>>30)
#define REGD15_get_p3_b_dig_rst_n(data)                               ((0x20000000&(data))>>29)
#define REGD15_get_p3_r_cdr_rst_n(data)                               ((0x10000000&(data))>>28)
#define REGD15_get_p3_g_cdr_rst_n(data)                               ((0x08000000&(data))>>27)
#define REGD15_get_p3_b_cdr_rst_n(data)                               ((0x04000000&(data))>>26)
#define REGD15_get_reg_p3_cdr_ckinv_r(data)                           ((0x02000000&(data))>>25)
#define REGD15_get_reg_p3_cdr_ckinv_g(data)                           ((0x01000000&(data))>>24)
#define REGD15_get_reg_p3_cdr_ckinv_b(data)                           ((0x00800000&(data))>>23)
#define REGD15_get_reg_p3_shift_inv_r(data)                           ((0x00400000&(data))>>22)
#define REGD15_get_reg_p3_shift_inv_g(data)                           ((0x00200000&(data))>>21)
#define REGD15_get_reg_p3_shift_inv_b(data)                           ((0x00100000&(data))>>20)
#define REGD15_get_reg_p3_rate_sel(data)                              ((0x000E0000&(data))>>17)
#define REGD15_get_reg_p3_kd(data)                                    ((0x00010000&(data))>>16)
#define REGD15_get_reg_p3_kp(data)                                    ((0x0000FF00&(data))>>8)
#define REGD15_get_reg_p3_ki(data)                                    ((0x000000E0&(data))>>5)
#define REGD15_get_reg_p3_bypass_sdm_int(data)                        ((0x00000010&(data))>>4)
#define REGD15_get_reg_p3_data_order(data)                            ((0x00000008&(data))>>3)
#define REGD15_get_reg_p3_infifo_cnt(data)                            (0x00000007&(data))


#define REGD16                                                        0xbcc
#define REGD16_reg_addr                                               "0x98034bcc"
#define REGD16_reg                                                    0x98034bcc
#define REGD16_inst_addr                                              "0x02F3"
#define REGD16_inst                                                   0x02F3
#define REGD16_reg_p3_int_init_shift                                  (18)
#define REGD16_reg_p3_acc2_period_shift                               (8)
#define REGD16_reg_p3_squ_tri_shift                                   (7)
#define REGD16_reg_p3_acc2_manual_shift                               (6)
#define REGD16_reg_p3_testout_sel_shift                               (4)
#define REGD16_reg_p3_ercnt_en_shift                                  (3)
#define REGD16_reg_p3_edge_out_shift                                  (2)
#define REGD16_reg_p3_pi_m_mode_shift                                 (1)
#define REGD16_reg_p3_dyn_kp_en_shift                                 (0)
#define REGD16_reg_p3_int_init_mask                                   (0xFFFC0000)
#define REGD16_reg_p3_acc2_period_mask                                (0x0003FF00)
#define REGD16_reg_p3_squ_tri_mask                                    (0x00000080)
#define REGD16_reg_p3_acc2_manual_mask                                (0x00000040)
#define REGD16_reg_p3_testout_sel_mask                                (0x00000030)
#define REGD16_reg_p3_ercnt_en_mask                                   (0x00000008)
#define REGD16_reg_p3_edge_out_mask                                   (0x00000004)
#define REGD16_reg_p3_pi_m_mode_mask                                  (0x00000002)
#define REGD16_reg_p3_dyn_kp_en_mask                                  (0x00000001)
#define REGD16_reg_p3_int_init(data)                                  (0xFFFC0000&((data)<<18))
#define REGD16_reg_p3_acc2_period(data)                               (0x0003FF00&((data)<<8))
#define REGD16_reg_p3_squ_tri(data)                                   (0x00000080&((data)<<7))
#define REGD16_reg_p3_acc2_manual(data)                               (0x00000040&((data)<<6))
#define REGD16_reg_p3_testout_sel(data)                               (0x00000030&((data)<<4))
#define REGD16_reg_p3_ercnt_en(data)                                  (0x00000008&((data)<<3))
#define REGD16_reg_p3_edge_out(data)                                  (0x00000004&((data)<<2))
#define REGD16_reg_p3_pi_m_mode(data)                                 (0x00000002&((data)<<1))
#define REGD16_reg_p3_dyn_kp_en(data)                                 (0x00000001&(data))
#define REGD16_get_reg_p3_int_init(data)                              ((0xFFFC0000&(data))>>18)
#define REGD16_get_reg_p3_acc2_period(data)                           ((0x0003FF00&(data))>>8)
#define REGD16_get_reg_p3_squ_tri(data)                               ((0x00000080&(data))>>7)
#define REGD16_get_reg_p3_acc2_manual(data)                           ((0x00000040&(data))>>6)
#define REGD16_get_reg_p3_testout_sel(data)                           ((0x00000030&(data))>>4)
#define REGD16_get_reg_p3_ercnt_en(data)                              ((0x00000008&(data))>>3)
#define REGD16_get_reg_p3_edge_out(data)                              ((0x00000004&(data))>>2)
#define REGD16_get_reg_p3_pi_m_mode(data)                             ((0x00000002&(data))>>1)
#define REGD16_get_reg_p3_dyn_kp_en(data)                             (0x00000001&(data))


#define REGD17                                                        0xbd0
#define REGD17_reg_addr                                               "0x98034bd0"
#define REGD17_reg                                                    0x98034bd0
#define REGD17_inst_addr                                              "0x02F4"
#define REGD17_inst                                                   0x02F4
#define REGD17_reg_p3_en_m_value_shift                                (28)
#define REGD17_reg_p3_st_mode_shift                                   (27)
#define REGD17_reg_p3_timer_lpf_shift                                 (18)
#define REGD17_reg_p3_timer_eq_shift                                  (13)
#define REGD17_reg_p3_timer_ber_shift                                 (8)
#define REGD17_reg_p3_en_m_value_mask                                 (0xF0000000)
#define REGD17_reg_p3_st_mode_mask                                    (0x08000000)
#define REGD17_reg_p3_timer_lpf_mask                                  (0x007C0000)
#define REGD17_reg_p3_timer_eq_mask                                   (0x0003E000)
#define REGD17_reg_p3_timer_ber_mask                                  (0x00001F00)
#define REGD17_reg_p3_en_m_value(data)                                (0xF0000000&((data)<<28))
#define REGD17_reg_p3_st_mode(data)                                   (0x08000000&((data)<<27))
#define REGD17_reg_p3_timer_lpf(data)                                 (0x007C0000&((data)<<18))
#define REGD17_reg_p3_timer_eq(data)                                  (0x0003E000&((data)<<13))
#define REGD17_reg_p3_timer_ber(data)                                 (0x00001F00&((data)<<8))
#define REGD17_get_reg_p3_en_m_value(data)                            ((0xF0000000&(data))>>28)
#define REGD17_get_reg_p3_st_mode(data)                               ((0x08000000&(data))>>27)
#define REGD17_get_reg_p3_timer_lpf(data)                             ((0x007C0000&(data))>>18)
#define REGD17_get_reg_p3_timer_eq(data)                              ((0x0003E000&(data))>>13)
#define REGD17_get_reg_p3_timer_ber(data)                             ((0x00001F00&(data))>>8)


#define REGD18                                                        0xbd4
#define REGD18_reg_addr                                               "0x98034bd4"
#define REGD18_reg                                                    0x98034bd4
#define REGD18_inst_addr                                              "0x02F5"
#define REGD18_inst                                                   0x02F5
#define REGD18_p3_st_ro_r_shift                                       (24)
#define REGD18_p3_en_ro_r_shift                                       (20)
#define REGD18_p3_st_ro_g_shift                                       (14)
#define REGD18_p3_en_ro_g_shift                                       (10)
#define REGD18_p3_st_ro_b_shift                                       (4)
#define REGD18_p3_en_ro_b_shift                                       (0)
#define REGD18_p3_st_ro_r_mask                                        (0x1F000000)
#define REGD18_p3_en_ro_r_mask                                        (0x00F00000)
#define REGD18_p3_st_ro_g_mask                                        (0x0007C000)
#define REGD18_p3_en_ro_g_mask                                        (0x00003C00)
#define REGD18_p3_st_ro_b_mask                                        (0x000001F0)
#define REGD18_p3_en_ro_b_mask                                        (0x0000000F)
#define REGD18_p3_st_ro_r(data)                                       (0x1F000000&((data)<<24))
#define REGD18_p3_en_ro_r(data)                                       (0x00F00000&((data)<<20))
#define REGD18_p3_st_ro_g(data)                                       (0x0007C000&((data)<<14))
#define REGD18_p3_en_ro_g(data)                                       (0x00003C00&((data)<<10))
#define REGD18_p3_st_ro_b(data)                                       (0x000001F0&((data)<<4))
#define REGD18_p3_en_ro_b(data)                                       (0x0000000F&(data))
#define REGD18_get_p3_st_ro_r(data)                                   ((0x1F000000&(data))>>24)
#define REGD18_get_p3_en_ro_r(data)                                   ((0x00F00000&(data))>>20)
#define REGD18_get_p3_st_ro_g(data)                                   ((0x0007C000&(data))>>14)
#define REGD18_get_p3_en_ro_g(data)                                   ((0x00003C00&(data))>>10)
#define REGD18_get_p3_st_ro_b(data)                                   ((0x000001F0&(data))>>4)
#define REGD18_get_p3_en_ro_b(data)                                   (0x0000000F&(data))


#define REGD19                                                        0xbd8
#define REGD19_reg_addr                                               "0x98034bd8"
#define REGD19_reg                                                    0x98034bd8
#define REGD19_inst_addr                                              "0x02F6"
#define REGD19_inst                                                   0x02F6
#define REGD19_p3_er_count_r_shift                                    (20)
#define REGD19_p3_er_count_g_shift                                    (10)
#define REGD19_p3_er_count_b_shift                                    (0)
#define REGD19_p3_er_count_r_mask                                     (0x3FF00000)
#define REGD19_p3_er_count_g_mask                                     (0x000FFC00)
#define REGD19_p3_er_count_b_mask                                     (0x000003FF)
#define REGD19_p3_er_count_r(data)                                    (0x3FF00000&((data)<<20))
#define REGD19_p3_er_count_g(data)                                    (0x000FFC00&((data)<<10))
#define REGD19_p3_er_count_b(data)                                    (0x000003FF&(data))
#define REGD19_get_p3_er_count_r(data)                                ((0x3FF00000&(data))>>20)
#define REGD19_get_p3_er_count_g(data)                                ((0x000FFC00&(data))>>10)
#define REGD19_get_p3_er_count_b(data)                                (0x000003FF&(data))


#define REGD20                                                        0xbdc
#define REGD20_reg_addr                                               "0x98034bdc"
#define REGD20_reg                                                    0x98034bdc
#define REGD20_inst_addr                                              "0x02F7"
#define REGD20_inst                                                   0x02F7
#define REGD20_reg_p0_bypass_clk_rdy_shift                            (31)
#define REGD20_reg_p0_bypass_eqen_rdy_shift                           (30)
#define REGD20_reg_p0_bypass_data_rdy_shift                           (29)
#define REGD20_reg_p0_bypass_pi_shift                                 (28)
#define REGD20_reg_p0_data_rdy_time_shift                             (24)
#define REGD20_reg_p0_en_clkout_manual_shift                          (23)
#define REGD20_reg_p0_en_eqen_manual_shift                            (22)
#define REGD20_reg_p0_en_data_manual_shift                            (21)
#define REGD20_reg_p0_eqen_rdy_time_shift                             (17)
#define REGD20_reg_p0_order_shift                                     (16)
#define REGD20_reg_p0_pll_wd_base_time_shift                          (13)
#define REGD20_reg_p0_pll_wd_en_shift                                 (12)
#define REGD20_reg_p0_pll_wd_rst_wid_shift                            (10)
#define REGD20_reg_p0_pll_wd_time_rdy_shift                           (8)
#define REGD20_reg_p0_acdr_l0_en_shift                                (7)
#define REGD20_reg_p0_bypass_eqen_rdy_l0_shift                        (6)
#define REGD20_reg_p0_bypass_data_rdy_l0_shift                        (5)
#define REGD20_reg_p0_en_eqen_manual_l0_shift                         (4)
#define REGD20_reg_p0_en_data_manual_l0_shift                         (3)
#define REGD20_p0_pll_wd_ckrdy_ro_shift                               (2)
#define REGD20_p0_pll_wd_rst_wc_shift                                 (1)
#define REGD20_p0_wdog_rst_n_shift                                    (0)
#define REGD20_reg_p0_bypass_clk_rdy_mask                             (0x80000000)
#define REGD20_reg_p0_bypass_eqen_rdy_mask                            (0x40000000)
#define REGD20_reg_p0_bypass_data_rdy_mask                            (0x20000000)
#define REGD20_reg_p0_bypass_pi_mask                                  (0x10000000)
#define REGD20_reg_p0_data_rdy_time_mask                              (0x0F000000)
#define REGD20_reg_p0_en_clkout_manual_mask                           (0x00800000)
#define REGD20_reg_p0_en_eqen_manual_mask                             (0x00400000)
#define REGD20_reg_p0_en_data_manual_mask                             (0x00200000)
#define REGD20_reg_p0_eqen_rdy_time_mask                              (0x001E0000)
#define REGD20_reg_p0_order_mask                                      (0x00010000)
#define REGD20_reg_p0_pll_wd_base_time_mask                           (0x0000E000)
#define REGD20_reg_p0_pll_wd_en_mask                                  (0x00001000)
#define REGD20_reg_p0_pll_wd_rst_wid_mask                             (0x00000C00)
#define REGD20_reg_p0_pll_wd_time_rdy_mask                            (0x00000300)
#define REGD20_reg_p0_acdr_l0_en_mask                                 (0x00000080)
#define REGD20_reg_p0_bypass_eqen_rdy_l0_mask                         (0x00000040)
#define REGD20_reg_p0_bypass_data_rdy_l0_mask                         (0x00000020)
#define REGD20_reg_p0_en_eqen_manual_l0_mask                          (0x00000010)
#define REGD20_reg_p0_en_data_manual_l0_mask                          (0x00000008)
#define REGD20_p0_pll_wd_ckrdy_ro_mask                                (0x00000004)
#define REGD20_p0_pll_wd_rst_wc_mask                                  (0x00000002)
#define REGD20_p0_wdog_rst_n_mask                                     (0x00000001)
#define REGD20_reg_p0_bypass_clk_rdy(data)                            (0x80000000&((data)<<31))
#define REGD20_reg_p0_bypass_eqen_rdy(data)                           (0x40000000&((data)<<30))
#define REGD20_reg_p0_bypass_data_rdy(data)                           (0x20000000&((data)<<29))
#define REGD20_reg_p0_bypass_pi(data)                                 (0x10000000&((data)<<28))
#define REGD20_reg_p0_data_rdy_time(data)                             (0x0F000000&((data)<<24))
#define REGD20_reg_p0_en_clkout_manual(data)                          (0x00800000&((data)<<23))
#define REGD20_reg_p0_en_eqen_manual(data)                            (0x00400000&((data)<<22))
#define REGD20_reg_p0_en_data_manual(data)                            (0x00200000&((data)<<21))
#define REGD20_reg_p0_eqen_rdy_time(data)                             (0x001E0000&((data)<<17))
#define REGD20_reg_p0_order(data)                                     (0x00010000&((data)<<16))
#define REGD20_reg_p0_pll_wd_base_time(data)                          (0x0000E000&((data)<<13))
#define REGD20_reg_p0_pll_wd_en(data)                                 (0x00001000&((data)<<12))
#define REGD20_reg_p0_pll_wd_rst_wid(data)                            (0x00000C00&((data)<<10))
#define REGD20_reg_p0_pll_wd_time_rdy(data)                           (0x00000300&((data)<<8))
#define REGD20_reg_p0_acdr_l0_en(data)                                (0x00000080&((data)<<7))
#define REGD20_reg_p0_bypass_eqen_rdy_l0(data)                        (0x00000040&((data)<<6))
#define REGD20_reg_p0_bypass_data_rdy_l0(data)                        (0x00000020&((data)<<5))
#define REGD20_reg_p0_en_eqen_manual_l0(data)                         (0x00000010&((data)<<4))
#define REGD20_reg_p0_en_data_manual_l0(data)                         (0x00000008&((data)<<3))
#define REGD20_p0_pll_wd_ckrdy_ro(data)                               (0x00000004&((data)<<2))
#define REGD20_p0_pll_wd_rst_wc(data)                                 (0x00000002&((data)<<1))
#define REGD20_p0_wdog_rst_n(data)                                    (0x00000001&(data))
#define REGD20_get_reg_p0_bypass_clk_rdy(data)                        ((0x80000000&(data))>>31)
#define REGD20_get_reg_p0_bypass_eqen_rdy(data)                       ((0x40000000&(data))>>30)
#define REGD20_get_reg_p0_bypass_data_rdy(data)                       ((0x20000000&(data))>>29)
#define REGD20_get_reg_p0_bypass_pi(data)                             ((0x10000000&(data))>>28)
#define REGD20_get_reg_p0_data_rdy_time(data)                         ((0x0F000000&(data))>>24)
#define REGD20_get_reg_p0_en_clkout_manual(data)                      ((0x00800000&(data))>>23)
#define REGD20_get_reg_p0_en_eqen_manual(data)                        ((0x00400000&(data))>>22)
#define REGD20_get_reg_p0_en_data_manual(data)                        ((0x00200000&(data))>>21)
#define REGD20_get_reg_p0_eqen_rdy_time(data)                         ((0x001E0000&(data))>>17)
#define REGD20_get_reg_p0_order(data)                                 ((0x00010000&(data))>>16)
#define REGD20_get_reg_p0_pll_wd_base_time(data)                      ((0x0000E000&(data))>>13)
#define REGD20_get_reg_p0_pll_wd_en(data)                             ((0x00001000&(data))>>12)
#define REGD20_get_reg_p0_pll_wd_rst_wid(data)                        ((0x00000C00&(data))>>10)
#define REGD20_get_reg_p0_pll_wd_time_rdy(data)                       ((0x00000300&(data))>>8)
#define REGD20_get_reg_p0_acdr_l0_en(data)                            ((0x00000080&(data))>>7)
#define REGD20_get_reg_p0_bypass_eqen_rdy_l0(data)                    ((0x00000040&(data))>>6)
#define REGD20_get_reg_p0_bypass_data_rdy_l0(data)                    ((0x00000020&(data))>>5)
#define REGD20_get_reg_p0_en_eqen_manual_l0(data)                     ((0x00000010&(data))>>4)
#define REGD20_get_reg_p0_en_data_manual_l0(data)                     ((0x00000008&(data))>>3)
#define REGD20_get_p0_pll_wd_ckrdy_ro(data)                           ((0x00000004&(data))>>2)
#define REGD20_get_p0_pll_wd_rst_wc(data)                             ((0x00000002&(data))>>1)
#define REGD20_get_p0_wdog_rst_n(data)                                (0x00000001&(data))


#define REGD21                                                        0xbe0
#define REGD21_reg_addr                                               "0x98034be0"
#define REGD21_reg                                                    0x98034be0
#define REGD21_inst_addr                                              "0x02F8"
#define REGD21_inst                                                   0x02F8
#define REGD21_reg_p0_wd_sdm_en_shift                                 (31)
#define REGD21_reg_p0_f_code_shift                                    (16)
#define REGD21_reg_p0_n_code_shift                                    (0)
#define REGD21_reg_p0_wd_sdm_en_mask                                  (0x80000000)
#define REGD21_reg_p0_f_code_mask                                     (0x0FFF0000)
#define REGD21_reg_p0_n_code_mask                                     (0x000001FF)
#define REGD21_reg_p0_wd_sdm_en(data)                                 (0x80000000&((data)<<31))
#define REGD21_reg_p0_f_code(data)                                    (0x0FFF0000&((data)<<16))
#define REGD21_reg_p0_n_code(data)                                    (0x000001FF&(data))
#define REGD21_get_reg_p0_wd_sdm_en(data)                             ((0x80000000&(data))>>31)
#define REGD21_get_reg_p0_f_code(data)                                ((0x0FFF0000&(data))>>16)
#define REGD21_get_reg_p0_n_code(data)                                (0x000001FF&(data))


#define REGD22                                                        0xbe4
#define REGD22_reg_addr                                               "0x98034be4"
#define REGD22_reg                                                    0x98034be4
#define REGD22_inst_addr                                              "0x02F9"
#define REGD22_inst                                                   0x02F9
#define REGD22_reg_p1_bypass_clk_rdy_shift                            (31)
#define REGD22_reg_p1_bypass_eqen_rdy_shift                           (30)
#define REGD22_reg_p1_bypass_data_rdy_shift                           (29)
#define REGD22_reg_p1_bypass_pi_shift                                 (28)
#define REGD22_reg_p1_data_rdy_time_shift                             (24)
#define REGD22_reg_p1_en_clkout_manual_shift                          (23)
#define REGD22_reg_p1_en_eqen_manual_shift                            (22)
#define REGD22_reg_p1_en_data_manual_shift                            (21)
#define REGD22_reg_p1_eqen_rdy_time_shift                             (17)
#define REGD22_reg_p1_order_shift                                     (16)
#define REGD22_reg_p1_pll_wd_base_time_shift                          (13)
#define REGD22_reg_p1_pll_wd_en_shift                                 (12)
#define REGD22_reg_p1_pll_wd_rst_wid_shift                            (10)
#define REGD22_reg_p1_pll_wd_time_rdy_shift                           (8)
#define REGD22_reg_p1_acdr_l0_en_shift                                (7)
#define REGD22_reg_p1_bypass_eqen_rdy_l0_shift                        (6)
#define REGD22_reg_p1_bypass_data_rdy_l0_shift                        (5)
#define REGD22_reg_p1_en_eqen_manual_l0_shift                         (4)
#define REGD22_reg_p1_en_data_manual_l0_shift                         (3)
#define REGD22_p1_pll_wd_ckrdy_ro_shift                               (2)
#define REGD22_p1_pll_wd_rst_wc_shift                                 (1)
#define REGD22_p1_wdog_rst_n_shift                                    (0)
#define REGD22_reg_p1_bypass_clk_rdy_mask                             (0x80000000)
#define REGD22_reg_p1_bypass_eqen_rdy_mask                            (0x40000000)
#define REGD22_reg_p1_bypass_data_rdy_mask                            (0x20000000)
#define REGD22_reg_p1_bypass_pi_mask                                  (0x10000000)
#define REGD22_reg_p1_data_rdy_time_mask                              (0x0F000000)
#define REGD22_reg_p1_en_clkout_manual_mask                           (0x00800000)
#define REGD22_reg_p1_en_eqen_manual_mask                             (0x00400000)
#define REGD22_reg_p1_en_data_manual_mask                             (0x00200000)
#define REGD22_reg_p1_eqen_rdy_time_mask                              (0x001E0000)
#define REGD22_reg_p1_order_mask                                      (0x00010000)
#define REGD22_reg_p1_pll_wd_base_time_mask                           (0x0000E000)
#define REGD22_reg_p1_pll_wd_en_mask                                  (0x00001000)
#define REGD22_reg_p1_pll_wd_rst_wid_mask                             (0x00000C00)
#define REGD22_reg_p1_pll_wd_time_rdy_mask                            (0x00000300)
#define REGD22_reg_p1_acdr_l0_en_mask                                 (0x00000080)
#define REGD22_reg_p1_bypass_eqen_rdy_l0_mask                         (0x00000040)
#define REGD22_reg_p1_bypass_data_rdy_l0_mask                         (0x00000020)
#define REGD22_reg_p1_en_eqen_manual_l0_mask                          (0x00000010)
#define REGD22_reg_p1_en_data_manual_l0_mask                          (0x00000008)
#define REGD22_p1_pll_wd_ckrdy_ro_mask                                (0x00000004)
#define REGD22_p1_pll_wd_rst_wc_mask                                  (0x00000002)
#define REGD22_p1_wdog_rst_n_mask                                     (0x00000001)
#define REGD22_reg_p1_bypass_clk_rdy(data)                            (0x80000000&((data)<<31))
#define REGD22_reg_p1_bypass_eqen_rdy(data)                           (0x40000000&((data)<<30))
#define REGD22_reg_p1_bypass_data_rdy(data)                           (0x20000000&((data)<<29))
#define REGD22_reg_p1_bypass_pi(data)                                 (0x10000000&((data)<<28))
#define REGD22_reg_p1_data_rdy_time(data)                             (0x0F000000&((data)<<24))
#define REGD22_reg_p1_en_clkout_manual(data)                          (0x00800000&((data)<<23))
#define REGD22_reg_p1_en_eqen_manual(data)                            (0x00400000&((data)<<22))
#define REGD22_reg_p1_en_data_manual(data)                            (0x00200000&((data)<<21))
#define REGD22_reg_p1_eqen_rdy_time(data)                             (0x001E0000&((data)<<17))
#define REGD22_reg_p1_order(data)                                     (0x00010000&((data)<<16))
#define REGD22_reg_p1_pll_wd_base_time(data)                          (0x0000E000&((data)<<13))
#define REGD22_reg_p1_pll_wd_en(data)                                 (0x00001000&((data)<<12))
#define REGD22_reg_p1_pll_wd_rst_wid(data)                            (0x00000C00&((data)<<10))
#define REGD22_reg_p1_pll_wd_time_rdy(data)                           (0x00000300&((data)<<8))
#define REGD22_reg_p1_acdr_l0_en(data)                                (0x00000080&((data)<<7))
#define REGD22_reg_p1_bypass_eqen_rdy_l0(data)                        (0x00000040&((data)<<6))
#define REGD22_reg_p1_bypass_data_rdy_l0(data)                        (0x00000020&((data)<<5))
#define REGD22_reg_p1_en_eqen_manual_l0(data)                         (0x00000010&((data)<<4))
#define REGD22_reg_p1_en_data_manual_l0(data)                         (0x00000008&((data)<<3))
#define REGD22_p1_pll_wd_ckrdy_ro(data)                               (0x00000004&((data)<<2))
#define REGD22_p1_pll_wd_rst_wc(data)                                 (0x00000002&((data)<<1))
#define REGD22_p1_wdog_rst_n(data)                                    (0x00000001&(data))
#define REGD22_get_reg_p1_bypass_clk_rdy(data)                        ((0x80000000&(data))>>31)
#define REGD22_get_reg_p1_bypass_eqen_rdy(data)                       ((0x40000000&(data))>>30)
#define REGD22_get_reg_p1_bypass_data_rdy(data)                       ((0x20000000&(data))>>29)
#define REGD22_get_reg_p1_bypass_pi(data)                             ((0x10000000&(data))>>28)
#define REGD22_get_reg_p1_data_rdy_time(data)                         ((0x0F000000&(data))>>24)
#define REGD22_get_reg_p1_en_clkout_manual(data)                      ((0x00800000&(data))>>23)
#define REGD22_get_reg_p1_en_eqen_manual(data)                        ((0x00400000&(data))>>22)
#define REGD22_get_reg_p1_en_data_manual(data)                        ((0x00200000&(data))>>21)
#define REGD22_get_reg_p1_eqen_rdy_time(data)                         ((0x001E0000&(data))>>17)
#define REGD22_get_reg_p1_order(data)                                 ((0x00010000&(data))>>16)
#define REGD22_get_reg_p1_pll_wd_base_time(data)                      ((0x0000E000&(data))>>13)
#define REGD22_get_reg_p1_pll_wd_en(data)                             ((0x00001000&(data))>>12)
#define REGD22_get_reg_p1_pll_wd_rst_wid(data)                        ((0x00000C00&(data))>>10)
#define REGD22_get_reg_p1_pll_wd_time_rdy(data)                       ((0x00000300&(data))>>8)
#define REGD22_get_reg_p1_acdr_l0_en(data)                            ((0x00000080&(data))>>7)
#define REGD22_get_reg_p1_bypass_eqen_rdy_l0(data)                    ((0x00000040&(data))>>6)
#define REGD22_get_reg_p1_bypass_data_rdy_l0(data)                    ((0x00000020&(data))>>5)
#define REGD22_get_reg_p1_en_eqen_manual_l0(data)                     ((0x00000010&(data))>>4)
#define REGD22_get_reg_p1_en_data_manual_l0(data)                     ((0x00000008&(data))>>3)
#define REGD22_get_p1_pll_wd_ckrdy_ro(data)                           ((0x00000004&(data))>>2)
#define REGD22_get_p1_pll_wd_rst_wc(data)                             ((0x00000002&(data))>>1)
#define REGD22_get_p1_wdog_rst_n(data)                                (0x00000001&(data))


#define REGD23                                                        0xbe8
#define REGD23_reg_addr                                               "0x98034be8"
#define REGD23_reg                                                    0x98034be8
#define REGD23_inst_addr                                              "0x02FA"
#define REGD23_inst                                                   0x02FA
#define REGD23_reg_p1_wd_sdm_en_shift                                 (31)
#define REGD23_reg_p1_f_code_shift                                    (16)
#define REGD23_reg_p1_n_code_shift                                    (0)
#define REGD23_reg_p1_wd_sdm_en_mask                                  (0x80000000)
#define REGD23_reg_p1_f_code_mask                                     (0x0FFF0000)
#define REGD23_reg_p1_n_code_mask                                     (0x000001FF)
#define REGD23_reg_p1_wd_sdm_en(data)                                 (0x80000000&((data)<<31))
#define REGD23_reg_p1_f_code(data)                                    (0x0FFF0000&((data)<<16))
#define REGD23_reg_p1_n_code(data)                                    (0x000001FF&(data))
#define REGD23_get_reg_p1_wd_sdm_en(data)                             ((0x80000000&(data))>>31)
#define REGD23_get_reg_p1_f_code(data)                                ((0x0FFF0000&(data))>>16)
#define REGD23_get_reg_p1_n_code(data)                                (0x000001FF&(data))


#define REGD24                                                        0xbec
#define REGD24_reg_addr                                               "0x98034bec"
#define REGD24_reg                                                    0x98034bec
#define REGD24_inst_addr                                              "0x02FB"
#define REGD24_inst                                                   0x02FB
#define REGD24_reg_p2_bypass_clk_rdy_shift                            (31)
#define REGD24_reg_p2_bypass_eqen_rdy_shift                           (30)
#define REGD24_reg_p2_bypass_data_rdy_shift                           (29)
#define REGD24_reg_p2_bypass_pi_shift                                 (28)
#define REGD24_reg_p2_data_rdy_time_shift                             (24)
#define REGD24_reg_p2_en_clkout_manual_shift                          (23)
#define REGD24_reg_p2_en_eqen_manual_shift                            (22)
#define REGD24_reg_p2_en_data_manual_shift                            (21)
#define REGD24_reg_p2_eqen_rdy_time_shift                             (17)
#define REGD24_reg_p2_order_shift                                     (16)
#define REGD24_reg_p2_pll_wd_base_time_shift                          (13)
#define REGD24_reg_p2_pll_wd_en_shift                                 (12)
#define REGD24_reg_p2_pll_wd_rst_wid_shift                            (10)
#define REGD24_reg_p2_pll_wd_time_rdy_shift                           (8)
#define REGD24_reg_p2_acdr_l0_en_shift                                (7)
#define REGD24_reg_p2_bypass_eqen_rdy_l0_shift                        (6)
#define REGD24_reg_p2_bypass_data_rdy_l0_shift                        (5)
#define REGD24_reg_p2_en_eqen_manual_l0_shift                         (4)
#define REGD24_reg_p2_en_data_manual_l0_shift                         (3)
#define REGD24_p2_pll_wd_ckrdy_ro_shift                               (2)
#define REGD24_p2_pll_wd_rst_wc_shift                                 (1)
#define REGD24_p2_wdog_rst_n_shift                                    (0)
#define REGD24_reg_p2_bypass_clk_rdy_mask                             (0x80000000)
#define REGD24_reg_p2_bypass_eqen_rdy_mask                            (0x40000000)
#define REGD24_reg_p2_bypass_data_rdy_mask                            (0x20000000)
#define REGD24_reg_p2_bypass_pi_mask                                  (0x10000000)
#define REGD24_reg_p2_data_rdy_time_mask                              (0x0F000000)
#define REGD24_reg_p2_en_clkout_manual_mask                           (0x00800000)
#define REGD24_reg_p2_en_eqen_manual_mask                             (0x00400000)
#define REGD24_reg_p2_en_data_manual_mask                             (0x00200000)
#define REGD24_reg_p2_eqen_rdy_time_mask                              (0x001E0000)
#define REGD24_reg_p2_order_mask                                      (0x00010000)
#define REGD24_reg_p2_pll_wd_base_time_mask                           (0x0000E000)
#define REGD24_reg_p2_pll_wd_en_mask                                  (0x00001000)
#define REGD24_reg_p2_pll_wd_rst_wid_mask                             (0x00000C00)
#define REGD24_reg_p2_pll_wd_time_rdy_mask                            (0x00000300)
#define REGD24_reg_p2_acdr_l0_en_mask                                 (0x00000080)
#define REGD24_reg_p2_bypass_eqen_rdy_l0_mask                         (0x00000040)
#define REGD24_reg_p2_bypass_data_rdy_l0_mask                         (0x00000020)
#define REGD24_reg_p2_en_eqen_manual_l0_mask                          (0x00000010)
#define REGD24_reg_p2_en_data_manual_l0_mask                          (0x00000008)
#define REGD24_p2_pll_wd_ckrdy_ro_mask                                (0x00000004)
#define REGD24_p2_pll_wd_rst_wc_mask                                  (0x00000002)
#define REGD24_p2_wdog_rst_n_mask                                     (0x00000001)
#define REGD24_reg_p2_bypass_clk_rdy(data)                            (0x80000000&((data)<<31))
#define REGD24_reg_p2_bypass_eqen_rdy(data)                           (0x40000000&((data)<<30))
#define REGD24_reg_p2_bypass_data_rdy(data)                           (0x20000000&((data)<<29))
#define REGD24_reg_p2_bypass_pi(data)                                 (0x10000000&((data)<<28))
#define REGD24_reg_p2_data_rdy_time(data)                             (0x0F000000&((data)<<24))
#define REGD24_reg_p2_en_clkout_manual(data)                          (0x00800000&((data)<<23))
#define REGD24_reg_p2_en_eqen_manual(data)                            (0x00400000&((data)<<22))
#define REGD24_reg_p2_en_data_manual(data)                            (0x00200000&((data)<<21))
#define REGD24_reg_p2_eqen_rdy_time(data)                             (0x001E0000&((data)<<17))
#define REGD24_reg_p2_order(data)                                     (0x00010000&((data)<<16))
#define REGD24_reg_p2_pll_wd_base_time(data)                          (0x0000E000&((data)<<13))
#define REGD24_reg_p2_pll_wd_en(data)                                 (0x00001000&((data)<<12))
#define REGD24_reg_p2_pll_wd_rst_wid(data)                            (0x00000C00&((data)<<10))
#define REGD24_reg_p2_pll_wd_time_rdy(data)                           (0x00000300&((data)<<8))
#define REGD24_reg_p2_acdr_l0_en(data)                                (0x00000080&((data)<<7))
#define REGD24_reg_p2_bypass_eqen_rdy_l0(data)                        (0x00000040&((data)<<6))
#define REGD24_reg_p2_bypass_data_rdy_l0(data)                        (0x00000020&((data)<<5))
#define REGD24_reg_p2_en_eqen_manual_l0(data)                         (0x00000010&((data)<<4))
#define REGD24_reg_p2_en_data_manual_l0(data)                         (0x00000008&((data)<<3))
#define REGD24_p2_pll_wd_ckrdy_ro(data)                               (0x00000004&((data)<<2))
#define REGD24_p2_pll_wd_rst_wc(data)                                 (0x00000002&((data)<<1))
#define REGD24_p2_wdog_rst_n(data)                                    (0x00000001&(data))
#define REGD24_get_reg_p2_bypass_clk_rdy(data)                        ((0x80000000&(data))>>31)
#define REGD24_get_reg_p2_bypass_eqen_rdy(data)                       ((0x40000000&(data))>>30)
#define REGD24_get_reg_p2_bypass_data_rdy(data)                       ((0x20000000&(data))>>29)
#define REGD24_get_reg_p2_bypass_pi(data)                             ((0x10000000&(data))>>28)
#define REGD24_get_reg_p2_data_rdy_time(data)                         ((0x0F000000&(data))>>24)
#define REGD24_get_reg_p2_en_clkout_manual(data)                      ((0x00800000&(data))>>23)
#define REGD24_get_reg_p2_en_eqen_manual(data)                        ((0x00400000&(data))>>22)
#define REGD24_get_reg_p2_en_data_manual(data)                        ((0x00200000&(data))>>21)
#define REGD24_get_reg_p2_eqen_rdy_time(data)                         ((0x001E0000&(data))>>17)
#define REGD24_get_reg_p2_order(data)                                 ((0x00010000&(data))>>16)
#define REGD24_get_reg_p2_pll_wd_base_time(data)                      ((0x0000E000&(data))>>13)
#define REGD24_get_reg_p2_pll_wd_en(data)                             ((0x00001000&(data))>>12)
#define REGD24_get_reg_p2_pll_wd_rst_wid(data)                        ((0x00000C00&(data))>>10)
#define REGD24_get_reg_p2_pll_wd_time_rdy(data)                       ((0x00000300&(data))>>8)
#define REGD24_get_reg_p2_acdr_l0_en(data)                            ((0x00000080&(data))>>7)
#define REGD24_get_reg_p2_bypass_eqen_rdy_l0(data)                    ((0x00000040&(data))>>6)
#define REGD24_get_reg_p2_bypass_data_rdy_l0(data)                    ((0x00000020&(data))>>5)
#define REGD24_get_reg_p2_en_eqen_manual_l0(data)                     ((0x00000010&(data))>>4)
#define REGD24_get_reg_p2_en_data_manual_l0(data)                     ((0x00000008&(data))>>3)
#define REGD24_get_p2_pll_wd_ckrdy_ro(data)                           ((0x00000004&(data))>>2)
#define REGD24_get_p2_pll_wd_rst_wc(data)                             ((0x00000002&(data))>>1)
#define REGD24_get_p2_wdog_rst_n(data)                                (0x00000001&(data))


#define REGD25                                                        0xbf0
#define REGD25_reg_addr                                               "0x98034bf0"
#define REGD25_reg                                                    0x98034bf0
#define REGD25_inst_addr                                              "0x02FC"
#define REGD25_inst                                                   0x02FC
#define REGD25_reg_p2_wd_sdm_en_shift                                 (31)
#define REGD25_reg_p2_f_code_shift                                    (16)
#define REGD25_reg_p2_n_code_shift                                    (0)
#define REGD25_reg_p2_wd_sdm_en_mask                                  (0x80000000)
#define REGD25_reg_p2_f_code_mask                                     (0x0FFF0000)
#define REGD25_reg_p2_n_code_mask                                     (0x000001FF)
#define REGD25_reg_p2_wd_sdm_en(data)                                 (0x80000000&((data)<<31))
#define REGD25_reg_p2_f_code(data)                                    (0x0FFF0000&((data)<<16))
#define REGD25_reg_p2_n_code(data)                                    (0x000001FF&(data))
#define REGD25_get_reg_p2_wd_sdm_en(data)                             ((0x80000000&(data))>>31)
#define REGD25_get_reg_p2_f_code(data)                                ((0x0FFF0000&(data))>>16)
#define REGD25_get_reg_p2_n_code(data)                                (0x000001FF&(data))


#define REGD26                                                        0xbf4
#define REGD26_reg_addr                                               "0x98034bf4"
#define REGD26_reg                                                    0x98034bf4
#define REGD26_inst_addr                                              "0x02FD"
#define REGD26_inst                                                   0x02FD
#define REGD26_reg_p3_bypass_clk_rdy_shift                            (31)
#define REGD26_reg_p3_bypass_eqen_rdy_shift                           (30)
#define REGD26_reg_p3_bypass_data_rdy_shift                           (29)
#define REGD26_reg_p3_bypass_pi_shift                                 (28)
#define REGD26_reg_p3_data_rdy_time_shift                             (24)
#define REGD26_reg_p3_en_clkout_manual_shift                          (23)
#define REGD26_reg_p3_en_eqen_manual_shift                            (22)
#define REGD26_reg_p3_en_data_manual_shift                            (21)
#define REGD26_reg_p3_eqen_rdy_time_shift                             (17)
#define REGD26_reg_p3_order_shift                                     (16)
#define REGD26_reg_p3_pll_wd_base_time_shift                          (13)
#define REGD26_reg_p3_pll_wd_en_shift                                 (12)
#define REGD26_reg_p3_pll_wd_rst_wid_shift                            (10)
#define REGD26_reg_p3_pll_wd_time_rdy_shift                           (8)
#define REGD26_reg_p3_acdr_l0_en_shift                                (7)
#define REGD26_reg_p3_bypass_eqen_rdy_l0_shift                        (6)
#define REGD26_reg_p3_bypass_data_rdy_l0_shift                        (5)
#define REGD26_reg_p3_en_eqen_manual_l0_shift                         (4)
#define REGD26_reg_p3_en_data_manual_l0_shift                         (3)
#define REGD26_p3_pll_wd_ckrdy_ro_shift                               (2)
#define REGD26_p3_pll_wd_rst_wc_shift                                 (1)
#define REGD26_p3_wdog_rst_n_shift                                    (0)
#define REGD26_reg_p3_bypass_clk_rdy_mask                             (0x80000000)
#define REGD26_reg_p3_bypass_eqen_rdy_mask                            (0x40000000)
#define REGD26_reg_p3_bypass_data_rdy_mask                            (0x20000000)
#define REGD26_reg_p3_bypass_pi_mask                                  (0x10000000)
#define REGD26_reg_p3_data_rdy_time_mask                              (0x0F000000)
#define REGD26_reg_p3_en_clkout_manual_mask                           (0x00800000)
#define REGD26_reg_p3_en_eqen_manual_mask                             (0x00400000)
#define REGD26_reg_p3_en_data_manual_mask                             (0x00200000)
#define REGD26_reg_p3_eqen_rdy_time_mask                              (0x001E0000)
#define REGD26_reg_p3_order_mask                                      (0x00010000)
#define REGD26_reg_p3_pll_wd_base_time_mask                           (0x0000E000)
#define REGD26_reg_p3_pll_wd_en_mask                                  (0x00001000)
#define REGD26_reg_p3_pll_wd_rst_wid_mask                             (0x00000C00)
#define REGD26_reg_p3_pll_wd_time_rdy_mask                            (0x00000300)
#define REGD26_reg_p3_acdr_l0_en_mask                                 (0x00000080)
#define REGD26_reg_p3_bypass_eqen_rdy_l0_mask                         (0x00000040)
#define REGD26_reg_p3_bypass_data_rdy_l0_mask                         (0x00000020)
#define REGD26_reg_p3_en_eqen_manual_l0_mask                          (0x00000010)
#define REGD26_reg_p3_en_data_manual_l0_mask                          (0x00000008)
#define REGD26_p3_pll_wd_ckrdy_ro_mask                                (0x00000004)
#define REGD26_p3_pll_wd_rst_wc_mask                                  (0x00000002)
#define REGD26_p3_wdog_rst_n_mask                                     (0x00000001)
#define REGD26_reg_p3_bypass_clk_rdy(data)                            (0x80000000&((data)<<31))
#define REGD26_reg_p3_bypass_eqen_rdy(data)                           (0x40000000&((data)<<30))
#define REGD26_reg_p3_bypass_data_rdy(data)                           (0x20000000&((data)<<29))
#define REGD26_reg_p3_bypass_pi(data)                                 (0x10000000&((data)<<28))
#define REGD26_reg_p3_data_rdy_time(data)                             (0x0F000000&((data)<<24))
#define REGD26_reg_p3_en_clkout_manual(data)                          (0x00800000&((data)<<23))
#define REGD26_reg_p3_en_eqen_manual(data)                            (0x00400000&((data)<<22))
#define REGD26_reg_p3_en_data_manual(data)                            (0x00200000&((data)<<21))
#define REGD26_reg_p3_eqen_rdy_time(data)                             (0x001E0000&((data)<<17))
#define REGD26_reg_p3_order(data)                                     (0x00010000&((data)<<16))
#define REGD26_reg_p3_pll_wd_base_time(data)                          (0x0000E000&((data)<<13))
#define REGD26_reg_p3_pll_wd_en(data)                                 (0x00001000&((data)<<12))
#define REGD26_reg_p3_pll_wd_rst_wid(data)                            (0x00000C00&((data)<<10))
#define REGD26_reg_p3_pll_wd_time_rdy(data)                           (0x00000300&((data)<<8))
#define REGD26_reg_p3_acdr_l0_en(data)                                (0x00000080&((data)<<7))
#define REGD26_reg_p3_bypass_eqen_rdy_l0(data)                        (0x00000040&((data)<<6))
#define REGD26_reg_p3_bypass_data_rdy_l0(data)                        (0x00000020&((data)<<5))
#define REGD26_reg_p3_en_eqen_manual_l0(data)                         (0x00000010&((data)<<4))
#define REGD26_reg_p3_en_data_manual_l0(data)                         (0x00000008&((data)<<3))
#define REGD26_p3_pll_wd_ckrdy_ro(data)                               (0x00000004&((data)<<2))
#define REGD26_p3_pll_wd_rst_wc(data)                                 (0x00000002&((data)<<1))
#define REGD26_p3_wdog_rst_n(data)                                    (0x00000001&(data))
#define REGD26_get_reg_p3_bypass_clk_rdy(data)                        ((0x80000000&(data))>>31)
#define REGD26_get_reg_p3_bypass_eqen_rdy(data)                       ((0x40000000&(data))>>30)
#define REGD26_get_reg_p3_bypass_data_rdy(data)                       ((0x20000000&(data))>>29)
#define REGD26_get_reg_p3_bypass_pi(data)                             ((0x10000000&(data))>>28)
#define REGD26_get_reg_p3_data_rdy_time(data)                         ((0x0F000000&(data))>>24)
#define REGD26_get_reg_p3_en_clkout_manual(data)                      ((0x00800000&(data))>>23)
#define REGD26_get_reg_p3_en_eqen_manual(data)                        ((0x00400000&(data))>>22)
#define REGD26_get_reg_p3_en_data_manual(data)                        ((0x00200000&(data))>>21)
#define REGD26_get_reg_p3_eqen_rdy_time(data)                         ((0x001E0000&(data))>>17)
#define REGD26_get_reg_p3_order(data)                                 ((0x00010000&(data))>>16)
#define REGD26_get_reg_p3_pll_wd_base_time(data)                      ((0x0000E000&(data))>>13)
#define REGD26_get_reg_p3_pll_wd_en(data)                             ((0x00001000&(data))>>12)
#define REGD26_get_reg_p3_pll_wd_rst_wid(data)                        ((0x00000C00&(data))>>10)
#define REGD26_get_reg_p3_pll_wd_time_rdy(data)                       ((0x00000300&(data))>>8)
#define REGD26_get_reg_p3_acdr_l0_en(data)                            ((0x00000080&(data))>>7)
#define REGD26_get_reg_p3_bypass_eqen_rdy_l0(data)                    ((0x00000040&(data))>>6)
#define REGD26_get_reg_p3_bypass_data_rdy_l0(data)                    ((0x00000020&(data))>>5)
#define REGD26_get_reg_p3_en_eqen_manual_l0(data)                     ((0x00000010&(data))>>4)
#define REGD26_get_reg_p3_en_data_manual_l0(data)                     ((0x00000008&(data))>>3)
#define REGD26_get_p3_pll_wd_ckrdy_ro(data)                           ((0x00000004&(data))>>2)
#define REGD26_get_p3_pll_wd_rst_wc(data)                             ((0x00000002&(data))>>1)
#define REGD26_get_p3_wdog_rst_n(data)                                (0x00000001&(data))


#define REGD27                                                        0xbf8
#define REGD27_reg_addr                                               "0x98034bf8"
#define REGD27_reg                                                    0x98034bf8
#define REGD27_inst_addr                                              "0x02FE"
#define REGD27_inst                                                   0x02FE
#define REGD27_reg_p3_wd_sdm_en_shift                                 (31)
#define REGD27_reg_p3_f_code_shift                                    (16)
#define REGD27_reg_p3_n_code_shift                                    (0)
#define REGD27_reg_p3_wd_sdm_en_mask                                  (0x80000000)
#define REGD27_reg_p3_f_code_mask                                     (0x0FFF0000)
#define REGD27_reg_p3_n_code_mask                                     (0x000001FF)
#define REGD27_reg_p3_wd_sdm_en(data)                                 (0x80000000&((data)<<31))
#define REGD27_reg_p3_f_code(data)                                    (0x0FFF0000&((data)<<16))
#define REGD27_reg_p3_n_code(data)                                    (0x000001FF&(data))
#define REGD27_get_reg_p3_wd_sdm_en(data)                             ((0x80000000&(data))>>31)
#define REGD27_get_reg_p3_f_code(data)                                ((0x0FFF0000&(data))>>16)
#define REGD27_get_reg_p3_n_code(data)                                (0x000001FF&(data))


#define REGD28                                                        0xbfc
#define REGD28_reg_addr                                               "0x98034bfc"
#define REGD28_reg                                                    0x98034bfc
#define REGD28_inst_addr                                              "0x02FF"
#define REGD28_inst                                                   0x02FF
#define REGD28_reg_p0_auto_mode_shift                                 (31)
#define REGD28_reg_p0_adp_en_manual_shift                             (30)
#define REGD28_reg_p0_cp_en_manual_shift                              (29)
#define REGD28_reg_p0_adap_eq_off_shift                               (28)
#define REGD28_reg_p0_adp_time_shift                                  (23)
#define REGD28_reg_p0_calib_time_shift                                (20)
#define REGD28_reg_p0_calib_manual_shift                              (19)
#define REGD28_reg_p0_calib_late_shift                                (18)
#define REGD28_reg_p0_vco_coarse_shift                                (11)
#define REGD28_reg_p0_divide_num_shift                                (4)
#define REGD28_reg_p0_init_time_shift                                 (1)
#define REGD28_reg_p0_auto_mode_mask                                  (0x80000000)
#define REGD28_reg_p0_adp_en_manual_mask                              (0x40000000)
#define REGD28_reg_p0_cp_en_manual_mask                               (0x20000000)
#define REGD28_reg_p0_adap_eq_off_mask                                (0x10000000)
#define REGD28_reg_p0_adp_time_mask                                   (0x0F800000)
#define REGD28_reg_p0_calib_time_mask                                 (0x00700000)
#define REGD28_reg_p0_calib_manual_mask                               (0x00080000)
#define REGD28_reg_p0_calib_late_mask                                 (0x00040000)
#define REGD28_reg_p0_vco_coarse_mask                                 (0x0003F800)
#define REGD28_reg_p0_divide_num_mask                                 (0x000007F0)
#define REGD28_reg_p0_init_time_mask                                  (0x0000000E)
#define REGD28_reg_p0_auto_mode(data)                                 (0x80000000&((data)<<31))
#define REGD28_reg_p0_adp_en_manual(data)                             (0x40000000&((data)<<30))
#define REGD28_reg_p0_cp_en_manual(data)                              (0x20000000&((data)<<29))
#define REGD28_reg_p0_adap_eq_off(data)                               (0x10000000&((data)<<28))
#define REGD28_reg_p0_adp_time(data)                                  (0x0F800000&((data)<<23))
#define REGD28_reg_p0_calib_time(data)                                (0x00700000&((data)<<20))
#define REGD28_reg_p0_calib_manual(data)                              (0x00080000&((data)<<19))
#define REGD28_reg_p0_calib_late(data)                                (0x00040000&((data)<<18))
#define REGD28_reg_p0_vco_coarse(data)                                (0x0003F800&((data)<<11))
#define REGD28_reg_p0_divide_num(data)                                (0x000007F0&((data)<<4))
#define REGD28_reg_p0_init_time(data)                                 (0x0000000E&((data)<<1))
#define REGD28_get_reg_p0_auto_mode(data)                             ((0x80000000&(data))>>31)
#define REGD28_get_reg_p0_adp_en_manual(data)                         ((0x40000000&(data))>>30)
#define REGD28_get_reg_p0_cp_en_manual(data)                          ((0x20000000&(data))>>29)
#define REGD28_get_reg_p0_adap_eq_off(data)                           ((0x10000000&(data))>>28)
#define REGD28_get_reg_p0_adp_time(data)                              ((0x0F800000&(data))>>23)
#define REGD28_get_reg_p0_calib_time(data)                            ((0x00700000&(data))>>20)
#define REGD28_get_reg_p0_calib_manual(data)                          ((0x00080000&(data))>>19)
#define REGD28_get_reg_p0_calib_late(data)                            ((0x00040000&(data))>>18)
#define REGD28_get_reg_p0_vco_coarse(data)                            ((0x0003F800&(data))>>11)
#define REGD28_get_reg_p0_divide_num(data)                            ((0x000007F0&(data))>>4)
#define REGD28_get_reg_p0_init_time(data)                             ((0x0000000E&(data))>>1)


#define REGD29                                                        0xc00
#define REGD29_reg_addr                                               "0x98034c00"
#define REGD29_reg                                                    0x98034c00
#define REGD29_inst_addr                                              "0x0300"
#define REGD29_inst                                                   0x0300
#define REGD29_reg_p0_lock_up_limit_shift                             (16)
#define REGD29_reg_p0_lock_dn_limit_shift                             (0)
#define REGD29_reg_p0_lock_up_limit_mask                              (0x07FF0000)
#define REGD29_reg_p0_lock_dn_limit_mask                              (0x000007FF)
#define REGD29_reg_p0_lock_up_limit(data)                             (0x07FF0000&((data)<<16))
#define REGD29_reg_p0_lock_dn_limit(data)                             (0x000007FF&(data))
#define REGD29_get_reg_p0_lock_up_limit(data)                         ((0x07FF0000&(data))>>16)
#define REGD29_get_reg_p0_lock_dn_limit(data)                         (0x000007FF&(data))


#define REGD30                                                        0xc04
#define REGD30_reg_addr                                               "0x98034c04"
#define REGD30_reg                                                    0x98034c04
#define REGD30_inst_addr                                              "0x0301"
#define REGD30_inst                                                   0x0301
#define REGD30_reg_p0_cdr_cp_shift                                    (12)
#define REGD30_reg_p0_cdr_r_shift                                     (6)
#define REGD30_reg_p0_cdr_c_shift                                     (4)
#define REGD30_reg_p0_vc_sel_shift                                    (2)
#define REGD30_reg_p0_calib_reset_sel_shift                           (1)
#define REGD30_reg_p0_cdr_cp_mask                                     (0xFFFFF000)
#define REGD30_reg_p0_cdr_r_mask                                      (0x00000FC0)
#define REGD30_reg_p0_cdr_c_mask                                      (0x00000030)
#define REGD30_reg_p0_vc_sel_mask                                     (0x0000000C)
#define REGD30_reg_p0_calib_reset_sel_mask                            (0x00000002)
#define REGD30_reg_p0_cdr_cp(data)                                    (0xFFFFF000&((data)<<12))
#define REGD30_reg_p0_cdr_r(data)                                     (0x00000FC0&((data)<<6))
#define REGD30_reg_p0_cdr_c(data)                                     (0x00000030&((data)<<4))
#define REGD30_reg_p0_vc_sel(data)                                    (0x0000000C&((data)<<2))
#define REGD30_reg_p0_calib_reset_sel(data)                           (0x00000002&((data)<<1))
#define REGD30_get_reg_p0_cdr_cp(data)                                ((0xFFFFF000&(data))>>12)
#define REGD30_get_reg_p0_cdr_r(data)                                 ((0x00000FC0&(data))>>6)
#define REGD30_get_reg_p0_cdr_c(data)                                 ((0x00000030&(data))>>4)
#define REGD30_get_reg_p0_vc_sel(data)                                ((0x0000000C&(data))>>2)
#define REGD30_get_reg_p0_calib_reset_sel(data)                       ((0x00000002&(data))>>1)


#define REGD31                                                        0xc08
#define REGD31_reg_addr                                               "0x98034c08"
#define REGD31_reg                                                    0x98034c08
#define REGD31_inst_addr                                              "0x0302"
#define REGD31_inst                                                   0x0302
#define REGD31_reg_p0_slope_lv_up_shift                               (21)
#define REGD31_reg_p0_slope_lv_dn_shift                               (10)
#define REGD31_reg_p0_cp_time_shift                                   (5)
#define REGD31_reg_p0_timer_4_shift                                   (0)
#define REGD31_reg_p0_slope_lv_up_mask                                (0xFFE00000)
#define REGD31_reg_p0_slope_lv_dn_mask                                (0x001FFC00)
#define REGD31_reg_p0_cp_time_mask                                    (0x000003E0)
#define REGD31_reg_p0_timer_4_mask                                    (0x0000001F)
#define REGD31_reg_p0_slope_lv_up(data)                               (0xFFE00000&((data)<<21))
#define REGD31_reg_p0_slope_lv_dn(data)                               (0x001FFC00&((data)<<10))
#define REGD31_reg_p0_cp_time(data)                                   (0x000003E0&((data)<<5))
#define REGD31_reg_p0_timer_4(data)                                   (0x0000001F&(data))
#define REGD31_get_reg_p0_slope_lv_up(data)                           ((0xFFE00000&(data))>>21)
#define REGD31_get_reg_p0_slope_lv_dn(data)                           ((0x001FFC00&(data))>>10)
#define REGD31_get_reg_p0_cp_time(data)                               ((0x000003E0&(data))>>5)
#define REGD31_get_reg_p0_timer_4(data)                               (0x0000001F&(data))


#define REGD32                                                        0xc0c
#define REGD32_reg_addr                                               "0x98034c0c"
#define REGD32_reg                                                    0x98034c0c
#define REGD32_inst_addr                                              "0x0303"
#define REGD32_inst                                                   0x0303
#define REGD32_reg_p0_slope_hv_up_shift                               (21)
#define REGD32_reg_p0_slope_hv_dn_shift                               (10)
#define REGD32_reg_p0_timer_5_shift                                   (9)
#define REGD32_reg_p0_timer_6_shift                                   (4)
#define REGD32_reg_p0_slope_hv_up_mask                                (0xFFE00000)
#define REGD32_reg_p0_slope_hv_dn_mask                                (0x001FFC00)
#define REGD32_reg_p0_timer_5_mask                                    (0x00000200)
#define REGD32_reg_p0_timer_6_mask                                    (0x000001F0)
#define REGD32_reg_p0_slope_hv_up(data)                               (0xFFE00000&((data)<<21))
#define REGD32_reg_p0_slope_hv_dn(data)                               (0x001FFC00&((data)<<10))
#define REGD32_reg_p0_timer_5(data)                                   (0x00000200&((data)<<9))
#define REGD32_reg_p0_timer_6(data)                                   (0x000001F0&((data)<<4))
#define REGD32_get_reg_p0_slope_hv_up(data)                           ((0xFFE00000&(data))>>21)
#define REGD32_get_reg_p0_slope_hv_dn(data)                           ((0x001FFC00&(data))>>10)
#define REGD32_get_reg_p0_timer_5(data)                               ((0x00000200&(data))>>9)
#define REGD32_get_reg_p0_timer_6(data)                               ((0x000001F0&(data))>>4)


#define REGD33                                                        0xc10
#define REGD33_reg_addr                                               "0x98034c10"
#define REGD33_reg                                                    0x98034c10
#define REGD33_inst_addr                                              "0x0304"
#define REGD33_inst                                                   0x0304
#define REGD33_reg_p0_start_en_manual_shift                           (31)
#define REGD33_reg_p0_pfd_en_manual_shift                             (30)
#define REGD33_reg_p0_pfd_time_shift                                  (25)
#define REGD33_reg_p0_pfd_bypass_shift                                (24)
#define REGD33_reg_p0_rxidle_bypass_shift                             (23)
#define REGD33_reg_p0_slope_manual_shift                              (22)
#define REGD33_reg_p0_slope_band_shift                                (17)
#define REGD33_reg_p0_old_mode_shift                                  (16)
#define REGD33_reg_p0_start_en_manual_mask                            (0x80000000)
#define REGD33_reg_p0_pfd_en_manual_mask                              (0x40000000)
#define REGD33_reg_p0_pfd_time_mask                                   (0x3E000000)
#define REGD33_reg_p0_pfd_bypass_mask                                 (0x01000000)
#define REGD33_reg_p0_rxidle_bypass_mask                              (0x00800000)
#define REGD33_reg_p0_slope_manual_mask                               (0x00400000)
#define REGD33_reg_p0_slope_band_mask                                 (0x003E0000)
#define REGD33_reg_p0_old_mode_mask                                   (0x00010000)
#define REGD33_reg_p0_start_en_manual(data)                           (0x80000000&((data)<<31))
#define REGD33_reg_p0_pfd_en_manual(data)                             (0x40000000&((data)<<30))
#define REGD33_reg_p0_pfd_time(data)                                  (0x3E000000&((data)<<25))
#define REGD33_reg_p0_pfd_bypass(data)                                (0x01000000&((data)<<24))
#define REGD33_reg_p0_rxidle_bypass(data)                             (0x00800000&((data)<<23))
#define REGD33_reg_p0_slope_manual(data)                              (0x00400000&((data)<<22))
#define REGD33_reg_p0_slope_band(data)                                (0x003E0000&((data)<<17))
#define REGD33_reg_p0_old_mode(data)                                  (0x00010000&((data)<<16))
#define REGD33_get_reg_p0_start_en_manual(data)                       ((0x80000000&(data))>>31)
#define REGD33_get_reg_p0_pfd_en_manual(data)                         ((0x40000000&(data))>>30)
#define REGD33_get_reg_p0_pfd_time(data)                              ((0x3E000000&(data))>>25)
#define REGD33_get_reg_p0_pfd_bypass(data)                            ((0x01000000&(data))>>24)
#define REGD33_get_reg_p0_rxidle_bypass(data)                         ((0x00800000&(data))>>23)
#define REGD33_get_reg_p0_slope_manual(data)                          ((0x00400000&(data))>>22)
#define REGD33_get_reg_p0_slope_band(data)                            ((0x003E0000&(data))>>17)
#define REGD33_get_reg_p0_old_mode(data)                              ((0x00010000&(data))>>16)


#define REGD34                                                        0xc14
#define REGD34_reg_addr                                               "0x98034c14"
#define REGD34_reg                                                    0x98034c14
#define REGD34_inst_addr                                              "0x0305"
#define REGD34_inst                                                   0x0305
#define REGD34_p0_fld_st_reg_shift                                    (27)
#define REGD34_p0_adp_en_fsm_reg_shift                                (26)
#define REGD34_p0_cp_en_fsm_reg_shift                                 (25)
#define REGD34_p0_coarse_fsm_reg_shift                                (18)
#define REGD34_p0_pfd_en_fsm_reg_shift                                (17)
#define REGD34_p0_slope_lv_reg_shift                                  (12)
#define REGD34_p0_slope_hv_reg_shift                                  (7)
#define REGD34_p0_slope_final_reg_shift                               (2)
#define REGD34_p0_fld_st_reg_mask                                     (0xF8000000)
#define REGD34_p0_adp_en_fsm_reg_mask                                 (0x04000000)
#define REGD34_p0_cp_en_fsm_reg_mask                                  (0x02000000)
#define REGD34_p0_coarse_fsm_reg_mask                                 (0x01FC0000)
#define REGD34_p0_pfd_en_fsm_reg_mask                                 (0x00020000)
#define REGD34_p0_slope_lv_reg_mask                                   (0x0001F000)
#define REGD34_p0_slope_hv_reg_mask                                   (0x00000F80)
#define REGD34_p0_slope_final_reg_mask                                (0x0000007C)
#define REGD34_p0_fld_st_reg(data)                                    (0xF8000000&((data)<<27))
#define REGD34_p0_adp_en_fsm_reg(data)                                (0x04000000&((data)<<26))
#define REGD34_p0_cp_en_fsm_reg(data)                                 (0x02000000&((data)<<25))
#define REGD34_p0_coarse_fsm_reg(data)                                (0x01FC0000&((data)<<18))
#define REGD34_p0_pfd_en_fsm_reg(data)                                (0x00020000&((data)<<17))
#define REGD34_p0_slope_lv_reg(data)                                  (0x0001F000&((data)<<12))
#define REGD34_p0_slope_hv_reg(data)                                  (0x00000F80&((data)<<7))
#define REGD34_p0_slope_final_reg(data)                               (0x0000007C&((data)<<2))
#define REGD34_get_p0_fld_st_reg(data)                                ((0xF8000000&(data))>>27)
#define REGD34_get_p0_adp_en_fsm_reg(data)                            ((0x04000000&(data))>>26)
#define REGD34_get_p0_cp_en_fsm_reg(data)                             ((0x02000000&(data))>>25)
#define REGD34_get_p0_coarse_fsm_reg(data)                            ((0x01FC0000&(data))>>18)
#define REGD34_get_p0_pfd_en_fsm_reg(data)                            ((0x00020000&(data))>>17)
#define REGD34_get_p0_slope_lv_reg(data)                              ((0x0001F000&(data))>>12)
#define REGD34_get_p0_slope_hv_reg(data)                              ((0x00000F80&(data))>>7)
#define REGD34_get_p0_slope_final_reg(data)                           ((0x0000007C&(data))>>2)


#define REGD35                                                        0xc18
#define REGD35_reg_addr                                               "0x98034c18"
#define REGD35_reg                                                    0x98034c18
#define REGD35_inst_addr                                              "0x0306"
#define REGD35_inst                                                   0x0306
#define REGD35_reg_p1_auto_mode_shift                                 (31)
#define REGD35_reg_p1_adp_en_manual_shift                             (30)
#define REGD35_reg_p1_cp_en_manual_shift                              (29)
#define REGD35_reg_p1_adap_eq_off_shift                               (28)
#define REGD35_reg_p1_adp_time_shift                                  (23)
#define REGD35_reg_p1_calib_time_shift                                (20)
#define REGD35_reg_p1_calib_manual_shift                              (19)
#define REGD35_reg_p1_calib_late_shift                                (18)
#define REGD35_reg_p1_vco_coarse_shift                                (11)
#define REGD35_reg_p1_divide_num_shift                                (4)
#define REGD35_reg_p1_init_time_shift                                 (1)
#define REGD35_reg_p1_auto_mode_mask                                  (0x80000000)
#define REGD35_reg_p1_adp_en_manual_mask                              (0x40000000)
#define REGD35_reg_p1_cp_en_manual_mask                               (0x20000000)
#define REGD35_reg_p1_adap_eq_off_mask                                (0x10000000)
#define REGD35_reg_p1_adp_time_mask                                   (0x0F800000)
#define REGD35_reg_p1_calib_time_mask                                 (0x00700000)
#define REGD35_reg_p1_calib_manual_mask                               (0x00080000)
#define REGD35_reg_p1_calib_late_mask                                 (0x00040000)
#define REGD35_reg_p1_vco_coarse_mask                                 (0x0003F800)
#define REGD35_reg_p1_divide_num_mask                                 (0x000007F0)
#define REGD35_reg_p1_init_time_mask                                  (0x0000000E)
#define REGD35_reg_p1_auto_mode(data)                                 (0x80000000&((data)<<31))
#define REGD35_reg_p1_adp_en_manual(data)                             (0x40000000&((data)<<30))
#define REGD35_reg_p1_cp_en_manual(data)                              (0x20000000&((data)<<29))
#define REGD35_reg_p1_adap_eq_off(data)                               (0x10000000&((data)<<28))
#define REGD35_reg_p1_adp_time(data)                                  (0x0F800000&((data)<<23))
#define REGD35_reg_p1_calib_time(data)                                (0x00700000&((data)<<20))
#define REGD35_reg_p1_calib_manual(data)                              (0x00080000&((data)<<19))
#define REGD35_reg_p1_calib_late(data)                                (0x00040000&((data)<<18))
#define REGD35_reg_p1_vco_coarse(data)                                (0x0003F800&((data)<<11))
#define REGD35_reg_p1_divide_num(data)                                (0x000007F0&((data)<<4))
#define REGD35_reg_p1_init_time(data)                                 (0x0000000E&((data)<<1))
#define REGD35_get_reg_p1_auto_mode(data)                             ((0x80000000&(data))>>31)
#define REGD35_get_reg_p1_adp_en_manual(data)                         ((0x40000000&(data))>>30)
#define REGD35_get_reg_p1_cp_en_manual(data)                          ((0x20000000&(data))>>29)
#define REGD35_get_reg_p1_adap_eq_off(data)                           ((0x10000000&(data))>>28)
#define REGD35_get_reg_p1_adp_time(data)                              ((0x0F800000&(data))>>23)
#define REGD35_get_reg_p1_calib_time(data)                            ((0x00700000&(data))>>20)
#define REGD35_get_reg_p1_calib_manual(data)                          ((0x00080000&(data))>>19)
#define REGD35_get_reg_p1_calib_late(data)                            ((0x00040000&(data))>>18)
#define REGD35_get_reg_p1_vco_coarse(data)                            ((0x0003F800&(data))>>11)
#define REGD35_get_reg_p1_divide_num(data)                            ((0x000007F0&(data))>>4)
#define REGD35_get_reg_p1_init_time(data)                             ((0x0000000E&(data))>>1)


#define REGD36                                                        0xc1c
#define REGD36_reg_addr                                               "0x98034c1c"
#define REGD36_reg                                                    0x98034c1c
#define REGD36_inst_addr                                              "0x0307"
#define REGD36_inst                                                   0x0307
#define REGD36_reg_p1_lock_up_limit_shift                             (16)
#define REGD36_reg_p1_lock_dn_limit_shift                             (0)
#define REGD36_reg_p1_lock_up_limit_mask                              (0x07FF0000)
#define REGD36_reg_p1_lock_dn_limit_mask                              (0x000007FF)
#define REGD36_reg_p1_lock_up_limit(data)                             (0x07FF0000&((data)<<16))
#define REGD36_reg_p1_lock_dn_limit(data)                             (0x000007FF&(data))
#define REGD36_get_reg_p1_lock_up_limit(data)                         ((0x07FF0000&(data))>>16)
#define REGD36_get_reg_p1_lock_dn_limit(data)                         (0x000007FF&(data))


#define REGD37                                                        0xc20
#define REGD37_reg_addr                                               "0x98034c20"
#define REGD37_reg                                                    0x98034c20
#define REGD37_inst_addr                                              "0x0308"
#define REGD37_inst                                                   0x0308
#define REGD37_reg_p1_cdr_cp_shift                                    (12)
#define REGD37_reg_p1_cdr_r_shift                                     (6)
#define REGD37_reg_p1_cdr_c_shift                                     (4)
#define REGD37_reg_p1_vc_sel_shift                                    (2)
#define REGD37_reg_p1_calib_reset_sel_shift                           (1)
#define REGD37_reg_p1_cdr_cp_mask                                     (0xFFFFF000)
#define REGD37_reg_p1_cdr_r_mask                                      (0x00000FC0)
#define REGD37_reg_p1_cdr_c_mask                                      (0x00000030)
#define REGD37_reg_p1_vc_sel_mask                                     (0x0000000C)
#define REGD37_reg_p1_calib_reset_sel_mask                            (0x00000002)
#define REGD37_reg_p1_cdr_cp(data)                                    (0xFFFFF000&((data)<<12))
#define REGD37_reg_p1_cdr_r(data)                                     (0x00000FC0&((data)<<6))
#define REGD37_reg_p1_cdr_c(data)                                     (0x00000030&((data)<<4))
#define REGD37_reg_p1_vc_sel(data)                                    (0x0000000C&((data)<<2))
#define REGD37_reg_p1_calib_reset_sel(data)                           (0x00000002&((data)<<1))
#define REGD37_get_reg_p1_cdr_cp(data)                                ((0xFFFFF000&(data))>>12)
#define REGD37_get_reg_p1_cdr_r(data)                                 ((0x00000FC0&(data))>>6)
#define REGD37_get_reg_p1_cdr_c(data)                                 ((0x00000030&(data))>>4)
#define REGD37_get_reg_p1_vc_sel(data)                                ((0x0000000C&(data))>>2)
#define REGD37_get_reg_p1_calib_reset_sel(data)                       ((0x00000002&(data))>>1)


#define REGD38                                                        0xc24
#define REGD38_reg_addr                                               "0x98034c24"
#define REGD38_reg                                                    0x98034c24
#define REGD38_inst_addr                                              "0x0309"
#define REGD38_inst                                                   0x0309
#define REGD38_reg_p1_slope_lv_up_shift                               (21)
#define REGD38_reg_p1_slope_lv_dn_shift                               (10)
#define REGD38_reg_p1_cp_time_shift                                   (5)
#define REGD38_reg_p1_timer_4_shift                                   (0)
#define REGD38_reg_p1_slope_lv_up_mask                                (0xFFE00000)
#define REGD38_reg_p1_slope_lv_dn_mask                                (0x001FFC00)
#define REGD38_reg_p1_cp_time_mask                                    (0x000003E0)
#define REGD38_reg_p1_timer_4_mask                                    (0x0000001F)
#define REGD38_reg_p1_slope_lv_up(data)                               (0xFFE00000&((data)<<21))
#define REGD38_reg_p1_slope_lv_dn(data)                               (0x001FFC00&((data)<<10))
#define REGD38_reg_p1_cp_time(data)                                   (0x000003E0&((data)<<5))
#define REGD38_reg_p1_timer_4(data)                                   (0x0000001F&(data))
#define REGD38_get_reg_p1_slope_lv_up(data)                           ((0xFFE00000&(data))>>21)
#define REGD38_get_reg_p1_slope_lv_dn(data)                           ((0x001FFC00&(data))>>10)
#define REGD38_get_reg_p1_cp_time(data)                               ((0x000003E0&(data))>>5)
#define REGD38_get_reg_p1_timer_4(data)                               (0x0000001F&(data))


#define REGD39                                                        0xc28
#define REGD39_reg_addr                                               "0x98034c28"
#define REGD39_reg                                                    0x98034c28
#define REGD39_inst_addr                                              "0x030A"
#define REGD39_inst                                                   0x030A
#define REGD39_reg_p1_slope_hv_up_shift                               (21)
#define REGD39_reg_p1_slope_hv_dn_shift                               (10)
#define REGD39_reg_p1_timer_5_shift                                   (9)
#define REGD39_reg_p1_timer_6_shift                                   (4)
#define REGD39_reg_p1_slope_hv_up_mask                                (0xFFE00000)
#define REGD39_reg_p1_slope_hv_dn_mask                                (0x001FFC00)
#define REGD39_reg_p1_timer_5_mask                                    (0x00000200)
#define REGD39_reg_p1_timer_6_mask                                    (0x000001F0)
#define REGD39_reg_p1_slope_hv_up(data)                               (0xFFE00000&((data)<<21))
#define REGD39_reg_p1_slope_hv_dn(data)                               (0x001FFC00&((data)<<10))
#define REGD39_reg_p1_timer_5(data)                                   (0x00000200&((data)<<9))
#define REGD39_reg_p1_timer_6(data)                                   (0x000001F0&((data)<<4))
#define REGD39_get_reg_p1_slope_hv_up(data)                           ((0xFFE00000&(data))>>21)
#define REGD39_get_reg_p1_slope_hv_dn(data)                           ((0x001FFC00&(data))>>10)
#define REGD39_get_reg_p1_timer_5(data)                               ((0x00000200&(data))>>9)
#define REGD39_get_reg_p1_timer_6(data)                               ((0x000001F0&(data))>>4)


#define REGD40                                                        0xc2c
#define REGD40_reg_addr                                               "0x98034c2c"
#define REGD40_reg                                                    0x98034c2c
#define REGD40_inst_addr                                              "0x030B"
#define REGD40_inst                                                   0x030B
#define REGD40_reg_p1_start_en_manual_shift                           (31)
#define REGD40_reg_p1_pfd_en_manual_shift                             (30)
#define REGD40_reg_p1_pfd_time_shift                                  (25)
#define REGD40_reg_p1_pfd_bypass_shift                                (24)
#define REGD40_reg_p1_rxidle_bypass_shift                             (23)
#define REGD40_reg_p1_slope_manual_shift                              (22)
#define REGD40_reg_p1_slope_band_shift                                (17)
#define REGD40_reg_p1_old_mode_shift                                  (16)
#define REGD40_reg_p1_start_en_manual_mask                            (0x80000000)
#define REGD40_reg_p1_pfd_en_manual_mask                              (0x40000000)
#define REGD40_reg_p1_pfd_time_mask                                   (0x3E000000)
#define REGD40_reg_p1_pfd_bypass_mask                                 (0x01000000)
#define REGD40_reg_p1_rxidle_bypass_mask                              (0x00800000)
#define REGD40_reg_p1_slope_manual_mask                               (0x00400000)
#define REGD40_reg_p1_slope_band_mask                                 (0x003E0000)
#define REGD40_reg_p1_old_mode_mask                                   (0x00010000)
#define REGD40_reg_p1_start_en_manual(data)                           (0x80000000&((data)<<31))
#define REGD40_reg_p1_pfd_en_manual(data)                             (0x40000000&((data)<<30))
#define REGD40_reg_p1_pfd_time(data)                                  (0x3E000000&((data)<<25))
#define REGD40_reg_p1_pfd_bypass(data)                                (0x01000000&((data)<<24))
#define REGD40_reg_p1_rxidle_bypass(data)                             (0x00800000&((data)<<23))
#define REGD40_reg_p1_slope_manual(data)                              (0x00400000&((data)<<22))
#define REGD40_reg_p1_slope_band(data)                                (0x003E0000&((data)<<17))
#define REGD40_reg_p1_old_mode(data)                                  (0x00010000&((data)<<16))
#define REGD40_get_reg_p1_start_en_manual(data)                       ((0x80000000&(data))>>31)
#define REGD40_get_reg_p1_pfd_en_manual(data)                         ((0x40000000&(data))>>30)
#define REGD40_get_reg_p1_pfd_time(data)                              ((0x3E000000&(data))>>25)
#define REGD40_get_reg_p1_pfd_bypass(data)                            ((0x01000000&(data))>>24)
#define REGD40_get_reg_p1_rxidle_bypass(data)                         ((0x00800000&(data))>>23)
#define REGD40_get_reg_p1_slope_manual(data)                          ((0x00400000&(data))>>22)
#define REGD40_get_reg_p1_slope_band(data)                            ((0x003E0000&(data))>>17)
#define REGD40_get_reg_p1_old_mode(data)                              ((0x00010000&(data))>>16)


#define REGD41                                                        0xc30
#define REGD41_reg_addr                                               "0x98034c30"
#define REGD41_reg                                                    0x98034c30
#define REGD41_inst_addr                                              "0x030C"
#define REGD41_inst                                                   0x030C
#define REGD41_p1_fld_st_reg_shift                                    (27)
#define REGD41_p1_adp_en_fsm_reg_shift                                (26)
#define REGD41_p1_cp_en_fsm_reg_shift                                 (25)
#define REGD41_p1_coarse_fsm_reg_shift                                (18)
#define REGD41_p1_pfd_en_fsm_reg_shift                                (17)
#define REGD41_p1_slope_lv_reg_shift                                  (12)
#define REGD41_p1_slope_hv_reg_shift                                  (7)
#define REGD41_p1_slope_final_reg_shift                               (2)
#define REGD41_p1_fld_st_reg_mask                                     (0xF8000000)
#define REGD41_p1_adp_en_fsm_reg_mask                                 (0x04000000)
#define REGD41_p1_cp_en_fsm_reg_mask                                  (0x02000000)
#define REGD41_p1_coarse_fsm_reg_mask                                 (0x01FC0000)
#define REGD41_p1_pfd_en_fsm_reg_mask                                 (0x00020000)
#define REGD41_p1_slope_lv_reg_mask                                   (0x0001F000)
#define REGD41_p1_slope_hv_reg_mask                                   (0x00000F80)
#define REGD41_p1_slope_final_reg_mask                                (0x0000007C)
#define REGD41_p1_fld_st_reg(data)                                    (0xF8000000&((data)<<27))
#define REGD41_p1_adp_en_fsm_reg(data)                                (0x04000000&((data)<<26))
#define REGD41_p1_cp_en_fsm_reg(data)                                 (0x02000000&((data)<<25))
#define REGD41_p1_coarse_fsm_reg(data)                                (0x01FC0000&((data)<<18))
#define REGD41_p1_pfd_en_fsm_reg(data)                                (0x00020000&((data)<<17))
#define REGD41_p1_slope_lv_reg(data)                                  (0x0001F000&((data)<<12))
#define REGD41_p1_slope_hv_reg(data)                                  (0x00000F80&((data)<<7))
#define REGD41_p1_slope_final_reg(data)                               (0x0000007C&((data)<<2))
#define REGD41_get_p1_fld_st_reg(data)                                ((0xF8000000&(data))>>27)
#define REGD41_get_p1_adp_en_fsm_reg(data)                            ((0x04000000&(data))>>26)
#define REGD41_get_p1_cp_en_fsm_reg(data)                             ((0x02000000&(data))>>25)
#define REGD41_get_p1_coarse_fsm_reg(data)                            ((0x01FC0000&(data))>>18)
#define REGD41_get_p1_pfd_en_fsm_reg(data)                            ((0x00020000&(data))>>17)
#define REGD41_get_p1_slope_lv_reg(data)                              ((0x0001F000&(data))>>12)
#define REGD41_get_p1_slope_hv_reg(data)                              ((0x00000F80&(data))>>7)
#define REGD41_get_p1_slope_final_reg(data)                           ((0x0000007C&(data))>>2)


#define REGD42                                                        0xc34
#define REGD42_reg_addr                                               "0x98034c34"
#define REGD42_reg                                                    0x98034c34
#define REGD42_inst_addr                                              "0x030D"
#define REGD42_inst                                                   0x030D
#define REGD42_reg_p2_auto_mode_shift                                 (31)
#define REGD42_reg_p2_adp_en_manual_shift                             (30)
#define REGD42_reg_p2_cp_en_manual_shift                              (29)
#define REGD42_reg_p2_adap_eq_off_shift                               (28)
#define REGD42_reg_p2_adp_time_shift                                  (23)
#define REGD42_reg_p2_calib_time_shift                                (20)
#define REGD42_reg_p2_calib_manual_shift                              (19)
#define REGD42_reg_p2_calib_late_shift                                (18)
#define REGD42_reg_p2_vco_coarse_shift                                (11)
#define REGD42_reg_p2_divide_num_shift                                (4)
#define REGD42_reg_p2_init_time_shift                                 (1)
#define REGD42_reg_p2_auto_mode_mask                                  (0x80000000)
#define REGD42_reg_p2_adp_en_manual_mask                              (0x40000000)
#define REGD42_reg_p2_cp_en_manual_mask                               (0x20000000)
#define REGD42_reg_p2_adap_eq_off_mask                                (0x10000000)
#define REGD42_reg_p2_adp_time_mask                                   (0x0F800000)
#define REGD42_reg_p2_calib_time_mask                                 (0x00700000)
#define REGD42_reg_p2_calib_manual_mask                               (0x00080000)
#define REGD42_reg_p2_calib_late_mask                                 (0x00040000)
#define REGD42_reg_p2_vco_coarse_mask                                 (0x0003F800)
#define REGD42_reg_p2_divide_num_mask                                 (0x000007F0)
#define REGD42_reg_p2_init_time_mask                                  (0x0000000E)
#define REGD42_reg_p2_auto_mode(data)                                 (0x80000000&((data)<<31))
#define REGD42_reg_p2_adp_en_manual(data)                             (0x40000000&((data)<<30))
#define REGD42_reg_p2_cp_en_manual(data)                              (0x20000000&((data)<<29))
#define REGD42_reg_p2_adap_eq_off(data)                               (0x10000000&((data)<<28))
#define REGD42_reg_p2_adp_time(data)                                  (0x0F800000&((data)<<23))
#define REGD42_reg_p2_calib_time(data)                                (0x00700000&((data)<<20))
#define REGD42_reg_p2_calib_manual(data)                              (0x00080000&((data)<<19))
#define REGD42_reg_p2_calib_late(data)                                (0x00040000&((data)<<18))
#define REGD42_reg_p2_vco_coarse(data)                                (0x0003F800&((data)<<11))
#define REGD42_reg_p2_divide_num(data)                                (0x000007F0&((data)<<4))
#define REGD42_reg_p2_init_time(data)                                 (0x0000000E&((data)<<1))
#define REGD42_get_reg_p2_auto_mode(data)                             ((0x80000000&(data))>>31)
#define REGD42_get_reg_p2_adp_en_manual(data)                         ((0x40000000&(data))>>30)
#define REGD42_get_reg_p2_cp_en_manual(data)                          ((0x20000000&(data))>>29)
#define REGD42_get_reg_p2_adap_eq_off(data)                           ((0x10000000&(data))>>28)
#define REGD42_get_reg_p2_adp_time(data)                              ((0x0F800000&(data))>>23)
#define REGD42_get_reg_p2_calib_time(data)                            ((0x00700000&(data))>>20)
#define REGD42_get_reg_p2_calib_manual(data)                          ((0x00080000&(data))>>19)
#define REGD42_get_reg_p2_calib_late(data)                            ((0x00040000&(data))>>18)
#define REGD42_get_reg_p2_vco_coarse(data)                            ((0x0003F800&(data))>>11)
#define REGD42_get_reg_p2_divide_num(data)                            ((0x000007F0&(data))>>4)
#define REGD42_get_reg_p2_init_time(data)                             ((0x0000000E&(data))>>1)


#define REGD43                                                        0xc38
#define REGD43_reg_addr                                               "0x98034c38"
#define REGD43_reg                                                    0x98034c38
#define REGD43_inst_addr                                              "0x030E"
#define REGD43_inst                                                   0x030E
#define REGD43_reg_p2_lock_up_limit_shift                             (16)
#define REGD43_reg_p2_lock_dn_limit_shift                             (0)
#define REGD43_reg_p2_lock_up_limit_mask                              (0x07FF0000)
#define REGD43_reg_p2_lock_dn_limit_mask                              (0x000007FF)
#define REGD43_reg_p2_lock_up_limit(data)                             (0x07FF0000&((data)<<16))
#define REGD43_reg_p2_lock_dn_limit(data)                             (0x000007FF&(data))
#define REGD43_get_reg_p2_lock_up_limit(data)                         ((0x07FF0000&(data))>>16)
#define REGD43_get_reg_p2_lock_dn_limit(data)                         (0x000007FF&(data))


#define REGD44                                                        0xc3c
#define REGD44_reg_addr                                               "0x98034c3c"
#define REGD44_reg                                                    0x98034c3c
#define REGD44_inst_addr                                              "0x030F"
#define REGD44_inst                                                   0x030F
#define REGD44_reg_p2_cdr_cp_shift                                    (12)
#define REGD44_reg_p2_cdr_r_shift                                     (6)
#define REGD44_reg_p2_cdr_c_shift                                     (4)
#define REGD44_reg_p2_vc_sel_shift                                    (2)
#define REGD44_reg_p2_calib_reset_sel_shift                           (1)
#define REGD44_reg_p2_cdr_cp_mask                                     (0xFFFFF000)
#define REGD44_reg_p2_cdr_r_mask                                      (0x00000FC0)
#define REGD44_reg_p2_cdr_c_mask                                      (0x00000030)
#define REGD44_reg_p2_vc_sel_mask                                     (0x0000000C)
#define REGD44_reg_p2_calib_reset_sel_mask                            (0x00000002)
#define REGD44_reg_p2_cdr_cp(data)                                    (0xFFFFF000&((data)<<12))
#define REGD44_reg_p2_cdr_r(data)                                     (0x00000FC0&((data)<<6))
#define REGD44_reg_p2_cdr_c(data)                                     (0x00000030&((data)<<4))
#define REGD44_reg_p2_vc_sel(data)                                    (0x0000000C&((data)<<2))
#define REGD44_reg_p2_calib_reset_sel(data)                           (0x00000002&((data)<<1))
#define REGD44_get_reg_p2_cdr_cp(data)                                ((0xFFFFF000&(data))>>12)
#define REGD44_get_reg_p2_cdr_r(data)                                 ((0x00000FC0&(data))>>6)
#define REGD44_get_reg_p2_cdr_c(data)                                 ((0x00000030&(data))>>4)
#define REGD44_get_reg_p2_vc_sel(data)                                ((0x0000000C&(data))>>2)
#define REGD44_get_reg_p2_calib_reset_sel(data)                       ((0x00000002&(data))>>1)


#define REGD45                                                        0xc40
#define REGD45_reg_addr                                               "0x98034c40"
#define REGD45_reg                                                    0x98034c40
#define REGD45_inst_addr                                              "0x0310"
#define REGD45_inst                                                   0x0310
#define REGD45_reg_p2_slope_lv_up_shift                               (21)
#define REGD45_reg_p2_slope_lv_dn_shift                               (10)
#define REGD45_reg_p2_cp_time_shift                                   (5)
#define REGD45_reg_p2_timer_4_shift                                   (0)
#define REGD45_reg_p2_slope_lv_up_mask                                (0xFFE00000)
#define REGD45_reg_p2_slope_lv_dn_mask                                (0x001FFC00)
#define REGD45_reg_p2_cp_time_mask                                    (0x000003E0)
#define REGD45_reg_p2_timer_4_mask                                    (0x0000001F)
#define REGD45_reg_p2_slope_lv_up(data)                               (0xFFE00000&((data)<<21))
#define REGD45_reg_p2_slope_lv_dn(data)                               (0x001FFC00&((data)<<10))
#define REGD45_reg_p2_cp_time(data)                                   (0x000003E0&((data)<<5))
#define REGD45_reg_p2_timer_4(data)                                   (0x0000001F&(data))
#define REGD45_get_reg_p2_slope_lv_up(data)                           ((0xFFE00000&(data))>>21)
#define REGD45_get_reg_p2_slope_lv_dn(data)                           ((0x001FFC00&(data))>>10)
#define REGD45_get_reg_p2_cp_time(data)                               ((0x000003E0&(data))>>5)
#define REGD45_get_reg_p2_timer_4(data)                               (0x0000001F&(data))


#define REGD46                                                        0xc44
#define REGD46_reg_addr                                               "0x98034c44"
#define REGD46_reg                                                    0x98034c44
#define REGD46_inst_addr                                              "0x0311"
#define REGD46_inst                                                   0x0311
#define REGD46_reg_p2_slope_hv_up_shift                               (21)
#define REGD46_reg_p2_slope_hv_dn_shift                               (10)
#define REGD46_reg_p2_timer_5_shift                                   (9)
#define REGD46_reg_p2_timer_6_shift                                   (4)
#define REGD46_reg_p2_slope_hv_up_mask                                (0xFFE00000)
#define REGD46_reg_p2_slope_hv_dn_mask                                (0x001FFC00)
#define REGD46_reg_p2_timer_5_mask                                    (0x00000200)
#define REGD46_reg_p2_timer_6_mask                                    (0x000001F0)
#define REGD46_reg_p2_slope_hv_up(data)                               (0xFFE00000&((data)<<21))
#define REGD46_reg_p2_slope_hv_dn(data)                               (0x001FFC00&((data)<<10))
#define REGD46_reg_p2_timer_5(data)                                   (0x00000200&((data)<<9))
#define REGD46_reg_p2_timer_6(data)                                   (0x000001F0&((data)<<4))
#define REGD46_get_reg_p2_slope_hv_up(data)                           ((0xFFE00000&(data))>>21)
#define REGD46_get_reg_p2_slope_hv_dn(data)                           ((0x001FFC00&(data))>>10)
#define REGD46_get_reg_p2_timer_5(data)                               ((0x00000200&(data))>>9)
#define REGD46_get_reg_p2_timer_6(data)                               ((0x000001F0&(data))>>4)


#define REGD47                                                        0xc48
#define REGD47_reg_addr                                               "0x98034c48"
#define REGD47_reg                                                    0x98034c48
#define REGD47_inst_addr                                              "0x0312"
#define REGD47_inst                                                   0x0312
#define REGD47_reg_p2_start_en_manual_shift                           (31)
#define REGD47_reg_p2_pfd_en_manual_shift                             (30)
#define REGD47_reg_p2_pfd_time_shift                                  (25)
#define REGD47_reg_p2_pfd_bypass_shift                                (24)
#define REGD47_reg_p2_rxidle_bypass_shift                             (23)
#define REGD47_reg_p2_slope_manual_shift                              (22)
#define REGD47_reg_p2_slope_band_shift                                (17)
#define REGD47_reg_p2_old_mode_shift                                  (16)
#define REGD47_reg_p2_start_en_manual_mask                            (0x80000000)
#define REGD47_reg_p2_pfd_en_manual_mask                              (0x40000000)
#define REGD47_reg_p2_pfd_time_mask                                   (0x3E000000)
#define REGD47_reg_p2_pfd_bypass_mask                                 (0x01000000)
#define REGD47_reg_p2_rxidle_bypass_mask                              (0x00800000)
#define REGD47_reg_p2_slope_manual_mask                               (0x00400000)
#define REGD47_reg_p2_slope_band_mask                                 (0x003E0000)
#define REGD47_reg_p2_old_mode_mask                                   (0x00010000)
#define REGD47_reg_p2_start_en_manual(data)                           (0x80000000&((data)<<31))
#define REGD47_reg_p2_pfd_en_manual(data)                             (0x40000000&((data)<<30))
#define REGD47_reg_p2_pfd_time(data)                                  (0x3E000000&((data)<<25))
#define REGD47_reg_p2_pfd_bypass(data)                                (0x01000000&((data)<<24))
#define REGD47_reg_p2_rxidle_bypass(data)                             (0x00800000&((data)<<23))
#define REGD47_reg_p2_slope_manual(data)                              (0x00400000&((data)<<22))
#define REGD47_reg_p2_slope_band(data)                                (0x003E0000&((data)<<17))
#define REGD47_reg_p2_old_mode(data)                                  (0x00010000&((data)<<16))
#define REGD47_get_reg_p2_start_en_manual(data)                       ((0x80000000&(data))>>31)
#define REGD47_get_reg_p2_pfd_en_manual(data)                         ((0x40000000&(data))>>30)
#define REGD47_get_reg_p2_pfd_time(data)                              ((0x3E000000&(data))>>25)
#define REGD47_get_reg_p2_pfd_bypass(data)                            ((0x01000000&(data))>>24)
#define REGD47_get_reg_p2_rxidle_bypass(data)                         ((0x00800000&(data))>>23)
#define REGD47_get_reg_p2_slope_manual(data)                          ((0x00400000&(data))>>22)
#define REGD47_get_reg_p2_slope_band(data)                            ((0x003E0000&(data))>>17)
#define REGD47_get_reg_p2_old_mode(data)                              ((0x00010000&(data))>>16)


#define REGD48                                                        0xc4c
#define REGD48_reg_addr                                               "0x98034c4c"
#define REGD48_reg                                                    0x98034c4c
#define REGD48_inst_addr                                              "0x0313"
#define REGD48_inst                                                   0x0313
#define REGD48_p2_fld_st_reg_shift                                    (27)
#define REGD48_p2_adp_en_fsm_reg_shift                                (26)
#define REGD48_p2_cp_en_fsm_reg_shift                                 (25)
#define REGD48_p2_coarse_fsm_reg_shift                                (18)
#define REGD48_p2_pfd_en_fsm_reg_shift                                (17)
#define REGD48_p2_slope_lv_reg_shift                                  (12)
#define REGD48_p2_slope_hv_reg_shift                                  (7)
#define REGD48_p2_slope_final_reg_shift                               (2)
#define REGD48_p2_fld_st_reg_mask                                     (0xF8000000)
#define REGD48_p2_adp_en_fsm_reg_mask                                 (0x04000000)
#define REGD48_p2_cp_en_fsm_reg_mask                                  (0x02000000)
#define REGD48_p2_coarse_fsm_reg_mask                                 (0x01FC0000)
#define REGD48_p2_pfd_en_fsm_reg_mask                                 (0x00020000)
#define REGD48_p2_slope_lv_reg_mask                                   (0x0001F000)
#define REGD48_p2_slope_hv_reg_mask                                   (0x00000F80)
#define REGD48_p2_slope_final_reg_mask                                (0x0000007C)
#define REGD48_p2_fld_st_reg(data)                                    (0xF8000000&((data)<<27))
#define REGD48_p2_adp_en_fsm_reg(data)                                (0x04000000&((data)<<26))
#define REGD48_p2_cp_en_fsm_reg(data)                                 (0x02000000&((data)<<25))
#define REGD48_p2_coarse_fsm_reg(data)                                (0x01FC0000&((data)<<18))
#define REGD48_p2_pfd_en_fsm_reg(data)                                (0x00020000&((data)<<17))
#define REGD48_p2_slope_lv_reg(data)                                  (0x0001F000&((data)<<12))
#define REGD48_p2_slope_hv_reg(data)                                  (0x00000F80&((data)<<7))
#define REGD48_p2_slope_final_reg(data)                               (0x0000007C&((data)<<2))
#define REGD48_get_p2_fld_st_reg(data)                                ((0xF8000000&(data))>>27)
#define REGD48_get_p2_adp_en_fsm_reg(data)                            ((0x04000000&(data))>>26)
#define REGD48_get_p2_cp_en_fsm_reg(data)                             ((0x02000000&(data))>>25)
#define REGD48_get_p2_coarse_fsm_reg(data)                            ((0x01FC0000&(data))>>18)
#define REGD48_get_p2_pfd_en_fsm_reg(data)                            ((0x00020000&(data))>>17)
#define REGD48_get_p2_slope_lv_reg(data)                              ((0x0001F000&(data))>>12)
#define REGD48_get_p2_slope_hv_reg(data)                              ((0x00000F80&(data))>>7)
#define REGD48_get_p2_slope_final_reg(data)                           ((0x0000007C&(data))>>2)


#define REGD49                                                        0xc50
#define REGD49_reg_addr                                               "0x98034c50"
#define REGD49_reg                                                    0x98034c50
#define REGD49_inst_addr                                              "0x0314"
#define REGD49_inst                                                   0x0314
#define REGD49_reg_p3_auto_mode_shift                                 (31)
#define REGD49_reg_p3_adp_en_manual_shift                             (30)
#define REGD49_reg_p3_cp_en_manual_shift                              (29)
#define REGD49_reg_p3_adap_eq_off_shift                               (28)
#define REGD49_reg_p3_adp_time_shift                                  (23)
#define REGD49_reg_p3_calib_time_shift                                (20)
#define REGD49_reg_p3_calib_manual_shift                              (19)
#define REGD49_reg_p3_calib_late_shift                                (18)
#define REGD49_reg_p3_vco_coarse_shift                                (11)
#define REGD49_reg_p3_divide_num_shift                                (4)
#define REGD49_reg_p3_init_time_shift                                 (1)
#define REGD49_reg_p3_auto_mode_mask                                  (0x80000000)
#define REGD49_reg_p3_adp_en_manual_mask                              (0x40000000)
#define REGD49_reg_p3_cp_en_manual_mask                               (0x20000000)
#define REGD49_reg_p3_adap_eq_off_mask                                (0x10000000)
#define REGD49_reg_p3_adp_time_mask                                   (0x0F800000)
#define REGD49_reg_p3_calib_time_mask                                 (0x00700000)
#define REGD49_reg_p3_calib_manual_mask                               (0x00080000)
#define REGD49_reg_p3_calib_late_mask                                 (0x00040000)
#define REGD49_reg_p3_vco_coarse_mask                                 (0x0003F800)
#define REGD49_reg_p3_divide_num_mask                                 (0x000007F0)
#define REGD49_reg_p3_init_time_mask                                  (0x0000000E)
#define REGD49_reg_p3_auto_mode(data)                                 (0x80000000&((data)<<31))
#define REGD49_reg_p3_adp_en_manual(data)                             (0x40000000&((data)<<30))
#define REGD49_reg_p3_cp_en_manual(data)                              (0x20000000&((data)<<29))
#define REGD49_reg_p3_adap_eq_off(data)                               (0x10000000&((data)<<28))
#define REGD49_reg_p3_adp_time(data)                                  (0x0F800000&((data)<<23))
#define REGD49_reg_p3_calib_time(data)                                (0x00700000&((data)<<20))
#define REGD49_reg_p3_calib_manual(data)                              (0x00080000&((data)<<19))
#define REGD49_reg_p3_calib_late(data)                                (0x00040000&((data)<<18))
#define REGD49_reg_p3_vco_coarse(data)                                (0x0003F800&((data)<<11))
#define REGD49_reg_p3_divide_num(data)                                (0x000007F0&((data)<<4))
#define REGD49_reg_p3_init_time(data)                                 (0x0000000E&((data)<<1))
#define REGD49_get_reg_p3_auto_mode(data)                             ((0x80000000&(data))>>31)
#define REGD49_get_reg_p3_adp_en_manual(data)                         ((0x40000000&(data))>>30)
#define REGD49_get_reg_p3_cp_en_manual(data)                          ((0x20000000&(data))>>29)
#define REGD49_get_reg_p3_adap_eq_off(data)                           ((0x10000000&(data))>>28)
#define REGD49_get_reg_p3_adp_time(data)                              ((0x0F800000&(data))>>23)
#define REGD49_get_reg_p3_calib_time(data)                            ((0x00700000&(data))>>20)
#define REGD49_get_reg_p3_calib_manual(data)                          ((0x00080000&(data))>>19)
#define REGD49_get_reg_p3_calib_late(data)                            ((0x00040000&(data))>>18)
#define REGD49_get_reg_p3_vco_coarse(data)                            ((0x0003F800&(data))>>11)
#define REGD49_get_reg_p3_divide_num(data)                            ((0x000007F0&(data))>>4)
#define REGD49_get_reg_p3_init_time(data)                             ((0x0000000E&(data))>>1)


#define REGD50                                                        0xc54
#define REGD50_reg_addr                                               "0x98034c54"
#define REGD50_reg                                                    0x98034c54
#define REGD50_inst_addr                                              "0x0315"
#define REGD50_inst                                                   0x0315
#define REGD50_reg_p3_lock_up_limit_shift                             (16)
#define REGD50_reg_p3_lock_dn_limit_shift                             (0)
#define REGD50_reg_p3_lock_up_limit_mask                              (0x07FF0000)
#define REGD50_reg_p3_lock_dn_limit_mask                              (0x000007FF)
#define REGD50_reg_p3_lock_up_limit(data)                             (0x07FF0000&((data)<<16))
#define REGD50_reg_p3_lock_dn_limit(data)                             (0x000007FF&(data))
#define REGD50_get_reg_p3_lock_up_limit(data)                         ((0x07FF0000&(data))>>16)
#define REGD50_get_reg_p3_lock_dn_limit(data)                         (0x000007FF&(data))


#define REGD51                                                        0xc58
#define REGD51_reg_addr                                               "0x98034c58"
#define REGD51_reg                                                    0x98034c58
#define REGD51_inst_addr                                              "0x0316"
#define REGD51_inst                                                   0x0316
#define REGD51_reg_p3_cdr_cp_shift                                    (12)
#define REGD51_reg_p3_cdr_r_shift                                     (6)
#define REGD51_reg_p3_cdr_c_shift                                     (4)
#define REGD51_reg_p3_vc_sel_shift                                    (2)
#define REGD51_reg_p3_calib_reset_sel_shift                           (1)
#define REGD51_reg_p3_cdr_cp_mask                                     (0xFFFFF000)
#define REGD51_reg_p3_cdr_r_mask                                      (0x00000FC0)
#define REGD51_reg_p3_cdr_c_mask                                      (0x00000030)
#define REGD51_reg_p3_vc_sel_mask                                     (0x0000000C)
#define REGD51_reg_p3_calib_reset_sel_mask                            (0x00000002)
#define REGD51_reg_p3_cdr_cp(data)                                    (0xFFFFF000&((data)<<12))
#define REGD51_reg_p3_cdr_r(data)                                     (0x00000FC0&((data)<<6))
#define REGD51_reg_p3_cdr_c(data)                                     (0x00000030&((data)<<4))
#define REGD51_reg_p3_vc_sel(data)                                    (0x0000000C&((data)<<2))
#define REGD51_reg_p3_calib_reset_sel(data)                           (0x00000002&((data)<<1))
#define REGD51_get_reg_p3_cdr_cp(data)                                ((0xFFFFF000&(data))>>12)
#define REGD51_get_reg_p3_cdr_r(data)                                 ((0x00000FC0&(data))>>6)
#define REGD51_get_reg_p3_cdr_c(data)                                 ((0x00000030&(data))>>4)
#define REGD51_get_reg_p3_vc_sel(data)                                ((0x0000000C&(data))>>2)
#define REGD51_get_reg_p3_calib_reset_sel(data)                       ((0x00000002&(data))>>1)


#define REGD52                                                        0xc5c
#define REGD52_reg_addr                                               "0x98034c5c"
#define REGD52_reg                                                    0x98034c5c
#define REGD52_inst_addr                                              "0x0317"
#define REGD52_inst                                                   0x0317
#define REGD52_reg_p3_slope_lv_up_shift                               (21)
#define REGD52_reg_p3_slope_lv_dn_shift                               (10)
#define REGD52_reg_p3_cp_time_shift                                   (5)
#define REGD52_reg_p3_timer_4_shift                                   (0)
#define REGD52_reg_p3_slope_lv_up_mask                                (0xFFE00000)
#define REGD52_reg_p3_slope_lv_dn_mask                                (0x001FFC00)
#define REGD52_reg_p3_cp_time_mask                                    (0x000003E0)
#define REGD52_reg_p3_timer_4_mask                                    (0x0000001F)
#define REGD52_reg_p3_slope_lv_up(data)                               (0xFFE00000&((data)<<21))
#define REGD52_reg_p3_slope_lv_dn(data)                               (0x001FFC00&((data)<<10))
#define REGD52_reg_p3_cp_time(data)                                   (0x000003E0&((data)<<5))
#define REGD52_reg_p3_timer_4(data)                                   (0x0000001F&(data))
#define REGD52_get_reg_p3_slope_lv_up(data)                           ((0xFFE00000&(data))>>21)
#define REGD52_get_reg_p3_slope_lv_dn(data)                           ((0x001FFC00&(data))>>10)
#define REGD52_get_reg_p3_cp_time(data)                               ((0x000003E0&(data))>>5)
#define REGD52_get_reg_p3_timer_4(data)                               (0x0000001F&(data))


#define REGD53                                                        0xc60
#define REGD53_reg_addr                                               "0x98034c60"
#define REGD53_reg                                                    0x98034c60
#define REGD53_inst_addr                                              "0x0318"
#define REGD53_inst                                                   0x0318
#define REGD53_reg_p3_slope_hv_up_shift                               (21)
#define REGD53_reg_p3_slope_hv_dn_shift                               (10)
#define REGD53_reg_p3_timer_5_shift                                   (9)
#define REGD53_reg_p3_timer_6_shift                                   (4)
#define REGD53_reg_p3_slope_hv_up_mask                                (0xFFE00000)
#define REGD53_reg_p3_slope_hv_dn_mask                                (0x001FFC00)
#define REGD53_reg_p3_timer_5_mask                                    (0x00000200)
#define REGD53_reg_p3_timer_6_mask                                    (0x000001F0)
#define REGD53_reg_p3_slope_hv_up(data)                               (0xFFE00000&((data)<<21))
#define REGD53_reg_p3_slope_hv_dn(data)                               (0x001FFC00&((data)<<10))
#define REGD53_reg_p3_timer_5(data)                                   (0x00000200&((data)<<9))
#define REGD53_reg_p3_timer_6(data)                                   (0x000001F0&((data)<<4))
#define REGD53_get_reg_p3_slope_hv_up(data)                           ((0xFFE00000&(data))>>21)
#define REGD53_get_reg_p3_slope_hv_dn(data)                           ((0x001FFC00&(data))>>10)
#define REGD53_get_reg_p3_timer_5(data)                               ((0x00000200&(data))>>9)
#define REGD53_get_reg_p3_timer_6(data)                               ((0x000001F0&(data))>>4)


#define REGD54                                                        0xc64
#define REGD54_reg_addr                                               "0x98034c64"
#define REGD54_reg                                                    0x98034c64
#define REGD54_inst_addr                                              "0x0319"
#define REGD54_inst                                                   0x0319
#define REGD54_reg_p3_start_en_manual_shift                           (31)
#define REGD54_reg_p3_pfd_en_manual_shift                             (30)
#define REGD54_reg_p3_pfd_time_shift                                  (25)
#define REGD54_reg_p3_pfd_bypass_shift                                (24)
#define REGD54_reg_p3_rxidle_bypass_shift                             (23)
#define REGD54_reg_p3_slope_manual_shift                              (22)
#define REGD54_reg_p3_slope_band_shift                                (17)
#define REGD54_reg_p3_old_mode_shift                                  (16)
#define REGD54_reg_p3_start_en_manual_mask                            (0x80000000)
#define REGD54_reg_p3_pfd_en_manual_mask                              (0x40000000)
#define REGD54_reg_p3_pfd_time_mask                                   (0x3E000000)
#define REGD54_reg_p3_pfd_bypass_mask                                 (0x01000000)
#define REGD54_reg_p3_rxidle_bypass_mask                              (0x00800000)
#define REGD54_reg_p3_slope_manual_mask                               (0x00400000)
#define REGD54_reg_p3_slope_band_mask                                 (0x003E0000)
#define REGD54_reg_p3_old_mode_mask                                   (0x00010000)
#define REGD54_reg_p3_start_en_manual(data)                           (0x80000000&((data)<<31))
#define REGD54_reg_p3_pfd_en_manual(data)                             (0x40000000&((data)<<30))
#define REGD54_reg_p3_pfd_time(data)                                  (0x3E000000&((data)<<25))
#define REGD54_reg_p3_pfd_bypass(data)                                (0x01000000&((data)<<24))
#define REGD54_reg_p3_rxidle_bypass(data)                             (0x00800000&((data)<<23))
#define REGD54_reg_p3_slope_manual(data)                              (0x00400000&((data)<<22))
#define REGD54_reg_p3_slope_band(data)                                (0x003E0000&((data)<<17))
#define REGD54_reg_p3_old_mode(data)                                  (0x00010000&((data)<<16))
#define REGD54_get_reg_p3_start_en_manual(data)                       ((0x80000000&(data))>>31)
#define REGD54_get_reg_p3_pfd_en_manual(data)                         ((0x40000000&(data))>>30)
#define REGD54_get_reg_p3_pfd_time(data)                              ((0x3E000000&(data))>>25)
#define REGD54_get_reg_p3_pfd_bypass(data)                            ((0x01000000&(data))>>24)
#define REGD54_get_reg_p3_rxidle_bypass(data)                         ((0x00800000&(data))>>23)
#define REGD54_get_reg_p3_slope_manual(data)                          ((0x00400000&(data))>>22)
#define REGD54_get_reg_p3_slope_band(data)                            ((0x003E0000&(data))>>17)
#define REGD54_get_reg_p3_old_mode(data)                              ((0x00010000&(data))>>16)


#define REGD55                                                        0xc68
#define REGD55_reg_addr                                               "0x98034c68"
#define REGD55_reg                                                    0x98034c68
#define REGD55_inst_addr                                              "0x031A"
#define REGD55_inst                                                   0x031A
#define REGD55_p3_fld_st_reg_shift                                    (27)
#define REGD55_p3_adp_en_fsm_reg_shift                                (26)
#define REGD55_p3_cp_en_fsm_reg_shift                                 (25)
#define REGD55_p3_coarse_fsm_reg_shift                                (18)
#define REGD55_p3_pfd_en_fsm_reg_shift                                (17)
#define REGD55_p3_slope_lv_reg_shift                                  (12)
#define REGD55_p3_slope_hv_reg_shift                                  (7)
#define REGD55_p3_slope_final_reg_shift                               (2)
#define REGD55_p3_fld_st_reg_mask                                     (0xF8000000)
#define REGD55_p3_adp_en_fsm_reg_mask                                 (0x04000000)
#define REGD55_p3_cp_en_fsm_reg_mask                                  (0x02000000)
#define REGD55_p3_coarse_fsm_reg_mask                                 (0x01FC0000)
#define REGD55_p3_pfd_en_fsm_reg_mask                                 (0x00020000)
#define REGD55_p3_slope_lv_reg_mask                                   (0x0001F000)
#define REGD55_p3_slope_hv_reg_mask                                   (0x00000F80)
#define REGD55_p3_slope_final_reg_mask                                (0x0000007C)
#define REGD55_p3_fld_st_reg(data)                                    (0xF8000000&((data)<<27))
#define REGD55_p3_adp_en_fsm_reg(data)                                (0x04000000&((data)<<26))
#define REGD55_p3_cp_en_fsm_reg(data)                                 (0x02000000&((data)<<25))
#define REGD55_p3_coarse_fsm_reg(data)                                (0x01FC0000&((data)<<18))
#define REGD55_p3_pfd_en_fsm_reg(data)                                (0x00020000&((data)<<17))
#define REGD55_p3_slope_lv_reg(data)                                  (0x0001F000&((data)<<12))
#define REGD55_p3_slope_hv_reg(data)                                  (0x00000F80&((data)<<7))
#define REGD55_p3_slope_final_reg(data)                               (0x0000007C&((data)<<2))
#define REGD55_get_p3_fld_st_reg(data)                                ((0xF8000000&(data))>>27)
#define REGD55_get_p3_adp_en_fsm_reg(data)                            ((0x04000000&(data))>>26)
#define REGD55_get_p3_cp_en_fsm_reg(data)                             ((0x02000000&(data))>>25)
#define REGD55_get_p3_coarse_fsm_reg(data)                            ((0x01FC0000&(data))>>18)
#define REGD55_get_p3_pfd_en_fsm_reg(data)                            ((0x00020000&(data))>>17)
#define REGD55_get_p3_slope_lv_reg(data)                              ((0x0001F000&(data))>>12)
#define REGD55_get_p3_slope_hv_reg(data)                              ((0x00000F80&(data))>>7)
#define REGD55_get_p3_slope_final_reg(data)                           ((0x0000007C&(data))>>2)


#define REGD56                                                        0xc6c
#define REGD56_reg_addr                                               "0x98034c6c"
#define REGD56_reg                                                    0x98034c6c
#define REGD56_inst_addr                                              "0x031B"
#define REGD56_inst                                                   0x031B
#define REGD56_p0_ck_md_rstb_shift                                    (31)
#define REGD56_reg_p0_ck_md_threshold_shift                           (25)
#define REGD56_reg_p0_ck_md_debounce_shift                            (18)
#define REGD56_reg_p0_ck_md_sel_shift                                 (16)
#define REGD56_reg_p0_ck_md_auto_shift                                (15)
#define REGD56_reg_p0_ck_md_adj_shift                                 (11)
#define REGD56_reg_p0_ck_error_limit_shift                            (6)
#define REGD56_reg_p0_ck_md_reserved_shift                            (2)
#define REGD56_p0_ck_md_rstb_mask                                     (0x80000000)
#define REGD56_reg_p0_ck_md_threshold_mask                            (0x7E000000)
#define REGD56_reg_p0_ck_md_debounce_mask                             (0x01FC0000)
#define REGD56_reg_p0_ck_md_sel_mask                                  (0x00030000)
#define REGD56_reg_p0_ck_md_auto_mask                                 (0x00008000)
#define REGD56_reg_p0_ck_md_adj_mask                                  (0x00007800)
#define REGD56_reg_p0_ck_error_limit_mask                             (0x000007C0)
#define REGD56_reg_p0_ck_md_reserved_mask                             (0x0000003C)
#define REGD56_p0_ck_md_rstb(data)                                    (0x80000000&((data)<<31))
#define REGD56_reg_p0_ck_md_threshold(data)                           (0x7E000000&((data)<<25))
#define REGD56_reg_p0_ck_md_debounce(data)                            (0x01FC0000&((data)<<18))
#define REGD56_reg_p0_ck_md_sel(data)                                 (0x00030000&((data)<<16))
#define REGD56_reg_p0_ck_md_auto(data)                                (0x00008000&((data)<<15))
#define REGD56_reg_p0_ck_md_adj(data)                                 (0x00007800&((data)<<11))
#define REGD56_reg_p0_ck_error_limit(data)                            (0x000007C0&((data)<<6))
#define REGD56_reg_p0_ck_md_reserved(data)                            (0x0000003C&((data)<<2))
#define REGD56_get_p0_ck_md_rstb(data)                                ((0x80000000&(data))>>31)
#define REGD56_get_reg_p0_ck_md_threshold(data)                       ((0x7E000000&(data))>>25)
#define REGD56_get_reg_p0_ck_md_debounce(data)                        ((0x01FC0000&(data))>>18)
#define REGD56_get_reg_p0_ck_md_sel(data)                             ((0x00030000&(data))>>16)
#define REGD56_get_reg_p0_ck_md_auto(data)                            ((0x00008000&(data))>>15)
#define REGD56_get_reg_p0_ck_md_adj(data)                             ((0x00007800&(data))>>11)
#define REGD56_get_reg_p0_ck_error_limit(data)                        ((0x000007C0&(data))>>6)
#define REGD56_get_reg_p0_ck_md_reserved(data)                        ((0x0000003C&(data))>>2)


#define REGD57                                                        0xc70
#define REGD57_reg_addr                                               "0x98034c70"
#define REGD57_reg                                                    0x98034c70
#define REGD57_inst_addr                                              "0x031C"
#define REGD57_inst                                                   0x031C
#define REGD57_p0_ck_md_count_shift                                   (19)
#define REGD57_p0_ck_rate_shift                                       (15)
#define REGD57_p0_unstable_count_shift                                (10)
#define REGD57_p0_ck_md_ok_shift                                      (9)
#define REGD57_p0_clock_unstable_flag_shift                           (8)
#define REGD57_p0_ck_md_count_mask                                    (0xFFF80000)
#define REGD57_p0_ck_rate_mask                                        (0x00078000)
#define REGD57_p0_unstable_count_mask                                 (0x00007C00)
#define REGD57_p0_ck_md_ok_mask                                       (0x00000200)
#define REGD57_p0_clock_unstable_flag_mask                            (0x00000100)
#define REGD57_p0_ck_md_count(data)                                   (0xFFF80000&((data)<<19))
#define REGD57_p0_ck_rate(data)                                       (0x00078000&((data)<<15))
#define REGD57_p0_unstable_count(data)                                (0x00007C00&((data)<<10))
#define REGD57_p0_ck_md_ok(data)                                      (0x00000200&((data)<<9))
#define REGD57_p0_clock_unstable_flag(data)                           (0x00000100&((data)<<8))
#define REGD57_get_p0_ck_md_count(data)                               ((0xFFF80000&(data))>>19)
#define REGD57_get_p0_ck_rate(data)                                   ((0x00078000&(data))>>15)
#define REGD57_get_p0_unstable_count(data)                            ((0x00007C00&(data))>>10)
#define REGD57_get_p0_ck_md_ok(data)                                  ((0x00000200&(data))>>9)
#define REGD57_get_p0_clock_unstable_flag(data)                       ((0x00000100&(data))>>8)


#define REGD58                                                        0xc74
#define REGD58_reg_addr                                               "0x98034c74"
#define REGD58_reg                                                    0x98034c74
#define REGD58_inst_addr                                              "0x031D"
#define REGD58_inst                                                   0x031D
#define REGD58_p1_ck_md_rstb_shift                                    (31)
#define REGD58_reg_p1_ck_md_threshold_shift                           (25)
#define REGD58_reg_p1_ck_md_debounce_shift                            (18)
#define REGD58_reg_p1_ck_md_sel_shift                                 (16)
#define REGD58_reg_p1_ck_md_auto_shift                                (15)
#define REGD58_reg_p1_ck_md_adj_shift                                 (11)
#define REGD58_reg_p1_ck_error_limit_shift                            (6)
#define REGD58_reg_p1_ck_md_reserved_shift                            (2)
#define REGD58_p1_ck_md_rstb_mask                                     (0x80000000)
#define REGD58_reg_p1_ck_md_threshold_mask                            (0x7E000000)
#define REGD58_reg_p1_ck_md_debounce_mask                             (0x01FC0000)
#define REGD58_reg_p1_ck_md_sel_mask                                  (0x00030000)
#define REGD58_reg_p1_ck_md_auto_mask                                 (0x00008000)
#define REGD58_reg_p1_ck_md_adj_mask                                  (0x00007800)
#define REGD58_reg_p1_ck_error_limit_mask                             (0x000007C0)
#define REGD58_reg_p1_ck_md_reserved_mask                             (0x0000003C)
#define REGD58_p1_ck_md_rstb(data)                                    (0x80000000&((data)<<31))
#define REGD58_reg_p1_ck_md_threshold(data)                           (0x7E000000&((data)<<25))
#define REGD58_reg_p1_ck_md_debounce(data)                            (0x01FC0000&((data)<<18))
#define REGD58_reg_p1_ck_md_sel(data)                                 (0x00030000&((data)<<16))
#define REGD58_reg_p1_ck_md_auto(data)                                (0x00008000&((data)<<15))
#define REGD58_reg_p1_ck_md_adj(data)                                 (0x00007800&((data)<<11))
#define REGD58_reg_p1_ck_error_limit(data)                            (0x000007C0&((data)<<6))
#define REGD58_reg_p1_ck_md_reserved(data)                            (0x0000003C&((data)<<2))
#define REGD58_get_p1_ck_md_rstb(data)                                ((0x80000000&(data))>>31)
#define REGD58_get_reg_p1_ck_md_threshold(data)                       ((0x7E000000&(data))>>25)
#define REGD58_get_reg_p1_ck_md_debounce(data)                        ((0x01FC0000&(data))>>18)
#define REGD58_get_reg_p1_ck_md_sel(data)                             ((0x00030000&(data))>>16)
#define REGD58_get_reg_p1_ck_md_auto(data)                            ((0x00008000&(data))>>15)
#define REGD58_get_reg_p1_ck_md_adj(data)                             ((0x00007800&(data))>>11)
#define REGD58_get_reg_p1_ck_error_limit(data)                        ((0x000007C0&(data))>>6)
#define REGD58_get_reg_p1_ck_md_reserved(data)                        ((0x0000003C&(data))>>2)


#define REGD59                                                        0xc78
#define REGD59_reg_addr                                               "0x98034c78"
#define REGD59_reg                                                    0x98034c78
#define REGD59_inst_addr                                              "0x031E"
#define REGD59_inst                                                   0x031E
#define REGD59_p1_ck_md_count_shift                                   (19)
#define REGD59_p1_ck_rate_shift                                       (15)
#define REGD59_p1_unstable_count_shift                                (10)
#define REGD59_p1_ck_md_ok_shift                                      (9)
#define REGD59_p1_clock_unstable_flag_shift                           (8)
#define REGD59_p1_ck_md_count_mask                                    (0xFFF80000)
#define REGD59_p1_ck_rate_mask                                        (0x00078000)
#define REGD59_p1_unstable_count_mask                                 (0x00007C00)
#define REGD59_p1_ck_md_ok_mask                                       (0x00000200)
#define REGD59_p1_clock_unstable_flag_mask                            (0x00000100)
#define REGD59_p1_ck_md_count(data)                                   (0xFFF80000&((data)<<19))
#define REGD59_p1_ck_rate(data)                                       (0x00078000&((data)<<15))
#define REGD59_p1_unstable_count(data)                                (0x00007C00&((data)<<10))
#define REGD59_p1_ck_md_ok(data)                                      (0x00000200&((data)<<9))
#define REGD59_p1_clock_unstable_flag(data)                           (0x00000100&((data)<<8))
#define REGD59_get_p1_ck_md_count(data)                               ((0xFFF80000&(data))>>19)
#define REGD59_get_p1_ck_rate(data)                                   ((0x00078000&(data))>>15)
#define REGD59_get_p1_unstable_count(data)                            ((0x00007C00&(data))>>10)
#define REGD59_get_p1_ck_md_ok(data)                                  ((0x00000200&(data))>>9)
#define REGD59_get_p1_clock_unstable_flag(data)                       ((0x00000100&(data))>>8)


#define REGD60                                                        0xc7c
#define REGD60_reg_addr                                               "0x98034c7c"
#define REGD60_reg                                                    0x98034c7c
#define REGD60_inst_addr                                              "0x031F"
#define REGD60_inst                                                   0x031F
#define REGD60_p2_ck_md_rstb_shift                                    (31)
#define REGD60_reg_p2_ck_md_threshold_shift                           (25)
#define REGD60_reg_p2_ck_md_debounce_shift                            (18)
#define REGD60_reg_p2_ck_md_sel_shift                                 (16)
#define REGD60_reg_p2_ck_md_auto_shift                                (15)
#define REGD60_reg_p2_ck_md_adj_shift                                 (11)
#define REGD60_reg_p2_ck_error_limit_shift                            (6)
#define REGD60_reg_p2_ck_md_reserved_shift                            (2)
#define REGD60_p2_ck_md_rstb_mask                                     (0x80000000)
#define REGD60_reg_p2_ck_md_threshold_mask                            (0x7E000000)
#define REGD60_reg_p2_ck_md_debounce_mask                             (0x01FC0000)
#define REGD60_reg_p2_ck_md_sel_mask                                  (0x00030000)
#define REGD60_reg_p2_ck_md_auto_mask                                 (0x00008000)
#define REGD60_reg_p2_ck_md_adj_mask                                  (0x00007800)
#define REGD60_reg_p2_ck_error_limit_mask                             (0x000007C0)
#define REGD60_reg_p2_ck_md_reserved_mask                             (0x0000003C)
#define REGD60_p2_ck_md_rstb(data)                                    (0x80000000&((data)<<31))
#define REGD60_reg_p2_ck_md_threshold(data)                           (0x7E000000&((data)<<25))
#define REGD60_reg_p2_ck_md_debounce(data)                            (0x01FC0000&((data)<<18))
#define REGD60_reg_p2_ck_md_sel(data)                                 (0x00030000&((data)<<16))
#define REGD60_reg_p2_ck_md_auto(data)                                (0x00008000&((data)<<15))
#define REGD60_reg_p2_ck_md_adj(data)                                 (0x00007800&((data)<<11))
#define REGD60_reg_p2_ck_error_limit(data)                            (0x000007C0&((data)<<6))
#define REGD60_reg_p2_ck_md_reserved(data)                            (0x0000003C&((data)<<2))
#define REGD60_get_p2_ck_md_rstb(data)                                ((0x80000000&(data))>>31)
#define REGD60_get_reg_p2_ck_md_threshold(data)                       ((0x7E000000&(data))>>25)
#define REGD60_get_reg_p2_ck_md_debounce(data)                        ((0x01FC0000&(data))>>18)
#define REGD60_get_reg_p2_ck_md_sel(data)                             ((0x00030000&(data))>>16)
#define REGD60_get_reg_p2_ck_md_auto(data)                            ((0x00008000&(data))>>15)
#define REGD60_get_reg_p2_ck_md_adj(data)                             ((0x00007800&(data))>>11)
#define REGD60_get_reg_p2_ck_error_limit(data)                        ((0x000007C0&(data))>>6)
#define REGD60_get_reg_p2_ck_md_reserved(data)                        ((0x0000003C&(data))>>2)


#define REGD61                                                        0xc80
#define REGD61_reg_addr                                               "0x98034c80"
#define REGD61_reg                                                    0x98034c80
#define REGD61_inst_addr                                              "0x0320"
#define REGD61_inst                                                   0x0320
#define REGD61_p2_ck_md_count_shift                                   (19)
#define REGD61_p2_ck_rate_shift                                       (15)
#define REGD61_p2_unstable_count_shift                                (10)
#define REGD61_p2_ck_md_ok_shift                                      (9)
#define REGD61_p2_clock_unstable_flag_shift                           (8)
#define REGD61_p2_ck_md_count_mask                                    (0xFFF80000)
#define REGD61_p2_ck_rate_mask                                        (0x00078000)
#define REGD61_p2_unstable_count_mask                                 (0x00007C00)
#define REGD61_p2_ck_md_ok_mask                                       (0x00000200)
#define REGD61_p2_clock_unstable_flag_mask                            (0x00000100)
#define REGD61_p2_ck_md_count(data)                                   (0xFFF80000&((data)<<19))
#define REGD61_p2_ck_rate(data)                                       (0x00078000&((data)<<15))
#define REGD61_p2_unstable_count(data)                                (0x00007C00&((data)<<10))
#define REGD61_p2_ck_md_ok(data)                                      (0x00000200&((data)<<9))
#define REGD61_p2_clock_unstable_flag(data)                           (0x00000100&((data)<<8))
#define REGD61_get_p2_ck_md_count(data)                               ((0xFFF80000&(data))>>19)
#define REGD61_get_p2_ck_rate(data)                                   ((0x00078000&(data))>>15)
#define REGD61_get_p2_unstable_count(data)                            ((0x00007C00&(data))>>10)
#define REGD61_get_p2_ck_md_ok(data)                                  ((0x00000200&(data))>>9)
#define REGD61_get_p2_clock_unstable_flag(data)                       ((0x00000100&(data))>>8)


#define REGD62                                                        0xc84
#define REGD62_reg_addr                                               "0x98034c84"
#define REGD62_reg                                                    0x98034c84
#define REGD62_inst_addr                                              "0x0321"
#define REGD62_inst                                                   0x0321
#define REGD62_p3_ck_md_rstb_shift                                    (31)
#define REGD62_reg_p3_ck_md_threshold_shift                           (25)
#define REGD62_reg_p3_ck_md_debounce_shift                            (18)
#define REGD62_reg_p3_ck_md_sel_shift                                 (16)
#define REGD62_reg_p3_ck_md_auto_shift                                (15)
#define REGD62_reg_p3_ck_md_adj_shift                                 (11)
#define REGD62_reg_p3_ck_error_limit_shift                            (6)
#define REGD62_reg_p3_ck_md_reserved_shift                            (2)
#define REGD62_p3_ck_md_rstb_mask                                     (0x80000000)
#define REGD62_reg_p3_ck_md_threshold_mask                            (0x7E000000)
#define REGD62_reg_p3_ck_md_debounce_mask                             (0x01FC0000)
#define REGD62_reg_p3_ck_md_sel_mask                                  (0x00030000)
#define REGD62_reg_p3_ck_md_auto_mask                                 (0x00008000)
#define REGD62_reg_p3_ck_md_adj_mask                                  (0x00007800)
#define REGD62_reg_p3_ck_error_limit_mask                             (0x000007C0)
#define REGD62_reg_p3_ck_md_reserved_mask                             (0x0000003C)
#define REGD62_p3_ck_md_rstb(data)                                    (0x80000000&((data)<<31))
#define REGD62_reg_p3_ck_md_threshold(data)                           (0x7E000000&((data)<<25))
#define REGD62_reg_p3_ck_md_debounce(data)                            (0x01FC0000&((data)<<18))
#define REGD62_reg_p3_ck_md_sel(data)                                 (0x00030000&((data)<<16))
#define REGD62_reg_p3_ck_md_auto(data)                                (0x00008000&((data)<<15))
#define REGD62_reg_p3_ck_md_adj(data)                                 (0x00007800&((data)<<11))
#define REGD62_reg_p3_ck_error_limit(data)                            (0x000007C0&((data)<<6))
#define REGD62_reg_p3_ck_md_reserved(data)                            (0x0000003C&((data)<<2))
#define REGD62_get_p3_ck_md_rstb(data)                                ((0x80000000&(data))>>31)
#define REGD62_get_reg_p3_ck_md_threshold(data)                       ((0x7E000000&(data))>>25)
#define REGD62_get_reg_p3_ck_md_debounce(data)                        ((0x01FC0000&(data))>>18)
#define REGD62_get_reg_p3_ck_md_sel(data)                             ((0x00030000&(data))>>16)
#define REGD62_get_reg_p3_ck_md_auto(data)                            ((0x00008000&(data))>>15)
#define REGD62_get_reg_p3_ck_md_adj(data)                             ((0x00007800&(data))>>11)
#define REGD62_get_reg_p3_ck_error_limit(data)                        ((0x000007C0&(data))>>6)
#define REGD62_get_reg_p3_ck_md_reserved(data)                        ((0x0000003C&(data))>>2)


#define REGD63                                                        0xc88
#define REGD63_reg_addr                                               "0x98034c88"
#define REGD63_reg                                                    0x98034c88
#define REGD63_inst_addr                                              "0x0322"
#define REGD63_inst                                                   0x0322
#define REGD63_p3_ck_md_count_shift                                   (19)
#define REGD63_p3_ck_rate_shift                                       (15)
#define REGD63_p3_unstable_count_shift                                (10)
#define REGD63_p3_ck_md_ok_shift                                      (9)
#define REGD63_p3_clock_unstable_flag_shift                           (8)
#define REGD63_p3_ck_md_count_mask                                    (0xFFF80000)
#define REGD63_p3_ck_rate_mask                                        (0x00078000)
#define REGD63_p3_unstable_count_mask                                 (0x00007C00)
#define REGD63_p3_ck_md_ok_mask                                       (0x00000200)
#define REGD63_p3_clock_unstable_flag_mask                            (0x00000100)
#define REGD63_p3_ck_md_count(data)                                   (0xFFF80000&((data)<<19))
#define REGD63_p3_ck_rate(data)                                       (0x00078000&((data)<<15))
#define REGD63_p3_unstable_count(data)                                (0x00007C00&((data)<<10))
#define REGD63_p3_ck_md_ok(data)                                      (0x00000200&((data)<<9))
#define REGD63_p3_clock_unstable_flag(data)                           (0x00000100&((data)<<8))
#define REGD63_get_p3_ck_md_count(data)                               ((0xFFF80000&(data))>>19)
#define REGD63_get_p3_ck_rate(data)                                   ((0x00078000&(data))>>15)
#define REGD63_get_p3_unstable_count(data)                            ((0x00007C00&(data))>>10)
#define REGD63_get_p3_ck_md_ok(data)                                  ((0x00000200&(data))>>9)
#define REGD63_get_p3_clock_unstable_flag(data)                       ((0x00000100&(data))>>8)


#define REGD64                                                        0xc8c
#define REGD64_reg_addr                                               "0x98034c8c"
#define REGD64_reg                                                    0x98034c8c
#define REGD64_inst_addr                                              "0x0323"
#define REGD64_inst                                                   0x0323
#define REGD64_reg_dig_reserved_0_shift                               (24)
#define REGD64_reg_dig_reserved_1_shift                               (16)
#define REGD64_reg_dig_reserved_2_shift                               (8)
#define REGD64_reg_dig_reserved_3_shift                               (0)
#define REGD64_reg_dig_reserved_0_mask                                (0xFF000000)
#define REGD64_reg_dig_reserved_1_mask                                (0x00FF0000)
#define REGD64_reg_dig_reserved_2_mask                                (0x0000FF00)
#define REGD64_reg_dig_reserved_3_mask                                (0x000000FF)
#define REGD64_reg_dig_reserved_0(data)                               (0xFF000000&((data)<<24))
#define REGD64_reg_dig_reserved_1(data)                               (0x00FF0000&((data)<<16))
#define REGD64_reg_dig_reserved_2(data)                               (0x0000FF00&((data)<<8))
#define REGD64_reg_dig_reserved_3(data)                               (0x000000FF&(data))
#define REGD64_get_reg_dig_reserved_0(data)                           ((0xFF000000&(data))>>24)
#define REGD64_get_reg_dig_reserved_1(data)                           ((0x00FF0000&(data))>>16)
#define REGD64_get_reg_dig_reserved_2(data)                           ((0x0000FF00&(data))>>8)
#define REGD64_get_reg_dig_reserved_3(data)                           (0x000000FF&(data))


#define REGD65                                                        0xc90
#define REGD65_reg_addr                                               "0x98034c90"
#define REGD65_reg                                                    0x98034c90
#define REGD65_inst_addr                                              "0x0324"
#define REGD65_inst                                                   0x0324
#define REGD65_reg_dig_debug_sel_shift                                (27)
#define REGD65_reg_dig_debug_sel_mask                                 (0xF8000000)
#define REGD65_reg_dig_debug_sel(data)                                (0xF8000000&((data)<<27))
#define REGD65_get_reg_dig_debug_sel(data)                            ((0xF8000000&(data))>>27)


#define REGD66                                                        0xc94
#define REGD66_reg_addr                                               "0x98034c94"
#define REGD66_reg                                                    0x98034c94
#define REGD66_inst_addr                                              "0x0325"
#define REGD66_inst                                                   0x0325
#define REGD66_reg_p0_st_m_value_shift                                (0)
#define REGD66_reg_p0_st_m_value_mask                                 (0xFFFFFFFF)
#define REGD66_reg_p0_st_m_value(data)                                (0xFFFFFFFF&(data))
#define REGD66_get_reg_p0_st_m_value(data)                            (0xFFFFFFFF&(data))


#define REGD67                                                        0xc98
#define REGD67_reg_addr                                               "0x98034c98"
#define REGD67_reg                                                    0x98034c98
#define REGD67_inst_addr                                              "0x0326"
#define REGD67_inst                                                   0x0326
#define REGD67_reg_p1_st_m_value_shift                                (0)
#define REGD67_reg_p1_st_m_value_mask                                 (0xFFFFFFFF)
#define REGD67_reg_p1_st_m_value(data)                                (0xFFFFFFFF&(data))
#define REGD67_get_reg_p1_st_m_value(data)                            (0xFFFFFFFF&(data))


#define REGD68                                                        0xc9c
#define REGD68_reg_addr                                               "0x98034c9c"
#define REGD68_reg                                                    0x98034c9c
#define REGD68_inst_addr                                              "0x0327"
#define REGD68_inst                                                   0x0327
#define REGD68_reg_p2_st_m_value_shift                                (0)
#define REGD68_reg_p2_st_m_value_mask                                 (0xFFFFFFFF)
#define REGD68_reg_p2_st_m_value(data)                                (0xFFFFFFFF&(data))
#define REGD68_get_reg_p2_st_m_value(data)                            (0xFFFFFFFF&(data))


#define REGD69                                                        0xca0
#define REGD69_reg_addr                                               "0x98034ca0"
#define REGD69_reg                                                    0x98034ca0
#define REGD69_inst_addr                                              "0x0328"
#define REGD69_inst                                                   0x0328
#define REGD69_reg_p3_st_m_value_shift                                (0)
#define REGD69_reg_p3_st_m_value_mask                                 (0xFFFFFFFF)
#define REGD69_reg_p3_st_m_value(data)                                (0xFFFFFFFF&(data))
#define REGD69_get_reg_p3_st_m_value(data)                            (0xFFFFFFFF&(data))


#define REGD70                                                        0xca4
#define REGD70_reg_addr                                               "0x98034ca4"
#define REGD70_reg                                                    0x98034ca4
#define REGD70_inst_addr                                              "0x0329"
#define REGD70_inst                                                   0x0329
#define REGD70_reg_eye_monitor_ck_sel_shift                           (20)
#define REGD70_eye_monitor_dout_shift                                 (0)
#define REGD70_reg_eye_monitor_ck_sel_mask                            (0x00300000)
#define REGD70_eye_monitor_dout_mask                                  (0x0000FFFF)
#define REGD70_reg_eye_monitor_ck_sel(data)                           (0x00300000&((data)<<20))
#define REGD70_eye_monitor_dout(data)                                 (0x0000FFFF&(data))
#define REGD70_get_reg_eye_monitor_ck_sel(data)                       ((0x00300000&(data))>>20)
#define REGD70_get_eye_monitor_dout(data)                             (0x0000FFFF&(data))


#define REGD71                                                        0xca8
#define REGD71_reg_addr                                               "0x98034ca8"
#define REGD71_reg                                                    0x98034ca8
#define REGD71_inst_addr                                              "0x032A"
#define REGD71_inst                                                   0x032A
#define REGD71_reg_p0_st_m_value_g_shift                              (0)
#define REGD71_reg_p0_st_m_value_g_mask                               (0xFFFFFFFF)
#define REGD71_reg_p0_st_m_value_g(data)                              (0xFFFFFFFF&(data))
#define REGD71_get_reg_p0_st_m_value_g(data)                          (0xFFFFFFFF&(data))


#define REGD72                                                        0xcac
#define REGD72_reg_addr                                               "0x98034cac"
#define REGD72_reg                                                    0x98034cac
#define REGD72_inst_addr                                              "0x032B"
#define REGD72_inst                                                   0x032B
#define REGD72_reg_p1_st_m_value_g_shift                              (0)
#define REGD72_reg_p1_st_m_value_g_mask                               (0xFFFFFFFF)
#define REGD72_reg_p1_st_m_value_g(data)                              (0xFFFFFFFF&(data))
#define REGD72_get_reg_p1_st_m_value_g(data)                          (0xFFFFFFFF&(data))


#define REGD73                                                        0xcb0
#define REGD73_reg_addr                                               "0x98034cb0"
#define REGD73_reg                                                    0x98034cb0
#define REGD73_inst_addr                                              "0x032C"
#define REGD73_inst                                                   0x032C
#define REGD73_reg_p2_st_m_value_g_shift                              (0)
#define REGD73_reg_p2_st_m_value_g_mask                               (0xFFFFFFFF)
#define REGD73_reg_p2_st_m_value_g(data)                              (0xFFFFFFFF&(data))
#define REGD73_get_reg_p2_st_m_value_g(data)                          (0xFFFFFFFF&(data))


#define REGD74                                                        0xcb4
#define REGD74_reg_addr                                               "0x98034cb4"
#define REGD74_reg                                                    0x98034cb4
#define REGD74_inst_addr                                              "0x032D"
#define REGD74_inst                                                   0x032D
#define REGD74_reg_p3_st_m_value_g_shift                              (0)
#define REGD74_reg_p3_st_m_value_g_mask                               (0xFFFFFFFF)
#define REGD74_reg_p3_st_m_value_g(data)                              (0xFFFFFFFF&(data))
#define REGD74_get_reg_p3_st_m_value_g(data)                          (0xFFFFFFFF&(data))


#define REGD75                                                        0xcb8
#define REGD75_reg_addr                                               "0x98034cb8"
#define REGD75_reg                                                    0x98034cb8
#define REGD75_inst_addr                                              "0x032E"
#define REGD75_inst                                                   0x032E
#define REGD75_reg_p0_st_m_value_b_shift                              (0)
#define REGD75_reg_p0_st_m_value_b_mask                               (0xFFFFFFFF)
#define REGD75_reg_p0_st_m_value_b(data)                              (0xFFFFFFFF&(data))
#define REGD75_get_reg_p0_st_m_value_b(data)                          (0xFFFFFFFF&(data))


#define REGD76                                                        0xcbc
#define REGD76_reg_addr                                               "0x98034cbc"
#define REGD76_reg                                                    0x98034cbc
#define REGD76_inst_addr                                              "0x032F"
#define REGD76_inst                                                   0x032F
#define REGD76_reg_p1_st_m_value_b_shift                              (0)
#define REGD76_reg_p1_st_m_value_b_mask                               (0xFFFFFFFF)
#define REGD76_reg_p1_st_m_value_b(data)                              (0xFFFFFFFF&(data))
#define REGD76_get_reg_p1_st_m_value_b(data)                          (0xFFFFFFFF&(data))


#define REGD77                                                        0xcc0
#define REGD77_reg_addr                                               "0x98034cc0"
#define REGD77_reg                                                    0x98034cc0
#define REGD77_inst_addr                                              "0x0330"
#define REGD77_inst                                                   0x0330
#define REGD77_reg_p2_st_m_value_b_shift                              (0)
#define REGD77_reg_p2_st_m_value_b_mask                               (0xFFFFFFFF)
#define REGD77_reg_p2_st_m_value_b(data)                              (0xFFFFFFFF&(data))
#define REGD77_get_reg_p2_st_m_value_b(data)                          (0xFFFFFFFF&(data))


#define REGD78                                                        0xcc4
#define REGD78_reg_addr                                               "0x98034cc4"
#define REGD78_reg                                                    0x98034cc4
#define REGD78_inst_addr                                              "0x0331"
#define REGD78_inst                                                   0x0331
#define REGD78_reg_p3_st_m_value_b_shift                              (0)
#define REGD78_reg_p3_st_m_value_b_mask                               (0xFFFFFFFF)
#define REGD78_reg_p3_st_m_value_b(data)                              (0xFFFFFFFF&(data))
#define REGD78_get_reg_p3_st_m_value_b(data)                          (0xFFFFFFFF&(data))


#define REGD79                                                        0xcc8
#define REGD79_reg_addr                                               "0x98034cc8"
#define REGD79_reg                                                    0x98034cc8
#define REGD79_inst_addr                                              "0x0332"
#define REGD79_inst                                                   0x0332
#define REGD79_reg_p0_enable_one_zero_r_shift                         (18)
#define REGD79_reg_p0_prbs_invs_r_shift                               (17)
#define REGD79_reg_p0_pattern_sel_r_shift                             (16)
#define REGD79_p0_pkt_count_r_shift                                   (8)
#define REGD79_p0_err_count_r_shift                                   (0)
#define REGD79_reg_p0_enable_one_zero_r_mask                          (0x00040000)
#define REGD79_reg_p0_prbs_invs_r_mask                                (0x00020000)
#define REGD79_reg_p0_pattern_sel_r_mask                              (0x00010000)
#define REGD79_p0_pkt_count_r_mask                                    (0x0000FF00)
#define REGD79_p0_err_count_r_mask                                    (0x000000FF)
#define REGD79_reg_p0_enable_one_zero_r(data)                         (0x00040000&((data)<<18))
#define REGD79_reg_p0_prbs_invs_r(data)                               (0x00020000&((data)<<17))
#define REGD79_reg_p0_pattern_sel_r(data)                             (0x00010000&((data)<<16))
#define REGD79_p0_pkt_count_r(data)                                   (0x0000FF00&((data)<<8))
#define REGD79_p0_err_count_r(data)                                   (0x000000FF&(data))
#define REGD79_get_reg_p0_enable_one_zero_r(data)                     ((0x00040000&(data))>>18)
#define REGD79_get_reg_p0_prbs_invs_r(data)                           ((0x00020000&(data))>>17)
#define REGD79_get_reg_p0_pattern_sel_r(data)                         ((0x00010000&(data))>>16)
#define REGD79_get_p0_pkt_count_r(data)                               ((0x0000FF00&(data))>>8)
#define REGD79_get_p0_err_count_r(data)                               (0x000000FF&(data))


#define REGD80                                                        0xccc
#define REGD80_reg_addr                                               "0x98034ccc"
#define REGD80_reg                                                    0x98034ccc
#define REGD80_inst_addr                                              "0x0333"
#define REGD80_inst                                                   0x0333
#define REGD80_reg_p0_enable_one_zero_g_shift                         (18)
#define REGD80_reg_p0_prbs_invs_g_shift                               (17)
#define REGD80_reg_p0_pattern_sel_g_shift                             (16)
#define REGD80_p0_pkt_count_g_shift                                   (8)
#define REGD80_p0_err_count_g_shift                                   (0)
#define REGD80_reg_p0_enable_one_zero_g_mask                          (0x00040000)
#define REGD80_reg_p0_prbs_invs_g_mask                                (0x00020000)
#define REGD80_reg_p0_pattern_sel_g_mask                              (0x00010000)
#define REGD80_p0_pkt_count_g_mask                                    (0x0000FF00)
#define REGD80_p0_err_count_g_mask                                    (0x000000FF)
#define REGD80_reg_p0_enable_one_zero_g(data)                         (0x00040000&((data)<<18))
#define REGD80_reg_p0_prbs_invs_g(data)                               (0x00020000&((data)<<17))
#define REGD80_reg_p0_pattern_sel_g(data)                             (0x00010000&((data)<<16))
#define REGD80_p0_pkt_count_g(data)                                   (0x0000FF00&((data)<<8))
#define REGD80_p0_err_count_g(data)                                   (0x000000FF&(data))
#define REGD80_get_reg_p0_enable_one_zero_g(data)                     ((0x00040000&(data))>>18)
#define REGD80_get_reg_p0_prbs_invs_g(data)                           ((0x00020000&(data))>>17)
#define REGD80_get_reg_p0_pattern_sel_g(data)                         ((0x00010000&(data))>>16)
#define REGD80_get_p0_pkt_count_g(data)                               ((0x0000FF00&(data))>>8)
#define REGD80_get_p0_err_count_g(data)                               (0x000000FF&(data))


#define REGD81                                                        0xcd0
#define REGD81_reg_addr                                               "0x98034cd0"
#define REGD81_reg                                                    0x98034cd0
#define REGD81_inst_addr                                              "0x0334"
#define REGD81_inst                                                   0x0334
#define REGD81_reg_p0_enable_one_zero_b_shift                         (18)
#define REGD81_reg_p0_prbs_invs_b_shift                               (17)
#define REGD81_reg_p0_pattern_sel_b_shift                             (16)
#define REGD81_p0_pkt_count_b_shift                                   (8)
#define REGD81_p0_err_count_b_shift                                   (0)
#define REGD81_reg_p0_enable_one_zero_b_mask                          (0x00040000)
#define REGD81_reg_p0_prbs_invs_b_mask                                (0x00020000)
#define REGD81_reg_p0_pattern_sel_b_mask                              (0x00010000)
#define REGD81_p0_pkt_count_b_mask                                    (0x0000FF00)
#define REGD81_p0_err_count_b_mask                                    (0x000000FF)
#define REGD81_reg_p0_enable_one_zero_b(data)                         (0x00040000&((data)<<18))
#define REGD81_reg_p0_prbs_invs_b(data)                               (0x00020000&((data)<<17))
#define REGD81_reg_p0_pattern_sel_b(data)                             (0x00010000&((data)<<16))
#define REGD81_p0_pkt_count_b(data)                                   (0x0000FF00&((data)<<8))
#define REGD81_p0_err_count_b(data)                                   (0x000000FF&(data))
#define REGD81_get_reg_p0_enable_one_zero_b(data)                     ((0x00040000&(data))>>18)
#define REGD81_get_reg_p0_prbs_invs_b(data)                           ((0x00020000&(data))>>17)
#define REGD81_get_reg_p0_pattern_sel_b(data)                         ((0x00010000&(data))>>16)
#define REGD81_get_p0_pkt_count_b(data)                               ((0x0000FF00&(data))>>8)
#define REGD81_get_p0_err_count_b(data)                               (0x000000FF&(data))


#define REGD82                                                        0xcd4
#define REGD82_reg_addr                                               "0x98034cd4"
#define REGD82_reg                                                    0x98034cd4
#define REGD82_inst_addr                                              "0x0335"
#define REGD82_inst                                                   0x0335
#define REGD82_reg_p1_enable_one_zero_r_shift                         (18)
#define REGD82_reg_p1_prbs_invs_r_shift                               (17)
#define REGD82_reg_p1_pattern_sel_r_shift                             (16)
#define REGD82_p1_pkt_count_r_shift                                   (8)
#define REGD82_p1_err_count_r_shift                                   (0)
#define REGD82_reg_p1_enable_one_zero_r_mask                          (0x00040000)
#define REGD82_reg_p1_prbs_invs_r_mask                                (0x00020000)
#define REGD82_reg_p1_pattern_sel_r_mask                              (0x00010000)
#define REGD82_p1_pkt_count_r_mask                                    (0x0000FF00)
#define REGD82_p1_err_count_r_mask                                    (0x000000FF)
#define REGD82_reg_p1_enable_one_zero_r(data)                         (0x00040000&((data)<<18))
#define REGD82_reg_p1_prbs_invs_r(data)                               (0x00020000&((data)<<17))
#define REGD82_reg_p1_pattern_sel_r(data)                             (0x00010000&((data)<<16))
#define REGD82_p1_pkt_count_r(data)                                   (0x0000FF00&((data)<<8))
#define REGD82_p1_err_count_r(data)                                   (0x000000FF&(data))
#define REGD82_get_reg_p1_enable_one_zero_r(data)                     ((0x00040000&(data))>>18)
#define REGD82_get_reg_p1_prbs_invs_r(data)                           ((0x00020000&(data))>>17)
#define REGD82_get_reg_p1_pattern_sel_r(data)                         ((0x00010000&(data))>>16)
#define REGD82_get_p1_pkt_count_r(data)                               ((0x0000FF00&(data))>>8)
#define REGD82_get_p1_err_count_r(data)                               (0x000000FF&(data))


#define REGD83                                                        0xcd8
#define REGD83_reg_addr                                               "0x98034cd8"
#define REGD83_reg                                                    0x98034cd8
#define REGD83_inst_addr                                              "0x0336"
#define REGD83_inst                                                   0x0336
#define REGD83_reg_p1_enable_one_zero_g_shift                         (18)
#define REGD83_reg_p1_prbs_invs_g_shift                               (17)
#define REGD83_reg_p1_pattern_sel_g_shift                             (16)
#define REGD83_p1_pkt_count_g_shift                                   (8)
#define REGD83_p1_err_count_g_shift                                   (0)
#define REGD83_reg_p1_enable_one_zero_g_mask                          (0x00040000)
#define REGD83_reg_p1_prbs_invs_g_mask                                (0x00020000)
#define REGD83_reg_p1_pattern_sel_g_mask                              (0x00010000)
#define REGD83_p1_pkt_count_g_mask                                    (0x0000FF00)
#define REGD83_p1_err_count_g_mask                                    (0x000000FF)
#define REGD83_reg_p1_enable_one_zero_g(data)                         (0x00040000&((data)<<18))
#define REGD83_reg_p1_prbs_invs_g(data)                               (0x00020000&((data)<<17))
#define REGD83_reg_p1_pattern_sel_g(data)                             (0x00010000&((data)<<16))
#define REGD83_p1_pkt_count_g(data)                                   (0x0000FF00&((data)<<8))
#define REGD83_p1_err_count_g(data)                                   (0x000000FF&(data))
#define REGD83_get_reg_p1_enable_one_zero_g(data)                     ((0x00040000&(data))>>18)
#define REGD83_get_reg_p1_prbs_invs_g(data)                           ((0x00020000&(data))>>17)
#define REGD83_get_reg_p1_pattern_sel_g(data)                         ((0x00010000&(data))>>16)
#define REGD83_get_p1_pkt_count_g(data)                               ((0x0000FF00&(data))>>8)
#define REGD83_get_p1_err_count_g(data)                               (0x000000FF&(data))


#define REGD84                                                        0xcdc
#define REGD84_reg_addr                                               "0x98034cdc"
#define REGD84_reg                                                    0x98034cdc
#define REGD84_inst_addr                                              "0x0337"
#define REGD84_inst                                                   0x0337
#define REGD84_reg_p1_enable_one_zero_b_shift                         (18)
#define REGD84_reg_p1_prbs_invs_b_shift                               (17)
#define REGD84_reg_p1_pattern_sel_b_shift                             (16)
#define REGD84_p1_pkt_count_b_shift                                   (8)
#define REGD84_p1_err_count_b_shift                                   (0)
#define REGD84_reg_p1_enable_one_zero_b_mask                          (0x00040000)
#define REGD84_reg_p1_prbs_invs_b_mask                                (0x00020000)
#define REGD84_reg_p1_pattern_sel_b_mask                              (0x00010000)
#define REGD84_p1_pkt_count_b_mask                                    (0x0000FF00)
#define REGD84_p1_err_count_b_mask                                    (0x000000FF)
#define REGD84_reg_p1_enable_one_zero_b(data)                         (0x00040000&((data)<<18))
#define REGD84_reg_p1_prbs_invs_b(data)                               (0x00020000&((data)<<17))
#define REGD84_reg_p1_pattern_sel_b(data)                             (0x00010000&((data)<<16))
#define REGD84_p1_pkt_count_b(data)                                   (0x0000FF00&((data)<<8))
#define REGD84_p1_err_count_b(data)                                   (0x000000FF&(data))
#define REGD84_get_reg_p1_enable_one_zero_b(data)                     ((0x00040000&(data))>>18)
#define REGD84_get_reg_p1_prbs_invs_b(data)                           ((0x00020000&(data))>>17)
#define REGD84_get_reg_p1_pattern_sel_b(data)                         ((0x00010000&(data))>>16)
#define REGD84_get_p1_pkt_count_b(data)                               ((0x0000FF00&(data))>>8)
#define REGD84_get_p1_err_count_b(data)                               (0x000000FF&(data))


#define REGD85                                                        0xce0
#define REGD85_reg_addr                                               "0x98034ce0"
#define REGD85_reg                                                    0x98034ce0
#define REGD85_inst_addr                                              "0x0338"
#define REGD85_inst                                                   0x0338
#define REGD85_reg_p2_enable_one_zero_r_shift                         (18)
#define REGD85_reg_p2_prbs_invs_r_shift                               (17)
#define REGD85_reg_p2_pattern_sel_r_shift                             (16)
#define REGD85_p2_pkt_count_r_shift                                   (8)
#define REGD85_p2_err_count_r_shift                                   (0)
#define REGD85_reg_p2_enable_one_zero_r_mask                          (0x00040000)
#define REGD85_reg_p2_prbs_invs_r_mask                                (0x00020000)
#define REGD85_reg_p2_pattern_sel_r_mask                              (0x00010000)
#define REGD85_p2_pkt_count_r_mask                                    (0x0000FF00)
#define REGD85_p2_err_count_r_mask                                    (0x000000FF)
#define REGD85_reg_p2_enable_one_zero_r(data)                         (0x00040000&((data)<<18))
#define REGD85_reg_p2_prbs_invs_r(data)                               (0x00020000&((data)<<17))
#define REGD85_reg_p2_pattern_sel_r(data)                             (0x00010000&((data)<<16))
#define REGD85_p2_pkt_count_r(data)                                   (0x0000FF00&((data)<<8))
#define REGD85_p2_err_count_r(data)                                   (0x000000FF&(data))
#define REGD85_get_reg_p2_enable_one_zero_r(data)                     ((0x00040000&(data))>>18)
#define REGD85_get_reg_p2_prbs_invs_r(data)                           ((0x00020000&(data))>>17)
#define REGD85_get_reg_p2_pattern_sel_r(data)                         ((0x00010000&(data))>>16)
#define REGD85_get_p2_pkt_count_r(data)                               ((0x0000FF00&(data))>>8)
#define REGD85_get_p2_err_count_r(data)                               (0x000000FF&(data))


#define REGD86                                                        0xce4
#define REGD86_reg_addr                                               "0x98034ce4"
#define REGD86_reg                                                    0x98034ce4
#define REGD86_inst_addr                                              "0x0339"
#define REGD86_inst                                                   0x0339
#define REGD86_reg_p2_enable_one_zero_g_shift                         (18)
#define REGD86_reg_p2_prbs_invs_g_shift                               (17)
#define REGD86_reg_p2_pattern_sel_g_shift                             (16)
#define REGD86_p2_pkt_count_g_shift                                   (8)
#define REGD86_p2_err_count_g_shift                                   (0)
#define REGD86_reg_p2_enable_one_zero_g_mask                          (0x00040000)
#define REGD86_reg_p2_prbs_invs_g_mask                                (0x00020000)
#define REGD86_reg_p2_pattern_sel_g_mask                              (0x00010000)
#define REGD86_p2_pkt_count_g_mask                                    (0x0000FF00)
#define REGD86_p2_err_count_g_mask                                    (0x000000FF)
#define REGD86_reg_p2_enable_one_zero_g(data)                         (0x00040000&((data)<<18))
#define REGD86_reg_p2_prbs_invs_g(data)                               (0x00020000&((data)<<17))
#define REGD86_reg_p2_pattern_sel_g(data)                             (0x00010000&((data)<<16))
#define REGD86_p2_pkt_count_g(data)                                   (0x0000FF00&((data)<<8))
#define REGD86_p2_err_count_g(data)                                   (0x000000FF&(data))
#define REGD86_get_reg_p2_enable_one_zero_g(data)                     ((0x00040000&(data))>>18)
#define REGD86_get_reg_p2_prbs_invs_g(data)                           ((0x00020000&(data))>>17)
#define REGD86_get_reg_p2_pattern_sel_g(data)                         ((0x00010000&(data))>>16)
#define REGD86_get_p2_pkt_count_g(data)                               ((0x0000FF00&(data))>>8)
#define REGD86_get_p2_err_count_g(data)                               (0x000000FF&(data))


#define REGD87                                                        0xce8
#define REGD87_reg_addr                                               "0x98034ce8"
#define REGD87_reg                                                    0x98034ce8
#define REGD87_inst_addr                                              "0x033A"
#define REGD87_inst                                                   0x033A
#define REGD87_reg_p2_enable_one_zero_b_shift                         (18)
#define REGD87_reg_p2_prbs_invs_b_shift                               (17)
#define REGD87_reg_p2_pattern_sel_b_shift                             (16)
#define REGD87_p2_pkt_count_b_shift                                   (8)
#define REGD87_p2_err_count_b_shift                                   (0)
#define REGD87_reg_p2_enable_one_zero_b_mask                          (0x00040000)
#define REGD87_reg_p2_prbs_invs_b_mask                                (0x00020000)
#define REGD87_reg_p2_pattern_sel_b_mask                              (0x00010000)
#define REGD87_p2_pkt_count_b_mask                                    (0x0000FF00)
#define REGD87_p2_err_count_b_mask                                    (0x000000FF)
#define REGD87_reg_p2_enable_one_zero_b(data)                         (0x00040000&((data)<<18))
#define REGD87_reg_p2_prbs_invs_b(data)                               (0x00020000&((data)<<17))
#define REGD87_reg_p2_pattern_sel_b(data)                             (0x00010000&((data)<<16))
#define REGD87_p2_pkt_count_b(data)                                   (0x0000FF00&((data)<<8))
#define REGD87_p2_err_count_b(data)                                   (0x000000FF&(data))
#define REGD87_get_reg_p2_enable_one_zero_b(data)                     ((0x00040000&(data))>>18)
#define REGD87_get_reg_p2_prbs_invs_b(data)                           ((0x00020000&(data))>>17)
#define REGD87_get_reg_p2_pattern_sel_b(data)                         ((0x00010000&(data))>>16)
#define REGD87_get_p2_pkt_count_b(data)                               ((0x0000FF00&(data))>>8)
#define REGD87_get_p2_err_count_b(data)                               (0x000000FF&(data))


#define REGD88                                                        0xcec
#define REGD88_reg_addr                                               "0x98034cec"
#define REGD88_reg                                                    0x98034cec
#define REGD88_inst_addr                                              "0x033B"
#define REGD88_inst                                                   0x033B
#define REGD88_reg_p3_enable_one_zero_r_shift                         (18)
#define REGD88_reg_p3_prbs_invs_r_shift                               (17)
#define REGD88_reg_p3_pattern_sel_r_shift                             (16)
#define REGD88_p3_pkt_count_r_shift                                   (8)
#define REGD88_p3_err_count_r_shift                                   (0)
#define REGD88_reg_p3_enable_one_zero_r_mask                          (0x00040000)
#define REGD88_reg_p3_prbs_invs_r_mask                                (0x00020000)
#define REGD88_reg_p3_pattern_sel_r_mask                              (0x00010000)
#define REGD88_p3_pkt_count_r_mask                                    (0x0000FF00)
#define REGD88_p3_err_count_r_mask                                    (0x000000FF)
#define REGD88_reg_p3_enable_one_zero_r(data)                         (0x00040000&((data)<<18))
#define REGD88_reg_p3_prbs_invs_r(data)                               (0x00020000&((data)<<17))
#define REGD88_reg_p3_pattern_sel_r(data)                             (0x00010000&((data)<<16))
#define REGD88_p3_pkt_count_r(data)                                   (0x0000FF00&((data)<<8))
#define REGD88_p3_err_count_r(data)                                   (0x000000FF&(data))
#define REGD88_get_reg_p3_enable_one_zero_r(data)                     ((0x00040000&(data))>>18)
#define REGD88_get_reg_p3_prbs_invs_r(data)                           ((0x00020000&(data))>>17)
#define REGD88_get_reg_p3_pattern_sel_r(data)                         ((0x00010000&(data))>>16)
#define REGD88_get_p3_pkt_count_r(data)                               ((0x0000FF00&(data))>>8)
#define REGD88_get_p3_err_count_r(data)                               (0x000000FF&(data))


#define REGD89                                                        0xcf0
#define REGD89_reg_addr                                               "0x98034cf0"
#define REGD89_reg                                                    0x98034cf0
#define REGD89_inst_addr                                              "0x033C"
#define REGD89_inst                                                   0x033C
#define REGD89_reg_p3_enable_one_zero_g_shift                         (18)
#define REGD89_reg_p3_prbs_invs_g_shift                               (17)
#define REGD89_reg_p3_pattern_sel_g_shift                             (16)
#define REGD89_p3_pkt_count_g_shift                                   (8)
#define REGD89_p3_err_count_g_shift                                   (0)
#define REGD89_reg_p3_enable_one_zero_g_mask                          (0x00040000)
#define REGD89_reg_p3_prbs_invs_g_mask                                (0x00020000)
#define REGD89_reg_p3_pattern_sel_g_mask                              (0x00010000)
#define REGD89_p3_pkt_count_g_mask                                    (0x0000FF00)
#define REGD89_p3_err_count_g_mask                                    (0x000000FF)
#define REGD89_reg_p3_enable_one_zero_g(data)                         (0x00040000&((data)<<18))
#define REGD89_reg_p3_prbs_invs_g(data)                               (0x00020000&((data)<<17))
#define REGD89_reg_p3_pattern_sel_g(data)                             (0x00010000&((data)<<16))
#define REGD89_p3_pkt_count_g(data)                                   (0x0000FF00&((data)<<8))
#define REGD89_p3_err_count_g(data)                                   (0x000000FF&(data))
#define REGD89_get_reg_p3_enable_one_zero_g(data)                     ((0x00040000&(data))>>18)
#define REGD89_get_reg_p3_prbs_invs_g(data)                           ((0x00020000&(data))>>17)
#define REGD89_get_reg_p3_pattern_sel_g(data)                         ((0x00010000&(data))>>16)
#define REGD89_get_p3_pkt_count_g(data)                               ((0x0000FF00&(data))>>8)
#define REGD89_get_p3_err_count_g(data)                               (0x000000FF&(data))


#define REGD90                                                        0xcf4
#define REGD90_reg_addr                                               "0x98034cf4"
#define REGD90_reg                                                    0x98034cf4
#define REGD90_inst_addr                                              "0x033D"
#define REGD90_inst                                                   0x033D
#define REGD90_reg_p3_enable_one_zero_b_shift                         (18)
#define REGD90_reg_p3_prbs_invs_b_shift                               (17)
#define REGD90_reg_p3_pattern_sel_b_shift                             (16)
#define REGD90_p3_pkt_count_b_shift                                   (8)
#define REGD90_p3_err_count_b_shift                                   (0)
#define REGD90_reg_p3_enable_one_zero_b_mask                          (0x00040000)
#define REGD90_reg_p3_prbs_invs_b_mask                                (0x00020000)
#define REGD90_reg_p3_pattern_sel_b_mask                              (0x00010000)
#define REGD90_p3_pkt_count_b_mask                                    (0x0000FF00)
#define REGD90_p3_err_count_b_mask                                    (0x000000FF)
#define REGD90_reg_p3_enable_one_zero_b(data)                         (0x00040000&((data)<<18))
#define REGD90_reg_p3_prbs_invs_b(data)                               (0x00020000&((data)<<17))
#define REGD90_reg_p3_pattern_sel_b(data)                             (0x00010000&((data)<<16))
#define REGD90_p3_pkt_count_b(data)                                   (0x0000FF00&((data)<<8))
#define REGD90_p3_err_count_b(data)                                   (0x000000FF&(data))
#define REGD90_get_reg_p3_enable_one_zero_b(data)                     ((0x00040000&(data))>>18)
#define REGD90_get_reg_p3_prbs_invs_b(data)                           ((0x00020000&(data))>>17)
#define REGD90_get_reg_p3_pattern_sel_b(data)                         ((0x00010000&(data))>>16)
#define REGD90_get_p3_pkt_count_b(data)                               ((0x0000FF00&(data))>>8)
#define REGD90_get_p3_err_count_b(data)                               (0x000000FF&(data))
#endif
