library ieee;
use ieee.std_logic_1164.all;
entity DUT is
   port(input_vector: in bit_vector(10 downto 0);
       	output_vector: out bit_vector(7 downto 0));
end entity;

architecture DutWrap of DUT is
   component sequence_generator_structural  is
     port (reset,clock: in std_logic;
y:out std_logic_vector(2 downto 0));
   end component;
begin
add_instance:sequence_generator_structural
port map (
reset=>input_vector(1),
clock=>input_vector(0),
y(2)=>output_vector(2),
y(2)=>output_vector(1),
y(2)=>output_vector(0));
end DutWrap;

