<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p236" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_236{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_236{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_236{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_236{left:69px;bottom:1083px;letter-spacing:0.12px;}
#t5_236{left:151px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_236{left:69px;bottom:1059px;letter-spacing:-0.13px;word-spacing:-1.31px;}
#t7_236{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#t8_236{left:69px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_236{left:69px;bottom:1008px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ta_236{left:69px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_236{left:69px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tc_236{left:69px;bottom:948px;}
#td_236{left:95px;bottom:952px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#te_236{left:95px;bottom:935px;letter-spacing:-0.33px;word-spacing:-0.3px;}
#tf_236{left:69px;bottom:909px;}
#tg_236{left:95px;bottom:912px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#th_236{left:69px;bottom:886px;}
#ti_236{left:95px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_236{left:69px;bottom:865px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tk_236{left:69px;bottom:848px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tl_236{left:69px;bottom:789px;letter-spacing:0.12px;}
#tm_236{left:151px;bottom:789px;letter-spacing:0.16px;}
#tn_236{left:69px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#to_236{left:69px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_236{left:69px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tq_236{left:69px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_236{left:69px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_236{left:69px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_236{left:69px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tu_236{left:69px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_236{left:69px;bottom:608px;letter-spacing:-0.13px;}
#tw_236{left:95px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_236{left:95px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ty_236{left:69px;bottom:567px;letter-spacing:-0.15px;}
#tz_236{left:95px;bottom:567px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t10_236{left:95px;bottom:550px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t11_236{left:95px;bottom:533px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t12_236{left:95px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_236{left:69px;bottom:492px;letter-spacing:-0.14px;}
#t14_236{left:95px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_236{left:95px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t16_236{left:396px;bottom:475px;letter-spacing:-0.18px;}
#t17_236{left:435px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t18_236{left:95px;bottom:458px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#t19_236{left:95px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_236{left:95px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_236{left:69px;bottom:400px;letter-spacing:-0.13px;}
#t1c_236{left:95px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_236{left:95px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_236{left:69px;bottom:359px;letter-spacing:-0.13px;}
#t1f_236{left:95px;bottom:359px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1g_236{left:69px;bottom:334px;letter-spacing:-0.16px;}
#t1h_236{left:95px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_236{left:95px;bottom:318px;letter-spacing:-0.41px;}
#t1j_236{left:69px;bottom:293px;letter-spacing:-0.14px;}
#t1k_236{left:95px;bottom:293px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1l_236{left:95px;bottom:276px;letter-spacing:-0.15px;}
#t1m_236{left:69px;bottom:252px;letter-spacing:-0.13px;}
#t1n_236{left:95px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_236{left:95px;bottom:235px;letter-spacing:-0.41px;}
#t1p_236{left:69px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1q_236{left:69px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1r_236{left:69px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_236{left:69px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#t1t_236{left:69px;bottom:136px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1u_236{left:69px;bottom:119px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_236{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_236{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_236{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_236{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_236{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_236{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts236" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg236Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg236" style="-webkit-user-select: none;"><object width="935" height="1210" data="236/236.svg" type="image/svg+xml" id="pdf236" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_236" class="t s1_236">8-32 </span><span id="t2_236" class="t s1_236">Vol. 1 </span>
<span id="t3_236" class="t s2_236">PROGRAMMING WITH THE X87 FPU </span>
<span id="t4_236" class="t s3_236">8.7.1 </span><span id="t5_236" class="t s3_236">Native Mode </span>
<span id="t6_236" class="t s4_236">The native mode for handling floating-point exceptions is selected by setting CR0.NE[bit 5] to 1. In this mode, if the </span>
<span id="t7_236" class="t s4_236">x87 FPU detects an exception condition while executing a floating-point instruction and the exception is unmasked </span>
<span id="t8_236" class="t s4_236">(the mask bit for the exception is cleared), the x87 FPU sets the flag for the exception and the ES flag in the x87 </span>
<span id="t9_236" class="t s4_236">FPU status word. It then invokes the software exception handler through the floating-point-error exception (#MF, </span>
<span id="ta_236" class="t s4_236">exception vector 16), immediately before execution of any of the following instructions in the processor’s instruc- </span>
<span id="tb_236" class="t s4_236">tion stream: </span>
<span id="tc_236" class="t s5_236">• </span><span id="td_236" class="t s4_236">The next floating-point instruction, unless it is one of the non-waiting instructions (FNINIT, FNCLEX, FNSTSW, </span>
<span id="te_236" class="t s4_236">FNSTCW, FNSTENV, and FNSAVE). </span>
<span id="tf_236" class="t s5_236">• </span><span id="tg_236" class="t s4_236">The next WAIT/FWAIT instruction. </span>
<span id="th_236" class="t s5_236">• </span><span id="ti_236" class="t s4_236">The next MMX instruction. </span>
<span id="tj_236" class="t s4_236">If the next floating-point instruction in the instruction stream is a non-waiting instruction, the x87 FPU executes the </span>
<span id="tk_236" class="t s4_236">instruction without invoking the software exception handler. </span>
<span id="tl_236" class="t s3_236">8.7.2 </span><span id="tm_236" class="t s3_236">MS-DOS* Compatibility Sub-mode </span>
<span id="tn_236" class="t s4_236">If CR0.NE[bit 5] is 0, the MS-DOS compatibility mode for handling floating-point exceptions is selected. In this </span>
<span id="to_236" class="t s4_236">mode, the software exception handler for floating-point exceptions is invoked externally using the processor’s </span>
<span id="tp_236" class="t s4_236">FERR#, INTR, and IGNNE# pins. This method of reporting floating-point errors and invoking an exception handler </span>
<span id="tq_236" class="t s4_236">is provided to support the floating-point exception handling mechanism used in PC systems that are running the </span>
<span id="tr_236" class="t s4_236">MS-DOS or Windows* 95 operating system. </span>
<span id="ts_236" class="t s4_236">Using FERR# and IGNNE# to handle floating-point exception is deprecated by modern operating systems, this </span>
<span id="tt_236" class="t s4_236">approach also limits newer processors to operate with one logical processor active. </span>
<span id="tu_236" class="t s4_236">The MS-DOS compatibility mode is typically used as follows to invoke the floating-point exception handler: </span>
<span id="tv_236" class="t s4_236">1. </span><span id="tw_236" class="t s4_236">If the x87 FPU detects an unmasked floating-point exception, it sets the flag for the exception and the ES flag </span>
<span id="tx_236" class="t s4_236">in the x87 FPU status word. </span>
<span id="ty_236" class="t s4_236">2. </span><span id="tz_236" class="t s4_236">If the IGNNE# pin is deasserted, the x87 FPU then asserts the FERR# pin either immediately, or else delayed </span>
<span id="t10_236" class="t s4_236">(deferred) until just before the execution of the next waiting floating-point instruction or MMX instruction. </span>
<span id="t11_236" class="t s4_236">Whether the FERR# pin is asserted immediately or delayed depends on the type of processor, the instruction, </span>
<span id="t12_236" class="t s4_236">and the type of exception. </span>
<span id="t13_236" class="t s4_236">3. </span><span id="t14_236" class="t s4_236">If a preceding floating-point instruction has set the exception flag for an unmasked x87 FPU exception, the </span>
<span id="t15_236" class="t s4_236">processor freezes just before executing the </span><span id="t16_236" class="t s6_236">next </span><span id="t17_236" class="t s4_236">WAIT instruction, waiting floating-point instruction, or MMX </span>
<span id="t18_236" class="t s4_236">instruction. Whether the FERR# pin was asserted at the preceding floating-point instruction or is just now being </span>
<span id="t19_236" class="t s4_236">asserted, the freezing of the processor assures that the x87 FPU exception handler will be invoked before the </span>
<span id="t1a_236" class="t s4_236">new floating-point (or MMX) instruction gets executed. </span>
<span id="t1b_236" class="t s4_236">4. </span><span id="t1c_236" class="t s4_236">The FERR# pin is connected through external hardware to IRQ13 of a cascaded, programmable interrupt </span>
<span id="t1d_236" class="t s4_236">controller (PIC). When the FERR# pin is asserted, the PIC is programmed to generate an interrupt 75H. </span>
<span id="t1e_236" class="t s4_236">5. </span><span id="t1f_236" class="t s4_236">The PIC asserts the INTR pin on the processor to signal the interrupt 75H. </span>
<span id="t1g_236" class="t s4_236">6. </span><span id="t1h_236" class="t s4_236">The BIOS for the PC system handles the interrupt 75H by branching to the interrupt 02H (NMI) interrupt </span>
<span id="t1i_236" class="t s4_236">handler. </span>
<span id="t1j_236" class="t s4_236">7. </span><span id="t1k_236" class="t s4_236">The interrupt 02H handler determines if the interrupt is the result of an NMI interrupt or a floating-point </span>
<span id="t1l_236" class="t s4_236">exception. </span>
<span id="t1m_236" class="t s4_236">8. </span><span id="t1n_236" class="t s4_236">If a floating-point exception is detected, the interrupt 02H handler branches to the floating-point exception </span>
<span id="t1o_236" class="t s4_236">handler. </span>
<span id="t1p_236" class="t s4_236">If the IGNNE# pin is asserted, the processor ignores floating-point error conditions. This pin is provided to inhibit </span>
<span id="t1q_236" class="t s4_236">floating-point exceptions from being generated while the floating-point exception handler is servicing a previously </span>
<span id="t1r_236" class="t s4_236">signaled floating-point exception. </span>
<span id="t1s_236" class="t s4_236">Appendix D, “Guidelines for Writing SIMD Floating-Point Exception Handlers,” describes the MS-DOS compatibility </span>
<span id="t1t_236" class="t s4_236">mode in much greater detail. This mode is somewhat more complicated in the Intel486 and Pentium processor </span>
<span id="t1u_236" class="t s4_236">implementations, as described in Appendix D. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
