Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto fcf3839a81724d0695d79f3eb09b49eb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot us_arm_control_tb_behav xil_defaultlib.us_arm_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 64 for port 'echo_pulse_ff' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/bd/us_arm_control/hdl/us_arm_control_wrapper.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'delay_ff' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/bd/us_arm_control/hdl/us_arm_control_wrapper.v:67]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 64 for port 'counter_ff' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/bd/us_arm_control/hdl/us_arm_control_wrapper.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/bd/us_arm_control/hdl/us_arm_control_wrapper.v" Line 1. Module us_arm_control_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v" Line 1. Module arm_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v" Line 34. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v" Line 55. Module rotate_arm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v" Line 1. Module us_sensor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.rotate_arm
Compiling module xil_defaultlib.arm_controller
Compiling module xil_defaultlib.us_sensor
Compiling module xil_defaultlib.us_arm_control_wrapper
Compiling module xil_defaultlib.us_arm_control_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot us_arm_control_tb_behav
