

================================================================
== Vivado HLS Report for 'stream_out_data_l0'
================================================================
* Date:           Tue May 10 21:15:48 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.444 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      964| 4.000 ns | 3.856 us |    1|  964|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      962|      962|         4|          1|          1|   960|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    195|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     63|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        0|      -|     182|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     182|    374|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |ultra_net_mux_42_ocq_U85  |ultra_net_mux_42_ocq  |        0|      0|  0|  21|    0|
    |ultra_net_mux_42_ocq_U86  |ultra_net_mux_42_ocq  |        0|      0|  0|  21|    0|
    |ultra_net_mux_42_ocq_U87  |ultra_net_mux_42_ocq  |        0|      0|  0|  21|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |Total                     |                      |        0|      0|  0|  63|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln45_fu_242_p2                |     +    |      0|  0|  17|          10|           1|
    |add_ln51_fu_285_p2                |     +    |      0|  0|  16|           9|           9|
    |c_fu_248_p2                       |     +    |      0|  0|  16|           9|           1|
    |kc_fu_276_p2                      |     +    |      0|  0|   9|           2|           1|
    |ret_V_fu_216_p2                   |     +    |      0|  0|  18|          11|           2|
    |row_sel0_V_fu_200_p2              |     +    |      0|  0|   9|           2|           2|
    |row_sel2_V_fu_206_p2              |     +    |      0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln45_fu_236_p2               |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln46_fu_254_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_fu_230_p2              |   icmp   |      0|  0|  13|          10|           8|
    |select_ln45_fu_268_p3             |  select  |      0|  0|   9|           1|           9|
    |select_ln46_fu_260_p3             |  select  |      0|  0|   2|           1|           1|
    |v1_V_fu_344_p3                    |  select  |      0|  0|  24|           1|           1|
    |v2_V_fu_311_p3                    |  select  |      0|  0|  24|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 195|          76|          52|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_182_p4  |   9|          2|    9|         18|
    |c_0_reg_178                   |   9|          2|    9|         18|
    |indvar_flatten_reg_167        |   9|          2|   10|         20|
    |kc_0_reg_189                  |   9|          2|    2|          4|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  84|         18|   34|         70|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |c_0_reg_178              |   9|   0|    9|          0|
    |data1_V_reg_438          |  24|   0|   24|          0|
    |icmp_ln45_reg_388        |   1|   0|    1|          0|
    |icmp_ln879_reg_383       |   1|   0|    1|          0|
    |indvar_flatten_reg_167   |  10|   0|   10|          0|
    |kc_0_reg_189             |   2|   0|    2|          0|
    |row_sel0_V_reg_368       |   2|   0|    2|          0|
    |row_sel2_V_reg_373       |   2|   0|    2|          0|
    |select_ln45_reg_402      |   9|   0|    9|          0|
    |select_ln46_reg_397      |   2|   0|    2|          0|
    |tmp_5_reg_378            |   1|   0|    1|          0|
    |v1_V_reg_443             |  24|   0|   24|          0|
    |v2_V_reg_433             |  24|   0|   24|          0|
    |icmp_ln45_reg_388        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 182|  32|  119|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  stream_out_data_l0  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  stream_out_data_l0  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  stream_out_data_l0  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  stream_out_data_l0  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  stream_out_data_l0  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  stream_out_data_l0  | return value |
|out_V_V_din              | out |   72|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n           |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write            | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|row_buffer_0_V_address0  | out |    9|  ap_memory |    row_buffer_0_V    |     array    |
|row_buffer_0_V_ce0       | out |    1|  ap_memory |    row_buffer_0_V    |     array    |
|row_buffer_0_V_q0        |  in |   24|  ap_memory |    row_buffer_0_V    |     array    |
|row_buffer_1_V_address0  | out |    9|  ap_memory |    row_buffer_1_V    |     array    |
|row_buffer_1_V_ce0       | out |    1|  ap_memory |    row_buffer_1_V    |     array    |
|row_buffer_1_V_q0        |  in |   24|  ap_memory |    row_buffer_1_V    |     array    |
|row_buffer_2_V_address0  | out |    9|  ap_memory |    row_buffer_2_V    |     array    |
|row_buffer_2_V_ce0       | out |    1|  ap_memory |    row_buffer_2_V    |     array    |
|row_buffer_2_V_q0        |  in |   24|  ap_memory |    row_buffer_2_V    |     array    |
|row_buffer_3_V_address0  | out |    9|  ap_memory |    row_buffer_3_V    |     array    |
|row_buffer_3_V_ce0       | out |    1|  ap_memory |    row_buffer_3_V    |     array    |
|row_buffer_3_V_q0        |  in |   24|  ap_memory |    row_buffer_3_V    |     array    |
|skip_flag                |  in |    1|   ap_none  |       skip_flag      |    scalar    |
|outRowIdx_V              |  in |   10|   ap_none  |      outRowIdx_V     |    scalar    |
|centerRowBufferIdx_V     |  in |    2|   ap_none  | centerRowBufferIdx_V |    scalar    |
+-------------------------+-----+-----+------------+----------------------+--------------+

