{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661520975496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661520975496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 19:06:15 2022 " "Processing started: Fri Aug 26 19:06:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661520975496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661520975496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_4 -c Lab_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_4 -c Lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661520975496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661520975819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661520975819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file full_add.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-trivial " "Found design unit 1: halfadder-trivial" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Full_add.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982871 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder-trivial " "Found design unit 2: fulladder-trivial" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Full_add.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982871 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Full_add.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982871 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "Full_add.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Full_add.vhdl" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661520982871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Sub-Struct " "Found design unit 1: Add_Sub-Struct" {  } { { "Add_Sub.vhd" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Add_Sub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub " "Found entity 1: Add_Sub" {  } { { "Add_Sub.vhd" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Add_Sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661520982887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661520982887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 23 11 " "Found 23 design units, including 11 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3-Equations " "Found design unit 4: AND_3-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NAND_2-Equations " "Found design unit 5: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_2-Equations " "Found design unit 6: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_3-Equations " "Found design unit 7: OR_3-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_2-Equations " "Found design unit 8: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XOR_2-Equations " "Found design unit 9: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XNOR_2-Equations " "Found design unit 10: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 HALF_ADDER-Equations " "Found design unit 11: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 GT_9-Equations " "Found design unit 12: GT_9-Equations" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "4 NAND_2 " "Found entity 4: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_2 " "Found entity 5: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_3 " "Found entity 6: OR_3" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOR_2 " "Found entity 7: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "8 XOR_2 " "Found entity 8: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "9 XNOR_2 " "Found entity 9: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "10 HALF_ADDER " "Found entity 10: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "11 GT_9 " "Found entity 11: GT_9" {  } { { "Gates.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Gates.vhdl" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661520982887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661520982887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Sub-Struct " "Found design unit 1: BCD_Sub-Struct" {  } { { "Lab_4.vhd" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Lab_4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Sub " "Found entity 1: BCD_Sub" {  } { { "Lab_4.vhd" "" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Lab_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661520982887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661520982887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661520982918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Sub BCD_Sub:add_instance " "Elaborating entity \"BCD_Sub\" for hierarchy \"BCD_Sub:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/DUT.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520982925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub BCD_Sub:add_instance\|Add_Sub:Box1 " "Elaborating entity \"Add_Sub\" for hierarchy \"BCD_Sub:add_instance\|Add_Sub:Box1\"" {  } { { "Lab_4.vhd" "Box1" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Lab_4.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520982925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 BCD_Sub:add_instance\|Add_Sub:Box1\|XOR_2:XOR0 " "Elaborating entity \"XOR_2\" for hierarchy \"BCD_Sub:add_instance\|Add_Sub:Box1\|XOR_2:XOR0\"" {  } { { "Add_Sub.vhd" "XOR0" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Add_Sub.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520982925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fulladder BCD_Sub:add_instance\|Add_Sub:Box1\|fulladder:FA0 A:trivial " "Elaborating entity \"fulladder\" using architecture \"A:trivial\" for hierarchy \"BCD_Sub:add_instance\|Add_Sub:Box1\|fulladder:FA0\"" {  } { { "Add_Sub.vhd" "FA0" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Add_Sub.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520982925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "halfadder BCD_Sub:add_instance\|Add_Sub:Box1\|fulladder:FA0\|halfadder:half1 A:trivial " "Elaborating entity \"halfadder\" using architecture \"A:trivial\" for hierarchy \"BCD_Sub:add_instance\|Add_Sub:Box1\|fulladder:FA0\|halfadder:half1\"" {  } { { "Full_add.vhdl" "half1" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Full_add.vhdl" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520982925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AND_2 BCD_Sub:add_instance\|Add_Sub:Box1\|fulladder:FA0\|halfadder:half1\|AND_2:and1 A:equations " "Elaborating entity \"AND_2\" using architecture \"A:equations\" for hierarchy \"BCD_Sub:add_instance\|Add_Sub:Box1\|fulladder:FA0\|halfadder:half1\|AND_2:and1\"" {  } { { "Full_add.vhdl" "and1" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Full_add.vhdl" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520982925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "XOR_2 BCD_Sub:add_instance\|Add_Sub:Box1\|fulladder:FA0\|halfadder:half1\|XOR_2:xor1 A:equations " "Elaborating entity \"XOR_2\" using architecture \"A:equations\" for hierarchy \"BCD_Sub:add_instance\|Add_Sub:Box1\|fulladder:FA0\|halfadder:half1\|XOR_2:xor1\"" {  } { { "Full_add.vhdl" "xor1" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Full_add.vhdl" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520982925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OR_2 BCD_Sub:add_instance\|Add_Sub:Box1\|fulladder:FA0\|OR_2:or1 A:equations " "Elaborating entity \"OR_2\" using architecture \"A:equations\" for hierarchy \"BCD_Sub:add_instance\|Add_Sub:Box1\|fulladder:FA0\|OR_2:or1\"" {  } { { "Full_add.vhdl" "or1" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Full_add.vhdl" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520982925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GT_9 BCD_Sub:add_instance\|GT_9:GT9 " "Elaborating entity \"GT_9\" for hierarchy \"BCD_Sub:add_instance\|GT_9:GT9\"" {  } { { "Lab_4.vhd" "GT9" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Lab_4.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520982940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 BCD_Sub:add_instance\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"BCD_Sub:add_instance\|OR_2:OR1\"" {  } { { "Lab_4.vhd" "OR1" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Lab_4.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520982940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_2 BCD_Sub:add_instance\|NOR_2:NOR1 " "Elaborating entity \"NOR_2\" for hierarchy \"BCD_Sub:add_instance\|NOR_2:NOR1\"" {  } { { "Lab_4.vhd" "NOR1" { Text "D:/ACADEMICS/EE214/Quartus/Projects/Lab_4/Lab_4.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520982956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661520983426 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661520983806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661520983806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661520983843 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661520983843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661520983843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661520983843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661520983859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 19:06:23 2022 " "Processing ended: Fri Aug 26 19:06:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661520983859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661520983859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661520983859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661520983859 ""}
