// Seed: 1063642759
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1;
  assign id_1 = id_1;
  initial begin
    id_1 <= 1;
  end
  supply0 id_2, id_3, id_4;
  assign id_4 = id_3;
  module_0(
      id_3, id_3, id_4, id_3
  ); id_5 :
  assert property (@(posedge id_2) 1)
  else $display(1'b0);
  id_6 :
  assert property (@(negedge 1) id_4)
  else $display(id_2);
endmodule
