0.7
2020.2
Nov 18 2020
09:20:35
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.sim/sim_1/behav/xsim/glbl.v,1665558119,verilog,,,,glbl,,,,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sim_1/new/cnn_tb.v,1665558119,verilog,,,,cnn_tb,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/B_conv1/sim/B_conv1.v,1665558120,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/W_conv1/sim/W_conv1.v,,B_conv1,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/B_conv2/sim/B_conv2.v,1665558120,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/W_conv2/sim/W_conv2.v,,B_conv2,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/B_fc1/sim/B_fc1.v,1665558120,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/fifo_generator_1000/sim/fifo_generator_1000.v,,B_fc1,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/B_fc2/sim/B_fc2.v,1665558120,verilog,,,,B_fc2,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/W_conv1/sim/W_conv1.v,1665558120,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,W_conv1,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/W_conv2/sim/W_conv2.v,1665558120,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/feature_ram/sim/feature_ram.v,,W_conv2,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/W_fc1/sim/W_fc1.v,1665558120,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/B_fc1/sim/B_fc1.v,,W_fc1,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/W_fc2/sim/W_fc2.v,1665558120,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/B_fc2/sim/B_fc2.v,,W_fc2,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1665558120,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/picture_784/sim/picture_784.v,,clk_wiz_0,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1665558120,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/feature_ram/sim/feature_ram.v,1665558120,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/B_conv1/sim/B_conv1.v,,feature_ram,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/fifo_generator_1000/sim/fifo_generator_1000.v,1665558120,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/B_conv2/sim/B_conv2.v,,fifo_generator_1000,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/fifo_generator_200/sim/fifo_generator_200.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/W_fc1/sim/W_fc1.v,,fifo_generator_200,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/ip/picture_784/sim/picture_784.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/Multiply_adder.v,,picture_784,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/Multiply_adder.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/cnn.v,,Multiply_adder,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/cnn.v,1665563946,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv1.v,,cnn,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv1.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv1_bias.v,,conv1,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv1_bias.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv1_weight.v,,conv1_bias,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv1_weight.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2.v,,conv1_weight,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2_bisa.v,,conv2,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2_bisa.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2_mutiply.v,,conv2_bias,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2_mutiply.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2_weight.v,,conv2_mutiply,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2_weight.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/fc1.v,,conv2_weight,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/fc1.v,1665563782,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/fc1_bias.v,,fc1,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/fc1_bias.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/feature1_ram.v,,fc1_bias,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/fc2.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/fc2_bias.v,,fc2,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/fc2_bias.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/feature1_ram.v,,fc2_bias,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/feature1_ram.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/fifo_1000.v,,feature1_ram,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/fifo_1000.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/image_data.v,,fifo_1000,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/fifo_200.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/image_data.v,,fifo_200,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/image_data.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/pooling.v,,image_data,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/pooling.v,1665558121,verilog,,/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sim_1/new/cnn_tb.v,,pooling,,,../../../../CNN_minist.srcs/sources_1/ip/clk_wiz_0,,,,,
