<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="../../../xsl/express.xsl"?>
<!DOCTYPE express SYSTEM "../../../dtd/express.dtd">

<express language_version="2" rcs.date="2004-12-23T09:47:36" rcs.revision="1.0" description.file="mim_descriptions.xml">
   <application name="JSDAI" owner="LKSoft" url="www.lksoft.com" version="4.0 beta" source="non_feature_shape_element_mim schema_instance"/>
   <schema name="Non_feature_shape_element_mim">
      <interface kind="use" schema="Basic_geometry_mim"/>
      <interface kind="use" schema="Layered_2d_shape_mim"/>
      <interface kind="use" schema="Shape_property_assignment_mim"/>
      <interface kind="use" schema="material_property_definition_schema"/>
      <interface kind="reference" schema="Part_feature_location_mim"/>
      <entity name="group_shape_aspect" supertypes="shape_aspect">
         <where label="WR1" expression=" 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION' IN TYPEOF ( SELF \ shape_aspect . of_shape . definition ) "/>
         <where label="WR2" expression=" NOT ( SELF \ shape_aspect . description IN [ 'interconnect module constraint region' ] ) OR ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PHYSICAL_UNIT' IN TYPEOF ( SELF \ shape_aspect . of_shape . definition ) ) AND ( EXISTS ( SELF \ shape_aspect . of_shape . definition \ product_definition . name ) ) AND ( NOT EXISTS ( SELF \ shape_aspect . of_shape . definition \ product_definition . name ) OR ( SELF \ shape_aspect . of_shape . definition \ product_definition . name = 'interconnect module' ) ) ) "/>
         <where label="WR3" expression=" ( ( NOT ( SELF \ shape_aspect . description IN [ 'interconnect module constraint region' ] ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATING_PROPERTY_DEFINITION' ) | ( ( pdr \ property_definition_relationship . name = 'constrained object' ) AND ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'INTERCONNECT_MODULE_DESIGN_OBJECT_CATEGORY' ) IN TYPEOF ( pdr . related_property_definition . definition ) ) ) ) ) = 1 ) ) ) = 1 ) ) "/>
         <where label="WR4" expression=" ( NOT ( SELF \ shape_aspect . description IN [ 'interconnect module constraint region' ] ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | SIZEOF ( QUERY ( it &lt;* pdr . used_representation . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'DESCRIPTIVE_REPRESENTATION_ITEM' IN TYPEOF ( it ) ) AND ( it \ representation_item . name = 'design specific purpose' ) ) ) = 1 ) ) = 1 ) ) ) = 0 ) "/>
         <where label="WR5" expression=" ( NOT ( SELF \ shape_aspect . description IN [ 'interconnect module constraint region' ] ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | SIZEOF ( QUERY ( it &lt;* pdr . used_representation . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'DESCRIPTIVE_REPRESENTATION_ITEM' IN TYPEOF ( it ) ) AND ( it \ representation_item . name = 'keepout' ) AND ( it \ descriptive_representation_item . description IN [ 'true' , 'false' ] ) ) ) = 1 ) ) = 1 ) ) ) = 0 ) "/>
         <where label="WR6" expression=" ( NOT ( SELF \ shape_aspect . description IN [ 'interconnect module constraint region' ] ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_REPRESENTATION' IN TYPEOF ( pdr . used_representation ) ) ) = 1 ) ) = 1 ) "/>
         <where label="WR7" expression=" ( NOT ( SELF \ shape_aspect . description IN [ 'interconnect module constraint region' ] ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATED_PROPERTY_DEFINITION' ) | ( ( pdr \ property_definition_relationship . name = 'requirement' ) AND ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'REQUIREMENTS_PROPERTY' ) IN TYPEOF ( pdr . relating_property_definition ) ) ) ) ) = 1 ) ) ) = 1 ) "/>
         <where label="WR8" expression=" ( NOT ( SELF \ shape_aspect . description = 'termination constraint' ) ) OR ( SIZEOF ( QUERY ( ctm &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'constrained termination member' ) | ctm . related_shape_aspect \ shape_aspect . description = 'mating connector termination' ) ) &gt;= 2 ) "/>
         <where label="WR9" expression=" EXISTS ( SELF \ shape_aspect . description ) "/>
         <where label="WR10" expression=" ( NOT ( SELF \ shape_aspect . description IN [ 'placement group' ] ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATED_PROPERTY_DEFINITION' ) | ( ( pdr \ property_definition_relationship . name = 'requirement' ) AND ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'REQUIREMENTS_PROPERTY' ) IN TYPEOF ( pdr . relating_property_definition ) ) AND ( pdr . relating_property_definition \ property_definition . name = 'requirement' ) ) ) ) = 1 ) ) ) = 1 ) "/>
         <where label="WR11" expression=" ( NOT ( SELF \ shape_aspect . description IN [ 'termination constraint' ] ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATED_PROPERTY_DEFINITION' ) | ( ( pdr \ property_definition_relationship . name = 'termination usage constraint' ) AND ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'REQUIREMENTS_PROPERTY' ) IN TYPEOF ( pdr . relating_property_definition ) ) AND ( pdr . relating_property_definition \ property_definition . name = 'termination usage constraint' ) ) ) ) = 1 ) ) ) = 1 ) "/>
      </entity>
      <entity name="reference_graphic_registration_mark" supertypes="shape_aspect">
         <where label="WR1" expression=" SELF \ shape_aspect . product_definitional = false "/>
      </entity>
      <entity name="seating_plane" supertypes="shape_aspect">
         <where label="WR1" expression=" SIZEOF ( TYPEOF ( SELF ) - TYPEOF ( SELF \ shape_aspect || SELF \ seating_plane ) ) = 0 "/>
      </entity>
   </schema>
</express>
