<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2012
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p91.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p91.sv</a>
time_elapsed: 0.004s
ram usage: 10636 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2012 -e top_legal <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p91.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p91.sv</a>
warning: `$display` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p91.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p91.sv:8</a>:17-32:
   | 
   |                 $display(loop3);
   |                 ^^^^^^^^^^^^^^^ 

warning: `$display` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p91.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p91.sv:16</a>:17-32:
   | 
   |                 $display(loop2);
   |                 ^^^^^^^^^^^^^^^ 

proc %top_legal.initial.145.0 () -&gt; () {
0:
    %1 = const i32 0
    br %loop_body
loop_body:
    %loop2 = phi i32 [%1, %0], [%2, %loop_exit]
    %3 = const i32 3
    %4 = slt i32 %loop2, %3
    %5 = const i32 1
    br %4, %loop_exit1, %loop_continue
loop_exit1:
    br %loop_body1
loop_continue:
    br %loop_body2
loop_body2:
    %j = phi i32 [%1, %loop_continue], [%6, %loop_continue1]
    %j1 = phi i32 [%1, %loop_continue], [%7, %loop_continue1]
    %8 = slt i32 %j1, %3
    br %8, %loop_exit, %loop_continue1
loop_exit:
    %2 = add i32 %loop2, %5
    br %loop_body
loop_continue1:
    %6 = add i32 %j, %5
    %7 = add i32 %j1, %5
    br %loop_body2
loop_body1:
    %loop3 = phi i32 [%1, %loop_exit1], [%9, %loop_exit2]
    %10 = slt i32 %loop3, %3
    br %10, %loop_exit3, %loop_continue2
loop_exit3:
    halt
loop_continue2:
    br %loop_body3
loop_body3:
    %i = phi i32 [%1, %loop_continue2], [%11, %loop_continue3]
    %i1 = phi i32 [%1, %loop_continue2], [%12, %loop_continue3]
    %13 = slt i32 %i, %3
    br %13, %loop_exit2, %loop_continue3
loop_exit2:
    %9 = add i32 %loop3, %5
    br %loop_body1
loop_continue3:
    %12 = add i32 %i1, %5
    %11 = add i32 %i, %5
    br %loop_body3
}

entity @top_legal () -&gt; () {
    inst %top_legal.initial.145.0 () -&gt; ()
    halt
}

</pre>
</body>