
stm32_ds1307_clock_lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000639c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  080064a8  080064a8  000164a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006600  08006600  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08006600  08006600  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006600  08006600  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006600  08006600  00016600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006604  08006604  00016604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08006608  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000090  08006698  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  08006698  00020248  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dd07  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022e2  00000000  00000000  0002ddc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e80  00000000  00000000  000300a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d90  00000000  00000000  00030f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018604  00000000  00000000  00031cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ecc  00000000  00000000  0004a2bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b5f8  00000000  00000000  0005b188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e6780  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004078  00000000  00000000  000e67d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	08006490 	.word	0x08006490

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	08006490 	.word	0x08006490

0800014c <CLCD_Delay>:
#include "CLCD.h"


//************************ Low Level Function *****************************************//
static void CLCD_Delay(uint16_t Time)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8000156:	88fb      	ldrh	r3, [r7, #6]
 8000158:	4618      	mov	r0, r3
 800015a:	f001 fe09 	bl	8001d70 <HAL_Delay>
}
 800015e:	bf00      	nop
 8000160:	3708      	adds	r7, #8
 8000162:	46bd      	mov	sp, r7
 8000164:	bd80      	pop	{r7, pc}

08000166 <CLCD_Write8>:
static void CLCD_Write8(CLCD_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8000166:	b580      	push	{r7, lr}
 8000168:	b082      	sub	sp, #8
 800016a:	af00      	add	r7, sp, #0
 800016c:	6078      	str	r0, [r7, #4]
 800016e:	460b      	mov	r3, r1
 8000170:	70fb      	strb	r3, [r7, #3]
 8000172:	4613      	mov	r3, r2
 8000174:	70bb      	strb	r3, [r7, #2]
	if(Mode == CLCD_COMMAND)
 8000176:	78bb      	ldrb	r3, [r7, #2]
 8000178:	2b00      	cmp	r3, #0
 800017a:	d108      	bne.n	800018e <CLCD_Write8+0x28>
	{
		HAL_GPIO_WritePin(LCD->RS_PORT, LCD->RS_PIN, GPIO_PIN_RESET);// RS = 0, write cmd
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	6858      	ldr	r0, [r3, #4]
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	891b      	ldrh	r3, [r3, #8]
 8000184:	2200      	movs	r2, #0
 8000186:	4619      	mov	r1, r3
 8000188:	f002 f977 	bl	800247a <HAL_GPIO_WritePin>
 800018c:	e00a      	b.n	80001a4 <CLCD_Write8+0x3e>
	}
	else if(Mode == CLCD_DATA)
 800018e:	78bb      	ldrb	r3, [r7, #2]
 8000190:	2b01      	cmp	r3, #1
 8000192:	d107      	bne.n	80001a4 <CLCD_Write8+0x3e>
	{
		HAL_GPIO_WritePin(LCD->RS_PORT, LCD->RS_PIN, GPIO_PIN_SET);// RS = 1, write data
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	6858      	ldr	r0, [r3, #4]
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	891b      	ldrh	r3, [r3, #8]
 800019c:	2201      	movs	r2, #1
 800019e:	4619      	mov	r1, r3
 80001a0:	f002 f96b 	bl	800247a <HAL_GPIO_WritePin>
	}
	HAL_GPIO_WritePin(LCD->D0_PORT, LCD->D0_PIN, Data&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	6958      	ldr	r0, [r3, #20]
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	8b19      	ldrh	r1, [r3, #24]
 80001ac:	78fb      	ldrb	r3, [r7, #3]
 80001ae:	f003 0301 	and.w	r3, r3, #1
 80001b2:	b2db      	uxtb	r3, r3
 80001b4:	461a      	mov	r2, r3
 80001b6:	f002 f960 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D1_PORT, LCD->D1_PIN, Data>>1&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	69d8      	ldr	r0, [r3, #28]
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	8c19      	ldrh	r1, [r3, #32]
 80001c2:	78fb      	ldrb	r3, [r7, #3]
 80001c4:	085b      	lsrs	r3, r3, #1
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	f003 0301 	and.w	r3, r3, #1
 80001cc:	b2db      	uxtb	r3, r3
 80001ce:	461a      	mov	r2, r3
 80001d0:	f002 f953 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D2_PORT, LCD->D2_PIN, Data>>2&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 80001dc:	78fb      	ldrb	r3, [r7, #3]
 80001de:	089b      	lsrs	r3, r3, #2
 80001e0:	b2db      	uxtb	r3, r3
 80001e2:	f003 0301 	and.w	r3, r3, #1
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	461a      	mov	r2, r3
 80001ea:	f002 f946 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D3_PORT, LCD->D3_PIN, Data>>3&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	8e19      	ldrh	r1, [r3, #48]	; 0x30
 80001f6:	78fb      	ldrb	r3, [r7, #3]
 80001f8:	08db      	lsrs	r3, r3, #3
 80001fa:	b2db      	uxtb	r3, r3
 80001fc:	f003 0301 	and.w	r3, r3, #1
 8000200:	b2db      	uxtb	r3, r3
 8000202:	461a      	mov	r2, r3
 8000204:	f002 f939 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D4_PORT, LCD->D4_PIN, Data>>4&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	8f19      	ldrh	r1, [r3, #56]	; 0x38
 8000210:	78fb      	ldrb	r3, [r7, #3]
 8000212:	091b      	lsrs	r3, r3, #4
 8000214:	b2db      	uxtb	r3, r3
 8000216:	f003 0301 	and.w	r3, r3, #1
 800021a:	b2db      	uxtb	r3, r3
 800021c:	461a      	mov	r2, r3
 800021e:	f002 f92c 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D5_PORT, LCD->D5_PIN, Data>>5&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	f8b3 1040 	ldrh.w	r1, [r3, #64]	; 0x40
 800022c:	78fb      	ldrb	r3, [r7, #3]
 800022e:	095b      	lsrs	r3, r3, #5
 8000230:	b2db      	uxtb	r3, r3
 8000232:	f003 0301 	and.w	r3, r3, #1
 8000236:	b2db      	uxtb	r3, r3
 8000238:	461a      	mov	r2, r3
 800023a:	f002 f91e 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D6_PORT, LCD->D6_PIN, Data>>6&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	f8b3 1048 	ldrh.w	r1, [r3, #72]	; 0x48
 8000248:	78fb      	ldrb	r3, [r7, #3]
 800024a:	099b      	lsrs	r3, r3, #6
 800024c:	b2db      	uxtb	r3, r3
 800024e:	f003 0301 	and.w	r3, r3, #1
 8000252:	b2db      	uxtb	r3, r3
 8000254:	461a      	mov	r2, r3
 8000256:	f002 f910 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D7_PORT, LCD->D7_PIN, Data>>7&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 8000264:	78fb      	ldrb	r3, [r7, #3]
 8000266:	09db      	lsrs	r3, r3, #7
 8000268:	b2db      	uxtb	r3, r3
 800026a:	461a      	mov	r2, r3
 800026c:	f002 f905 	bl	800247a <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(LCD->EN_PORT, LCD->EN_PIN, GPIO_PIN_RESET);
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	68d8      	ldr	r0, [r3, #12]
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	8a1b      	ldrh	r3, [r3, #16]
 8000278:	2200      	movs	r2, #0
 800027a:	4619      	mov	r1, r3
 800027c:	f002 f8fd 	bl	800247a <HAL_GPIO_WritePin>
	CLCD_Delay(1);
 8000280:	2001      	movs	r0, #1
 8000282:	f7ff ff63 	bl	800014c <CLCD_Delay>
	HAL_GPIO_WritePin(LCD->EN_PORT, LCD->EN_PIN, GPIO_PIN_SET);
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	68d8      	ldr	r0, [r3, #12]
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	8a1b      	ldrh	r3, [r3, #16]
 800028e:	2201      	movs	r2, #1
 8000290:	4619      	mov	r1, r3
 8000292:	f002 f8f2 	bl	800247a <HAL_GPIO_WritePin>
	CLCD_Delay(1);
 8000296:	2001      	movs	r0, #1
 8000298:	f7ff ff58 	bl	800014c <CLCD_Delay>
	HAL_GPIO_WritePin(LCD->EN_PORT, LCD->EN_PIN, GPIO_PIN_RESET);
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	68d8      	ldr	r0, [r3, #12]
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	8a1b      	ldrh	r3, [r3, #16]
 80002a4:	2200      	movs	r2, #0
 80002a6:	4619      	mov	r1, r3
 80002a8:	f002 f8e7 	bl	800247a <HAL_GPIO_WritePin>
	CLCD_Delay(1);
 80002ac:	2001      	movs	r0, #1
 80002ae:	f7ff ff4d 	bl	800014c <CLCD_Delay>
}
 80002b2:	bf00      	nop
 80002b4:	3708      	adds	r7, #8
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}

080002ba <CLCD_Write4>:
static void CLCD_Write4(CLCD_Name* LCD, uint8_t Data, uint8_t Mode)
{
 80002ba:	b580      	push	{r7, lr}
 80002bc:	b084      	sub	sp, #16
 80002be:	af00      	add	r7, sp, #0
 80002c0:	6078      	str	r0, [r7, #4]
 80002c2:	460b      	mov	r3, r1
 80002c4:	70fb      	strb	r3, [r7, #3]
 80002c6:	4613      	mov	r3, r2
 80002c8:	70bb      	strb	r3, [r7, #2]
	uint8_t Data_H = Data >>4;
 80002ca:	78fb      	ldrb	r3, [r7, #3]
 80002cc:	091b      	lsrs	r3, r3, #4
 80002ce:	73fb      	strb	r3, [r7, #15]
	uint8_t Data_L = Data;
 80002d0:	78fb      	ldrb	r3, [r7, #3]
 80002d2:	73bb      	strb	r3, [r7, #14]
	if(Mode == CLCD_COMMAND)
 80002d4:	78bb      	ldrb	r3, [r7, #2]
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d108      	bne.n	80002ec <CLCD_Write4+0x32>
	{
		HAL_GPIO_WritePin(LCD->RS_PORT, LCD->RS_PIN, GPIO_PIN_RESET);// RS = 0, write cmd
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	6858      	ldr	r0, [r3, #4]
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	891b      	ldrh	r3, [r3, #8]
 80002e2:	2200      	movs	r2, #0
 80002e4:	4619      	mov	r1, r3
 80002e6:	f002 f8c8 	bl	800247a <HAL_GPIO_WritePin>
 80002ea:	e00a      	b.n	8000302 <CLCD_Write4+0x48>
	}
	else if(Mode == CLCD_DATA)
 80002ec:	78bb      	ldrb	r3, [r7, #2]
 80002ee:	2b01      	cmp	r3, #1
 80002f0:	d107      	bne.n	8000302 <CLCD_Write4+0x48>
	{
		HAL_GPIO_WritePin(LCD->RS_PORT, LCD->RS_PIN, GPIO_PIN_SET);// RS = 1, write data
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	6858      	ldr	r0, [r3, #4]
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	891b      	ldrh	r3, [r3, #8]
 80002fa:	2201      	movs	r2, #1
 80002fc:	4619      	mov	r1, r3
 80002fe:	f002 f8bc 	bl	800247a <HAL_GPIO_WritePin>
	}
	HAL_GPIO_WritePin(LCD->D4_PORT, LCD->D4_PIN, Data_H&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	8f19      	ldrh	r1, [r3, #56]	; 0x38
 800030a:	7bfb      	ldrb	r3, [r7, #15]
 800030c:	f003 0301 	and.w	r3, r3, #1
 8000310:	b2db      	uxtb	r3, r3
 8000312:	461a      	mov	r2, r3
 8000314:	f002 f8b1 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D5_PORT, LCD->D5_PIN, Data_H>>1&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	f8b3 1040 	ldrh.w	r1, [r3, #64]	; 0x40
 8000322:	7bfb      	ldrb	r3, [r7, #15]
 8000324:	085b      	lsrs	r3, r3, #1
 8000326:	b2db      	uxtb	r3, r3
 8000328:	f003 0301 	and.w	r3, r3, #1
 800032c:	b2db      	uxtb	r3, r3
 800032e:	461a      	mov	r2, r3
 8000330:	f002 f8a3 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D6_PORT, LCD->D6_PIN, Data_H>>2&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	f8b3 1048 	ldrh.w	r1, [r3, #72]	; 0x48
 800033e:	7bfb      	ldrb	r3, [r7, #15]
 8000340:	089b      	lsrs	r3, r3, #2
 8000342:	b2db      	uxtb	r3, r3
 8000344:	f003 0301 	and.w	r3, r3, #1
 8000348:	b2db      	uxtb	r3, r3
 800034a:	461a      	mov	r2, r3
 800034c:	f002 f895 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D7_PORT, LCD->D7_PIN, Data_H>>3&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 800035a:	7bfb      	ldrb	r3, [r7, #15]
 800035c:	08db      	lsrs	r3, r3, #3
 800035e:	b2db      	uxtb	r3, r3
 8000360:	f003 0301 	and.w	r3, r3, #1
 8000364:	b2db      	uxtb	r3, r3
 8000366:	461a      	mov	r2, r3
 8000368:	f002 f887 	bl	800247a <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(LCD->EN_PORT, LCD->EN_PIN, GPIO_PIN_RESET);
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	68d8      	ldr	r0, [r3, #12]
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	8a1b      	ldrh	r3, [r3, #16]
 8000374:	2200      	movs	r2, #0
 8000376:	4619      	mov	r1, r3
 8000378:	f002 f87f 	bl	800247a <HAL_GPIO_WritePin>
	CLCD_Delay(1);
 800037c:	2001      	movs	r0, #1
 800037e:	f7ff fee5 	bl	800014c <CLCD_Delay>
	HAL_GPIO_WritePin(LCD->EN_PORT, LCD->EN_PIN, GPIO_PIN_SET);
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	68d8      	ldr	r0, [r3, #12]
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	8a1b      	ldrh	r3, [r3, #16]
 800038a:	2201      	movs	r2, #1
 800038c:	4619      	mov	r1, r3
 800038e:	f002 f874 	bl	800247a <HAL_GPIO_WritePin>
	CLCD_Delay(1);
 8000392:	2001      	movs	r0, #1
 8000394:	f7ff feda 	bl	800014c <CLCD_Delay>
	HAL_GPIO_WritePin(LCD->EN_PORT, LCD->EN_PIN, GPIO_PIN_RESET);
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	68d8      	ldr	r0, [r3, #12]
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	8a1b      	ldrh	r3, [r3, #16]
 80003a0:	2200      	movs	r2, #0
 80003a2:	4619      	mov	r1, r3
 80003a4:	f002 f869 	bl	800247a <HAL_GPIO_WritePin>
	CLCD_Delay(1);
 80003a8:	2001      	movs	r0, #1
 80003aa:	f7ff fecf 	bl	800014c <CLCD_Delay>
	
	HAL_GPIO_WritePin(LCD->D4_PORT, LCD->D4_PIN, Data_L&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	8f19      	ldrh	r1, [r3, #56]	; 0x38
 80003b6:	7bbb      	ldrb	r3, [r7, #14]
 80003b8:	f003 0301 	and.w	r3, r3, #1
 80003bc:	b2db      	uxtb	r3, r3
 80003be:	461a      	mov	r2, r3
 80003c0:	f002 f85b 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D5_PORT, LCD->D5_PIN, Data_L>>1&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	f8b3 1040 	ldrh.w	r1, [r3, #64]	; 0x40
 80003ce:	7bbb      	ldrb	r3, [r7, #14]
 80003d0:	085b      	lsrs	r3, r3, #1
 80003d2:	b2db      	uxtb	r3, r3
 80003d4:	f003 0301 	and.w	r3, r3, #1
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	461a      	mov	r2, r3
 80003dc:	f002 f84d 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D6_PORT, LCD->D6_PIN, Data_L>>2&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	f8b3 1048 	ldrh.w	r1, [r3, #72]	; 0x48
 80003ea:	7bbb      	ldrb	r3, [r7, #14]
 80003ec:	089b      	lsrs	r3, r3, #2
 80003ee:	b2db      	uxtb	r3, r3
 80003f0:	f003 0301 	and.w	r3, r3, #1
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	461a      	mov	r2, r3
 80003f8:	f002 f83f 	bl	800247a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->D7_PORT, LCD->D7_PIN, Data_L>>3&0x01?GPIO_PIN_SET:GPIO_PIN_RESET);
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 8000406:	7bbb      	ldrb	r3, [r7, #14]
 8000408:	08db      	lsrs	r3, r3, #3
 800040a:	b2db      	uxtb	r3, r3
 800040c:	f003 0301 	and.w	r3, r3, #1
 8000410:	b2db      	uxtb	r3, r3
 8000412:	461a      	mov	r2, r3
 8000414:	f002 f831 	bl	800247a <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(LCD->EN_PORT, LCD->EN_PIN, GPIO_PIN_RESET);
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	68d8      	ldr	r0, [r3, #12]
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	8a1b      	ldrh	r3, [r3, #16]
 8000420:	2200      	movs	r2, #0
 8000422:	4619      	mov	r1, r3
 8000424:	f002 f829 	bl	800247a <HAL_GPIO_WritePin>
	CLCD_Delay(1);
 8000428:	2001      	movs	r0, #1
 800042a:	f7ff fe8f 	bl	800014c <CLCD_Delay>
	HAL_GPIO_WritePin(LCD->EN_PORT, LCD->EN_PIN, GPIO_PIN_SET);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	68d8      	ldr	r0, [r3, #12]
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	8a1b      	ldrh	r3, [r3, #16]
 8000436:	2201      	movs	r2, #1
 8000438:	4619      	mov	r1, r3
 800043a:	f002 f81e 	bl	800247a <HAL_GPIO_WritePin>
	CLCD_Delay(1);
 800043e:	2001      	movs	r0, #1
 8000440:	f7ff fe84 	bl	800014c <CLCD_Delay>
	HAL_GPIO_WritePin(LCD->EN_PORT, LCD->EN_PIN, GPIO_PIN_RESET);
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	68d8      	ldr	r0, [r3, #12]
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	8a1b      	ldrh	r3, [r3, #16]
 800044c:	2200      	movs	r2, #0
 800044e:	4619      	mov	r1, r3
 8000450:	f002 f813 	bl	800247a <HAL_GPIO_WritePin>
	CLCD_Delay(1);
 8000454:	2001      	movs	r0, #1
 8000456:	f7ff fe79 	bl	800014c <CLCD_Delay>
}
 800045a:	bf00      	nop
 800045c:	3710      	adds	r7, #16
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}

08000462 <CLCD_4BIT_Init>:

void CLCD_4BIT_Init(CLCD_Name* LCD, uint8_t Colum, uint8_t Row,
									GPIO_TypeDef* RS_PORT, uint16_t RS_PIN, GPIO_TypeDef* EN_PORT, uint16_t EN_PIN,
									GPIO_TypeDef* D4_PORT, uint16_t D4_PIN, GPIO_TypeDef* D5_PORT, uint16_t D5_PIN,
									GPIO_TypeDef* D6_PORT, uint16_t D6_PIN, GPIO_TypeDef* D7_PORT, uint16_t D7_PIN)
{
 8000462:	b580      	push	{r7, lr}
 8000464:	b084      	sub	sp, #16
 8000466:	af00      	add	r7, sp, #0
 8000468:	60f8      	str	r0, [r7, #12]
 800046a:	607b      	str	r3, [r7, #4]
 800046c:	460b      	mov	r3, r1
 800046e:	72fb      	strb	r3, [r7, #11]
 8000470:	4613      	mov	r3, r2
 8000472:	72bb      	strb	r3, [r7, #10]
	LCD->MODE = LCD_4BITMODE;
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	2200      	movs	r2, #0
 8000478:	701a      	strb	r2, [r3, #0]
	LCD->COLUMS = Colum;
 800047a:	68fb      	ldr	r3, [r7, #12]
 800047c:	7afa      	ldrb	r2, [r7, #11]
 800047e:	705a      	strb	r2, [r3, #1]
	LCD->ROWS = Row;
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	7aba      	ldrb	r2, [r7, #10]
 8000484:	709a      	strb	r2, [r3, #2]
	LCD->RS_PORT = RS_PORT;
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	687a      	ldr	r2, [r7, #4]
 800048a:	605a      	str	r2, [r3, #4]
	LCD->RS_PIN = RS_PIN;
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	8b3a      	ldrh	r2, [r7, #24]
 8000490:	811a      	strh	r2, [r3, #8]
	LCD->EN_PORT = EN_PORT;
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	69fa      	ldr	r2, [r7, #28]
 8000496:	60da      	str	r2, [r3, #12]
	LCD->EN_PIN = EN_PIN;
 8000498:	68fb      	ldr	r3, [r7, #12]
 800049a:	8c3a      	ldrh	r2, [r7, #32]
 800049c:	821a      	strh	r2, [r3, #16]
	LCD->D4_PORT = D4_PORT;
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80004a2:	635a      	str	r2, [r3, #52]	; 0x34
	LCD->D4_PIN = D4_PIN;
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80004a8:	871a      	strh	r2, [r3, #56]	; 0x38
	LCD->D5_PORT = D5_PORT;
 80004aa:	68fb      	ldr	r3, [r7, #12]
 80004ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80004ae:	63da      	str	r2, [r3, #60]	; 0x3c
	LCD->D5_PIN = D5_PIN;
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80004b4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	LCD->D6_PORT = D6_PORT;
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80004bc:	645a      	str	r2, [r3, #68]	; 0x44
	LCD->D6_PIN = D6_PIN;
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80004c2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	LCD->D7_PORT = D7_PORT;
 80004c6:	68fb      	ldr	r3, [r7, #12]
 80004c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80004ca:	64da      	str	r2, [r3, #76]	; 0x4c
	LCD->D7_PIN = D7_PIN;
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80004d2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	2228      	movs	r2, #40	; 0x28
 80004da:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	2206      	movs	r2, #6
 80004e2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 80004e6:	68fb      	ldr	r3, [r7, #12]
 80004e8:	220c      	movs	r2, #12
 80004ea:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	2214      	movs	r2, #20
 80004f2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	
	CLCD_Delay(50);
 80004f6:	2032      	movs	r0, #50	; 0x32
 80004f8:	f7ff fe28 	bl	800014c <CLCD_Delay>
	CLCD_Write4(LCD, 0x33, CLCD_COMMAND);
 80004fc:	2200      	movs	r2, #0
 80004fe:	2133      	movs	r1, #51	; 0x33
 8000500:	68f8      	ldr	r0, [r7, #12]
 8000502:	f7ff feda 	bl	80002ba <CLCD_Write4>
	CLCD_Delay(5);
 8000506:	2005      	movs	r0, #5
 8000508:	f7ff fe20 	bl	800014c <CLCD_Delay>
	CLCD_Write4(LCD, 0x33, CLCD_COMMAND);
 800050c:	2200      	movs	r2, #0
 800050e:	2133      	movs	r1, #51	; 0x33
 8000510:	68f8      	ldr	r0, [r7, #12]
 8000512:	f7ff fed2 	bl	80002ba <CLCD_Write4>
	CLCD_Delay(5);
 8000516:	2005      	movs	r0, #5
 8000518:	f7ff fe18 	bl	800014c <CLCD_Delay>
	CLCD_Write4(LCD, 0x32, CLCD_COMMAND);
 800051c:	2200      	movs	r2, #0
 800051e:	2132      	movs	r1, #50	; 0x32
 8000520:	68f8      	ldr	r0, [r7, #12]
 8000522:	f7ff feca 	bl	80002ba <CLCD_Write4>
	CLCD_Delay(5);
 8000526:	2005      	movs	r0, #5
 8000528:	f7ff fe10 	bl	800014c <CLCD_Delay>
	
	CLCD_Write4(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8000532:	2200      	movs	r2, #0
 8000534:	4619      	mov	r1, r3
 8000536:	68f8      	ldr	r0, [r7, #12]
 8000538:	f7ff febf 	bl	80002ba <CLCD_Write4>
	CLCD_Write4(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8000542:	2200      	movs	r2, #0
 8000544:	4619      	mov	r1, r3
 8000546:	68f8      	ldr	r0, [r7, #12]
 8000548:	f7ff feb7 	bl	80002ba <CLCD_Write4>
	CLCD_Write4(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8000552:	2200      	movs	r2, #0
 8000554:	4619      	mov	r1, r3
 8000556:	68f8      	ldr	r0, [r7, #12]
 8000558:	f7ff feaf 	bl	80002ba <CLCD_Write4>
	CLCD_Write4(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8000562:	2200      	movs	r2, #0
 8000564:	4619      	mov	r1, r3
 8000566:	68f8      	ldr	r0, [r7, #12]
 8000568:	f7ff fea7 	bl	80002ba <CLCD_Write4>
	
	CLCD_Write4(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 800056c:	2200      	movs	r2, #0
 800056e:	2101      	movs	r1, #1
 8000570:	68f8      	ldr	r0, [r7, #12]
 8000572:	f7ff fea2 	bl	80002ba <CLCD_Write4>
	CLCD_Write4(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 8000576:	2200      	movs	r2, #0
 8000578:	2102      	movs	r1, #2
 800057a:	68f8      	ldr	r0, [r7, #12]
 800057c:	f7ff fe9d 	bl	80002ba <CLCD_Write4>
}
 8000580:	bf00      	nop
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}

08000588 <CLCD_SetCursor>:
void CLCD_SetCursor(CLCD_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
 8000590:	460b      	mov	r3, r1
 8000592:	70fb      	strb	r3, [r7, #3]
 8000594:	4613      	mov	r3, r2
 8000596:	70bb      	strb	r3, [r7, #2]
	
	uint8_t DRAM_ADDRESS = 0x00;
 8000598:	2300      	movs	r3, #0
 800059a:	73fb      	strb	r3, [r7, #15]
	uint8_t DRAM_OFFSET[4] = {0x00, 0x40, 0x14, 0x54};
 800059c:	4b1d      	ldr	r3, [pc, #116]	; (8000614 <CLCD_SetCursor+0x8c>)
 800059e:	60bb      	str	r3, [r7, #8]
	if(Xpos >= LCD->COLUMS)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	785b      	ldrb	r3, [r3, #1]
 80005a4:	78fa      	ldrb	r2, [r7, #3]
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d303      	bcc.n	80005b2 <CLCD_SetCursor+0x2a>
	{
		Xpos = LCD->COLUMS - 1;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	785b      	ldrb	r3, [r3, #1]
 80005ae:	3b01      	subs	r3, #1
 80005b0:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	789b      	ldrb	r3, [r3, #2]
 80005b6:	78ba      	ldrb	r2, [r7, #2]
 80005b8:	429a      	cmp	r2, r3
 80005ba:	d303      	bcc.n	80005c4 <CLCD_SetCursor+0x3c>
	{
		Ypos = LCD->ROWS -1;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	789b      	ldrb	r3, [r3, #2]
 80005c0:	3b01      	subs	r3, #1
 80005c2:	70bb      	strb	r3, [r7, #2]
	}
	DRAM_ADDRESS = DRAM_OFFSET[Ypos] + Xpos;
 80005c4:	78bb      	ldrb	r3, [r7, #2]
 80005c6:	3310      	adds	r3, #16
 80005c8:	443b      	add	r3, r7
 80005ca:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80005ce:	78fb      	ldrb	r3, [r7, #3]
 80005d0:	4413      	add	r3, r2
 80005d2:	73fb      	strb	r3, [r7, #15]
	if(LCD->MODE == LCD_8BITMODE)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	2b10      	cmp	r3, #16
 80005da:	d109      	bne.n	80005f0 <CLCD_SetCursor+0x68>
	{
		CLCD_Write8(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 80005dc:	7bfb      	ldrb	r3, [r7, #15]
 80005de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80005e2:	b2db      	uxtb	r3, r3
 80005e4:	2200      	movs	r2, #0
 80005e6:	4619      	mov	r1, r3
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f7ff fdbc 	bl	8000166 <CLCD_Write8>
	}
	else if(LCD->MODE == LCD_4BITMODE)
	{
		CLCD_Write4(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
	}
}
 80005ee:	e00c      	b.n	800060a <CLCD_SetCursor+0x82>
	else if(LCD->MODE == LCD_4BITMODE)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d108      	bne.n	800060a <CLCD_SetCursor+0x82>
		CLCD_Write4(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 80005f8:	7bfb      	ldrb	r3, [r7, #15]
 80005fa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	2200      	movs	r2, #0
 8000602:	4619      	mov	r1, r3
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f7ff fe58 	bl	80002ba <CLCD_Write4>
}
 800060a:	bf00      	nop
 800060c:	3710      	adds	r7, #16
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	54144000 	.word	0x54144000

08000618 <CLCD_WriteChar>:
void CLCD_WriteChar(CLCD_Name* LCD, char character)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
 8000620:	460b      	mov	r3, r1
 8000622:	70fb      	strb	r3, [r7, #3]
	if(LCD->MODE == LCD_8BITMODE)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	2b10      	cmp	r3, #16
 800062a:	d106      	bne.n	800063a <CLCD_WriteChar+0x22>
	{
		CLCD_Write8(LCD, character, CLCD_DATA);
 800062c:	78fb      	ldrb	r3, [r7, #3]
 800062e:	2201      	movs	r2, #1
 8000630:	4619      	mov	r1, r3
 8000632:	6878      	ldr	r0, [r7, #4]
 8000634:	f7ff fd97 	bl	8000166 <CLCD_Write8>
	}
	else if(LCD->MODE == LCD_4BITMODE)
	{
		CLCD_Write4(LCD, character, CLCD_DATA);
	}
}
 8000638:	e009      	b.n	800064e <CLCD_WriteChar+0x36>
	else if(LCD->MODE == LCD_4BITMODE)
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d105      	bne.n	800064e <CLCD_WriteChar+0x36>
		CLCD_Write4(LCD, character, CLCD_DATA);
 8000642:	78fb      	ldrb	r3, [r7, #3]
 8000644:	2201      	movs	r2, #1
 8000646:	4619      	mov	r1, r3
 8000648:	6878      	ldr	r0, [r7, #4]
 800064a:	f7ff fe36 	bl	80002ba <CLCD_Write4>
}
 800064e:	bf00      	nop
 8000650:	3708      	adds	r7, #8
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}

08000656 <CLCD_WriteString>:
void CLCD_WriteString(CLCD_Name* LCD, char *String)
{
 8000656:	b580      	push	{r7, lr}
 8000658:	b082      	sub	sp, #8
 800065a:	af00      	add	r7, sp, #0
 800065c:	6078      	str	r0, [r7, #4]
 800065e:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_WriteChar(LCD, *String++);
 8000660:	e007      	b.n	8000672 <CLCD_WriteString+0x1c>
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	1c5a      	adds	r2, r3, #1
 8000666:	603a      	str	r2, [r7, #0]
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	4619      	mov	r1, r3
 800066c:	6878      	ldr	r0, [r7, #4]
 800066e:	f7ff ffd3 	bl	8000618 <CLCD_WriteChar>
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d1f3      	bne.n	8000662 <CLCD_WriteString+0xc>
}
 800067a:	bf00      	nop
 800067c:	bf00      	nop
 800067e:	3708      	adds	r7, #8
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <CLCD_Clear>:
void CLCD_Clear(CLCD_Name* LCD)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	if(LCD->MODE == LCD_8BITMODE)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	2b10      	cmp	r3, #16
 8000692:	d105      	bne.n	80006a0 <CLCD_Clear+0x1c>
	{
		CLCD_Write8(LCD, LCD_CLEARDISPLAY, CLCD_COMMAND);
 8000694:	2200      	movs	r2, #0
 8000696:	2101      	movs	r1, #1
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f7ff fd64 	bl	8000166 <CLCD_Write8>
 800069e:	e008      	b.n	80006b2 <CLCD_Clear+0x2e>
	}
	else if(LCD->MODE == LCD_4BITMODE)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d104      	bne.n	80006b2 <CLCD_Clear+0x2e>
	{
		CLCD_Write4(LCD, LCD_CLEARDISPLAY, CLCD_COMMAND);
 80006a8:	2200      	movs	r2, #0
 80006aa:	2101      	movs	r1, #1
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff fe04 	bl	80002ba <CLCD_Write4>
	}
	CLCD_Delay(5);
 80006b2:	2005      	movs	r0, #5
 80006b4:	f7ff fd4a 	bl	800014c <CLCD_Delay>
}
 80006b8:	bf00      	nop
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}

080006c0 <DS1307_Init>:
 * 							initialize the I2C bus = 1
 *
 * 							else = 0
 * 	RETVAL: none
 * */
DS1307_RESULT DS1307_Init(DS1307_Handle* handle) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]

	handle->i2c->Instance = handle->DS1307_I2Cx;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	68d2      	ldr	r2, [r2, #12]
 80006d0:	601a      	str	r2, [r3, #0]
	handle->i2c->Init.ClockSpeed = handle->DS1307_CLOCK;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	6892      	ldr	r2, [r2, #8]
 80006da:	605a      	str	r2, [r3, #4]

	handle->i2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
	handle->i2c->Init.OwnAddress1 = 0;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	2200      	movs	r2, #0
 80006ea:	60da      	str	r2, [r3, #12]
	handle->i2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006f4:	611a      	str	r2, [r3, #16]
	handle->i2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	2200      	movs	r2, #0
 80006fc:	615a      	str	r2, [r3, #20]
	handle->i2c->Init.OwnAddress2 = 0;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2200      	movs	r2, #0
 8000704:	619a      	str	r2, [r3, #24]
	handle->i2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2200      	movs	r2, #0
 800070c:	61da      	str	r2, [r3, #28]
	handle->i2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	2200      	movs	r2, #0
 8000714:	621a      	str	r2, [r3, #32]

	HAL_I2C_MspInit(handle->i2c);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	4618      	mov	r0, r3
 800071c:	f001 f9be 	bl	8001a9c <HAL_I2C_MspInit>
	HAL_I2C_Init(handle->i2c);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4618      	mov	r0, r3
 8000726:	f001 fec1 	bl	80024ac <HAL_I2C_Init>
	return DS1307_WaitUntilReady(handle);
 800072a:	6878      	ldr	r0, [r7, #4]
 800072c:	f000 fb66 	bl	8000dfc <DS1307_WaitUntilReady>
 8000730:	4603      	mov	r3, r0
}
 8000732:	4618      	mov	r0, r3
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}

0800073a <DS1307_getControlRegister>:
 * 	of the control register
 *
 * 	PARS: none
 * 	RETVAL: uint8_t
 * */
uint8_t DS1307_getControlRegister(DS1307_Handle* handle) {
 800073a:	b580      	push	{r7, lr}
 800073c:	b086      	sub	sp, #24
 800073e:	af02      	add	r7, sp, #8
 8000740:	6078      	str	r0, [r7, #4]
	 DS1307_Error();
	 }
	 return DS1307_read_nack();
	 */

	if (DS1307_WaitUntilReady(handle) == DS1307_RES_OK) {
 8000742:	6878      	ldr	r0, [r7, #4]
 8000744:	f000 fb5a 	bl	8000dfc <DS1307_WaitUntilReady>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d12a      	bne.n	80007a4 <DS1307_getControlRegister+0x6a>
		uint8_t a = 7;
 800074e:	2307      	movs	r3, #7
 8000750:	73fb      	strb	r3, [r7, #15]
		if (HAL_I2C_Master_Transmit(handle->i2c, handle->DS1307_ADDRESS, &a, 1,
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	6818      	ldr	r0, [r3, #0]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	791b      	ldrb	r3, [r3, #4]
 800075a:	b299      	uxth	r1, r3
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	691b      	ldr	r3, [r3, #16]
 8000760:	f107 020f 	add.w	r2, r7, #15
 8000764:	9300      	str	r3, [sp, #0]
 8000766:	2301      	movs	r3, #1
 8000768:	f001 ffe4 	bl	8002734 <HAL_I2C_Master_Transmit>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <DS1307_getControlRegister+0x3c>
				handle->TIMEOUT)) {
			return 0;
 8000772:	2300      	movs	r3, #0
 8000774:	e017      	b.n	80007a6 <DS1307_getControlRegister+0x6c>
		}

		if (HAL_I2C_Master_Receive(handle->i2c, handle->DS1307_ADDRESS, &a, 1,
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	6818      	ldr	r0, [r3, #0]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	791b      	ldrb	r3, [r3, #4]
 800077e:	b299      	uxth	r1, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	691b      	ldr	r3, [r3, #16]
 8000784:	f107 020f 	add.w	r2, r7, #15
 8000788:	9300      	str	r3, [sp, #0]
 800078a:	2301      	movs	r3, #1
 800078c:	f002 f8d0 	bl	8002930 <HAL_I2C_Master_Receive>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <DS1307_getControlRegister+0x60>
				handle->TIMEOUT)) {
			return 0;
 8000796:	2300      	movs	r3, #0
 8000798:	e005      	b.n	80007a6 <DS1307_getControlRegister+0x6c>
		}
		DS1307_WaitUntilReady(handle);
 800079a:	6878      	ldr	r0, [r7, #4]
 800079c:	f000 fb2e 	bl	8000dfc <DS1307_WaitUntilReady>
		return a;
 80007a0:	7bfb      	ldrb	r3, [r7, #15]
 80007a2:	e000      	b.n	80007a6 <DS1307_getControlRegister+0x6c>
	} else {
		return 0;
 80007a4:	2300      	movs	r3, #0
	}
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}

080007ae <DS1307_setControlRegister>:
 * 						of the control register
 *
 * 	RETVAL: none
 */

DS1307_RESULT DS1307_setControlRegister(DS1307_Handle* handle, uint8_t reg) {
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b086      	sub	sp, #24
 80007b2:	af02      	add	r7, sp, #8
 80007b4:	6078      	str	r0, [r7, #4]
 80007b6:	460b      	mov	r3, r1
 80007b8:	70fb      	strb	r3, [r7, #3]

	if (DS1307_WaitUntilReady(handle) == DS1307_RES_OK) {
 80007ba:	6878      	ldr	r0, [r7, #4]
 80007bc:	f000 fb1e 	bl	8000dfc <DS1307_WaitUntilReady>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d115      	bne.n	80007f2 <DS1307_setControlRegister+0x44>
		uint8_t a[2] = { 7, reg };
 80007c6:	2307      	movs	r3, #7
 80007c8:	733b      	strb	r3, [r7, #12]
 80007ca:	78fb      	ldrb	r3, [r7, #3]
 80007cc:	737b      	strb	r3, [r7, #13]
		if (HAL_I2C_Master_Transmit(handle->i2c, handle->DS1307_ADDRESS, a, 2,
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	6818      	ldr	r0, [r3, #0]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	791b      	ldrb	r3, [r3, #4]
 80007d6:	b299      	uxth	r1, r3
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	691b      	ldr	r3, [r3, #16]
 80007dc:	f107 020c 	add.w	r2, r7, #12
 80007e0:	9300      	str	r3, [sp, #0]
 80007e2:	2302      	movs	r3, #2
 80007e4:	f001 ffa6 	bl	8002734 <HAL_I2C_Master_Transmit>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d003      	beq.n	80007f6 <DS1307_setControlRegister+0x48>
				handle->TIMEOUT)) {
			return DS1307_RES_ERROR;
 80007ee:	2302      	movs	r3, #2
 80007f0:	e005      	b.n	80007fe <DS1307_setControlRegister+0x50>
		}
	} else {
		return DS1307_RES_TIMEOUT;
 80007f2:	2301      	movs	r3, #1
 80007f4:	e003      	b.n	80007fe <DS1307_setControlRegister+0x50>
	}
	return DS1307_WaitUntilReady(handle);
 80007f6:	6878      	ldr	r0, [r7, #4]
 80007f8:	f000 fb00 	bl	8000dfc <DS1307_WaitUntilReady>
 80007fc:	4603      	mov	r3, r0

}
 80007fe:	4618      	mov	r0, r3
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <DS1307_EnableSquareWave>:
 *
 * 	PARS: none
 * 	RETVAL: none
 */

DS1307_RESULT DS1307_EnableSquareWave(DS1307_Handle* handle) {
 8000806:	b580      	push	{r7, lr}
 8000808:	b084      	sub	sp, #16
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
	if (DS1307_WaitUntilReady(handle) == DS1307_RES_OK) {
 800080e:	6878      	ldr	r0, [r7, #4]
 8000810:	f000 faf4 	bl	8000dfc <DS1307_WaitUntilReady>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d112      	bne.n	8000840 <DS1307_EnableSquareWave+0x3a>
		uint8_t a = DS1307_getControlRegister(handle);
 800081a:	6878      	ldr	r0, [r7, #4]
 800081c:	f7ff ff8d 	bl	800073a <DS1307_getControlRegister>
 8000820:	4603      	mov	r3, r0
 8000822:	73fb      	strb	r3, [r7, #15]
		a |= 1 << 4;
 8000824:	7bfb      	ldrb	r3, [r7, #15]
 8000826:	f043 0310 	orr.w	r3, r3, #16
 800082a:	73fb      	strb	r3, [r7, #15]
		DS1307_setControlRegister(handle, a);
 800082c:	7bfb      	ldrb	r3, [r7, #15]
 800082e:	4619      	mov	r1, r3
 8000830:	6878      	ldr	r0, [r7, #4]
 8000832:	f7ff ffbc 	bl	80007ae <DS1307_setControlRegister>
	} else {
		return DS1307_RES_TIMEOUT;
	}
	return DS1307_WaitUntilReady(handle);
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f000 fae0 	bl	8000dfc <DS1307_WaitUntilReady>
 800083c:	4603      	mov	r3, r0
 800083e:	e000      	b.n	8000842 <DS1307_EnableSquareWave+0x3c>
		return DS1307_RES_TIMEOUT;
 8000840:	2301      	movs	r3, #1
}
 8000842:	4618      	mov	r0, r3
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <DS1307_SelectRate>:
 * 						DS1307_RATE_8192HZ
 * 						DS1307_RATE_32768HZ
 * 	RETVAL: none
 */

DS1307_RESULT DS1307_SelectRate(DS1307_Handle* handle, DS1307_RATE rate) {
 800084a:	b580      	push	{r7, lr}
 800084c:	b084      	sub	sp, #16
 800084e:	af00      	add	r7, sp, #0
 8000850:	6078      	str	r0, [r7, #4]
 8000852:	460b      	mov	r3, r1
 8000854:	70fb      	strb	r3, [r7, #3]
	if (DS1307_WaitUntilReady(handle) == DS1307_RES_OK) {
 8000856:	6878      	ldr	r0, [r7, #4]
 8000858:	f000 fad0 	bl	8000dfc <DS1307_WaitUntilReady>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d11a      	bne.n	8000898 <DS1307_SelectRate+0x4e>
		uint8_t a = DS1307_getControlRegister(handle);
 8000862:	6878      	ldr	r0, [r7, #4]
 8000864:	f7ff ff69 	bl	800073a <DS1307_getControlRegister>
 8000868:	4603      	mov	r3, r0
 800086a:	73fb      	strb	r3, [r7, #15]
		a &= 0xFC;
 800086c:	7bfb      	ldrb	r3, [r7, #15]
 800086e:	f023 0303 	bic.w	r3, r3, #3
 8000872:	73fb      	strb	r3, [r7, #15]
		rate &= 3;
 8000874:	78fb      	ldrb	r3, [r7, #3]
 8000876:	f003 0303 	and.w	r3, r3, #3
 800087a:	70fb      	strb	r3, [r7, #3]
		a |= rate;
 800087c:	7bfa      	ldrb	r2, [r7, #15]
 800087e:	78fb      	ldrb	r3, [r7, #3]
 8000880:	4313      	orrs	r3, r2
 8000882:	73fb      	strb	r3, [r7, #15]
		DS1307_setControlRegister(handle, a);
 8000884:	7bfb      	ldrb	r3, [r7, #15]
 8000886:	4619      	mov	r1, r3
 8000888:	6878      	ldr	r0, [r7, #4]
 800088a:	f7ff ff90 	bl	80007ae <DS1307_setControlRegister>
	} else {
		return DS1307_RES_TIMEOUT;
	}
	return DS1307_WaitUntilReady(handle);
 800088e:	6878      	ldr	r0, [r7, #4]
 8000890:	f000 fab4 	bl	8000dfc <DS1307_WaitUntilReady>
 8000894:	4603      	mov	r3, r0
 8000896:	e000      	b.n	800089a <DS1307_SelectRate+0x50>
		return DS1307_RES_TIMEOUT;
 8000898:	2301      	movs	r3, #1
}
 800089a:	4618      	mov	r0, r3
 800089c:	3710      	adds	r7, #16
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <DS1307_GetTime>:
 *
 * 	PARS: none
 * 	RETVAL: DS1307_TIME: represents the current time
 */

DS1307_TIME DS1307_GetTime(DS1307_Handle* handle) {
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b08a      	sub	sp, #40	; 0x28
 80008a6:	af02      	add	r7, sp, #8
 80008a8:	6078      	str	r0, [r7, #4]
 80008aa:	6039      	str	r1, [r7, #0]

	DS1307_TIME time;
	if (DS1307_WaitUntilReady(handle) == DS1307_RES_OK) {
 80008ac:	6838      	ldr	r0, [r7, #0]
 80008ae:	f000 faa5 	bl	8000dfc <DS1307_WaitUntilReady>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	f040 80e4 	bne.w	8000a82 <DS1307_GetTime+0x1e0>



		time.year = 0;
 80008ba:	2300      	movs	r3, #0
 80008bc:	833b      	strh	r3, [r7, #24]
		time.month = 0;
 80008be:	2300      	movs	r3, #0
 80008c0:	76bb      	strb	r3, [r7, #26]
		time.date = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	76fb      	strb	r3, [r7, #27]
		time.day = 0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	773b      	strb	r3, [r7, #28]
		time.hour = 0;
 80008ca:	2300      	movs	r3, #0
 80008cc:	777b      	strb	r3, [r7, #29]
		time.minute = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	77bb      	strb	r3, [r7, #30]
		time.second = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	77fb      	strb	r3, [r7, #31]

		uint8_t data[8];

		uint8_t a = 0;
 80008d6:	2300      	movs	r3, #0
 80008d8:	73fb      	strb	r3, [r7, #15]
		if (HAL_I2C_Master_Transmit(handle->i2c, handle->DS1307_ADDRESS, &a, 1,
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	6818      	ldr	r0, [r3, #0]
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	791b      	ldrb	r3, [r3, #4]
 80008e2:	b299      	uxth	r1, r3
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	691b      	ldr	r3, [r3, #16]
 80008e8:	f107 020f 	add.w	r2, r7, #15
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	2301      	movs	r3, #1
 80008f0:	f001 ff20 	bl	8002734 <HAL_I2C_Master_Transmit>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d007      	beq.n	800090a <DS1307_GetTime+0x68>
				handle->TIMEOUT)) {
			return time;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	461a      	mov	r2, r3
 80008fe:	f107 0318 	add.w	r3, r7, #24
 8000902:	cb03      	ldmia	r3!, {r0, r1}
 8000904:	6010      	str	r0, [r2, #0]
 8000906:	6051      	str	r1, [r2, #4]
 8000908:	e0c2      	b.n	8000a90 <DS1307_GetTime+0x1ee>
		}
		if (HAL_I2C_Master_Receive(handle->i2c, handle->DS1307_ADDRESS, data, 8,
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	6818      	ldr	r0, [r3, #0]
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	791b      	ldrb	r3, [r3, #4]
 8000912:	b299      	uxth	r1, r3
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	691b      	ldr	r3, [r3, #16]
 8000918:	f107 0210 	add.w	r2, r7, #16
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	2308      	movs	r3, #8
 8000920:	f002 f806 	bl	8002930 <HAL_I2C_Master_Receive>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d007      	beq.n	800093a <DS1307_GetTime+0x98>
				handle->TIMEOUT)) {
			return time;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	461a      	mov	r2, r3
 800092e:	f107 0318 	add.w	r3, r7, #24
 8000932:	cb03      	ldmia	r3!, {r0, r1}
 8000934:	6010      	str	r0, [r2, #0]
 8000936:	6051      	str	r1, [r2, #4]
 8000938:	e0aa      	b.n	8000a90 <DS1307_GetTime+0x1ee>
		}

		time.second += data[0] & 0xF;
 800093a:	7ffa      	ldrb	r2, [r7, #31]
 800093c:	7c3b      	ldrb	r3, [r7, #16]
 800093e:	f003 030f 	and.w	r3, r3, #15
 8000942:	b2db      	uxtb	r3, r3
 8000944:	4413      	add	r3, r2
 8000946:	b2db      	uxtb	r3, r3
 8000948:	77fb      	strb	r3, [r7, #31]
		time.second += 10 * ((data[0] & 0x70) >> 4);
 800094a:	7ffa      	ldrb	r2, [r7, #31]
 800094c:	7c3b      	ldrb	r3, [r7, #16]
 800094e:	111b      	asrs	r3, r3, #4
 8000950:	b2db      	uxtb	r3, r3
 8000952:	f003 0307 	and.w	r3, r3, #7
 8000956:	b2db      	uxtb	r3, r3
 8000958:	4619      	mov	r1, r3
 800095a:	0089      	lsls	r1, r1, #2
 800095c:	440b      	add	r3, r1
 800095e:	005b      	lsls	r3, r3, #1
 8000960:	b2db      	uxtb	r3, r3
 8000962:	4413      	add	r3, r2
 8000964:	b2db      	uxtb	r3, r3
 8000966:	77fb      	strb	r3, [r7, #31]

		time.minute += data[1] & 0xF;
 8000968:	7fba      	ldrb	r2, [r7, #30]
 800096a:	7c7b      	ldrb	r3, [r7, #17]
 800096c:	f003 030f 	and.w	r3, r3, #15
 8000970:	b2db      	uxtb	r3, r3
 8000972:	4413      	add	r3, r2
 8000974:	b2db      	uxtb	r3, r3
 8000976:	77bb      	strb	r3, [r7, #30]
		time.minute += 10 * ((data[1] & 0x70) >> 4);
 8000978:	7fba      	ldrb	r2, [r7, #30]
 800097a:	7c7b      	ldrb	r3, [r7, #17]
 800097c:	111b      	asrs	r3, r3, #4
 800097e:	b2db      	uxtb	r3, r3
 8000980:	f003 0307 	and.w	r3, r3, #7
 8000984:	b2db      	uxtb	r3, r3
 8000986:	4619      	mov	r1, r3
 8000988:	0089      	lsls	r1, r1, #2
 800098a:	440b      	add	r3, r1
 800098c:	005b      	lsls	r3, r3, #1
 800098e:	b2db      	uxtb	r3, r3
 8000990:	4413      	add	r3, r2
 8000992:	b2db      	uxtb	r3, r3
 8000994:	77bb      	strb	r3, [r7, #30]

		if (data[2] & (1 << 6)) {	//12H
 8000996:	7cbb      	ldrb	r3, [r7, #18]
 8000998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800099c:	2b00      	cmp	r3, #0
 800099e:	d116      	bne.n	80009ce <DS1307_GetTime+0x12c>

		} else {	//24H
			time.hour += data[2] & 0xF;
 80009a0:	7f7a      	ldrb	r2, [r7, #29]
 80009a2:	7cbb      	ldrb	r3, [r7, #18]
 80009a4:	f003 030f 	and.w	r3, r3, #15
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	4413      	add	r3, r2
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	777b      	strb	r3, [r7, #29]
			time.hour += 10 * ((data[2] & 0x30) >> 4);
 80009b0:	7f7a      	ldrb	r2, [r7, #29]
 80009b2:	7cbb      	ldrb	r3, [r7, #18]
 80009b4:	111b      	asrs	r3, r3, #4
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	f003 0303 	and.w	r3, r3, #3
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	4619      	mov	r1, r3
 80009c0:	0089      	lsls	r1, r1, #2
 80009c2:	440b      	add	r3, r1
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	4413      	add	r3, r2
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	777b      	strb	r3, [r7, #29]
		}

		time.day += data[3] & 0x7;
 80009ce:	7f3a      	ldrb	r2, [r7, #28]
 80009d0:	7cfb      	ldrb	r3, [r7, #19]
 80009d2:	f003 0307 	and.w	r3, r3, #7
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	4413      	add	r3, r2
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	773b      	strb	r3, [r7, #28]

		time.date += data[4] & 0xF;
 80009de:	7efa      	ldrb	r2, [r7, #27]
 80009e0:	7d3b      	ldrb	r3, [r7, #20]
 80009e2:	f003 030f 	and.w	r3, r3, #15
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	4413      	add	r3, r2
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	76fb      	strb	r3, [r7, #27]
		time.date += 10 * ((data[4] & 0x30) >> 4);
 80009ee:	7efa      	ldrb	r2, [r7, #27]
 80009f0:	7d3b      	ldrb	r3, [r7, #20]
 80009f2:	111b      	asrs	r3, r3, #4
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	f003 0303 	and.w	r3, r3, #3
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	4619      	mov	r1, r3
 80009fe:	0089      	lsls	r1, r1, #2
 8000a00:	440b      	add	r3, r1
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	4413      	add	r3, r2
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	76fb      	strb	r3, [r7, #27]

		time.month += data[5] & 0xF;
 8000a0c:	7eba      	ldrb	r2, [r7, #26]
 8000a0e:	7d7b      	ldrb	r3, [r7, #21]
 8000a10:	f003 030f 	and.w	r3, r3, #15
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	4413      	add	r3, r2
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	76bb      	strb	r3, [r7, #26]
		time.month += 10 * ((data[5] & 0x10) >> 4);
 8000a1c:	7eba      	ldrb	r2, [r7, #26]
 8000a1e:	7d7b      	ldrb	r3, [r7, #21]
 8000a20:	111b      	asrs	r3, r3, #4
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	f003 0301 	and.w	r3, r3, #1
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	0089      	lsls	r1, r1, #2
 8000a2e:	440b      	add	r3, r1
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	4413      	add	r3, r2
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	76bb      	strb	r3, [r7, #26]

		time.year += 2000 + (data[6] & 0xF);
 8000a3a:	8b3a      	ldrh	r2, [r7, #24]
 8000a3c:	7dbb      	ldrb	r3, [r7, #22]
 8000a3e:	b29b      	uxth	r3, r3
 8000a40:	f003 030f 	and.w	r3, r3, #15
 8000a44:	b29b      	uxth	r3, r3
 8000a46:	4413      	add	r3, r2
 8000a48:	b29b      	uxth	r3, r3
 8000a4a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000a4e:	b29b      	uxth	r3, r3
 8000a50:	833b      	strh	r3, [r7, #24]
		time.year += 10 * ((data[6] & 0xF0) >> 4);
 8000a52:	8b3a      	ldrh	r2, [r7, #24]
 8000a54:	7dbb      	ldrb	r3, [r7, #22]
 8000a56:	091b      	lsrs	r3, r3, #4
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	0089      	lsls	r1, r1, #2
 8000a60:	440b      	add	r3, r1
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	4413      	add	r3, r2
 8000a68:	b29b      	uxth	r3, r3
 8000a6a:	833b      	strh	r3, [r7, #24]
		DS1307_WaitUntilReady(handle);
 8000a6c:	6838      	ldr	r0, [r7, #0]
 8000a6e:	f000 f9c5 	bl	8000dfc <DS1307_WaitUntilReady>
		return time;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	461a      	mov	r2, r3
 8000a76:	f107 0318 	add.w	r3, r7, #24
 8000a7a:	cb03      	ldmia	r3!, {r0, r1}
 8000a7c:	6010      	str	r0, [r2, #0]
 8000a7e:	6051      	str	r1, [r2, #4]
 8000a80:	e006      	b.n	8000a90 <DS1307_GetTime+0x1ee>
	}
	return time;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	461a      	mov	r2, r3
 8000a86:	f107 0318 	add.w	r3, r7, #24
 8000a8a:	cb03      	ldmia	r3!, {r0, r1}
 8000a8c:	6010      	str	r0, [r2, #0]
 8000a8e:	6051      	str	r1, [r2, #4]
}
 8000a90:	6878      	ldr	r0, [r7, #4]
 8000a92:	3720      	adds	r7, #32
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <DS1307_SetTime>:
 *
 * 	PARS: DS1307_TIME time: the time you want to store in RTC
 * 	RETVAL: none
 */

DS1307_RESULT DS1307_SetTime(DS1307_Handle* handle, DS1307_TIME time) {
 8000a98:	b590      	push	{r4, r7, lr}
 8000a9a:	b08b      	sub	sp, #44	; 0x2c
 8000a9c:	af02      	add	r7, sp, #8
 8000a9e:	60f8      	str	r0, [r7, #12]
 8000aa0:	1d3b      	adds	r3, r7, #4
 8000aa2:	e883 0006 	stmia.w	r3, {r1, r2}

	if (DS1307_WaitUntilReady(handle) == DS1307_RES_OK) {
 8000aa6:	68f8      	ldr	r0, [r7, #12]
 8000aa8:	f000 f9a8 	bl	8000dfc <DS1307_WaitUntilReady>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	f040 813c 	bne.w	8000d2c <DS1307_SetTime+0x294>
		uint8_t data[8];

		for (int i = 0; i < 8; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	61fb      	str	r3, [r7, #28]
 8000ab8:	e008      	b.n	8000acc <DS1307_SetTime+0x34>
			data[i] = 0;
 8000aba:	f107 0214 	add.w	r2, r7, #20
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8000ac6:	69fb      	ldr	r3, [r7, #28]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	61fb      	str	r3, [r7, #28]
 8000acc:	69fb      	ldr	r3, [r7, #28]
 8000ace:	2b07      	cmp	r3, #7
 8000ad0:	ddf3      	ble.n	8000aba <DS1307_SetTime+0x22>
		}

		data[1] |= (time.second % 10);
 8000ad2:	7d78      	ldrb	r0, [r7, #21]
 8000ad4:	7afa      	ldrb	r2, [r7, #11]
 8000ad6:	4b9a      	ldr	r3, [pc, #616]	; (8000d40 <DS1307_SetTime+0x2a8>)
 8000ad8:	fba3 1302 	umull	r1, r3, r3, r2
 8000adc:	08d9      	lsrs	r1, r3, #3
 8000ade:	460b      	mov	r3, r1
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	440b      	add	r3, r1
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	1ad3      	subs	r3, r2, r3
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	4303      	orrs	r3, r0
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	757b      	strb	r3, [r7, #21]
		data[1] |= ((time.second - (time.second % 10)) / 10) << 4;
 8000af0:	7d7b      	ldrb	r3, [r7, #21]
 8000af2:	b258      	sxtb	r0, r3
 8000af4:	7afb      	ldrb	r3, [r7, #11]
 8000af6:	461c      	mov	r4, r3
 8000af8:	7afa      	ldrb	r2, [r7, #11]
 8000afa:	4b91      	ldr	r3, [pc, #580]	; (8000d40 <DS1307_SetTime+0x2a8>)
 8000afc:	fba3 1302 	umull	r1, r3, r3, r2
 8000b00:	08d9      	lsrs	r1, r3, #3
 8000b02:	460b      	mov	r3, r1
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	440b      	add	r3, r1
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	1ad3      	subs	r3, r2, r3
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	1ae3      	subs	r3, r4, r3
 8000b10:	4a8c      	ldr	r2, [pc, #560]	; (8000d44 <DS1307_SetTime+0x2ac>)
 8000b12:	fb82 1203 	smull	r1, r2, r2, r3
 8000b16:	1092      	asrs	r2, r2, #2
 8000b18:	17db      	asrs	r3, r3, #31
 8000b1a:	1ad3      	subs	r3, r2, r3
 8000b1c:	011b      	lsls	r3, r3, #4
 8000b1e:	b25b      	sxtb	r3, r3
 8000b20:	4303      	orrs	r3, r0
 8000b22:	b25b      	sxtb	r3, r3
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	757b      	strb	r3, [r7, #21]
		data[1] &= ~(1 << 7);
 8000b28:	7d7b      	ldrb	r3, [r7, #21]
 8000b2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	757b      	strb	r3, [r7, #21]

		data[2] |= (time.minute % 10);
 8000b32:	7db8      	ldrb	r0, [r7, #22]
 8000b34:	7aba      	ldrb	r2, [r7, #10]
 8000b36:	4b82      	ldr	r3, [pc, #520]	; (8000d40 <DS1307_SetTime+0x2a8>)
 8000b38:	fba3 1302 	umull	r1, r3, r3, r2
 8000b3c:	08d9      	lsrs	r1, r3, #3
 8000b3e:	460b      	mov	r3, r1
 8000b40:	009b      	lsls	r3, r3, #2
 8000b42:	440b      	add	r3, r1
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	1ad3      	subs	r3, r2, r3
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	4303      	orrs	r3, r0
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	75bb      	strb	r3, [r7, #22]
		data[2] |= ((time.minute - (time.minute % 10)) / 10) << 4;
 8000b50:	7dbb      	ldrb	r3, [r7, #22]
 8000b52:	b258      	sxtb	r0, r3
 8000b54:	7abb      	ldrb	r3, [r7, #10]
 8000b56:	461c      	mov	r4, r3
 8000b58:	7aba      	ldrb	r2, [r7, #10]
 8000b5a:	4b79      	ldr	r3, [pc, #484]	; (8000d40 <DS1307_SetTime+0x2a8>)
 8000b5c:	fba3 1302 	umull	r1, r3, r3, r2
 8000b60:	08d9      	lsrs	r1, r3, #3
 8000b62:	460b      	mov	r3, r1
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	440b      	add	r3, r1
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	1ad3      	subs	r3, r2, r3
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	1ae3      	subs	r3, r4, r3
 8000b70:	4a74      	ldr	r2, [pc, #464]	; (8000d44 <DS1307_SetTime+0x2ac>)
 8000b72:	fb82 1203 	smull	r1, r2, r2, r3
 8000b76:	1092      	asrs	r2, r2, #2
 8000b78:	17db      	asrs	r3, r3, #31
 8000b7a:	1ad3      	subs	r3, r2, r3
 8000b7c:	011b      	lsls	r3, r3, #4
 8000b7e:	b25b      	sxtb	r3, r3
 8000b80:	4303      	orrs	r3, r0
 8000b82:	b25b      	sxtb	r3, r3
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	75bb      	strb	r3, [r7, #22]

		data[3] |= (time.hour % 10);
 8000b88:	7df8      	ldrb	r0, [r7, #23]
 8000b8a:	7a7a      	ldrb	r2, [r7, #9]
 8000b8c:	4b6c      	ldr	r3, [pc, #432]	; (8000d40 <DS1307_SetTime+0x2a8>)
 8000b8e:	fba3 1302 	umull	r1, r3, r3, r2
 8000b92:	08d9      	lsrs	r1, r3, #3
 8000b94:	460b      	mov	r3, r1
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	440b      	add	r3, r1
 8000b9a:	005b      	lsls	r3, r3, #1
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	4303      	orrs	r3, r0
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	75fb      	strb	r3, [r7, #23]
		data[3] |= ((time.hour - (time.hour % 10)) / 10) << 4;
 8000ba6:	7dfb      	ldrb	r3, [r7, #23]
 8000ba8:	b258      	sxtb	r0, r3
 8000baa:	7a7b      	ldrb	r3, [r7, #9]
 8000bac:	461c      	mov	r4, r3
 8000bae:	7a7a      	ldrb	r2, [r7, #9]
 8000bb0:	4b63      	ldr	r3, [pc, #396]	; (8000d40 <DS1307_SetTime+0x2a8>)
 8000bb2:	fba3 1302 	umull	r1, r3, r3, r2
 8000bb6:	08d9      	lsrs	r1, r3, #3
 8000bb8:	460b      	mov	r3, r1
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	440b      	add	r3, r1
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	1ad3      	subs	r3, r2, r3
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	1ae3      	subs	r3, r4, r3
 8000bc6:	4a5f      	ldr	r2, [pc, #380]	; (8000d44 <DS1307_SetTime+0x2ac>)
 8000bc8:	fb82 1203 	smull	r1, r2, r2, r3
 8000bcc:	1092      	asrs	r2, r2, #2
 8000bce:	17db      	asrs	r3, r3, #31
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	011b      	lsls	r3, r3, #4
 8000bd4:	b25b      	sxtb	r3, r3
 8000bd6:	4303      	orrs	r3, r0
 8000bd8:	b25b      	sxtb	r3, r3
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	75fb      	strb	r3, [r7, #23]
		data[3] &= ~(1 << 6);
 8000bde:	7dfb      	ldrb	r3, [r7, #23]
 8000be0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	75fb      	strb	r3, [r7, #23]

		data[4] |= time.day;
 8000be8:	7e3a      	ldrb	r2, [r7, #24]
 8000bea:	7a3b      	ldrb	r3, [r7, #8]
 8000bec:	4313      	orrs	r3, r2
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	763b      	strb	r3, [r7, #24]

		data[5] |= (time.date % 10);
 8000bf2:	7e78      	ldrb	r0, [r7, #25]
 8000bf4:	79fa      	ldrb	r2, [r7, #7]
 8000bf6:	4b52      	ldr	r3, [pc, #328]	; (8000d40 <DS1307_SetTime+0x2a8>)
 8000bf8:	fba3 1302 	umull	r1, r3, r3, r2
 8000bfc:	08d9      	lsrs	r1, r3, #3
 8000bfe:	460b      	mov	r3, r1
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	440b      	add	r3, r1
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	1ad3      	subs	r3, r2, r3
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	4303      	orrs	r3, r0
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	767b      	strb	r3, [r7, #25]
		data[5] |= ((time.date - (time.date % 10)) / 10) << 4;
 8000c10:	7e7b      	ldrb	r3, [r7, #25]
 8000c12:	b258      	sxtb	r0, r3
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	461c      	mov	r4, r3
 8000c18:	79fa      	ldrb	r2, [r7, #7]
 8000c1a:	4b49      	ldr	r3, [pc, #292]	; (8000d40 <DS1307_SetTime+0x2a8>)
 8000c1c:	fba3 1302 	umull	r1, r3, r3, r2
 8000c20:	08d9      	lsrs	r1, r3, #3
 8000c22:	460b      	mov	r3, r1
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	440b      	add	r3, r1
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	1ad3      	subs	r3, r2, r3
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	1ae3      	subs	r3, r4, r3
 8000c30:	4a44      	ldr	r2, [pc, #272]	; (8000d44 <DS1307_SetTime+0x2ac>)
 8000c32:	fb82 1203 	smull	r1, r2, r2, r3
 8000c36:	1092      	asrs	r2, r2, #2
 8000c38:	17db      	asrs	r3, r3, #31
 8000c3a:	1ad3      	subs	r3, r2, r3
 8000c3c:	011b      	lsls	r3, r3, #4
 8000c3e:	b25b      	sxtb	r3, r3
 8000c40:	4303      	orrs	r3, r0
 8000c42:	b25b      	sxtb	r3, r3
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	767b      	strb	r3, [r7, #25]

		data[6] |= (time.month % 10);
 8000c48:	7eb8      	ldrb	r0, [r7, #26]
 8000c4a:	79ba      	ldrb	r2, [r7, #6]
 8000c4c:	4b3c      	ldr	r3, [pc, #240]	; (8000d40 <DS1307_SetTime+0x2a8>)
 8000c4e:	fba3 1302 	umull	r1, r3, r3, r2
 8000c52:	08d9      	lsrs	r1, r3, #3
 8000c54:	460b      	mov	r3, r1
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	440b      	add	r3, r1
 8000c5a:	005b      	lsls	r3, r3, #1
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	4303      	orrs	r3, r0
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	76bb      	strb	r3, [r7, #26]
		data[6] |= ((time.month - (time.month % 10)) / 10) << 4;
 8000c66:	7ebb      	ldrb	r3, [r7, #26]
 8000c68:	b258      	sxtb	r0, r3
 8000c6a:	79bb      	ldrb	r3, [r7, #6]
 8000c6c:	461c      	mov	r4, r3
 8000c6e:	79ba      	ldrb	r2, [r7, #6]
 8000c70:	4b33      	ldr	r3, [pc, #204]	; (8000d40 <DS1307_SetTime+0x2a8>)
 8000c72:	fba3 1302 	umull	r1, r3, r3, r2
 8000c76:	08d9      	lsrs	r1, r3, #3
 8000c78:	460b      	mov	r3, r1
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	440b      	add	r3, r1
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	1ae3      	subs	r3, r4, r3
 8000c86:	4a2f      	ldr	r2, [pc, #188]	; (8000d44 <DS1307_SetTime+0x2ac>)
 8000c88:	fb82 1203 	smull	r1, r2, r2, r3
 8000c8c:	1092      	asrs	r2, r2, #2
 8000c8e:	17db      	asrs	r3, r3, #31
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	011b      	lsls	r3, r3, #4
 8000c94:	b25b      	sxtb	r3, r3
 8000c96:	4303      	orrs	r3, r0
 8000c98:	b25b      	sxtb	r3, r3
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	76bb      	strb	r3, [r7, #26]

		data[7] |= ((time.year - 2000) % 10);
 8000c9e:	7efb      	ldrb	r3, [r7, #27]
 8000ca0:	b258      	sxtb	r0, r3
 8000ca2:	88bb      	ldrh	r3, [r7, #4]
 8000ca4:	f5a3 62fa 	sub.w	r2, r3, #2000	; 0x7d0
 8000ca8:	4b26      	ldr	r3, [pc, #152]	; (8000d44 <DS1307_SetTime+0x2ac>)
 8000caa:	fb83 1302 	smull	r1, r3, r3, r2
 8000cae:	1099      	asrs	r1, r3, #2
 8000cb0:	17d3      	asrs	r3, r2, #31
 8000cb2:	1ac9      	subs	r1, r1, r3
 8000cb4:	460b      	mov	r3, r1
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	440b      	add	r3, r1
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	1ad1      	subs	r1, r2, r3
 8000cbe:	b24b      	sxtb	r3, r1
 8000cc0:	4303      	orrs	r3, r0
 8000cc2:	b25b      	sxtb	r3, r3
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	76fb      	strb	r3, [r7, #27]
		data[7] |= (((time.year - 2000) - ((time.year - 2000) % 10)) / 10) << 4;
 8000cc8:	7efb      	ldrb	r3, [r7, #27]
 8000cca:	b258      	sxtb	r0, r3
 8000ccc:	88bb      	ldrh	r3, [r7, #4]
 8000cce:	f5a3 64fa 	sub.w	r4, r3, #2000	; 0x7d0
 8000cd2:	88bb      	ldrh	r3, [r7, #4]
 8000cd4:	f5a3 61fa 	sub.w	r1, r3, #2000	; 0x7d0
 8000cd8:	4b1a      	ldr	r3, [pc, #104]	; (8000d44 <DS1307_SetTime+0x2ac>)
 8000cda:	fb83 2301 	smull	r2, r3, r3, r1
 8000cde:	109a      	asrs	r2, r3, #2
 8000ce0:	17cb      	asrs	r3, r1, #31
 8000ce2:	1ad2      	subs	r2, r2, r3
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	4413      	add	r3, r2
 8000cea:	005b      	lsls	r3, r3, #1
 8000cec:	1aca      	subs	r2, r1, r3
 8000cee:	1aa3      	subs	r3, r4, r2
 8000cf0:	4a14      	ldr	r2, [pc, #80]	; (8000d44 <DS1307_SetTime+0x2ac>)
 8000cf2:	fb82 1203 	smull	r1, r2, r2, r3
 8000cf6:	1092      	asrs	r2, r2, #2
 8000cf8:	17db      	asrs	r3, r3, #31
 8000cfa:	1ad3      	subs	r3, r2, r3
 8000cfc:	011b      	lsls	r3, r3, #4
 8000cfe:	b25b      	sxtb	r3, r3
 8000d00:	4303      	orrs	r3, r0
 8000d02:	b25b      	sxtb	r3, r3
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	76fb      	strb	r3, [r7, #27]

		if (HAL_I2C_Master_Transmit(handle->i2c, handle->DS1307_ADDRESS, data,
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	6818      	ldr	r0, [r3, #0]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	791b      	ldrb	r3, [r3, #4]
 8000d10:	b299      	uxth	r1, r3
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	691b      	ldr	r3, [r3, #16]
 8000d16:	f107 0214 	add.w	r2, r7, #20
 8000d1a:	9300      	str	r3, [sp, #0]
 8000d1c:	2308      	movs	r3, #8
 8000d1e:	f001 fd09 	bl	8002734 <HAL_I2C_Master_Transmit>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d003      	beq.n	8000d30 <DS1307_SetTime+0x298>
				8, handle->TIMEOUT)) {
			return DS1307_RES_ERROR;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	e005      	b.n	8000d38 <DS1307_SetTime+0x2a0>
		}
	} else {
		return DS1307_RES_TIMEOUT;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	e003      	b.n	8000d38 <DS1307_SetTime+0x2a0>
	}
	return DS1307_WaitUntilReady(handle);
 8000d30:	68f8      	ldr	r0, [r7, #12]
 8000d32:	f000 f863 	bl	8000dfc <DS1307_WaitUntilReady>
 8000d36:	4603      	mov	r3, r0
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3724      	adds	r7, #36	; 0x24
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd90      	pop	{r4, r7, pc}
 8000d40:	cccccccd 	.word	0xcccccccd
 8000d44:	66666667 	.word	0x66666667

08000d48 <DS1307_ClockResume>:
	}
	return DS1307_WaitUntilReady(handle);

}

DS1307_RESULT DS1307_ClockResume(DS1307_Handle* handle) {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af02      	add	r7, sp, #8
 8000d4e:	6078      	str	r0, [r7, #4]

	if (DS1307_WaitUntilReady(handle) == DS1307_RES_OK) {
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f000 f853 	bl	8000dfc <DS1307_WaitUntilReady>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d144      	bne.n	8000de6 <DS1307_ClockResume+0x9e>
		uint8_t reg = 0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	73bb      	strb	r3, [r7, #14]

		uint8_t a = 0;
 8000d60:	2300      	movs	r3, #0
 8000d62:	737b      	strb	r3, [r7, #13]
		HAL_StatusTypeDef b = HAL_I2C_Master_Transmit(handle->i2c,
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6818      	ldr	r0, [r3, #0]
				handle->DS1307_ADDRESS, &a, 1, handle->TIMEOUT);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	791b      	ldrb	r3, [r3, #4]
		HAL_StatusTypeDef b = HAL_I2C_Master_Transmit(handle->i2c,
 8000d6c:	b299      	uxth	r1, r3
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	691b      	ldr	r3, [r3, #16]
 8000d72:	f107 020d 	add.w	r2, r7, #13
 8000d76:	9300      	str	r3, [sp, #0]
 8000d78:	2301      	movs	r3, #1
 8000d7a:	f001 fcdb 	bl	8002734 <HAL_I2C_Master_Transmit>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	73fb      	strb	r3, [r7, #15]
		if (b) {
 8000d82:	7bfb      	ldrb	r3, [r7, #15]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <DS1307_ClockResume+0x44>
			return DS1307_RES_ERROR;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	e032      	b.n	8000df2 <DS1307_ClockResume+0xaa>
		}
		if (HAL_I2C_Master_Receive(handle->i2c, handle->DS1307_ADDRESS, &reg, 1,
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6818      	ldr	r0, [r3, #0]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	791b      	ldrb	r3, [r3, #4]
 8000d94:	b299      	uxth	r1, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	691b      	ldr	r3, [r3, #16]
 8000d9a:	f107 020e 	add.w	r2, r7, #14
 8000d9e:	9300      	str	r3, [sp, #0]
 8000da0:	2301      	movs	r3, #1
 8000da2:	f001 fdc5 	bl	8002930 <HAL_I2C_Master_Receive>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <DS1307_ClockResume+0x68>
				handle->TIMEOUT)) {
			return DS1307_RES_ERROR;
 8000dac:	2302      	movs	r3, #2
 8000dae:	e020      	b.n	8000df2 <DS1307_ClockResume+0xaa>
		}

		reg &= ~(1 << 7);
 8000db0:	7bbb      	ldrb	r3, [r7, #14]
 8000db2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	73bb      	strb	r3, [r7, #14]
		uint8_t data[2] = { 0, reg };
 8000dba:	2300      	movs	r3, #0
 8000dbc:	723b      	strb	r3, [r7, #8]
 8000dbe:	7bbb      	ldrb	r3, [r7, #14]
 8000dc0:	727b      	strb	r3, [r7, #9]

		if (HAL_I2C_Master_Transmit(handle->i2c, handle->DS1307_ADDRESS, data,
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6818      	ldr	r0, [r3, #0]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	791b      	ldrb	r3, [r3, #4]
 8000dca:	b299      	uxth	r1, r3
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	691b      	ldr	r3, [r3, #16]
 8000dd0:	f107 0208 	add.w	r2, r7, #8
 8000dd4:	9300      	str	r3, [sp, #0]
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	f001 fcac 	bl	8002734 <HAL_I2C_Master_Transmit>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d003      	beq.n	8000dea <DS1307_ClockResume+0xa2>
				2, handle->TIMEOUT)) {
			return DS1307_RES_ERROR;
 8000de2:	2302      	movs	r3, #2
 8000de4:	e005      	b.n	8000df2 <DS1307_ClockResume+0xaa>
		}
	} else {
		return DS1307_RES_TIMEOUT;
 8000de6:	2301      	movs	r3, #1
 8000de8:	e003      	b.n	8000df2 <DS1307_ClockResume+0xaa>
	}
	return DS1307_WaitUntilReady(handle);
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f000 f806 	bl	8000dfc <DS1307_WaitUntilReady>
 8000df0:	4603      	mov	r3, r0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <DS1307_WaitUntilReady>:

DS1307_RESULT DS1307_WaitUntilReady(DS1307_Handle* handle) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
	//while(HAL_I2C_GetState(handle->i2c)!=HAL_I2C_STATE_READY);
	int time = SysTick->VAL;
 8000e04:	4b12      	ldr	r3, [pc, #72]	; (8000e50 <DS1307_WaitUntilReady+0x54>)
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	60fb      	str	r3, [r7, #12]
	while ((HAL_I2C_GetState(handle->i2c) != HAL_I2C_STATE_READY)
 8000e0a:	e002      	b.n	8000e12 <DS1307_WaitUntilReady+0x16>
			&& (time < handle->TIMEOUT + SysTick->VAL)) {
		time = SysTick->VAL;
 8000e0c:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <DS1307_WaitUntilReady+0x54>)
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	60fb      	str	r3, [r7, #12]
	while ((HAL_I2C_GetState(handle->i2c) != HAL_I2C_STATE_READY)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4618      	mov	r0, r3
 8000e18:	f002 f9b9 	bl	800318e <HAL_I2C_GetState>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b20      	cmp	r3, #32
 8000e20:	d007      	beq.n	8000e32 <DS1307_WaitUntilReady+0x36>
			&& (time < handle->TIMEOUT + SysTick->VAL)) {
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	691a      	ldr	r2, [r3, #16]
 8000e26:	4b0a      	ldr	r3, [pc, #40]	; (8000e50 <DS1307_WaitUntilReady+0x54>)
 8000e28:	689b      	ldr	r3, [r3, #8]
 8000e2a:	441a      	add	r2, r3
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d8ec      	bhi.n	8000e0c <DS1307_WaitUntilReady+0x10>
	}
	if (HAL_I2C_GetState(handle->i2c) == HAL_I2C_STATE_READY) {
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f002 f9a9 	bl	800318e <HAL_I2C_GetState>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b20      	cmp	r3, #32
 8000e40:	d101      	bne.n	8000e46 <DS1307_WaitUntilReady+0x4a>
		return DS1307_RES_OK;
 8000e42:	2300      	movs	r3, #0
 8000e44:	e000      	b.n	8000e48 <DS1307_WaitUntilReady+0x4c>
	} else {
		return DS1307_RES_TIMEOUT;
 8000e46:	2301      	movs	r3, #1
	}
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	e000e010 	.word	0xe000e010

08000e54 <Flash_Lock>:
		data[i] = 0;
	}
}

void Flash_Lock()
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	HAL_FLASH_Lock();
 8000e58:	f001 f964 	bl	8002124 <HAL_FLASH_Lock>
}
 8000e5c:	bf00      	nop
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <Flash_Unlock>:

void Flash_Unlock()
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8000e64:	f001 f938 	bl	80020d8 <HAL_FLASH_Unlock>
}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <Flash_Erase>:

void Flash_Erase(uint32_t addr)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  while((FLASH->SR&FLASH_SR_BSY));
 8000e74:	bf00      	nop
 8000e76:	4b16      	ldr	r3, [pc, #88]	; (8000ed0 <Flash_Erase+0x64>)
 8000e78:	68db      	ldr	r3, [r3, #12]
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d1f9      	bne.n	8000e76 <Flash_Erase+0xa>
  FLASH->CR |= FLASH_CR_PER; //Page Erase Set
 8000e82:	4b13      	ldr	r3, [pc, #76]	; (8000ed0 <Flash_Erase+0x64>)
 8000e84:	691b      	ldr	r3, [r3, #16]
 8000e86:	4a12      	ldr	r2, [pc, #72]	; (8000ed0 <Flash_Erase+0x64>)
 8000e88:	f043 0302 	orr.w	r3, r3, #2
 8000e8c:	6113      	str	r3, [r2, #16]
  FLASH->AR = addr; //Page Address
 8000e8e:	4a10      	ldr	r2, [pc, #64]	; (8000ed0 <Flash_Erase+0x64>)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6153      	str	r3, [r2, #20]
  FLASH->CR |= FLASH_CR_STRT; //Start Page Erase
 8000e94:	4b0e      	ldr	r3, [pc, #56]	; (8000ed0 <Flash_Erase+0x64>)
 8000e96:	691b      	ldr	r3, [r3, #16]
 8000e98:	4a0d      	ldr	r2, [pc, #52]	; (8000ed0 <Flash_Erase+0x64>)
 8000e9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e9e:	6113      	str	r3, [r2, #16]
  while((FLASH->SR&FLASH_SR_BSY));
 8000ea0:	bf00      	nop
 8000ea2:	4b0b      	ldr	r3, [pc, #44]	; (8000ed0 <Flash_Erase+0x64>)
 8000ea4:	68db      	ldr	r3, [r3, #12]
 8000ea6:	f003 0301 	and.w	r3, r3, #1
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d1f9      	bne.n	8000ea2 <Flash_Erase+0x36>
	FLASH->CR &= ~FLASH_SR_BSY;
 8000eae:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <Flash_Erase+0x64>)
 8000eb0:	691b      	ldr	r3, [r3, #16]
 8000eb2:	4a07      	ldr	r2, [pc, #28]	; (8000ed0 <Flash_Erase+0x64>)
 8000eb4:	f023 0301 	bic.w	r3, r3, #1
 8000eb8:	6113      	str	r3, [r2, #16]
  FLASH->CR &= ~FLASH_CR_PER; //Page Erase Clear
 8000eba:	4b05      	ldr	r3, [pc, #20]	; (8000ed0 <Flash_Erase+0x64>)
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	4a04      	ldr	r2, [pc, #16]	; (8000ed0 <Flash_Erase+0x64>)
 8000ec0:	f023 0302 	bic.w	r3, r3, #2
 8000ec4:	6113      	str	r3, [r2, #16]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr
 8000ed0:	40022000 	.word	0x40022000

08000ed4 <Flash_Write_Int>:

void Flash_Write_Int(uint32_t addr, int data)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	6039      	str	r1, [r7, #0]
	Flash_Unlock();
 8000ede:	f7ff ffbf 	bl	8000e60 <Flash_Unlock>
	FLASH->CR |= FLASH_CR_PG;				/*!< Programming */
 8000ee2:	4b12      	ldr	r3, [pc, #72]	; (8000f2c <Flash_Write_Int+0x58>)
 8000ee4:	691b      	ldr	r3, [r3, #16]
 8000ee6:	4a11      	ldr	r2, [pc, #68]	; (8000f2c <Flash_Write_Int+0x58>)
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	6113      	str	r3, [r2, #16]
	while((FLASH->SR&FLASH_SR_BSY));
 8000eee:	bf00      	nop
 8000ef0:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <Flash_Write_Int+0x58>)
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	f003 0301 	and.w	r3, r3, #1
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d1f9      	bne.n	8000ef0 <Flash_Write_Int+0x1c>
	*(__IO uint16_t*)addr = data;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	683a      	ldr	r2, [r7, #0]
 8000f00:	b292      	uxth	r2, r2
 8000f02:	801a      	strh	r2, [r3, #0]
	while((FLASH->SR&FLASH_SR_BSY));
 8000f04:	bf00      	nop
 8000f06:	4b09      	ldr	r3, [pc, #36]	; (8000f2c <Flash_Write_Int+0x58>)
 8000f08:	68db      	ldr	r3, [r3, #12]
 8000f0a:	f003 0301 	and.w	r3, r3, #1
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d1f9      	bne.n	8000f06 <Flash_Write_Int+0x32>
	FLASH->CR &= ~FLASH_CR_PG;
 8000f12:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <Flash_Write_Int+0x58>)
 8000f14:	691b      	ldr	r3, [r3, #16]
 8000f16:	4a05      	ldr	r2, [pc, #20]	; (8000f2c <Flash_Write_Int+0x58>)
 8000f18:	f023 0301 	bic.w	r3, r3, #1
 8000f1c:	6113      	str	r3, [r2, #16]
	Flash_Lock();
 8000f1e:	f7ff ff99 	bl	8000e54 <Flash_Lock>
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40022000 	.word	0x40022000

08000f30 <Flash_Read_Int>:

uint16_t Flash_Read_Int(uint32_t addr)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
	uint16_t* val = (uint16_t *)addr;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	60fb      	str	r3, [r7, #12]
	return *val;
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	881b      	ldrh	r3, [r3, #0]
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr
	...

08000f4c <confDS1307>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
const char *DAYS_OF_WEEK[7] = { "CN", "T2", "T3", "T4", "T5", "T6", "T7" };
DS1307_RESULT confDS1307(void) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0

	ds1307.i2c = &i2c_handle;
 8000f52:	4b1f      	ldr	r3, [pc, #124]	; (8000fd0 <confDS1307+0x84>)
 8000f54:	4a1f      	ldr	r2, [pc, #124]	; (8000fd4 <confDS1307+0x88>)
 8000f56:	601a      	str	r2, [r3, #0]
	ds1307.DS1307_ADDRESS = 0xD0;
 8000f58:	4b1d      	ldr	r3, [pc, #116]	; (8000fd0 <confDS1307+0x84>)
 8000f5a:	22d0      	movs	r2, #208	; 0xd0
 8000f5c:	711a      	strb	r2, [r3, #4]
	ds1307.DS1307_CLOCK = 100000;
 8000f5e:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <confDS1307+0x84>)
 8000f60:	4a1d      	ldr	r2, [pc, #116]	; (8000fd8 <confDS1307+0x8c>)
 8000f62:	609a      	str	r2, [r3, #8]
	ds1307.DS1307_I2Cx = I2C1;
 8000f64:	4b1a      	ldr	r3, [pc, #104]	; (8000fd0 <confDS1307+0x84>)
 8000f66:	4a1d      	ldr	r2, [pc, #116]	; (8000fdc <confDS1307+0x90>)
 8000f68:	60da      	str	r2, [r3, #12]
	ds1307.TIMEOUT = 1000;
 8000f6a:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <confDS1307+0x84>)
 8000f6c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f70:	611a      	str	r2, [r3, #16]
	DS1307_RESULT res;
	res = DS1307_Init(&ds1307);
 8000f72:	4817      	ldr	r0, [pc, #92]	; (8000fd0 <confDS1307+0x84>)
 8000f74:	f7ff fba4 	bl	80006c0 <DS1307_Init>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	71fb      	strb	r3, [r7, #7]
	if (res != DS1307_RES_OK) {
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <confDS1307+0x3a>
		return DS1307_RES_ERROR;
 8000f82:	2302      	movs	r3, #2
 8000f84:	e01f      	b.n	8000fc6 <confDS1307+0x7a>
	}
	res = DS1307_ClockResume(&ds1307);
 8000f86:	4812      	ldr	r0, [pc, #72]	; (8000fd0 <confDS1307+0x84>)
 8000f88:	f7ff fede 	bl	8000d48 <DS1307_ClockResume>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	71fb      	strb	r3, [r7, #7]
	if (res != DS1307_RES_OK) {
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <confDS1307+0x4e>
		return DS1307_RES_ERROR;
 8000f96:	2302      	movs	r3, #2
 8000f98:	e015      	b.n	8000fc6 <confDS1307+0x7a>
	}
	res = DS1307_EnableSquareWave(&ds1307);
 8000f9a:	480d      	ldr	r0, [pc, #52]	; (8000fd0 <confDS1307+0x84>)
 8000f9c:	f7ff fc33 	bl	8000806 <DS1307_EnableSquareWave>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	71fb      	strb	r3, [r7, #7]
	if (res != DS1307_RES_OK) {
 8000fa4:	79fb      	ldrb	r3, [r7, #7]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <confDS1307+0x62>
		return DS1307_RES_ERROR;
 8000faa:	2302      	movs	r3, #2
 8000fac:	e00b      	b.n	8000fc6 <confDS1307+0x7a>
	}
	res = DS1307_SelectRate(&ds1307, DS1307_RATE_1HZ);
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4807      	ldr	r0, [pc, #28]	; (8000fd0 <confDS1307+0x84>)
 8000fb2:	f7ff fc4a 	bl	800084a <DS1307_SelectRate>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
	if (res != DS1307_RES_OK) {
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <confDS1307+0x78>
		return DS1307_RES_ERROR;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	e000      	b.n	8000fc6 <confDS1307+0x7a>
	}
	return DS1307_RES_OK;
 8000fc4:	2300      	movs	r3, #0
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000100 	.word	0x20000100
 8000fd4:	2000011c 	.word	0x2000011c
 8000fd8:	000186a0 	.word	0x000186a0
 8000fdc:	40005400 	.word	0x40005400

08000fe0 <tick>:

void tick(int _n, int _dl)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	6039      	str	r1, [r7, #0]
	while(_n--)
 8000fea:	e011      	b.n	8001010 <tick+0x30>
	{
		HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, 1);
 8000fec:	2201      	movs	r2, #1
 8000fee:	2140      	movs	r1, #64	; 0x40
 8000ff0:	480c      	ldr	r0, [pc, #48]	; (8001024 <tick+0x44>)
 8000ff2:	f001 fa42 	bl	800247a <HAL_GPIO_WritePin>
		HAL_Delay(_dl);
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f000 feb9 	bl	8001d70 <HAL_Delay>
		HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, 0);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2140      	movs	r1, #64	; 0x40
 8001002:	4808      	ldr	r0, [pc, #32]	; (8001024 <tick+0x44>)
 8001004:	f001 fa39 	bl	800247a <HAL_GPIO_WritePin>
		HAL_Delay(_dl);
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	4618      	mov	r0, r3
 800100c:	f000 feb0 	bl	8001d70 <HAL_Delay>
	while(_n--)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	1e5a      	subs	r2, r3, #1
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d1e8      	bne.n	8000fec <tick+0xc>
	}
}
 800101a:	bf00      	nop
 800101c:	bf00      	nop
 800101e:	3708      	adds	r7, #8
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40010800 	.word	0x40010800

08001028 <readButton>:
int readButton()
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(SW1) == 0)
 800102c:	2108      	movs	r1, #8
 800102e:	4823      	ldr	r0, [pc, #140]	; (80010bc <readButton+0x94>)
 8001030:	f001 fa0c 	bl	800244c <HAL_GPIO_ReadPin>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d10f      	bne.n	800105a <readButton+0x32>
	{
		HAL_Delay(3);
 800103a:	2003      	movs	r0, #3
 800103c:	f000 fe98 	bl	8001d70 <HAL_Delay>
		if (HAL_GPIO_ReadPin(SW1) == 0)
 8001040:	2108      	movs	r1, #8
 8001042:	481e      	ldr	r0, [pc, #120]	; (80010bc <readButton+0x94>)
 8001044:	f001 fa02 	bl	800244c <HAL_GPIO_ReadPin>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d105      	bne.n	800105a <readButton+0x32>
		{
			tick(1,30);
 800104e:	211e      	movs	r1, #30
 8001050:	2001      	movs	r0, #1
 8001052:	f7ff ffc5 	bl	8000fe0 <tick>
			return 1;
 8001056:	2301      	movs	r3, #1
 8001058:	e02e      	b.n	80010b8 <readButton+0x90>
		}
	}
	if (HAL_GPIO_ReadPin(SW2) == 0)
 800105a:	2110      	movs	r1, #16
 800105c:	4817      	ldr	r0, [pc, #92]	; (80010bc <readButton+0x94>)
 800105e:	f001 f9f5 	bl	800244c <HAL_GPIO_ReadPin>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d10f      	bne.n	8001088 <readButton+0x60>
	{
		HAL_Delay(3);
 8001068:	2003      	movs	r0, #3
 800106a:	f000 fe81 	bl	8001d70 <HAL_Delay>
		if (HAL_GPIO_ReadPin(SW2) == 0)
 800106e:	2110      	movs	r1, #16
 8001070:	4812      	ldr	r0, [pc, #72]	; (80010bc <readButton+0x94>)
 8001072:	f001 f9eb 	bl	800244c <HAL_GPIO_ReadPin>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d105      	bne.n	8001088 <readButton+0x60>
		{
			tick(1,30);
 800107c:	211e      	movs	r1, #30
 800107e:	2001      	movs	r0, #1
 8001080:	f7ff ffae 	bl	8000fe0 <tick>
			return 2;
 8001084:	2302      	movs	r3, #2
 8001086:	e017      	b.n	80010b8 <readButton+0x90>
		}
	}
	if (HAL_GPIO_ReadPin(SW3) == 0)
 8001088:	2120      	movs	r1, #32
 800108a:	480c      	ldr	r0, [pc, #48]	; (80010bc <readButton+0x94>)
 800108c:	f001 f9de 	bl	800244c <HAL_GPIO_ReadPin>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d10f      	bne.n	80010b6 <readButton+0x8e>
	{
		HAL_Delay(3);
 8001096:	2003      	movs	r0, #3
 8001098:	f000 fe6a 	bl	8001d70 <HAL_Delay>
		if (HAL_GPIO_ReadPin(SW3) == 0)
 800109c:	2120      	movs	r1, #32
 800109e:	4807      	ldr	r0, [pc, #28]	; (80010bc <readButton+0x94>)
 80010a0:	f001 f9d4 	bl	800244c <HAL_GPIO_ReadPin>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d105      	bne.n	80010b6 <readButton+0x8e>
		{
			tick(1,30);
 80010aa:	211e      	movs	r1, #30
 80010ac:	2001      	movs	r0, #1
 80010ae:	f7ff ff97 	bl	8000fe0 <tick>
			return 3;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e000      	b.n	80010b8 <readButton+0x90>
		}
	}
	return 0;
 80010b6:	2300      	movs	r3, #0
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40010800 	.word	0x40010800

080010c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c0:	b5b0      	push	{r4, r5, r7, lr}
 80010c2:	b0a8      	sub	sp, #160	; 0xa0
 80010c4:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010c6:	f000 fdf1 	bl	8001cac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ca:	f000 fb63 	bl	8001794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ce:	f000 fc17 	bl	8001900 <MX_GPIO_Init>
  MX_I2C1_Init();
 80010d2:	f000 fb9b 	bl	800180c <MX_I2C1_Init>
  MX_TIM2_Init();
 80010d6:	f000 fbc7 	bl	8001868 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  tick(1,80);
 80010da:	2150      	movs	r1, #80	; 0x50
 80010dc:	2001      	movs	r0, #1
 80010de:	f7ff ff7f 	bl	8000fe0 <tick>
  CLCD_4BIT_Init(&LCD1, 16, 2, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin,
 80010e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010e6:	930a      	str	r3, [sp, #40]	; 0x28
 80010e8:	4b94      	ldr	r3, [pc, #592]	; (800133c <main+0x27c>)
 80010ea:	9309      	str	r3, [sp, #36]	; 0x24
 80010ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80010f0:	9308      	str	r3, [sp, #32]
 80010f2:	4b92      	ldr	r3, [pc, #584]	; (800133c <main+0x27c>)
 80010f4:	9307      	str	r3, [sp, #28]
 80010f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010fa:	9306      	str	r3, [sp, #24]
 80010fc:	4b90      	ldr	r3, [pc, #576]	; (8001340 <main+0x280>)
 80010fe:	9305      	str	r3, [sp, #20]
 8001100:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001104:	9304      	str	r3, [sp, #16]
 8001106:	4b8e      	ldr	r3, [pc, #568]	; (8001340 <main+0x280>)
 8001108:	9303      	str	r3, [sp, #12]
 800110a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	4b8b      	ldr	r3, [pc, #556]	; (8001340 <main+0x280>)
 8001112:	9301      	str	r3, [sp, #4]
 8001114:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	4b89      	ldr	r3, [pc, #548]	; (8001340 <main+0x280>)
 800111c:	2202      	movs	r2, #2
 800111e:	2110      	movs	r1, #16
 8001120:	4888      	ldr	r0, [pc, #544]	; (8001344 <main+0x284>)
 8001122:	f7ff f99e 	bl	8000462 <CLCD_4BIT_Init>
  									D4_GPIO_Port, D4_Pin, D5_GPIO_Port, D5_Pin,
  									D6_GPIO_Port, D6_Pin, D7_GPIO_Port, D7_Pin);
  HAL_GPIO_WritePin(RW_GPIO_Port, RW_Pin, GPIO_PIN_RESET);
 8001126:	2200      	movs	r2, #0
 8001128:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800112c:	4884      	ldr	r0, [pc, #528]	; (8001340 <main+0x280>)
 800112e:	f001 f9a4 	bl	800247a <HAL_GPIO_WritePin>

  CLCD_SetCursor(&LCD1, 0, 0);
 8001132:	2200      	movs	r2, #0
 8001134:	2100      	movs	r1, #0
 8001136:	4883      	ldr	r0, [pc, #524]	; (8001344 <main+0x284>)
 8001138:	f7ff fa26 	bl	8000588 <CLCD_SetCursor>
  CLCD_WriteString(&LCD1, "Start ...");
 800113c:	4982      	ldr	r1, [pc, #520]	; (8001348 <main+0x288>)
 800113e:	4881      	ldr	r0, [pc, #516]	; (8001344 <main+0x284>)
 8001140:	f7ff fa89 	bl	8000656 <CLCD_WriteString>

  AlarmHour = Flash_Read_Int(addr);
 8001144:	4881      	ldr	r0, [pc, #516]	; (800134c <main+0x28c>)
 8001146:	f7ff fef3 	bl	8000f30 <Flash_Read_Int>
 800114a:	4603      	mov	r3, r0
 800114c:	461a      	mov	r2, r3
 800114e:	4b80      	ldr	r3, [pc, #512]	; (8001350 <main+0x290>)
 8001150:	601a      	str	r2, [r3, #0]
  AlarmMin  = Flash_Read_Int(addr+8);
 8001152:	4880      	ldr	r0, [pc, #512]	; (8001354 <main+0x294>)
 8001154:	f7ff feec 	bl	8000f30 <Flash_Read_Int>
 8001158:	4603      	mov	r3, r0
 800115a:	461a      	mov	r2, r3
 800115c:	4b7e      	ldr	r3, [pc, #504]	; (8001358 <main+0x298>)
 800115e:	601a      	str	r2, [r3, #0]

  if (AlarmHour>23) AlarmHour=0;
 8001160:	4b7b      	ldr	r3, [pc, #492]	; (8001350 <main+0x290>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2b17      	cmp	r3, #23
 8001166:	dd02      	ble.n	800116e <main+0xae>
 8001168:	4b79      	ldr	r3, [pc, #484]	; (8001350 <main+0x290>)
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
  if (AlarmMin>59) AlarmMin=0;
 800116e:	4b7a      	ldr	r3, [pc, #488]	; (8001358 <main+0x298>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2b3b      	cmp	r3, #59	; 0x3b
 8001174:	dd02      	ble.n	800117c <main+0xbc>
 8001176:	4b78      	ldr	r3, [pc, #480]	; (8001358 <main+0x298>)
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]

  if (confDS1307() != DS1307_RES_OK) tick(1,1000);
 800117c:	f7ff fee6 	bl	8000f4c <confDS1307>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d005      	beq.n	8001192 <main+0xd2>
 8001186:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800118a:	2001      	movs	r0, #1
 800118c:	f7ff ff28 	bl	8000fe0 <tick>
 8001190:	e003      	b.n	800119a <main+0xda>
  else tick(3,100);
 8001192:	2164      	movs	r1, #100	; 0x64
 8001194:	2003      	movs	r0, #3
 8001196:	f7ff ff23 	bl	8000fe0 <tick>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (cmode == 0)
 800119a:	4b70      	ldr	r3, [pc, #448]	; (800135c <main+0x29c>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	f040 8088 	bne.w	80012b4 <main+0x1f4>
	{
	  CLCD_Clear(&LCD1);
 80011a4:	4867      	ldr	r0, [pc, #412]	; (8001344 <main+0x284>)
 80011a6:	f7ff fa6d 	bl	8000684 <CLCD_Clear>
	  while (cmode==0)
 80011aa:	e07e      	b.n	80012aa <main+0x1ea>
	  {
		  time = DS1307_GetTime(&ds1307);
 80011ac:	4c6c      	ldr	r4, [pc, #432]	; (8001360 <main+0x2a0>)
 80011ae:	463b      	mov	r3, r7
 80011b0:	496c      	ldr	r1, [pc, #432]	; (8001364 <main+0x2a4>)
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff fb75 	bl	80008a2 <DS1307_GetTime>
 80011b8:	4623      	mov	r3, r4
 80011ba:	463a      	mov	r2, r7
 80011bc:	6810      	ldr	r0, [r2, #0]
 80011be:	6851      	ldr	r1, [r2, #4]
 80011c0:	c303      	stmia	r3!, {r0, r1}
		  sprintf(LCD_send,"    %02d:%02d:%02d    ",time.hour,time.minute,time.second);
 80011c2:	4b67      	ldr	r3, [pc, #412]	; (8001360 <main+0x2a0>)
 80011c4:	795b      	ldrb	r3, [r3, #5]
 80011c6:	461a      	mov	r2, r3
 80011c8:	4b65      	ldr	r3, [pc, #404]	; (8001360 <main+0x2a0>)
 80011ca:	799b      	ldrb	r3, [r3, #6]
 80011cc:	4619      	mov	r1, r3
 80011ce:	4b64      	ldr	r3, [pc, #400]	; (8001360 <main+0x2a0>)
 80011d0:	79db      	ldrb	r3, [r3, #7]
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	460b      	mov	r3, r1
 80011d6:	4964      	ldr	r1, [pc, #400]	; (8001368 <main+0x2a8>)
 80011d8:	4864      	ldr	r0, [pc, #400]	; (800136c <main+0x2ac>)
 80011da:	f004 fcdf 	bl	8005b9c <siprintf>
		  CLCD_SetCursor(&LCD1, 0, 0); CLCD_WriteString(&LCD1, LCD_send);
 80011de:	2200      	movs	r2, #0
 80011e0:	2100      	movs	r1, #0
 80011e2:	4858      	ldr	r0, [pc, #352]	; (8001344 <main+0x284>)
 80011e4:	f7ff f9d0 	bl	8000588 <CLCD_SetCursor>
 80011e8:	4960      	ldr	r1, [pc, #384]	; (800136c <main+0x2ac>)
 80011ea:	4856      	ldr	r0, [pc, #344]	; (8001344 <main+0x284>)
 80011ec:	f7ff fa33 	bl	8000656 <CLCD_WriteString>
		  sprintf(LCD_send," %s, %02d/%02d/%04d ",DAYS_OF_WEEK[time.day],time.date,time.month,time.year);
 80011f0:	4b5b      	ldr	r3, [pc, #364]	; (8001360 <main+0x2a0>)
 80011f2:	791b      	ldrb	r3, [r3, #4]
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b5e      	ldr	r3, [pc, #376]	; (8001370 <main+0x2b0>)
 80011f8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80011fc:	4b58      	ldr	r3, [pc, #352]	; (8001360 <main+0x2a0>)
 80011fe:	78db      	ldrb	r3, [r3, #3]
 8001200:	4618      	mov	r0, r3
 8001202:	4b57      	ldr	r3, [pc, #348]	; (8001360 <main+0x2a0>)
 8001204:	789b      	ldrb	r3, [r3, #2]
 8001206:	4619      	mov	r1, r3
 8001208:	4b55      	ldr	r3, [pc, #340]	; (8001360 <main+0x2a0>)
 800120a:	881b      	ldrh	r3, [r3, #0]
 800120c:	9301      	str	r3, [sp, #4]
 800120e:	9100      	str	r1, [sp, #0]
 8001210:	4603      	mov	r3, r0
 8001212:	4958      	ldr	r1, [pc, #352]	; (8001374 <main+0x2b4>)
 8001214:	4855      	ldr	r0, [pc, #340]	; (800136c <main+0x2ac>)
 8001216:	f004 fcc1 	bl	8005b9c <siprintf>
		  CLCD_SetCursor(&LCD1, 0, 1); CLCD_WriteString(&LCD1, LCD_send);
 800121a:	2201      	movs	r2, #1
 800121c:	2100      	movs	r1, #0
 800121e:	4849      	ldr	r0, [pc, #292]	; (8001344 <main+0x284>)
 8001220:	f7ff f9b2 	bl	8000588 <CLCD_SetCursor>
 8001224:	4951      	ldr	r1, [pc, #324]	; (800136c <main+0x2ac>)
 8001226:	4847      	ldr	r0, [pc, #284]	; (8001344 <main+0x284>)
 8001228:	f7ff fa15 	bl	8000656 <CLCD_WriteString>

		  if (time.hour==AlarmHour && time.minute==AlarmMin)
 800122c:	4b4c      	ldr	r3, [pc, #304]	; (8001360 <main+0x2a0>)
 800122e:	795b      	ldrb	r3, [r3, #5]
 8001230:	461a      	mov	r2, r3
 8001232:	4b47      	ldr	r3, [pc, #284]	; (8001350 <main+0x290>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	429a      	cmp	r2, r3
 8001238:	d10f      	bne.n	800125a <main+0x19a>
 800123a:	4b49      	ldr	r3, [pc, #292]	; (8001360 <main+0x2a0>)
 800123c:	799b      	ldrb	r3, [r3, #6]
 800123e:	461a      	mov	r2, r3
 8001240:	4b45      	ldr	r3, [pc, #276]	; (8001358 <main+0x298>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	429a      	cmp	r2, r3
 8001246:	d108      	bne.n	800125a <main+0x19a>
		  {
			  if (AlarmCheck==0) tick(3, 50);
 8001248:	4b4b      	ldr	r3, [pc, #300]	; (8001378 <main+0x2b8>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d10c      	bne.n	800126a <main+0x1aa>
 8001250:	2132      	movs	r1, #50	; 0x32
 8001252:	2003      	movs	r0, #3
 8001254:	f7ff fec4 	bl	8000fe0 <tick>
 8001258:	e007      	b.n	800126a <main+0x1aa>
		  }
		  else
		  {
			  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, 0);
 800125a:	2200      	movs	r2, #0
 800125c:	2140      	movs	r1, #64	; 0x40
 800125e:	4838      	ldr	r0, [pc, #224]	; (8001340 <main+0x280>)
 8001260:	f001 f90b 	bl	800247a <HAL_GPIO_WritePin>
			  AlarmCheck=0;
 8001264:	4b44      	ldr	r3, [pc, #272]	; (8001378 <main+0x2b8>)
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
		  }

		  int x = readButton();
 800126a:	f7ff fedd 	bl	8001028 <readButton>
 800126e:	6678      	str	r0, [r7, #100]	; 0x64
		  if (x==2) cmode=1; // ci th?i gian
 8001270:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001272:	2b02      	cmp	r3, #2
 8001274:	d103      	bne.n	800127e <main+0x1be>
 8001276:	4b39      	ldr	r3, [pc, #228]	; (800135c <main+0x29c>)
 8001278:	2201      	movs	r2, #1
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	e015      	b.n	80012aa <main+0x1ea>
		  else if (x==1) cmode=2; // ci hn gi?
 800127e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001280:	2b01      	cmp	r3, #1
 8001282:	d103      	bne.n	800128c <main+0x1cc>
 8001284:	4b35      	ldr	r3, [pc, #212]	; (800135c <main+0x29c>)
 8001286:	2202      	movs	r2, #2
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	e00e      	b.n	80012aa <main+0x1ea>
		  else if (x==3 && AlarmCheck==0)
 800128c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800128e:	2b03      	cmp	r3, #3
 8001290:	d10b      	bne.n	80012aa <main+0x1ea>
 8001292:	4b39      	ldr	r3, [pc, #228]	; (8001378 <main+0x2b8>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d107      	bne.n	80012aa <main+0x1ea>
		  {
			  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, 0);
 800129a:	2200      	movs	r2, #0
 800129c:	2140      	movs	r1, #64	; 0x40
 800129e:	4828      	ldr	r0, [pc, #160]	; (8001340 <main+0x280>)
 80012a0:	f001 f8eb 	bl	800247a <HAL_GPIO_WritePin>
			  AlarmCheck=1;
 80012a4:	4b34      	ldr	r3, [pc, #208]	; (8001378 <main+0x2b8>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	601a      	str	r2, [r3, #0]
	  while (cmode==0)
 80012aa:	4b2c      	ldr	r3, [pc, #176]	; (800135c <main+0x29c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	f43f af7c 	beq.w	80011ac <main+0xec>
		  }


	  }
	}
	if (cmode==1)
 80012b4:	4b29      	ldr	r3, [pc, #164]	; (800135c <main+0x29c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	f040 8173 	bne.w	80015a4 <main+0x4e4>
	{
	  CLCD_Clear(&LCD1);
 80012be:	4821      	ldr	r0, [pc, #132]	; (8001344 <main+0x284>)
 80012c0:	f7ff f9e0 	bl	8000684 <CLCD_Clear>
	  CLCD_SetCursor(&LCD1, 0, 0); CLCD_WriteString(&LCD1, "CaiDat Thoi Gian");
 80012c4:	2200      	movs	r2, #0
 80012c6:	2100      	movs	r1, #0
 80012c8:	481e      	ldr	r0, [pc, #120]	; (8001344 <main+0x284>)
 80012ca:	f7ff f95d 	bl	8000588 <CLCD_SetCursor>
 80012ce:	492b      	ldr	r1, [pc, #172]	; (800137c <main+0x2bc>)
 80012d0:	481c      	ldr	r0, [pc, #112]	; (8001344 <main+0x284>)
 80012d2:	f7ff f9c0 	bl	8000656 <CLCD_WriteString>
	  HAL_Delay(1500);
 80012d6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80012da:	f000 fd49 	bl	8001d70 <HAL_Delay>
	  CLCD_Clear(&LCD1);
 80012de:	4819      	ldr	r0, [pc, #100]	; (8001344 <main+0x284>)
 80012e0:	f7ff f9d0 	bl	8000684 <CLCD_Clear>
	  int val[7];
	  int max[7]={23,59,59,6,31,12,2050};
 80012e4:	4b26      	ldr	r3, [pc, #152]	; (8001380 <main+0x2c0>)
 80012e6:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80012ea:	461d      	mov	r5, r3
 80012ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  int min[7]={0, 0, 0, 0,1, 1, 2010};
 80012f8:	4b22      	ldr	r3, [pc, #136]	; (8001384 <main+0x2c4>)
 80012fa:	f107 0408 	add.w	r4, r7, #8
 80012fe:	461d      	mov	r5, r3
 8001300:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001302:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001304:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001308:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  int i=0;
 800130c:	2300      	movs	r3, #0
 800130e:	66fb      	str	r3, [r7, #108]	; 0x6c
	  val[0]=time.hour;
 8001310:	4b13      	ldr	r3, [pc, #76]	; (8001360 <main+0x2a0>)
 8001312:	795b      	ldrb	r3, [r3, #5]
 8001314:	643b      	str	r3, [r7, #64]	; 0x40
	  val[1]=time.minute;
 8001316:	4b12      	ldr	r3, [pc, #72]	; (8001360 <main+0x2a0>)
 8001318:	799b      	ldrb	r3, [r3, #6]
 800131a:	647b      	str	r3, [r7, #68]	; 0x44
	  val[2]=time.second;
 800131c:	4b10      	ldr	r3, [pc, #64]	; (8001360 <main+0x2a0>)
 800131e:	79db      	ldrb	r3, [r3, #7]
 8001320:	64bb      	str	r3, [r7, #72]	; 0x48
	  val[3]=time.day;
 8001322:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <main+0x2a0>)
 8001324:	791b      	ldrb	r3, [r3, #4]
 8001326:	64fb      	str	r3, [r7, #76]	; 0x4c
	  val[4]=time.date;
 8001328:	4b0d      	ldr	r3, [pc, #52]	; (8001360 <main+0x2a0>)
 800132a:	78db      	ldrb	r3, [r3, #3]
 800132c:	653b      	str	r3, [r7, #80]	; 0x50
	  val[5]=time.month;
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <main+0x2a0>)
 8001330:	789b      	ldrb	r3, [r3, #2]
 8001332:	657b      	str	r3, [r7, #84]	; 0x54
	  val[6]=time.year;
 8001334:	4b0a      	ldr	r3, [pc, #40]	; (8001360 <main+0x2a0>)
 8001336:	881b      	ldrh	r3, [r3, #0]
 8001338:	65bb      	str	r3, [r7, #88]	; 0x58
	  while (cmode==1)
 800133a:	e12e      	b.n	800159a <main+0x4da>
 800133c:	40010c00 	.word	0x40010c00
 8001340:	40010800 	.word	0x40010800
 8001344:	200001b8 	.word	0x200001b8
 8001348:	080064c4 	.word	0x080064c4
 800134c:	0800f800 	.word	0x0800f800
 8001350:	20000000 	.word	0x20000000
 8001354:	0800f808 	.word	0x0800f808
 8001358:	20000228 	.word	0x20000228
 800135c:	20000224 	.word	0x20000224
 8001360:	20000114 	.word	0x20000114
 8001364:	20000100 	.word	0x20000100
 8001368:	080064d0 	.word	0x080064d0
 800136c:	20000210 	.word	0x20000210
 8001370:	20000004 	.word	0x20000004
 8001374:	080064e8 	.word	0x080064e8
 8001378:	2000022c 	.word	0x2000022c
 800137c:	08006500 	.word	0x08006500
 8001380:	0800656c 	.word	0x0800656c
 8001384:	08006588 	.word	0x08006588
	  {
		  sprintf(LCD_send,"    %02d:%02d:%02d    ",val[0],val[1],val[2]);
 8001388:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800138a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800138c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	460b      	mov	r3, r1
 8001392:	49a3      	ldr	r1, [pc, #652]	; (8001620 <main+0x560>)
 8001394:	48a3      	ldr	r0, [pc, #652]	; (8001624 <main+0x564>)
 8001396:	f004 fc01 	bl	8005b9c <siprintf>
		  CLCD_SetCursor(&LCD1, 0, 0); CLCD_WriteString(&LCD1, LCD_send);
 800139a:	2200      	movs	r2, #0
 800139c:	2100      	movs	r1, #0
 800139e:	48a2      	ldr	r0, [pc, #648]	; (8001628 <main+0x568>)
 80013a0:	f7ff f8f2 	bl	8000588 <CLCD_SetCursor>
 80013a4:	499f      	ldr	r1, [pc, #636]	; (8001624 <main+0x564>)
 80013a6:	48a0      	ldr	r0, [pc, #640]	; (8001628 <main+0x568>)
 80013a8:	f7ff f955 	bl	8000656 <CLCD_WriteString>
		  sprintf(LCD_send," %s, %02d/%02d/%04d ",DAYS_OF_WEEK[val[3]],val[4],val[5],val[6]);
 80013ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013ae:	4a9f      	ldr	r2, [pc, #636]	; (800162c <main+0x56c>)
 80013b0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80013b4:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80013b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80013b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80013ba:	9201      	str	r2, [sp, #4]
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	4603      	mov	r3, r0
 80013c0:	460a      	mov	r2, r1
 80013c2:	499b      	ldr	r1, [pc, #620]	; (8001630 <main+0x570>)
 80013c4:	4897      	ldr	r0, [pc, #604]	; (8001624 <main+0x564>)
 80013c6:	f004 fbe9 	bl	8005b9c <siprintf>
		  CLCD_SetCursor(&LCD1, 0, 1); CLCD_WriteString(&LCD1, LCD_send);
 80013ca:	2201      	movs	r2, #1
 80013cc:	2100      	movs	r1, #0
 80013ce:	4896      	ldr	r0, [pc, #600]	; (8001628 <main+0x568>)
 80013d0:	f7ff f8da 	bl	8000588 <CLCD_SetCursor>
 80013d4:	4993      	ldr	r1, [pc, #588]	; (8001624 <main+0x564>)
 80013d6:	4894      	ldr	r0, [pc, #592]	; (8001628 <main+0x568>)
 80013d8:	f7ff f93d 	bl	8000656 <CLCD_WriteString>
		  HAL_Delay(10);
 80013dc:	200a      	movs	r0, #10
 80013de:	f000 fcc7 	bl	8001d70 <HAL_Delay>
		  if (i==0) CLCD_SetCursor(&LCD1, 4, 0);
 80013e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d105      	bne.n	80013f4 <main+0x334>
 80013e8:	2200      	movs	r2, #0
 80013ea:	2104      	movs	r1, #4
 80013ec:	488e      	ldr	r0, [pc, #568]	; (8001628 <main+0x568>)
 80013ee:	f7ff f8cb 	bl	8000588 <CLCD_SetCursor>
 80013f2:	e034      	b.n	800145e <main+0x39e>
		  else if (i==1) CLCD_SetCursor(&LCD1, 7, 0);
 80013f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d105      	bne.n	8001406 <main+0x346>
 80013fa:	2200      	movs	r2, #0
 80013fc:	2107      	movs	r1, #7
 80013fe:	488a      	ldr	r0, [pc, #552]	; (8001628 <main+0x568>)
 8001400:	f7ff f8c2 	bl	8000588 <CLCD_SetCursor>
 8001404:	e02b      	b.n	800145e <main+0x39e>
		  else if (i==2) CLCD_SetCursor(&LCD1, 10, 0);
 8001406:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001408:	2b02      	cmp	r3, #2
 800140a:	d105      	bne.n	8001418 <main+0x358>
 800140c:	2200      	movs	r2, #0
 800140e:	210a      	movs	r1, #10
 8001410:	4885      	ldr	r0, [pc, #532]	; (8001628 <main+0x568>)
 8001412:	f7ff f8b9 	bl	8000588 <CLCD_SetCursor>
 8001416:	e022      	b.n	800145e <main+0x39e>
		  else if (i==3) CLCD_SetCursor(&LCD1, 1, 1);
 8001418:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800141a:	2b03      	cmp	r3, #3
 800141c:	d105      	bne.n	800142a <main+0x36a>
 800141e:	2201      	movs	r2, #1
 8001420:	2101      	movs	r1, #1
 8001422:	4881      	ldr	r0, [pc, #516]	; (8001628 <main+0x568>)
 8001424:	f7ff f8b0 	bl	8000588 <CLCD_SetCursor>
 8001428:	e019      	b.n	800145e <main+0x39e>
		  else if (i==4) CLCD_SetCursor(&LCD1, 5, 1);
 800142a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800142c:	2b04      	cmp	r3, #4
 800142e:	d105      	bne.n	800143c <main+0x37c>
 8001430:	2201      	movs	r2, #1
 8001432:	2105      	movs	r1, #5
 8001434:	487c      	ldr	r0, [pc, #496]	; (8001628 <main+0x568>)
 8001436:	f7ff f8a7 	bl	8000588 <CLCD_SetCursor>
 800143a:	e010      	b.n	800145e <main+0x39e>
		  else if (i==5) CLCD_SetCursor(&LCD1, 8, 1);
 800143c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800143e:	2b05      	cmp	r3, #5
 8001440:	d105      	bne.n	800144e <main+0x38e>
 8001442:	2201      	movs	r2, #1
 8001444:	2108      	movs	r1, #8
 8001446:	4878      	ldr	r0, [pc, #480]	; (8001628 <main+0x568>)
 8001448:	f7ff f89e 	bl	8000588 <CLCD_SetCursor>
 800144c:	e007      	b.n	800145e <main+0x39e>
		  else if (i==6) CLCD_SetCursor(&LCD1, 13, 1);
 800144e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001450:	2b06      	cmp	r3, #6
 8001452:	d104      	bne.n	800145e <main+0x39e>
 8001454:	2201      	movs	r2, #1
 8001456:	210d      	movs	r1, #13
 8001458:	4873      	ldr	r0, [pc, #460]	; (8001628 <main+0x568>)
 800145a:	f7ff f895 	bl	8000588 <CLCD_SetCursor>
		  CLCD_WriteString(&LCD1, "__");
 800145e:	4975      	ldr	r1, [pc, #468]	; (8001634 <main+0x574>)
 8001460:	4871      	ldr	r0, [pc, #452]	; (8001628 <main+0x568>)
 8001462:	f7ff f8f8 	bl	8000656 <CLCD_WriteString>

		  int x = readButton();
 8001466:	f7ff fddf 	bl	8001028 <readButton>
 800146a:	6638      	str	r0, [r7, #96]	; 0x60
		  if (x==3) // MODE
 800146c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800146e:	2b03      	cmp	r3, #3
 8001470:	d13c      	bne.n	80014ec <main+0x42c>
		  {
			  i++;
 8001472:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001474:	3301      	adds	r3, #1
 8001476:	66fb      	str	r3, [r7, #108]	; 0x6c
			  if (i>6) // lu
 8001478:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800147a:	2b06      	cmp	r3, #6
 800147c:	f340 808d 	ble.w	800159a <main+0x4da>
			  {
				  time.hour = val[0];
 8001480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001482:	b2da      	uxtb	r2, r3
 8001484:	4b6c      	ldr	r3, [pc, #432]	; (8001638 <main+0x578>)
 8001486:	715a      	strb	r2, [r3, #5]
				  time.minute = val[1];
 8001488:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800148a:	b2da      	uxtb	r2, r3
 800148c:	4b6a      	ldr	r3, [pc, #424]	; (8001638 <main+0x578>)
 800148e:	719a      	strb	r2, [r3, #6]
				  time.second = val[2];
 8001490:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001492:	b2da      	uxtb	r2, r3
 8001494:	4b68      	ldr	r3, [pc, #416]	; (8001638 <main+0x578>)
 8001496:	71da      	strb	r2, [r3, #7]
				  time.day = val[3];
 8001498:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800149a:	b2da      	uxtb	r2, r3
 800149c:	4b66      	ldr	r3, [pc, #408]	; (8001638 <main+0x578>)
 800149e:	711a      	strb	r2, [r3, #4]
				  time.date = val[4];
 80014a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	4b64      	ldr	r3, [pc, #400]	; (8001638 <main+0x578>)
 80014a6:	70da      	strb	r2, [r3, #3]
				  time.month = val[5];
 80014a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80014aa:	b2da      	uxtb	r2, r3
 80014ac:	4b62      	ldr	r3, [pc, #392]	; (8001638 <main+0x578>)
 80014ae:	709a      	strb	r2, [r3, #2]
				  time.year = val[6];
 80014b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	4b60      	ldr	r3, [pc, #384]	; (8001638 <main+0x578>)
 80014b6:	801a      	strh	r2, [r3, #0]
				  DS1307_SetTime(&ds1307, time);
 80014b8:	4b5f      	ldr	r3, [pc, #380]	; (8001638 <main+0x578>)
 80014ba:	e893 0006 	ldmia.w	r3, {r1, r2}
 80014be:	485f      	ldr	r0, [pc, #380]	; (800163c <main+0x57c>)
 80014c0:	f7ff faea 	bl	8000a98 <DS1307_SetTime>
				  CLCD_Clear(&LCD1);
 80014c4:	4858      	ldr	r0, [pc, #352]	; (8001628 <main+0x568>)
 80014c6:	f7ff f8dd 	bl	8000684 <CLCD_Clear>
				  CLCD_SetCursor(&LCD1, 0, 0); CLCD_WriteString(&LCD1, "   Da Luu lai   ");
 80014ca:	2200      	movs	r2, #0
 80014cc:	2100      	movs	r1, #0
 80014ce:	4856      	ldr	r0, [pc, #344]	; (8001628 <main+0x568>)
 80014d0:	f7ff f85a 	bl	8000588 <CLCD_SetCursor>
 80014d4:	495a      	ldr	r1, [pc, #360]	; (8001640 <main+0x580>)
 80014d6:	4854      	ldr	r0, [pc, #336]	; (8001628 <main+0x568>)
 80014d8:	f7ff f8bd 	bl	8000656 <CLCD_WriteString>
				  HAL_Delay(1000);
 80014dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014e0:	f000 fc46 	bl	8001d70 <HAL_Delay>
				  cmode=0;
 80014e4:	4b57      	ldr	r3, [pc, #348]	; (8001644 <main+0x584>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	e056      	b.n	800159a <main+0x4da>
			  }
		  }
		  else if (x==1) // DOWN
 80014ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d128      	bne.n	8001544 <main+0x484>
		  {
			  if (val[i]>min[i]) val[i]--;
 80014f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	3370      	adds	r3, #112	; 0x70
 80014f8:	443b      	add	r3, r7
 80014fa:	f853 2c30 	ldr.w	r2, [r3, #-48]
 80014fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	3370      	adds	r3, #112	; 0x70
 8001504:	443b      	add	r3, r7
 8001506:	f853 3c68 	ldr.w	r3, [r3, #-104]
 800150a:	429a      	cmp	r2, r3
 800150c:	dd0d      	ble.n	800152a <main+0x46a>
 800150e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	3370      	adds	r3, #112	; 0x70
 8001514:	443b      	add	r3, r7
 8001516:	f853 3c30 	ldr.w	r3, [r3, #-48]
 800151a:	1e5a      	subs	r2, r3, #1
 800151c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	3370      	adds	r3, #112	; 0x70
 8001522:	443b      	add	r3, r7
 8001524:	f843 2c30 	str.w	r2, [r3, #-48]
 8001528:	e037      	b.n	800159a <main+0x4da>
			  else val[i]=max[i];
 800152a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	3370      	adds	r3, #112	; 0x70
 8001530:	443b      	add	r3, r7
 8001532:	f853 2c4c 	ldr.w	r2, [r3, #-76]
 8001536:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	3370      	adds	r3, #112	; 0x70
 800153c:	443b      	add	r3, r7
 800153e:	f843 2c30 	str.w	r2, [r3, #-48]
 8001542:	e02a      	b.n	800159a <main+0x4da>
		  }
		  else if (x==2) // UP
 8001544:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001546:	2b02      	cmp	r3, #2
 8001548:	d127      	bne.n	800159a <main+0x4da>
		  {
			  if (val[i]<max[i]) val[i]++;
 800154a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	3370      	adds	r3, #112	; 0x70
 8001550:	443b      	add	r3, r7
 8001552:	f853 2c30 	ldr.w	r2, [r3, #-48]
 8001556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	3370      	adds	r3, #112	; 0x70
 800155c:	443b      	add	r3, r7
 800155e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8001562:	429a      	cmp	r2, r3
 8001564:	da0d      	bge.n	8001582 <main+0x4c2>
 8001566:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	3370      	adds	r3, #112	; 0x70
 800156c:	443b      	add	r3, r7
 800156e:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8001572:	1c5a      	adds	r2, r3, #1
 8001574:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	3370      	adds	r3, #112	; 0x70
 800157a:	443b      	add	r3, r7
 800157c:	f843 2c30 	str.w	r2, [r3, #-48]
 8001580:	e00b      	b.n	800159a <main+0x4da>
			  else val[i]=min[i];
 8001582:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	3370      	adds	r3, #112	; 0x70
 8001588:	443b      	add	r3, r7
 800158a:	f853 2c68 	ldr.w	r2, [r3, #-104]
 800158e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	3370      	adds	r3, #112	; 0x70
 8001594:	443b      	add	r3, r7
 8001596:	f843 2c30 	str.w	r2, [r3, #-48]
	  while (cmode==1)
 800159a:	4b2a      	ldr	r3, [pc, #168]	; (8001644 <main+0x584>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	f43f aef2 	beq.w	8001388 <main+0x2c8>
		  }
	  }
	}
	if (cmode==2)
 80015a4:	4b27      	ldr	r3, [pc, #156]	; (8001644 <main+0x584>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	f47f adf6 	bne.w	800119a <main+0xda>
	{
	  CLCD_Clear(&LCD1);
 80015ae:	481e      	ldr	r0, [pc, #120]	; (8001628 <main+0x568>)
 80015b0:	f7ff f868 	bl	8000684 <CLCD_Clear>
	  CLCD_SetCursor(&LCD1, 0, 0); CLCD_WriteString(&LCD1, "Cai dat Bao Thuc");
 80015b4:	2200      	movs	r2, #0
 80015b6:	2100      	movs	r1, #0
 80015b8:	481b      	ldr	r0, [pc, #108]	; (8001628 <main+0x568>)
 80015ba:	f7fe ffe5 	bl	8000588 <CLCD_SetCursor>
 80015be:	4922      	ldr	r1, [pc, #136]	; (8001648 <main+0x588>)
 80015c0:	4819      	ldr	r0, [pc, #100]	; (8001628 <main+0x568>)
 80015c2:	f7ff f848 	bl	8000656 <CLCD_WriteString>
	  HAL_Delay(1500);
 80015c6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80015ca:	f000 fbd1 	bl	8001d70 <HAL_Delay>
	  CLCD_Clear(&LCD1);
 80015ce:	4816      	ldr	r0, [pc, #88]	; (8001628 <main+0x568>)
 80015d0:	f7ff f858 	bl	8000684 <CLCD_Clear>
	  int i=0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	66bb      	str	r3, [r7, #104]	; 0x68
	  while(cmode==2)
 80015d8:	e0c5      	b.n	8001766 <main+0x6a6>
	  {
		  CLCD_SetCursor(&LCD1, 0, 0); CLCD_WriteString(&LCD1, "Bao Thuc:       ");
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	4812      	ldr	r0, [pc, #72]	; (8001628 <main+0x568>)
 80015e0:	f7fe ffd2 	bl	8000588 <CLCD_SetCursor>
 80015e4:	4919      	ldr	r1, [pc, #100]	; (800164c <main+0x58c>)
 80015e6:	4810      	ldr	r0, [pc, #64]	; (8001628 <main+0x568>)
 80015e8:	f7ff f835 	bl	8000656 <CLCD_WriteString>
		  sprintf(LCD_send,"       %02d:%02d    ",AlarmHour,AlarmMin);
 80015ec:	4b18      	ldr	r3, [pc, #96]	; (8001650 <main+0x590>)
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	4b18      	ldr	r3, [pc, #96]	; (8001654 <main+0x594>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4918      	ldr	r1, [pc, #96]	; (8001658 <main+0x598>)
 80015f6:	480b      	ldr	r0, [pc, #44]	; (8001624 <main+0x564>)
 80015f8:	f004 fad0 	bl	8005b9c <siprintf>
		  CLCD_SetCursor(&LCD1, 0, 1); CLCD_WriteString(&LCD1, LCD_send);
 80015fc:	2201      	movs	r2, #1
 80015fe:	2100      	movs	r1, #0
 8001600:	4809      	ldr	r0, [pc, #36]	; (8001628 <main+0x568>)
 8001602:	f7fe ffc1 	bl	8000588 <CLCD_SetCursor>
 8001606:	4907      	ldr	r1, [pc, #28]	; (8001624 <main+0x564>)
 8001608:	4807      	ldr	r0, [pc, #28]	; (8001628 <main+0x568>)
 800160a:	f7ff f824 	bl	8000656 <CLCD_WriteString>

		  if (i==0) CLCD_SetCursor(&LCD1, 7, 1);
 800160e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001610:	2b00      	cmp	r3, #0
 8001612:	d123      	bne.n	800165c <main+0x59c>
 8001614:	2201      	movs	r2, #1
 8001616:	2107      	movs	r1, #7
 8001618:	4803      	ldr	r0, [pc, #12]	; (8001628 <main+0x568>)
 800161a:	f7fe ffb5 	bl	8000588 <CLCD_SetCursor>
 800161e:	e025      	b.n	800166c <main+0x5ac>
 8001620:	080064d0 	.word	0x080064d0
 8001624:	20000210 	.word	0x20000210
 8001628:	200001b8 	.word	0x200001b8
 800162c:	20000004 	.word	0x20000004
 8001630:	080064e8 	.word	0x080064e8
 8001634:	08006514 	.word	0x08006514
 8001638:	20000114 	.word	0x20000114
 800163c:	20000100 	.word	0x20000100
 8001640:	08006518 	.word	0x08006518
 8001644:	20000224 	.word	0x20000224
 8001648:	0800652c 	.word	0x0800652c
 800164c:	08006540 	.word	0x08006540
 8001650:	20000000 	.word	0x20000000
 8001654:	20000228 	.word	0x20000228
 8001658:	08006554 	.word	0x08006554
		  else if (i==1) CLCD_SetCursor(&LCD1, 10, 1);
 800165c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800165e:	2b01      	cmp	r3, #1
 8001660:	d104      	bne.n	800166c <main+0x5ac>
 8001662:	2201      	movs	r2, #1
 8001664:	210a      	movs	r1, #10
 8001666:	4843      	ldr	r0, [pc, #268]	; (8001774 <main+0x6b4>)
 8001668:	f7fe ff8e 	bl	8000588 <CLCD_SetCursor>
		  CLCD_WriteString(&LCD1, "__");
 800166c:	4942      	ldr	r1, [pc, #264]	; (8001778 <main+0x6b8>)
 800166e:	4841      	ldr	r0, [pc, #260]	; (8001774 <main+0x6b4>)
 8001670:	f7fe fff1 	bl	8000656 <CLCD_WriteString>

		  int x = readButton();
 8001674:	f7ff fcd8 	bl	8001028 <readButton>
 8001678:	65f8      	str	r0, [r7, #92]	; 0x5c
		  if (x==3)
 800167a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800167c:	2b03      	cmp	r3, #3
 800167e:	d12f      	bne.n	80016e0 <main+0x620>
		  {
			  i++;
 8001680:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001682:	3301      	adds	r3, #1
 8001684:	66bb      	str	r3, [r7, #104]	; 0x68
			  if (i>=2) // Lu
 8001686:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001688:	2b01      	cmp	r3, #1
 800168a:	dd6c      	ble.n	8001766 <main+0x6a6>
			  {
				  Flash_Unlock();
 800168c:	f7ff fbe8 	bl	8000e60 <Flash_Unlock>
				  Flash_Erase(addr);
 8001690:	483a      	ldr	r0, [pc, #232]	; (800177c <main+0x6bc>)
 8001692:	f7ff fbeb 	bl	8000e6c <Flash_Erase>
				  Flash_Write_Int(addr, AlarmHour);
 8001696:	4b3a      	ldr	r3, [pc, #232]	; (8001780 <main+0x6c0>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4619      	mov	r1, r3
 800169c:	4837      	ldr	r0, [pc, #220]	; (800177c <main+0x6bc>)
 800169e:	f7ff fc19 	bl	8000ed4 <Flash_Write_Int>
				  HAL_Delay(50);
 80016a2:	2032      	movs	r0, #50	; 0x32
 80016a4:	f000 fb64 	bl	8001d70 <HAL_Delay>
				  Flash_Unlock();
 80016a8:	f7ff fbda 	bl	8000e60 <Flash_Unlock>
				  Flash_Write_Int(addr+8, AlarmMin);
 80016ac:	4b35      	ldr	r3, [pc, #212]	; (8001784 <main+0x6c4>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4619      	mov	r1, r3
 80016b2:	4835      	ldr	r0, [pc, #212]	; (8001788 <main+0x6c8>)
 80016b4:	f7ff fc0e 	bl	8000ed4 <Flash_Write_Int>
				  CLCD_Clear(&LCD1);
 80016b8:	482e      	ldr	r0, [pc, #184]	; (8001774 <main+0x6b4>)
 80016ba:	f7fe ffe3 	bl	8000684 <CLCD_Clear>
				  CLCD_SetCursor(&LCD1, 0, 0); CLCD_WriteString(&LCD1, "   Da Luu lai   ");
 80016be:	2200      	movs	r2, #0
 80016c0:	2100      	movs	r1, #0
 80016c2:	482c      	ldr	r0, [pc, #176]	; (8001774 <main+0x6b4>)
 80016c4:	f7fe ff60 	bl	8000588 <CLCD_SetCursor>
 80016c8:	4930      	ldr	r1, [pc, #192]	; (800178c <main+0x6cc>)
 80016ca:	482a      	ldr	r0, [pc, #168]	; (8001774 <main+0x6b4>)
 80016cc:	f7fe ffc3 	bl	8000656 <CLCD_WriteString>
				  HAL_Delay(1000);
 80016d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016d4:	f000 fb4c 	bl	8001d70 <HAL_Delay>
				  cmode=0;
 80016d8:	4b2d      	ldr	r3, [pc, #180]	; (8001790 <main+0x6d0>)
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	e042      	b.n	8001766 <main+0x6a6>
			  }
		  }
		  else if (x==1) // Gim
 80016e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d11e      	bne.n	8001724 <main+0x664>
		  {
			  if (i==0)
 80016e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d10d      	bne.n	8001708 <main+0x648>
			  {
				  if (AlarmHour>0) AlarmHour--; else AlarmHour=23;
 80016ec:	4b24      	ldr	r3, [pc, #144]	; (8001780 <main+0x6c0>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	dd05      	ble.n	8001700 <main+0x640>
 80016f4:	4b22      	ldr	r3, [pc, #136]	; (8001780 <main+0x6c0>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	3b01      	subs	r3, #1
 80016fa:	4a21      	ldr	r2, [pc, #132]	; (8001780 <main+0x6c0>)
 80016fc:	6013      	str	r3, [r2, #0]
 80016fe:	e032      	b.n	8001766 <main+0x6a6>
 8001700:	4b1f      	ldr	r3, [pc, #124]	; (8001780 <main+0x6c0>)
 8001702:	2217      	movs	r2, #23
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	e02e      	b.n	8001766 <main+0x6a6>
			  }
			  else
			  {
				  if (AlarmMin>0) AlarmMin--; else AlarmMin=59;
 8001708:	4b1e      	ldr	r3, [pc, #120]	; (8001784 <main+0x6c4>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	dd05      	ble.n	800171c <main+0x65c>
 8001710:	4b1c      	ldr	r3, [pc, #112]	; (8001784 <main+0x6c4>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	3b01      	subs	r3, #1
 8001716:	4a1b      	ldr	r2, [pc, #108]	; (8001784 <main+0x6c4>)
 8001718:	6013      	str	r3, [r2, #0]
 800171a:	e024      	b.n	8001766 <main+0x6a6>
 800171c:	4b19      	ldr	r3, [pc, #100]	; (8001784 <main+0x6c4>)
 800171e:	223b      	movs	r2, #59	; 0x3b
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	e020      	b.n	8001766 <main+0x6a6>
			  }
		  }
		  else if (x==2) // Tang
 8001724:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001726:	2b02      	cmp	r3, #2
 8001728:	d11d      	bne.n	8001766 <main+0x6a6>
		  {
			  if (i==0)
 800172a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800172c:	2b00      	cmp	r3, #0
 800172e:	d10d      	bne.n	800174c <main+0x68c>
			  {
				  if (AlarmHour<23) AlarmHour++; else AlarmHour=0;
 8001730:	4b13      	ldr	r3, [pc, #76]	; (8001780 <main+0x6c0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2b16      	cmp	r3, #22
 8001736:	dc05      	bgt.n	8001744 <main+0x684>
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <main+0x6c0>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	3301      	adds	r3, #1
 800173e:	4a10      	ldr	r2, [pc, #64]	; (8001780 <main+0x6c0>)
 8001740:	6013      	str	r3, [r2, #0]
 8001742:	e010      	b.n	8001766 <main+0x6a6>
 8001744:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <main+0x6c0>)
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	e00c      	b.n	8001766 <main+0x6a6>
			  }
			  else
			  {
				  if (AlarmMin<59) AlarmMin++; else AlarmMin=0;
 800174c:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <main+0x6c4>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b3a      	cmp	r3, #58	; 0x3a
 8001752:	dc05      	bgt.n	8001760 <main+0x6a0>
 8001754:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <main+0x6c4>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	3301      	adds	r3, #1
 800175a:	4a0a      	ldr	r2, [pc, #40]	; (8001784 <main+0x6c4>)
 800175c:	6013      	str	r3, [r2, #0]
 800175e:	e002      	b.n	8001766 <main+0x6a6>
 8001760:	4b08      	ldr	r3, [pc, #32]	; (8001784 <main+0x6c4>)
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
	  while(cmode==2)
 8001766:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <main+0x6d0>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	2b02      	cmp	r3, #2
 800176c:	f43f af35 	beq.w	80015da <main+0x51a>
	if (cmode == 0)
 8001770:	e513      	b.n	800119a <main+0xda>
 8001772:	bf00      	nop
 8001774:	200001b8 	.word	0x200001b8
 8001778:	08006514 	.word	0x08006514
 800177c:	0800f800 	.word	0x0800f800
 8001780:	20000000 	.word	0x20000000
 8001784:	20000228 	.word	0x20000228
 8001788:	0800f808 	.word	0x0800f808
 800178c:	08006518 	.word	0x08006518
 8001790:	20000224 	.word	0x20000224

08001794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b090      	sub	sp, #64	; 0x40
 8001798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800179a:	f107 0318 	add.w	r3, r7, #24
 800179e:	2228      	movs	r2, #40	; 0x28
 80017a0:	2100      	movs	r1, #0
 80017a2:	4618      	mov	r0, r3
 80017a4:	f004 f9f2 	bl	8005b8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]
 80017b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017b6:	2302      	movs	r3, #2
 80017b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017ba:	2301      	movs	r3, #1
 80017bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017be:	2310      	movs	r3, #16
 80017c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017c2:	2300      	movs	r3, #0
 80017c4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017c6:	f107 0318 	add.w	r3, r7, #24
 80017ca:	4618      	mov	r0, r3
 80017cc:	f003 f9fe 	bl	8004bcc <HAL_RCC_OscConfig>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <SystemClock_Config+0x46>
  {
    Error_Handler();
 80017d6:	f000 f929 	bl	8001a2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017da:	230f      	movs	r3, #15
 80017dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80017de:	2300      	movs	r3, #0
 80017e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017e2:	2300      	movs	r3, #0
 80017e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	2100      	movs	r1, #0
 80017f4:	4618      	mov	r0, r3
 80017f6:	f003 fc6b 	bl	80050d0 <HAL_RCC_ClockConfig>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8001800:	f000 f914 	bl	8001a2c <Error_Handler>
  }
}
 8001804:	bf00      	nop
 8001806:	3740      	adds	r7, #64	; 0x40
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}

0800180c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001810:	4b12      	ldr	r3, [pc, #72]	; (800185c <MX_I2C1_Init+0x50>)
 8001812:	4a13      	ldr	r2, [pc, #76]	; (8001860 <MX_I2C1_Init+0x54>)
 8001814:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001816:	4b11      	ldr	r3, [pc, #68]	; (800185c <MX_I2C1_Init+0x50>)
 8001818:	4a12      	ldr	r2, [pc, #72]	; (8001864 <MX_I2C1_Init+0x58>)
 800181a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800181c:	4b0f      	ldr	r3, [pc, #60]	; (800185c <MX_I2C1_Init+0x50>)
 800181e:	2200      	movs	r2, #0
 8001820:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001822:	4b0e      	ldr	r3, [pc, #56]	; (800185c <MX_I2C1_Init+0x50>)
 8001824:	2200      	movs	r2, #0
 8001826:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001828:	4b0c      	ldr	r3, [pc, #48]	; (800185c <MX_I2C1_Init+0x50>)
 800182a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800182e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001830:	4b0a      	ldr	r3, [pc, #40]	; (800185c <MX_I2C1_Init+0x50>)
 8001832:	2200      	movs	r2, #0
 8001834:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001836:	4b09      	ldr	r3, [pc, #36]	; (800185c <MX_I2C1_Init+0x50>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800183c:	4b07      	ldr	r3, [pc, #28]	; (800185c <MX_I2C1_Init+0x50>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001842:	4b06      	ldr	r3, [pc, #24]	; (800185c <MX_I2C1_Init+0x50>)
 8001844:	2200      	movs	r2, #0
 8001846:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001848:	4804      	ldr	r0, [pc, #16]	; (800185c <MX_I2C1_Init+0x50>)
 800184a:	f000 fe2f 	bl	80024ac <HAL_I2C_Init>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001854:	f000 f8ea 	bl	8001a2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001858:	bf00      	nop
 800185a:	bd80      	pop	{r7, pc}
 800185c:	200000ac 	.word	0x200000ac
 8001860:	40005400 	.word	0x40005400
 8001864:	000186a0 	.word	0x000186a0

08001868 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800186e:	f107 0308 	add.w	r3, r7, #8
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
 8001878:	609a      	str	r2, [r3, #8]
 800187a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800187c:	463b      	mov	r3, r7
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001884:	4b1d      	ldr	r3, [pc, #116]	; (80018fc <MX_TIM2_Init+0x94>)
 8001886:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800188a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 800188c:	4b1b      	ldr	r3, [pc, #108]	; (80018fc <MX_TIM2_Init+0x94>)
 800188e:	2207      	movs	r2, #7
 8001890:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001892:	4b1a      	ldr	r3, [pc, #104]	; (80018fc <MX_TIM2_Init+0x94>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001898:	4b18      	ldr	r3, [pc, #96]	; (80018fc <MX_TIM2_Init+0x94>)
 800189a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800189e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018a0:	4b16      	ldr	r3, [pc, #88]	; (80018fc <MX_TIM2_Init+0x94>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018a6:	4b15      	ldr	r3, [pc, #84]	; (80018fc <MX_TIM2_Init+0x94>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018ac:	4813      	ldr	r0, [pc, #76]	; (80018fc <MX_TIM2_Init+0x94>)
 80018ae:	f003 fd93 	bl	80053d8 <HAL_TIM_Base_Init>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80018b8:	f000 f8b8 	bl	8001a2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018c2:	f107 0308 	add.w	r3, r7, #8
 80018c6:	4619      	mov	r1, r3
 80018c8:	480c      	ldr	r0, [pc, #48]	; (80018fc <MX_TIM2_Init+0x94>)
 80018ca:	f003 fedc 	bl	8005686 <HAL_TIM_ConfigClockSource>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80018d4:	f000 f8aa 	bl	8001a2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d8:	2300      	movs	r3, #0
 80018da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018dc:	2300      	movs	r3, #0
 80018de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018e0:	463b      	mov	r3, r7
 80018e2:	4619      	mov	r1, r3
 80018e4:	4805      	ldr	r0, [pc, #20]	; (80018fc <MX_TIM2_Init+0x94>)
 80018e6:	f004 f8b7 	bl	8005a58 <HAL_TIMEx_MasterConfigSynchronization>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80018f0:	f000 f89c 	bl	8001a2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018f4:	bf00      	nop
 80018f6:	3718      	adds	r7, #24
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000170 	.word	0x20000170

08001900 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b088      	sub	sp, #32
 8001904:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001906:	f107 0310 	add.w	r3, r7, #16
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	609a      	str	r2, [r3, #8]
 8001912:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001914:	4b41      	ldr	r3, [pc, #260]	; (8001a1c <MX_GPIO_Init+0x11c>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	4a40      	ldr	r2, [pc, #256]	; (8001a1c <MX_GPIO_Init+0x11c>)
 800191a:	f043 0310 	orr.w	r3, r3, #16
 800191e:	6193      	str	r3, [r2, #24]
 8001920:	4b3e      	ldr	r3, [pc, #248]	; (8001a1c <MX_GPIO_Init+0x11c>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	f003 0310 	and.w	r3, r3, #16
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800192c:	4b3b      	ldr	r3, [pc, #236]	; (8001a1c <MX_GPIO_Init+0x11c>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	4a3a      	ldr	r2, [pc, #232]	; (8001a1c <MX_GPIO_Init+0x11c>)
 8001932:	f043 0320 	orr.w	r3, r3, #32
 8001936:	6193      	str	r3, [r2, #24]
 8001938:	4b38      	ldr	r3, [pc, #224]	; (8001a1c <MX_GPIO_Init+0x11c>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	f003 0320 	and.w	r3, r3, #32
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001944:	4b35      	ldr	r3, [pc, #212]	; (8001a1c <MX_GPIO_Init+0x11c>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	4a34      	ldr	r2, [pc, #208]	; (8001a1c <MX_GPIO_Init+0x11c>)
 800194a:	f043 0304 	orr.w	r3, r3, #4
 800194e:	6193      	str	r3, [r2, #24]
 8001950:	4b32      	ldr	r3, [pc, #200]	; (8001a1c <MX_GPIO_Init+0x11c>)
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	f003 0304 	and.w	r3, r3, #4
 8001958:	607b      	str	r3, [r7, #4]
 800195a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800195c:	4b2f      	ldr	r3, [pc, #188]	; (8001a1c <MX_GPIO_Init+0x11c>)
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	4a2e      	ldr	r2, [pc, #184]	; (8001a1c <MX_GPIO_Init+0x11c>)
 8001962:	f043 0308 	orr.w	r3, r3, #8
 8001966:	6193      	str	r3, [r2, #24]
 8001968:	4b2c      	ldr	r3, [pc, #176]	; (8001a1c <MX_GPIO_Init+0x11c>)
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	f003 0308 	and.w	r3, r3, #8
 8001970:	603b      	str	r3, [r7, #0]
 8001972:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001974:	2200      	movs	r2, #0
 8001976:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800197a:	4829      	ldr	r0, [pc, #164]	; (8001a20 <MX_GPIO_Init+0x120>)
 800197c:	f000 fd7d 	bl	800247a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BUZZ_Pin|D5_Pin|D4_Pin|EN_Pin
 8001980:	2200      	movs	r2, #0
 8001982:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8001986:	4827      	ldr	r0, [pc, #156]	; (8001a24 <MX_GPIO_Init+0x124>)
 8001988:	f000 fd77 	bl	800247a <HAL_GPIO_WritePin>
                          |RW_Pin|RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800198c:	2201      	movs	r2, #1
 800198e:	2180      	movs	r1, #128	; 0x80
 8001990:	4824      	ldr	r0, [pc, #144]	; (8001a24 <MX_GPIO_Init+0x124>)
 8001992:	f000 fd72 	bl	800247a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D7_Pin|D6_Pin, GPIO_PIN_RESET);
 8001996:	2200      	movs	r2, #0
 8001998:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800199c:	4822      	ldr	r0, [pc, #136]	; (8001a28 <MX_GPIO_Init+0x128>)
 800199e:	f000 fd6c 	bl	800247a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80019a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a8:	2301      	movs	r3, #1
 80019aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ac:	2300      	movs	r3, #0
 80019ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b0:	2302      	movs	r3, #2
 80019b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019b4:	f107 0310 	add.w	r3, r7, #16
 80019b8:	4619      	mov	r1, r3
 80019ba:	4819      	ldr	r0, [pc, #100]	; (8001a20 <MX_GPIO_Init+0x120>)
 80019bc:	f000 fbc2 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin SW3_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|SW3_Pin;
 80019c0:	2338      	movs	r3, #56	; 0x38
 80019c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019c8:	2301      	movs	r3, #1
 80019ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019cc:	f107 0310 	add.w	r3, r7, #16
 80019d0:	4619      	mov	r1, r3
 80019d2:	4814      	ldr	r0, [pc, #80]	; (8001a24 <MX_GPIO_Init+0x124>)
 80019d4:	f000 fbb6 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZ_Pin LED_Pin D5_Pin D4_Pin
                           EN_Pin RW_Pin RS_Pin */
  GPIO_InitStruct.Pin = BUZZ_Pin|LED_Pin|D5_Pin|D4_Pin
 80019d8:	f44f 53fe 	mov.w	r3, #8128	; 0x1fc0
 80019dc:	613b      	str	r3, [r7, #16]
                          |EN_Pin|RW_Pin|RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019de:	2301      	movs	r3, #1
 80019e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e6:	2302      	movs	r3, #2
 80019e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ea:	f107 0310 	add.w	r3, r7, #16
 80019ee:	4619      	mov	r1, r3
 80019f0:	480c      	ldr	r0, [pc, #48]	; (8001a24 <MX_GPIO_Init+0x124>)
 80019f2:	f000 fba7 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D6_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D6_Pin;
 80019f6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80019fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019fc:	2301      	movs	r3, #1
 80019fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a04:	2302      	movs	r3, #2
 8001a06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a08:	f107 0310 	add.w	r3, r7, #16
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4806      	ldr	r0, [pc, #24]	; (8001a28 <MX_GPIO_Init+0x128>)
 8001a10:	f000 fb98 	bl	8002144 <HAL_GPIO_Init>

}
 8001a14:	bf00      	nop
 8001a16:	3720      	adds	r7, #32
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	40011000 	.word	0x40011000
 8001a24:	40010800 	.word	0x40010800
 8001a28:	40010c00 	.word	0x40010c00

08001a2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a30:	b672      	cpsid	i
}
 8001a32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a34:	e7fe      	b.n	8001a34 <Error_Handler+0x8>
	...

08001a38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	4a14      	ldr	r2, [pc, #80]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6193      	str	r3, [r2, #24]
 8001a4a:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a4c:	699b      	ldr	r3, [r3, #24]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	60bb      	str	r3, [r7, #8]
 8001a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a56:	4b0f      	ldr	r3, [pc, #60]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	4a0e      	ldr	r2, [pc, #56]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a60:	61d3      	str	r3, [r2, #28]
 8001a62:	4b0c      	ldr	r3, [pc, #48]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a64:	69db      	ldr	r3, [r3, #28]
 8001a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6a:	607b      	str	r3, [r7, #4]
 8001a6c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <HAL_MspInit+0x60>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	4a04      	ldr	r2, [pc, #16]	; (8001a98 <HAL_MspInit+0x60>)
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr
 8001a94:	40021000 	.word	0x40021000
 8001a98:	40010000 	.word	0x40010000

08001a9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa4:	f107 0310 	add.w	r3, r7, #16
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a19      	ldr	r2, [pc, #100]	; (8001b1c <HAL_I2C_MspInit+0x80>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d12b      	bne.n	8001b14 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001abc:	4b18      	ldr	r3, [pc, #96]	; (8001b20 <HAL_I2C_MspInit+0x84>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	4a17      	ldr	r2, [pc, #92]	; (8001b20 <HAL_I2C_MspInit+0x84>)
 8001ac2:	f043 0308 	orr.w	r3, r3, #8
 8001ac6:	6193      	str	r3, [r2, #24]
 8001ac8:	4b15      	ldr	r3, [pc, #84]	; (8001b20 <HAL_I2C_MspInit+0x84>)
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	f003 0308 	and.w	r3, r3, #8
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ad4:	23c0      	movs	r3, #192	; 0xc0
 8001ad6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ad8:	2312      	movs	r3, #18
 8001ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001adc:	2303      	movs	r3, #3
 8001ade:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae0:	f107 0310 	add.w	r3, r7, #16
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	480f      	ldr	r0, [pc, #60]	; (8001b24 <HAL_I2C_MspInit+0x88>)
 8001ae8:	f000 fb2c 	bl	8002144 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001aec:	4b0c      	ldr	r3, [pc, #48]	; (8001b20 <HAL_I2C_MspInit+0x84>)
 8001aee:	69db      	ldr	r3, [r3, #28]
 8001af0:	4a0b      	ldr	r2, [pc, #44]	; (8001b20 <HAL_I2C_MspInit+0x84>)
 8001af2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001af6:	61d3      	str	r3, [r2, #28]
 8001af8:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <HAL_I2C_MspInit+0x84>)
 8001afa:	69db      	ldr	r3, [r3, #28]
 8001afc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001b04:	2200      	movs	r2, #0
 8001b06:	2100      	movs	r1, #0
 8001b08:	201f      	movs	r0, #31
 8001b0a:	f000 fa2c 	bl	8001f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001b0e:	201f      	movs	r0, #31
 8001b10:	f000 fa45 	bl	8001f9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b14:	bf00      	nop
 8001b16:	3720      	adds	r7, #32
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40005400 	.word	0x40005400
 8001b20:	40021000 	.word	0x40021000
 8001b24:	40010c00 	.word	0x40010c00

08001b28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b38:	d113      	bne.n	8001b62 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <HAL_TIM_Base_MspInit+0x44>)
 8001b3c:	69db      	ldr	r3, [r3, #28]
 8001b3e:	4a0b      	ldr	r2, [pc, #44]	; (8001b6c <HAL_TIM_Base_MspInit+0x44>)
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	61d3      	str	r3, [r2, #28]
 8001b46:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <HAL_TIM_Base_MspInit+0x44>)
 8001b48:	69db      	ldr	r3, [r3, #28]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b52:	2200      	movs	r2, #0
 8001b54:	2100      	movs	r1, #0
 8001b56:	201c      	movs	r0, #28
 8001b58:	f000 fa05 	bl	8001f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b5c:	201c      	movs	r0, #28
 8001b5e:	f000 fa1e 	bl	8001f9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001b62:	bf00      	nop
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40021000 	.word	0x40021000

08001b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b74:	e7fe      	b.n	8001b74 <NMI_Handler+0x4>

08001b76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b76:	b480      	push	{r7}
 8001b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7a:	e7fe      	b.n	8001b7a <HardFault_Handler+0x4>

08001b7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b80:	e7fe      	b.n	8001b80 <MemManage_Handler+0x4>

08001b82 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b82:	b480      	push	{r7}
 8001b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b86:	e7fe      	b.n	8001b86 <BusFault_Handler+0x4>

08001b88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b8c:	e7fe      	b.n	8001b8c <UsageFault_Handler+0x4>

08001b8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bc80      	pop	{r7}
 8001b98:	4770      	bx	lr

08001b9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bc80      	pop	{r7}
 8001ba4:	4770      	bx	lr

08001ba6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr

08001bb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bb6:	f000 f8bf 	bl	8001d38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
	...

08001bc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001bc4:	4802      	ldr	r0, [pc, #8]	; (8001bd0 <TIM2_IRQHandler+0x10>)
 8001bc6:	f003 fc56 	bl	8005476 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000170 	.word	0x20000170

08001bd4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001bd8:	4802      	ldr	r0, [pc, #8]	; (8001be4 <I2C1_EV_IRQHandler+0x10>)
 8001bda:	f001 f909 	bl	8002df0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	200000ac 	.word	0x200000ac

08001be8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bf0:	4a14      	ldr	r2, [pc, #80]	; (8001c44 <_sbrk+0x5c>)
 8001bf2:	4b15      	ldr	r3, [pc, #84]	; (8001c48 <_sbrk+0x60>)
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bfc:	4b13      	ldr	r3, [pc, #76]	; (8001c4c <_sbrk+0x64>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d102      	bne.n	8001c0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c04:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <_sbrk+0x64>)
 8001c06:	4a12      	ldr	r2, [pc, #72]	; (8001c50 <_sbrk+0x68>)
 8001c08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c0a:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <_sbrk+0x64>)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4413      	add	r3, r2
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d207      	bcs.n	8001c28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c18:	f003 ff8e 	bl	8005b38 <__errno>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	220c      	movs	r2, #12
 8001c20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c22:	f04f 33ff 	mov.w	r3, #4294967295
 8001c26:	e009      	b.n	8001c3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <_sbrk+0x64>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c2e:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <_sbrk+0x64>)
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4413      	add	r3, r2
 8001c36:	4a05      	ldr	r2, [pc, #20]	; (8001c4c <_sbrk+0x64>)
 8001c38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3718      	adds	r7, #24
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20005000 	.word	0x20005000
 8001c48:	00000400 	.word	0x00000400
 8001c4c:	20000230 	.word	0x20000230
 8001c50:	20000248 	.word	0x20000248

08001c54 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr

08001c60 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c60:	480c      	ldr	r0, [pc, #48]	; (8001c94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c62:	490d      	ldr	r1, [pc, #52]	; (8001c98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c64:	4a0d      	ldr	r2, [pc, #52]	; (8001c9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c68:	e002      	b.n	8001c70 <LoopCopyDataInit>

08001c6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c6e:	3304      	adds	r3, #4

08001c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c74:	d3f9      	bcc.n	8001c6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c76:	4a0a      	ldr	r2, [pc, #40]	; (8001ca0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c78:	4c0a      	ldr	r4, [pc, #40]	; (8001ca4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c7c:	e001      	b.n	8001c82 <LoopFillZerobss>

08001c7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c80:	3204      	adds	r2, #4

08001c82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c84:	d3fb      	bcc.n	8001c7e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c86:	f7ff ffe5 	bl	8001c54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c8a:	f003 ff5b 	bl	8005b44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c8e:	f7ff fa17 	bl	80010c0 <main>
  bx lr
 8001c92:	4770      	bx	lr
  ldr r0, =_sdata
 8001c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c98:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001c9c:	08006608 	.word	0x08006608
  ldr r2, =_sbss
 8001ca0:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001ca4:	20000248 	.word	0x20000248

08001ca8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ca8:	e7fe      	b.n	8001ca8 <ADC1_2_IRQHandler>
	...

08001cac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cb0:	4b08      	ldr	r3, [pc, #32]	; (8001cd4 <HAL_Init+0x28>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a07      	ldr	r2, [pc, #28]	; (8001cd4 <HAL_Init+0x28>)
 8001cb6:	f043 0310 	orr.w	r3, r3, #16
 8001cba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cbc:	2003      	movs	r0, #3
 8001cbe:	f000 f947 	bl	8001f50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cc2:	200f      	movs	r0, #15
 8001cc4:	f000 f808 	bl	8001cd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc8:	f7ff feb6 	bl	8001a38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40022000 	.word	0x40022000

08001cd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ce0:	4b12      	ldr	r3, [pc, #72]	; (8001d2c <HAL_InitTick+0x54>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <HAL_InitTick+0x58>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f000 f95f 	bl	8001fba <HAL_SYSTICK_Config>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e00e      	b.n	8001d24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b0f      	cmp	r3, #15
 8001d0a:	d80a      	bhi.n	8001d22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	f04f 30ff 	mov.w	r0, #4294967295
 8001d14:	f000 f927 	bl	8001f66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d18:	4a06      	ldr	r2, [pc, #24]	; (8001d34 <HAL_InitTick+0x5c>)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	e000      	b.n	8001d24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3708      	adds	r7, #8
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20000020 	.word	0x20000020
 8001d30:	20000028 	.word	0x20000028
 8001d34:	20000024 	.word	0x20000024

08001d38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d3c:	4b05      	ldr	r3, [pc, #20]	; (8001d54 <HAL_IncTick+0x1c>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	461a      	mov	r2, r3
 8001d42:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <HAL_IncTick+0x20>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4413      	add	r3, r2
 8001d48:	4a03      	ldr	r2, [pc, #12]	; (8001d58 <HAL_IncTick+0x20>)
 8001d4a:	6013      	str	r3, [r2, #0]
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr
 8001d54:	20000028 	.word	0x20000028
 8001d58:	20000234 	.word	0x20000234

08001d5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d60:	4b02      	ldr	r3, [pc, #8]	; (8001d6c <HAL_GetTick+0x10>)
 8001d62:	681b      	ldr	r3, [r3, #0]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr
 8001d6c:	20000234 	.word	0x20000234

08001d70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d78:	f7ff fff0 	bl	8001d5c <HAL_GetTick>
 8001d7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d88:	d005      	beq.n	8001d96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d8a:	4b0a      	ldr	r3, [pc, #40]	; (8001db4 <HAL_Delay+0x44>)
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	461a      	mov	r2, r3
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	4413      	add	r3, r2
 8001d94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d96:	bf00      	nop
 8001d98:	f7ff ffe0 	bl	8001d5c <HAL_GetTick>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d8f7      	bhi.n	8001d98 <HAL_Delay+0x28>
  {
  }
}
 8001da8:	bf00      	nop
 8001daa:	bf00      	nop
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20000028 	.word	0x20000028

08001db8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dc8:	4b0c      	ldr	r3, [pc, #48]	; (8001dfc <__NVIC_SetPriorityGrouping+0x44>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dce:	68ba      	ldr	r2, [r7, #8]
 8001dd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001de0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001de4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dea:	4a04      	ldr	r2, [pc, #16]	; (8001dfc <__NVIC_SetPriorityGrouping+0x44>)
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	60d3      	str	r3, [r2, #12]
}
 8001df0:	bf00      	nop
 8001df2:	3714      	adds	r7, #20
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	e000ed00 	.word	0xe000ed00

08001e00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e04:	4b04      	ldr	r3, [pc, #16]	; (8001e18 <__NVIC_GetPriorityGrouping+0x18>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	0a1b      	lsrs	r3, r3, #8
 8001e0a:	f003 0307 	and.w	r3, r3, #7
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	e000ed00 	.word	0xe000ed00

08001e1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	db0b      	blt.n	8001e46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	f003 021f 	and.w	r2, r3, #31
 8001e34:	4906      	ldr	r1, [pc, #24]	; (8001e50 <__NVIC_EnableIRQ+0x34>)
 8001e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3a:	095b      	lsrs	r3, r3, #5
 8001e3c:	2001      	movs	r0, #1
 8001e3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr
 8001e50:	e000e100 	.word	0xe000e100

08001e54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	6039      	str	r1, [r7, #0]
 8001e5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	db0a      	blt.n	8001e7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	b2da      	uxtb	r2, r3
 8001e6c:	490c      	ldr	r1, [pc, #48]	; (8001ea0 <__NVIC_SetPriority+0x4c>)
 8001e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e72:	0112      	lsls	r2, r2, #4
 8001e74:	b2d2      	uxtb	r2, r2
 8001e76:	440b      	add	r3, r1
 8001e78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e7c:	e00a      	b.n	8001e94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	4908      	ldr	r1, [pc, #32]	; (8001ea4 <__NVIC_SetPriority+0x50>)
 8001e84:	79fb      	ldrb	r3, [r7, #7]
 8001e86:	f003 030f 	and.w	r3, r3, #15
 8001e8a:	3b04      	subs	r3, #4
 8001e8c:	0112      	lsls	r2, r2, #4
 8001e8e:	b2d2      	uxtb	r2, r2
 8001e90:	440b      	add	r3, r1
 8001e92:	761a      	strb	r2, [r3, #24]
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	e000e100 	.word	0xe000e100
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b089      	sub	sp, #36	; 0x24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	f1c3 0307 	rsb	r3, r3, #7
 8001ec2:	2b04      	cmp	r3, #4
 8001ec4:	bf28      	it	cs
 8001ec6:	2304      	movcs	r3, #4
 8001ec8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	3304      	adds	r3, #4
 8001ece:	2b06      	cmp	r3, #6
 8001ed0:	d902      	bls.n	8001ed8 <NVIC_EncodePriority+0x30>
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	3b03      	subs	r3, #3
 8001ed6:	e000      	b.n	8001eda <NVIC_EncodePriority+0x32>
 8001ed8:	2300      	movs	r3, #0
 8001eda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001edc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee6:	43da      	mvns	r2, r3
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	401a      	ands	r2, r3
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8001efa:	43d9      	mvns	r1, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f00:	4313      	orrs	r3, r2
         );
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3724      	adds	r7, #36	; 0x24
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr

08001f0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f1c:	d301      	bcc.n	8001f22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e00f      	b.n	8001f42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f22:	4a0a      	ldr	r2, [pc, #40]	; (8001f4c <SysTick_Config+0x40>)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3b01      	subs	r3, #1
 8001f28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f2a:	210f      	movs	r1, #15
 8001f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f30:	f7ff ff90 	bl	8001e54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f34:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <SysTick_Config+0x40>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f3a:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <SysTick_Config+0x40>)
 8001f3c:	2207      	movs	r2, #7
 8001f3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	e000e010 	.word	0xe000e010

08001f50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff ff2d 	bl	8001db8 <__NVIC_SetPriorityGrouping>
}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b086      	sub	sp, #24
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	607a      	str	r2, [r7, #4]
 8001f72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f78:	f7ff ff42 	bl	8001e00 <__NVIC_GetPriorityGrouping>
 8001f7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	68b9      	ldr	r1, [r7, #8]
 8001f82:	6978      	ldr	r0, [r7, #20]
 8001f84:	f7ff ff90 	bl	8001ea8 <NVIC_EncodePriority>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f8e:	4611      	mov	r1, r2
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff ff5f 	bl	8001e54 <__NVIC_SetPriority>
}
 8001f96:	bf00      	nop
 8001f98:	3718      	adds	r7, #24
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b082      	sub	sp, #8
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff ff35 	bl	8001e1c <__NVIC_EnableIRQ>
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b082      	sub	sp, #8
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f7ff ffa2 	bl	8001f0c <SysTick_Config>
 8001fc8:	4603      	mov	r3, r0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
	...

08001fd4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d005      	beq.n	8001ff6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2204      	movs	r2, #4
 8001fee:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	73fb      	strb	r3, [r7, #15]
 8001ff4:	e051      	b.n	800209a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 020e 	bic.w	r2, r2, #14
 8002004:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 0201 	bic.w	r2, r2, #1
 8002014:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a22      	ldr	r2, [pc, #136]	; (80020a4 <HAL_DMA_Abort_IT+0xd0>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d029      	beq.n	8002074 <HAL_DMA_Abort_IT+0xa0>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a20      	ldr	r2, [pc, #128]	; (80020a8 <HAL_DMA_Abort_IT+0xd4>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d022      	beq.n	8002070 <HAL_DMA_Abort_IT+0x9c>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a1f      	ldr	r2, [pc, #124]	; (80020ac <HAL_DMA_Abort_IT+0xd8>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d01a      	beq.n	800206a <HAL_DMA_Abort_IT+0x96>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a1d      	ldr	r2, [pc, #116]	; (80020b0 <HAL_DMA_Abort_IT+0xdc>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d012      	beq.n	8002064 <HAL_DMA_Abort_IT+0x90>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a1c      	ldr	r2, [pc, #112]	; (80020b4 <HAL_DMA_Abort_IT+0xe0>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d00a      	beq.n	800205e <HAL_DMA_Abort_IT+0x8a>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a1a      	ldr	r2, [pc, #104]	; (80020b8 <HAL_DMA_Abort_IT+0xe4>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d102      	bne.n	8002058 <HAL_DMA_Abort_IT+0x84>
 8002052:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002056:	e00e      	b.n	8002076 <HAL_DMA_Abort_IT+0xa2>
 8002058:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800205c:	e00b      	b.n	8002076 <HAL_DMA_Abort_IT+0xa2>
 800205e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002062:	e008      	b.n	8002076 <HAL_DMA_Abort_IT+0xa2>
 8002064:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002068:	e005      	b.n	8002076 <HAL_DMA_Abort_IT+0xa2>
 800206a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800206e:	e002      	b.n	8002076 <HAL_DMA_Abort_IT+0xa2>
 8002070:	2310      	movs	r3, #16
 8002072:	e000      	b.n	8002076 <HAL_DMA_Abort_IT+0xa2>
 8002074:	2301      	movs	r3, #1
 8002076:	4a11      	ldr	r2, [pc, #68]	; (80020bc <HAL_DMA_Abort_IT+0xe8>)
 8002078:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2201      	movs	r2, #1
 800207e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800208e:	2b00      	cmp	r3, #0
 8002090:	d003      	beq.n	800209a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	4798      	blx	r3
    } 
  }
  return status;
 800209a:	7bfb      	ldrb	r3, [r7, #15]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40020008 	.word	0x40020008
 80020a8:	4002001c 	.word	0x4002001c
 80020ac:	40020030 	.word	0x40020030
 80020b0:	40020044 	.word	0x40020044
 80020b4:	40020058 	.word	0x40020058
 80020b8:	4002006c 	.word	0x4002006c
 80020bc:	40020000 	.word	0x40020000

080020c0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr

080020d8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80020de:	2300      	movs	r3, #0
 80020e0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80020e2:	4b0d      	ldr	r3, [pc, #52]	; (8002118 <HAL_FLASH_Unlock+0x40>)
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00d      	beq.n	800210a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80020ee:	4b0a      	ldr	r3, [pc, #40]	; (8002118 <HAL_FLASH_Unlock+0x40>)
 80020f0:	4a0a      	ldr	r2, [pc, #40]	; (800211c <HAL_FLASH_Unlock+0x44>)
 80020f2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80020f4:	4b08      	ldr	r3, [pc, #32]	; (8002118 <HAL_FLASH_Unlock+0x40>)
 80020f6:	4a0a      	ldr	r2, [pc, #40]	; (8002120 <HAL_FLASH_Unlock+0x48>)
 80020f8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80020fa:	4b07      	ldr	r3, [pc, #28]	; (8002118 <HAL_FLASH_Unlock+0x40>)
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800210a:	79fb      	ldrb	r3, [r7, #7]
}
 800210c:	4618      	mov	r0, r3
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	bc80      	pop	{r7}
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	40022000 	.word	0x40022000
 800211c:	45670123 	.word	0x45670123
 8002120:	cdef89ab 	.word	0xcdef89ab

08002124 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002128:	4b05      	ldr	r3, [pc, #20]	; (8002140 <HAL_FLASH_Lock+0x1c>)
 800212a:	691b      	ldr	r3, [r3, #16]
 800212c:	4a04      	ldr	r2, [pc, #16]	; (8002140 <HAL_FLASH_Lock+0x1c>)
 800212e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002132:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	40022000 	.word	0x40022000

08002144 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002144:	b480      	push	{r7}
 8002146:	b08b      	sub	sp, #44	; 0x2c
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800214e:	2300      	movs	r3, #0
 8002150:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002152:	2300      	movs	r3, #0
 8002154:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002156:	e169      	b.n	800242c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002158:	2201      	movs	r2, #1
 800215a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	69fa      	ldr	r2, [r7, #28]
 8002168:	4013      	ands	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	429a      	cmp	r2, r3
 8002172:	f040 8158 	bne.w	8002426 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	4a9a      	ldr	r2, [pc, #616]	; (80023e4 <HAL_GPIO_Init+0x2a0>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d05e      	beq.n	800223e <HAL_GPIO_Init+0xfa>
 8002180:	4a98      	ldr	r2, [pc, #608]	; (80023e4 <HAL_GPIO_Init+0x2a0>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d875      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 8002186:	4a98      	ldr	r2, [pc, #608]	; (80023e8 <HAL_GPIO_Init+0x2a4>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d058      	beq.n	800223e <HAL_GPIO_Init+0xfa>
 800218c:	4a96      	ldr	r2, [pc, #600]	; (80023e8 <HAL_GPIO_Init+0x2a4>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d86f      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 8002192:	4a96      	ldr	r2, [pc, #600]	; (80023ec <HAL_GPIO_Init+0x2a8>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d052      	beq.n	800223e <HAL_GPIO_Init+0xfa>
 8002198:	4a94      	ldr	r2, [pc, #592]	; (80023ec <HAL_GPIO_Init+0x2a8>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d869      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 800219e:	4a94      	ldr	r2, [pc, #592]	; (80023f0 <HAL_GPIO_Init+0x2ac>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d04c      	beq.n	800223e <HAL_GPIO_Init+0xfa>
 80021a4:	4a92      	ldr	r2, [pc, #584]	; (80023f0 <HAL_GPIO_Init+0x2ac>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d863      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 80021aa:	4a92      	ldr	r2, [pc, #584]	; (80023f4 <HAL_GPIO_Init+0x2b0>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d046      	beq.n	800223e <HAL_GPIO_Init+0xfa>
 80021b0:	4a90      	ldr	r2, [pc, #576]	; (80023f4 <HAL_GPIO_Init+0x2b0>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d85d      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 80021b6:	2b12      	cmp	r3, #18
 80021b8:	d82a      	bhi.n	8002210 <HAL_GPIO_Init+0xcc>
 80021ba:	2b12      	cmp	r3, #18
 80021bc:	d859      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 80021be:	a201      	add	r2, pc, #4	; (adr r2, 80021c4 <HAL_GPIO_Init+0x80>)
 80021c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c4:	0800223f 	.word	0x0800223f
 80021c8:	08002219 	.word	0x08002219
 80021cc:	0800222b 	.word	0x0800222b
 80021d0:	0800226d 	.word	0x0800226d
 80021d4:	08002273 	.word	0x08002273
 80021d8:	08002273 	.word	0x08002273
 80021dc:	08002273 	.word	0x08002273
 80021e0:	08002273 	.word	0x08002273
 80021e4:	08002273 	.word	0x08002273
 80021e8:	08002273 	.word	0x08002273
 80021ec:	08002273 	.word	0x08002273
 80021f0:	08002273 	.word	0x08002273
 80021f4:	08002273 	.word	0x08002273
 80021f8:	08002273 	.word	0x08002273
 80021fc:	08002273 	.word	0x08002273
 8002200:	08002273 	.word	0x08002273
 8002204:	08002273 	.word	0x08002273
 8002208:	08002221 	.word	0x08002221
 800220c:	08002235 	.word	0x08002235
 8002210:	4a79      	ldr	r2, [pc, #484]	; (80023f8 <HAL_GPIO_Init+0x2b4>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d013      	beq.n	800223e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002216:	e02c      	b.n	8002272 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	623b      	str	r3, [r7, #32]
          break;
 800221e:	e029      	b.n	8002274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	3304      	adds	r3, #4
 8002226:	623b      	str	r3, [r7, #32]
          break;
 8002228:	e024      	b.n	8002274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	3308      	adds	r3, #8
 8002230:	623b      	str	r3, [r7, #32]
          break;
 8002232:	e01f      	b.n	8002274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	330c      	adds	r3, #12
 800223a:	623b      	str	r3, [r7, #32]
          break;
 800223c:	e01a      	b.n	8002274 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d102      	bne.n	800224c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002246:	2304      	movs	r3, #4
 8002248:	623b      	str	r3, [r7, #32]
          break;
 800224a:	e013      	b.n	8002274 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d105      	bne.n	8002260 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002254:	2308      	movs	r3, #8
 8002256:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69fa      	ldr	r2, [r7, #28]
 800225c:	611a      	str	r2, [r3, #16]
          break;
 800225e:	e009      	b.n	8002274 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002260:	2308      	movs	r3, #8
 8002262:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	69fa      	ldr	r2, [r7, #28]
 8002268:	615a      	str	r2, [r3, #20]
          break;
 800226a:	e003      	b.n	8002274 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800226c:	2300      	movs	r3, #0
 800226e:	623b      	str	r3, [r7, #32]
          break;
 8002270:	e000      	b.n	8002274 <HAL_GPIO_Init+0x130>
          break;
 8002272:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	2bff      	cmp	r3, #255	; 0xff
 8002278:	d801      	bhi.n	800227e <HAL_GPIO_Init+0x13a>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	e001      	b.n	8002282 <HAL_GPIO_Init+0x13e>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	3304      	adds	r3, #4
 8002282:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	2bff      	cmp	r3, #255	; 0xff
 8002288:	d802      	bhi.n	8002290 <HAL_GPIO_Init+0x14c>
 800228a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	e002      	b.n	8002296 <HAL_GPIO_Init+0x152>
 8002290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002292:	3b08      	subs	r3, #8
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	210f      	movs	r1, #15
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	fa01 f303 	lsl.w	r3, r1, r3
 80022a4:	43db      	mvns	r3, r3
 80022a6:	401a      	ands	r2, r3
 80022a8:	6a39      	ldr	r1, [r7, #32]
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	fa01 f303 	lsl.w	r3, r1, r3
 80022b0:	431a      	orrs	r2, r3
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 80b1 	beq.w	8002426 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80022c4:	4b4d      	ldr	r3, [pc, #308]	; (80023fc <HAL_GPIO_Init+0x2b8>)
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	4a4c      	ldr	r2, [pc, #304]	; (80023fc <HAL_GPIO_Init+0x2b8>)
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	6193      	str	r3, [r2, #24]
 80022d0:	4b4a      	ldr	r3, [pc, #296]	; (80023fc <HAL_GPIO_Init+0x2b8>)
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	60bb      	str	r3, [r7, #8]
 80022da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80022dc:	4a48      	ldr	r2, [pc, #288]	; (8002400 <HAL_GPIO_Init+0x2bc>)
 80022de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e0:	089b      	lsrs	r3, r3, #2
 80022e2:	3302      	adds	r3, #2
 80022e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ec:	f003 0303 	and.w	r3, r3, #3
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	220f      	movs	r2, #15
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	43db      	mvns	r3, r3
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	4013      	ands	r3, r2
 80022fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4a40      	ldr	r2, [pc, #256]	; (8002404 <HAL_GPIO_Init+0x2c0>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d013      	beq.n	8002330 <HAL_GPIO_Init+0x1ec>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	4a3f      	ldr	r2, [pc, #252]	; (8002408 <HAL_GPIO_Init+0x2c4>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d00d      	beq.n	800232c <HAL_GPIO_Init+0x1e8>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a3e      	ldr	r2, [pc, #248]	; (800240c <HAL_GPIO_Init+0x2c8>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d007      	beq.n	8002328 <HAL_GPIO_Init+0x1e4>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a3d      	ldr	r2, [pc, #244]	; (8002410 <HAL_GPIO_Init+0x2cc>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d101      	bne.n	8002324 <HAL_GPIO_Init+0x1e0>
 8002320:	2303      	movs	r3, #3
 8002322:	e006      	b.n	8002332 <HAL_GPIO_Init+0x1ee>
 8002324:	2304      	movs	r3, #4
 8002326:	e004      	b.n	8002332 <HAL_GPIO_Init+0x1ee>
 8002328:	2302      	movs	r3, #2
 800232a:	e002      	b.n	8002332 <HAL_GPIO_Init+0x1ee>
 800232c:	2301      	movs	r3, #1
 800232e:	e000      	b.n	8002332 <HAL_GPIO_Init+0x1ee>
 8002330:	2300      	movs	r3, #0
 8002332:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002334:	f002 0203 	and.w	r2, r2, #3
 8002338:	0092      	lsls	r2, r2, #2
 800233a:	4093      	lsls	r3, r2
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	4313      	orrs	r3, r2
 8002340:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002342:	492f      	ldr	r1, [pc, #188]	; (8002400 <HAL_GPIO_Init+0x2bc>)
 8002344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002346:	089b      	lsrs	r3, r3, #2
 8002348:	3302      	adds	r3, #2
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d006      	beq.n	800236a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800235c:	4b2d      	ldr	r3, [pc, #180]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	492c      	ldr	r1, [pc, #176]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	4313      	orrs	r3, r2
 8002366:	600b      	str	r3, [r1, #0]
 8002368:	e006      	b.n	8002378 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800236a:	4b2a      	ldr	r3, [pc, #168]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	43db      	mvns	r3, r3
 8002372:	4928      	ldr	r1, [pc, #160]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 8002374:	4013      	ands	r3, r2
 8002376:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d006      	beq.n	8002392 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002384:	4b23      	ldr	r3, [pc, #140]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	4922      	ldr	r1, [pc, #136]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	4313      	orrs	r3, r2
 800238e:	604b      	str	r3, [r1, #4]
 8002390:	e006      	b.n	80023a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002392:	4b20      	ldr	r3, [pc, #128]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	43db      	mvns	r3, r3
 800239a:	491e      	ldr	r1, [pc, #120]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 800239c:	4013      	ands	r3, r2
 800239e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d006      	beq.n	80023ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80023ac:	4b19      	ldr	r3, [pc, #100]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	4918      	ldr	r1, [pc, #96]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	608b      	str	r3, [r1, #8]
 80023b8:	e006      	b.n	80023c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80023ba:	4b16      	ldr	r3, [pc, #88]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 80023bc:	689a      	ldr	r2, [r3, #8]
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	43db      	mvns	r3, r3
 80023c2:	4914      	ldr	r1, [pc, #80]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 80023c4:	4013      	ands	r3, r2
 80023c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d021      	beq.n	8002418 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80023d4:	4b0f      	ldr	r3, [pc, #60]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 80023d6:	68da      	ldr	r2, [r3, #12]
 80023d8:	490e      	ldr	r1, [pc, #56]	; (8002414 <HAL_GPIO_Init+0x2d0>)
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	4313      	orrs	r3, r2
 80023de:	60cb      	str	r3, [r1, #12]
 80023e0:	e021      	b.n	8002426 <HAL_GPIO_Init+0x2e2>
 80023e2:	bf00      	nop
 80023e4:	10320000 	.word	0x10320000
 80023e8:	10310000 	.word	0x10310000
 80023ec:	10220000 	.word	0x10220000
 80023f0:	10210000 	.word	0x10210000
 80023f4:	10120000 	.word	0x10120000
 80023f8:	10110000 	.word	0x10110000
 80023fc:	40021000 	.word	0x40021000
 8002400:	40010000 	.word	0x40010000
 8002404:	40010800 	.word	0x40010800
 8002408:	40010c00 	.word	0x40010c00
 800240c:	40011000 	.word	0x40011000
 8002410:	40011400 	.word	0x40011400
 8002414:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002418:	4b0b      	ldr	r3, [pc, #44]	; (8002448 <HAL_GPIO_Init+0x304>)
 800241a:	68da      	ldr	r2, [r3, #12]
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	43db      	mvns	r3, r3
 8002420:	4909      	ldr	r1, [pc, #36]	; (8002448 <HAL_GPIO_Init+0x304>)
 8002422:	4013      	ands	r3, r2
 8002424:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002428:	3301      	adds	r3, #1
 800242a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002432:	fa22 f303 	lsr.w	r3, r2, r3
 8002436:	2b00      	cmp	r3, #0
 8002438:	f47f ae8e 	bne.w	8002158 <HAL_GPIO_Init+0x14>
  }
}
 800243c:	bf00      	nop
 800243e:	bf00      	nop
 8002440:	372c      	adds	r7, #44	; 0x2c
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr
 8002448:	40010400 	.word	0x40010400

0800244c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	887b      	ldrh	r3, [r7, #2]
 800245e:	4013      	ands	r3, r2
 8002460:	2b00      	cmp	r3, #0
 8002462:	d002      	beq.n	800246a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002464:	2301      	movs	r3, #1
 8002466:	73fb      	strb	r3, [r7, #15]
 8002468:	e001      	b.n	800246e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800246a:	2300      	movs	r3, #0
 800246c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800246e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3714      	adds	r7, #20
 8002474:	46bd      	mov	sp, r7
 8002476:	bc80      	pop	{r7}
 8002478:	4770      	bx	lr

0800247a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800247a:	b480      	push	{r7}
 800247c:	b083      	sub	sp, #12
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
 8002482:	460b      	mov	r3, r1
 8002484:	807b      	strh	r3, [r7, #2]
 8002486:	4613      	mov	r3, r2
 8002488:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800248a:	787b      	ldrb	r3, [r7, #1]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d003      	beq.n	8002498 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002490:	887a      	ldrh	r2, [r7, #2]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002496:	e003      	b.n	80024a0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002498:	887b      	ldrh	r3, [r7, #2]
 800249a:	041a      	lsls	r2, r3, #16
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	611a      	str	r2, [r3, #16]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr
	...

080024ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e12b      	b.n	8002716 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d106      	bne.n	80024d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7ff fae2 	bl	8001a9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2224      	movs	r2, #36	; 0x24
 80024dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f022 0201 	bic.w	r2, r2, #1
 80024ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800250e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002510:	f002 ff30 	bl	8005374 <HAL_RCC_GetPCLK1Freq>
 8002514:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	4a81      	ldr	r2, [pc, #516]	; (8002720 <HAL_I2C_Init+0x274>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d807      	bhi.n	8002530 <HAL_I2C_Init+0x84>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	4a80      	ldr	r2, [pc, #512]	; (8002724 <HAL_I2C_Init+0x278>)
 8002524:	4293      	cmp	r3, r2
 8002526:	bf94      	ite	ls
 8002528:	2301      	movls	r3, #1
 800252a:	2300      	movhi	r3, #0
 800252c:	b2db      	uxtb	r3, r3
 800252e:	e006      	b.n	800253e <HAL_I2C_Init+0x92>
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	4a7d      	ldr	r2, [pc, #500]	; (8002728 <HAL_I2C_Init+0x27c>)
 8002534:	4293      	cmp	r3, r2
 8002536:	bf94      	ite	ls
 8002538:	2301      	movls	r3, #1
 800253a:	2300      	movhi	r3, #0
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e0e7      	b.n	8002716 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	4a78      	ldr	r2, [pc, #480]	; (800272c <HAL_I2C_Init+0x280>)
 800254a:	fba2 2303 	umull	r2, r3, r2, r3
 800254e:	0c9b      	lsrs	r3, r3, #18
 8002550:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	68ba      	ldr	r2, [r7, #8]
 8002562:	430a      	orrs	r2, r1
 8002564:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	6a1b      	ldr	r3, [r3, #32]
 800256c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	4a6a      	ldr	r2, [pc, #424]	; (8002720 <HAL_I2C_Init+0x274>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d802      	bhi.n	8002580 <HAL_I2C_Init+0xd4>
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	3301      	adds	r3, #1
 800257e:	e009      	b.n	8002594 <HAL_I2C_Init+0xe8>
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002586:	fb02 f303 	mul.w	r3, r2, r3
 800258a:	4a69      	ldr	r2, [pc, #420]	; (8002730 <HAL_I2C_Init+0x284>)
 800258c:	fba2 2303 	umull	r2, r3, r2, r3
 8002590:	099b      	lsrs	r3, r3, #6
 8002592:	3301      	adds	r3, #1
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6812      	ldr	r2, [r2, #0]
 8002598:	430b      	orrs	r3, r1
 800259a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	69db      	ldr	r3, [r3, #28]
 80025a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80025a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	495c      	ldr	r1, [pc, #368]	; (8002720 <HAL_I2C_Init+0x274>)
 80025b0:	428b      	cmp	r3, r1
 80025b2:	d819      	bhi.n	80025e8 <HAL_I2C_Init+0x13c>
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	1e59      	subs	r1, r3, #1
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	fbb1 f3f3 	udiv	r3, r1, r3
 80025c2:	1c59      	adds	r1, r3, #1
 80025c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80025c8:	400b      	ands	r3, r1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00a      	beq.n	80025e4 <HAL_I2C_Init+0x138>
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	1e59      	subs	r1, r3, #1
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80025dc:	3301      	adds	r3, #1
 80025de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025e2:	e051      	b.n	8002688 <HAL_I2C_Init+0x1dc>
 80025e4:	2304      	movs	r3, #4
 80025e6:	e04f      	b.n	8002688 <HAL_I2C_Init+0x1dc>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d111      	bne.n	8002614 <HAL_I2C_Init+0x168>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	1e58      	subs	r0, r3, #1
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6859      	ldr	r1, [r3, #4]
 80025f8:	460b      	mov	r3, r1
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	440b      	add	r3, r1
 80025fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002602:	3301      	adds	r3, #1
 8002604:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002608:	2b00      	cmp	r3, #0
 800260a:	bf0c      	ite	eq
 800260c:	2301      	moveq	r3, #1
 800260e:	2300      	movne	r3, #0
 8002610:	b2db      	uxtb	r3, r3
 8002612:	e012      	b.n	800263a <HAL_I2C_Init+0x18e>
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	1e58      	subs	r0, r3, #1
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6859      	ldr	r1, [r3, #4]
 800261c:	460b      	mov	r3, r1
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	440b      	add	r3, r1
 8002622:	0099      	lsls	r1, r3, #2
 8002624:	440b      	add	r3, r1
 8002626:	fbb0 f3f3 	udiv	r3, r0, r3
 800262a:	3301      	adds	r3, #1
 800262c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002630:	2b00      	cmp	r3, #0
 8002632:	bf0c      	ite	eq
 8002634:	2301      	moveq	r3, #1
 8002636:	2300      	movne	r3, #0
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <HAL_I2C_Init+0x196>
 800263e:	2301      	movs	r3, #1
 8002640:	e022      	b.n	8002688 <HAL_I2C_Init+0x1dc>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d10e      	bne.n	8002668 <HAL_I2C_Init+0x1bc>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	1e58      	subs	r0, r3, #1
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6859      	ldr	r1, [r3, #4]
 8002652:	460b      	mov	r3, r1
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	440b      	add	r3, r1
 8002658:	fbb0 f3f3 	udiv	r3, r0, r3
 800265c:	3301      	adds	r3, #1
 800265e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002662:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002666:	e00f      	b.n	8002688 <HAL_I2C_Init+0x1dc>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	1e58      	subs	r0, r3, #1
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6859      	ldr	r1, [r3, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	440b      	add	r3, r1
 8002676:	0099      	lsls	r1, r3, #2
 8002678:	440b      	add	r3, r1
 800267a:	fbb0 f3f3 	udiv	r3, r0, r3
 800267e:	3301      	adds	r3, #1
 8002680:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002684:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002688:	6879      	ldr	r1, [r7, #4]
 800268a:	6809      	ldr	r1, [r1, #0]
 800268c:	4313      	orrs	r3, r2
 800268e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	69da      	ldr	r2, [r3, #28]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	431a      	orrs	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	430a      	orrs	r2, r1
 80026aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80026b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6911      	ldr	r1, [r2, #16]
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	68d2      	ldr	r2, [r2, #12]
 80026c2:	4311      	orrs	r1, r2
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	6812      	ldr	r2, [r2, #0]
 80026c8:	430b      	orrs	r3, r1
 80026ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	695a      	ldr	r2, [r3, #20]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f042 0201 	orr.w	r2, r2, #1
 80026f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2220      	movs	r2, #32
 8002702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	000186a0 	.word	0x000186a0
 8002724:	001e847f 	.word	0x001e847f
 8002728:	003d08ff 	.word	0x003d08ff
 800272c:	431bde83 	.word	0x431bde83
 8002730:	10624dd3 	.word	0x10624dd3

08002734 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b088      	sub	sp, #32
 8002738:	af02      	add	r7, sp, #8
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	607a      	str	r2, [r7, #4]
 800273e:	461a      	mov	r2, r3
 8002740:	460b      	mov	r3, r1
 8002742:	817b      	strh	r3, [r7, #10]
 8002744:	4613      	mov	r3, r2
 8002746:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002748:	f7ff fb08 	bl	8001d5c <HAL_GetTick>
 800274c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b20      	cmp	r3, #32
 8002758:	f040 80e0 	bne.w	800291c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	2319      	movs	r3, #25
 8002762:	2201      	movs	r2, #1
 8002764:	4970      	ldr	r1, [pc, #448]	; (8002928 <HAL_I2C_Master_Transmit+0x1f4>)
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f002 f808 	bl	800477c <I2C_WaitOnFlagUntilTimeout>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002772:	2302      	movs	r3, #2
 8002774:	e0d3      	b.n	800291e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800277c:	2b01      	cmp	r3, #1
 800277e:	d101      	bne.n	8002784 <HAL_I2C_Master_Transmit+0x50>
 8002780:	2302      	movs	r3, #2
 8002782:	e0cc      	b.n	800291e <HAL_I2C_Master_Transmit+0x1ea>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	2b01      	cmp	r3, #1
 8002798:	d007      	beq.n	80027aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f042 0201 	orr.w	r2, r2, #1
 80027a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2221      	movs	r2, #33	; 0x21
 80027be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2210      	movs	r2, #16
 80027c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	893a      	ldrh	r2, [r7, #8]
 80027da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	4a50      	ldr	r2, [pc, #320]	; (800292c <HAL_I2C_Master_Transmit+0x1f8>)
 80027ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80027ec:	8979      	ldrh	r1, [r7, #10]
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	6a3a      	ldr	r2, [r7, #32]
 80027f2:	68f8      	ldr	r0, [r7, #12]
 80027f4:	f001 fdca 	bl	800438c <I2C_MasterRequestWrite>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e08d      	b.n	800291e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002802:	2300      	movs	r3, #0
 8002804:	613b      	str	r3, [r7, #16]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	613b      	str	r3, [r7, #16]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	613b      	str	r3, [r7, #16]
 8002816:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002818:	e066      	b.n	80028e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800281a:	697a      	ldr	r2, [r7, #20]
 800281c:	6a39      	ldr	r1, [r7, #32]
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f002 f882 	bl	8004928 <I2C_WaitOnTXEFlagUntilTimeout>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00d      	beq.n	8002846 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282e:	2b04      	cmp	r3, #4
 8002830:	d107      	bne.n	8002842 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002840:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e06b      	b.n	800291e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284a:	781a      	ldrb	r2, [r3, #0]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002856:	1c5a      	adds	r2, r3, #1
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002860:	b29b      	uxth	r3, r3
 8002862:	3b01      	subs	r3, #1
 8002864:	b29a      	uxth	r2, r3
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800286e:	3b01      	subs	r3, #1
 8002870:	b29a      	uxth	r2, r3
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	f003 0304 	and.w	r3, r3, #4
 8002880:	2b04      	cmp	r3, #4
 8002882:	d11b      	bne.n	80028bc <HAL_I2C_Master_Transmit+0x188>
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002888:	2b00      	cmp	r3, #0
 800288a:	d017      	beq.n	80028bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002890:	781a      	ldrb	r2, [r3, #0]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289c:	1c5a      	adds	r2, r3, #1
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	3b01      	subs	r3, #1
 80028aa:	b29a      	uxth	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028b4:	3b01      	subs	r3, #1
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028bc:	697a      	ldr	r2, [r7, #20]
 80028be:	6a39      	ldr	r1, [r7, #32]
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f002 f872 	bl	80049aa <I2C_WaitOnBTFFlagUntilTimeout>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00d      	beq.n	80028e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d0:	2b04      	cmp	r3, #4
 80028d2:	d107      	bne.n	80028e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e01a      	b.n	800291e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d194      	bne.n	800281a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2220      	movs	r2, #32
 8002904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002918:	2300      	movs	r3, #0
 800291a:	e000      	b.n	800291e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800291c:	2302      	movs	r3, #2
  }
}
 800291e:	4618      	mov	r0, r3
 8002920:	3718      	adds	r7, #24
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	00100002 	.word	0x00100002
 800292c:	ffff0000 	.word	0xffff0000

08002930 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b08c      	sub	sp, #48	; 0x30
 8002934:	af02      	add	r7, sp, #8
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	607a      	str	r2, [r7, #4]
 800293a:	461a      	mov	r2, r3
 800293c:	460b      	mov	r3, r1
 800293e:	817b      	strh	r3, [r7, #10]
 8002940:	4613      	mov	r3, r2
 8002942:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002944:	2300      	movs	r3, #0
 8002946:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002948:	f7ff fa08 	bl	8001d5c <HAL_GetTick>
 800294c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002954:	b2db      	uxtb	r3, r3
 8002956:	2b20      	cmp	r3, #32
 8002958:	f040 823f 	bne.w	8002dda <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800295c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295e:	9300      	str	r3, [sp, #0]
 8002960:	2319      	movs	r3, #25
 8002962:	2201      	movs	r2, #1
 8002964:	497f      	ldr	r1, [pc, #508]	; (8002b64 <HAL_I2C_Master_Receive+0x234>)
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f001 ff08 	bl	800477c <I2C_WaitOnFlagUntilTimeout>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002972:	2302      	movs	r3, #2
 8002974:	e232      	b.n	8002ddc <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800297c:	2b01      	cmp	r3, #1
 800297e:	d101      	bne.n	8002984 <HAL_I2C_Master_Receive+0x54>
 8002980:	2302      	movs	r3, #2
 8002982:	e22b      	b.n	8002ddc <HAL_I2C_Master_Receive+0x4ac>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	2b01      	cmp	r3, #1
 8002998:	d007      	beq.n	80029aa <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f042 0201 	orr.w	r2, r2, #1
 80029a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2222      	movs	r2, #34	; 0x22
 80029be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2210      	movs	r2, #16
 80029c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2200      	movs	r2, #0
 80029ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	893a      	ldrh	r2, [r7, #8]
 80029da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	4a5f      	ldr	r2, [pc, #380]	; (8002b68 <HAL_I2C_Master_Receive+0x238>)
 80029ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80029ec:	8979      	ldrh	r1, [r7, #10]
 80029ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f001 fd4c 	bl	8004490 <I2C_MasterRequestRead>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e1ec      	b.n	8002ddc <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d113      	bne.n	8002a32 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61fb      	str	r3, [r7, #28]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	61fb      	str	r3, [r7, #28]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	61fb      	str	r3, [r7, #28]
 8002a1e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	e1c0      	b.n	8002db4 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d11e      	bne.n	8002a78 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a48:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a4a:	b672      	cpsid	i
}
 8002a4c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a4e:	2300      	movs	r3, #0
 8002a50:	61bb      	str	r3, [r7, #24]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	61bb      	str	r3, [r7, #24]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	61bb      	str	r3, [r7, #24]
 8002a62:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a72:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002a74:	b662      	cpsie	i
}
 8002a76:	e035      	b.n	8002ae4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d11e      	bne.n	8002abe <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a8e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a90:	b672      	cpsid	i
}
 8002a92:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a94:	2300      	movs	r3, #0
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	617b      	str	r3, [r7, #20]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ab8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002aba:	b662      	cpsie	i
}
 8002abc:	e012      	b.n	8002ae4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002acc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ace:	2300      	movs	r3, #0
 8002ad0:	613b      	str	r3, [r7, #16]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	613b      	str	r3, [r7, #16]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	613b      	str	r3, [r7, #16]
 8002ae2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002ae4:	e166      	b.n	8002db4 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aea:	2b03      	cmp	r3, #3
 8002aec:	f200 811f 	bhi.w	8002d2e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d123      	bne.n	8002b40 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002afa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f001 ffc7 	bl	8004a90 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e167      	b.n	8002ddc <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	691a      	ldr	r2, [r3, #16]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b1e:	1c5a      	adds	r2, r3, #1
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	3b01      	subs	r3, #1
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b3e:	e139      	b.n	8002db4 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d152      	bne.n	8002bee <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4a:	9300      	str	r3, [sp, #0]
 8002b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b4e:	2200      	movs	r2, #0
 8002b50:	4906      	ldr	r1, [pc, #24]	; (8002b6c <HAL_I2C_Master_Receive+0x23c>)
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f001 fe12 	bl	800477c <I2C_WaitOnFlagUntilTimeout>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d008      	beq.n	8002b70 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e13c      	b.n	8002ddc <HAL_I2C_Master_Receive+0x4ac>
 8002b62:	bf00      	nop
 8002b64:	00100002 	.word	0x00100002
 8002b68:	ffff0000 	.word	0xffff0000
 8002b6c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002b70:	b672      	cpsid	i
}
 8002b72:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	691a      	ldr	r2, [r3, #16]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8e:	b2d2      	uxtb	r2, r2
 8002b90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b96:	1c5a      	adds	r2, r3, #1
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	b29a      	uxth	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002bb6:	b662      	cpsie	i
}
 8002bb8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	691a      	ldr	r2, [r3, #16]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bcc:	1c5a      	adds	r2, r3, #1
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	3b01      	subs	r3, #1
 8002be6:	b29a      	uxth	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002bec:	e0e2      	b.n	8002db4 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	497b      	ldr	r1, [pc, #492]	; (8002de4 <HAL_I2C_Master_Receive+0x4b4>)
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f001 fdbf 	bl	800477c <I2C_WaitOnFlagUntilTimeout>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e0e9      	b.n	8002ddc <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c16:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c18:	b672      	cpsid	i
}
 8002c1a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	691a      	ldr	r2, [r3, #16]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c26:	b2d2      	uxtb	r2, r2
 8002c28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2e:	1c5a      	adds	r2, r3, #1
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	3b01      	subs	r3, #1
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002c4e:	4b66      	ldr	r3, [pc, #408]	; (8002de8 <HAL_I2C_Master_Receive+0x4b8>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	08db      	lsrs	r3, r3, #3
 8002c54:	4a65      	ldr	r2, [pc, #404]	; (8002dec <HAL_I2C_Master_Receive+0x4bc>)
 8002c56:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5a:	0a1a      	lsrs	r2, r3, #8
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	4413      	add	r3, r2
 8002c62:	00da      	lsls	r2, r3, #3
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002c68:	6a3b      	ldr	r3, [r7, #32]
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002c6e:	6a3b      	ldr	r3, [r7, #32]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d118      	bne.n	8002ca6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2200      	movs	r2, #0
 8002c78:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2220      	movs	r2, #32
 8002c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8e:	f043 0220 	orr.w	r2, r3, #32
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002c96:	b662      	cpsie	i
}
 8002c98:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e09a      	b.n	8002ddc <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b04      	cmp	r3, #4
 8002cb2:	d1d9      	bne.n	8002c68 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	691a      	ldr	r2, [r3, #16]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cce:	b2d2      	uxtb	r2, r2
 8002cd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd6:	1c5a      	adds	r2, r3, #1
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	b29a      	uxth	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002cf6:	b662      	cpsie	i
}
 8002cf8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	691a      	ldr	r2, [r3, #16]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d04:	b2d2      	uxtb	r2, r2
 8002d06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0c:	1c5a      	adds	r2, r3, #1
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d16:	3b01      	subs	r3, #1
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	3b01      	subs	r3, #1
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d2c:	e042      	b.n	8002db4 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f001 feac 	bl	8004a90 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e04c      	b.n	8002ddc <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	691a      	ldr	r2, [r3, #16]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4c:	b2d2      	uxtb	r2, r2
 8002d4e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d54:	1c5a      	adds	r2, r3, #1
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	b29a      	uxth	r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	695b      	ldr	r3, [r3, #20]
 8002d7a:	f003 0304 	and.w	r3, r3, #4
 8002d7e:	2b04      	cmp	r3, #4
 8002d80:	d118      	bne.n	8002db4 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	691a      	ldr	r2, [r3, #16]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8c:	b2d2      	uxtb	r2, r2
 8002d8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d94:	1c5a      	adds	r2, r3, #1
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	b29a      	uxth	r2, r3
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	3b01      	subs	r3, #1
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f47f ae94 	bne.w	8002ae6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2220      	movs	r2, #32
 8002dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	e000      	b.n	8002ddc <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8002dda:	2302      	movs	r3, #2
  }
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3728      	adds	r7, #40	; 0x28
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	00010004 	.word	0x00010004
 8002de8:	20000020 	.word	0x20000020
 8002dec:	14f8b589 	.word	0x14f8b589

08002df0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b088      	sub	sp, #32
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e08:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e10:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e18:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002e1a:	7bfb      	ldrb	r3, [r7, #15]
 8002e1c:	2b10      	cmp	r3, #16
 8002e1e:	d003      	beq.n	8002e28 <HAL_I2C_EV_IRQHandler+0x38>
 8002e20:	7bfb      	ldrb	r3, [r7, #15]
 8002e22:	2b40      	cmp	r3, #64	; 0x40
 8002e24:	f040 80c1 	bne.w	8002faa <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10d      	bne.n	8002e5e <HAL_I2C_EV_IRQHandler+0x6e>
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002e48:	d003      	beq.n	8002e52 <HAL_I2C_EV_IRQHandler+0x62>
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002e50:	d101      	bne.n	8002e56 <HAL_I2C_EV_IRQHandler+0x66>
 8002e52:	2301      	movs	r3, #1
 8002e54:	e000      	b.n	8002e58 <HAL_I2C_EV_IRQHandler+0x68>
 8002e56:	2300      	movs	r3, #0
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	f000 8132 	beq.w	80030c2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	f003 0301 	and.w	r3, r3, #1
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00c      	beq.n	8002e82 <HAL_I2C_EV_IRQHandler+0x92>
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	0a5b      	lsrs	r3, r3, #9
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d006      	beq.n	8002e82 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f001 fe8f 	bl	8004b98 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 fcd5 	bl	800382a <I2C_Master_SB>
 8002e80:	e092      	b.n	8002fa8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	08db      	lsrs	r3, r3, #3
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d009      	beq.n	8002ea2 <HAL_I2C_EV_IRQHandler+0xb2>
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	0a5b      	lsrs	r3, r3, #9
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 fd4a 	bl	8003934 <I2C_Master_ADD10>
 8002ea0:	e082      	b.n	8002fa8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	085b      	lsrs	r3, r3, #1
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d009      	beq.n	8002ec2 <HAL_I2C_EV_IRQHandler+0xd2>
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	0a5b      	lsrs	r3, r3, #9
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 fd63 	bl	8003986 <I2C_Master_ADDR>
 8002ec0:	e072      	b.n	8002fa8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	089b      	lsrs	r3, r3, #2
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d03b      	beq.n	8002f46 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ed8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002edc:	f000 80f3 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	09db      	lsrs	r3, r3, #7
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00f      	beq.n	8002f0c <HAL_I2C_EV_IRQHandler+0x11c>
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	0a9b      	lsrs	r3, r3, #10
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d009      	beq.n	8002f0c <HAL_I2C_EV_IRQHandler+0x11c>
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	089b      	lsrs	r3, r3, #2
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d103      	bne.n	8002f0c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 f94f 	bl	80031a8 <I2C_MasterTransmit_TXE>
 8002f0a:	e04d      	b.n	8002fa8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	089b      	lsrs	r3, r3, #2
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 80d6 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	0a5b      	lsrs	r3, r3, #9
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	f000 80cf 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002f28:	7bbb      	ldrb	r3, [r7, #14]
 8002f2a:	2b21      	cmp	r3, #33	; 0x21
 8002f2c:	d103      	bne.n	8002f36 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 f9d6 	bl	80032e0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f34:	e0c7      	b.n	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	2b40      	cmp	r3, #64	; 0x40
 8002f3a:	f040 80c4 	bne.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 fa44 	bl	80033cc <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f44:	e0bf      	b.n	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f54:	f000 80b7 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	099b      	lsrs	r3, r3, #6
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00f      	beq.n	8002f84 <HAL_I2C_EV_IRQHandler+0x194>
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	0a9b      	lsrs	r3, r3, #10
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d009      	beq.n	8002f84 <HAL_I2C_EV_IRQHandler+0x194>
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	089b      	lsrs	r3, r3, #2
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d103      	bne.n	8002f84 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 fab9 	bl	80034f4 <I2C_MasterReceive_RXNE>
 8002f82:	e011      	b.n	8002fa8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	089b      	lsrs	r3, r3, #2
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 809a 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	0a5b      	lsrs	r3, r3, #9
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f000 8093 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 fb58 	bl	8003656 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fa6:	e08e      	b.n	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002fa8:	e08d      	b.n	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d004      	beq.n	8002fbc <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	61fb      	str	r3, [r7, #28]
 8002fba:	e007      	b.n	8002fcc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	085b      	lsrs	r3, r3, #1
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d012      	beq.n	8002ffe <HAL_I2C_EV_IRQHandler+0x20e>
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	0a5b      	lsrs	r3, r3, #9
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d00c      	beq.n	8002ffe <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d003      	beq.n	8002ff4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002ff4:	69b9      	ldr	r1, [r7, #24]
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 ff1c 	bl	8003e34 <I2C_Slave_ADDR>
 8002ffc:	e066      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	091b      	lsrs	r3, r3, #4
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b00      	cmp	r3, #0
 8003008:	d009      	beq.n	800301e <HAL_I2C_EV_IRQHandler+0x22e>
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	0a5b      	lsrs	r3, r3, #9
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 ff56 	bl	8003ec8 <I2C_Slave_STOPF>
 800301c:	e056      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800301e:	7bbb      	ldrb	r3, [r7, #14]
 8003020:	2b21      	cmp	r3, #33	; 0x21
 8003022:	d002      	beq.n	800302a <HAL_I2C_EV_IRQHandler+0x23a>
 8003024:	7bbb      	ldrb	r3, [r7, #14]
 8003026:	2b29      	cmp	r3, #41	; 0x29
 8003028:	d125      	bne.n	8003076 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	09db      	lsrs	r3, r3, #7
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00f      	beq.n	8003056 <HAL_I2C_EV_IRQHandler+0x266>
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	0a9b      	lsrs	r3, r3, #10
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d009      	beq.n	8003056 <HAL_I2C_EV_IRQHandler+0x266>
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	089b      	lsrs	r3, r3, #2
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	d103      	bne.n	8003056 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 fe34 	bl	8003cbc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003054:	e039      	b.n	80030ca <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	089b      	lsrs	r3, r3, #2
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	d033      	beq.n	80030ca <HAL_I2C_EV_IRQHandler+0x2da>
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	0a5b      	lsrs	r3, r3, #9
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	2b00      	cmp	r3, #0
 800306c:	d02d      	beq.n	80030ca <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 fe61 	bl	8003d36 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003074:	e029      	b.n	80030ca <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	099b      	lsrs	r3, r3, #6
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00f      	beq.n	80030a2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	0a9b      	lsrs	r3, r3, #10
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d009      	beq.n	80030a2 <HAL_I2C_EV_IRQHandler+0x2b2>
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	089b      	lsrs	r3, r3, #2
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d103      	bne.n	80030a2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 fe6b 	bl	8003d76 <I2C_SlaveReceive_RXNE>
 80030a0:	e014      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	089b      	lsrs	r3, r3, #2
 80030a6:	f003 0301 	and.w	r3, r3, #1
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d00e      	beq.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	0a5b      	lsrs	r3, r3, #9
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d008      	beq.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 fe99 	bl	8003df2 <I2C_SlaveReceive_BTF>
 80030c0:	e004      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80030c2:	bf00      	nop
 80030c4:	e002      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030c6:	bf00      	nop
 80030c8:	e000      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030ca:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80030cc:	3720      	adds	r7, #32
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80030d2:	b480      	push	{r7}
 80030d4:	b083      	sub	sp, #12
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	bc80      	pop	{r7}
 80030e2:	4770      	bx	lr

080030e4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr

080030f6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80030fe:	bf00      	nop
 8003100:	370c      	adds	r7, #12
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr

08003108 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr

0800311a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
 8003122:	460b      	mov	r3, r1
 8003124:	70fb      	strb	r3, [r7, #3]
 8003126:	4613      	mov	r3, r2
 8003128:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr

08003134 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800313c:	bf00      	nop
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	bc80      	pop	{r7}
 8003144:	4770      	bx	lr

08003146 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003146:	b480      	push	{r7}
 8003148:	b083      	sub	sp, #12
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800314e:	bf00      	nop
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	bc80      	pop	{r7}
 8003168:	4770      	bx	lr

0800316a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800316a:	b480      	push	{r7}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003172:	bf00      	nop
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	bc80      	pop	{r7}
 800317a:	4770      	bx	lr

0800317c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	bc80      	pop	{r7}
 800318c:	4770      	bx	lr

0800318e <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800319c:	b2db      	uxtb	r3, r3
}
 800319e:	4618      	mov	r0, r3
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bc80      	pop	{r7}
 80031a6:	4770      	bx	lr

080031a8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031b6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031be:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d150      	bne.n	8003270 <I2C_MasterTransmit_TXE+0xc8>
 80031ce:	7bfb      	ldrb	r3, [r7, #15]
 80031d0:	2b21      	cmp	r3, #33	; 0x21
 80031d2:	d14d      	bne.n	8003270 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	2b08      	cmp	r3, #8
 80031d8:	d01d      	beq.n	8003216 <I2C_MasterTransmit_TXE+0x6e>
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	2b20      	cmp	r3, #32
 80031de:	d01a      	beq.n	8003216 <I2C_MasterTransmit_TXE+0x6e>
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031e6:	d016      	beq.n	8003216 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80031f6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2211      	movs	r2, #17
 80031fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2220      	movs	r2, #32
 800320a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f7ff ff5f 	bl	80030d2 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003214:	e060      	b.n	80032d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	685a      	ldr	r2, [r3, #4]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003224:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003234:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2220      	movs	r2, #32
 8003240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b40      	cmp	r3, #64	; 0x40
 800324e:	d107      	bne.n	8003260 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f7ff ff74 	bl	8003146 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800325e:	e03b      	b.n	80032d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f7ff ff32 	bl	80030d2 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800326e:	e033      	b.n	80032d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	2b21      	cmp	r3, #33	; 0x21
 8003274:	d005      	beq.n	8003282 <I2C_MasterTransmit_TXE+0xda>
 8003276:	7bbb      	ldrb	r3, [r7, #14]
 8003278:	2b40      	cmp	r3, #64	; 0x40
 800327a:	d12d      	bne.n	80032d8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800327c:	7bfb      	ldrb	r3, [r7, #15]
 800327e:	2b22      	cmp	r3, #34	; 0x22
 8003280:	d12a      	bne.n	80032d8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003286:	b29b      	uxth	r3, r3
 8003288:	2b00      	cmp	r3, #0
 800328a:	d108      	bne.n	800329e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800329a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800329c:	e01c      	b.n	80032d8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b40      	cmp	r3, #64	; 0x40
 80032a8:	d103      	bne.n	80032b2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f88e 	bl	80033cc <I2C_MemoryTransmit_TXE_BTF>
}
 80032b0:	e012      	b.n	80032d8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b6:	781a      	ldrb	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	3b01      	subs	r3, #1
 80032d0:	b29a      	uxth	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80032d6:	e7ff      	b.n	80032d8 <I2C_MasterTransmit_TXE+0x130>
 80032d8:	bf00      	nop
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ec:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b21      	cmp	r3, #33	; 0x21
 80032f8:	d164      	bne.n	80033c4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032fe:	b29b      	uxth	r3, r3
 8003300:	2b00      	cmp	r3, #0
 8003302:	d012      	beq.n	800332a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003308:	781a      	ldrb	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003314:	1c5a      	adds	r2, r3, #1
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800331e:	b29b      	uxth	r3, r3
 8003320:	3b01      	subs	r3, #1
 8003322:	b29a      	uxth	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003328:	e04c      	b.n	80033c4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2b08      	cmp	r3, #8
 800332e:	d01d      	beq.n	800336c <I2C_MasterTransmit_BTF+0x8c>
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2b20      	cmp	r3, #32
 8003334:	d01a      	beq.n	800336c <I2C_MasterTransmit_BTF+0x8c>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800333c:	d016      	beq.n	800336c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800334c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2211      	movs	r2, #17
 8003352:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2220      	movs	r2, #32
 8003360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f7ff feb4 	bl	80030d2 <HAL_I2C_MasterTxCpltCallback>
}
 800336a:	e02b      	b.n	80033c4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800337a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800338a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2220      	movs	r2, #32
 8003396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b40      	cmp	r3, #64	; 0x40
 80033a4:	d107      	bne.n	80033b6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7ff fec9 	bl	8003146 <HAL_I2C_MemTxCpltCallback>
}
 80033b4:	e006      	b.n	80033c4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f7ff fe87 	bl	80030d2 <HAL_I2C_MasterTxCpltCallback>
}
 80033c4:	bf00      	nop
 80033c6:	3710      	adds	r7, #16
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033da:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d11d      	bne.n	8003420 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d10b      	bne.n	8003404 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033fc:	1c9a      	adds	r2, r3, #2
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003402:	e073      	b.n	80034ec <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003408:	b29b      	uxth	r3, r3
 800340a:	121b      	asrs	r3, r3, #8
 800340c:	b2da      	uxtb	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003418:	1c5a      	adds	r2, r3, #1
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800341e:	e065      	b.n	80034ec <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003424:	2b01      	cmp	r3, #1
 8003426:	d10b      	bne.n	8003440 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800342c:	b2da      	uxtb	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003438:	1c5a      	adds	r2, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800343e:	e055      	b.n	80034ec <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003444:	2b02      	cmp	r3, #2
 8003446:	d151      	bne.n	80034ec <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003448:	7bfb      	ldrb	r3, [r7, #15]
 800344a:	2b22      	cmp	r3, #34	; 0x22
 800344c:	d10d      	bne.n	800346a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800345c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003462:	1c5a      	adds	r2, r3, #1
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003468:	e040      	b.n	80034ec <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346e:	b29b      	uxth	r3, r3
 8003470:	2b00      	cmp	r3, #0
 8003472:	d015      	beq.n	80034a0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003474:	7bfb      	ldrb	r3, [r7, #15]
 8003476:	2b21      	cmp	r3, #33	; 0x21
 8003478:	d112      	bne.n	80034a0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347e:	781a      	ldrb	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348a:	1c5a      	adds	r2, r3, #1
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003494:	b29b      	uxth	r3, r3
 8003496:	3b01      	subs	r3, #1
 8003498:	b29a      	uxth	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800349e:	e025      	b.n	80034ec <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d120      	bne.n	80034ec <I2C_MemoryTransmit_TXE_BTF+0x120>
 80034aa:	7bfb      	ldrb	r3, [r7, #15]
 80034ac:	2b21      	cmp	r3, #33	; 0x21
 80034ae:	d11d      	bne.n	80034ec <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80034be:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ce:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2220      	movs	r2, #32
 80034da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f7ff fe2d 	bl	8003146 <HAL_I2C_MemTxCpltCallback>
}
 80034ec:	bf00      	nop
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003502:	b2db      	uxtb	r3, r3
 8003504:	2b22      	cmp	r3, #34	; 0x22
 8003506:	f040 80a2 	bne.w	800364e <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800350e:	b29b      	uxth	r3, r3
 8003510:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2b03      	cmp	r3, #3
 8003516:	d921      	bls.n	800355c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691a      	ldr	r2, [r3, #16]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003522:	b2d2      	uxtb	r2, r2
 8003524:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352a:	1c5a      	adds	r2, r3, #1
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003534:	b29b      	uxth	r3, r3
 8003536:	3b01      	subs	r3, #1
 8003538:	b29a      	uxth	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003542:	b29b      	uxth	r3, r3
 8003544:	2b03      	cmp	r3, #3
 8003546:	f040 8082 	bne.w	800364e <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003558:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800355a:	e078      	b.n	800364e <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003560:	2b02      	cmp	r3, #2
 8003562:	d074      	beq.n	800364e <I2C_MasterReceive_RXNE+0x15a>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d002      	beq.n	8003570 <I2C_MasterReceive_RXNE+0x7c>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d16e      	bne.n	800364e <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f001 fa5b 	bl	8004a2c <I2C_WaitOnSTOPRequestThroughIT>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d142      	bne.n	8003602 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800358a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	685a      	ldr	r2, [r3, #4]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800359a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	691a      	ldr	r2, [r3, #16]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ae:	1c5a      	adds	r2, r3, #1
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	3b01      	subs	r3, #1
 80035bc:	b29a      	uxth	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2220      	movs	r2, #32
 80035c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b40      	cmp	r3, #64	; 0x40
 80035d4:	d10a      	bne.n	80035ec <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f7ff fdb7 	bl	8003158 <HAL_I2C_MemRxCpltCallback>
}
 80035ea:	e030      	b.n	800364e <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2212      	movs	r2, #18
 80035f8:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f7ff fd72 	bl	80030e4 <HAL_I2C_MasterRxCpltCallback>
}
 8003600:	e025      	b.n	800364e <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003610:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	691a      	ldr	r2, [r3, #16]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361c:	b2d2      	uxtb	r2, r2
 800361e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003624:	1c5a      	adds	r2, r3, #1
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800362e:	b29b      	uxth	r3, r3
 8003630:	3b01      	subs	r3, #1
 8003632:	b29a      	uxth	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2220      	movs	r2, #32
 800363c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f7ff fd8e 	bl	800316a <HAL_I2C_ErrorCallback>
}
 800364e:	bf00      	nop
 8003650:	3710      	adds	r7, #16
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b084      	sub	sp, #16
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003662:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003668:	b29b      	uxth	r3, r3
 800366a:	2b04      	cmp	r3, #4
 800366c:	d11b      	bne.n	80036a6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800367c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	691a      	ldr	r2, [r3, #16]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003688:	b2d2      	uxtb	r2, r2
 800368a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800369a:	b29b      	uxth	r3, r3
 800369c:	3b01      	subs	r3, #1
 800369e:	b29a      	uxth	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80036a4:	e0bd      	b.n	8003822 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	2b03      	cmp	r3, #3
 80036ae:	d129      	bne.n	8003704 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036be:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b04      	cmp	r3, #4
 80036c4:	d00a      	beq.n	80036dc <I2C_MasterReceive_BTF+0x86>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d007      	beq.n	80036dc <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036da:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	691a      	ldr	r2, [r3, #16]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ee:	1c5a      	adds	r2, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	3b01      	subs	r3, #1
 80036fc:	b29a      	uxth	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003702:	e08e      	b.n	8003822 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003708:	b29b      	uxth	r3, r3
 800370a:	2b02      	cmp	r3, #2
 800370c:	d176      	bne.n	80037fc <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2b01      	cmp	r3, #1
 8003712:	d002      	beq.n	800371a <I2C_MasterReceive_BTF+0xc4>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2b10      	cmp	r3, #16
 8003718:	d108      	bne.n	800372c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003728:	601a      	str	r2, [r3, #0]
 800372a:	e019      	b.n	8003760 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2b04      	cmp	r3, #4
 8003730:	d002      	beq.n	8003738 <I2C_MasterReceive_BTF+0xe2>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2b02      	cmp	r3, #2
 8003736:	d108      	bne.n	800374a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003746:	601a      	str	r2, [r3, #0]
 8003748:	e00a      	b.n	8003760 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2b10      	cmp	r3, #16
 800374e:	d007      	beq.n	8003760 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800375e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	691a      	ldr	r2, [r3, #16]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003772:	1c5a      	adds	r2, r3, #1
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800377c:	b29b      	uxth	r3, r3
 800377e:	3b01      	subs	r3, #1
 8003780:	b29a      	uxth	r2, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	691a      	ldr	r2, [r3, #16]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003790:	b2d2      	uxtb	r2, r2
 8003792:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003798:	1c5a      	adds	r2, r3, #1
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	3b01      	subs	r3, #1
 80037a6:	b29a      	uxth	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80037ba:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2220      	movs	r2, #32
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2b40      	cmp	r3, #64	; 0x40
 80037ce:	d10a      	bne.n	80037e6 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7ff fcba 	bl	8003158 <HAL_I2C_MemRxCpltCallback>
}
 80037e4:	e01d      	b.n	8003822 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2212      	movs	r2, #18
 80037f2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f7ff fc75 	bl	80030e4 <HAL_I2C_MasterRxCpltCallback>
}
 80037fa:	e012      	b.n	8003822 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	691a      	ldr	r2, [r3, #16]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003806:	b2d2      	uxtb	r2, r2
 8003808:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380e:	1c5a      	adds	r2, r3, #1
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003818:	b29b      	uxth	r3, r3
 800381a:	3b01      	subs	r3, #1
 800381c:	b29a      	uxth	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003822:	bf00      	nop
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800382a:	b480      	push	{r7}
 800382c:	b083      	sub	sp, #12
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b40      	cmp	r3, #64	; 0x40
 800383c:	d117      	bne.n	800386e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003842:	2b00      	cmp	r3, #0
 8003844:	d109      	bne.n	800385a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800384a:	b2db      	uxtb	r3, r3
 800384c:	461a      	mov	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003856:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003858:	e067      	b.n	800392a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385e:	b2db      	uxtb	r3, r3
 8003860:	f043 0301 	orr.w	r3, r3, #1
 8003864:	b2da      	uxtb	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	611a      	str	r2, [r3, #16]
}
 800386c:	e05d      	b.n	800392a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003876:	d133      	bne.n	80038e0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b21      	cmp	r3, #33	; 0x21
 8003882:	d109      	bne.n	8003898 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003888:	b2db      	uxtb	r3, r3
 800388a:	461a      	mov	r2, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003894:	611a      	str	r2, [r3, #16]
 8003896:	e008      	b.n	80038aa <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800389c:	b2db      	uxtb	r3, r3
 800389e:	f043 0301 	orr.w	r3, r3, #1
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d004      	beq.n	80038bc <I2C_Master_SB+0x92>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d108      	bne.n	80038ce <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d032      	beq.n	800392a <I2C_Master_SB+0x100>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d02d      	beq.n	800392a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038dc:	605a      	str	r2, [r3, #4]
}
 80038de:	e024      	b.n	800392a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d10e      	bne.n	8003906 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	11db      	asrs	r3, r3, #7
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	f003 0306 	and.w	r3, r3, #6
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	f063 030f 	orn	r3, r3, #15
 80038fc:	b2da      	uxtb	r2, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	611a      	str	r2, [r3, #16]
}
 8003904:	e011      	b.n	800392a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800390a:	2b01      	cmp	r3, #1
 800390c:	d10d      	bne.n	800392a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003912:	b29b      	uxth	r3, r3
 8003914:	11db      	asrs	r3, r3, #7
 8003916:	b2db      	uxtb	r3, r3
 8003918:	f003 0306 	and.w	r3, r3, #6
 800391c:	b2db      	uxtb	r3, r3
 800391e:	f063 030e 	orn	r3, r3, #14
 8003922:	b2da      	uxtb	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	611a      	str	r2, [r3, #16]
}
 800392a:	bf00      	nop
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	bc80      	pop	{r7}
 8003932:	4770      	bx	lr

08003934 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003940:	b2da      	uxtb	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800394c:	2b00      	cmp	r3, #0
 800394e:	d004      	beq.n	800395a <I2C_Master_ADD10+0x26>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003956:	2b00      	cmp	r3, #0
 8003958:	d108      	bne.n	800396c <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00c      	beq.n	800397c <I2C_Master_ADD10+0x48>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003968:	2b00      	cmp	r3, #0
 800396a:	d007      	beq.n	800397c <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	685a      	ldr	r2, [r3, #4]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800397a:	605a      	str	r2, [r3, #4]
  }
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	bc80      	pop	{r7}
 8003984:	4770      	bx	lr

08003986 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003986:	b480      	push	{r7}
 8003988:	b091      	sub	sp, #68	; 0x44
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003994:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800399c:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a2:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b22      	cmp	r3, #34	; 0x22
 80039ae:	f040 8174 	bne.w	8003c9a <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10f      	bne.n	80039da <I2C_Master_ADDR+0x54>
 80039ba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80039be:	2b40      	cmp	r3, #64	; 0x40
 80039c0:	d10b      	bne.n	80039da <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039c2:	2300      	movs	r3, #0
 80039c4:	633b      	str	r3, [r7, #48]	; 0x30
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	633b      	str	r3, [r7, #48]	; 0x30
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	633b      	str	r3, [r7, #48]	; 0x30
 80039d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d8:	e16b      	b.n	8003cb2 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d11d      	bne.n	8003a1e <I2C_Master_ADDR+0x98>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80039ea:	d118      	bne.n	8003a1e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ec:	2300      	movs	r3, #0
 80039ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a10:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a16:	1c5a      	adds	r2, r3, #1
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	651a      	str	r2, [r3, #80]	; 0x50
 8003a1c:	e149      	b.n	8003cb2 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d113      	bne.n	8003a50 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a28:	2300      	movs	r3, #0
 8003a2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	e120      	b.n	8003c92 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	f040 808a 	bne.w	8003b70 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a5e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a62:	d137      	bne.n	8003ad4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a72:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a82:	d113      	bne.n	8003aac <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a92:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a94:	2300      	movs	r3, #0
 8003a96:	627b      	str	r3, [r7, #36]	; 0x24
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	627b      	str	r3, [r7, #36]	; 0x24
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	627b      	str	r3, [r7, #36]	; 0x24
 8003aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aaa:	e0f2      	b.n	8003c92 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aac:	2300      	movs	r3, #0
 8003aae:	623b      	str	r3, [r7, #32]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	623b      	str	r3, [r7, #32]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	623b      	str	r3, [r7, #32]
 8003ac0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ad0:	601a      	str	r2, [r3, #0]
 8003ad2:	e0de      	b.n	8003c92 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d02e      	beq.n	8003b38 <I2C_Master_ADDR+0x1b2>
 8003ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003adc:	2b20      	cmp	r3, #32
 8003ade:	d02b      	beq.n	8003b38 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003ae0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ae2:	2b12      	cmp	r3, #18
 8003ae4:	d102      	bne.n	8003aec <I2C_Master_ADDR+0x166>
 8003ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d125      	bne.n	8003b38 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aee:	2b04      	cmp	r3, #4
 8003af0:	d00e      	beq.n	8003b10 <I2C_Master_ADDR+0x18a>
 8003af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d00b      	beq.n	8003b10 <I2C_Master_ADDR+0x18a>
 8003af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003afa:	2b10      	cmp	r3, #16
 8003afc:	d008      	beq.n	8003b10 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b0c:	601a      	str	r2, [r3, #0]
 8003b0e:	e007      	b.n	8003b20 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b1e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b20:	2300      	movs	r3, #0
 8003b22:	61fb      	str	r3, [r7, #28]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	61fb      	str	r3, [r7, #28]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	61fb      	str	r3, [r7, #28]
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	e0ac      	b.n	8003c92 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b46:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b48:	2300      	movs	r3, #0
 8003b4a:	61bb      	str	r3, [r7, #24]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	61bb      	str	r3, [r7, #24]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	61bb      	str	r3, [r7, #24]
 8003b5c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b6c:	601a      	str	r2, [r3, #0]
 8003b6e:	e090      	b.n	8003c92 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d158      	bne.n	8003c2c <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b7c:	2b04      	cmp	r3, #4
 8003b7e:	d021      	beq.n	8003bc4 <I2C_Master_ADDR+0x23e>
 8003b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d01e      	beq.n	8003bc4 <I2C_Master_ADDR+0x23e>
 8003b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b88:	2b10      	cmp	r3, #16
 8003b8a:	d01b      	beq.n	8003bc4 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b9a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	617b      	str	r3, [r7, #20]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	617b      	str	r3, [r7, #20]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	617b      	str	r3, [r7, #20]
 8003bb0:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bc0:	601a      	str	r2, [r3, #0]
 8003bc2:	e012      	b.n	8003bea <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003bd2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	613b      	str	r3, [r7, #16]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	613b      	str	r3, [r7, #16]
 8003be8:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bf4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bf8:	d14b      	bne.n	8003c92 <I2C_Master_ADDR+0x30c>
 8003bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bfc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003c00:	d00b      	beq.n	8003c1a <I2C_Master_ADDR+0x294>
 8003c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d008      	beq.n	8003c1a <I2C_Master_ADDR+0x294>
 8003c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c0a:	2b08      	cmp	r3, #8
 8003c0c:	d005      	beq.n	8003c1a <I2C_Master_ADDR+0x294>
 8003c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c10:	2b10      	cmp	r3, #16
 8003c12:	d002      	beq.n	8003c1a <I2C_Master_ADDR+0x294>
 8003c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c16:	2b20      	cmp	r3, #32
 8003c18:	d13b      	bne.n	8003c92 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c28:	605a      	str	r2, [r3, #4]
 8003c2a:	e032      	b.n	8003c92 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c3a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c4a:	d117      	bne.n	8003c7c <I2C_Master_ADDR+0x2f6>
 8003c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c4e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003c52:	d00b      	beq.n	8003c6c <I2C_Master_ADDR+0x2e6>
 8003c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d008      	beq.n	8003c6c <I2C_Master_ADDR+0x2e6>
 8003c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c5c:	2b08      	cmp	r3, #8
 8003c5e:	d005      	beq.n	8003c6c <I2C_Master_ADDR+0x2e6>
 8003c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c62:	2b10      	cmp	r3, #16
 8003c64:	d002      	beq.n	8003c6c <I2C_Master_ADDR+0x2e6>
 8003c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c68:	2b20      	cmp	r3, #32
 8003c6a:	d107      	bne.n	8003c7c <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c7a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	60fb      	str	r3, [r7, #12]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	60fb      	str	r3, [r7, #12]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	60fb      	str	r3, [r7, #12]
 8003c90:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003c98:	e00b      	b.n	8003cb2 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	60bb      	str	r3, [r7, #8]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	60bb      	str	r3, [r7, #8]
 8003cae:	68bb      	ldr	r3, [r7, #8]
}
 8003cb0:	e7ff      	b.n	8003cb2 <I2C_Master_ADDR+0x32c>
 8003cb2:	bf00      	nop
 8003cb4:	3744      	adds	r7, #68	; 0x44
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bc80      	pop	{r7}
 8003cba:	4770      	bx	lr

08003cbc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cca:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d02b      	beq.n	8003d2e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cda:	781a      	ldrb	r2, [r3, #0]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce6:	1c5a      	adds	r2, r3, #1
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cfe:	b29b      	uxth	r3, r3
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d114      	bne.n	8003d2e <I2C_SlaveTransmit_TXE+0x72>
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
 8003d06:	2b29      	cmp	r3, #41	; 0x29
 8003d08:	d111      	bne.n	8003d2e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	685a      	ldr	r2, [r3, #4]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d18:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2221      	movs	r2, #33	; 0x21
 8003d1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2228      	movs	r2, #40	; 0x28
 8003d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f7ff f9e4 	bl	80030f6 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003d2e:	bf00      	nop
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003d36:	b480      	push	{r7}
 8003d38:	b083      	sub	sp, #12
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d011      	beq.n	8003d6c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4c:	781a      	ldrb	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d58:	1c5a      	adds	r2, r3, #1
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	3b01      	subs	r3, #1
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr

08003d76 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b084      	sub	sp, #16
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d84:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d02c      	beq.n	8003dea <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	691a      	ldr	r2, [r3, #16]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9a:	b2d2      	uxtb	r2, r2
 8003d9c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da2:	1c5a      	adds	r2, r3, #1
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d114      	bne.n	8003dea <I2C_SlaveReceive_RXNE+0x74>
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
 8003dc2:	2b2a      	cmp	r3, #42	; 0x2a
 8003dc4:	d111      	bne.n	8003dea <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dd4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2222      	movs	r2, #34	; 0x22
 8003dda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2228      	movs	r2, #40	; 0x28
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f7ff f98f 	bl	8003108 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003dea:	bf00      	nop
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}

08003df2 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003df2:	b480      	push	{r7}
 8003df4:	b083      	sub	sp, #12
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d012      	beq.n	8003e2a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	691a      	ldr	r2, [r3, #16]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0e:	b2d2      	uxtb	r2, r2
 8003e10:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e16:	1c5a      	adds	r2, r3, #1
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	3b01      	subs	r3, #1
 8003e24:	b29a      	uxth	r2, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003e2a:	bf00      	nop
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bc80      	pop	{r7}
 8003e32:	4770      	bx	lr

08003e34 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003e4e:	2b28      	cmp	r3, #40	; 0x28
 8003e50:	d127      	bne.n	8003ea2 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685a      	ldr	r2, [r3, #4]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e60:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	089b      	lsrs	r3, r3, #2
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	09db      	lsrs	r3, r3, #7
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d103      	bne.n	8003e86 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	81bb      	strh	r3, [r7, #12]
 8003e84:	e002      	b.n	8003e8c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003e94:	89ba      	ldrh	r2, [r7, #12]
 8003e96:	7bfb      	ldrb	r3, [r7, #15]
 8003e98:	4619      	mov	r1, r3
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7ff f93d 	bl	800311a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003ea0:	e00e      	b.n	8003ec0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	60bb      	str	r3, [r7, #8]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	695b      	ldr	r3, [r3, #20]
 8003eac:	60bb      	str	r3, [r7, #8]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	699b      	ldr	r3, [r3, #24]
 8003eb4:	60bb      	str	r3, [r7, #8]
 8003eb6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003ec0:	bf00      	nop
 8003ec2:	3710      	adds	r7, #16
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ed6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ee6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003ee8:	2300      	movs	r3, #0
 8003eea:	60bb      	str	r3, [r7, #8]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	695b      	ldr	r3, [r3, #20]
 8003ef2:	60bb      	str	r3, [r7, #8]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f042 0201 	orr.w	r2, r2, #1
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f14:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f24:	d172      	bne.n	800400c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f26:	7bfb      	ldrb	r3, [r7, #15]
 8003f28:	2b22      	cmp	r3, #34	; 0x22
 8003f2a:	d002      	beq.n	8003f32 <I2C_Slave_STOPF+0x6a>
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	2b2a      	cmp	r3, #42	; 0x2a
 8003f30:	d135      	bne.n	8003f9e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d005      	beq.n	8003f56 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	f043 0204 	orr.w	r2, r3, #4
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f64:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7fe f8a8 	bl	80020c0 <HAL_DMA_GetState>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d049      	beq.n	800400a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f7a:	4a69      	ldr	r2, [pc, #420]	; (8004120 <I2C_Slave_STOPF+0x258>)
 8003f7c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fe f826 	bl	8001fd4 <HAL_DMA_Abort_IT>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d03d      	beq.n	800400a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f98:	4610      	mov	r0, r2
 8003f9a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003f9c:	e035      	b.n	800400a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d005      	beq.n	8003fc2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	f043 0204 	orr.w	r2, r3, #4
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fd0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7fe f872 	bl	80020c0 <HAL_DMA_GetState>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d014      	beq.n	800400c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe6:	4a4e      	ldr	r2, [pc, #312]	; (8004120 <I2C_Slave_STOPF+0x258>)
 8003fe8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7fd fff0 	bl	8001fd4 <HAL_DMA_Abort_IT>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d008      	beq.n	800400c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004004:	4610      	mov	r0, r2
 8004006:	4798      	blx	r3
 8004008:	e000      	b.n	800400c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800400a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d03e      	beq.n	8004094 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	f003 0304 	and.w	r3, r3, #4
 8004020:	2b04      	cmp	r3, #4
 8004022:	d112      	bne.n	800404a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	691a      	ldr	r2, [r3, #16]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402e:	b2d2      	uxtb	r2, r2
 8004030:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004036:	1c5a      	adds	r2, r3, #1
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004040:	b29b      	uxth	r3, r3
 8004042:	3b01      	subs	r3, #1
 8004044:	b29a      	uxth	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	695b      	ldr	r3, [r3, #20]
 8004050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004054:	2b40      	cmp	r3, #64	; 0x40
 8004056:	d112      	bne.n	800407e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	691a      	ldr	r2, [r3, #16]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004062:	b2d2      	uxtb	r2, r2
 8004064:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406a:	1c5a      	adds	r2, r3, #1
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004074:	b29b      	uxth	r3, r3
 8004076:	3b01      	subs	r3, #1
 8004078:	b29a      	uxth	r2, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004082:	b29b      	uxth	r3, r3
 8004084:	2b00      	cmp	r3, #0
 8004086:	d005      	beq.n	8004094 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408c:	f043 0204 	orr.w	r2, r3, #4
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004098:	2b00      	cmp	r3, #0
 800409a:	d003      	beq.n	80040a4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f000 f843 	bl	8004128 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80040a2:	e039      	b.n	8004118 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80040a4:	7bfb      	ldrb	r3, [r7, #15]
 80040a6:	2b2a      	cmp	r3, #42	; 0x2a
 80040a8:	d109      	bne.n	80040be <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2228      	movs	r2, #40	; 0x28
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f7ff f825 	bl	8003108 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b28      	cmp	r3, #40	; 0x28
 80040c8:	d111      	bne.n	80040ee <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a15      	ldr	r2, [pc, #84]	; (8004124 <I2C_Slave_STOPF+0x25c>)
 80040ce:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2220      	movs	r2, #32
 80040da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f7ff f824 	bl	8003134 <HAL_I2C_ListenCpltCallback>
}
 80040ec:	e014      	b.n	8004118 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f2:	2b22      	cmp	r3, #34	; 0x22
 80040f4:	d002      	beq.n	80040fc <I2C_Slave_STOPF+0x234>
 80040f6:	7bfb      	ldrb	r3, [r7, #15]
 80040f8:	2b22      	cmp	r3, #34	; 0x22
 80040fa:	d10d      	bne.n	8004118 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2220      	movs	r2, #32
 8004106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7fe fff8 	bl	8003108 <HAL_I2C_SlaveRxCpltCallback>
}
 8004118:	bf00      	nop
 800411a:	3710      	adds	r7, #16
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	0800462d 	.word	0x0800462d
 8004124:	ffff0000 	.word	0xffff0000

08004128 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004136:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800413e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004140:	7bbb      	ldrb	r3, [r7, #14]
 8004142:	2b10      	cmp	r3, #16
 8004144:	d002      	beq.n	800414c <I2C_ITError+0x24>
 8004146:	7bbb      	ldrb	r3, [r7, #14]
 8004148:	2b40      	cmp	r3, #64	; 0x40
 800414a:	d10a      	bne.n	8004162 <I2C_ITError+0x3a>
 800414c:	7bfb      	ldrb	r3, [r7, #15]
 800414e:	2b22      	cmp	r3, #34	; 0x22
 8004150:	d107      	bne.n	8004162 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004160:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004162:	7bfb      	ldrb	r3, [r7, #15]
 8004164:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004168:	2b28      	cmp	r3, #40	; 0x28
 800416a:	d107      	bne.n	800417c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2228      	movs	r2, #40	; 0x28
 8004176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800417a:	e015      	b.n	80041a8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004186:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800418a:	d00a      	beq.n	80041a2 <I2C_ITError+0x7a>
 800418c:	7bfb      	ldrb	r3, [r7, #15]
 800418e:	2b60      	cmp	r3, #96	; 0x60
 8004190:	d007      	beq.n	80041a2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2220      	movs	r2, #32
 8004196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041b6:	d161      	bne.n	800427c <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	685a      	ldr	r2, [r3, #4]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041c6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d020      	beq.n	8004216 <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041d8:	4a6a      	ldr	r2, [pc, #424]	; (8004384 <I2C_ITError+0x25c>)
 80041da:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7fd fef7 	bl	8001fd4 <HAL_DMA_Abort_IT>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 8089 	beq.w	8004300 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 0201 	bic.w	r2, r2, #1
 80041fc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2220      	movs	r2, #32
 8004202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800420a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004210:	4610      	mov	r0, r2
 8004212:	4798      	blx	r3
 8004214:	e074      	b.n	8004300 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421a:	4a5a      	ldr	r2, [pc, #360]	; (8004384 <I2C_ITError+0x25c>)
 800421c:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004222:	4618      	mov	r0, r3
 8004224:	f7fd fed6 	bl	8001fd4 <HAL_DMA_Abort_IT>
 8004228:	4603      	mov	r3, r0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d068      	beq.n	8004300 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	695b      	ldr	r3, [r3, #20]
 8004234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004238:	2b40      	cmp	r3, #64	; 0x40
 800423a:	d10b      	bne.n	8004254 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	691a      	ldr	r2, [r3, #16]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004246:	b2d2      	uxtb	r2, r2
 8004248:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424e:	1c5a      	adds	r2, r3, #1
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 0201 	bic.w	r2, r2, #1
 8004262:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2220      	movs	r2, #32
 8004268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004270:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004276:	4610      	mov	r0, r2
 8004278:	4798      	blx	r3
 800427a:	e041      	b.n	8004300 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004282:	b2db      	uxtb	r3, r3
 8004284:	2b60      	cmp	r3, #96	; 0x60
 8004286:	d125      	bne.n	80042d4 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2220      	movs	r2, #32
 800428c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042a0:	2b40      	cmp	r3, #64	; 0x40
 80042a2:	d10b      	bne.n	80042bc <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	691a      	ldr	r2, [r3, #16]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ae:	b2d2      	uxtb	r2, r2
 80042b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b6:	1c5a      	adds	r2, r3, #1
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 0201 	bic.w	r2, r2, #1
 80042ca:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f7fe ff55 	bl	800317c <HAL_I2C_AbortCpltCallback>
 80042d2:	e015      	b.n	8004300 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042de:	2b40      	cmp	r3, #64	; 0x40
 80042e0:	d10b      	bne.n	80042fa <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	691a      	ldr	r2, [r3, #16]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f7fe ff35 	bl	800316a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004304:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	f003 0301 	and.w	r3, r3, #1
 800430c:	2b00      	cmp	r3, #0
 800430e:	d10e      	bne.n	800432e <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004316:	2b00      	cmp	r3, #0
 8004318:	d109      	bne.n	800432e <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004320:	2b00      	cmp	r3, #0
 8004322:	d104      	bne.n	800432e <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800432a:	2b00      	cmp	r3, #0
 800432c:	d007      	beq.n	800433e <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800433c:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004344:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434a:	f003 0304 	and.w	r3, r3, #4
 800434e:	2b04      	cmp	r3, #4
 8004350:	d113      	bne.n	800437a <I2C_ITError+0x252>
 8004352:	7bfb      	ldrb	r3, [r7, #15]
 8004354:	2b28      	cmp	r3, #40	; 0x28
 8004356:	d110      	bne.n	800437a <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a0b      	ldr	r2, [pc, #44]	; (8004388 <I2C_ITError+0x260>)
 800435c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2220      	movs	r2, #32
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f7fe fedd 	bl	8003134 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800437a:	bf00      	nop
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	0800462d 	.word	0x0800462d
 8004388:	ffff0000 	.word	0xffff0000

0800438c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b088      	sub	sp, #32
 8004390:	af02      	add	r7, sp, #8
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	607a      	str	r2, [r7, #4]
 8004396:	603b      	str	r3, [r7, #0]
 8004398:	460b      	mov	r3, r1
 800439a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	2b08      	cmp	r3, #8
 80043a6:	d006      	beq.n	80043b6 <I2C_MasterRequestWrite+0x2a>
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d003      	beq.n	80043b6 <I2C_MasterRequestWrite+0x2a>
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80043b4:	d108      	bne.n	80043c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	e00b      	b.n	80043e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043cc:	2b12      	cmp	r3, #18
 80043ce:	d107      	bne.n	80043e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f000 f9c5 	bl	800477c <I2C_WaitOnFlagUntilTimeout>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00d      	beq.n	8004414 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004402:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004406:	d103      	bne.n	8004410 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800440e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e035      	b.n	8004480 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800441c:	d108      	bne.n	8004430 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800441e:	897b      	ldrh	r3, [r7, #10]
 8004420:	b2db      	uxtb	r3, r3
 8004422:	461a      	mov	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800442c:	611a      	str	r2, [r3, #16]
 800442e:	e01b      	b.n	8004468 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004430:	897b      	ldrh	r3, [r7, #10]
 8004432:	11db      	asrs	r3, r3, #7
 8004434:	b2db      	uxtb	r3, r3
 8004436:	f003 0306 	and.w	r3, r3, #6
 800443a:	b2db      	uxtb	r3, r3
 800443c:	f063 030f 	orn	r3, r3, #15
 8004440:	b2da      	uxtb	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	490e      	ldr	r1, [pc, #56]	; (8004488 <I2C_MasterRequestWrite+0xfc>)
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f000 f9eb 	bl	800482a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d001      	beq.n	800445e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e010      	b.n	8004480 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800445e:	897b      	ldrh	r3, [r7, #10]
 8004460:	b2da      	uxtb	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	4907      	ldr	r1, [pc, #28]	; (800448c <I2C_MasterRequestWrite+0x100>)
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	f000 f9db 	bl	800482a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e000      	b.n	8004480 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	00010008 	.word	0x00010008
 800448c:	00010002 	.word	0x00010002

08004490 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b088      	sub	sp, #32
 8004494:	af02      	add	r7, sp, #8
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	607a      	str	r2, [r7, #4]
 800449a:	603b      	str	r3, [r7, #0]
 800449c:	460b      	mov	r3, r1
 800449e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80044b4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	2b08      	cmp	r3, #8
 80044ba:	d006      	beq.n	80044ca <I2C_MasterRequestRead+0x3a>
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d003      	beq.n	80044ca <I2C_MasterRequestRead+0x3a>
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80044c8:	d108      	bne.n	80044dc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044d8:	601a      	str	r2, [r3, #0]
 80044da:	e00b      	b.n	80044f4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e0:	2b11      	cmp	r3, #17
 80044e2:	d107      	bne.n	80044f4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	9300      	str	r3, [sp, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f000 f93b 	bl	800477c <I2C_WaitOnFlagUntilTimeout>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00d      	beq.n	8004528 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004516:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800451a:	d103      	bne.n	8004524 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004522:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	e079      	b.n	800461c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004530:	d108      	bne.n	8004544 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004532:	897b      	ldrh	r3, [r7, #10]
 8004534:	b2db      	uxtb	r3, r3
 8004536:	f043 0301 	orr.w	r3, r3, #1
 800453a:	b2da      	uxtb	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	611a      	str	r2, [r3, #16]
 8004542:	e05f      	b.n	8004604 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004544:	897b      	ldrh	r3, [r7, #10]
 8004546:	11db      	asrs	r3, r3, #7
 8004548:	b2db      	uxtb	r3, r3
 800454a:	f003 0306 	and.w	r3, r3, #6
 800454e:	b2db      	uxtb	r3, r3
 8004550:	f063 030f 	orn	r3, r3, #15
 8004554:	b2da      	uxtb	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	4930      	ldr	r1, [pc, #192]	; (8004624 <I2C_MasterRequestRead+0x194>)
 8004562:	68f8      	ldr	r0, [r7, #12]
 8004564:	f000 f961 	bl	800482a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d001      	beq.n	8004572 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e054      	b.n	800461c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004572:	897b      	ldrh	r3, [r7, #10]
 8004574:	b2da      	uxtb	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	4929      	ldr	r1, [pc, #164]	; (8004628 <I2C_MasterRequestRead+0x198>)
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	f000 f951 	bl	800482a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e044      	b.n	800461c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004592:	2300      	movs	r3, #0
 8004594:	613b      	str	r3, [r7, #16]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	695b      	ldr	r3, [r3, #20]
 800459c:	613b      	str	r3, [r7, #16]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	613b      	str	r3, [r7, #16]
 80045a6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045b6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	9300      	str	r3, [sp, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045c4:	68f8      	ldr	r0, [r7, #12]
 80045c6:	f000 f8d9 	bl	800477c <I2C_WaitOnFlagUntilTimeout>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00d      	beq.n	80045ec <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045de:	d103      	bne.n	80045e8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045e6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e017      	b.n	800461c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80045ec:	897b      	ldrh	r3, [r7, #10]
 80045ee:	11db      	asrs	r3, r3, #7
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	f003 0306 	and.w	r3, r3, #6
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	f063 030e 	orn	r3, r3, #14
 80045fc:	b2da      	uxtb	r2, r3
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	4907      	ldr	r1, [pc, #28]	; (8004628 <I2C_MasterRequestRead+0x198>)
 800460a:	68f8      	ldr	r0, [r7, #12]
 800460c:	f000 f90d 	bl	800482a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d001      	beq.n	800461a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e000      	b.n	800461c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	00010008 	.word	0x00010008
 8004628:	00010002 	.word	0x00010002

0800462c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b086      	sub	sp, #24
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004634:	2300      	movs	r3, #0
 8004636:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004644:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004646:	4b4b      	ldr	r3, [pc, #300]	; (8004774 <I2C_DMAAbort+0x148>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	08db      	lsrs	r3, r3, #3
 800464c:	4a4a      	ldr	r2, [pc, #296]	; (8004778 <I2C_DMAAbort+0x14c>)
 800464e:	fba2 2303 	umull	r2, r3, r2, r3
 8004652:	0a1a      	lsrs	r2, r3, #8
 8004654:	4613      	mov	r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	00da      	lsls	r2, r3, #3
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d106      	bne.n	8004674 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466a:	f043 0220 	orr.w	r2, r3, #32
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004672:	e00a      	b.n	800468a <I2C_DMAAbort+0x5e>
    }
    count--;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	3b01      	subs	r3, #1
 8004678:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004688:	d0ea      	beq.n	8004660 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004696:	2200      	movs	r2, #0
 8004698:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d003      	beq.n	80046aa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a6:	2200      	movs	r2, #0
 80046a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046b8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	2200      	movs	r2, #0
 80046be:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d003      	beq.n	80046d0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046cc:	2200      	movs	r2, #0
 80046ce:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d003      	beq.n	80046e0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046dc:	2200      	movs	r2, #0
 80046de:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f022 0201 	bic.w	r2, r2, #1
 80046ee:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	2b60      	cmp	r3, #96	; 0x60
 80046fa:	d10e      	bne.n	800471a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	2220      	movs	r2, #32
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	2200      	movs	r2, #0
 8004710:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004712:	6978      	ldr	r0, [r7, #20]
 8004714:	f7fe fd32 	bl	800317c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004718:	e027      	b.n	800476a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800471a:	7cfb      	ldrb	r3, [r7, #19]
 800471c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004720:	2b28      	cmp	r3, #40	; 0x28
 8004722:	d117      	bne.n	8004754 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f042 0201 	orr.w	r2, r2, #1
 8004732:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004742:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	2200      	movs	r2, #0
 8004748:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	2228      	movs	r2, #40	; 0x28
 800474e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004752:	e007      	b.n	8004764 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	2220      	movs	r2, #32
 8004758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004764:	6978      	ldr	r0, [r7, #20]
 8004766:	f7fe fd00 	bl	800316a <HAL_I2C_ErrorCallback>
}
 800476a:	bf00      	nop
 800476c:	3718      	adds	r7, #24
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	20000020 	.word	0x20000020
 8004778:	14f8b589 	.word	0x14f8b589

0800477c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	603b      	str	r3, [r7, #0]
 8004788:	4613      	mov	r3, r2
 800478a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800478c:	e025      	b.n	80047da <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004794:	d021      	beq.n	80047da <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004796:	f7fd fae1 	bl	8001d5c <HAL_GetTick>
 800479a:	4602      	mov	r2, r0
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	1ad3      	subs	r3, r2, r3
 80047a0:	683a      	ldr	r2, [r7, #0]
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d302      	bcc.n	80047ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d116      	bne.n	80047da <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2220      	movs	r2, #32
 80047b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c6:	f043 0220 	orr.w	r2, r3, #32
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e023      	b.n	8004822 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	0c1b      	lsrs	r3, r3, #16
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d10d      	bne.n	8004800 <I2C_WaitOnFlagUntilTimeout+0x84>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	43da      	mvns	r2, r3
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	4013      	ands	r3, r2
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	bf0c      	ite	eq
 80047f6:	2301      	moveq	r3, #1
 80047f8:	2300      	movne	r3, #0
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	461a      	mov	r2, r3
 80047fe:	e00c      	b.n	800481a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	43da      	mvns	r2, r3
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	4013      	ands	r3, r2
 800480c:	b29b      	uxth	r3, r3
 800480e:	2b00      	cmp	r3, #0
 8004810:	bf0c      	ite	eq
 8004812:	2301      	moveq	r3, #1
 8004814:	2300      	movne	r3, #0
 8004816:	b2db      	uxtb	r3, r3
 8004818:	461a      	mov	r2, r3
 800481a:	79fb      	ldrb	r3, [r7, #7]
 800481c:	429a      	cmp	r2, r3
 800481e:	d0b6      	beq.n	800478e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800482a:	b580      	push	{r7, lr}
 800482c:	b084      	sub	sp, #16
 800482e:	af00      	add	r7, sp, #0
 8004830:	60f8      	str	r0, [r7, #12]
 8004832:	60b9      	str	r1, [r7, #8]
 8004834:	607a      	str	r2, [r7, #4]
 8004836:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004838:	e051      	b.n	80048de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004844:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004848:	d123      	bne.n	8004892 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004858:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004862:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2200      	movs	r2, #0
 8004868:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2220      	movs	r2, #32
 800486e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487e:	f043 0204 	orr.w	r2, r3, #4
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e046      	b.n	8004920 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004898:	d021      	beq.n	80048de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800489a:	f7fd fa5f 	bl	8001d5c <HAL_GetTick>
 800489e:	4602      	mov	r2, r0
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d302      	bcc.n	80048b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d116      	bne.n	80048de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2220      	movs	r2, #32
 80048ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ca:	f043 0220 	orr.w	r2, r3, #32
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e020      	b.n	8004920 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	0c1b      	lsrs	r3, r3, #16
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d10c      	bne.n	8004902 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	43da      	mvns	r2, r3
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	4013      	ands	r3, r2
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	bf14      	ite	ne
 80048fa:	2301      	movne	r3, #1
 80048fc:	2300      	moveq	r3, #0
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	e00b      	b.n	800491a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	699b      	ldr	r3, [r3, #24]
 8004908:	43da      	mvns	r2, r3
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	4013      	ands	r3, r2
 800490e:	b29b      	uxth	r3, r3
 8004910:	2b00      	cmp	r3, #0
 8004912:	bf14      	ite	ne
 8004914:	2301      	movne	r3, #1
 8004916:	2300      	moveq	r3, #0
 8004918:	b2db      	uxtb	r3, r3
 800491a:	2b00      	cmp	r3, #0
 800491c:	d18d      	bne.n	800483a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	3710      	adds	r7, #16
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}

08004928 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	60b9      	str	r1, [r7, #8]
 8004932:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004934:	e02d      	b.n	8004992 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f000 f900 	bl	8004b3c <I2C_IsAcknowledgeFailed>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e02d      	b.n	80049a2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800494c:	d021      	beq.n	8004992 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800494e:	f7fd fa05 	bl	8001d5c <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	68ba      	ldr	r2, [r7, #8]
 800495a:	429a      	cmp	r2, r3
 800495c:	d302      	bcc.n	8004964 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d116      	bne.n	8004992 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2220      	movs	r2, #32
 800496e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497e:	f043 0220 	orr.w	r2, r3, #32
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e007      	b.n	80049a2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800499c:	2b80      	cmp	r3, #128	; 0x80
 800499e:	d1ca      	bne.n	8004936 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049a0:	2300      	movs	r3, #0
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}

080049aa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049aa:	b580      	push	{r7, lr}
 80049ac:	b084      	sub	sp, #16
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	60f8      	str	r0, [r7, #12]
 80049b2:	60b9      	str	r1, [r7, #8]
 80049b4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049b6:	e02d      	b.n	8004a14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049b8:	68f8      	ldr	r0, [r7, #12]
 80049ba:	f000 f8bf 	bl	8004b3c <I2C_IsAcknowledgeFailed>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d001      	beq.n	80049c8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e02d      	b.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ce:	d021      	beq.n	8004a14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049d0:	f7fd f9c4 	bl	8001d5c <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d302      	bcc.n	80049e6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d116      	bne.n	8004a14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2220      	movs	r2, #32
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a00:	f043 0220 	orr.w	r2, r3, #32
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e007      	b.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	f003 0304 	and.w	r3, r3, #4
 8004a1e:	2b04      	cmp	r3, #4
 8004a20:	d1ca      	bne.n	80049b8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b085      	sub	sp, #20
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a34:	2300      	movs	r3, #0
 8004a36:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a38:	4b13      	ldr	r3, [pc, #76]	; (8004a88 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	08db      	lsrs	r3, r3, #3
 8004a3e:	4a13      	ldr	r2, [pc, #76]	; (8004a8c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004a40:	fba2 2303 	umull	r2, r3, r2, r3
 8004a44:	0a1a      	lsrs	r2, r3, #8
 8004a46:	4613      	mov	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4413      	add	r3, r2
 8004a4c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	3b01      	subs	r3, #1
 8004a52:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d107      	bne.n	8004a6a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5e:	f043 0220 	orr.w	r2, r3, #32
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e008      	b.n	8004a7c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a78:	d0e9      	beq.n	8004a4e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3714      	adds	r7, #20
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bc80      	pop	{r7}
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	20000020 	.word	0x20000020
 8004a8c:	14f8b589 	.word	0x14f8b589

08004a90 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a9c:	e042      	b.n	8004b24 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	f003 0310 	and.w	r3, r3, #16
 8004aa8:	2b10      	cmp	r3, #16
 8004aaa:	d119      	bne.n	8004ae0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f06f 0210 	mvn.w	r2, #16
 8004ab4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2220      	movs	r2, #32
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e029      	b.n	8004b34 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ae0:	f7fd f93c 	bl	8001d5c <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d302      	bcc.n	8004af6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d116      	bne.n	8004b24 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2220      	movs	r2, #32
 8004b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b10:	f043 0220 	orr.w	r2, r3, #32
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e007      	b.n	8004b34 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b2e:	2b40      	cmp	r3, #64	; 0x40
 8004b30:	d1b5      	bne.n	8004a9e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3710      	adds	r7, #16
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b52:	d11b      	bne.n	8004b8c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b5c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2220      	movs	r2, #32
 8004b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b78:	f043 0204 	orr.w	r2, r3, #4
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e000      	b.n	8004b8e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	370c      	adds	r7, #12
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bc80      	pop	{r7}
 8004b96:	4770      	bx	lr

08004b98 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004ba8:	d103      	bne.n	8004bb2 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004bb0:	e007      	b.n	8004bc2 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb6:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004bba:	d102      	bne.n	8004bc2 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2208      	movs	r2, #8
 8004bc0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004bc2:	bf00      	nop
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bc80      	pop	{r7}
 8004bca:	4770      	bx	lr

08004bcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b086      	sub	sp, #24
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d101      	bne.n	8004bde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e272      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 0301 	and.w	r3, r3, #1
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	f000 8087 	beq.w	8004cfa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004bec:	4b92      	ldr	r3, [pc, #584]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f003 030c 	and.w	r3, r3, #12
 8004bf4:	2b04      	cmp	r3, #4
 8004bf6:	d00c      	beq.n	8004c12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004bf8:	4b8f      	ldr	r3, [pc, #572]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f003 030c 	and.w	r3, r3, #12
 8004c00:	2b08      	cmp	r3, #8
 8004c02:	d112      	bne.n	8004c2a <HAL_RCC_OscConfig+0x5e>
 8004c04:	4b8c      	ldr	r3, [pc, #560]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c10:	d10b      	bne.n	8004c2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c12:	4b89      	ldr	r3, [pc, #548]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d06c      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x12c>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d168      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	e24c      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c32:	d106      	bne.n	8004c42 <HAL_RCC_OscConfig+0x76>
 8004c34:	4b80      	ldr	r3, [pc, #512]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a7f      	ldr	r2, [pc, #508]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c3e:	6013      	str	r3, [r2, #0]
 8004c40:	e02e      	b.n	8004ca0 <HAL_RCC_OscConfig+0xd4>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d10c      	bne.n	8004c64 <HAL_RCC_OscConfig+0x98>
 8004c4a:	4b7b      	ldr	r3, [pc, #492]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a7a      	ldr	r2, [pc, #488]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c54:	6013      	str	r3, [r2, #0]
 8004c56:	4b78      	ldr	r3, [pc, #480]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a77      	ldr	r2, [pc, #476]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c60:	6013      	str	r3, [r2, #0]
 8004c62:	e01d      	b.n	8004ca0 <HAL_RCC_OscConfig+0xd4>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c6c:	d10c      	bne.n	8004c88 <HAL_RCC_OscConfig+0xbc>
 8004c6e:	4b72      	ldr	r3, [pc, #456]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a71      	ldr	r2, [pc, #452]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c78:	6013      	str	r3, [r2, #0]
 8004c7a:	4b6f      	ldr	r3, [pc, #444]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a6e      	ldr	r2, [pc, #440]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c84:	6013      	str	r3, [r2, #0]
 8004c86:	e00b      	b.n	8004ca0 <HAL_RCC_OscConfig+0xd4>
 8004c88:	4b6b      	ldr	r3, [pc, #428]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a6a      	ldr	r2, [pc, #424]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c92:	6013      	str	r3, [r2, #0]
 8004c94:	4b68      	ldr	r3, [pc, #416]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a67      	ldr	r2, [pc, #412]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004c9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d013      	beq.n	8004cd0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca8:	f7fd f858 	bl	8001d5c <HAL_GetTick>
 8004cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cae:	e008      	b.n	8004cc2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cb0:	f7fd f854 	bl	8001d5c <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b64      	cmp	r3, #100	; 0x64
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e200      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cc2:	4b5d      	ldr	r3, [pc, #372]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d0f0      	beq.n	8004cb0 <HAL_RCC_OscConfig+0xe4>
 8004cce:	e014      	b.n	8004cfa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cd0:	f7fd f844 	bl	8001d5c <HAL_GetTick>
 8004cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cd6:	e008      	b.n	8004cea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cd8:	f7fd f840 	bl	8001d5c <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	2b64      	cmp	r3, #100	; 0x64
 8004ce4:	d901      	bls.n	8004cea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e1ec      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cea:	4b53      	ldr	r3, [pc, #332]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1f0      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x10c>
 8004cf6:	e000      	b.n	8004cfa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d063      	beq.n	8004dce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d06:	4b4c      	ldr	r3, [pc, #304]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	f003 030c 	and.w	r3, r3, #12
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00b      	beq.n	8004d2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004d12:	4b49      	ldr	r3, [pc, #292]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f003 030c 	and.w	r3, r3, #12
 8004d1a:	2b08      	cmp	r3, #8
 8004d1c:	d11c      	bne.n	8004d58 <HAL_RCC_OscConfig+0x18c>
 8004d1e:	4b46      	ldr	r3, [pc, #280]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d116      	bne.n	8004d58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d2a:	4b43      	ldr	r3, [pc, #268]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d005      	beq.n	8004d42 <HAL_RCC_OscConfig+0x176>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	691b      	ldr	r3, [r3, #16]
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d001      	beq.n	8004d42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e1c0      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d42:	4b3d      	ldr	r3, [pc, #244]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	00db      	lsls	r3, r3, #3
 8004d50:	4939      	ldr	r1, [pc, #228]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004d52:	4313      	orrs	r3, r2
 8004d54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d56:	e03a      	b.n	8004dce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	691b      	ldr	r3, [r3, #16]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d020      	beq.n	8004da2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d60:	4b36      	ldr	r3, [pc, #216]	; (8004e3c <HAL_RCC_OscConfig+0x270>)
 8004d62:	2201      	movs	r2, #1
 8004d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d66:	f7fc fff9 	bl	8001d5c <HAL_GetTick>
 8004d6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d6c:	e008      	b.n	8004d80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d6e:	f7fc fff5 	bl	8001d5c <HAL_GetTick>
 8004d72:	4602      	mov	r2, r0
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d901      	bls.n	8004d80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	e1a1      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d80:	4b2d      	ldr	r3, [pc, #180]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0302 	and.w	r3, r3, #2
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d0f0      	beq.n	8004d6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d8c:	4b2a      	ldr	r3, [pc, #168]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	695b      	ldr	r3, [r3, #20]
 8004d98:	00db      	lsls	r3, r3, #3
 8004d9a:	4927      	ldr	r1, [pc, #156]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	600b      	str	r3, [r1, #0]
 8004da0:	e015      	b.n	8004dce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004da2:	4b26      	ldr	r3, [pc, #152]	; (8004e3c <HAL_RCC_OscConfig+0x270>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da8:	f7fc ffd8 	bl	8001d5c <HAL_GetTick>
 8004dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dae:	e008      	b.n	8004dc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004db0:	f7fc ffd4 	bl	8001d5c <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d901      	bls.n	8004dc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e180      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dc2:	4b1d      	ldr	r3, [pc, #116]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 0302 	and.w	r3, r3, #2
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1f0      	bne.n	8004db0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0308 	and.w	r3, r3, #8
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d03a      	beq.n	8004e50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	699b      	ldr	r3, [r3, #24]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d019      	beq.n	8004e16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004de2:	4b17      	ldr	r3, [pc, #92]	; (8004e40 <HAL_RCC_OscConfig+0x274>)
 8004de4:	2201      	movs	r2, #1
 8004de6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004de8:	f7fc ffb8 	bl	8001d5c <HAL_GetTick>
 8004dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dee:	e008      	b.n	8004e02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004df0:	f7fc ffb4 	bl	8001d5c <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e160      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e02:	4b0d      	ldr	r3, [pc, #52]	; (8004e38 <HAL_RCC_OscConfig+0x26c>)
 8004e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d0f0      	beq.n	8004df0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004e0e:	2001      	movs	r0, #1
 8004e10:	f000 fac4 	bl	800539c <RCC_Delay>
 8004e14:	e01c      	b.n	8004e50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e16:	4b0a      	ldr	r3, [pc, #40]	; (8004e40 <HAL_RCC_OscConfig+0x274>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e1c:	f7fc ff9e 	bl	8001d5c <HAL_GetTick>
 8004e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e22:	e00f      	b.n	8004e44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e24:	f7fc ff9a 	bl	8001d5c <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d908      	bls.n	8004e44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e146      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
 8004e36:	bf00      	nop
 8004e38:	40021000 	.word	0x40021000
 8004e3c:	42420000 	.word	0x42420000
 8004e40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e44:	4b92      	ldr	r3, [pc, #584]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e48:	f003 0302 	and.w	r3, r3, #2
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1e9      	bne.n	8004e24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0304 	and.w	r3, r3, #4
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	f000 80a6 	beq.w	8004faa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e62:	4b8b      	ldr	r3, [pc, #556]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d10d      	bne.n	8004e8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e6e:	4b88      	ldr	r3, [pc, #544]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004e70:	69db      	ldr	r3, [r3, #28]
 8004e72:	4a87      	ldr	r2, [pc, #540]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e78:	61d3      	str	r3, [r2, #28]
 8004e7a:	4b85      	ldr	r3, [pc, #532]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004e7c:	69db      	ldr	r3, [r3, #28]
 8004e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e82:	60bb      	str	r3, [r7, #8]
 8004e84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e86:	2301      	movs	r3, #1
 8004e88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e8a:	4b82      	ldr	r3, [pc, #520]	; (8005094 <HAL_RCC_OscConfig+0x4c8>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d118      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e96:	4b7f      	ldr	r3, [pc, #508]	; (8005094 <HAL_RCC_OscConfig+0x4c8>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a7e      	ldr	r2, [pc, #504]	; (8005094 <HAL_RCC_OscConfig+0x4c8>)
 8004e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ea0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ea2:	f7fc ff5b 	bl	8001d5c <HAL_GetTick>
 8004ea6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ea8:	e008      	b.n	8004ebc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eaa:	f7fc ff57 	bl	8001d5c <HAL_GetTick>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	2b64      	cmp	r3, #100	; 0x64
 8004eb6:	d901      	bls.n	8004ebc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e103      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ebc:	4b75      	ldr	r3, [pc, #468]	; (8005094 <HAL_RCC_OscConfig+0x4c8>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d0f0      	beq.n	8004eaa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d106      	bne.n	8004ede <HAL_RCC_OscConfig+0x312>
 8004ed0:	4b6f      	ldr	r3, [pc, #444]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	4a6e      	ldr	r2, [pc, #440]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004ed6:	f043 0301 	orr.w	r3, r3, #1
 8004eda:	6213      	str	r3, [r2, #32]
 8004edc:	e02d      	b.n	8004f3a <HAL_RCC_OscConfig+0x36e>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d10c      	bne.n	8004f00 <HAL_RCC_OscConfig+0x334>
 8004ee6:	4b6a      	ldr	r3, [pc, #424]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004ee8:	6a1b      	ldr	r3, [r3, #32]
 8004eea:	4a69      	ldr	r2, [pc, #420]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004eec:	f023 0301 	bic.w	r3, r3, #1
 8004ef0:	6213      	str	r3, [r2, #32]
 8004ef2:	4b67      	ldr	r3, [pc, #412]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004ef4:	6a1b      	ldr	r3, [r3, #32]
 8004ef6:	4a66      	ldr	r2, [pc, #408]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004ef8:	f023 0304 	bic.w	r3, r3, #4
 8004efc:	6213      	str	r3, [r2, #32]
 8004efe:	e01c      	b.n	8004f3a <HAL_RCC_OscConfig+0x36e>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	2b05      	cmp	r3, #5
 8004f06:	d10c      	bne.n	8004f22 <HAL_RCC_OscConfig+0x356>
 8004f08:	4b61      	ldr	r3, [pc, #388]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	4a60      	ldr	r2, [pc, #384]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004f0e:	f043 0304 	orr.w	r3, r3, #4
 8004f12:	6213      	str	r3, [r2, #32]
 8004f14:	4b5e      	ldr	r3, [pc, #376]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	4a5d      	ldr	r2, [pc, #372]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004f1a:	f043 0301 	orr.w	r3, r3, #1
 8004f1e:	6213      	str	r3, [r2, #32]
 8004f20:	e00b      	b.n	8004f3a <HAL_RCC_OscConfig+0x36e>
 8004f22:	4b5b      	ldr	r3, [pc, #364]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	4a5a      	ldr	r2, [pc, #360]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004f28:	f023 0301 	bic.w	r3, r3, #1
 8004f2c:	6213      	str	r3, [r2, #32]
 8004f2e:	4b58      	ldr	r3, [pc, #352]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004f30:	6a1b      	ldr	r3, [r3, #32]
 8004f32:	4a57      	ldr	r2, [pc, #348]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004f34:	f023 0304 	bic.w	r3, r3, #4
 8004f38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d015      	beq.n	8004f6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f42:	f7fc ff0b 	bl	8001d5c <HAL_GetTick>
 8004f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f48:	e00a      	b.n	8004f60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f4a:	f7fc ff07 	bl	8001d5c <HAL_GetTick>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d901      	bls.n	8004f60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e0b1      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f60:	4b4b      	ldr	r3, [pc, #300]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004f62:	6a1b      	ldr	r3, [r3, #32]
 8004f64:	f003 0302 	and.w	r3, r3, #2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d0ee      	beq.n	8004f4a <HAL_RCC_OscConfig+0x37e>
 8004f6c:	e014      	b.n	8004f98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f6e:	f7fc fef5 	bl	8001d5c <HAL_GetTick>
 8004f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f74:	e00a      	b.n	8004f8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f76:	f7fc fef1 	bl	8001d5c <HAL_GetTick>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d901      	bls.n	8004f8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e09b      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f8c:	4b40      	ldr	r3, [pc, #256]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004f8e:	6a1b      	ldr	r3, [r3, #32]
 8004f90:	f003 0302 	and.w	r3, r3, #2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d1ee      	bne.n	8004f76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004f98:	7dfb      	ldrb	r3, [r7, #23]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d105      	bne.n	8004faa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f9e:	4b3c      	ldr	r3, [pc, #240]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004fa0:	69db      	ldr	r3, [r3, #28]
 8004fa2:	4a3b      	ldr	r2, [pc, #236]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004fa4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fa8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	69db      	ldr	r3, [r3, #28]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	f000 8087 	beq.w	80050c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fb4:	4b36      	ldr	r3, [pc, #216]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f003 030c 	and.w	r3, r3, #12
 8004fbc:	2b08      	cmp	r3, #8
 8004fbe:	d061      	beq.n	8005084 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	69db      	ldr	r3, [r3, #28]
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d146      	bne.n	8005056 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fc8:	4b33      	ldr	r3, [pc, #204]	; (8005098 <HAL_RCC_OscConfig+0x4cc>)
 8004fca:	2200      	movs	r2, #0
 8004fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fce:	f7fc fec5 	bl	8001d5c <HAL_GetTick>
 8004fd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fd4:	e008      	b.n	8004fe8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fd6:	f7fc fec1 	bl	8001d5c <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d901      	bls.n	8004fe8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e06d      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fe8:	4b29      	ldr	r3, [pc, #164]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d1f0      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ffc:	d108      	bne.n	8005010 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004ffe:	4b24      	ldr	r3, [pc, #144]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	4921      	ldr	r1, [pc, #132]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 800500c:	4313      	orrs	r3, r2
 800500e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005010:	4b1f      	ldr	r3, [pc, #124]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a19      	ldr	r1, [r3, #32]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005020:	430b      	orrs	r3, r1
 8005022:	491b      	ldr	r1, [pc, #108]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8005024:	4313      	orrs	r3, r2
 8005026:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005028:	4b1b      	ldr	r3, [pc, #108]	; (8005098 <HAL_RCC_OscConfig+0x4cc>)
 800502a:	2201      	movs	r2, #1
 800502c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800502e:	f7fc fe95 	bl	8001d5c <HAL_GetTick>
 8005032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005034:	e008      	b.n	8005048 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005036:	f7fc fe91 	bl	8001d5c <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	2b02      	cmp	r3, #2
 8005042:	d901      	bls.n	8005048 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e03d      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005048:	4b11      	ldr	r3, [pc, #68]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d0f0      	beq.n	8005036 <HAL_RCC_OscConfig+0x46a>
 8005054:	e035      	b.n	80050c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005056:	4b10      	ldr	r3, [pc, #64]	; (8005098 <HAL_RCC_OscConfig+0x4cc>)
 8005058:	2200      	movs	r2, #0
 800505a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800505c:	f7fc fe7e 	bl	8001d5c <HAL_GetTick>
 8005060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005062:	e008      	b.n	8005076 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005064:	f7fc fe7a 	bl	8001d5c <HAL_GetTick>
 8005068:	4602      	mov	r2, r0
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	2b02      	cmp	r3, #2
 8005070:	d901      	bls.n	8005076 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e026      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005076:	4b06      	ldr	r3, [pc, #24]	; (8005090 <HAL_RCC_OscConfig+0x4c4>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1f0      	bne.n	8005064 <HAL_RCC_OscConfig+0x498>
 8005082:	e01e      	b.n	80050c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	69db      	ldr	r3, [r3, #28]
 8005088:	2b01      	cmp	r3, #1
 800508a:	d107      	bne.n	800509c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e019      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
 8005090:	40021000 	.word	0x40021000
 8005094:	40007000 	.word	0x40007000
 8005098:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800509c:	4b0b      	ldr	r3, [pc, #44]	; (80050cc <HAL_RCC_OscConfig+0x500>)
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d106      	bne.n	80050be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d001      	beq.n	80050c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e000      	b.n	80050c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3718      	adds	r7, #24
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	40021000 	.word	0x40021000

080050d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d101      	bne.n	80050e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e0d0      	b.n	8005286 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050e4:	4b6a      	ldr	r3, [pc, #424]	; (8005290 <HAL_RCC_ClockConfig+0x1c0>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0307 	and.w	r3, r3, #7
 80050ec:	683a      	ldr	r2, [r7, #0]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d910      	bls.n	8005114 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050f2:	4b67      	ldr	r3, [pc, #412]	; (8005290 <HAL_RCC_ClockConfig+0x1c0>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f023 0207 	bic.w	r2, r3, #7
 80050fa:	4965      	ldr	r1, [pc, #404]	; (8005290 <HAL_RCC_ClockConfig+0x1c0>)
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	4313      	orrs	r3, r2
 8005100:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005102:	4b63      	ldr	r3, [pc, #396]	; (8005290 <HAL_RCC_ClockConfig+0x1c0>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 0307 	and.w	r3, r3, #7
 800510a:	683a      	ldr	r2, [r7, #0]
 800510c:	429a      	cmp	r2, r3
 800510e:	d001      	beq.n	8005114 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e0b8      	b.n	8005286 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0302 	and.w	r3, r3, #2
 800511c:	2b00      	cmp	r3, #0
 800511e:	d020      	beq.n	8005162 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0304 	and.w	r3, r3, #4
 8005128:	2b00      	cmp	r3, #0
 800512a:	d005      	beq.n	8005138 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800512c:	4b59      	ldr	r3, [pc, #356]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	4a58      	ldr	r2, [pc, #352]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 8005132:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005136:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0308 	and.w	r3, r3, #8
 8005140:	2b00      	cmp	r3, #0
 8005142:	d005      	beq.n	8005150 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005144:	4b53      	ldr	r3, [pc, #332]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	4a52      	ldr	r2, [pc, #328]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 800514a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800514e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005150:	4b50      	ldr	r3, [pc, #320]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	494d      	ldr	r1, [pc, #308]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 800515e:	4313      	orrs	r3, r2
 8005160:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	d040      	beq.n	80051f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	2b01      	cmp	r3, #1
 8005174:	d107      	bne.n	8005186 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005176:	4b47      	ldr	r3, [pc, #284]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d115      	bne.n	80051ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e07f      	b.n	8005286 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	2b02      	cmp	r3, #2
 800518c:	d107      	bne.n	800519e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800518e:	4b41      	ldr	r3, [pc, #260]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d109      	bne.n	80051ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e073      	b.n	8005286 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800519e:	4b3d      	ldr	r3, [pc, #244]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e06b      	b.n	8005286 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051ae:	4b39      	ldr	r3, [pc, #228]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	f023 0203 	bic.w	r2, r3, #3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	4936      	ldr	r1, [pc, #216]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 80051bc:	4313      	orrs	r3, r2
 80051be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051c0:	f7fc fdcc 	bl	8001d5c <HAL_GetTick>
 80051c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051c6:	e00a      	b.n	80051de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051c8:	f7fc fdc8 	bl	8001d5c <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e053      	b.n	8005286 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051de:	4b2d      	ldr	r3, [pc, #180]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f003 020c 	and.w	r2, r3, #12
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d1eb      	bne.n	80051c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051f0:	4b27      	ldr	r3, [pc, #156]	; (8005290 <HAL_RCC_ClockConfig+0x1c0>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0307 	and.w	r3, r3, #7
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d210      	bcs.n	8005220 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051fe:	4b24      	ldr	r3, [pc, #144]	; (8005290 <HAL_RCC_ClockConfig+0x1c0>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f023 0207 	bic.w	r2, r3, #7
 8005206:	4922      	ldr	r1, [pc, #136]	; (8005290 <HAL_RCC_ClockConfig+0x1c0>)
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	4313      	orrs	r3, r2
 800520c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800520e:	4b20      	ldr	r3, [pc, #128]	; (8005290 <HAL_RCC_ClockConfig+0x1c0>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0307 	and.w	r3, r3, #7
 8005216:	683a      	ldr	r2, [r7, #0]
 8005218:	429a      	cmp	r2, r3
 800521a:	d001      	beq.n	8005220 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	e032      	b.n	8005286 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0304 	and.w	r3, r3, #4
 8005228:	2b00      	cmp	r3, #0
 800522a:	d008      	beq.n	800523e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800522c:	4b19      	ldr	r3, [pc, #100]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	4916      	ldr	r1, [pc, #88]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 800523a:	4313      	orrs	r3, r2
 800523c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0308 	and.w	r3, r3, #8
 8005246:	2b00      	cmp	r3, #0
 8005248:	d009      	beq.n	800525e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800524a:	4b12      	ldr	r3, [pc, #72]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	00db      	lsls	r3, r3, #3
 8005258:	490e      	ldr	r1, [pc, #56]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 800525a:	4313      	orrs	r3, r2
 800525c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800525e:	f000 f821 	bl	80052a4 <HAL_RCC_GetSysClockFreq>
 8005262:	4602      	mov	r2, r0
 8005264:	4b0b      	ldr	r3, [pc, #44]	; (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	091b      	lsrs	r3, r3, #4
 800526a:	f003 030f 	and.w	r3, r3, #15
 800526e:	490a      	ldr	r1, [pc, #40]	; (8005298 <HAL_RCC_ClockConfig+0x1c8>)
 8005270:	5ccb      	ldrb	r3, [r1, r3]
 8005272:	fa22 f303 	lsr.w	r3, r2, r3
 8005276:	4a09      	ldr	r2, [pc, #36]	; (800529c <HAL_RCC_ClockConfig+0x1cc>)
 8005278:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800527a:	4b09      	ldr	r3, [pc, #36]	; (80052a0 <HAL_RCC_ClockConfig+0x1d0>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4618      	mov	r0, r3
 8005280:	f7fc fd2a 	bl	8001cd8 <HAL_InitTick>

  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3710      	adds	r7, #16
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	40022000 	.word	0x40022000
 8005294:	40021000 	.word	0x40021000
 8005298:	080065b4 	.word	0x080065b4
 800529c:	20000020 	.word	0x20000020
 80052a0:	20000024 	.word	0x20000024

080052a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052a4:	b490      	push	{r4, r7}
 80052a6:	b08a      	sub	sp, #40	; 0x28
 80052a8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80052aa:	4b29      	ldr	r3, [pc, #164]	; (8005350 <HAL_RCC_GetSysClockFreq+0xac>)
 80052ac:	1d3c      	adds	r4, r7, #4
 80052ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80052b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80052b4:	f240 2301 	movw	r3, #513	; 0x201
 80052b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80052ba:	2300      	movs	r3, #0
 80052bc:	61fb      	str	r3, [r7, #28]
 80052be:	2300      	movs	r3, #0
 80052c0:	61bb      	str	r3, [r7, #24]
 80052c2:	2300      	movs	r3, #0
 80052c4:	627b      	str	r3, [r7, #36]	; 0x24
 80052c6:	2300      	movs	r3, #0
 80052c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80052ca:	2300      	movs	r3, #0
 80052cc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80052ce:	4b21      	ldr	r3, [pc, #132]	; (8005354 <HAL_RCC_GetSysClockFreq+0xb0>)
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	f003 030c 	and.w	r3, r3, #12
 80052da:	2b04      	cmp	r3, #4
 80052dc:	d002      	beq.n	80052e4 <HAL_RCC_GetSysClockFreq+0x40>
 80052de:	2b08      	cmp	r3, #8
 80052e0:	d003      	beq.n	80052ea <HAL_RCC_GetSysClockFreq+0x46>
 80052e2:	e02b      	b.n	800533c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80052e4:	4b1c      	ldr	r3, [pc, #112]	; (8005358 <HAL_RCC_GetSysClockFreq+0xb4>)
 80052e6:	623b      	str	r3, [r7, #32]
      break;
 80052e8:	e02b      	b.n	8005342 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	0c9b      	lsrs	r3, r3, #18
 80052ee:	f003 030f 	and.w	r3, r3, #15
 80052f2:	3328      	adds	r3, #40	; 0x28
 80052f4:	443b      	add	r3, r7
 80052f6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80052fa:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d012      	beq.n	800532c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005306:	4b13      	ldr	r3, [pc, #76]	; (8005354 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	0c5b      	lsrs	r3, r3, #17
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	3328      	adds	r3, #40	; 0x28
 8005312:	443b      	add	r3, r7
 8005314:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005318:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	4a0e      	ldr	r2, [pc, #56]	; (8005358 <HAL_RCC_GetSysClockFreq+0xb4>)
 800531e:	fb03 f202 	mul.w	r2, r3, r2
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	fbb2 f3f3 	udiv	r3, r2, r3
 8005328:	627b      	str	r3, [r7, #36]	; 0x24
 800532a:	e004      	b.n	8005336 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	4a0b      	ldr	r2, [pc, #44]	; (800535c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005330:	fb02 f303 	mul.w	r3, r2, r3
 8005334:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005338:	623b      	str	r3, [r7, #32]
      break;
 800533a:	e002      	b.n	8005342 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800533c:	4b06      	ldr	r3, [pc, #24]	; (8005358 <HAL_RCC_GetSysClockFreq+0xb4>)
 800533e:	623b      	str	r3, [r7, #32]
      break;
 8005340:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005342:	6a3b      	ldr	r3, [r7, #32]
}
 8005344:	4618      	mov	r0, r3
 8005346:	3728      	adds	r7, #40	; 0x28
 8005348:	46bd      	mov	sp, r7
 800534a:	bc90      	pop	{r4, r7}
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	080065a4 	.word	0x080065a4
 8005354:	40021000 	.word	0x40021000
 8005358:	007a1200 	.word	0x007a1200
 800535c:	003d0900 	.word	0x003d0900

08005360 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005360:	b480      	push	{r7}
 8005362:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005364:	4b02      	ldr	r3, [pc, #8]	; (8005370 <HAL_RCC_GetHCLKFreq+0x10>)
 8005366:	681b      	ldr	r3, [r3, #0]
}
 8005368:	4618      	mov	r0, r3
 800536a:	46bd      	mov	sp, r7
 800536c:	bc80      	pop	{r7}
 800536e:	4770      	bx	lr
 8005370:	20000020 	.word	0x20000020

08005374 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005378:	f7ff fff2 	bl	8005360 <HAL_RCC_GetHCLKFreq>
 800537c:	4602      	mov	r2, r0
 800537e:	4b05      	ldr	r3, [pc, #20]	; (8005394 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	0a1b      	lsrs	r3, r3, #8
 8005384:	f003 0307 	and.w	r3, r3, #7
 8005388:	4903      	ldr	r1, [pc, #12]	; (8005398 <HAL_RCC_GetPCLK1Freq+0x24>)
 800538a:	5ccb      	ldrb	r3, [r1, r3]
 800538c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005390:	4618      	mov	r0, r3
 8005392:	bd80      	pop	{r7, pc}
 8005394:	40021000 	.word	0x40021000
 8005398:	080065c4 	.word	0x080065c4

0800539c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800539c:	b480      	push	{r7}
 800539e:	b085      	sub	sp, #20
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80053a4:	4b0a      	ldr	r3, [pc, #40]	; (80053d0 <RCC_Delay+0x34>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a0a      	ldr	r2, [pc, #40]	; (80053d4 <RCC_Delay+0x38>)
 80053aa:	fba2 2303 	umull	r2, r3, r2, r3
 80053ae:	0a5b      	lsrs	r3, r3, #9
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	fb02 f303 	mul.w	r3, r2, r3
 80053b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80053b8:	bf00      	nop
  }
  while (Delay --);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	1e5a      	subs	r2, r3, #1
 80053be:	60fa      	str	r2, [r7, #12]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d1f9      	bne.n	80053b8 <RCC_Delay+0x1c>
}
 80053c4:	bf00      	nop
 80053c6:	bf00      	nop
 80053c8:	3714      	adds	r7, #20
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bc80      	pop	{r7}
 80053ce:	4770      	bx	lr
 80053d0:	20000020 	.word	0x20000020
 80053d4:	10624dd3 	.word	0x10624dd3

080053d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d101      	bne.n	80053ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e041      	b.n	800546e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d106      	bne.n	8005404 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f7fc fb92 	bl	8001b28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	3304      	adds	r3, #4
 8005414:	4619      	mov	r1, r3
 8005416:	4610      	mov	r0, r2
 8005418:	f000 fa26 	bl	8005868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3708      	adds	r7, #8
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b082      	sub	sp, #8
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	691b      	ldr	r3, [r3, #16]
 8005484:	f003 0302 	and.w	r3, r3, #2
 8005488:	2b02      	cmp	r3, #2
 800548a:	d122      	bne.n	80054d2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f003 0302 	and.w	r3, r3, #2
 8005496:	2b02      	cmp	r3, #2
 8005498:	d11b      	bne.n	80054d2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f06f 0202 	mvn.w	r2, #2
 80054a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	f003 0303 	and.w	r3, r3, #3
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d003      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f000 f9ba 	bl	8005832 <HAL_TIM_IC_CaptureCallback>
 80054be:	e005      	b.n	80054cc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f000 f9ad 	bl	8005820 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f9bc 	bl	8005844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	691b      	ldr	r3, [r3, #16]
 80054d8:	f003 0304 	and.w	r3, r3, #4
 80054dc:	2b04      	cmp	r3, #4
 80054de:	d122      	bne.n	8005526 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	f003 0304 	and.w	r3, r3, #4
 80054ea:	2b04      	cmp	r3, #4
 80054ec:	d11b      	bne.n	8005526 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f06f 0204 	mvn.w	r2, #4
 80054f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2202      	movs	r2, #2
 80054fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005508:	2b00      	cmp	r3, #0
 800550a:	d003      	beq.n	8005514 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 f990 	bl	8005832 <HAL_TIM_IC_CaptureCallback>
 8005512:	e005      	b.n	8005520 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 f983 	bl	8005820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 f992 	bl	8005844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	f003 0308 	and.w	r3, r3, #8
 8005530:	2b08      	cmp	r3, #8
 8005532:	d122      	bne.n	800557a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	f003 0308 	and.w	r3, r3, #8
 800553e:	2b08      	cmp	r3, #8
 8005540:	d11b      	bne.n	800557a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f06f 0208 	mvn.w	r2, #8
 800554a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2204      	movs	r2, #4
 8005550:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	69db      	ldr	r3, [r3, #28]
 8005558:	f003 0303 	and.w	r3, r3, #3
 800555c:	2b00      	cmp	r3, #0
 800555e:	d003      	beq.n	8005568 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 f966 	bl	8005832 <HAL_TIM_IC_CaptureCallback>
 8005566:	e005      	b.n	8005574 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f959 	bl	8005820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 f968 	bl	8005844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	f003 0310 	and.w	r3, r3, #16
 8005584:	2b10      	cmp	r3, #16
 8005586:	d122      	bne.n	80055ce <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	f003 0310 	and.w	r3, r3, #16
 8005592:	2b10      	cmp	r3, #16
 8005594:	d11b      	bne.n	80055ce <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f06f 0210 	mvn.w	r2, #16
 800559e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2208      	movs	r2, #8
 80055a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	69db      	ldr	r3, [r3, #28]
 80055ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d003      	beq.n	80055bc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f000 f93c 	bl	8005832 <HAL_TIM_IC_CaptureCallback>
 80055ba:	e005      	b.n	80055c8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f000 f92f 	bl	8005820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 f93e 	bl	8005844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	691b      	ldr	r3, [r3, #16]
 80055d4:	f003 0301 	and.w	r3, r3, #1
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d10e      	bne.n	80055fa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d107      	bne.n	80055fa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f06f 0201 	mvn.w	r2, #1
 80055f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f000 f90a 	bl	800580e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005604:	2b80      	cmp	r3, #128	; 0x80
 8005606:	d10e      	bne.n	8005626 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005612:	2b80      	cmp	r3, #128	; 0x80
 8005614:	d107      	bne.n	8005626 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800561e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 fa80 	bl	8005b26 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005630:	2b40      	cmp	r3, #64	; 0x40
 8005632:	d10e      	bne.n	8005652 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800563e:	2b40      	cmp	r3, #64	; 0x40
 8005640:	d107      	bne.n	8005652 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800564a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 f902 	bl	8005856 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	691b      	ldr	r3, [r3, #16]
 8005658:	f003 0320 	and.w	r3, r3, #32
 800565c:	2b20      	cmp	r3, #32
 800565e:	d10e      	bne.n	800567e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	f003 0320 	and.w	r3, r3, #32
 800566a:	2b20      	cmp	r3, #32
 800566c:	d107      	bne.n	800567e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f06f 0220 	mvn.w	r2, #32
 8005676:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f000 fa4b 	bl	8005b14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800567e:	bf00      	nop
 8005680:	3708      	adds	r7, #8
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}

08005686 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005686:	b580      	push	{r7, lr}
 8005688:	b084      	sub	sp, #16
 800568a:	af00      	add	r7, sp, #0
 800568c:	6078      	str	r0, [r7, #4]
 800568e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005696:	2b01      	cmp	r3, #1
 8005698:	d101      	bne.n	800569e <HAL_TIM_ConfigClockSource+0x18>
 800569a:	2302      	movs	r3, #2
 800569c:	e0b3      	b.n	8005806 <HAL_TIM_ConfigClockSource+0x180>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2201      	movs	r2, #1
 80056a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2202      	movs	r2, #2
 80056aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80056bc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056c4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056d6:	d03e      	beq.n	8005756 <HAL_TIM_ConfigClockSource+0xd0>
 80056d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056dc:	f200 8087 	bhi.w	80057ee <HAL_TIM_ConfigClockSource+0x168>
 80056e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056e4:	f000 8085 	beq.w	80057f2 <HAL_TIM_ConfigClockSource+0x16c>
 80056e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056ec:	d87f      	bhi.n	80057ee <HAL_TIM_ConfigClockSource+0x168>
 80056ee:	2b70      	cmp	r3, #112	; 0x70
 80056f0:	d01a      	beq.n	8005728 <HAL_TIM_ConfigClockSource+0xa2>
 80056f2:	2b70      	cmp	r3, #112	; 0x70
 80056f4:	d87b      	bhi.n	80057ee <HAL_TIM_ConfigClockSource+0x168>
 80056f6:	2b60      	cmp	r3, #96	; 0x60
 80056f8:	d050      	beq.n	800579c <HAL_TIM_ConfigClockSource+0x116>
 80056fa:	2b60      	cmp	r3, #96	; 0x60
 80056fc:	d877      	bhi.n	80057ee <HAL_TIM_ConfigClockSource+0x168>
 80056fe:	2b50      	cmp	r3, #80	; 0x50
 8005700:	d03c      	beq.n	800577c <HAL_TIM_ConfigClockSource+0xf6>
 8005702:	2b50      	cmp	r3, #80	; 0x50
 8005704:	d873      	bhi.n	80057ee <HAL_TIM_ConfigClockSource+0x168>
 8005706:	2b40      	cmp	r3, #64	; 0x40
 8005708:	d058      	beq.n	80057bc <HAL_TIM_ConfigClockSource+0x136>
 800570a:	2b40      	cmp	r3, #64	; 0x40
 800570c:	d86f      	bhi.n	80057ee <HAL_TIM_ConfigClockSource+0x168>
 800570e:	2b30      	cmp	r3, #48	; 0x30
 8005710:	d064      	beq.n	80057dc <HAL_TIM_ConfigClockSource+0x156>
 8005712:	2b30      	cmp	r3, #48	; 0x30
 8005714:	d86b      	bhi.n	80057ee <HAL_TIM_ConfigClockSource+0x168>
 8005716:	2b20      	cmp	r3, #32
 8005718:	d060      	beq.n	80057dc <HAL_TIM_ConfigClockSource+0x156>
 800571a:	2b20      	cmp	r3, #32
 800571c:	d867      	bhi.n	80057ee <HAL_TIM_ConfigClockSource+0x168>
 800571e:	2b00      	cmp	r3, #0
 8005720:	d05c      	beq.n	80057dc <HAL_TIM_ConfigClockSource+0x156>
 8005722:	2b10      	cmp	r3, #16
 8005724:	d05a      	beq.n	80057dc <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005726:	e062      	b.n	80057ee <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6818      	ldr	r0, [r3, #0]
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	6899      	ldr	r1, [r3, #8]
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	f000 f96f 	bl	8005a1a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800574a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	609a      	str	r2, [r3, #8]
      break;
 8005754:	e04e      	b.n	80057f4 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6818      	ldr	r0, [r3, #0]
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	6899      	ldr	r1, [r3, #8]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	685a      	ldr	r2, [r3, #4]
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	f000 f958 	bl	8005a1a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	689a      	ldr	r2, [r3, #8]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005778:	609a      	str	r2, [r3, #8]
      break;
 800577a:	e03b      	b.n	80057f4 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6818      	ldr	r0, [r3, #0]
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	6859      	ldr	r1, [r3, #4]
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	461a      	mov	r2, r3
 800578a:	f000 f8cf 	bl	800592c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2150      	movs	r1, #80	; 0x50
 8005794:	4618      	mov	r0, r3
 8005796:	f000 f926 	bl	80059e6 <TIM_ITRx_SetConfig>
      break;
 800579a:	e02b      	b.n	80057f4 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6818      	ldr	r0, [r3, #0]
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	6859      	ldr	r1, [r3, #4]
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	461a      	mov	r2, r3
 80057aa:	f000 f8ed 	bl	8005988 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2160      	movs	r1, #96	; 0x60
 80057b4:	4618      	mov	r0, r3
 80057b6:	f000 f916 	bl	80059e6 <TIM_ITRx_SetConfig>
      break;
 80057ba:	e01b      	b.n	80057f4 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6818      	ldr	r0, [r3, #0]
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	6859      	ldr	r1, [r3, #4]
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	461a      	mov	r2, r3
 80057ca:	f000 f8af 	bl	800592c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	2140      	movs	r1, #64	; 0x40
 80057d4:	4618      	mov	r0, r3
 80057d6:	f000 f906 	bl	80059e6 <TIM_ITRx_SetConfig>
      break;
 80057da:	e00b      	b.n	80057f4 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4619      	mov	r1, r3
 80057e6:	4610      	mov	r0, r2
 80057e8:	f000 f8fd 	bl	80059e6 <TIM_ITRx_SetConfig>
        break;
 80057ec:	e002      	b.n	80057f4 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80057ee:	bf00      	nop
 80057f0:	e000      	b.n	80057f4 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80057f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}

0800580e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800580e:	b480      	push	{r7}
 8005810:	b083      	sub	sp, #12
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005816:	bf00      	nop
 8005818:	370c      	adds	r7, #12
 800581a:	46bd      	mov	sp, r7
 800581c:	bc80      	pop	{r7}
 800581e:	4770      	bx	lr

08005820 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	bc80      	pop	{r7}
 8005830:	4770      	bx	lr

08005832 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005832:	b480      	push	{r7}
 8005834:	b083      	sub	sp, #12
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800583a:	bf00      	nop
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	bc80      	pop	{r7}
 8005842:	4770      	bx	lr

08005844 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	bc80      	pop	{r7}
 8005854:	4770      	bx	lr

08005856 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005856:	b480      	push	{r7}
 8005858:	b083      	sub	sp, #12
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800585e:	bf00      	nop
 8005860:	370c      	adds	r7, #12
 8005862:	46bd      	mov	sp, r7
 8005864:	bc80      	pop	{r7}
 8005866:	4770      	bx	lr

08005868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005868:	b480      	push	{r7}
 800586a:	b085      	sub	sp, #20
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a29      	ldr	r2, [pc, #164]	; (8005920 <TIM_Base_SetConfig+0xb8>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d00b      	beq.n	8005898 <TIM_Base_SetConfig+0x30>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005886:	d007      	beq.n	8005898 <TIM_Base_SetConfig+0x30>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a26      	ldr	r2, [pc, #152]	; (8005924 <TIM_Base_SetConfig+0xbc>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d003      	beq.n	8005898 <TIM_Base_SetConfig+0x30>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a25      	ldr	r2, [pc, #148]	; (8005928 <TIM_Base_SetConfig+0xc0>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d108      	bne.n	80058aa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800589e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a1c      	ldr	r2, [pc, #112]	; (8005920 <TIM_Base_SetConfig+0xb8>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d00b      	beq.n	80058ca <TIM_Base_SetConfig+0x62>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058b8:	d007      	beq.n	80058ca <TIM_Base_SetConfig+0x62>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a19      	ldr	r2, [pc, #100]	; (8005924 <TIM_Base_SetConfig+0xbc>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d003      	beq.n	80058ca <TIM_Base_SetConfig+0x62>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a18      	ldr	r2, [pc, #96]	; (8005928 <TIM_Base_SetConfig+0xc0>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d108      	bne.n	80058dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	4313      	orrs	r3, r2
 80058da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	695b      	ldr	r3, [r3, #20]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	689a      	ldr	r2, [r3, #8]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a07      	ldr	r2, [pc, #28]	; (8005920 <TIM_Base_SetConfig+0xb8>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d103      	bne.n	8005910 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	691a      	ldr	r2, [r3, #16]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	615a      	str	r2, [r3, #20]
}
 8005916:	bf00      	nop
 8005918:	3714      	adds	r7, #20
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr
 8005920:	40012c00 	.word	0x40012c00
 8005924:	40000400 	.word	0x40000400
 8005928:	40000800 	.word	0x40000800

0800592c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800592c:	b480      	push	{r7}
 800592e:	b087      	sub	sp, #28
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6a1b      	ldr	r3, [r3, #32]
 800593c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	f023 0201 	bic.w	r2, r3, #1
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	699b      	ldr	r3, [r3, #24]
 800594e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005956:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	011b      	lsls	r3, r3, #4
 800595c:	693a      	ldr	r2, [r7, #16]
 800595e:	4313      	orrs	r3, r2
 8005960:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f023 030a 	bic.w	r3, r3, #10
 8005968:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	4313      	orrs	r3, r2
 8005970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	697a      	ldr	r2, [r7, #20]
 800597c:	621a      	str	r2, [r3, #32]
}
 800597e:	bf00      	nop
 8005980:	371c      	adds	r7, #28
 8005982:	46bd      	mov	sp, r7
 8005984:	bc80      	pop	{r7}
 8005986:	4770      	bx	lr

08005988 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005988:	b480      	push	{r7}
 800598a:	b087      	sub	sp, #28
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6a1b      	ldr	r3, [r3, #32]
 8005998:	f023 0210 	bic.w	r2, r3, #16
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6a1b      	ldr	r3, [r3, #32]
 80059aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80059b2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	031b      	lsls	r3, r3, #12
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80059c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	011b      	lsls	r3, r3, #4
 80059ca:	693a      	ldr	r2, [r7, #16]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	621a      	str	r2, [r3, #32]
}
 80059dc:	bf00      	nop
 80059de:	371c      	adds	r7, #28
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bc80      	pop	{r7}
 80059e4:	4770      	bx	lr

080059e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80059e6:	b480      	push	{r7}
 80059e8:	b085      	sub	sp, #20
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	6078      	str	r0, [r7, #4]
 80059ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059fe:	683a      	ldr	r2, [r7, #0]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	f043 0307 	orr.w	r3, r3, #7
 8005a08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	609a      	str	r2, [r3, #8]
}
 8005a10:	bf00      	nop
 8005a12:	3714      	adds	r7, #20
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bc80      	pop	{r7}
 8005a18:	4770      	bx	lr

08005a1a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b087      	sub	sp, #28
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	60f8      	str	r0, [r7, #12]
 8005a22:	60b9      	str	r1, [r7, #8]
 8005a24:	607a      	str	r2, [r7, #4]
 8005a26:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a34:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	021a      	lsls	r2, r3, #8
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	431a      	orrs	r2, r3
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	697a      	ldr	r2, [r7, #20]
 8005a4c:	609a      	str	r2, [r3, #8]
}
 8005a4e:	bf00      	nop
 8005a50:	371c      	adds	r7, #28
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bc80      	pop	{r7}
 8005a56:	4770      	bx	lr

08005a58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b085      	sub	sp, #20
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d101      	bne.n	8005a70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a6c:	2302      	movs	r3, #2
 8005a6e:	e046      	b.n	8005afe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a16      	ldr	r2, [pc, #88]	; (8005b08 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d00e      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005abc:	d009      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a12      	ldr	r2, [pc, #72]	; (8005b0c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d004      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a10      	ldr	r2, [pc, #64]	; (8005b10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d10c      	bne.n	8005aec <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ad8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	68ba      	ldr	r2, [r7, #8]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3714      	adds	r7, #20
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bc80      	pop	{r7}
 8005b06:	4770      	bx	lr
 8005b08:	40012c00 	.word	0x40012c00
 8005b0c:	40000400 	.word	0x40000400
 8005b10:	40000800 	.word	0x40000800

08005b14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bc80      	pop	{r7}
 8005b24:	4770      	bx	lr

08005b26 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b083      	sub	sp, #12
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b2e:	bf00      	nop
 8005b30:	370c      	adds	r7, #12
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bc80      	pop	{r7}
 8005b36:	4770      	bx	lr

08005b38 <__errno>:
 8005b38:	4b01      	ldr	r3, [pc, #4]	; (8005b40 <__errno+0x8>)
 8005b3a:	6818      	ldr	r0, [r3, #0]
 8005b3c:	4770      	bx	lr
 8005b3e:	bf00      	nop
 8005b40:	2000002c 	.word	0x2000002c

08005b44 <__libc_init_array>:
 8005b44:	b570      	push	{r4, r5, r6, lr}
 8005b46:	2600      	movs	r6, #0
 8005b48:	4d0c      	ldr	r5, [pc, #48]	; (8005b7c <__libc_init_array+0x38>)
 8005b4a:	4c0d      	ldr	r4, [pc, #52]	; (8005b80 <__libc_init_array+0x3c>)
 8005b4c:	1b64      	subs	r4, r4, r5
 8005b4e:	10a4      	asrs	r4, r4, #2
 8005b50:	42a6      	cmp	r6, r4
 8005b52:	d109      	bne.n	8005b68 <__libc_init_array+0x24>
 8005b54:	f000 fc9c 	bl	8006490 <_init>
 8005b58:	2600      	movs	r6, #0
 8005b5a:	4d0a      	ldr	r5, [pc, #40]	; (8005b84 <__libc_init_array+0x40>)
 8005b5c:	4c0a      	ldr	r4, [pc, #40]	; (8005b88 <__libc_init_array+0x44>)
 8005b5e:	1b64      	subs	r4, r4, r5
 8005b60:	10a4      	asrs	r4, r4, #2
 8005b62:	42a6      	cmp	r6, r4
 8005b64:	d105      	bne.n	8005b72 <__libc_init_array+0x2e>
 8005b66:	bd70      	pop	{r4, r5, r6, pc}
 8005b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b6c:	4798      	blx	r3
 8005b6e:	3601      	adds	r6, #1
 8005b70:	e7ee      	b.n	8005b50 <__libc_init_array+0xc>
 8005b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b76:	4798      	blx	r3
 8005b78:	3601      	adds	r6, #1
 8005b7a:	e7f2      	b.n	8005b62 <__libc_init_array+0x1e>
 8005b7c:	08006600 	.word	0x08006600
 8005b80:	08006600 	.word	0x08006600
 8005b84:	08006600 	.word	0x08006600
 8005b88:	08006604 	.word	0x08006604

08005b8c <memset>:
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	4402      	add	r2, r0
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d100      	bne.n	8005b96 <memset+0xa>
 8005b94:	4770      	bx	lr
 8005b96:	f803 1b01 	strb.w	r1, [r3], #1
 8005b9a:	e7f9      	b.n	8005b90 <memset+0x4>

08005b9c <siprintf>:
 8005b9c:	b40e      	push	{r1, r2, r3}
 8005b9e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005ba2:	b500      	push	{lr}
 8005ba4:	b09c      	sub	sp, #112	; 0x70
 8005ba6:	ab1d      	add	r3, sp, #116	; 0x74
 8005ba8:	9002      	str	r0, [sp, #8]
 8005baa:	9006      	str	r0, [sp, #24]
 8005bac:	9107      	str	r1, [sp, #28]
 8005bae:	9104      	str	r1, [sp, #16]
 8005bb0:	4808      	ldr	r0, [pc, #32]	; (8005bd4 <siprintf+0x38>)
 8005bb2:	4909      	ldr	r1, [pc, #36]	; (8005bd8 <siprintf+0x3c>)
 8005bb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bb8:	9105      	str	r1, [sp, #20]
 8005bba:	6800      	ldr	r0, [r0, #0]
 8005bbc:	a902      	add	r1, sp, #8
 8005bbe:	9301      	str	r3, [sp, #4]
 8005bc0:	f000 f868 	bl	8005c94 <_svfiprintf_r>
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	9b02      	ldr	r3, [sp, #8]
 8005bc8:	701a      	strb	r2, [r3, #0]
 8005bca:	b01c      	add	sp, #112	; 0x70
 8005bcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bd0:	b003      	add	sp, #12
 8005bd2:	4770      	bx	lr
 8005bd4:	2000002c 	.word	0x2000002c
 8005bd8:	ffff0208 	.word	0xffff0208

08005bdc <__ssputs_r>:
 8005bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005be0:	688e      	ldr	r6, [r1, #8]
 8005be2:	4682      	mov	sl, r0
 8005be4:	429e      	cmp	r6, r3
 8005be6:	460c      	mov	r4, r1
 8005be8:	4690      	mov	r8, r2
 8005bea:	461f      	mov	r7, r3
 8005bec:	d838      	bhi.n	8005c60 <__ssputs_r+0x84>
 8005bee:	898a      	ldrh	r2, [r1, #12]
 8005bf0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005bf4:	d032      	beq.n	8005c5c <__ssputs_r+0x80>
 8005bf6:	6825      	ldr	r5, [r4, #0]
 8005bf8:	6909      	ldr	r1, [r1, #16]
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	eba5 0901 	sub.w	r9, r5, r1
 8005c00:	6965      	ldr	r5, [r4, #20]
 8005c02:	444b      	add	r3, r9
 8005c04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c0c:	106d      	asrs	r5, r5, #1
 8005c0e:	429d      	cmp	r5, r3
 8005c10:	bf38      	it	cc
 8005c12:	461d      	movcc	r5, r3
 8005c14:	0553      	lsls	r3, r2, #21
 8005c16:	d531      	bpl.n	8005c7c <__ssputs_r+0xa0>
 8005c18:	4629      	mov	r1, r5
 8005c1a:	f000 fb6f 	bl	80062fc <_malloc_r>
 8005c1e:	4606      	mov	r6, r0
 8005c20:	b950      	cbnz	r0, 8005c38 <__ssputs_r+0x5c>
 8005c22:	230c      	movs	r3, #12
 8005c24:	f04f 30ff 	mov.w	r0, #4294967295
 8005c28:	f8ca 3000 	str.w	r3, [sl]
 8005c2c:	89a3      	ldrh	r3, [r4, #12]
 8005c2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c32:	81a3      	strh	r3, [r4, #12]
 8005c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c38:	464a      	mov	r2, r9
 8005c3a:	6921      	ldr	r1, [r4, #16]
 8005c3c:	f000 face 	bl	80061dc <memcpy>
 8005c40:	89a3      	ldrh	r3, [r4, #12]
 8005c42:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005c46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c4a:	81a3      	strh	r3, [r4, #12]
 8005c4c:	6126      	str	r6, [r4, #16]
 8005c4e:	444e      	add	r6, r9
 8005c50:	6026      	str	r6, [r4, #0]
 8005c52:	463e      	mov	r6, r7
 8005c54:	6165      	str	r5, [r4, #20]
 8005c56:	eba5 0509 	sub.w	r5, r5, r9
 8005c5a:	60a5      	str	r5, [r4, #8]
 8005c5c:	42be      	cmp	r6, r7
 8005c5e:	d900      	bls.n	8005c62 <__ssputs_r+0x86>
 8005c60:	463e      	mov	r6, r7
 8005c62:	4632      	mov	r2, r6
 8005c64:	4641      	mov	r1, r8
 8005c66:	6820      	ldr	r0, [r4, #0]
 8005c68:	f000 fac6 	bl	80061f8 <memmove>
 8005c6c:	68a3      	ldr	r3, [r4, #8]
 8005c6e:	2000      	movs	r0, #0
 8005c70:	1b9b      	subs	r3, r3, r6
 8005c72:	60a3      	str	r3, [r4, #8]
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	4433      	add	r3, r6
 8005c78:	6023      	str	r3, [r4, #0]
 8005c7a:	e7db      	b.n	8005c34 <__ssputs_r+0x58>
 8005c7c:	462a      	mov	r2, r5
 8005c7e:	f000 fbb1 	bl	80063e4 <_realloc_r>
 8005c82:	4606      	mov	r6, r0
 8005c84:	2800      	cmp	r0, #0
 8005c86:	d1e1      	bne.n	8005c4c <__ssputs_r+0x70>
 8005c88:	4650      	mov	r0, sl
 8005c8a:	6921      	ldr	r1, [r4, #16]
 8005c8c:	f000 face 	bl	800622c <_free_r>
 8005c90:	e7c7      	b.n	8005c22 <__ssputs_r+0x46>
	...

08005c94 <_svfiprintf_r>:
 8005c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c98:	4698      	mov	r8, r3
 8005c9a:	898b      	ldrh	r3, [r1, #12]
 8005c9c:	4607      	mov	r7, r0
 8005c9e:	061b      	lsls	r3, r3, #24
 8005ca0:	460d      	mov	r5, r1
 8005ca2:	4614      	mov	r4, r2
 8005ca4:	b09d      	sub	sp, #116	; 0x74
 8005ca6:	d50e      	bpl.n	8005cc6 <_svfiprintf_r+0x32>
 8005ca8:	690b      	ldr	r3, [r1, #16]
 8005caa:	b963      	cbnz	r3, 8005cc6 <_svfiprintf_r+0x32>
 8005cac:	2140      	movs	r1, #64	; 0x40
 8005cae:	f000 fb25 	bl	80062fc <_malloc_r>
 8005cb2:	6028      	str	r0, [r5, #0]
 8005cb4:	6128      	str	r0, [r5, #16]
 8005cb6:	b920      	cbnz	r0, 8005cc2 <_svfiprintf_r+0x2e>
 8005cb8:	230c      	movs	r3, #12
 8005cba:	603b      	str	r3, [r7, #0]
 8005cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc0:	e0d1      	b.n	8005e66 <_svfiprintf_r+0x1d2>
 8005cc2:	2340      	movs	r3, #64	; 0x40
 8005cc4:	616b      	str	r3, [r5, #20]
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	9309      	str	r3, [sp, #36]	; 0x24
 8005cca:	2320      	movs	r3, #32
 8005ccc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005cd0:	2330      	movs	r3, #48	; 0x30
 8005cd2:	f04f 0901 	mov.w	r9, #1
 8005cd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cda:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005e80 <_svfiprintf_r+0x1ec>
 8005cde:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ce2:	4623      	mov	r3, r4
 8005ce4:	469a      	mov	sl, r3
 8005ce6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005cea:	b10a      	cbz	r2, 8005cf0 <_svfiprintf_r+0x5c>
 8005cec:	2a25      	cmp	r2, #37	; 0x25
 8005cee:	d1f9      	bne.n	8005ce4 <_svfiprintf_r+0x50>
 8005cf0:	ebba 0b04 	subs.w	fp, sl, r4
 8005cf4:	d00b      	beq.n	8005d0e <_svfiprintf_r+0x7a>
 8005cf6:	465b      	mov	r3, fp
 8005cf8:	4622      	mov	r2, r4
 8005cfa:	4629      	mov	r1, r5
 8005cfc:	4638      	mov	r0, r7
 8005cfe:	f7ff ff6d 	bl	8005bdc <__ssputs_r>
 8005d02:	3001      	adds	r0, #1
 8005d04:	f000 80aa 	beq.w	8005e5c <_svfiprintf_r+0x1c8>
 8005d08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d0a:	445a      	add	r2, fp
 8005d0c:	9209      	str	r2, [sp, #36]	; 0x24
 8005d0e:	f89a 3000 	ldrb.w	r3, [sl]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	f000 80a2 	beq.w	8005e5c <_svfiprintf_r+0x1c8>
 8005d18:	2300      	movs	r3, #0
 8005d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d22:	f10a 0a01 	add.w	sl, sl, #1
 8005d26:	9304      	str	r3, [sp, #16]
 8005d28:	9307      	str	r3, [sp, #28]
 8005d2a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d2e:	931a      	str	r3, [sp, #104]	; 0x68
 8005d30:	4654      	mov	r4, sl
 8005d32:	2205      	movs	r2, #5
 8005d34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d38:	4851      	ldr	r0, [pc, #324]	; (8005e80 <_svfiprintf_r+0x1ec>)
 8005d3a:	f000 fa41 	bl	80061c0 <memchr>
 8005d3e:	9a04      	ldr	r2, [sp, #16]
 8005d40:	b9d8      	cbnz	r0, 8005d7a <_svfiprintf_r+0xe6>
 8005d42:	06d0      	lsls	r0, r2, #27
 8005d44:	bf44      	itt	mi
 8005d46:	2320      	movmi	r3, #32
 8005d48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d4c:	0711      	lsls	r1, r2, #28
 8005d4e:	bf44      	itt	mi
 8005d50:	232b      	movmi	r3, #43	; 0x2b
 8005d52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d56:	f89a 3000 	ldrb.w	r3, [sl]
 8005d5a:	2b2a      	cmp	r3, #42	; 0x2a
 8005d5c:	d015      	beq.n	8005d8a <_svfiprintf_r+0xf6>
 8005d5e:	4654      	mov	r4, sl
 8005d60:	2000      	movs	r0, #0
 8005d62:	f04f 0c0a 	mov.w	ip, #10
 8005d66:	9a07      	ldr	r2, [sp, #28]
 8005d68:	4621      	mov	r1, r4
 8005d6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d6e:	3b30      	subs	r3, #48	; 0x30
 8005d70:	2b09      	cmp	r3, #9
 8005d72:	d94e      	bls.n	8005e12 <_svfiprintf_r+0x17e>
 8005d74:	b1b0      	cbz	r0, 8005da4 <_svfiprintf_r+0x110>
 8005d76:	9207      	str	r2, [sp, #28]
 8005d78:	e014      	b.n	8005da4 <_svfiprintf_r+0x110>
 8005d7a:	eba0 0308 	sub.w	r3, r0, r8
 8005d7e:	fa09 f303 	lsl.w	r3, r9, r3
 8005d82:	4313      	orrs	r3, r2
 8005d84:	46a2      	mov	sl, r4
 8005d86:	9304      	str	r3, [sp, #16]
 8005d88:	e7d2      	b.n	8005d30 <_svfiprintf_r+0x9c>
 8005d8a:	9b03      	ldr	r3, [sp, #12]
 8005d8c:	1d19      	adds	r1, r3, #4
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	9103      	str	r1, [sp, #12]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	bfbb      	ittet	lt
 8005d96:	425b      	neglt	r3, r3
 8005d98:	f042 0202 	orrlt.w	r2, r2, #2
 8005d9c:	9307      	strge	r3, [sp, #28]
 8005d9e:	9307      	strlt	r3, [sp, #28]
 8005da0:	bfb8      	it	lt
 8005da2:	9204      	strlt	r2, [sp, #16]
 8005da4:	7823      	ldrb	r3, [r4, #0]
 8005da6:	2b2e      	cmp	r3, #46	; 0x2e
 8005da8:	d10c      	bne.n	8005dc4 <_svfiprintf_r+0x130>
 8005daa:	7863      	ldrb	r3, [r4, #1]
 8005dac:	2b2a      	cmp	r3, #42	; 0x2a
 8005dae:	d135      	bne.n	8005e1c <_svfiprintf_r+0x188>
 8005db0:	9b03      	ldr	r3, [sp, #12]
 8005db2:	3402      	adds	r4, #2
 8005db4:	1d1a      	adds	r2, r3, #4
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	9203      	str	r2, [sp, #12]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	bfb8      	it	lt
 8005dbe:	f04f 33ff 	movlt.w	r3, #4294967295
 8005dc2:	9305      	str	r3, [sp, #20]
 8005dc4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005e84 <_svfiprintf_r+0x1f0>
 8005dc8:	2203      	movs	r2, #3
 8005dca:	4650      	mov	r0, sl
 8005dcc:	7821      	ldrb	r1, [r4, #0]
 8005dce:	f000 f9f7 	bl	80061c0 <memchr>
 8005dd2:	b140      	cbz	r0, 8005de6 <_svfiprintf_r+0x152>
 8005dd4:	2340      	movs	r3, #64	; 0x40
 8005dd6:	eba0 000a 	sub.w	r0, r0, sl
 8005dda:	fa03 f000 	lsl.w	r0, r3, r0
 8005dde:	9b04      	ldr	r3, [sp, #16]
 8005de0:	3401      	adds	r4, #1
 8005de2:	4303      	orrs	r3, r0
 8005de4:	9304      	str	r3, [sp, #16]
 8005de6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dea:	2206      	movs	r2, #6
 8005dec:	4826      	ldr	r0, [pc, #152]	; (8005e88 <_svfiprintf_r+0x1f4>)
 8005dee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005df2:	f000 f9e5 	bl	80061c0 <memchr>
 8005df6:	2800      	cmp	r0, #0
 8005df8:	d038      	beq.n	8005e6c <_svfiprintf_r+0x1d8>
 8005dfa:	4b24      	ldr	r3, [pc, #144]	; (8005e8c <_svfiprintf_r+0x1f8>)
 8005dfc:	bb1b      	cbnz	r3, 8005e46 <_svfiprintf_r+0x1b2>
 8005dfe:	9b03      	ldr	r3, [sp, #12]
 8005e00:	3307      	adds	r3, #7
 8005e02:	f023 0307 	bic.w	r3, r3, #7
 8005e06:	3308      	adds	r3, #8
 8005e08:	9303      	str	r3, [sp, #12]
 8005e0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e0c:	4433      	add	r3, r6
 8005e0e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e10:	e767      	b.n	8005ce2 <_svfiprintf_r+0x4e>
 8005e12:	460c      	mov	r4, r1
 8005e14:	2001      	movs	r0, #1
 8005e16:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e1a:	e7a5      	b.n	8005d68 <_svfiprintf_r+0xd4>
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	f04f 0c0a 	mov.w	ip, #10
 8005e22:	4619      	mov	r1, r3
 8005e24:	3401      	adds	r4, #1
 8005e26:	9305      	str	r3, [sp, #20]
 8005e28:	4620      	mov	r0, r4
 8005e2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e2e:	3a30      	subs	r2, #48	; 0x30
 8005e30:	2a09      	cmp	r2, #9
 8005e32:	d903      	bls.n	8005e3c <_svfiprintf_r+0x1a8>
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d0c5      	beq.n	8005dc4 <_svfiprintf_r+0x130>
 8005e38:	9105      	str	r1, [sp, #20]
 8005e3a:	e7c3      	b.n	8005dc4 <_svfiprintf_r+0x130>
 8005e3c:	4604      	mov	r4, r0
 8005e3e:	2301      	movs	r3, #1
 8005e40:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e44:	e7f0      	b.n	8005e28 <_svfiprintf_r+0x194>
 8005e46:	ab03      	add	r3, sp, #12
 8005e48:	9300      	str	r3, [sp, #0]
 8005e4a:	462a      	mov	r2, r5
 8005e4c:	4638      	mov	r0, r7
 8005e4e:	4b10      	ldr	r3, [pc, #64]	; (8005e90 <_svfiprintf_r+0x1fc>)
 8005e50:	a904      	add	r1, sp, #16
 8005e52:	f3af 8000 	nop.w
 8005e56:	1c42      	adds	r2, r0, #1
 8005e58:	4606      	mov	r6, r0
 8005e5a:	d1d6      	bne.n	8005e0a <_svfiprintf_r+0x176>
 8005e5c:	89ab      	ldrh	r3, [r5, #12]
 8005e5e:	065b      	lsls	r3, r3, #25
 8005e60:	f53f af2c 	bmi.w	8005cbc <_svfiprintf_r+0x28>
 8005e64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e66:	b01d      	add	sp, #116	; 0x74
 8005e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e6c:	ab03      	add	r3, sp, #12
 8005e6e:	9300      	str	r3, [sp, #0]
 8005e70:	462a      	mov	r2, r5
 8005e72:	4638      	mov	r0, r7
 8005e74:	4b06      	ldr	r3, [pc, #24]	; (8005e90 <_svfiprintf_r+0x1fc>)
 8005e76:	a904      	add	r1, sp, #16
 8005e78:	f000 f87c 	bl	8005f74 <_printf_i>
 8005e7c:	e7eb      	b.n	8005e56 <_svfiprintf_r+0x1c2>
 8005e7e:	bf00      	nop
 8005e80:	080065cc 	.word	0x080065cc
 8005e84:	080065d2 	.word	0x080065d2
 8005e88:	080065d6 	.word	0x080065d6
 8005e8c:	00000000 	.word	0x00000000
 8005e90:	08005bdd 	.word	0x08005bdd

08005e94 <_printf_common>:
 8005e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e98:	4616      	mov	r6, r2
 8005e9a:	4699      	mov	r9, r3
 8005e9c:	688a      	ldr	r2, [r1, #8]
 8005e9e:	690b      	ldr	r3, [r1, #16]
 8005ea0:	4607      	mov	r7, r0
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	bfb8      	it	lt
 8005ea6:	4613      	movlt	r3, r2
 8005ea8:	6033      	str	r3, [r6, #0]
 8005eaa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005eae:	460c      	mov	r4, r1
 8005eb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005eb4:	b10a      	cbz	r2, 8005eba <_printf_common+0x26>
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	6033      	str	r3, [r6, #0]
 8005eba:	6823      	ldr	r3, [r4, #0]
 8005ebc:	0699      	lsls	r1, r3, #26
 8005ebe:	bf42      	ittt	mi
 8005ec0:	6833      	ldrmi	r3, [r6, #0]
 8005ec2:	3302      	addmi	r3, #2
 8005ec4:	6033      	strmi	r3, [r6, #0]
 8005ec6:	6825      	ldr	r5, [r4, #0]
 8005ec8:	f015 0506 	ands.w	r5, r5, #6
 8005ecc:	d106      	bne.n	8005edc <_printf_common+0x48>
 8005ece:	f104 0a19 	add.w	sl, r4, #25
 8005ed2:	68e3      	ldr	r3, [r4, #12]
 8005ed4:	6832      	ldr	r2, [r6, #0]
 8005ed6:	1a9b      	subs	r3, r3, r2
 8005ed8:	42ab      	cmp	r3, r5
 8005eda:	dc28      	bgt.n	8005f2e <_printf_common+0x9a>
 8005edc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ee0:	1e13      	subs	r3, r2, #0
 8005ee2:	6822      	ldr	r2, [r4, #0]
 8005ee4:	bf18      	it	ne
 8005ee6:	2301      	movne	r3, #1
 8005ee8:	0692      	lsls	r2, r2, #26
 8005eea:	d42d      	bmi.n	8005f48 <_printf_common+0xb4>
 8005eec:	4649      	mov	r1, r9
 8005eee:	4638      	mov	r0, r7
 8005ef0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ef4:	47c0      	blx	r8
 8005ef6:	3001      	adds	r0, #1
 8005ef8:	d020      	beq.n	8005f3c <_printf_common+0xa8>
 8005efa:	6823      	ldr	r3, [r4, #0]
 8005efc:	68e5      	ldr	r5, [r4, #12]
 8005efe:	f003 0306 	and.w	r3, r3, #6
 8005f02:	2b04      	cmp	r3, #4
 8005f04:	bf18      	it	ne
 8005f06:	2500      	movne	r5, #0
 8005f08:	6832      	ldr	r2, [r6, #0]
 8005f0a:	f04f 0600 	mov.w	r6, #0
 8005f0e:	68a3      	ldr	r3, [r4, #8]
 8005f10:	bf08      	it	eq
 8005f12:	1aad      	subeq	r5, r5, r2
 8005f14:	6922      	ldr	r2, [r4, #16]
 8005f16:	bf08      	it	eq
 8005f18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	bfc4      	itt	gt
 8005f20:	1a9b      	subgt	r3, r3, r2
 8005f22:	18ed      	addgt	r5, r5, r3
 8005f24:	341a      	adds	r4, #26
 8005f26:	42b5      	cmp	r5, r6
 8005f28:	d11a      	bne.n	8005f60 <_printf_common+0xcc>
 8005f2a:	2000      	movs	r0, #0
 8005f2c:	e008      	b.n	8005f40 <_printf_common+0xac>
 8005f2e:	2301      	movs	r3, #1
 8005f30:	4652      	mov	r2, sl
 8005f32:	4649      	mov	r1, r9
 8005f34:	4638      	mov	r0, r7
 8005f36:	47c0      	blx	r8
 8005f38:	3001      	adds	r0, #1
 8005f3a:	d103      	bne.n	8005f44 <_printf_common+0xb0>
 8005f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f44:	3501      	adds	r5, #1
 8005f46:	e7c4      	b.n	8005ed2 <_printf_common+0x3e>
 8005f48:	2030      	movs	r0, #48	; 0x30
 8005f4a:	18e1      	adds	r1, r4, r3
 8005f4c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f50:	1c5a      	adds	r2, r3, #1
 8005f52:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f56:	4422      	add	r2, r4
 8005f58:	3302      	adds	r3, #2
 8005f5a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f5e:	e7c5      	b.n	8005eec <_printf_common+0x58>
 8005f60:	2301      	movs	r3, #1
 8005f62:	4622      	mov	r2, r4
 8005f64:	4649      	mov	r1, r9
 8005f66:	4638      	mov	r0, r7
 8005f68:	47c0      	blx	r8
 8005f6a:	3001      	adds	r0, #1
 8005f6c:	d0e6      	beq.n	8005f3c <_printf_common+0xa8>
 8005f6e:	3601      	adds	r6, #1
 8005f70:	e7d9      	b.n	8005f26 <_printf_common+0x92>
	...

08005f74 <_printf_i>:
 8005f74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f78:	7e0f      	ldrb	r7, [r1, #24]
 8005f7a:	4691      	mov	r9, r2
 8005f7c:	2f78      	cmp	r7, #120	; 0x78
 8005f7e:	4680      	mov	r8, r0
 8005f80:	460c      	mov	r4, r1
 8005f82:	469a      	mov	sl, r3
 8005f84:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005f8a:	d807      	bhi.n	8005f9c <_printf_i+0x28>
 8005f8c:	2f62      	cmp	r7, #98	; 0x62
 8005f8e:	d80a      	bhi.n	8005fa6 <_printf_i+0x32>
 8005f90:	2f00      	cmp	r7, #0
 8005f92:	f000 80d9 	beq.w	8006148 <_printf_i+0x1d4>
 8005f96:	2f58      	cmp	r7, #88	; 0x58
 8005f98:	f000 80a4 	beq.w	80060e4 <_printf_i+0x170>
 8005f9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005fa0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005fa4:	e03a      	b.n	800601c <_printf_i+0xa8>
 8005fa6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005faa:	2b15      	cmp	r3, #21
 8005fac:	d8f6      	bhi.n	8005f9c <_printf_i+0x28>
 8005fae:	a101      	add	r1, pc, #4	; (adr r1, 8005fb4 <_printf_i+0x40>)
 8005fb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fb4:	0800600d 	.word	0x0800600d
 8005fb8:	08006021 	.word	0x08006021
 8005fbc:	08005f9d 	.word	0x08005f9d
 8005fc0:	08005f9d 	.word	0x08005f9d
 8005fc4:	08005f9d 	.word	0x08005f9d
 8005fc8:	08005f9d 	.word	0x08005f9d
 8005fcc:	08006021 	.word	0x08006021
 8005fd0:	08005f9d 	.word	0x08005f9d
 8005fd4:	08005f9d 	.word	0x08005f9d
 8005fd8:	08005f9d 	.word	0x08005f9d
 8005fdc:	08005f9d 	.word	0x08005f9d
 8005fe0:	0800612f 	.word	0x0800612f
 8005fe4:	08006051 	.word	0x08006051
 8005fe8:	08006111 	.word	0x08006111
 8005fec:	08005f9d 	.word	0x08005f9d
 8005ff0:	08005f9d 	.word	0x08005f9d
 8005ff4:	08006151 	.word	0x08006151
 8005ff8:	08005f9d 	.word	0x08005f9d
 8005ffc:	08006051 	.word	0x08006051
 8006000:	08005f9d 	.word	0x08005f9d
 8006004:	08005f9d 	.word	0x08005f9d
 8006008:	08006119 	.word	0x08006119
 800600c:	682b      	ldr	r3, [r5, #0]
 800600e:	1d1a      	adds	r2, r3, #4
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	602a      	str	r2, [r5, #0]
 8006014:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006018:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800601c:	2301      	movs	r3, #1
 800601e:	e0a4      	b.n	800616a <_printf_i+0x1f6>
 8006020:	6820      	ldr	r0, [r4, #0]
 8006022:	6829      	ldr	r1, [r5, #0]
 8006024:	0606      	lsls	r6, r0, #24
 8006026:	f101 0304 	add.w	r3, r1, #4
 800602a:	d50a      	bpl.n	8006042 <_printf_i+0xce>
 800602c:	680e      	ldr	r6, [r1, #0]
 800602e:	602b      	str	r3, [r5, #0]
 8006030:	2e00      	cmp	r6, #0
 8006032:	da03      	bge.n	800603c <_printf_i+0xc8>
 8006034:	232d      	movs	r3, #45	; 0x2d
 8006036:	4276      	negs	r6, r6
 8006038:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800603c:	230a      	movs	r3, #10
 800603e:	485e      	ldr	r0, [pc, #376]	; (80061b8 <_printf_i+0x244>)
 8006040:	e019      	b.n	8006076 <_printf_i+0x102>
 8006042:	680e      	ldr	r6, [r1, #0]
 8006044:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006048:	602b      	str	r3, [r5, #0]
 800604a:	bf18      	it	ne
 800604c:	b236      	sxthne	r6, r6
 800604e:	e7ef      	b.n	8006030 <_printf_i+0xbc>
 8006050:	682b      	ldr	r3, [r5, #0]
 8006052:	6820      	ldr	r0, [r4, #0]
 8006054:	1d19      	adds	r1, r3, #4
 8006056:	6029      	str	r1, [r5, #0]
 8006058:	0601      	lsls	r1, r0, #24
 800605a:	d501      	bpl.n	8006060 <_printf_i+0xec>
 800605c:	681e      	ldr	r6, [r3, #0]
 800605e:	e002      	b.n	8006066 <_printf_i+0xf2>
 8006060:	0646      	lsls	r6, r0, #25
 8006062:	d5fb      	bpl.n	800605c <_printf_i+0xe8>
 8006064:	881e      	ldrh	r6, [r3, #0]
 8006066:	2f6f      	cmp	r7, #111	; 0x6f
 8006068:	bf0c      	ite	eq
 800606a:	2308      	moveq	r3, #8
 800606c:	230a      	movne	r3, #10
 800606e:	4852      	ldr	r0, [pc, #328]	; (80061b8 <_printf_i+0x244>)
 8006070:	2100      	movs	r1, #0
 8006072:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006076:	6865      	ldr	r5, [r4, #4]
 8006078:	2d00      	cmp	r5, #0
 800607a:	bfa8      	it	ge
 800607c:	6821      	ldrge	r1, [r4, #0]
 800607e:	60a5      	str	r5, [r4, #8]
 8006080:	bfa4      	itt	ge
 8006082:	f021 0104 	bicge.w	r1, r1, #4
 8006086:	6021      	strge	r1, [r4, #0]
 8006088:	b90e      	cbnz	r6, 800608e <_printf_i+0x11a>
 800608a:	2d00      	cmp	r5, #0
 800608c:	d04d      	beq.n	800612a <_printf_i+0x1b6>
 800608e:	4615      	mov	r5, r2
 8006090:	fbb6 f1f3 	udiv	r1, r6, r3
 8006094:	fb03 6711 	mls	r7, r3, r1, r6
 8006098:	5dc7      	ldrb	r7, [r0, r7]
 800609a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800609e:	4637      	mov	r7, r6
 80060a0:	42bb      	cmp	r3, r7
 80060a2:	460e      	mov	r6, r1
 80060a4:	d9f4      	bls.n	8006090 <_printf_i+0x11c>
 80060a6:	2b08      	cmp	r3, #8
 80060a8:	d10b      	bne.n	80060c2 <_printf_i+0x14e>
 80060aa:	6823      	ldr	r3, [r4, #0]
 80060ac:	07de      	lsls	r6, r3, #31
 80060ae:	d508      	bpl.n	80060c2 <_printf_i+0x14e>
 80060b0:	6923      	ldr	r3, [r4, #16]
 80060b2:	6861      	ldr	r1, [r4, #4]
 80060b4:	4299      	cmp	r1, r3
 80060b6:	bfde      	ittt	le
 80060b8:	2330      	movle	r3, #48	; 0x30
 80060ba:	f805 3c01 	strble.w	r3, [r5, #-1]
 80060be:	f105 35ff 	addle.w	r5, r5, #4294967295
 80060c2:	1b52      	subs	r2, r2, r5
 80060c4:	6122      	str	r2, [r4, #16]
 80060c6:	464b      	mov	r3, r9
 80060c8:	4621      	mov	r1, r4
 80060ca:	4640      	mov	r0, r8
 80060cc:	f8cd a000 	str.w	sl, [sp]
 80060d0:	aa03      	add	r2, sp, #12
 80060d2:	f7ff fedf 	bl	8005e94 <_printf_common>
 80060d6:	3001      	adds	r0, #1
 80060d8:	d14c      	bne.n	8006174 <_printf_i+0x200>
 80060da:	f04f 30ff 	mov.w	r0, #4294967295
 80060de:	b004      	add	sp, #16
 80060e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060e4:	4834      	ldr	r0, [pc, #208]	; (80061b8 <_printf_i+0x244>)
 80060e6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80060ea:	6829      	ldr	r1, [r5, #0]
 80060ec:	6823      	ldr	r3, [r4, #0]
 80060ee:	f851 6b04 	ldr.w	r6, [r1], #4
 80060f2:	6029      	str	r1, [r5, #0]
 80060f4:	061d      	lsls	r5, r3, #24
 80060f6:	d514      	bpl.n	8006122 <_printf_i+0x1ae>
 80060f8:	07df      	lsls	r7, r3, #31
 80060fa:	bf44      	itt	mi
 80060fc:	f043 0320 	orrmi.w	r3, r3, #32
 8006100:	6023      	strmi	r3, [r4, #0]
 8006102:	b91e      	cbnz	r6, 800610c <_printf_i+0x198>
 8006104:	6823      	ldr	r3, [r4, #0]
 8006106:	f023 0320 	bic.w	r3, r3, #32
 800610a:	6023      	str	r3, [r4, #0]
 800610c:	2310      	movs	r3, #16
 800610e:	e7af      	b.n	8006070 <_printf_i+0xfc>
 8006110:	6823      	ldr	r3, [r4, #0]
 8006112:	f043 0320 	orr.w	r3, r3, #32
 8006116:	6023      	str	r3, [r4, #0]
 8006118:	2378      	movs	r3, #120	; 0x78
 800611a:	4828      	ldr	r0, [pc, #160]	; (80061bc <_printf_i+0x248>)
 800611c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006120:	e7e3      	b.n	80060ea <_printf_i+0x176>
 8006122:	0659      	lsls	r1, r3, #25
 8006124:	bf48      	it	mi
 8006126:	b2b6      	uxthmi	r6, r6
 8006128:	e7e6      	b.n	80060f8 <_printf_i+0x184>
 800612a:	4615      	mov	r5, r2
 800612c:	e7bb      	b.n	80060a6 <_printf_i+0x132>
 800612e:	682b      	ldr	r3, [r5, #0]
 8006130:	6826      	ldr	r6, [r4, #0]
 8006132:	1d18      	adds	r0, r3, #4
 8006134:	6961      	ldr	r1, [r4, #20]
 8006136:	6028      	str	r0, [r5, #0]
 8006138:	0635      	lsls	r5, r6, #24
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	d501      	bpl.n	8006142 <_printf_i+0x1ce>
 800613e:	6019      	str	r1, [r3, #0]
 8006140:	e002      	b.n	8006148 <_printf_i+0x1d4>
 8006142:	0670      	lsls	r0, r6, #25
 8006144:	d5fb      	bpl.n	800613e <_printf_i+0x1ca>
 8006146:	8019      	strh	r1, [r3, #0]
 8006148:	2300      	movs	r3, #0
 800614a:	4615      	mov	r5, r2
 800614c:	6123      	str	r3, [r4, #16]
 800614e:	e7ba      	b.n	80060c6 <_printf_i+0x152>
 8006150:	682b      	ldr	r3, [r5, #0]
 8006152:	2100      	movs	r1, #0
 8006154:	1d1a      	adds	r2, r3, #4
 8006156:	602a      	str	r2, [r5, #0]
 8006158:	681d      	ldr	r5, [r3, #0]
 800615a:	6862      	ldr	r2, [r4, #4]
 800615c:	4628      	mov	r0, r5
 800615e:	f000 f82f 	bl	80061c0 <memchr>
 8006162:	b108      	cbz	r0, 8006168 <_printf_i+0x1f4>
 8006164:	1b40      	subs	r0, r0, r5
 8006166:	6060      	str	r0, [r4, #4]
 8006168:	6863      	ldr	r3, [r4, #4]
 800616a:	6123      	str	r3, [r4, #16]
 800616c:	2300      	movs	r3, #0
 800616e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006172:	e7a8      	b.n	80060c6 <_printf_i+0x152>
 8006174:	462a      	mov	r2, r5
 8006176:	4649      	mov	r1, r9
 8006178:	4640      	mov	r0, r8
 800617a:	6923      	ldr	r3, [r4, #16]
 800617c:	47d0      	blx	sl
 800617e:	3001      	adds	r0, #1
 8006180:	d0ab      	beq.n	80060da <_printf_i+0x166>
 8006182:	6823      	ldr	r3, [r4, #0]
 8006184:	079b      	lsls	r3, r3, #30
 8006186:	d413      	bmi.n	80061b0 <_printf_i+0x23c>
 8006188:	68e0      	ldr	r0, [r4, #12]
 800618a:	9b03      	ldr	r3, [sp, #12]
 800618c:	4298      	cmp	r0, r3
 800618e:	bfb8      	it	lt
 8006190:	4618      	movlt	r0, r3
 8006192:	e7a4      	b.n	80060de <_printf_i+0x16a>
 8006194:	2301      	movs	r3, #1
 8006196:	4632      	mov	r2, r6
 8006198:	4649      	mov	r1, r9
 800619a:	4640      	mov	r0, r8
 800619c:	47d0      	blx	sl
 800619e:	3001      	adds	r0, #1
 80061a0:	d09b      	beq.n	80060da <_printf_i+0x166>
 80061a2:	3501      	adds	r5, #1
 80061a4:	68e3      	ldr	r3, [r4, #12]
 80061a6:	9903      	ldr	r1, [sp, #12]
 80061a8:	1a5b      	subs	r3, r3, r1
 80061aa:	42ab      	cmp	r3, r5
 80061ac:	dcf2      	bgt.n	8006194 <_printf_i+0x220>
 80061ae:	e7eb      	b.n	8006188 <_printf_i+0x214>
 80061b0:	2500      	movs	r5, #0
 80061b2:	f104 0619 	add.w	r6, r4, #25
 80061b6:	e7f5      	b.n	80061a4 <_printf_i+0x230>
 80061b8:	080065dd 	.word	0x080065dd
 80061bc:	080065ee 	.word	0x080065ee

080061c0 <memchr>:
 80061c0:	4603      	mov	r3, r0
 80061c2:	b510      	push	{r4, lr}
 80061c4:	b2c9      	uxtb	r1, r1
 80061c6:	4402      	add	r2, r0
 80061c8:	4293      	cmp	r3, r2
 80061ca:	4618      	mov	r0, r3
 80061cc:	d101      	bne.n	80061d2 <memchr+0x12>
 80061ce:	2000      	movs	r0, #0
 80061d0:	e003      	b.n	80061da <memchr+0x1a>
 80061d2:	7804      	ldrb	r4, [r0, #0]
 80061d4:	3301      	adds	r3, #1
 80061d6:	428c      	cmp	r4, r1
 80061d8:	d1f6      	bne.n	80061c8 <memchr+0x8>
 80061da:	bd10      	pop	{r4, pc}

080061dc <memcpy>:
 80061dc:	440a      	add	r2, r1
 80061de:	4291      	cmp	r1, r2
 80061e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80061e4:	d100      	bne.n	80061e8 <memcpy+0xc>
 80061e6:	4770      	bx	lr
 80061e8:	b510      	push	{r4, lr}
 80061ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061ee:	4291      	cmp	r1, r2
 80061f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061f4:	d1f9      	bne.n	80061ea <memcpy+0xe>
 80061f6:	bd10      	pop	{r4, pc}

080061f8 <memmove>:
 80061f8:	4288      	cmp	r0, r1
 80061fa:	b510      	push	{r4, lr}
 80061fc:	eb01 0402 	add.w	r4, r1, r2
 8006200:	d902      	bls.n	8006208 <memmove+0x10>
 8006202:	4284      	cmp	r4, r0
 8006204:	4623      	mov	r3, r4
 8006206:	d807      	bhi.n	8006218 <memmove+0x20>
 8006208:	1e43      	subs	r3, r0, #1
 800620a:	42a1      	cmp	r1, r4
 800620c:	d008      	beq.n	8006220 <memmove+0x28>
 800620e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006212:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006216:	e7f8      	b.n	800620a <memmove+0x12>
 8006218:	4601      	mov	r1, r0
 800621a:	4402      	add	r2, r0
 800621c:	428a      	cmp	r2, r1
 800621e:	d100      	bne.n	8006222 <memmove+0x2a>
 8006220:	bd10      	pop	{r4, pc}
 8006222:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006226:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800622a:	e7f7      	b.n	800621c <memmove+0x24>

0800622c <_free_r>:
 800622c:	b538      	push	{r3, r4, r5, lr}
 800622e:	4605      	mov	r5, r0
 8006230:	2900      	cmp	r1, #0
 8006232:	d040      	beq.n	80062b6 <_free_r+0x8a>
 8006234:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006238:	1f0c      	subs	r4, r1, #4
 800623a:	2b00      	cmp	r3, #0
 800623c:	bfb8      	it	lt
 800623e:	18e4      	addlt	r4, r4, r3
 8006240:	f000 f910 	bl	8006464 <__malloc_lock>
 8006244:	4a1c      	ldr	r2, [pc, #112]	; (80062b8 <_free_r+0x8c>)
 8006246:	6813      	ldr	r3, [r2, #0]
 8006248:	b933      	cbnz	r3, 8006258 <_free_r+0x2c>
 800624a:	6063      	str	r3, [r4, #4]
 800624c:	6014      	str	r4, [r2, #0]
 800624e:	4628      	mov	r0, r5
 8006250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006254:	f000 b90c 	b.w	8006470 <__malloc_unlock>
 8006258:	42a3      	cmp	r3, r4
 800625a:	d908      	bls.n	800626e <_free_r+0x42>
 800625c:	6820      	ldr	r0, [r4, #0]
 800625e:	1821      	adds	r1, r4, r0
 8006260:	428b      	cmp	r3, r1
 8006262:	bf01      	itttt	eq
 8006264:	6819      	ldreq	r1, [r3, #0]
 8006266:	685b      	ldreq	r3, [r3, #4]
 8006268:	1809      	addeq	r1, r1, r0
 800626a:	6021      	streq	r1, [r4, #0]
 800626c:	e7ed      	b.n	800624a <_free_r+0x1e>
 800626e:	461a      	mov	r2, r3
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	b10b      	cbz	r3, 8006278 <_free_r+0x4c>
 8006274:	42a3      	cmp	r3, r4
 8006276:	d9fa      	bls.n	800626e <_free_r+0x42>
 8006278:	6811      	ldr	r1, [r2, #0]
 800627a:	1850      	adds	r0, r2, r1
 800627c:	42a0      	cmp	r0, r4
 800627e:	d10b      	bne.n	8006298 <_free_r+0x6c>
 8006280:	6820      	ldr	r0, [r4, #0]
 8006282:	4401      	add	r1, r0
 8006284:	1850      	adds	r0, r2, r1
 8006286:	4283      	cmp	r3, r0
 8006288:	6011      	str	r1, [r2, #0]
 800628a:	d1e0      	bne.n	800624e <_free_r+0x22>
 800628c:	6818      	ldr	r0, [r3, #0]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	4401      	add	r1, r0
 8006292:	6011      	str	r1, [r2, #0]
 8006294:	6053      	str	r3, [r2, #4]
 8006296:	e7da      	b.n	800624e <_free_r+0x22>
 8006298:	d902      	bls.n	80062a0 <_free_r+0x74>
 800629a:	230c      	movs	r3, #12
 800629c:	602b      	str	r3, [r5, #0]
 800629e:	e7d6      	b.n	800624e <_free_r+0x22>
 80062a0:	6820      	ldr	r0, [r4, #0]
 80062a2:	1821      	adds	r1, r4, r0
 80062a4:	428b      	cmp	r3, r1
 80062a6:	bf01      	itttt	eq
 80062a8:	6819      	ldreq	r1, [r3, #0]
 80062aa:	685b      	ldreq	r3, [r3, #4]
 80062ac:	1809      	addeq	r1, r1, r0
 80062ae:	6021      	streq	r1, [r4, #0]
 80062b0:	6063      	str	r3, [r4, #4]
 80062b2:	6054      	str	r4, [r2, #4]
 80062b4:	e7cb      	b.n	800624e <_free_r+0x22>
 80062b6:	bd38      	pop	{r3, r4, r5, pc}
 80062b8:	20000238 	.word	0x20000238

080062bc <sbrk_aligned>:
 80062bc:	b570      	push	{r4, r5, r6, lr}
 80062be:	4e0e      	ldr	r6, [pc, #56]	; (80062f8 <sbrk_aligned+0x3c>)
 80062c0:	460c      	mov	r4, r1
 80062c2:	6831      	ldr	r1, [r6, #0]
 80062c4:	4605      	mov	r5, r0
 80062c6:	b911      	cbnz	r1, 80062ce <sbrk_aligned+0x12>
 80062c8:	f000 f8bc 	bl	8006444 <_sbrk_r>
 80062cc:	6030      	str	r0, [r6, #0]
 80062ce:	4621      	mov	r1, r4
 80062d0:	4628      	mov	r0, r5
 80062d2:	f000 f8b7 	bl	8006444 <_sbrk_r>
 80062d6:	1c43      	adds	r3, r0, #1
 80062d8:	d00a      	beq.n	80062f0 <sbrk_aligned+0x34>
 80062da:	1cc4      	adds	r4, r0, #3
 80062dc:	f024 0403 	bic.w	r4, r4, #3
 80062e0:	42a0      	cmp	r0, r4
 80062e2:	d007      	beq.n	80062f4 <sbrk_aligned+0x38>
 80062e4:	1a21      	subs	r1, r4, r0
 80062e6:	4628      	mov	r0, r5
 80062e8:	f000 f8ac 	bl	8006444 <_sbrk_r>
 80062ec:	3001      	adds	r0, #1
 80062ee:	d101      	bne.n	80062f4 <sbrk_aligned+0x38>
 80062f0:	f04f 34ff 	mov.w	r4, #4294967295
 80062f4:	4620      	mov	r0, r4
 80062f6:	bd70      	pop	{r4, r5, r6, pc}
 80062f8:	2000023c 	.word	0x2000023c

080062fc <_malloc_r>:
 80062fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006300:	1ccd      	adds	r5, r1, #3
 8006302:	f025 0503 	bic.w	r5, r5, #3
 8006306:	3508      	adds	r5, #8
 8006308:	2d0c      	cmp	r5, #12
 800630a:	bf38      	it	cc
 800630c:	250c      	movcc	r5, #12
 800630e:	2d00      	cmp	r5, #0
 8006310:	4607      	mov	r7, r0
 8006312:	db01      	blt.n	8006318 <_malloc_r+0x1c>
 8006314:	42a9      	cmp	r1, r5
 8006316:	d905      	bls.n	8006324 <_malloc_r+0x28>
 8006318:	230c      	movs	r3, #12
 800631a:	2600      	movs	r6, #0
 800631c:	603b      	str	r3, [r7, #0]
 800631e:	4630      	mov	r0, r6
 8006320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006324:	4e2e      	ldr	r6, [pc, #184]	; (80063e0 <_malloc_r+0xe4>)
 8006326:	f000 f89d 	bl	8006464 <__malloc_lock>
 800632a:	6833      	ldr	r3, [r6, #0]
 800632c:	461c      	mov	r4, r3
 800632e:	bb34      	cbnz	r4, 800637e <_malloc_r+0x82>
 8006330:	4629      	mov	r1, r5
 8006332:	4638      	mov	r0, r7
 8006334:	f7ff ffc2 	bl	80062bc <sbrk_aligned>
 8006338:	1c43      	adds	r3, r0, #1
 800633a:	4604      	mov	r4, r0
 800633c:	d14d      	bne.n	80063da <_malloc_r+0xde>
 800633e:	6834      	ldr	r4, [r6, #0]
 8006340:	4626      	mov	r6, r4
 8006342:	2e00      	cmp	r6, #0
 8006344:	d140      	bne.n	80063c8 <_malloc_r+0xcc>
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	4631      	mov	r1, r6
 800634a:	4638      	mov	r0, r7
 800634c:	eb04 0803 	add.w	r8, r4, r3
 8006350:	f000 f878 	bl	8006444 <_sbrk_r>
 8006354:	4580      	cmp	r8, r0
 8006356:	d13a      	bne.n	80063ce <_malloc_r+0xd2>
 8006358:	6821      	ldr	r1, [r4, #0]
 800635a:	3503      	adds	r5, #3
 800635c:	1a6d      	subs	r5, r5, r1
 800635e:	f025 0503 	bic.w	r5, r5, #3
 8006362:	3508      	adds	r5, #8
 8006364:	2d0c      	cmp	r5, #12
 8006366:	bf38      	it	cc
 8006368:	250c      	movcc	r5, #12
 800636a:	4638      	mov	r0, r7
 800636c:	4629      	mov	r1, r5
 800636e:	f7ff ffa5 	bl	80062bc <sbrk_aligned>
 8006372:	3001      	adds	r0, #1
 8006374:	d02b      	beq.n	80063ce <_malloc_r+0xd2>
 8006376:	6823      	ldr	r3, [r4, #0]
 8006378:	442b      	add	r3, r5
 800637a:	6023      	str	r3, [r4, #0]
 800637c:	e00e      	b.n	800639c <_malloc_r+0xa0>
 800637e:	6822      	ldr	r2, [r4, #0]
 8006380:	1b52      	subs	r2, r2, r5
 8006382:	d41e      	bmi.n	80063c2 <_malloc_r+0xc6>
 8006384:	2a0b      	cmp	r2, #11
 8006386:	d916      	bls.n	80063b6 <_malloc_r+0xba>
 8006388:	1961      	adds	r1, r4, r5
 800638a:	42a3      	cmp	r3, r4
 800638c:	6025      	str	r5, [r4, #0]
 800638e:	bf18      	it	ne
 8006390:	6059      	strne	r1, [r3, #4]
 8006392:	6863      	ldr	r3, [r4, #4]
 8006394:	bf08      	it	eq
 8006396:	6031      	streq	r1, [r6, #0]
 8006398:	5162      	str	r2, [r4, r5]
 800639a:	604b      	str	r3, [r1, #4]
 800639c:	4638      	mov	r0, r7
 800639e:	f104 060b 	add.w	r6, r4, #11
 80063a2:	f000 f865 	bl	8006470 <__malloc_unlock>
 80063a6:	f026 0607 	bic.w	r6, r6, #7
 80063aa:	1d23      	adds	r3, r4, #4
 80063ac:	1af2      	subs	r2, r6, r3
 80063ae:	d0b6      	beq.n	800631e <_malloc_r+0x22>
 80063b0:	1b9b      	subs	r3, r3, r6
 80063b2:	50a3      	str	r3, [r4, r2]
 80063b4:	e7b3      	b.n	800631e <_malloc_r+0x22>
 80063b6:	6862      	ldr	r2, [r4, #4]
 80063b8:	42a3      	cmp	r3, r4
 80063ba:	bf0c      	ite	eq
 80063bc:	6032      	streq	r2, [r6, #0]
 80063be:	605a      	strne	r2, [r3, #4]
 80063c0:	e7ec      	b.n	800639c <_malloc_r+0xa0>
 80063c2:	4623      	mov	r3, r4
 80063c4:	6864      	ldr	r4, [r4, #4]
 80063c6:	e7b2      	b.n	800632e <_malloc_r+0x32>
 80063c8:	4634      	mov	r4, r6
 80063ca:	6876      	ldr	r6, [r6, #4]
 80063cc:	e7b9      	b.n	8006342 <_malloc_r+0x46>
 80063ce:	230c      	movs	r3, #12
 80063d0:	4638      	mov	r0, r7
 80063d2:	603b      	str	r3, [r7, #0]
 80063d4:	f000 f84c 	bl	8006470 <__malloc_unlock>
 80063d8:	e7a1      	b.n	800631e <_malloc_r+0x22>
 80063da:	6025      	str	r5, [r4, #0]
 80063dc:	e7de      	b.n	800639c <_malloc_r+0xa0>
 80063de:	bf00      	nop
 80063e0:	20000238 	.word	0x20000238

080063e4 <_realloc_r>:
 80063e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063e8:	4680      	mov	r8, r0
 80063ea:	4614      	mov	r4, r2
 80063ec:	460e      	mov	r6, r1
 80063ee:	b921      	cbnz	r1, 80063fa <_realloc_r+0x16>
 80063f0:	4611      	mov	r1, r2
 80063f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063f6:	f7ff bf81 	b.w	80062fc <_malloc_r>
 80063fa:	b92a      	cbnz	r2, 8006408 <_realloc_r+0x24>
 80063fc:	f7ff ff16 	bl	800622c <_free_r>
 8006400:	4625      	mov	r5, r4
 8006402:	4628      	mov	r0, r5
 8006404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006408:	f000 f838 	bl	800647c <_malloc_usable_size_r>
 800640c:	4284      	cmp	r4, r0
 800640e:	4607      	mov	r7, r0
 8006410:	d802      	bhi.n	8006418 <_realloc_r+0x34>
 8006412:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006416:	d812      	bhi.n	800643e <_realloc_r+0x5a>
 8006418:	4621      	mov	r1, r4
 800641a:	4640      	mov	r0, r8
 800641c:	f7ff ff6e 	bl	80062fc <_malloc_r>
 8006420:	4605      	mov	r5, r0
 8006422:	2800      	cmp	r0, #0
 8006424:	d0ed      	beq.n	8006402 <_realloc_r+0x1e>
 8006426:	42bc      	cmp	r4, r7
 8006428:	4622      	mov	r2, r4
 800642a:	4631      	mov	r1, r6
 800642c:	bf28      	it	cs
 800642e:	463a      	movcs	r2, r7
 8006430:	f7ff fed4 	bl	80061dc <memcpy>
 8006434:	4631      	mov	r1, r6
 8006436:	4640      	mov	r0, r8
 8006438:	f7ff fef8 	bl	800622c <_free_r>
 800643c:	e7e1      	b.n	8006402 <_realloc_r+0x1e>
 800643e:	4635      	mov	r5, r6
 8006440:	e7df      	b.n	8006402 <_realloc_r+0x1e>
	...

08006444 <_sbrk_r>:
 8006444:	b538      	push	{r3, r4, r5, lr}
 8006446:	2300      	movs	r3, #0
 8006448:	4d05      	ldr	r5, [pc, #20]	; (8006460 <_sbrk_r+0x1c>)
 800644a:	4604      	mov	r4, r0
 800644c:	4608      	mov	r0, r1
 800644e:	602b      	str	r3, [r5, #0]
 8006450:	f7fb fbca 	bl	8001be8 <_sbrk>
 8006454:	1c43      	adds	r3, r0, #1
 8006456:	d102      	bne.n	800645e <_sbrk_r+0x1a>
 8006458:	682b      	ldr	r3, [r5, #0]
 800645a:	b103      	cbz	r3, 800645e <_sbrk_r+0x1a>
 800645c:	6023      	str	r3, [r4, #0]
 800645e:	bd38      	pop	{r3, r4, r5, pc}
 8006460:	20000240 	.word	0x20000240

08006464 <__malloc_lock>:
 8006464:	4801      	ldr	r0, [pc, #4]	; (800646c <__malloc_lock+0x8>)
 8006466:	f000 b811 	b.w	800648c <__retarget_lock_acquire_recursive>
 800646a:	bf00      	nop
 800646c:	20000244 	.word	0x20000244

08006470 <__malloc_unlock>:
 8006470:	4801      	ldr	r0, [pc, #4]	; (8006478 <__malloc_unlock+0x8>)
 8006472:	f000 b80c 	b.w	800648e <__retarget_lock_release_recursive>
 8006476:	bf00      	nop
 8006478:	20000244 	.word	0x20000244

0800647c <_malloc_usable_size_r>:
 800647c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006480:	1f18      	subs	r0, r3, #4
 8006482:	2b00      	cmp	r3, #0
 8006484:	bfbc      	itt	lt
 8006486:	580b      	ldrlt	r3, [r1, r0]
 8006488:	18c0      	addlt	r0, r0, r3
 800648a:	4770      	bx	lr

0800648c <__retarget_lock_acquire_recursive>:
 800648c:	4770      	bx	lr

0800648e <__retarget_lock_release_recursive>:
 800648e:	4770      	bx	lr

08006490 <_init>:
 8006490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006492:	bf00      	nop
 8006494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006496:	bc08      	pop	{r3}
 8006498:	469e      	mov	lr, r3
 800649a:	4770      	bx	lr

0800649c <_fini>:
 800649c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800649e:	bf00      	nop
 80064a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064a2:	bc08      	pop	{r3}
 80064a4:	469e      	mov	lr, r3
 80064a6:	4770      	bx	lr
