Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 16:14:35 2015
| Host              : xsjrdevl13 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postsynth_timing_max.rpt
| Design            : bgm
| Device            : 7vx690t-ffg1927
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 x0_mul/u5/prod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x0_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.179ns (27.402%)  route 5.773ns (72.598%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 7.587 - 6.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.466     1.751    x0_mul/u5/clk
                                                                      r  x0_mul/u5/prod_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 f  x0_mul/u5/prod_reg[8]/Q
                         net (fo=13, unplaced)        0.477     2.461    x0_mul/u4/u6/fract_in[8]
                                                                      f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.123     2.584 r  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     2.854    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_13_n_22
                                                                      r  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.897 r  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.270     3.167    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_10_n_22
                                                                      r  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.270     3.480    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_8_n_22
                                                                      f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.523 f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.270     3.793    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
                                                                      f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.836 f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.270     4.106    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
                                                                      f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.149 f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.270     4.419    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
                                                                      f  x0_mul/u4/u6/fi_ldz[0]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.462 f  x0_mul/u4/u6/fi_ldz[0]_INST_0/O
                         net (fo=12, unplaced)        0.318     4.780    x0_mul/u4/u6_n_27
                                                                      f  x0_mul/u4/out[28]_INST_0_i_30/I1
                         LUT2 (Prop_lut2_I1_O)        0.043     4.823 r  x0_mul/u4/out[28]_INST_0_i_30/O
                         net (fo=2, unplaced)         0.281     5.104    x0_mul/u4/out[28]_INST_0_i_30_n_22
                                                                      r  x0_mul/u4/out[28]_INST_0_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     5.147 r  x0_mul/u4/out[28]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.274     5.421    x0_mul/u4/out[28]_INST_0_i_16_n_22
                                                                      r  x0_mul/u4/out[28]_INST_0_i_11/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     5.623 r  x0_mul/u4/out[28]_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.623    x0_mul/u4/out[28]_INST_0_i_11_n_22
                                                                      r  x0_mul/u4/out[28]_INST_0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     5.737 r  x0_mul/u4/out[28]_INST_0_i_14/O[0]
                         net (fo=1, unplaced)         0.191     5.928    x0_mul/u4/exp_next_mi[8]
                                                                      r  x0_mul/u4/out[28]_INST_0_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.123     6.051 r  x0_mul/u4/out[28]_INST_0_i_9/O
                         net (fo=16, unplaced)        0.324     6.375    x0_mul/u4/out[28]_INST_0_i_9_n_22
                                                                      r  x0_mul/u4/out[28]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.418 f  x0_mul/u4/out[28]_INST_0_i_3/O
                         net (fo=17, unplaced)        0.326     6.744    x0_mul/u4/out[28]_INST_0_i_3_n_22
                                                                      f  x0_mul/u4/out[22]_INST_0_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.787 r  x0_mul/u4/out[22]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     7.057    x0_mul/u4/out[22]_INST_0_i_13_n_22
                                                                      r  x0_mul/u4/out[22]_INST_0_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.100 r  x0_mul/u4/out[22]_INST_0_i_6/O
                         net (fo=45, unplaced)        0.487     7.587    x0_mul/u4/out[22]_INST_0_i_6_n_22
                                                                      r  x0_mul/u4/out[0]_INST_0_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     7.630 r  x0_mul/u4/out[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.000     7.630    x0_mul/u4/out[0]_INST_0_i_8_n_22
                                                                      r  x0_mul/u4/out[0]_INST_0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.876 r  x0_mul/u4/out[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    x0_mul/u4/out[0]_INST_0_i_2_n_22
                                                                      r  x0_mul/u4/out[7]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.930 r  x0_mul/u4/out[7]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.930    x0_mul/u4/out[7]_INST_0_i_3_n_22
                                                                      r  x0_mul/u4/out[11]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.984 r  x0_mul/u4/out[11]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.984    x0_mul/u4/out[11]_INST_0_i_3_n_22
                                                                      r  x0_mul/u4/out[15]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.038 r  x0_mul/u4/out[15]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.038    x0_mul/u4/out[15]_INST_0_i_3_n_22
                                                                      r  x0_mul/u4/out[23]_INST_0_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.092 r  x0_mul/u4/out[23]_INST_0_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.092    x0_mul/u4/out[23]_INST_0_i_8_n_22
                                                                      r  x0_mul/u4/out[23]_INST_0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.249 r  x0_mul/u4/out[23]_INST_0_i_2/O[3]
                         net (fo=10, unplaced)        0.321     8.570    x0_mul/u4/fract_out_pl1[23]
                                                                      r  x0_mul/u4/out[29]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.120     8.690 r  x0_mul/u4/out[29]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.281     8.971    x0_mul/u4/out[29]_INST_0_i_1_n_22
                                                                      r  x0_mul/u4/out[22]_INST_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     9.014 r  x0_mul/u4/out[22]_INST_0_i_4/O
                         net (fo=23, unplaced)        0.333     9.347    x0_mul/u4/out[22]_INST_0_i_4_n_22
                                                                      r  x0_mul/u4/out[0]_INST_0/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     9.390 r  x0_mul/u4/out[0]_INST_0/O
                         net (fo=1, unplaced)         0.270     9.660    x0_mul/u4_n_52
                                                                      r  x0_mul/out_o1[0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.703 r  x0_mul/out_o1[0]_i_1/O
                         net (fo=1, unplaced)         0.000     9.703    x0_mul/out_o1_reg0[0]
                         FDRE                                         r  x0_mul/out_o1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000 r  
                                                      0.000     6.000 r  clock
                         net (fo=0)                   0.000     6.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     6.618 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.061    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     7.144 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.443     7.587    x0_mul/clk
                                                                      r  x0_mul/out_o1_reg[0]/C
                         clock pessimism              0.141     7.728    
                         clock uncertainty           -0.035     7.693    
                         FDRE (Setup_fdre_C_D)        0.043     7.736    x0_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 x0_mul/u5/prod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x0_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.179ns (27.402%)  route 5.773ns (72.598%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 7.587 - 6.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.466     1.751    x0_mul/u5/clk
                                                                      r  x0_mul/u5/prod_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 f  x0_mul/u5/prod_reg[8]/Q
                         net (fo=13, unplaced)        0.477     2.461    x0_mul/u4/u6/fract_in[8]
                                                                      f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.123     2.584 r  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     2.854    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_13_n_22
                                                                      r  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.897 r  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.270     3.167    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_10_n_22
                                                                      r  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.270     3.480    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_8_n_22
                                                                      f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.523 f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.270     3.793    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
                                                                      f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.836 f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.270     4.106    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
                                                                      f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.149 f  x0_mul/u4/u6/fi_ldz[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.270     4.419    x0_mul/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
                                                                      f  x0_mul/u4/u6/fi_ldz[0]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.462 f  x0_mul/u4/u6/fi_ldz[0]_INST_0/O
                         net (fo=12, unplaced)        0.318     4.780    x0_mul/u4/u6_n_27
                                                                      f  x0_mul/u4/out[28]_INST_0_i_30/I1
                         LUT2 (Prop_lut2_I1_O)        0.043     4.823 r  x0_mul/u4/out[28]_INST_0_i_30/O
                         net (fo=2, unplaced)         0.281     5.104    x0_mul/u4/out[28]_INST_0_i_30_n_22
                                                                      r  x0_mul/u4/out[28]_INST_0_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     5.147 r  x0_mul/u4/out[28]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.274     5.421    x0_mul/u4/out[28]_INST_0_i_16_n_22
                                                                      r  x0_mul/u4/out[28]_INST_0_i_11/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     5.623 r  x0_mul/u4/out[28]_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.623    x0_mul/u4/out[28]_INST_0_i_11_n_22
                                                                      r  x0_mul/u4/out[28]_INST_0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     5.737 r  x0_mul/u4/out[28]_INST_0_i_14/O[0]
                         net (fo=1, unplaced)         0.191     5.928    x0_mul/u4/exp_next_mi[8]
                                                                      r  x0_mul/u4/out[28]_INST_0_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.123     6.051 r  x0_mul/u4/out[28]_INST_0_i_9/O
                         net (fo=16, unplaced)        0.324     6.375    x0_mul/u4/out[28]_INST_0_i_9_n_22
                                                                      r  x0_mul/u4/out[28]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.418 f  x0_mul/u4/out[28]_INST_0_i_3/O
                         net (fo=17, unplaced)        0.326     6.744    x0_mul/u4/out[28]_INST_0_i_3_n_22
                                                                      f  x0_mul/u4/out[22]_INST_0_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.787 r  x0_mul/u4/out[22]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     7.057    x0_mul/u4/out[22]_INST_0_i_13_n_22
                                                                      r  x0_mul/u4/out[22]_INST_0_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.100 r  x0_mul/u4/out[22]_INST_0_i_6/O
                         net (fo=45, unplaced)        0.487     7.587    x0_mul/u4/out[22]_INST_0_i_6_n_22
                                                                      r  x0_mul/u4/out[0]_INST_0_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     7.630 r  x0_mul/u4/out[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.000     7.630    x0_mul/u4/out[0]_INST_0_i_8_n_22
                                                                      r  x0_mul/u4/out[0]_INST_0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.876 r  x0_mul/u4/out[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    x0_mul/u4/out[0]_INST_0_i_2_n_22
                                                                      r  x0_mul/u4/out[7]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.930 r  x0_mul/u4/out[7]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.930    x0_mul/u4/out[7]_INST_0_i_3_n_22
                                                                      r  x0_mul/u4/out[11]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.984 r  x0_mul/u4/out[11]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.984    x0_mul/u4/out[11]_INST_0_i_3_n_22
                                                                      r  x0_mul/u4/out[15]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.038 r  x0_mul/u4/out[15]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.038    x0_mul/u4/out[15]_INST_0_i_3_n_22
                                                                      r  x0_mul/u4/out[23]_INST_0_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.092 r  x0_mul/u4/out[23]_INST_0_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.092    x0_mul/u4/out[23]_INST_0_i_8_n_22
                                                                      r  x0_mul/u4/out[23]_INST_0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.249 r  x0_mul/u4/out[23]_INST_0_i_2/O[3]
                         net (fo=10, unplaced)        0.321     8.570    x0_mul/u4/fract_out_pl1[23]
                                                                      r  x0_mul/u4/out[29]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.120     8.690 r  x0_mul/u4/out[29]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.281     8.971    x0_mul/u4/out[29]_INST_0_i_1_n_22
                                                                      r  x0_mul/u4/out[22]_INST_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     9.014 r  x0_mul/u4/out[22]_INST_0_i_4/O
                         net (fo=23, unplaced)        0.333     9.347    x0_mul/u4/out[22]_INST_0_i_4_n_22
                                                                      r  x0_mul/u4/out[22]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     9.390 r  x0_mul/u4/out[22]_INST_0/O
                         net (fo=1, unplaced)         0.270     9.660    x0_mul/u4_n_30
                                                                      r  x0_mul/out_o1[22]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.703 r  x0_mul/out_o1[22]_i_1/O
                         net (fo=1, unplaced)         0.000     9.703    x0_mul/out_o1_reg0[22]
                         FDRE                                         r  x0_mul/out_o1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000 r  
                                                      0.000     6.000 r  clock
                         net (fo=0)                   0.000     6.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     6.618 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.061    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     7.144 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.443     7.587    x0_mul/clk
                                                                      r  x0_mul/out_o1_reg[22]/C
                         clock pessimism              0.141     7.728    
                         clock uncertainty           -0.035     7.693    
                         FDRE (Setup_fdre_C_D)        0.043     7.736    x0_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 x10_mul/u5/prod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x10_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.179ns (27.402%)  route 5.773ns (72.598%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 7.587 - 6.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.466     1.751    x10_mul/u5/clk
                                                                      r  x10_mul/u5/prod_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 f  x10_mul/u5/prod_reg[8]/Q
                         net (fo=13, unplaced)        0.477     2.461    x10_mul/u4/u6/fract_in[8]
                                                                      f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.123     2.584 r  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     2.854    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_13_n_22
                                                                      r  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.897 r  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.270     3.167    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_10_n_22
                                                                      r  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.270     3.480    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_8_n_22
                                                                      f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.523 f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.270     3.793    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
                                                                      f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.836 f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.270     4.106    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
                                                                      f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.149 f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.270     4.419    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
                                                                      f  x10_mul/u4/u6/fi_ldz[0]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.462 f  x10_mul/u4/u6/fi_ldz[0]_INST_0/O
                         net (fo=12, unplaced)        0.318     4.780    x10_mul/u4/u6_n_27
                                                                      f  x10_mul/u4/out[28]_INST_0_i_30/I1
                         LUT2 (Prop_lut2_I1_O)        0.043     4.823 r  x10_mul/u4/out[28]_INST_0_i_30/O
                         net (fo=2, unplaced)         0.281     5.104    x10_mul/u4/out[28]_INST_0_i_30_n_22
                                                                      r  x10_mul/u4/out[28]_INST_0_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     5.147 r  x10_mul/u4/out[28]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.274     5.421    x10_mul/u4/out[28]_INST_0_i_16_n_22
                                                                      r  x10_mul/u4/out[28]_INST_0_i_11/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     5.623 r  x10_mul/u4/out[28]_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.623    x10_mul/u4/out[28]_INST_0_i_11_n_22
                                                                      r  x10_mul/u4/out[28]_INST_0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     5.737 r  x10_mul/u4/out[28]_INST_0_i_14/O[0]
                         net (fo=1, unplaced)         0.191     5.928    x10_mul/u4/exp_next_mi[8]
                                                                      r  x10_mul/u4/out[28]_INST_0_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.123     6.051 r  x10_mul/u4/out[28]_INST_0_i_9/O
                         net (fo=16, unplaced)        0.324     6.375    x10_mul/u4/out[28]_INST_0_i_9_n_22
                                                                      r  x10_mul/u4/out[28]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.418 f  x10_mul/u4/out[28]_INST_0_i_3/O
                         net (fo=17, unplaced)        0.326     6.744    x10_mul/u4/out[28]_INST_0_i_3_n_22
                                                                      f  x10_mul/u4/out[22]_INST_0_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.787 r  x10_mul/u4/out[22]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     7.057    x10_mul/u4/out[22]_INST_0_i_13_n_22
                                                                      r  x10_mul/u4/out[22]_INST_0_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.100 r  x10_mul/u4/out[22]_INST_0_i_6/O
                         net (fo=45, unplaced)        0.487     7.587    x10_mul/u4/out[22]_INST_0_i_6_n_22
                                                                      r  x10_mul/u4/out[0]_INST_0_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     7.630 r  x10_mul/u4/out[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.000     7.630    x10_mul/u4/out[0]_INST_0_i_8_n_22
                                                                      r  x10_mul/u4/out[0]_INST_0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.876 r  x10_mul/u4/out[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    x10_mul/u4/out[0]_INST_0_i_2_n_22
                                                                      r  x10_mul/u4/out[7]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.930 r  x10_mul/u4/out[7]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.930    x10_mul/u4/out[7]_INST_0_i_3_n_22
                                                                      r  x10_mul/u4/out[11]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.984 r  x10_mul/u4/out[11]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.984    x10_mul/u4/out[11]_INST_0_i_3_n_22
                                                                      r  x10_mul/u4/out[15]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.038 r  x10_mul/u4/out[15]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.038    x10_mul/u4/out[15]_INST_0_i_3_n_22
                                                                      r  x10_mul/u4/out[23]_INST_0_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.092 r  x10_mul/u4/out[23]_INST_0_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.092    x10_mul/u4/out[23]_INST_0_i_8_n_22
                                                                      r  x10_mul/u4/out[23]_INST_0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.249 r  x10_mul/u4/out[23]_INST_0_i_2/O[3]
                         net (fo=10, unplaced)        0.321     8.570    x10_mul/u4/fract_out_pl1[23]
                                                                      r  x10_mul/u4/out[29]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.120     8.690 r  x10_mul/u4/out[29]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.281     8.971    x10_mul/u4/out[29]_INST_0_i_1_n_22
                                                                      r  x10_mul/u4/out[22]_INST_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     9.014 r  x10_mul/u4/out[22]_INST_0_i_4/O
                         net (fo=23, unplaced)        0.333     9.347    x10_mul/u4/out[22]_INST_0_i_4_n_22
                                                                      r  x10_mul/u4/out[0]_INST_0/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     9.390 r  x10_mul/u4/out[0]_INST_0/O
                         net (fo=1, unplaced)         0.270     9.660    x10_mul/u4_n_52
                                                                      r  x10_mul/out_o1[0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.703 r  x10_mul/out_o1[0]_i_1/O
                         net (fo=1, unplaced)         0.000     9.703    x10_mul/out_o1_reg0[0]
                         FDRE                                         r  x10_mul/out_o1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000 r  
                                                      0.000     6.000 r  clock
                         net (fo=0)                   0.000     6.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     6.618 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.061    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     7.144 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.443     7.587    x10_mul/clk
                                                                      r  x10_mul/out_o1_reg[0]/C
                         clock pessimism              0.141     7.728    
                         clock uncertainty           -0.035     7.693    
                         FDRE (Setup_fdre_C_D)        0.043     7.736    x10_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 x10_mul/u5/prod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x10_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.179ns (27.402%)  route 5.773ns (72.598%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 7.587 - 6.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.466     1.751    x10_mul/u5/clk
                                                                      r  x10_mul/u5/prod_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 f  x10_mul/u5/prod_reg[8]/Q
                         net (fo=13, unplaced)        0.477     2.461    x10_mul/u4/u6/fract_in[8]
                                                                      f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.123     2.584 r  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     2.854    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_13_n_22
                                                                      r  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.897 r  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.270     3.167    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_10_n_22
                                                                      r  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.270     3.480    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_8_n_22
                                                                      f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.523 f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.270     3.793    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
                                                                      f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.836 f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.270     4.106    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
                                                                      f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.149 f  x10_mul/u4/u6/fi_ldz[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.270     4.419    x10_mul/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
                                                                      f  x10_mul/u4/u6/fi_ldz[0]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.462 f  x10_mul/u4/u6/fi_ldz[0]_INST_0/O
                         net (fo=12, unplaced)        0.318     4.780    x10_mul/u4/u6_n_27
                                                                      f  x10_mul/u4/out[28]_INST_0_i_30/I1
                         LUT2 (Prop_lut2_I1_O)        0.043     4.823 r  x10_mul/u4/out[28]_INST_0_i_30/O
                         net (fo=2, unplaced)         0.281     5.104    x10_mul/u4/out[28]_INST_0_i_30_n_22
                                                                      r  x10_mul/u4/out[28]_INST_0_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     5.147 r  x10_mul/u4/out[28]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.274     5.421    x10_mul/u4/out[28]_INST_0_i_16_n_22
                                                                      r  x10_mul/u4/out[28]_INST_0_i_11/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     5.623 r  x10_mul/u4/out[28]_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.623    x10_mul/u4/out[28]_INST_0_i_11_n_22
                                                                      r  x10_mul/u4/out[28]_INST_0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     5.737 r  x10_mul/u4/out[28]_INST_0_i_14/O[0]
                         net (fo=1, unplaced)         0.191     5.928    x10_mul/u4/exp_next_mi[8]
                                                                      r  x10_mul/u4/out[28]_INST_0_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.123     6.051 r  x10_mul/u4/out[28]_INST_0_i_9/O
                         net (fo=16, unplaced)        0.324     6.375    x10_mul/u4/out[28]_INST_0_i_9_n_22
                                                                      r  x10_mul/u4/out[28]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.418 f  x10_mul/u4/out[28]_INST_0_i_3/O
                         net (fo=17, unplaced)        0.326     6.744    x10_mul/u4/out[28]_INST_0_i_3_n_22
                                                                      f  x10_mul/u4/out[22]_INST_0_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.787 r  x10_mul/u4/out[22]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     7.057    x10_mul/u4/out[22]_INST_0_i_13_n_22
                                                                      r  x10_mul/u4/out[22]_INST_0_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.100 r  x10_mul/u4/out[22]_INST_0_i_6/O
                         net (fo=45, unplaced)        0.487     7.587    x10_mul/u4/out[22]_INST_0_i_6_n_22
                                                                      r  x10_mul/u4/out[0]_INST_0_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     7.630 r  x10_mul/u4/out[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.000     7.630    x10_mul/u4/out[0]_INST_0_i_8_n_22
                                                                      r  x10_mul/u4/out[0]_INST_0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.876 r  x10_mul/u4/out[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    x10_mul/u4/out[0]_INST_0_i_2_n_22
                                                                      r  x10_mul/u4/out[7]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.930 r  x10_mul/u4/out[7]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.930    x10_mul/u4/out[7]_INST_0_i_3_n_22
                                                                      r  x10_mul/u4/out[11]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.984 r  x10_mul/u4/out[11]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.984    x10_mul/u4/out[11]_INST_0_i_3_n_22
                                                                      r  x10_mul/u4/out[15]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.038 r  x10_mul/u4/out[15]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.038    x10_mul/u4/out[15]_INST_0_i_3_n_22
                                                                      r  x10_mul/u4/out[23]_INST_0_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.092 r  x10_mul/u4/out[23]_INST_0_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.092    x10_mul/u4/out[23]_INST_0_i_8_n_22
                                                                      r  x10_mul/u4/out[23]_INST_0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.249 r  x10_mul/u4/out[23]_INST_0_i_2/O[3]
                         net (fo=10, unplaced)        0.321     8.570    x10_mul/u4/fract_out_pl1[23]
                                                                      r  x10_mul/u4/out[29]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.120     8.690 r  x10_mul/u4/out[29]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.281     8.971    x10_mul/u4/out[29]_INST_0_i_1_n_22
                                                                      r  x10_mul/u4/out[22]_INST_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     9.014 r  x10_mul/u4/out[22]_INST_0_i_4/O
                         net (fo=23, unplaced)        0.333     9.347    x10_mul/u4/out[22]_INST_0_i_4_n_22
                                                                      r  x10_mul/u4/out[22]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     9.390 r  x10_mul/u4/out[22]_INST_0/O
                         net (fo=1, unplaced)         0.270     9.660    x10_mul/u4_n_30
                                                                      r  x10_mul/out_o1[22]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.703 r  x10_mul/out_o1[22]_i_1/O
                         net (fo=1, unplaced)         0.000     9.703    x10_mul/out_o1_reg0[22]
                         FDRE                                         r  x10_mul/out_o1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000 r  
                                                      0.000     6.000 r  clock
                         net (fo=0)                   0.000     6.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     6.618 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.061    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     7.144 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.443     7.587    x10_mul/clk
                                                                      r  x10_mul/out_o1_reg[22]/C
                         clock pessimism              0.141     7.728    
                         clock uncertainty           -0.035     7.693    
                         FDRE (Setup_fdre_C_D)        0.043     7.736    x10_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.179ns (27.402%)  route 5.773ns (72.598%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 7.587 - 6.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.466     1.751    x1_mul/u5/clk
                                                                      r  x1_mul/u5/prod_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 f  x1_mul/u5/prod_reg[8]/Q
                         net (fo=13, unplaced)        0.477     2.461    x1_mul/u4/u6/fract_in[8]
                                                                      f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.123     2.584 r  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     2.854    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_13_n_22
                                                                      r  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.897 r  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.270     3.167    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_10_n_22
                                                                      r  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.270     3.480    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_8_n_22
                                                                      f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.523 f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.270     3.793    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
                                                                      f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.836 f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.270     4.106    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
                                                                      f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.149 f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.270     4.419    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
                                                                      f  x1_mul/u4/u6/fi_ldz[0]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.462 f  x1_mul/u4/u6/fi_ldz[0]_INST_0/O
                         net (fo=12, unplaced)        0.318     4.780    x1_mul/u4/u6_n_27
                                                                      f  x1_mul/u4/out[28]_INST_0_i_30/I1
                         LUT2 (Prop_lut2_I1_O)        0.043     4.823 r  x1_mul/u4/out[28]_INST_0_i_30/O
                         net (fo=2, unplaced)         0.281     5.104    x1_mul/u4/out[28]_INST_0_i_30_n_22
                                                                      r  x1_mul/u4/out[28]_INST_0_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     5.147 r  x1_mul/u4/out[28]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.274     5.421    x1_mul/u4/out[28]_INST_0_i_16_n_22
                                                                      r  x1_mul/u4/out[28]_INST_0_i_11/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     5.623 r  x1_mul/u4/out[28]_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.623    x1_mul/u4/out[28]_INST_0_i_11_n_22
                                                                      r  x1_mul/u4/out[28]_INST_0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     5.737 r  x1_mul/u4/out[28]_INST_0_i_14/O[0]
                         net (fo=1, unplaced)         0.191     5.928    x1_mul/u4/exp_next_mi[8]
                                                                      r  x1_mul/u4/out[28]_INST_0_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.123     6.051 r  x1_mul/u4/out[28]_INST_0_i_9/O
                         net (fo=16, unplaced)        0.324     6.375    x1_mul/u4/out[28]_INST_0_i_9_n_22
                                                                      r  x1_mul/u4/out[28]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.418 f  x1_mul/u4/out[28]_INST_0_i_3/O
                         net (fo=17, unplaced)        0.326     6.744    x1_mul/u4/out[28]_INST_0_i_3_n_22
                                                                      f  x1_mul/u4/out[22]_INST_0_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.787 r  x1_mul/u4/out[22]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     7.057    x1_mul/u4/out[22]_INST_0_i_13_n_22
                                                                      r  x1_mul/u4/out[22]_INST_0_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.100 r  x1_mul/u4/out[22]_INST_0_i_6/O
                         net (fo=45, unplaced)        0.487     7.587    x1_mul/u4/out[22]_INST_0_i_6_n_22
                                                                      r  x1_mul/u4/out[0]_INST_0_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     7.630 r  x1_mul/u4/out[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.000     7.630    x1_mul/u4/out[0]_INST_0_i_8_n_22
                                                                      r  x1_mul/u4/out[0]_INST_0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.876 r  x1_mul/u4/out[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    x1_mul/u4/out[0]_INST_0_i_2_n_22
                                                                      r  x1_mul/u4/out[7]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.930 r  x1_mul/u4/out[7]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.930    x1_mul/u4/out[7]_INST_0_i_3_n_22
                                                                      r  x1_mul/u4/out[11]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.984 r  x1_mul/u4/out[11]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.984    x1_mul/u4/out[11]_INST_0_i_3_n_22
                                                                      r  x1_mul/u4/out[15]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.038 r  x1_mul/u4/out[15]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.038    x1_mul/u4/out[15]_INST_0_i_3_n_22
                                                                      r  x1_mul/u4/out[23]_INST_0_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.092 r  x1_mul/u4/out[23]_INST_0_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.092    x1_mul/u4/out[23]_INST_0_i_8_n_22
                                                                      r  x1_mul/u4/out[23]_INST_0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.249 r  x1_mul/u4/out[23]_INST_0_i_2/O[3]
                         net (fo=10, unplaced)        0.321     8.570    x1_mul/u4/fract_out_pl1[23]
                                                                      r  x1_mul/u4/out[29]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.120     8.690 r  x1_mul/u4/out[29]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.281     8.971    x1_mul/u4/out[29]_INST_0_i_1_n_22
                                                                      r  x1_mul/u4/out[22]_INST_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     9.014 r  x1_mul/u4/out[22]_INST_0_i_4/O
                         net (fo=23, unplaced)        0.333     9.347    x1_mul/u4/out[22]_INST_0_i_4_n_22
                                                                      r  x1_mul/u4/out[0]_INST_0/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     9.390 r  x1_mul/u4/out[0]_INST_0/O
                         net (fo=1, unplaced)         0.270     9.660    x1_mul/u4_n_52
                                                                      r  x1_mul/out_o1[0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.703 r  x1_mul/out_o1[0]_i_1/O
                         net (fo=1, unplaced)         0.000     9.703    x1_mul/out_o1_reg0[0]
                         FDRE                                         r  x1_mul/out_o1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000 r  
                                                      0.000     6.000 r  clock
                         net (fo=0)                   0.000     6.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     6.618 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.061    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     7.144 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.443     7.587    x1_mul/clk
                                                                      r  x1_mul/out_o1_reg[0]/C
                         clock pessimism              0.141     7.728    
                         clock uncertainty           -0.035     7.693    
                         FDRE (Setup_fdre_C_D)        0.043     7.736    x1_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.179ns (27.402%)  route 5.773ns (72.598%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 7.587 - 6.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.466     1.751    x1_mul/u5/clk
                                                                      r  x1_mul/u5/prod_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 f  x1_mul/u5/prod_reg[8]/Q
                         net (fo=13, unplaced)        0.477     2.461    x1_mul/u4/u6/fract_in[8]
                                                                      f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.123     2.584 r  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     2.854    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_13_n_22
                                                                      r  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.897 r  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.270     3.167    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_10_n_22
                                                                      r  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.270     3.480    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_8_n_22
                                                                      f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.523 f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.270     3.793    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
                                                                      f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.836 f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.270     4.106    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
                                                                      f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.149 f  x1_mul/u4/u6/fi_ldz[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.270     4.419    x1_mul/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
                                                                      f  x1_mul/u4/u6/fi_ldz[0]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.462 f  x1_mul/u4/u6/fi_ldz[0]_INST_0/O
                         net (fo=12, unplaced)        0.318     4.780    x1_mul/u4/u6_n_27
                                                                      f  x1_mul/u4/out[28]_INST_0_i_30/I1
                         LUT2 (Prop_lut2_I1_O)        0.043     4.823 r  x1_mul/u4/out[28]_INST_0_i_30/O
                         net (fo=2, unplaced)         0.281     5.104    x1_mul/u4/out[28]_INST_0_i_30_n_22
                                                                      r  x1_mul/u4/out[28]_INST_0_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     5.147 r  x1_mul/u4/out[28]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.274     5.421    x1_mul/u4/out[28]_INST_0_i_16_n_22
                                                                      r  x1_mul/u4/out[28]_INST_0_i_11/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     5.623 r  x1_mul/u4/out[28]_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.623    x1_mul/u4/out[28]_INST_0_i_11_n_22
                                                                      r  x1_mul/u4/out[28]_INST_0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     5.737 r  x1_mul/u4/out[28]_INST_0_i_14/O[0]
                         net (fo=1, unplaced)         0.191     5.928    x1_mul/u4/exp_next_mi[8]
                                                                      r  x1_mul/u4/out[28]_INST_0_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.123     6.051 r  x1_mul/u4/out[28]_INST_0_i_9/O
                         net (fo=16, unplaced)        0.324     6.375    x1_mul/u4/out[28]_INST_0_i_9_n_22
                                                                      r  x1_mul/u4/out[28]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.418 f  x1_mul/u4/out[28]_INST_0_i_3/O
                         net (fo=17, unplaced)        0.326     6.744    x1_mul/u4/out[28]_INST_0_i_3_n_22
                                                                      f  x1_mul/u4/out[22]_INST_0_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.787 r  x1_mul/u4/out[22]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     7.057    x1_mul/u4/out[22]_INST_0_i_13_n_22
                                                                      r  x1_mul/u4/out[22]_INST_0_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.100 r  x1_mul/u4/out[22]_INST_0_i_6/O
                         net (fo=45, unplaced)        0.487     7.587    x1_mul/u4/out[22]_INST_0_i_6_n_22
                                                                      r  x1_mul/u4/out[0]_INST_0_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     7.630 r  x1_mul/u4/out[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.000     7.630    x1_mul/u4/out[0]_INST_0_i_8_n_22
                                                                      r  x1_mul/u4/out[0]_INST_0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.876 r  x1_mul/u4/out[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    x1_mul/u4/out[0]_INST_0_i_2_n_22
                                                                      r  x1_mul/u4/out[7]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.930 r  x1_mul/u4/out[7]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.930    x1_mul/u4/out[7]_INST_0_i_3_n_22
                                                                      r  x1_mul/u4/out[11]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.984 r  x1_mul/u4/out[11]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.984    x1_mul/u4/out[11]_INST_0_i_3_n_22
                                                                      r  x1_mul/u4/out[15]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.038 r  x1_mul/u4/out[15]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.038    x1_mul/u4/out[15]_INST_0_i_3_n_22
                                                                      r  x1_mul/u4/out[23]_INST_0_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.092 r  x1_mul/u4/out[23]_INST_0_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.092    x1_mul/u4/out[23]_INST_0_i_8_n_22
                                                                      r  x1_mul/u4/out[23]_INST_0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.249 r  x1_mul/u4/out[23]_INST_0_i_2/O[3]
                         net (fo=10, unplaced)        0.321     8.570    x1_mul/u4/fract_out_pl1[23]
                                                                      r  x1_mul/u4/out[29]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.120     8.690 r  x1_mul/u4/out[29]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.281     8.971    x1_mul/u4/out[29]_INST_0_i_1_n_22
                                                                      r  x1_mul/u4/out[22]_INST_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     9.014 r  x1_mul/u4/out[22]_INST_0_i_4/O
                         net (fo=23, unplaced)        0.333     9.347    x1_mul/u4/out[22]_INST_0_i_4_n_22
                                                                      r  x1_mul/u4/out[22]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     9.390 r  x1_mul/u4/out[22]_INST_0/O
                         net (fo=1, unplaced)         0.270     9.660    x1_mul/u4_n_30
                                                                      r  x1_mul/out_o1[22]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.703 r  x1_mul/out_o1[22]_i_1/O
                         net (fo=1, unplaced)         0.000     9.703    x1_mul/out_o1_reg0[22]
                         FDRE                                         r  x1_mul/out_o1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000 r  
                                                      0.000     6.000 r  clock
                         net (fo=0)                   0.000     6.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     6.618 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.061    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     7.144 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.443     7.587    x1_mul/clk
                                                                      r  x1_mul/out_o1_reg[22]/C
                         clock pessimism              0.141     7.728    
                         clock uncertainty           -0.035     7.693    
                         FDRE (Setup_fdre_C_D)        0.043     7.736    x1_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x2_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.179ns (27.402%)  route 5.773ns (72.598%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 7.587 - 6.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.466     1.751    x2_mul/u5/clk
                                                                      r  x2_mul/u5/prod_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 f  x2_mul/u5/prod_reg[8]/Q
                         net (fo=13, unplaced)        0.477     2.461    x2_mul/u4/u6/fract_in[8]
                                                                      f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.123     2.584 r  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     2.854    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_13_n_22
                                                                      r  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.897 r  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.270     3.167    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_10_n_22
                                                                      r  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.270     3.480    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_8_n_22
                                                                      f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.523 f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.270     3.793    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
                                                                      f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.836 f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.270     4.106    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
                                                                      f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.149 f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.270     4.419    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
                                                                      f  x2_mul/u4/u6/fi_ldz[0]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.462 f  x2_mul/u4/u6/fi_ldz[0]_INST_0/O
                         net (fo=12, unplaced)        0.318     4.780    x2_mul/u4/u6_n_27
                                                                      f  x2_mul/u4/out[28]_INST_0_i_30/I1
                         LUT2 (Prop_lut2_I1_O)        0.043     4.823 r  x2_mul/u4/out[28]_INST_0_i_30/O
                         net (fo=2, unplaced)         0.281     5.104    x2_mul/u4/out[28]_INST_0_i_30_n_22
                                                                      r  x2_mul/u4/out[28]_INST_0_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     5.147 r  x2_mul/u4/out[28]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.274     5.421    x2_mul/u4/out[28]_INST_0_i_16_n_22
                                                                      r  x2_mul/u4/out[28]_INST_0_i_11/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     5.623 r  x2_mul/u4/out[28]_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.623    x2_mul/u4/out[28]_INST_0_i_11_n_22
                                                                      r  x2_mul/u4/out[28]_INST_0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     5.737 r  x2_mul/u4/out[28]_INST_0_i_14/O[0]
                         net (fo=1, unplaced)         0.191     5.928    x2_mul/u4/exp_next_mi[8]
                                                                      r  x2_mul/u4/out[28]_INST_0_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.123     6.051 r  x2_mul/u4/out[28]_INST_0_i_9/O
                         net (fo=16, unplaced)        0.324     6.375    x2_mul/u4/out[28]_INST_0_i_9_n_22
                                                                      r  x2_mul/u4/out[28]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.418 f  x2_mul/u4/out[28]_INST_0_i_3/O
                         net (fo=17, unplaced)        0.326     6.744    x2_mul/u4/out[28]_INST_0_i_3_n_22
                                                                      f  x2_mul/u4/out[22]_INST_0_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.787 r  x2_mul/u4/out[22]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     7.057    x2_mul/u4/out[22]_INST_0_i_13_n_22
                                                                      r  x2_mul/u4/out[22]_INST_0_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.100 r  x2_mul/u4/out[22]_INST_0_i_6/O
                         net (fo=45, unplaced)        0.487     7.587    x2_mul/u4/out[22]_INST_0_i_6_n_22
                                                                      r  x2_mul/u4/out[0]_INST_0_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     7.630 r  x2_mul/u4/out[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.000     7.630    x2_mul/u4/out[0]_INST_0_i_8_n_22
                                                                      r  x2_mul/u4/out[0]_INST_0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.876 r  x2_mul/u4/out[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    x2_mul/u4/out[0]_INST_0_i_2_n_22
                                                                      r  x2_mul/u4/out[7]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.930 r  x2_mul/u4/out[7]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.930    x2_mul/u4/out[7]_INST_0_i_3_n_22
                                                                      r  x2_mul/u4/out[11]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.984 r  x2_mul/u4/out[11]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.984    x2_mul/u4/out[11]_INST_0_i_3_n_22
                                                                      r  x2_mul/u4/out[15]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.038 r  x2_mul/u4/out[15]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.038    x2_mul/u4/out[15]_INST_0_i_3_n_22
                                                                      r  x2_mul/u4/out[23]_INST_0_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.092 r  x2_mul/u4/out[23]_INST_0_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.092    x2_mul/u4/out[23]_INST_0_i_8_n_22
                                                                      r  x2_mul/u4/out[23]_INST_0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.249 r  x2_mul/u4/out[23]_INST_0_i_2/O[3]
                         net (fo=10, unplaced)        0.321     8.570    x2_mul/u4/fract_out_pl1[23]
                                                                      r  x2_mul/u4/out[29]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.120     8.690 r  x2_mul/u4/out[29]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.281     8.971    x2_mul/u4/out[29]_INST_0_i_1_n_22
                                                                      r  x2_mul/u4/out[22]_INST_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     9.014 r  x2_mul/u4/out[22]_INST_0_i_4/O
                         net (fo=23, unplaced)        0.333     9.347    x2_mul/u4/out[22]_INST_0_i_4_n_22
                                                                      r  x2_mul/u4/out[0]_INST_0/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     9.390 r  x2_mul/u4/out[0]_INST_0/O
                         net (fo=1, unplaced)         0.270     9.660    x2_mul/u4_n_52
                                                                      r  x2_mul/out_o1[0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.703 r  x2_mul/out_o1[0]_i_1/O
                         net (fo=1, unplaced)         0.000     9.703    x2_mul/out_o1_reg0[0]
                         FDRE                                         r  x2_mul/out_o1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000 r  
                                                      0.000     6.000 r  clock
                         net (fo=0)                   0.000     6.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     6.618 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.061    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     7.144 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.443     7.587    x2_mul/clk
                                                                      r  x2_mul/out_o1_reg[0]/C
                         clock pessimism              0.141     7.728    
                         clock uncertainty           -0.035     7.693    
                         FDRE (Setup_fdre_C_D)        0.043     7.736    x2_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x2_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.179ns (27.402%)  route 5.773ns (72.598%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 7.587 - 6.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.466     1.751    x2_mul/u5/clk
                                                                      r  x2_mul/u5/prod_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 f  x2_mul/u5/prod_reg[8]/Q
                         net (fo=13, unplaced)        0.477     2.461    x2_mul/u4/u6/fract_in[8]
                                                                      f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.123     2.584 r  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     2.854    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_13_n_22
                                                                      r  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.897 r  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.270     3.167    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_10_n_22
                                                                      r  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.270     3.480    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_8_n_22
                                                                      f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.523 f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.270     3.793    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
                                                                      f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.836 f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.270     4.106    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
                                                                      f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.149 f  x2_mul/u4/u6/fi_ldz[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.270     4.419    x2_mul/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
                                                                      f  x2_mul/u4/u6/fi_ldz[0]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.462 f  x2_mul/u4/u6/fi_ldz[0]_INST_0/O
                         net (fo=12, unplaced)        0.318     4.780    x2_mul/u4/u6_n_27
                                                                      f  x2_mul/u4/out[28]_INST_0_i_30/I1
                         LUT2 (Prop_lut2_I1_O)        0.043     4.823 r  x2_mul/u4/out[28]_INST_0_i_30/O
                         net (fo=2, unplaced)         0.281     5.104    x2_mul/u4/out[28]_INST_0_i_30_n_22
                                                                      r  x2_mul/u4/out[28]_INST_0_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     5.147 r  x2_mul/u4/out[28]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.274     5.421    x2_mul/u4/out[28]_INST_0_i_16_n_22
                                                                      r  x2_mul/u4/out[28]_INST_0_i_11/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     5.623 r  x2_mul/u4/out[28]_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.623    x2_mul/u4/out[28]_INST_0_i_11_n_22
                                                                      r  x2_mul/u4/out[28]_INST_0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     5.737 r  x2_mul/u4/out[28]_INST_0_i_14/O[0]
                         net (fo=1, unplaced)         0.191     5.928    x2_mul/u4/exp_next_mi[8]
                                                                      r  x2_mul/u4/out[28]_INST_0_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.123     6.051 r  x2_mul/u4/out[28]_INST_0_i_9/O
                         net (fo=16, unplaced)        0.324     6.375    x2_mul/u4/out[28]_INST_0_i_9_n_22
                                                                      r  x2_mul/u4/out[28]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.418 f  x2_mul/u4/out[28]_INST_0_i_3/O
                         net (fo=17, unplaced)        0.326     6.744    x2_mul/u4/out[28]_INST_0_i_3_n_22
                                                                      f  x2_mul/u4/out[22]_INST_0_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.787 r  x2_mul/u4/out[22]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     7.057    x2_mul/u4/out[22]_INST_0_i_13_n_22
                                                                      r  x2_mul/u4/out[22]_INST_0_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.100 r  x2_mul/u4/out[22]_INST_0_i_6/O
                         net (fo=45, unplaced)        0.487     7.587    x2_mul/u4/out[22]_INST_0_i_6_n_22
                                                                      r  x2_mul/u4/out[0]_INST_0_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     7.630 r  x2_mul/u4/out[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.000     7.630    x2_mul/u4/out[0]_INST_0_i_8_n_22
                                                                      r  x2_mul/u4/out[0]_INST_0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.876 r  x2_mul/u4/out[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    x2_mul/u4/out[0]_INST_0_i_2_n_22
                                                                      r  x2_mul/u4/out[7]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.930 r  x2_mul/u4/out[7]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.930    x2_mul/u4/out[7]_INST_0_i_3_n_22
                                                                      r  x2_mul/u4/out[11]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.984 r  x2_mul/u4/out[11]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.984    x2_mul/u4/out[11]_INST_0_i_3_n_22
                                                                      r  x2_mul/u4/out[15]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.038 r  x2_mul/u4/out[15]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.038    x2_mul/u4/out[15]_INST_0_i_3_n_22
                                                                      r  x2_mul/u4/out[23]_INST_0_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.092 r  x2_mul/u4/out[23]_INST_0_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.092    x2_mul/u4/out[23]_INST_0_i_8_n_22
                                                                      r  x2_mul/u4/out[23]_INST_0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.249 r  x2_mul/u4/out[23]_INST_0_i_2/O[3]
                         net (fo=10, unplaced)        0.321     8.570    x2_mul/u4/fract_out_pl1[23]
                                                                      r  x2_mul/u4/out[29]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.120     8.690 r  x2_mul/u4/out[29]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.281     8.971    x2_mul/u4/out[29]_INST_0_i_1_n_22
                                                                      r  x2_mul/u4/out[22]_INST_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     9.014 r  x2_mul/u4/out[22]_INST_0_i_4/O
                         net (fo=23, unplaced)        0.333     9.347    x2_mul/u4/out[22]_INST_0_i_4_n_22
                                                                      r  x2_mul/u4/out[22]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     9.390 r  x2_mul/u4/out[22]_INST_0/O
                         net (fo=1, unplaced)         0.270     9.660    x2_mul/u4_n_30
                                                                      r  x2_mul/out_o1[22]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.703 r  x2_mul/out_o1[22]_i_1/O
                         net (fo=1, unplaced)         0.000     9.703    x2_mul/out_o1_reg0[22]
                         FDRE                                         r  x2_mul/out_o1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000 r  
                                                      0.000     6.000 r  clock
                         net (fo=0)                   0.000     6.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     6.618 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.061    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     7.144 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.443     7.587    x2_mul/clk
                                                                      r  x2_mul/out_o1_reg[22]/C
                         clock pessimism              0.141     7.728    
                         clock uncertainty           -0.035     7.693    
                         FDRE (Setup_fdre_C_D)        0.043     7.736    x2_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 x3_mul/u5/prod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x3_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.179ns (27.402%)  route 5.773ns (72.598%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 7.587 - 6.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.466     1.751    x3_mul/u5/clk
                                                                      r  x3_mul/u5/prod_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 f  x3_mul/u5/prod_reg[8]/Q
                         net (fo=13, unplaced)        0.477     2.461    x3_mul/u4/u6/fract_in[8]
                                                                      f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.123     2.584 r  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     2.854    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_13_n_22
                                                                      r  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.897 r  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.270     3.167    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_10_n_22
                                                                      r  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.270     3.480    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_8_n_22
                                                                      f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.523 f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.270     3.793    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
                                                                      f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.836 f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.270     4.106    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
                                                                      f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.149 f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.270     4.419    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
                                                                      f  x3_mul/u4/u6/fi_ldz[0]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.462 f  x3_mul/u4/u6/fi_ldz[0]_INST_0/O
                         net (fo=12, unplaced)        0.318     4.780    x3_mul/u4/u6_n_27
                                                                      f  x3_mul/u4/out[28]_INST_0_i_30/I1
                         LUT2 (Prop_lut2_I1_O)        0.043     4.823 r  x3_mul/u4/out[28]_INST_0_i_30/O
                         net (fo=2, unplaced)         0.281     5.104    x3_mul/u4/out[28]_INST_0_i_30_n_22
                                                                      r  x3_mul/u4/out[28]_INST_0_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     5.147 r  x3_mul/u4/out[28]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.274     5.421    x3_mul/u4/out[28]_INST_0_i_16_n_22
                                                                      r  x3_mul/u4/out[28]_INST_0_i_11/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     5.623 r  x3_mul/u4/out[28]_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.623    x3_mul/u4/out[28]_INST_0_i_11_n_22
                                                                      r  x3_mul/u4/out[28]_INST_0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     5.737 r  x3_mul/u4/out[28]_INST_0_i_14/O[0]
                         net (fo=1, unplaced)         0.191     5.928    x3_mul/u4/exp_next_mi[8]
                                                                      r  x3_mul/u4/out[28]_INST_0_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.123     6.051 r  x3_mul/u4/out[28]_INST_0_i_9/O
                         net (fo=16, unplaced)        0.324     6.375    x3_mul/u4/out[28]_INST_0_i_9_n_22
                                                                      r  x3_mul/u4/out[28]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.418 f  x3_mul/u4/out[28]_INST_0_i_3/O
                         net (fo=17, unplaced)        0.326     6.744    x3_mul/u4/out[28]_INST_0_i_3_n_22
                                                                      f  x3_mul/u4/out[22]_INST_0_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.787 r  x3_mul/u4/out[22]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     7.057    x3_mul/u4/out[22]_INST_0_i_13_n_22
                                                                      r  x3_mul/u4/out[22]_INST_0_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.100 r  x3_mul/u4/out[22]_INST_0_i_6/O
                         net (fo=45, unplaced)        0.487     7.587    x3_mul/u4/out[22]_INST_0_i_6_n_22
                                                                      r  x3_mul/u4/out[0]_INST_0_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     7.630 r  x3_mul/u4/out[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.000     7.630    x3_mul/u4/out[0]_INST_0_i_8_n_22
                                                                      r  x3_mul/u4/out[0]_INST_0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.876 r  x3_mul/u4/out[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    x3_mul/u4/out[0]_INST_0_i_2_n_22
                                                                      r  x3_mul/u4/out[7]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.930 r  x3_mul/u4/out[7]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.930    x3_mul/u4/out[7]_INST_0_i_3_n_22
                                                                      r  x3_mul/u4/out[11]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.984 r  x3_mul/u4/out[11]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.984    x3_mul/u4/out[11]_INST_0_i_3_n_22
                                                                      r  x3_mul/u4/out[15]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.038 r  x3_mul/u4/out[15]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.038    x3_mul/u4/out[15]_INST_0_i_3_n_22
                                                                      r  x3_mul/u4/out[23]_INST_0_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.092 r  x3_mul/u4/out[23]_INST_0_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.092    x3_mul/u4/out[23]_INST_0_i_8_n_22
                                                                      r  x3_mul/u4/out[23]_INST_0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.249 r  x3_mul/u4/out[23]_INST_0_i_2/O[3]
                         net (fo=10, unplaced)        0.321     8.570    x3_mul/u4/fract_out_pl1[23]
                                                                      r  x3_mul/u4/out[29]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.120     8.690 r  x3_mul/u4/out[29]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.281     8.971    x3_mul/u4/out[29]_INST_0_i_1_n_22
                                                                      r  x3_mul/u4/out[22]_INST_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     9.014 r  x3_mul/u4/out[22]_INST_0_i_4/O
                         net (fo=23, unplaced)        0.333     9.347    x3_mul/u4/out[22]_INST_0_i_4_n_22
                                                                      r  x3_mul/u4/out[0]_INST_0/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     9.390 r  x3_mul/u4/out[0]_INST_0/O
                         net (fo=1, unplaced)         0.270     9.660    x3_mul/u4_n_52
                                                                      r  x3_mul/out_o1[0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.703 r  x3_mul/out_o1[0]_i_1/O
                         net (fo=1, unplaced)         0.000     9.703    x3_mul/out_o1_reg0[0]
                         FDRE                                         r  x3_mul/out_o1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000 r  
                                                      0.000     6.000 r  clock
                         net (fo=0)                   0.000     6.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     6.618 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.061    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     7.144 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.443     7.587    x3_mul/clk
                                                                      r  x3_mul/out_o1_reg[0]/C
                         clock pessimism              0.141     7.728    
                         clock uncertainty           -0.035     7.693    
                         FDRE (Setup_fdre_C_D)        0.043     7.736    x3_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 x3_mul/u5/prod_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x3_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.179ns (27.402%)  route 5.773ns (72.598%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 7.587 - 6.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.725     0.725 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.192    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.285 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.466     1.751    x3_mul/u5/clk
                                                                      r  x3_mul/u5/prod_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.984 f  x3_mul/u5/prod_reg[8]/Q
                         net (fo=13, unplaced)        0.477     2.461    x3_mul/u4/u6/fract_in[8]
                                                                      f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.123     2.584 r  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     2.854    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_13_n_22
                                                                      r  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.897 r  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.270     3.167    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_10_n_22
                                                                      r  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.270     3.480    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_8_n_22
                                                                      f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.523 f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.270     3.793    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
                                                                      f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.836 f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.270     4.106    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
                                                                      f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.149 f  x3_mul/u4/u6/fi_ldz[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.270     4.419    x3_mul/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
                                                                      f  x3_mul/u4/u6/fi_ldz[0]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.462 f  x3_mul/u4/u6/fi_ldz[0]_INST_0/O
                         net (fo=12, unplaced)        0.318     4.780    x3_mul/u4/u6_n_27
                                                                      f  x3_mul/u4/out[28]_INST_0_i_30/I1
                         LUT2 (Prop_lut2_I1_O)        0.043     4.823 r  x3_mul/u4/out[28]_INST_0_i_30/O
                         net (fo=2, unplaced)         0.281     5.104    x3_mul/u4/out[28]_INST_0_i_30_n_22
                                                                      r  x3_mul/u4/out[28]_INST_0_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     5.147 r  x3_mul/u4/out[28]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.274     5.421    x3_mul/u4/out[28]_INST_0_i_16_n_22
                                                                      r  x3_mul/u4/out[28]_INST_0_i_11/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     5.623 r  x3_mul/u4/out[28]_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.623    x3_mul/u4/out[28]_INST_0_i_11_n_22
                                                                      r  x3_mul/u4/out[28]_INST_0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     5.737 r  x3_mul/u4/out[28]_INST_0_i_14/O[0]
                         net (fo=1, unplaced)         0.191     5.928    x3_mul/u4/exp_next_mi[8]
                                                                      r  x3_mul/u4/out[28]_INST_0_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.123     6.051 r  x3_mul/u4/out[28]_INST_0_i_9/O
                         net (fo=16, unplaced)        0.324     6.375    x3_mul/u4/out[28]_INST_0_i_9_n_22
                                                                      r  x3_mul/u4/out[28]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.418 f  x3_mul/u4/out[28]_INST_0_i_3/O
                         net (fo=17, unplaced)        0.326     6.744    x3_mul/u4/out[28]_INST_0_i_3_n_22
                                                                      f  x3_mul/u4/out[22]_INST_0_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.787 r  x3_mul/u4/out[22]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.270     7.057    x3_mul/u4/out[22]_INST_0_i_13_n_22
                                                                      r  x3_mul/u4/out[22]_INST_0_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.100 r  x3_mul/u4/out[22]_INST_0_i_6/O
                         net (fo=45, unplaced)        0.487     7.587    x3_mul/u4/out[22]_INST_0_i_6_n_22
                                                                      r  x3_mul/u4/out[0]_INST_0_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     7.630 r  x3_mul/u4/out[0]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.000     7.630    x3_mul/u4/out[0]_INST_0_i_8_n_22
                                                                      r  x3_mul/u4/out[0]_INST_0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.876 r  x3_mul/u4/out[0]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.876    x3_mul/u4/out[0]_INST_0_i_2_n_22
                                                                      r  x3_mul/u4/out[7]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.930 r  x3_mul/u4/out[7]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.930    x3_mul/u4/out[7]_INST_0_i_3_n_22
                                                                      r  x3_mul/u4/out[11]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.984 r  x3_mul/u4/out[11]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.984    x3_mul/u4/out[11]_INST_0_i_3_n_22
                                                                      r  x3_mul/u4/out[15]_INST_0_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.038 r  x3_mul/u4/out[15]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.038    x3_mul/u4/out[15]_INST_0_i_3_n_22
                                                                      r  x3_mul/u4/out[23]_INST_0_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.092 r  x3_mul/u4/out[23]_INST_0_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.092    x3_mul/u4/out[23]_INST_0_i_8_n_22
                                                                      r  x3_mul/u4/out[23]_INST_0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.249 r  x3_mul/u4/out[23]_INST_0_i_2/O[3]
                         net (fo=10, unplaced)        0.321     8.570    x3_mul/u4/fract_out_pl1[23]
                                                                      r  x3_mul/u4/out[29]_INST_0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.120     8.690 r  x3_mul/u4/out[29]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.281     8.971    x3_mul/u4/out[29]_INST_0_i_1_n_22
                                                                      r  x3_mul/u4/out[22]_INST_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     9.014 r  x3_mul/u4/out[22]_INST_0_i_4/O
                         net (fo=23, unplaced)        0.333     9.347    x3_mul/u4/out[22]_INST_0_i_4_n_22
                                                                      r  x3_mul/u4/out[22]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.043     9.390 r  x3_mul/u4/out[22]_INST_0/O
                         net (fo=1, unplaced)         0.270     9.660    x3_mul/u4_n_30
                                                                      r  x3_mul/out_o1[22]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     9.703 r  x3_mul/out_o1[22]_i_1/O
                         net (fo=1, unplaced)         0.000     9.703    x3_mul/out_o1_reg0[22]
                         FDRE                                         r  x3_mul/out_o1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000 r  
                                                      0.000     6.000 r  clock
                         net (fo=0)                   0.000     6.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.618     6.618 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.061    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     7.144 r  clock_IBUF_BUFG_inst/O
                         net (fo=4755, unplaced)      0.443     7.587    x3_mul/clk
                                                                      r  x3_mul/out_o1_reg[22]/C
                         clock pessimism              0.141     7.728    
                         clock uncertainty           -0.035     7.693    
                         FDRE (Setup_fdre_C_D)        0.043     7.736    x3_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 -1.968    




