# Full_adder_From_RTL-To-Silicon
This project demonstrates a complete digital design flow for a Full Adder circuit, starting from behavioral RTL in Verilog to final physical layout including verification and optimization stages.
Project under progress‚ùï
