m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/simulation/modelsim
valu
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1572282600
!i10b 1
!s100 =1Cme]Bz]B]LXKHMefK0g3
IAXT4;2ekcWK9LSE8UTU>=0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
R0
w1572212679
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/alu.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/alu.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1572282600.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/alu.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work {+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1}
Z8 tCvgOpt 0
valudec
R1
Z9 !s110 1572282602
!i10b 1
!s100 B[>PA2eZmdhniH22njIl<3
I]aAY6O>2kl[7VFRE=JX]W1
R3
!s105 aludec_sv_unit
S1
R0
Z10 w1570796912
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/aludec.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/aludec.sv
L0 3
R4
r1
!s85 0
31
Z11 !s108 1572282602.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/aludec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/aludec.sv|
!i113 1
R6
Z12 !s92 -sv -work work {+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules}
R8
vcontroller
R1
R9
!i10b 1
!s100 z`gO1FUHJhkAOhaD[eS922
IE;Q5^ghEh6@E95383CGFP0
R3
!s105 controller_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/controller.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/controller.sv
L0 3
R4
r1
!s85 0
31
R11
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/controller.sv|
!i113 1
R6
R12
R8
vdatapath
R1
R9
!i10b 1
!s100 0UK;]C2JZ]eR2f^N1j^8a1
ILP5;RN;>BQ5j7;994ldJC2
R3
!s105 datapath_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/datapath.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/datapath.sv
L0 3
R4
r1
!s85 0
31
R11
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/datapath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/datapath.sv|
!i113 1
R6
R12
R8
vdecode
R1
R9
!i10b 1
!s100 8aiJ^lTW82lV3dzOoXYhB3
IK:k]ekebY2BB^oN`=NL5W2
R3
!s105 decode_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/decode.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/decode.sv
L0 3
R4
r1
!s85 0
31
R11
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/decode.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/decode.sv|
!i113 1
R6
R12
R8
Edmem
R10
Z13 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z14 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z15 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z16 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z17 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z18 8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/dmem.vhd
Z19 FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/dmem.vhd
l0
L12
V=VcFJ1ISz_H?1@fo;QFYO1
!s100 9UhgcemjCI:F<bA>GRZY=0
Z20 OV;C;10.5b;63
31
Z21 !s110 1572282603
!i10b 1
Z22 !s108 1572282603.000000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/dmem.vhd|
Z24 !s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/dmem.vhd|
!i113 1
Z25 o-93 -work work
Z26 tExplicit 1 CvgOpt 0
Abehave
R13
R14
R15
R16
R17
DEx4 work 4 dmem 0 22 =VcFJ1ISz_H?1@fo;QFYO1
l48
L21
V8[PMY_3n7==fA43kKDYfO0
!s100 1lH8Q5UCOcLSTe=e:O6:^1
R20
31
R21
!i10b 1
R22
R23
R24
!i113 1
R25
R26
vexecute
R1
R2
!i10b 1
!s100 Y=]473DWVMXZ88UBN7Qi91
I`1>g@^?PkoH]AVCSOQ^3m0
R3
!s105 execute_sv_unit
S1
R0
w1572212645
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/execute.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/execute.sv
L0 1
R4
r1
!s85 0
31
Z27 !s108 1572282599.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/execute.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/execute.sv|
!i113 1
R6
R7
R8
vfetch
R1
Z28 !s110 1572282599
!i10b 1
!s100 cTYZh]Z3QA0W7`ALIPSjm0
IfziW0ABL?`kKW9H`cBBD:0
R3
!s105 fetch_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/fetch.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/fetch.sv
L0 1
R4
r1
!s85 0
31
R27
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/fetch.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/fetch.sv|
!i113 1
R6
R7
R8
vflopr
R1
R28
!i10b 1
!s100 J49jK_chWNbi6gESNf_d`3
IHIG^;HE<^6HH=A3:LJYMh2
R3
!s105 flopr_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/flopr.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/flopr.sv
L0 1
R4
r1
!s85 0
31
R27
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/flopr.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/flopr.sv|
!i113 1
R6
R7
R8
vimem
R1
Z29 !s110 1572282598
!i10b 1
!s100 fVN5a9@770bV0f4E^eoKI1
InJbZ]a[bejcn]@E7=h<I?2
R3
!s105 imem_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/imem.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/imem.sv
L0 1
R4
r1
!s85 0
31
Z30 !s108 1572282598.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/imem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/imem.sv|
!i113 1
R6
R7
R8
vmaindec
R1
R29
!i10b 1
!s100 maN>KAkf2KM1KOef20kgo0
I0=AK:o>>XDGd^cim`lZE11
R3
!s105 maindec_sv_unit
S1
R0
w1570805185
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/maindec.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/maindec.sv
L0 1
R4
r1
!s85 0
31
R30
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/maindec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/maindec.sv|
!i113 1
R6
R7
R8
vmemory
R1
Z31 !s110 1572282601
!i10b 1
!s100 2oVfh`njDO=6=8JZkQzMO3
I12jUa`VCC1C_>@CzKWAH=2
R3
!s105 memory_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/memory.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/memory.sv
L0 3
R4
r1
!s85 0
31
Z32 !s108 1572282601.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/memory.sv|
!i113 1
R6
R12
R8
vmux2
R1
R31
!i10b 1
!s100 ZcFDEPCUJJ5S4b`8L47QX0
I8`0D:0z]E8XH_Una<PbzK1
R3
!s105 mux2_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/mux2.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/mux2.sv
L0 3
R4
r1
!s85 0
31
R32
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/mux2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/mux2.sv|
!i113 1
R6
R12
R8
vprocessor_arm
R1
R31
!i10b 1
!s100 OCGL3dZk:>jh@^?ThPJcC3
IkjaamK]Lb?9a@C;dk]h?a0
R3
!s105 processor_arm_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/processor_arm.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/processor_arm.sv
L0 3
R4
r1
!s85 0
31
R32
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/processor_arm.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/processor_arm.sv|
!i113 1
R6
R12
R8
vprocessor_tb
R1
!s110 1572282604
!i10b 1
!s100 `2g<4alGJR4C_cHeaS<CO2
I2fLXkn7ediK1nNG`Mb6:<3
R3
!s105 processor_tb_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/processor_tb.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/processor_tb.sv
L0 4
R4
r1
!s85 0
31
!s108 1572282604.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/processor_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/processor_tb.sv|
!i113 1
R6
R12
R8
vregfile
R1
R29
!i10b 1
!s100 YU04G`l4N6W1P;elVQVJE1
ILhbo:_Ho95JPfcF]S?JT[2
R3
!s105 regfile_sv_unit
S1
R0
w1572214848
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/regfile.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/regfile.sv
L0 1
R4
r1
!s85 0
31
R30
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/regfile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/regfile.sv|
!i113 1
R6
R7
R8
vsignext
R1
R29
!i10b 1
!s100 MzEzTJFS>i=G@f3oV[VLN1
IU1LEPmcdJW<dXeY0X[3I=2
R3
!s105 signext_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/signext.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/signext.sv
L0 1
R4
r1
!s85 0
31
!s108 1572282597.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/signext.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab1/signext.sv|
!i113 1
R6
R7
R8
vwriteback
R1
R31
!i10b 1
!s100 hk5;3<F?WSmSJ]D;T7OMW3
IRz9Y7Ldoek0T@azPM=4>D0
R3
!s105 writeback_sv_unit
S1
R0
R10
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/writeback.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/writeback.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/writeback.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab2/SingleCycleProcessorPatterson-Modules/writeback.sv|
!i113 1
R6
R12
R8
