// Seed: 310842483
module module_0 (
    output uwire id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output tri0  id_3
);
  assign id_0 = 1'h0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output tri id_2,
    output wand id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    output uwire id_8,
    input wor id_9
    , id_12,
    output supply0 id_10
);
  wire id_13;
  module_0(
      id_8, id_7, id_1, id_3
  );
endmodule
