
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980485 heartbeat IPC: 3.35516 cumulative IPC: 3.35516 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362439 heartbeat IPC: 2.95687 cumulative IPC: 3.14345 (Simulation time: 0 hr 1 min 38 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8127018 (Simulation time: 0 hr 2 min 2 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 25770658 heartbeat IPC: 0.515246 cumulative IPC: 0.283388 (Simulation time: 0 hr 2 min 52 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 61863690 heartbeat IPC: 0.277062 cumulative IPC: 0.279139 (Simulation time: 0 hr 4 min 12 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 97372397 heartbeat IPC: 0.281621 cumulative IPC: 0.280127 (Simulation time: 0 hr 5 min 27 sec) 
Finished CPU 0 instructions: 25000000 cycles: 89245397 cumulative IPC: 0.280126 (Simulation time: 0 hr 5 min 27 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.280126 instructions: 25000000 cycles: 89245397
cpu0_DTLB TOTAL     ACCESS:    6314017  HIT:    5876435  MISS:     437582
cpu0_DTLB LOAD      ACCESS:    5889183  HIT:    5608967  MISS:     280216
cpu0_DTLB RFO       ACCESS:     424834  HIT:     267468  MISS:     157366
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3207 cycles
cpu0_ITLB TOTAL     ACCESS:    2383425  HIT:    2383425  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383425  HIT:    2383425  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10714  HIT:      10714  MISS:          0
cpu0_L1I LOAD      ACCESS:      10714  HIT:      10714  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437582  HIT:     432152  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280216  HIT:     275531  MISS:       4685
cpu0_STLB RFO       ACCESS:     157366  HIT:     156621  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 179.885 cycles
cpu0_L1D TOTAL     ACCESS:    6193886  HIT:    4951697  MISS:    1242189
cpu0_L1D LOAD      ACCESS:    5558522  HIT:    4432729  MISS:    1125793
cpu0_L1D RFO       ACCESS:     629961  HIT:     515515  MISS:     114446
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 124.46 cycles
cpu0_L2C TOTAL     ACCESS:    3015570  HIT:    1857467  MISS:    1158103
cpu0_L2C LOAD      ACCESS:    1125787  HIT:     153108  MISS:     972679
cpu0_L2C RFO       ACCESS:     114440  HIT:      75893  MISS:      38547
cpu0_L2C PREFETCH  ACCESS:    1425314  HIT:    1280855  MISS:     144459
cpu0_L2C WRITEBACK ACCESS:     348079  HIT:     346184  MISS:       1895
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1427  MISS:        523
cpu0_L2C PREFETCH  REQUESTED:    1865763  ISSUED:    1435355  USEFUL:     127327  USELESS:      17070
cpu0_L2C AVERAGE MISS LATENCY: 128.086 cycles
LLC TOTAL     ACCESS:    1396403  HIT:     790960  MISS:     605443
LLC LOAD      ACCESS:     972677  HIT:     412813  MISS:     559864
LLC RFO       ACCESS:      38547  HIT:      12883  MISS:      25664
LLC PREFETCH  ACCESS:     144718  HIT:     126579  MISS:      18139
LLC WRITEBACK ACCESS:     239938  HIT:     238390  MISS:       1548
LLC TRANSLATION ACCESS:        523  HIT:        295  MISS:        228
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 205.226 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      48317  ROW_BUFFER_MISS:     555241
 DBUS AVG_CONGESTED_CYCLE:    3.94931
 WQ ROW_BUFFER_HIT:      47951  ROW_BUFFER_MISS:     156477  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.2011
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

