<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Setup Times</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Data Port</TH>
<TH>Clock Port</TH>
<TH>Rise</TH>
<TH>Fall</TH>
<TH>Clock Edge</TH>
<TH>Clock Reference</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >9.404</TD>
<TD >9.404</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[0]</TD>
<TD >sclk</TD>
<TD >7.940</TD>
<TD >7.940</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[1]</TD>
<TD >sclk</TD>
<TD >8.758</TD>
<TD >8.758</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[2]</TD>
<TD >sclk</TD>
<TD >8.139</TD>
<TD >8.139</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[3]</TD>
<TD >sclk</TD>
<TD >8.618</TD>
<TD >8.618</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[4]</TD>
<TD >sclk</TD>
<TD >9.404</TD>
<TD >9.404</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[5]</TD>
<TD >sclk</TD>
<TD >7.656</TD>
<TD >7.656</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[6]</TD>
<TD >sclk</TD>
<TD >6.943</TD>
<TD >6.943</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[7]</TD>
<TD >sclk</TD>
<TD >7.651</TD>
<TD >7.651</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[8]</TD>
<TD >sclk</TD>
<TD >6.879</TD>
<TD >6.879</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[9]</TD>
<TD >sclk</TD>
<TD >8.201</TD>
<TD >8.201</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[10]</TD>
<TD >sclk</TD>
<TD >7.411</TD>
<TD >7.411</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[11]</TD>
<TD >sclk</TD>
<TD >7.383</TD>
<TD >7.383</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[12]</TD>
<TD >sclk</TD>
<TD >7.714</TD>
<TD >7.714</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[13]</TD>
<TD >sclk</TD>
<TD >7.814</TD>
<TD >7.814</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[14]</TD>
<TD >sclk</TD>
<TD >6.768</TD>
<TD >6.768</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[15]</TD>
<TD >sclk</TD>
<TD >7.093</TD>
<TD >7.093</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[16]</TD>
<TD >sclk</TD>
<TD >7.496</TD>
<TD >7.496</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[17]</TD>
<TD >sclk</TD>
<TD >6.987</TD>
<TD >6.987</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[18]</TD>
<TD >sclk</TD>
<TD >7.274</TD>
<TD >7.274</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[19]</TD>
<TD >sclk</TD>
<TD >6.978</TD>
<TD >6.978</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[20]</TD>
<TD >sclk</TD>
<TD >7.772</TD>
<TD >7.772</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[21]</TD>
<TD >sclk</TD>
<TD >7.291</TD>
<TD >7.291</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[22]</TD>
<TD >sclk</TD>
<TD >7.006</TD>
<TD >7.006</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[23]</TD>
<TD >sclk</TD>
<TD >6.956</TD>
<TD >6.956</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[24]</TD>
<TD >sclk</TD>
<TD >6.811</TD>
<TD >6.811</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >6.842</TD>
<TD >6.842</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[26]</TD>
<TD >sclk</TD>
<TD >6.110</TD>
<TD >6.110</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[27]</TD>
<TD >sclk</TD>
<TD >7.110</TD>
<TD >7.110</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[28]</TD>
<TD >sclk</TD>
<TD >6.201</TD>
<TD >6.201</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[29]</TD>
<TD >sclk</TD>
<TD >6.561</TD>
<TD >6.561</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[30]</TD>
<TD >sclk</TD>
<TD >6.609</TD>
<TD >6.609</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[31]</TD>
<TD >sclk</TD>
<TD >5.732</TD>
<TD >5.732</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >PD_PORT[*]</TD>
<TD >sclk</TD>
<TD >8.383</TD>
<TD >8.383</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[0]</TD>
<TD >sclk</TD>
<TD >7.458</TD>
<TD >7.458</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[1]</TD>
<TD >sclk</TD>
<TD >8.383</TD>
<TD >8.383</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[2]</TD>
<TD >sclk</TD>
<TD >8.293</TD>
<TD >8.293</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[3]</TD>
<TD >sclk</TD>
<TD >8.023</TD>
<TD >8.023</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[4]</TD>
<TD >sclk</TD>
<TD >8.326</TD>
<TD >8.326</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[5]</TD>
<TD >sclk</TD>
<TD >8.009</TD>
<TD >8.009</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[6]</TD>
<TD >sclk</TD>
<TD >8.249</TD>
<TD >8.249</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[7]</TD>
<TD >sclk</TD>
<TD >7.961</TD>
<TD >7.961</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >PD_PORT[*]</TD>
<TD >sclk</TD>
<TD >5.796</TD>
<TD >5.796</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[0]</TD>
<TD >sclk</TD>
<TD >5.348</TD>
<TD >5.348</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[1]</TD>
<TD >sclk</TD>
<TD >5.401</TD>
<TD >5.401</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[2]</TD>
<TD >sclk</TD>
<TD >5.626</TD>
<TD >5.626</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[3]</TD>
<TD >sclk</TD>
<TD >5.606</TD>
<TD >5.606</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[4]</TD>
<TD >sclk</TD>
<TD >5.606</TD>
<TD >5.606</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[5]</TD>
<TD >sclk</TD>
<TD >5.789</TD>
<TD >5.789</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[6]</TD>
<TD >sclk</TD>
<TD >5.796</TD>
<TD >5.796</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[7]</TD>
<TD >sclk</TD>
<TD >5.497</TD>
<TD >5.497</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >ADDR[*]</TD>
<TD >sclk</TD>
<TD >6.486</TD>
<TD >6.486</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[2]</TD>
<TD >sclk</TD>
<TD >5.540</TD>
<TD >5.540</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[3]</TD>
<TD >sclk</TD>
<TD >6.359</TD>
<TD >6.359</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[4]</TD>
<TD >sclk</TD>
<TD >5.085</TD>
<TD >5.085</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[5]</TD>
<TD >sclk</TD>
<TD >5.470</TD>
<TD >5.470</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[6]</TD>
<TD >sclk</TD>
<TD >6.486</TD>
<TD >6.486</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >3.723</TD>
<TD >3.723</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[1]</TD>
<TD >sclk</TD>
<TD >3.041</TD>
<TD >3.041</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[2]</TD>
<TD >sclk</TD>
<TD >3.552</TD>
<TD >3.552</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[4]</TD>
<TD >sclk</TD>
<TD >3.683</TD>
<TD >3.683</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >3.723</TD>
<TD >3.723</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >INTA</TD>
<TD >sclk</TD>
<TD >3.284</TD>
<TD >3.284</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >R_W_IO</TD>
<TD >sclk</TD>
<TD >5.397</TD>
<TD >5.397</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >7.542</TD>
<TD >7.542</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >4.605</TD>
<TD >4.605</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_CS</TD>
<TD >sclk</TD>
<TD >6.637</TD>
<TD >6.637</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >4.617</TD>
<TD >4.617</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >4.617</TD>
<TD >4.617</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >3.151</TD>
<TD >3.151</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >ADDR[*]</TD>
<TD >sclk</TD>
<TD >-2.065</TD>
<TD >-2.065</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[6]</TD>
<TD >sclk</TD>
<TD >-2.065</TD>
<TD >-2.065</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >R_W_IO</TD>
<TD >sclk</TD>
<TD >0.190</TD>
<TD >0.190</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >-1.561</TD>
<TD >-1.561</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >3.606</TD>
<TD >3.606</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_CS</TD>
<TD >sclk</TD>
<TD >-2.637</TD>
<TD >-2.637</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DREQ</TD>
<TD >sclk</TD>
<TD >-5.945</TD>
<TD >-5.945</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >3.589</TD>
<TD >3.589</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >3.589</TD>
<TD >3.589</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >3.314</TD>
<TD >3.314</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_STERM</TD>
<TD >sclk</TD>
<TD >-2.146</TD>
<TD >-2.146</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >-1.416</TD>
<TD >-1.416</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[16]</TD>
<TD >sclk</TD>
<TD >-1.795</TD>
<TD >-1.795</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[17]</TD>
<TD >sclk</TD>
<TD >-1.893</TD>
<TD >-1.893</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[18]</TD>
<TD >sclk</TD>
<TD >-1.758</TD>
<TD >-1.758</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[19]</TD>
<TD >sclk</TD>
<TD >-1.416</TD>
<TD >-1.416</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[20]</TD>
<TD >sclk</TD>
<TD >-1.605</TD>
<TD >-1.605</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[21]</TD>
<TD >sclk</TD>
<TD >-1.721</TD>
<TD >-1.721</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[22]</TD>
<TD >sclk</TD>
<TD >-2.002</TD>
<TD >-2.002</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[23]</TD>
<TD >sclk</TD>
<TD >-2.290</TD>
<TD >-2.290</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[24]</TD>
<TD >sclk</TD>
<TD >-2.023</TD>
<TD >-2.023</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >-2.335</TD>
<TD >-2.335</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[26]</TD>
<TD >sclk</TD>
<TD >-2.495</TD>
<TD >-2.495</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[27]</TD>
<TD >sclk</TD>
<TD >-2.122</TD>
<TD >-2.122</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[28]</TD>
<TD >sclk</TD>
<TD >-2.468</TD>
<TD >-2.468</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[29]</TD>
<TD >sclk</TD>
<TD >-2.019</TD>
<TD >-2.019</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[30]</TD>
<TD >sclk</TD>
<TD >-1.889</TD>
<TD >-1.889</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[31]</TD>
<TD >sclk</TD>
<TD >-2.463</TD>
<TD >-2.463</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >ADDR[*]</TD>
<TD >sclk</TD>
<TD >-3.749</TD>
<TD >-3.749</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[2]</TD>
<TD >sclk</TD>
<TD >-4.695</TD>
<TD >-4.695</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[3]</TD>
<TD >sclk</TD>
<TD >-3.876</TD>
<TD >-3.876</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[4]</TD>
<TD >sclk</TD>
<TD >-5.150</TD>
<TD >-5.150</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[5]</TD>
<TD >sclk</TD>
<TD >-5.033</TD>
<TD >-5.033</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[6]</TD>
<TD >sclk</TD>
<TD >-3.749</TD>
<TD >-3.749</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >-6.292</TD>
<TD >-6.292</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >-6.292</TD>
<TD >-6.292</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >R_W_IO</TD>
<TD >sclk</TD>
<TD >-5.997</TD>
<TD >-5.997</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >-3.139</TD>
<TD >-3.139</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >-5.825</TD>
<TD >-5.825</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BG</TD>
<TD >sclk</TD>
<TD >-7.175</TD>
<TD >-7.175</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_BGACK_IO</TD>
<TD >sclk</TD>
<TD >-7.666</TD>
<TD >-7.666</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_CS</TD>
<TD >sclk</TD>
<TD >-4.204</TD>
<TD >-4.204</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DREQ</TD>
<TD >sclk</TD>
<TD >-10.841</TD>
<TD >-10.841</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >-6.085</TD>
<TD >-6.085</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >-6.085</TD>
<TD >-6.085</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >-7.149</TD>
<TD >-7.149</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_STERM</TD>
<TD >sclk</TD>
<TD >-11.140</TD>
<TD >-11.140</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
