<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: /home/georg/Ã–ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/STM8AF_STM8S.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_s_t_m8_a_f___s_t_m8_s_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STM8AF_STM8S.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for STM8AF_STM8S.h:</div>
<div class="dyncontent">
<div class="center"><img src="_s_t_m8_a_f___s_t_m8_s_8h__incl.png" border="0" usemap="#_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8af__stm8s_2_s_t_m8_a_f___s_t_m8_s_8h" alt=""/></div>
</div>
</div>
<p><a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___p_o_r_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">_PORT_t</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">structure for controlling pins in port mode (_PORTx, x=0..1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to control write/erase of flash memory (_FLASH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">_EXTI_t</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring external port interrupts (_EXTI)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a></td></tr>
<tr class="memdesc:struct___r_s_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for determining reset source (_RST)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a></td></tr>
<tr class="memdesc:struct___c_l_k__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring/monitoring clock module (_CLK)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_w_d_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a></td></tr>
<tr class="memdesc:struct___w_w_d_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Window Watchdog registers (_WWDG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___w_w_d_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Independent Timeout Watchdog registers (_IWDG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a></td></tr>
<tr class="memdesc:struct___a_w_u__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for cofiguring the Auto Wake-Up Module (_AWU)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___b_e_e_p__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">_BEEP_t</a></td></tr>
<tr class="memdesc:struct___b_e_e_p__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for beeper control (_BEEP)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">More...</a><br /></td></tr>
<tr class="separator:struct___b_e_e_p__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">_SPI_t</a></td></tr>
<tr class="memdesc:struct___s_p_i__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling SPI module (_SPI)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a></td></tr>
<tr class="memdesc:struct___i2_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling I2C module (_I2C)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t">_UART1_t</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter 1 (_UART1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t">_UART2_t</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter 2 (_UART2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t3__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t">_UART3_t</a></td></tr>
<tr class="memdesc:struct___u_a_r_t3__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter 3 (_UART3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t3__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t">_UART4_t</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter 4 (_UART4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t">_TIM1_t</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 1 (_TIM1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t">_TIM2_t</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 2 (_TIM2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t">_TIM3_t</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 3 (_TIM3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">_TIM4_t</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 8-Bit Timer 4 (_TIM4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t">_TIM5_t</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 5 (_TIM5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m6__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t">_TIM6_t</a></td></tr>
<tr class="memdesc:struct___t_i_m6__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 8-Bit Timer 6 (_TIM6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m6__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t">_ADC1_t</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct containing Analog Digital Converter 1 (_ADC1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c2__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t">_ADC2_t</a></td></tr>
<tr class="memdesc:struct___a_d_c2__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct containing Analog Digital Converter 2 (_ADC2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c2__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t">_CAN_t</a></td></tr>
<tr class="memdesc:struct___c_a_n__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Controller Area Network Module (_CAN)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_f_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a></td></tr>
<tr class="memdesc:struct___c_f_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Global Configuration registers (_CFG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___c_f_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a></td></tr>
<tr class="memdesc:struct___i_t_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for setting interrupt Priority (_ITC)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_o_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t.ODR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_o_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x output data register (_PORTx_ODR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_o_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_i_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t.IDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_i_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x input data register (_PORTx_IDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_i_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_d_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t.DDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_d_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x data direction data register (_PORTx_DDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_d_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t.CR1</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x control register 1 (_PORTx_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t.CR2</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x control register 1 (_PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t.CR1</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 (_FLASH_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t.CR2</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 (_FLASH_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_n_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">_FLASH_t.NCR2</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_n_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complementary flash control register 2 (_FLASH_NCR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_n_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_f_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">_FLASH_t.FPR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_f_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash protection register (_FLASH_FPR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_f_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">_FLASH_t.NFPR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complementary flash protection register (_FLASH_NFPR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t.IAPSR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register (_FLASH_IAPSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t.PUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register (_FLASH_PUKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t.DUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register (_FLASH_DUKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t.SR</a></td></tr>
<tr class="memdesc:struct___r_s_t__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status register (_RST_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_w_d_g__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_c_r">_WWDG_t.CR</a></td></tr>
<tr class="memdesc:struct___w_w_d_g__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">WWDG Control register (_WWDG_CR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___w_w_d_g__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_w_d_g__t_8_w_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_w_r">_WWDG_t.WR</a></td></tr>
<tr class="memdesc:struct___w_w_d_g__t_8_w_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">WWDR Window register (_WWDG_WR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_w_r">More...</a><br /></td></tr>
<tr class="separator:struct___w_w_d_g__t_8_w_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">_IWDG_t.KR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Key register (_IWDG_KR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">_IWDG_t.PR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Prescaler register (_IWDG_PR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_r_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">_IWDG_t.RLR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_r_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Reload register (_IWDG_RLR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_r_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t.CSR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Control/status register (_AWU_CSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_a_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t.APR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_a_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Asynchronous prescaler register (_AWU_APR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_a_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_t_b_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t.TBR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_t_b_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Timebase selection register (_AWU_TBR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_t_b_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t.CR1</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 (_I2C_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t.CR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 (_I2C_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_f_r_e_q_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t.FREQR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_f_r_e_q_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register (_I2C_FREQR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_f_r_e_q_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">_I2C_t.OARL</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte (_I2C_OARL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">_I2C_t.OARH</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte (_I2C_OARH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t.DR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register (_I2C_DR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t.SR1</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 (_I2C_SR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t.SR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 (_I2C_SR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t.SR3</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 (_I2C_SR3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_i_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t.ITR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_i_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register (_I2C_ITR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_i_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_c_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t.CCRL</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_c_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte (_I2C_CCRL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_c_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_c_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t.CCRH</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_c_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte (_I2C_CCRH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_c_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_t_r_i_s_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t.TRISER</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_t_r_i_s_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register (_I2C_TRISER)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_t_r_i_s_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_f_g__t_8_g_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t.GCR</a></td></tr>
<tr class="memdesc:struct___c_f_g__t_8_g_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register (_CFG_GCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_f_g__t_8_g_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1">_ITC_t.SPR1</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 1 (_ITC_SPR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2">_ITC_t.SPR2</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 2 (_ITC_SPR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3">_ITC_t.SPR3</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 3 (_ITC_SPR3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4">_ITC_t.SPR4</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 4 (_ITC_SPR4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5">_ITC_t.SPR5</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 5 (_ITC_SPR5)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6">_ITC_t.SPR6</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 6 (_ITC_SPR6)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7">_ITC_t.SPR7</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 7 (_ITC_SPR7)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8">_ITC_t.SPR8</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 8 (_ITC_SPR8)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1">_EXTI_t.CR1</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 (_EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2">_EXTI_t.CR2</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 (_EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_i_c_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_i_c_k_r">_CLK_t.ICKR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_i_c_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register (_CLK_ICKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_i_c_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_i_c_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_e_c_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_e_c_k_r">_CLK_t.ECKR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_e_c_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register (_CLK_ECKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_e_c_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_e_c_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_c_m_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_m_s_r">_CLK_t.CMSR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_c_m_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register (_CLK_CMSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_m_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_c_m_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_s_w_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_r">_CLK_t.SWR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_s_w_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register (_CLK_SWR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_s_w_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_s_w_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_c_r">_CLK_t.SWCR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_s_w_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch control register (_CLK_SWCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_s_w_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_c_k_d_i_v_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_k_d_i_v_r">_CLK_t.CKDIVR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_c_k_d_i_v_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register (_CLK_CKDIVR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_k_d_i_v_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_c_k_d_i_v_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_p_c_k_e_n_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r1">_CLK_t.PCKENR1</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_p_c_k_e_n_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 (_CLK_PCKENR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_p_c_k_e_n_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_c_s_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_s_s_r">_CLK_t.CSSR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_c_s_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register (_CLK_CSSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_s_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_c_s_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_c_c_o_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_c_o_r">_CLK_t.CCOR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_c_c_o_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register (_CLK_CCOR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_c_o_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_c_c_o_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_p_c_k_e_n_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r2">_CLK_t.PCKENR2</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_p_c_k_e_n_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 (_CLK_PCKENR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_p_c_k_e_n_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_h_s_i_t_r_i_m_r">_CLK_t.HSITRIMR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register (_CLK_HSITRIMR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_h_s_i_t_r_i_m_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_s_w_i_m_c_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_i_m_c_c_r">_CLK_t.SWIMCCR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_s_w_i_m_c_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register (_CLK_SWIMCCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_s_w_i_m_c_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_s_w_i_m_c_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___b_e_e_p__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r">_BEEP_t.CSR</a></td></tr>
<tr class="memdesc:struct___b_e_e_p__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register (_BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___b_e_e_p__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1">_SPI_t.CR1</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 1 (_SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2">_SPI_t.CR2</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 2 (_SPI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_i_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r">_SPI_t.ICR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_i_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt control register (_SPI_ICR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_i_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r">_SPI_t.SR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI status register (_SPI_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r">_SPI_t.DR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data register (_SPI_DR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_c_r_c_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r_c_p_r">_SPI_t.CRCPR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_c_r_c_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CRC polynomial register (_SPI_CRCPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r_c_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_c_r_c_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_r_x_c_r_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_r_x_c_r_c_r">_SPI_t.RXCRCR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_r_x_c_r_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx CRC register (_SPI_RXCRCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_r_x_c_r_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_r_x_c_r_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_t_x_c_r_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_t_x_c_r_c_r">_SPI_t.TXCRCR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_t_x_c_r_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx CRC register (_SPI_TXCRCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_t_x_c_r_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_t_x_c_r_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_s_r">_UART1_t.SR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Status register (_UART1_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_d_r">_UART1_t.DR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 data register (_UART1_DR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t_8_b_r_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_b_r_r1">_UART1_t.BRR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t_8_b_r_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Baud rate register 1 (_UART1_BRR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_b_r_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t_8_b_r_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t_8_b_r_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_b_r_r2">_UART1_t.BRR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t_8_b_r_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Baud rate register 2 (_UART1_BRR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_b_r_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t_8_b_r_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r1">_UART1_t.CR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 1 (_UART1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r2">_UART1_t.CR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 2 (_UART1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r3">_UART1_t.CR3</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 3 (_UART1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t_8_c_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r4">_UART1_t.CR4</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t_8_c_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 4 (_UART1_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r4">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t_8_c_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t_8_c_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r5">_UART1_t.CR5</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t_8_c_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 5 (_UART1_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_c_r5">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t_8_c_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t_8_g_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_g_t_r">_UART1_t.GTR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t_8_g_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 guard time register (_UART1_GTR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_g_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t_8_g_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t1__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_p_s_c_r">_UART1_t.PSCR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t1__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 prescaler register (_UART1_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t1__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_s_r">_UART2_t.SR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Status register (_UART2_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_d_r">_UART2_t.DR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 data register (_UART2_DR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_b_r_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_b_r_r1">_UART2_t.BRR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_b_r_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Baud rate register 1 (_UART2_BRR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_b_r_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_b_r_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_b_r_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_b_r_r2">_UART2_t.BRR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_b_r_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Baud rate register 2 (_UART2_BRR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_b_r_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_b_r_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r1">_UART2_t.CR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 1 (_UART2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r2">_UART2_t.CR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 2 (_UART2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r3">_UART2_t.CR3</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 3 (_UART2_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_c_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r4">_UART2_t.CR4</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_c_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 4 (_UART2_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r4">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_c_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_c_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r5">_UART2_t.CR5</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_c_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 5 (_UART2_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r5">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_c_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_c_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r6">_UART2_t.CR6</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_c_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 6 (_UART2_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_c_r6">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_c_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_g_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_g_t_r">_UART2_t.GTR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_g_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 guard time register (_UART2_GTR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_g_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_g_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t2__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_p_s_c_r">_UART2_t.PSCR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t2__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 prescaler register (_UART2_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t2__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t3__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_s_r">_UART3_t.SR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t3__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Status register (_UART3_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t3__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t3__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_d_r">_UART3_t.DR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t3__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 data register (_UART3_DR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t3__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t3__t_8_b_r_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_b_r_r1">_UART3_t.BRR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t3__t_8_b_r_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 1 (_UART3_BRR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_b_r_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t3__t_8_b_r_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t3__t_8_b_r_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_b_r_r2">_UART3_t.BRR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t3__t_8_b_r_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 2 (_UART3_BRR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_b_r_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t3__t_8_b_r_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t3__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r1">_UART3_t.CR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t3__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 1 (_UART3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t3__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t3__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r2">_UART3_t.CR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t3__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 2 (_UART3_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t3__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t3__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r3">_UART3_t.CR3</a></td></tr>
<tr class="memdesc:struct___u_a_r_t3__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 3 (_UART3_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t3__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t3__t_8_c_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r4">_UART3_t.CR4</a></td></tr>
<tr class="memdesc:struct___u_a_r_t3__t_8_c_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 4 (_UART3_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r4">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t3__t_8_c_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t3__t_8_c_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r6">_UART3_t.CR6</a></td></tr>
<tr class="memdesc:struct___u_a_r_t3__t_8_c_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 6 (_UART3_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t_8_c_r6">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t3__t_8_c_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_s_r">_UART4_t.SR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Status register (_UART4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_d_r">_UART4_t.DR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 data register (_UART4_DR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_b_r_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_b_r_r1">_UART4_t.BRR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_b_r_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 1 (_UART4_BRR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_b_r_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_b_r_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_b_r_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_b_r_r2">_UART4_t.BRR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_b_r_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 2 (_UART4_BRR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_b_r_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_b_r_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r1">_UART4_t.CR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 1 (_UART4_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r2">_UART4_t.CR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 2 (_UART4_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r3">_UART4_t.CR3</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 3 (_UART4_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_c_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r4">_UART4_t.CR4</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_c_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 4 (_UART4_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r4">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_c_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_c_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r5">_UART4_t.CR5</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_c_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 5 (_UART4_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r5">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_c_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_c_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r6">_UART4_t.CR6</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_c_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 6 (_UART4_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_c_r6">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_c_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_g_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_g_t_r">_UART4_t.GTR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_g_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 guard time register (_UART4_GTR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_g_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_g_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t4__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_p_s_c_r">_UART4_t.PSCR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t4__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 prescaler register (_UART4_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t4__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_r1">_TIM1_t.CR1</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Control register 1 (_TIM1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_r2">_TIM1_t.CR2</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Control register 2 (_TIM1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_s_m_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_s_m_c_r">_TIM1_t.SMCR</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_s_m_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Slave mode control register (_TIM1_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_s_m_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_s_m_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_e_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_e_t_r">_TIM1_t.ETR</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_e_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger register (_TIM1_ETR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_e_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_e_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_i_e_r">_TIM1_t.IER</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Interrupt enable register (_TIM1_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_s_r1">_TIM1_t.SR1</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Status register 1 (_TIM1_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_s_r2">_TIM1_t.SR2</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Status register 2 (_TIM1_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_e_g_r">_TIM1_t.EGR</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Event generation register (_TIM1_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m1__t_8_c_c_m_r1"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r1">_TIM1_t.CCMR1</a></td></tr>
<tr class="memdesc:union___t_i_m1__t_8_c_c_m_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 1 (_TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r1">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m1__t_8_c_c_m_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_m_r1_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r1_8_o_u_t">_TIM1_t.CCMR1.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_m_r1_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare mode register 1 (_TIM1_CCMR1, output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r1_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_m_r1_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_m_r1_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r1_8_i_n">_TIM1_t.CCMR1.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_m_r1_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare mode register 1 (_TIM1_CCMR1, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r1_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_m_r1_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m1__t_8_c_c_m_r2"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r2">_TIM1_t.CCMR2</a></td></tr>
<tr class="memdesc:union___t_i_m1__t_8_c_c_m_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 2 (_TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r2">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m1__t_8_c_c_m_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_m_r2_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r2_8_o_u_t">_TIM1_t.CCMR2.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_m_r2_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 2 (_TIM1_CCMR2,output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r2_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_m_r2_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_m_r2_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r2_8_i_n">_TIM1_t.CCMR2.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_m_r2_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 2 (_TIM1_CCMR2, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r2_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_m_r2_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m1__t_8_c_c_m_r3"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r3">_TIM1_t.CCMR3</a></td></tr>
<tr class="memdesc:union___t_i_m1__t_8_c_c_m_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 3 (_TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r3">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m1__t_8_c_c_m_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_m_r3_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r3_8_o_u_t">_TIM1_t.CCMR3.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_m_r3_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 3 (_TIM1_CCMR3, output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r3_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_m_r3_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_m_r3_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r3_8_i_n">_TIM1_t.CCMR3.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_m_r3_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 3 (_TIM1_CCMR3, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r3_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_m_r3_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m1__t_8_c_c_m_r4"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r4">_TIM1_t.CCMR4</a></td></tr>
<tr class="memdesc:union___t_i_m1__t_8_c_c_m_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 4 (_TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m1__t_8_c_c_m_r4">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m1__t_8_c_c_m_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_m_r4_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r4_8_o_u_t">_TIM1_t.CCMR4.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_m_r4_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 4 (_TIM1_CCMR4, output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r4_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_m_r4_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_m_r4_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r4_8_i_n">_TIM1_t.CCMR4.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_m_r4_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 4 (_TIM1_CCMR4, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_m_r4_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_m_r4_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_e_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_e_r1">_TIM1_t.CCER1</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_e_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare enable register 1 (_TIM1_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_e_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_e_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_e_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_e_r2">_TIM1_t.CCER2</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_e_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare enable register 2 (_TIM1_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_e_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_e_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_n_t_r_h">_TIM1_t.CNTRH</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit counter high byte (_TIM1_CNTRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_n_t_r_l">_TIM1_t.CNTRL</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit counter low byte (_TIM1_CNTRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_p_s_c_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_p_s_c_r_h">_TIM1_t.PSCRH</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_p_s_c_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit prescaler high byte (_TIM1_PSCRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_p_s_c_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_p_s_c_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_p_s_c_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_p_s_c_r_l">_TIM1_t.PSCRL</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_p_s_c_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit prescaler low byte (_TIM1_PSCRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_p_s_c_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_p_s_c_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_a_r_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_a_r_r_h">_TIM1_t.ARRH</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_a_r_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit auto-reload value high byte (_TIM1_ARRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_a_r_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_a_r_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_a_r_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_a_r_r_l">_TIM1_t.ARRL</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_a_r_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit auto-reload value low byte (_TIM1_ARRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_a_r_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_a_r_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_r_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_r_c_r">_TIM1_t.RCR</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_r_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Repetition counter (_TIM1_RCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_r_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_r_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_r1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r1_h">_TIM1_t.CCR1H</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_r1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 1 high byte (_TIM1_CCR1H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r1_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_r1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_r1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r1_l">_TIM1_t.CCR1L</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_r1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 1 low byte (_TIM1_CCR1L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r1_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_r1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_r2_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r2_h">_TIM1_t.CCR2H</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_r2_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 2 high byte (_TIM1_CCR2H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r2_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_r2_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_r2_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r2_l">_TIM1_t.CCR2L</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_r2_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 2 low byte (_TIM1_CCR2L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r2_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_r2_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_r3_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r3_h">_TIM1_t.CCR3H</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_r3_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 3 high byte (_TIM1_CCR3H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r3_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_r3_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_r3_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r3_l">_TIM1_t.CCR3L</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_r3_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 3 low byte (_TIM1_CCR3L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r3_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_r3_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_r4_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r4_h">_TIM1_t.CCR4H</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_r4_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 4 high byte (_TIM1_CCR4H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r4_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_r4_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_c_c_r4_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r4_l">_TIM1_t.CCR4L</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_c_c_r4_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 4 low byte (_TIM1_CCR4L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_c_c_r4_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_c_c_r4_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_b_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_b_k_r">_TIM1_t.BKR</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_b_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break register (_TIM1_BKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_b_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_b_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_d_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_d_t_r">_TIM1_t.DTR</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_d_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Dead-time register (_TIM1_DTR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_d_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_d_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m1__t_8_o_i_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_o_i_s_r">_TIM1_t.OISR</a></td></tr>
<tr class="memdesc:struct___t_i_m1__t_8_o_i_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state register (_TIM1_OISR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t_8_o_i_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m1__t_8_o_i_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_r1">_TIM2_t.CR1</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Control register 1 (_TIM2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_i_e_r">_TIM2_t.IER</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved registers on selected devices (2B)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_s_r1">_TIM2_t.SR1</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Status register 1 (_TIM2_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_s_r2">_TIM2_t.SR2</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Status register 2 (_TIM2_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_e_g_r">_TIM2_t.EGR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Event generation register (_TIM2_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m2__t_8_c_c_m_r1"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m2__t_8_c_c_m_r1">_TIM2_t.CCMR1</a></td></tr>
<tr class="memdesc:union___t_i_m2__t_8_c_c_m_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 1 (_TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m2__t_8_c_c_m_r1">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m2__t_8_c_c_m_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_m_r1_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r1_8_o_u_t">_TIM2_t.CCMR1.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_m_r1_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 1 (_TIM2_CCMR1, output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r1_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_m_r1_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_m_r1_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r1_8_i_n">_TIM2_t.CCMR1.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_m_r1_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 1 (_TIM2_CCMR1, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r1_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_m_r1_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m2__t_8_c_c_m_r2"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m2__t_8_c_c_m_r2">_TIM2_t.CCMR2</a></td></tr>
<tr class="memdesc:union___t_i_m2__t_8_c_c_m_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 2 (_TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m2__t_8_c_c_m_r2">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m2__t_8_c_c_m_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_m_r2_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r2_8_o_u_t">_TIM2_t.CCMR2.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_m_r2_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 2 (_TIM2_CCMR2, output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r2_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_m_r2_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_m_r2_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r2_8_i_n">_TIM2_t.CCMR2.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_m_r2_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 2 (_TIM2_CCMR2, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r2_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_m_r2_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m2__t_8_c_c_m_r3"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m2__t_8_c_c_m_r3">_TIM2_t.CCMR3</a></td></tr>
<tr class="memdesc:union___t_i_m2__t_8_c_c_m_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 3 (_TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m2__t_8_c_c_m_r3">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m2__t_8_c_c_m_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_m_r3_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r3_8_o_u_t">_TIM2_t.CCMR3.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_m_r3_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 3 (_TIM2_CCMR3, output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r3_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_m_r3_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_m_r3_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r3_8_i_n">_TIM2_t.CCMR3.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_m_r3_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 3 (_TIM2_CCMR3, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_m_r3_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_m_r3_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_e_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_e_r1">_TIM2_t.CCER1</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_e_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 1 (_TIM2_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_e_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_e_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_e_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_e_r2">_TIM2_t.CCER2</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_e_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 2 (_TIM2_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_e_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_e_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_n_t_r_h">_TIM2_t.CNTRH</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit counter high byte (_TIM2_CNTRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_n_t_r_l">_TIM2_t.CNTRL</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit counter low byte (_TIM2_CNTRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_p_s_c_r">_TIM2_t.PSCR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit prescaler high byte (_TIM2_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_a_r_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_a_r_r_h">_TIM2_t.ARRH</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_a_r_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit auto-reload value high byte (_TIM2_ARRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_a_r_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_a_r_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_a_r_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_a_r_r_l">_TIM2_t.ARRL</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_a_r_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit auto-reload value low byte (_TIM2_ARRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_a_r_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_a_r_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_r1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r1_h">_TIM2_t.CCR1H</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_r1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 high byte (_TIM2_CCR1H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r1_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_r1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_r1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r1_l">_TIM2_t.CCR1L</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_r1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 low byte (_TIM2_CCR1L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r1_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_r1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_r2_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r2_h">_TIM2_t.CCR2H</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_r2_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 high byte (_TIM2_CCR2H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r2_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_r2_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_r2_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r2_l">_TIM2_t.CCR2L</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_r2_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 low byte (_TIM2_CCR2L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r2_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_r2_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_r3_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r3_h">_TIM2_t.CCR3H</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_r3_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 3 high byte (_TIM2_CCR3H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r3_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_r3_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__t_8_c_c_r3_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r3_l">_TIM2_t.CCR3L</a></td></tr>
<tr class="memdesc:struct___t_i_m2__t_8_c_c_r3_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 3 low byte (_TIM2_CCR3L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t_8_c_c_r3_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__t_8_c_c_r3_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_r1">_TIM3_t.CR1</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Control register 1 (_TIM3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_i_e_r">_TIM3_t.IER</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Interrupt enable register (_TIM3_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_s_r1">_TIM3_t.SR1</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Status register 1 (_TIM3_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_s_r2">_TIM3_t.SR2</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Status register 2 (_TIM3_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_e_g_r">_TIM3_t.EGR</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Event generation register (_TIM3_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m3__t_8_c_c_m_r1"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m3__t_8_c_c_m_r1">_TIM3_t.CCMR1</a></td></tr>
<tr class="memdesc:union___t_i_m3__t_8_c_c_m_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 1 (_TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m3__t_8_c_c_m_r1">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m3__t_8_c_c_m_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_c_m_r1_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r1_8_o_u_t">_TIM3_t.CCMR1.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_c_m_r1_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 1 (_TIM3_CCMR1, output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r1_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_c_m_r1_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_c_m_r1_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r1_8_i_n">_TIM3_t.CCMR1.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_c_m_r1_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 1 (_TIM3_CCMR1, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r1_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_c_m_r1_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m3__t_8_c_c_m_r2"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m3__t_8_c_c_m_r2">_TIM3_t.CCMR2</a></td></tr>
<tr class="memdesc:union___t_i_m3__t_8_c_c_m_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 2 (_TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m3__t_8_c_c_m_r2">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m3__t_8_c_c_m_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_c_m_r2_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r2_8_o_u_t">_TIM3_t.CCMR2.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_c_m_r2_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 2 (_TIM3_CCMR2, output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r2_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_c_m_r2_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_c_m_r2_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r2_8_i_n">_TIM3_t.CCMR2.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_c_m_r2_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 2 (_TIM3_CCMR2, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_m_r2_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_c_m_r2_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_c_e_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_e_r1">_TIM3_t.CCER1</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_c_e_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare enable register 1 (_TIM3_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_e_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_c_e_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_n_t_r_h">_TIM3_t.CNTRH</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit counter high byte (_TIM3_CNTRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_n_t_r_l">_TIM3_t.CNTRL</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit counter low byte (_TIM3_CNTRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_p_s_c_r">_TIM3_t.PSCR</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit prescaler high byte (_TIM3_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_a_r_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_a_r_r_h">_TIM3_t.ARRH</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_a_r_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit auto-reload value high byte (_TIM3_ARRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_a_r_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_a_r_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_a_r_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_a_r_r_l">_TIM3_t.ARRL</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_a_r_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit auto-reload value low byte (_TIM3_ARRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_a_r_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_a_r_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_c_r1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r1_h">_TIM3_t.CCR1H</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_c_r1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 high byte (_TIM3_CCR1H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r1_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_c_r1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_c_r1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r1_l">_TIM3_t.CCR1L</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_c_r1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 low byte (_TIM3_CCR1L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r1_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_c_r1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_c_r2_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r2_h">_TIM3_t.CCR2H</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_c_r2_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 high byte (_TIM3_CCR2H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r2_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_c_r2_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m3__t_8_c_c_r2_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r2_l">_TIM3_t.CCR2L</a></td></tr>
<tr class="memdesc:struct___t_i_m3__t_8_c_c_r2_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 low byte (_TIM3_CCR2L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t_8_c_c_r2_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m3__t_8_c_c_r2_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r">_TIM4_t.CR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Control register (_TIM4_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r">_TIM4_t.IER</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved registers on selected devices (2B)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r">_TIM4_t.SR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Status register (_TIM4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r">_TIM4_t.EGR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Event Generation (_TIM4_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_c_n_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r">_TIM4_t.CNTR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_c_n_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 8-bit counter register (_TIM4_CNTR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_c_n_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r">_TIM4_t.PSCR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler (_TIM4_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_a_r_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r">_TIM4_t.ARR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_a_r_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 8-bit auto-reload register (_TIM4_ARR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_a_r_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_r1">_TIM5_t.CR1</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Control register 1 (_TIM5_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_r2">_TIM5_t.CR2</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Control register 2 (_TIM5_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_s_m_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_s_m_c_r">_TIM5_t.SMCR</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_s_m_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave mode control register (_TIM5_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_s_m_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_s_m_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_i_e_r">_TIM5_t.IER</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Interrupt enable register (_TIM5_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_s_r1">_TIM5_t.SR1</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Status register 1 (_TIM5_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_s_r2">_TIM5_t.SR2</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Status register 2 (_TIM5_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_e_g_r">_TIM5_t.EGR</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Event generation register (_TIM5_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m5__t_8_c_c_m_r1"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m5__t_8_c_c_m_r1">_TIM5_t.CCMR1</a></td></tr>
<tr class="memdesc:union___t_i_m5__t_8_c_c_m_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 1 (_TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m5__t_8_c_c_m_r1">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m5__t_8_c_c_m_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_m_r1_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r1_8_o_u_t">_TIM5_t.CCMR1.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_m_r1_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 1 (_TIM5_CCMR1, output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r1_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_m_r1_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_m_r1_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r1_8_i_n">_TIM5_t.CCMR1.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_m_r1_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 1 (_TIM5_CCMR1, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r1_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_m_r1_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m5__t_8_c_c_m_r2"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m5__t_8_c_c_m_r2">_TIM5_t.CCMR2</a></td></tr>
<tr class="memdesc:union___t_i_m5__t_8_c_c_m_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 2 (_TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m5__t_8_c_c_m_r2">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m5__t_8_c_c_m_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_m_r2_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r2_8_o_u_t">_TIM5_t.CCMR2.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_m_r2_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 2 (_TIM5_CCMR2, output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r2_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_m_r2_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_m_r2_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r2_8_i_n">_TIM5_t.CCMR2.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_m_r2_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 2 (_TIM5_CCMR2, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r2_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_m_r2_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m5__t_8_c_c_m_r3"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m5__t_8_c_c_m_r3">_TIM5_t.CCMR3</a></td></tr>
<tr class="memdesc:union___t_i_m5__t_8_c_c_m_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 3 (_TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___t_i_m5__t_8_c_c_m_r3">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m5__t_8_c_c_m_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_m_r3_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r3_8_o_u_t">_TIM5_t.CCMR3.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_m_r3_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 3 (_TIM5_CCMR3, output mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r3_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_m_r3_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_m_r3_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r3_8_i_n">_TIM5_t.CCMR3.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_m_r3_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 3 (_TIM5_CCMR3, input mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_m_r3_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_m_r3_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_e_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_e_r1">_TIM5_t.CCER1</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_e_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 1 (_TIM5_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_e_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_e_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_e_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_e_r2">_TIM5_t.CCER2</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_e_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 2 (_TIM5_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_e_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_e_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_n_t_r_h">_TIM5_t.CNTRH</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit counter high byte (_TIM5_CNTRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_n_t_r_l">_TIM5_t.CNTRL</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit counter low byte (_TIM5_CNTRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_p_s_c_r">_TIM5_t.PSCR</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 prescaler (_TIM5_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_a_r_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_a_r_r_h">_TIM5_t.ARRH</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_a_r_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit auto-reload value high byte (_TIM5_ARRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_a_r_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_a_r_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_a_r_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_a_r_r_l">_TIM5_t.ARRL</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_a_r_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit auto-reload value low byte (_TIM5_ARRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_a_r_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_a_r_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_r1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r1_h">_TIM5_t.CCR1H</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_r1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 high byte (_TIM5_CCR1H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r1_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_r1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_r1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r1_l">_TIM5_t.CCR1L</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_r1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 low byte (_TIM5_CCR1L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r1_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_r1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_r2_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r2_h">_TIM5_t.CCR2H</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_r2_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 high byte (_TIM5_CCR2H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r2_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_r2_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_r2_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r2_l">_TIM5_t.CCR2L</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_r2_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 low byte (_TIM5_CCR2L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r2_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_r2_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_r3_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r3_h">_TIM5_t.CCR3H</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_r3_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 high byte (_TIM5_CCR3H)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r3_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_r3_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m5__t_8_c_c_r3_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r3_l">_TIM5_t.CCR3L</a></td></tr>
<tr class="memdesc:struct___t_i_m5__t_8_c_c_r3_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 low byte (_TIM5_CCR3L)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t_8_c_c_r3_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m5__t_8_c_c_r3_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m6__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_c_r1">_TIM6_t.CR1</a></td></tr>
<tr class="memdesc:struct___t_i_m6__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Control register (_TIM6_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m6__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m6__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_c_r2">_TIM6_t.CR2</a></td></tr>
<tr class="memdesc:struct___t_i_m6__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Control register (_TIM6_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m6__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m6__t_8_s_m_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_s_m_c_r">_TIM6_t.SMCR</a></td></tr>
<tr class="memdesc:struct___t_i_m6__t_8_s_m_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave mode control register (_TIM6_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_s_m_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m6__t_8_s_m_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m6__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_i_e_r">_TIM6_t.IER</a></td></tr>
<tr class="memdesc:struct___t_i_m6__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Interrupt enable (_TIM6_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m6__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m6__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_s_r">_TIM6_t.SR</a></td></tr>
<tr class="memdesc:struct___t_i_m6__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Status register (_TIM6_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m6__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m6__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_e_g_r">_TIM6_t.EGR</a></td></tr>
<tr class="memdesc:struct___t_i_m6__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Event Generation (_TIM6_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m6__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m6__t_8_c_n_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_c_n_t_r">_TIM6_t.CNTR</a></td></tr>
<tr class="memdesc:struct___t_i_m6__t_8_c_n_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 8-bit counter register (_TIM6_CNTR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_c_n_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m6__t_8_c_n_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m6__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_p_s_c_r">_TIM6_t.PSCR</a></td></tr>
<tr class="memdesc:struct___t_i_m6__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler (_TIM6_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m6__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m6__t_8_a_r_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_a_r_r">_TIM6_t.ARR</a></td></tr>
<tr class="memdesc:struct___t_i_m6__t_8_a_r_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 8-bit auto-reload register (_TIM6_ARR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t_8_a_r_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m6__t_8_a_r_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b0_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b0_r_h">_ADC1_t.DB0RH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b0_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 0 (_ADC1_DB0RH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b0_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b0_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b0_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b0_r_l">_ADC1_t.DB0RL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b0_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 0 (_ADC1_DB0RL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b0_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b0_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b1_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b1_r_h">_ADC1_t.DB1RH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b1_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 1 (_ADC1_DB1RH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b1_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b1_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b1_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b1_r_l">_ADC1_t.DB1RL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b1_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 1 (_ADC1_DB1RL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b1_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b1_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b2_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b2_r_h">_ADC1_t.DB2RH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b2_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 2 (_ADC1_DB2RH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b2_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b2_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b2_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b2_r_l">_ADC1_t.DB2RL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b2_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 2 (_ADC1_DB2RL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b2_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b2_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b3_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b3_r_h">_ADC1_t.DB3RH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b3_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 3 (_ADC1_DB3RH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b3_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b3_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b3_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b3_r_l">_ADC1_t.DB3RL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b3_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 3 (_ADC1_DB3RL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b3_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b3_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b4_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b4_r_h">_ADC1_t.DB4RH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b4_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 4 (_ADC1_DB4RH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b4_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b4_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b4_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b4_r_l">_ADC1_t.DB4RL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b4_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 4 (_ADC1_DB4RL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b4_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b4_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b5_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b5_r_h">_ADC1_t.DB5RH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b5_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 5 (_ADC1_DB5RH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b5_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b5_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b5_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b5_r_l">_ADC1_t.DB5RL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b5_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 5 (_ADC1_DB5RL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b5_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b5_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b6_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b6_r_h">_ADC1_t.DB6RH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b6_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 6 (_ADC1_DB6RH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b6_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b6_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b6_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b6_r_l">_ADC1_t.DB6RL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b6_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 6 (_ADC1_DB6RL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b6_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b6_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b7_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b7_r_h">_ADC1_t.DB7RH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b7_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 7 (_ADC1_DB7RH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b7_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b7_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b7_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b7_r_l">_ADC1_t.DB7RL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b7_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 7 (_ADC1_DB7RL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b7_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b7_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b8_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b8_r_h">_ADC1_t.DB8RH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b8_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 8 (_ADC1_DB8RH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b8_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b8_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b8_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b8_r_l">_ADC1_t.DB8RL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b8_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 8 (_ADC1_DB8RL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b8_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b8_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b9_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b9_r_h">_ADC1_t.DB9RH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b9_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 9 (_ADC1_DB9RH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b9_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b9_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_b9_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b9_r_l">_ADC1_t.DB9RL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_b9_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 9 (_ADC1_DB8RL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_b9_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_b9_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_s_r">_ADC1_t.CSR</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 control/status register (_ADC1_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_r1">_ADC1_t.CR1</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 1 (_ADC1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_r2">_ADC1_t.CR2</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 2 (_ADC1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_r3">_ADC1_t.CR3</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 3 (_ADC1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_r_h">_ADC1_t.DRH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 (unbuffered) 10-bit measurement result (_ADC1_DRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_d_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_r_l">_ADC1_t.DRL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_d_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 (unbuffered) 10-bit measurement result (_ADC1_DRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_d_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_d_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_t_d_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_t_d_r_h">_ADC1_t.TDRH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_t_d_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register (_ADC1_TDRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_t_d_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_t_d_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_t_d_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_t_d_r_l">_ADC1_t.TDRL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_t_d_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register (_ADC1_TDRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_t_d_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_t_d_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_h_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_h_t_r_h">_ADC1_t.HTRH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_h_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register (_ADC1_HTRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_h_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_h_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_h_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_h_t_r_l">_ADC1_t.HTRL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_h_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register (_ADC1_HTRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_h_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_h_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_l_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_l_t_r_h">_ADC1_t.LTRH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_l_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register (_ADC1_LTRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_l_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_l_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_l_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_l_t_r_l">_ADC1_t.LTRL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_l_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register (_ADC1_LTRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_l_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_l_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_a_w_s_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_s_r_h">_ADC1_t.AWSRH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_a_w_s_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog status register (_ADC1_AWSRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_s_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_a_w_s_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_a_w_s_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_s_r_l">_ADC1_t.AWSRL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_a_w_s_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog status register (_ADC1_AWSRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_s_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_a_w_s_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_a_w_c_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_c_r_h">_ADC1_t.AWCRH</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_a_w_c_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register (_ADC1_AWCRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_c_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_a_w_c_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c1__t_8_a_w_c_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_c_r_l">_ADC1_t.AWCRL</a></td></tr>
<tr class="memdesc:struct___a_d_c1__t_8_a_w_c_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register (_ADC1_AWCRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t_8_a_w_c_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c1__t_8_a_w_c_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c2__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_c_s_r">_ADC2_t.CSR</a></td></tr>
<tr class="memdesc:struct___a_d_c2__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 control/status register (_ADC2_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c2__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c2__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_c_r1">_ADC2_t.CR1</a></td></tr>
<tr class="memdesc:struct___a_d_c2__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Configuration Register 1 (_ADC2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c2__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c2__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_c_r2">_ADC2_t.CR2</a></td></tr>
<tr class="memdesc:struct___a_d_c2__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Configuration Register 2 (_ADC2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c2__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c2__t_8_d_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_d_r_h">_ADC2_t.DRH</a></td></tr>
<tr class="memdesc:struct___a_d_c2__t_8_d_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 (unbuffered) 10-bit measurement result (_ADC2_DRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_d_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c2__t_8_d_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c2__t_8_d_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_d_r_l">_ADC2_t.DRL</a></td></tr>
<tr class="memdesc:struct___a_d_c2__t_8_d_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 (unbuffered) 10-bit measurement result (_ADC2_DRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_d_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c2__t_8_d_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c2__t_8_t_d_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_t_d_r_h">_ADC2_t.TDRH</a></td></tr>
<tr class="memdesc:struct___a_d_c2__t_8_t_d_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Schmitt trigger disable register (_ADC2_TDRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_t_d_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c2__t_8_t_d_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c2__t_8_t_d_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_t_d_r_l">_ADC2_t.TDRL</a></td></tr>
<tr class="memdesc:struct___a_d_c2__t_8_t_d_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Schmitt trigger disable register (_ADC2_TDRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t_8_t_d_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c2__t_8_t_d_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_m_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_m_c_r">_CAN_t.MCR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_m_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN master control register (_CAN_MCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_m_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_m_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_m_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_m_s_r">_CAN_t.MSR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_m_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN master status register (_CAN_MSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_m_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_m_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_t_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_t_s_r">_CAN_t.TSR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_t_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit status register (_CAN_TSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_t_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_t_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_t_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_t_p_r">_CAN_t.TPR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_t_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit priority register (_CAN_TPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_t_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_t_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_r_f_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_r_f_r">_CAN_t.RFR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_r_f_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN receive FIFO register (_CAN_RFR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_r_f_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_r_f_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_i_e_r">_CAN_t.IER</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN interrupt enable register (_CAN_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_d_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_d_g_r">_CAN_t.DGR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_d_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN diagnosis register (_CAN_DGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_d_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_d_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_p_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_p_s_r">_CAN_t.PSR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_p_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page selection register for paged registers (_CAN_PSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_p_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_p_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___c_a_n__t_8_page"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#union___c_a_n__t_8_page">_CAN_t.Page</a></td></tr>
<tr class="memdesc:union___c_a_n__t_8_page"><td class="mdescLeft">&#160;</td><td class="mdescRight">paged CAN registers (selection via _CAN_PSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#union___c_a_n__t_8_page">More...</a><br /></td></tr>
<tr class="separator:union___c_a_n__t_8_page"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0">_CAN_t.Page.PAGE_0</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page 0: Tx Mailbox 0 (_CAN.PAGE_0)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_c_s_r">_CAN_t.Page.PAGE_0.MCSR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN message control/status register (_CAN_MCSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_l_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_l_c_r">_CAN_t.Page.PAGE_0.MDLCR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_l_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data length control register (_CAN_MDLCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_l_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_l_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r1">_CAN_t.Page.PAGE_0.MIDR1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 1 (_CAN_MIDR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r2">_CAN_t.Page.PAGE_0.MIDR2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 2 (_CAN_MIDR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r3">_CAN_t.Page.PAGE_0.MIDR3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 3 (_CAN_MIDR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r4">_CAN_t.Page.PAGE_0.MIDR4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 4 (_CAN_MIDR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_i_d_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r1">_CAN_t.Page.PAGE_0.MDAR1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 1 (_CAN_MDAR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r2">_CAN_t.Page.PAGE_0.MDAR2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 2 (_CAN_MDAR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r3">_CAN_t.Page.PAGE_0.MDAR3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 3 (_CAN_MDAR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r4">_CAN_t.Page.PAGE_0.MDAR4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 4 (_CAN_MDAR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r5">_CAN_t.Page.PAGE_0.MDAR5</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 5 (_CAN_MDAR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r5">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r6">_CAN_t.Page.PAGE_0.MDAR6</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 6 (_CAN_MDAR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r6">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r7">_CAN_t.Page.PAGE_0.MDAR7</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 7 (_CAN_MDAR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r7">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r8">_CAN_t.Page.PAGE_0.MDAR8</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 8 (_CAN_MDAR8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r8">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_d_a_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_l">_CAN_t.Page.PAGE_0.MTSRL</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register low byte (_CAN_MTSRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_h">_CAN_t.Page.PAGE_0.MTSRH</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register high byte (_CAN_MTSRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__0_8_m_t_s_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1">_CAN_t.Page.PAGE_1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page 1: Tx Mailbox 1 (_CAN.PAGE_1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_c_s_r">_CAN_t.Page.PAGE_1.MCSR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN message control/status register (_CAN_MCSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_l_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_l_c_r">_CAN_t.Page.PAGE_1.MDLCR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_l_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data length control register (_CAN_MDLCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_l_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_l_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r1">_CAN_t.Page.PAGE_1.MIDR1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 1 (_CAN_MIDR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r2">_CAN_t.Page.PAGE_1.MIDR2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 2 (_CAN_MIDR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r3">_CAN_t.Page.PAGE_1.MIDR3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 3 (_CAN_MIDR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r4">_CAN_t.Page.PAGE_1.MIDR4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 4 (_CAN_MIDR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_i_d_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r1">_CAN_t.Page.PAGE_1.MDAR1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 1 (_CAN_MDAR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r2">_CAN_t.Page.PAGE_1.MDAR2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 2 (_CAN_MDAR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r3">_CAN_t.Page.PAGE_1.MDAR3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 3 (_CAN_MDAR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r4">_CAN_t.Page.PAGE_1.MDAR4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 4 (_CAN_MDAR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r5">_CAN_t.Page.PAGE_1.MDAR5</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 5 (_CAN_MDAR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r5">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r6">_CAN_t.Page.PAGE_1.MDAR6</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 6 (_CAN_MDAR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r6">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r7">_CAN_t.Page.PAGE_1.MDAR7</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 7 (_CAN_MDAR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r7">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r8">_CAN_t.Page.PAGE_1.MDAR8</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 8 (_CAN_MDAR8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r8">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_d_a_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_l">_CAN_t.Page.PAGE_1.MTSRL</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register low byte (_CAN_MTSRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_h">_CAN_t.Page.PAGE_1.MTSRH</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register high byte (_CAN_MTSRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__1_8_m_t_s_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2">_CAN_t.Page.PAGE_2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page 2: Acceptance Filter 0:1 (_CAN.PAGE_2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r1">_CAN_t.Page.PAGE_2.F0R1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 0/1 (_CAN_F0R1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r2">_CAN_t.Page.PAGE_2.F0R2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 0/2 (_CAN_F0R2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r3">_CAN_t.Page.PAGE_2.F0R3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 0/3 (_CAN_F0R3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r4">_CAN_t.Page.PAGE_2.F0R4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 0/4 (_CAN_F0R4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r5">_CAN_t.Page.PAGE_2.F0R5</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 0/5 (_CAN_F0R5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r5">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r6">_CAN_t.Page.PAGE_2.F0R6</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 0/6 (_CAN_F0R6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r6">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r7">_CAN_t.Page.PAGE_2.F0R7</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 0/7 (_CAN_F0R7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r7">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r8">_CAN_t.Page.PAGE_2.F0R8</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 0/8 (_CAN_F0R8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r8">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f0_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r1">_CAN_t.Page.PAGE_2.F1R1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 1/1 (_CAN_F1R1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r2">_CAN_t.Page.PAGE_2.F1R2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 1/2 (_CAN_F1R2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r3">_CAN_t.Page.PAGE_2.F1R3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 1/3 (_CAN_F1R3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r4">_CAN_t.Page.PAGE_2.F1R4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 1/4 (_CAN_F1R4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r5">_CAN_t.Page.PAGE_2.F1R5</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 1/5 (_CAN_F1R5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r5">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r6">_CAN_t.Page.PAGE_2.F1R6</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 1/6 (_CAN_F1R6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r6">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r7">_CAN_t.Page.PAGE_2.F1R7</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 1/7 (_CAN_F1R7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r7">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r8">_CAN_t.Page.PAGE_2.F1R8</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 1/8 (_CAN_F1R8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r8">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__2_8_f1_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3">_CAN_t.Page.PAGE_3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page 3: Acceptance Filter 2:3 (_CAN.PAGE_3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r1">_CAN_t.Page.PAGE_3.F2R1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 2/1 (_CAN_F2R1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r2">_CAN_t.Page.PAGE_3.F2R2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 2/2 (_CAN_F2R2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r3">_CAN_t.Page.PAGE_3.F2R3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 2/3 (_CAN_F2R3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r4">_CAN_t.Page.PAGE_3.F2R4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 2/4 (_CAN_F2R4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r5">_CAN_t.Page.PAGE_3.F2R5</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 2/5 (_CAN_F2R5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r5">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r6">_CAN_t.Page.PAGE_3.F2R6</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 2/6 (_CAN_F2R6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r6">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r7">_CAN_t.Page.PAGE_3.F2R7</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 2/7 (_CAN_F2R7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r7">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r8">_CAN_t.Page.PAGE_3.F2R8</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 2/8 (_CAN_F2R8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r8">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f2_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r1">_CAN_t.Page.PAGE_3.F3R1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 3/1 (_CAN_F3R1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r2">_CAN_t.Page.PAGE_3.F3R2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 3/2 (_CAN_F3R2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r3">_CAN_t.Page.PAGE_3.F3R3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 3/3 (_CAN_F3R3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r4">_CAN_t.Page.PAGE_3.F3R4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 3/4 (_CAN_F3R4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r5">_CAN_t.Page.PAGE_3.F3R5</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 3/5 (_CAN_F3R5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r5">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r6">_CAN_t.Page.PAGE_3.F3R6</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 3/6 (_CAN_F3R6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r6">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r7">_CAN_t.Page.PAGE_3.F3R7</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 3/7 (_CAN_F3R7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r7">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r8">_CAN_t.Page.PAGE_3.F3R8</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 3/8 (_CAN_F3R8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r8">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__3_8_f3_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4">_CAN_t.Page.PAGE_4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page 4: Acceptance Filter 4:5 (_CAN.PAGE_4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r1">_CAN_t.Page.PAGE_4.F4R1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 4/1 (_CAN_F4R1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r2">_CAN_t.Page.PAGE_4.F4R2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 4/2 (_CAN_F4R2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r3">_CAN_t.Page.PAGE_4.F4R3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 4/3 (_CAN_F4R3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r4">_CAN_t.Page.PAGE_4.F4R4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 4/4 (_CAN_F4R4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r5">_CAN_t.Page.PAGE_4.F4R5</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 4/5 (_CAN_F4R5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r5">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r6">_CAN_t.Page.PAGE_4.F4R6</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 4/6 (_CAN_F4R6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r6">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r7">_CAN_t.Page.PAGE_4.F4R7</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 4/7 (_CAN_F4R7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r7">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r8">_CAN_t.Page.PAGE_4.F4R8</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 4/8 (_CAN_F4R8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r8">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f4_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r1">_CAN_t.Page.PAGE_4.F5R1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 5/1 (_CAN_F5R1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r2">_CAN_t.Page.PAGE_4.F5R2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 5/2 (_CAN_F5R2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r3">_CAN_t.Page.PAGE_4.F5R3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 5/3 (_CAN_F5R3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r4">_CAN_t.Page.PAGE_4.F5R4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 5/4 (_CAN_F5R4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r5">_CAN_t.Page.PAGE_4.F5R5</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 5/5 (_CAN_F5R5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r5">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r6">_CAN_t.Page.PAGE_4.F5R6</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 5/6 (_CAN_F5R6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r6">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r7">_CAN_t.Page.PAGE_4.F5R7</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 5/7 (_CAN_F5R7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r7">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r8">_CAN_t.Page.PAGE_4.F5R8</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN reception filter 5/8 (_CAN_F5R8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r8">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__4_8_f5_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5">_CAN_t.Page.PAGE_5</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page 5: Tx Mailbox 2 (_CAN.PAGE_5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_c_s_r">_CAN_t.Page.PAGE_5.MCSR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN message control/status register (_CAN_MCSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_l_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_l_c_r">_CAN_t.Page.PAGE_5.MDLCR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_l_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data length control register (_CAN_MDLCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_l_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_l_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r1">_CAN_t.Page.PAGE_5.MIDR1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 1 (_CAN_MIDR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r2">_CAN_t.Page.PAGE_5.MIDR2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 2 (_CAN_MIDR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r3">_CAN_t.Page.PAGE_5.MIDR3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 3 (_CAN_MIDR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r4">_CAN_t.Page.PAGE_5.MIDR4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 4 (_CAN_MIDR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_i_d_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r1">_CAN_t.Page.PAGE_5.MDAR1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 1 (_CAN_MDAR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r2">_CAN_t.Page.PAGE_5.MDAR2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 2 (_CAN_MDAR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r3">_CAN_t.Page.PAGE_5.MDAR3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 3 (_CAN_MDAR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r4">_CAN_t.Page.PAGE_5.MDAR4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 4 (_CAN_MDAR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r5">_CAN_t.Page.PAGE_5.MDAR5</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 5 (_CAN_MDAR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r5">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r6">_CAN_t.Page.PAGE_5.MDAR6</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 6 (_CAN_MDAR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r6">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r7">_CAN_t.Page.PAGE_5.MDAR7</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 7 (_CAN_MDAR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r7">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r8">_CAN_t.Page.PAGE_5.MDAR8</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 8 (_CAN_MDAR8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r8">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_d_a_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_l">_CAN_t.Page.PAGE_5.MTSRL</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register low byte (_CAN_MTSRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_h">_CAN_t.Page.PAGE_5.MTSRH</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register high byte (_CAN_MTSRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__5_8_m_t_s_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6">_CAN_t.Page.PAGE_6</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page 6: Configuration/Diagnostics (_CAN.PAGE_6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_s_r">_CAN_t.Page.PAGE_6.ESR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN error status register (_CAN_ESR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_i_e_r">_CAN_t.Page.PAGE_6.EIER</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN error interrupt enable register (_CAN_EIER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_e_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_t_e_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_t_e_c_r">_CAN_t.Page.PAGE_6.TECR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_t_e_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit error counter register (_CAN_TECR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_t_e_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_t_e_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_r_e_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_r_e_c_r">_CAN_t.Page.PAGE_6.RECR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_r_e_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN receive error counter register (_CAN_RECR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_r_e_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_r_e_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r1">_CAN_t.Page.PAGE_6.BTR1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN bit timing register 1 (_CAN_BTR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r2">_CAN_t.Page.PAGE_6.BTR2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN bit timing register 2 (_CAN_BTR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_b_t_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r1">_CAN_t.Page.PAGE_6.FMR1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter mode register 1 (_CAN_FMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r2">_CAN_t.Page.PAGE_6.FMR2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter mode register 2 (_CAN_FMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_m_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r1">_CAN_t.Page.PAGE_6.FCR1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter configuration register 1 (_CAN_FCR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r2">_CAN_t.Page.PAGE_6.FCR2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter configuration register 2 (_CAN_FCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r3">_CAN_t.Page.PAGE_6.FCR3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter configuration register 3 (_CAN_FCR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__6_8_f_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7">_CAN_t.Page.PAGE_7</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page 7: Receive FIFO (_CAN.PAGE_7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_f_m_i_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_f_m_i_r">_CAN_t.Page.PAGE_7.MFMIR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_f_m_i_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox filter match index register (_CAN_MFMIR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_f_m_i_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_f_m_i_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_l_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_l_c_r">_CAN_t.Page.PAGE_7.MDLCR</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_l_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data length control register (_CAN_MDLCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_l_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_l_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r1">_CAN_t.Page.PAGE_7.MIDR1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 1 (_CAN_MIDR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r2">_CAN_t.Page.PAGE_7.MIDR2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 2 (_CAN_MIDR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r3">_CAN_t.Page.PAGE_7.MIDR3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 3 (_CAN_MIDR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r4">_CAN_t.Page.PAGE_7.MIDR4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 4 (_CAN_MIDR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_i_d_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r1">_CAN_t.Page.PAGE_7.MDAR1</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 1 (_CAN_MDAR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r2">_CAN_t.Page.PAGE_7.MDAR2</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 2 (_CAN_MDAR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r3">_CAN_t.Page.PAGE_7.MDAR3</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 3 (_CAN_MDAR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r3">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r4">_CAN_t.Page.PAGE_7.MDAR4</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 4 (_CAN_MDAR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r4">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r5">_CAN_t.Page.PAGE_7.MDAR5</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 5 (_CAN_MDAR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r5">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r6">_CAN_t.Page.PAGE_7.MDAR6</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 6 (_CAN_MDAR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r6">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r7">_CAN_t.Page.PAGE_7.MDAR7</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 7 (_CAN_MDAR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r7">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r8">_CAN_t.Page.PAGE_7.MDAR8</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 8 (_CAN_MDAR8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r8">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_d_a_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_l">_CAN_t.Page.PAGE_7.MTSRL</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register low byte (_CAN_MTSRL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_h">_CAN_t.Page.PAGE_7.MTSRH</a></td></tr>
<tr class="memdesc:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register high byte (_CAN_MTSRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___c_a_n__t_8_page_8_p_a_g_e__7_8_m_t_s_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="memdesc:gae434ded5dc5380cb8376cae09b4c50c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of program flash [B]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae434ded5dc5380cb8376cae09b4c50c5">More...</a><br /></td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="memdesc:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of RAM [B]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4cef0ed61357dad5110c8f4e1a71fc75">More...</a><br /></td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;128</td></tr>
<tr class="memdesc:gaa4c6ddd97edd039f03f5dd7184179846"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of data EEPROM [B]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4c6ddd97edd039f03f5dd7184179846">More...</a><br /></td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gaa4311d8e88619f08acaa5b8b556487cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in program flash  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4311d8e88619f08acaa5b8b556487cf">More...</a><br /></td></tr>
<tr class="separator:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5590f8d60881132116ba80404493d5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5590f8d60881132116ba80404493d5b8">STM8_PFLASH_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga5590f8d60881132116ba80404493d5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in program flash  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5590f8d60881132116ba80404493d5b8">More...</a><br /></td></tr>
<tr class="separator:ga5590f8d60881132116ba80404493d5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd3410d769c6cdceddc07de03d90481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:ga5cd3410d769c6cdceddc07de03d90481"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in RAM  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd3410d769c6cdceddc07de03d90481">More...</a><br /></td></tr>
<tr class="separator:ga5cd3410d769c6cdceddc07de03d90481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183be28d601434fa87e13b03b8f062a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga183be28d601434fa87e13b03b8f062a3">STM8_RAM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga183be28d601434fa87e13b03b8f062a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in RAM  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga183be28d601434fa87e13b03b8f062a3">More...</a><br /></td></tr>
<tr class="separator:ga183be28d601434fa87e13b03b8f062a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b778a23f09a07361e2f95160db6f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="memdesc:ga84b778a23f09a07361e2f95160db6f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in EEPROM  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga84b778a23f09a07361e2f95160db6f7f">More...</a><br /></td></tr>
<tr class="separator:ga84b778a23f09a07361e2f95160db6f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a13026c4f9ac4f6002961283890245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga30a13026c4f9ac4f6002961283890245">STM8_EEPROM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga30a13026c4f9ac4f6002961283890245"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in EEPROM  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga30a13026c4f9ac4f6002961283890245">More...</a><br /></td></tr>
<tr class="separator:ga30a13026c4f9ac4f6002961283890245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69180e63aeb3ba766d253dac3665dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab69180e63aeb3ba766d253dac3665dd7">STM8_ADDR_WIDTH</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab69180e63aeb3ba766d253dac3665dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of address space  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab69180e63aeb3ba766d253dac3665dd7">More...</a><br /></td></tr>
<tr class="separator:gab69180e63aeb3ba766d253dac3665dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f1e303fb20029fec7158f951171d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20f1e303fb20029fec7158f951171d0d">STM8_MEM_POINTER_T</a>&#160;&#160;&#160;uint16_t</td></tr>
<tr class="memdesc:ga20f1e303fb20029fec7158f951171d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">address variable type  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga20f1e303fb20029fec7158f951171d0d">More...</a><br /></td></tr>
<tr class="separator:ga20f1e303fb20029fec7158f951171d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71ae9e2636f338ab99462fee142ff8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac71ae9e2636f338ab99462fee142ff8a">ISR_HANDLER</a>(func,  irq)&#160;&#160;&#160;void func(void) __interrupt(irq)</td></tr>
<tr class="memdesc:gac71ae9e2636f338ab99462fee142ff8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for interrupt service routine  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac71ae9e2636f338ab99462fee142ff8a">More...</a><br /></td></tr>
<tr class="separator:gac71ae9e2636f338ab99462fee142ff8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81cb997f3c72f8b2329819e29af6fdc5">ISR_HANDLER_TRAP</a>(func)&#160;&#160;&#160;void func() __trap</td></tr>
<tr class="memdesc:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for trap service routine  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga81cb997f3c72f8b2329819e29af6fdc5">More...</a><br /></td></tr>
<tr class="separator:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fda6bb7696991797c925f968234b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad99fda6bb7696991797c925f968234b9">NOP</a>()&#160;&#160;&#160;__asm__(&quot;nop&quot;)</td></tr>
<tr class="memdesc:gad99fda6bb7696991797c925f968234b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">perform a nop() operation (=minimum delay)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad99fda6bb7696991797c925f968234b9">More...</a><br /></td></tr>
<tr class="separator:gad99fda6bb7696991797c925f968234b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac136489c5ba4794566532004267967f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac136489c5ba4794566532004267967f8">DISABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;sim&quot;)</td></tr>
<tr class="memdesc:gac136489c5ba4794566532004267967f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable interrupt handling  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac136489c5ba4794566532004267967f8">More...</a><br /></td></tr>
<tr class="separator:gac136489c5ba4794566532004267967f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca2cec1256c982e354114e155314354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ca2cec1256c982e354114e155314354">ENABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;rim&quot;)</td></tr>
<tr class="memdesc:ga7ca2cec1256c982e354114e155314354"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable interrupt handling  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ca2cec1256c982e354114e155314354">More...</a><br /></td></tr>
<tr class="separator:ga7ca2cec1256c982e354114e155314354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa30e473ec4a616bd5bbbe41e014203a2">TRIGGER_TRAP</a>&#160;&#160;&#160;__asm__(&quot;trap&quot;)</td></tr>
<tr class="memdesc:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa30e473ec4a616bd5bbbe41e014203a2">More...</a><br /></td></tr>
<tr class="separator:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005ed1b077a9da0cd4b368e52054120d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga005ed1b077a9da0cd4b368e52054120d">WAIT_FOR_INTERRUPT</a>()&#160;&#160;&#160;__asm__(&quot;wfi&quot;)</td></tr>
<tr class="memdesc:ga005ed1b077a9da0cd4b368e52054120d"><td class="mdescLeft">&#160;</td><td class="mdescRight">stop code execution and wait for interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga005ed1b077a9da0cd4b368e52054120d">More...</a><br /></td></tr>
<tr class="separator:ga005ed1b077a9da0cd4b368e52054120d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga21e7cca4a83cfcfc857a55474fceeaa4">ENTER_HALT</a>()&#160;&#160;&#160;__asm__(&quot;halt&quot;)</td></tr>
<tr class="memdesc:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">put controller to HALT mode  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga21e7cca4a83cfcfc857a55474fceeaa4">More...</a><br /></td></tr>
<tr class="separator:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f3754e033deb3bae76086aa8c9d9ac8">SW_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a> = <a class="el" href="group___s_t_m8_t_l5_x.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>)</td></tr>
<tr class="memdesc:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset controller via WWDG module  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f3754e033deb3bae76086aa8c9d9ac8">More...</a><br /></td></tr>
<tr class="separator:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c13b591e31e775a43f76d75390ad66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;unsigned int</td></tr>
<tr class="memdesc:ga71c13b591e31e775a43f76d75390ad66"><td class="mdescLeft">&#160;</td><td class="mdescRight">data type in bit structs (follow C90 standard)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">More...</a><br /></td></tr>
<tr class="separator:ga71c13b591e31e775a43f76d75390ad66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(type,  addr)&#160;&#160;&#160;(*((volatile type*) (addr)))</td></tr>
<tr class="memdesc:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">peripheral register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2a3629fd36066aaa3b7191062dc9a1a">More...</a><br /></td></tr>
<tr class="separator:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">_UID</a>(N)&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>+N)</td></tr>
<tr class="memdesc:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="mdescLeft">&#160;</td><td class="mdescRight">read unique identifier byte N  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">More...</a><br /></td></tr>
<tr class="separator:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6472466b02bdb1482aba206e4d597180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6472466b02bdb1482aba206e4d597180">_DEVID</a>(N)&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+N)</td></tr>
<tr class="memdesc:ga6472466b02bdb1482aba206e4d597180"><td class="mdescLeft">&#160;</td><td class="mdescRight">read device identifier byte N  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6472466b02bdb1482aba206e4d597180">More...</a><br /></td></tr>
<tr class="separator:ga6472466b02bdb1482aba206e4d597180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e0f0abf4612b477e63eb15aa72520b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10e0f0abf4612b477e63eb15aa72520b">__TLI_VECTOR__</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga10e0f0abf4612b477e63eb15aa72520b"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq0 - External Top Level interrupt (TLI) for pin PD7  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga10e0f0abf4612b477e63eb15aa72520b">More...</a><br /></td></tr>
<tr class="separator:ga10e0f0abf4612b477e63eb15aa72520b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8939b36783781bcad22591f9140724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c8939b36783781bcad22591f9140724">__AWU_VECTOR__</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga1c8939b36783781bcad22591f9140724"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq1 - Auto Wake Up from Halt interrupt (AWU)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c8939b36783781bcad22591f9140724">More...</a><br /></td></tr>
<tr class="separator:ga1c8939b36783781bcad22591f9140724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2c25808a94983dc377dc2944bc0e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea2c25808a94983dc377dc2944bc0e7d">__CLK_VECTOR__</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaea2c25808a94983dc377dc2944bc0e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq2 - Clock Controller interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaea2c25808a94983dc377dc2944bc0e7d">More...</a><br /></td></tr>
<tr class="separator:gaea2c25808a94983dc377dc2944bc0e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db898951e3fba06633742b25af588c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2db898951e3fba06633742b25af588c1">__PORTA_VECTOR__</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga2db898951e3fba06633742b25af588c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq3 - External interrupt 0 (GPIOA)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2db898951e3fba06633742b25af588c1">More...</a><br /></td></tr>
<tr class="separator:ga2db898951e3fba06633742b25af588c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83532626326ed14f1bbda7d7a0fad37a">__PORTB_VECTOR__</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga83532626326ed14f1bbda7d7a0fad37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq4 - External interrupt 1 (GPIOB)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga83532626326ed14f1bbda7d7a0fad37a">More...</a><br /></td></tr>
<tr class="separator:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434d9fea03b7e6b5d127470ecaf15357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga434d9fea03b7e6b5d127470ecaf15357">__PORTC_VECTOR__</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga434d9fea03b7e6b5d127470ecaf15357"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq5 - External interrupt 2 (GPIOC)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga434d9fea03b7e6b5d127470ecaf15357">More...</a><br /></td></tr>
<tr class="separator:ga434d9fea03b7e6b5d127470ecaf15357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae699cbd2f9f65abd748948082e0de8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae699cbd2f9f65abd748948082e0de8e4">__PORTD_VECTOR__</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gae699cbd2f9f65abd748948082e0de8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq6 - External interrupt 3 (GPIOD)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae699cbd2f9f65abd748948082e0de8e4">More...</a><br /></td></tr>
<tr class="separator:gae699cbd2f9f65abd748948082e0de8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09edfe8d408839f11ae57d2d7fbd08e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09edfe8d408839f11ae57d2d7fbd08e9">__PORTE_VECTOR__</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga09edfe8d408839f11ae57d2d7fbd08e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq7 - External interrupt 4 (GPIOE)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga09edfe8d408839f11ae57d2d7fbd08e9">More...</a><br /></td></tr>
<tr class="separator:ga09edfe8d408839f11ae57d2d7fbd08e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329ec716ed4f8b967e6144f111c133f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga329ec716ed4f8b967e6144f111c133f7">__SPI_VECTOR__</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga329ec716ed4f8b967e6144f111c133f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq10 - SPI End of transfer interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga329ec716ed4f8b967e6144f111c133f7">More...</a><br /></td></tr>
<tr class="separator:ga329ec716ed4f8b967e6144f111c133f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a399b1b4029cd6c6297f07f9b1cd0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a399b1b4029cd6c6297f07f9b1cd0e9">__TIM1_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga5a399b1b4029cd6c6297f07f9b1cd0e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq11 - TIM1 Update/Overflow/Trigger/Break interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a399b1b4029cd6c6297f07f9b1cd0e9">More...</a><br /></td></tr>
<tr class="separator:ga5a399b1b4029cd6c6297f07f9b1cd0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16368ba3b2d06a53c8e54111241d6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae16368ba3b2d06a53c8e54111241d6f8">__TIM1_CAPCOM_VECTOR__</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gae16368ba3b2d06a53c8e54111241d6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq12 - TIM1 Capture/Compare interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae16368ba3b2d06a53c8e54111241d6f8">More...</a><br /></td></tr>
<tr class="separator:gae16368ba3b2d06a53c8e54111241d6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f5f7f387ab84a66166d97d86313fc02">__I2C_VECTOR__</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga5f5f7f387ab84a66166d97d86313fc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq19 - I2C interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f5f7f387ab84a66166d97d86313fc02">More...</a><br /></td></tr>
<tr class="separator:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">__FLASH_VECTOR__</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq24 - flash interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">More...</a><br /></td></tr>
<tr class="separator:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c135f66cd3457c165de8417c8ce30f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c135f66cd3457c165de8417c8ce30f3">_PORT_ODR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6c135f66cd3457c165de8417c8ce30f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">port output register reset value  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c135f66cd3457c165de8417c8ce30f3">More...</a><br /></td></tr>
<tr class="separator:ga6c135f66cd3457c165de8417c8ce30f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaab54fa8da2b3f5774fda6c37d0f4326">_PORT_DDR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="mdescLeft">&#160;</td><td class="mdescRight">port direction register reset value  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaab54fa8da2b3f5774fda6c37d0f4326">More...</a><br /></td></tr>
<tr class="separator:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9923c7a6fdc9555d181bba675084a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e9923c7a6fdc9555d181bba675084a8">_PORT_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e9923c7a6fdc9555d181bba675084a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 1 reset value  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e9923c7a6fdc9555d181bba675084a8">More...</a><br /></td></tr>
<tr class="separator:ga7e9923c7a6fdc9555d181bba675084a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90f640195df00b22a5c2dc2aada9b0ce">_PORT_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 2 reset value  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga90f640195df00b22a5c2dc2aada9b0ce">More...</a><br /></td></tr>
<tr class="separator:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafdf0fd8e95a02859b5dddebc0c6888b5">_PORT_PIN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 0 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafdf0fd8e95a02859b5dddebc0c6888b5">More...</a><br /></td></tr>
<tr class="separator:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1630e28e272ab2583f2818775b267c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c1630e28e272ab2583f2818775b267c">_PORT_PIN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3c1630e28e272ab2583f2818775b267c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 1 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c1630e28e272ab2583f2818775b267c">More...</a><br /></td></tr>
<tr class="separator:ga3c1630e28e272ab2583f2818775b267c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1dc29d07f2f157b3379f6fb8793966c0">_PORT_PIN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 2 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1dc29d07f2f157b3379f6fb8793966c0">More...</a><br /></td></tr>
<tr class="separator:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac297ba2a0f728978270068f807151d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac297ba2a0f728978270068f807151d33">_PORT_PIN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac297ba2a0f728978270068f807151d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 3 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac297ba2a0f728978270068f807151d33">More...</a><br /></td></tr>
<tr class="separator:gac297ba2a0f728978270068f807151d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">_PORT_PIN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 4 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">More...</a><br /></td></tr>
<tr class="separator:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06906795786eb83d272ba6ef5632aa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga06906795786eb83d272ba6ef5632aa3d">_PORT_PIN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga06906795786eb83d272ba6ef5632aa3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 5 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga06906795786eb83d272ba6ef5632aa3d">More...</a><br /></td></tr>
<tr class="separator:ga06906795786eb83d272ba6ef5632aa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed70079bee0ac10eb65de61a40e30384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed70079bee0ac10eb65de61a40e30384">_PORT_PIN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaed70079bee0ac10eb65de61a40e30384"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 6 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed70079bee0ac10eb65de61a40e30384">More...</a><br /></td></tr>
<tr class="separator:gaed70079bee0ac10eb65de61a40e30384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95f30db839768da616bc9d7674b6ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae95f30db839768da616bc9d7674b6ff3">_PORT_PIN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae95f30db839768da616bc9d7674b6ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 7 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae95f30db839768da616bc9d7674b6ff3">More...</a><br /></td></tr>
<tr class="separator:gae95f30db839768da616bc9d7674b6ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95b02c9549c0b2c0ffd21407561ec99c">_FLASH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a>, <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>)</td></tr>
<tr class="memdesc:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95b02c9549c0b2c0ffd21407561ec99c">More...</a><br /></td></tr>
<tr class="separator:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641b9b38321993351e4a909a9fb0806e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga641b9b38321993351e4a909a9fb0806e">_FLASH_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga641b9b38321993351e4a909a9fb0806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga641b9b38321993351e4a909a9fb0806e">More...</a><br /></td></tr>
<tr class="separator:ga641b9b38321993351e4a909a9fb0806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fff078309f8c4b04d498ddc146d9a20">_FLASH_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3fff078309f8c4b04d498ddc146d9a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fff078309f8c4b04d498ddc146d9a20">More...</a><br /></td></tr>
<tr class="separator:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcf4ab340a465ab11b6682fce1e9467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabfcf4ab340a465ab11b6682fce1e9467">_FLASH_NCR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gabfcf4ab340a465ab11b6682fce1e9467"><td class="mdescLeft">&#160;</td><td class="mdescRight">complementary Flash control register 2  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabfcf4ab340a465ab11b6682fce1e9467">More...</a><br /></td></tr>
<tr class="separator:gabfcf4ab340a465ab11b6682fce1e9467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238d712e7af46695f4c57128eca210c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga238d712e7af46695f4c57128eca210c6">_FLASH_FPR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga238d712e7af46695f4c57128eca210c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash protection register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga238d712e7af46695f4c57128eca210c6">More...</a><br /></td></tr>
<tr class="separator:ga238d712e7af46695f4c57128eca210c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371d777b97322cf88d4ca904bb2cb380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga371d777b97322cf88d4ca904bb2cb380">_FLASH_NFPR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga371d777b97322cf88d4ca904bb2cb380"><td class="mdescLeft">&#160;</td><td class="mdescRight">complementary Flash protection register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga371d777b97322cf88d4ca904bb2cb380">More...</a><br /></td></tr>
<tr class="separator:ga371d777b97322cf88d4ca904bb2cb380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">_FLASH_IAPSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">More...</a><br /></td></tr>
<tr class="separator:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga659a44fd0291bd3b0ff615c0fb9f18af">_FLASH_PUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga659a44fd0291bd3b0ff615c0fb9f18af">More...</a><br /></td></tr>
<tr class="separator:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">_FLASH_DUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">More...</a><br /></td></tr>
<tr class="separator:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e5036159de774257d6ca677df91813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6e5036159de774257d6ca677df91813">_FLASH_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa6e5036159de774257d6ca677df91813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6e5036159de774257d6ca677df91813">More...</a><br /></td></tr>
<tr class="separator:gaa6e5036159de774257d6ca677df91813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47675a162c7237544c9dd2499da51618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga47675a162c7237544c9dd2499da51618">_FLASH_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga47675a162c7237544c9dd2499da51618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga47675a162c7237544c9dd2499da51618">More...</a><br /></td></tr>
<tr class="separator:ga47675a162c7237544c9dd2499da51618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d99a5b6f8c2d8d3ba605366ac35cedb">_FLASH_NCR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="mdescLeft">&#160;</td><td class="mdescRight">complementary Flash control register 2 reset value  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d99a5b6f8c2d8d3ba605366ac35cedb">More...</a><br /></td></tr>
<tr class="separator:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ab6bc2c1d6235a6545c10472c956e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga13ab6bc2c1d6235a6545c10472c956e8">_FLASH_FRR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga13ab6bc2c1d6235a6545c10472c956e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash protection register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga13ab6bc2c1d6235a6545c10472c956e8">More...</a><br /></td></tr>
<tr class="separator:ga13ab6bc2c1d6235a6545c10472c956e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069d81d3ef7205dff3648a1efa9e31ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga069d81d3ef7205dff3648a1efa9e31ec">_FLASH_NFRR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga069d81d3ef7205dff3648a1efa9e31ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Complementary protection register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga069d81d3ef7205dff3648a1efa9e31ec">More...</a><br /></td></tr>
<tr class="separator:ga069d81d3ef7205dff3648a1efa9e31ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10c09fdeac27aea39eeb49d42dc595d5">_FLASH_IAPSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x40)</td></tr>
<tr class="memdesc:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga10c09fdeac27aea39eeb49d42dc595d5">More...</a><br /></td></tr>
<tr class="separator:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d17c0ad7272143724c535369189f937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d17c0ad7272143724c535369189f937">_FLASH_PUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9d17c0ad7272143724c535369189f937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d17c0ad7272143724c535369189f937">More...</a><br /></td></tr>
<tr class="separator:ga9d17c0ad7272143724c535369189f937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">_FLASH_DUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">More...</a><br /></td></tr>
<tr class="separator:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2306166e4c273545023d9641c70b7339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2306166e4c273545023d9641c70b7339">_FLASH_CR1_FIX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2306166e4c273545023d9641c70b7339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed Byte programming time [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2306166e4c273545023d9641c70b7339">More...</a><br /></td></tr>
<tr class="separator:ga2306166e4c273545023d9641c70b7339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3a272d9f682bdb1d4c8a295d00ceb5c">_FLASH_CR1_IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3a272d9f682bdb1d4c8a295d00ceb5c">More...</a><br /></td></tr>
<tr class="separator:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312fdc877b1a978205c22dbb9d6c87b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga312fdc877b1a978205c22dbb9d6c87b9">_FLASH_CR1_AHALT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga312fdc877b1a978205c22dbb9d6c87b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-down in Active-halt mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga312fdc877b1a978205c22dbb9d6c87b9">More...</a><br /></td></tr>
<tr class="separator:ga312fdc877b1a978205c22dbb9d6c87b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775985816a06c11b2bb88d6c1f6f33c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga775985816a06c11b2bb88d6c1f6f33c0">_FLASH_CR1_HALT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga775985816a06c11b2bb88d6c1f6f33c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-down in Halt mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga775985816a06c11b2bb88d6c1f6f33c0">More...</a><br /></td></tr>
<tr class="separator:ga775985816a06c11b2bb88d6c1f6f33c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58fcc102c73ee55f180f5987a47ae4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad58fcc102c73ee55f180f5987a47ae4a">_FLASH_CR2_PRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad58fcc102c73ee55f180f5987a47ae4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad58fcc102c73ee55f180f5987a47ae4a">More...</a><br /></td></tr>
<tr class="separator:gad58fcc102c73ee55f180f5987a47ae4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48bbc994af06896b2fe331b589821879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48bbc994af06896b2fe331b589821879">_FLASH_CR2_FPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga48bbc994af06896b2fe331b589821879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga48bbc994af06896b2fe331b589821879">More...</a><br /></td></tr>
<tr class="separator:ga48bbc994af06896b2fe331b589821879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a225aeb948a35602582787254e67d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a225aeb948a35602582787254e67d78">_FLASH_CR2_ERASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6a225aeb948a35602582787254e67d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a225aeb948a35602582787254e67d78">More...</a><br /></td></tr>
<tr class="separator:ga6a225aeb948a35602582787254e67d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bfac4b26f23b23bfb4f563af4e393eb">_FLASH_CR2_WPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bfac4b26f23b23bfb4f563af4e393eb">More...</a><br /></td></tr>
<tr class="separator:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7146141b80bb74607bda14db306953ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7146141b80bb74607bda14db306953ea">_FLASH_CR2_OPT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7146141b80bb74607bda14db306953ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7146141b80bb74607bda14db306953ea">More...</a><br /></td></tr>
<tr class="separator:ga7146141b80bb74607bda14db306953ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafad8d9ad0118bdca7db645be45fb442a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafad8d9ad0118bdca7db645be45fb442a">_FLASH_FPR_WPB</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafad8d9ad0118bdca7db645be45fb442a"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection [5:0] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafad8d9ad0118bdca7db645be45fb442a">More...</a><br /></td></tr>
<tr class="separator:gafad8d9ad0118bdca7db645be45fb442a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa199c71e889eb98cf728a2ce4e1714ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa199c71e889eb98cf728a2ce4e1714ee">_FLASH_FPR_WPB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa199c71e889eb98cf728a2ce4e1714ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection [0] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa199c71e889eb98cf728a2ce4e1714ee">More...</a><br /></td></tr>
<tr class="separator:gaa199c71e889eb98cf728a2ce4e1714ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf5bae05fc3f1be7154b815498dff6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4cf5bae05fc3f1be7154b815498dff6e">_FLASH_FPR_WPB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4cf5bae05fc3f1be7154b815498dff6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection [1] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4cf5bae05fc3f1be7154b815498dff6e">More...</a><br /></td></tr>
<tr class="separator:ga4cf5bae05fc3f1be7154b815498dff6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdebed77ac2c0a5222deb5872b7e9a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdebed77ac2c0a5222deb5872b7e9a56">_FLASH_FPR_WPB2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gacdebed77ac2c0a5222deb5872b7e9a56"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection [2] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacdebed77ac2c0a5222deb5872b7e9a56">More...</a><br /></td></tr>
<tr class="separator:gacdebed77ac2c0a5222deb5872b7e9a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583b048992248d4e58d1478264727be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga583b048992248d4e58d1478264727be7">_FLASH_FPR_WPB3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga583b048992248d4e58d1478264727be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection [3] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga583b048992248d4e58d1478264727be7">More...</a><br /></td></tr>
<tr class="separator:ga583b048992248d4e58d1478264727be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa23f0457a1a6cada923b53095115add9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa23f0457a1a6cada923b53095115add9">_FLASH_FPR_WPB4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa23f0457a1a6cada923b53095115add9"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection [4] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa23f0457a1a6cada923b53095115add9">More...</a><br /></td></tr>
<tr class="separator:gaa23f0457a1a6cada923b53095115add9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24c2113e52355f2627294d796ee8520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa24c2113e52355f2627294d796ee8520">_FLASH_FPR_WPB5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa24c2113e52355f2627294d796ee8520"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection [5] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa24c2113e52355f2627294d796ee8520">More...</a><br /></td></tr>
<tr class="separator:gaa24c2113e52355f2627294d796ee8520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92afd00d0e8ad957255aa9387e779e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga92afd00d0e8ad957255aa9387e779e0b">_FLASH_IAPSR_WR_PG_DIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga92afd00d0e8ad957255aa9387e779e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write attempted to protected page flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga92afd00d0e8ad957255aa9387e779e0b">More...</a><br /></td></tr>
<tr class="separator:ga92afd00d0e8ad957255aa9387e779e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e2ce4e13c29128ef780e241eac06f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85e2ce4e13c29128ef780e241eac06f8">_FLASH_IAPSR_PUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga85e2ce4e13c29128ef780e241eac06f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Program memory unlocked flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85e2ce4e13c29128ef780e241eac06f8">More...</a><br /></td></tr>
<tr class="separator:ga85e2ce4e13c29128ef780e241eac06f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88ee1ee94759812ec3b3a279d9d741e3">_FLASH_IAPSR_EOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of programming (write or erase operation) flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga88ee1ee94759812ec3b3a279d9d741e3">More...</a><br /></td></tr>
<tr class="separator:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga80704c60b5af853d5b1f16faa2d96b2d">_FLASH_IAPSR_DUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM area unlocked flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga80704c60b5af853d5b1f16faa2d96b2d">More...</a><br /></td></tr>
<tr class="separator:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a3232797b2ce85c29aed2b49dc03dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59a3232797b2ce85c29aed2b49dc03dd">_FLASH_IAPSR_HVOFF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga59a3232797b2ce85c29aed2b49dc03dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of high voltage flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59a3232797b2ce85c29aed2b49dc03dd">More...</a><br /></td></tr>
<tr class="separator:ga59a3232797b2ce85c29aed2b49dc03dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f895fc1fd37e0eaed06028750d86dfd">_EXTI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">_EXTI_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>)</td></tr>
<tr class="memdesc:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f895fc1fd37e0eaed06028750d86dfd">More...</a><br /></td></tr>
<tr class="separator:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a99e285d96d7449adfb7d227983223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab1a99e285d96d7449adfb7d227983223">_EXTI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gab1a99e285d96d7449adfb7d227983223"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab1a99e285d96d7449adfb7d227983223">More...</a><br /></td></tr>
<tr class="separator:gab1a99e285d96d7449adfb7d227983223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf83b47df9818c05cceb75d7ed8bc6d2">_EXTI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadf83b47df9818c05cceb75d7ed8bc6d2">More...</a><br /></td></tr>
<tr class="separator:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a1f2667ecf89a34b02a1635e1929bed">_EXTI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a1f2667ecf89a34b02a1635e1929bed">More...</a><br /></td></tr>
<tr class="separator:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef67152e39dfb527795e0ae2286e1950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef67152e39dfb527795e0ae2286e1950">_EXTI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaef67152e39dfb527795e0ae2286e1950"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaef67152e39dfb527795e0ae2286e1950">More...</a><br /></td></tr>
<tr class="separator:gaef67152e39dfb527795e0ae2286e1950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2687bbe6cbac543f2991b16f9724fd93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2687bbe6cbac543f2991b16f9724fd93">_EXTI_CR1_PAIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2687bbe6cbac543f2991b16f9724fd93"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port A [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2687bbe6cbac543f2991b16f9724fd93">More...</a><br /></td></tr>
<tr class="separator:ga2687bbe6cbac543f2991b16f9724fd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c02e48931ffbb082e436872bf67de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga35c02e48931ffbb082e436872bf67de5">_EXTI_CR1_PAIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga35c02e48931ffbb082e436872bf67de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port A [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga35c02e48931ffbb082e436872bf67de5">More...</a><br /></td></tr>
<tr class="separator:ga35c02e48931ffbb082e436872bf67de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadb975bcaa915f373ac9c70636b3694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadadb975bcaa915f373ac9c70636b3694">_EXTI_CR1_PAIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadadb975bcaa915f373ac9c70636b3694"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port A [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadadb975bcaa915f373ac9c70636b3694">More...</a><br /></td></tr>
<tr class="separator:gadadb975bcaa915f373ac9c70636b3694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9a83f1051eed946b55de3602d04b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafd9a83f1051eed946b55de3602d04b0a">_EXTI_CR1_PBIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gafd9a83f1051eed946b55de3602d04b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port B [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafd9a83f1051eed946b55de3602d04b0a">More...</a><br /></td></tr>
<tr class="separator:gafd9a83f1051eed946b55de3602d04b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4d2b61b07fe75abefa2e39cc98a456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c4d2b61b07fe75abefa2e39cc98a456">_EXTI_CR1_PBIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7c4d2b61b07fe75abefa2e39cc98a456"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port B [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c4d2b61b07fe75abefa2e39cc98a456">More...</a><br /></td></tr>
<tr class="separator:ga7c4d2b61b07fe75abefa2e39cc98a456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72287616bfe0333c85e508655fe9b5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72287616bfe0333c85e508655fe9b5ba">_EXTI_CR1_PBIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga72287616bfe0333c85e508655fe9b5ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port B [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72287616bfe0333c85e508655fe9b5ba">More...</a><br /></td></tr>
<tr class="separator:ga72287616bfe0333c85e508655fe9b5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7fd087b232f1a42d963c449d9ccf26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb7fd087b232f1a42d963c449d9ccf26">_EXTI_CR1_PCIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaeb7fd087b232f1a42d963c449d9ccf26"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port C [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb7fd087b232f1a42d963c449d9ccf26">More...</a><br /></td></tr>
<tr class="separator:gaeb7fd087b232f1a42d963c449d9ccf26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed539a0ac1c5c33f65c10f48667addf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ed539a0ac1c5c33f65c10f48667addf">_EXTI_CR1_PCIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5ed539a0ac1c5c33f65c10f48667addf"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port C [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ed539a0ac1c5c33f65c10f48667addf">More...</a><br /></td></tr>
<tr class="separator:ga5ed539a0ac1c5c33f65c10f48667addf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58581658fe58b4bee9139e5d8c46e268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga58581658fe58b4bee9139e5d8c46e268">_EXTI_CR1_PCIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga58581658fe58b4bee9139e5d8c46e268"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port C [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga58581658fe58b4bee9139e5d8c46e268">More...</a><br /></td></tr>
<tr class="separator:ga58581658fe58b4bee9139e5d8c46e268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543c201472928fda850f9a77145a6cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga543c201472928fda850f9a77145a6cfa">_EXTI_CR1_PDIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga543c201472928fda850f9a77145a6cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port D [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga543c201472928fda850f9a77145a6cfa">More...</a><br /></td></tr>
<tr class="separator:ga543c201472928fda850f9a77145a6cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1ef68c911f7a69c1a39fa7244a8044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e1ef68c911f7a69c1a39fa7244a8044">_EXTI_CR1_PDIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7e1ef68c911f7a69c1a39fa7244a8044"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port D [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e1ef68c911f7a69c1a39fa7244a8044">More...</a><br /></td></tr>
<tr class="separator:ga7e1ef68c911f7a69c1a39fa7244a8044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c85bc246fd69c1258e7e1cfc19b8d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c85bc246fd69c1258e7e1cfc19b8d9d">_EXTI_CR1_PDIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3c85bc246fd69c1258e7e1cfc19b8d9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port D [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c85bc246fd69c1258e7e1cfc19b8d9d">More...</a><br /></td></tr>
<tr class="separator:ga3c85bc246fd69c1258e7e1cfc19b8d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c5fc499ee1557bf1f0171cc5638672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0c5fc499ee1557bf1f0171cc5638672">_EXTI_CR2_PEIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf0c5fc499ee1557bf1f0171cc5638672"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port E external interrupt sensitivity [1:0] (in _EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0c5fc499ee1557bf1f0171cc5638672">More...</a><br /></td></tr>
<tr class="separator:gaf0c5fc499ee1557bf1f0171cc5638672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8868774d84acf0304f65eff87015bef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8868774d84acf0304f65eff87015bef1">_EXTI_CR2_PEIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8868774d84acf0304f65eff87015bef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port E external interrupt sensitivity [0] (in _EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8868774d84acf0304f65eff87015bef1">More...</a><br /></td></tr>
<tr class="separator:ga8868774d84acf0304f65eff87015bef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8272db4fcaea8b8b729f4c323fa198fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8272db4fcaea8b8b729f4c323fa198fa">_EXTI_CR2_PEIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8272db4fcaea8b8b729f4c323fa198fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port E external interrupt sensitivity [1] (in _EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8272db4fcaea8b8b729f4c323fa198fa">More...</a><br /></td></tr>
<tr class="separator:ga8272db4fcaea8b8b729f4c323fa198fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9ef2fb9f205082642235240b949947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba9ef2fb9f205082642235240b949947">_EXTI_CR2_TLIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaba9ef2fb9f205082642235240b949947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top level interrupt sensitivity [0] (in _EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaba9ef2fb9f205082642235240b949947">More...</a><br /></td></tr>
<tr class="separator:gaba9ef2fb9f205082642235240b949947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga44f69a4146a141cb4830f44fe74a3b0b">_RST</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a>,        <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>)</td></tr>
<tr class="memdesc:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga44f69a4146a141cb4830f44fe74a3b0b">More...</a><br /></td></tr>
<tr class="separator:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8df0f3b5dc48d3a0af57126039f37ac">_RST_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae8df0f3b5dc48d3a0af57126039f37ac">More...</a><br /></td></tr>
<tr class="separator:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0c4a9b04f8f89f096ba180f63bb78f0d">_RST_SR_WWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0c4a9b04f8f89f096ba180f63bb78f0d">More...</a><br /></td></tr>
<tr class="separator:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae558a0a7c561385ae7f81a761df74679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae558a0a7c561385ae7f81a761df74679">_RST_SR_IWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae558a0a7c561385ae7f81a761df74679"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Watchdog reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae558a0a7c561385ae7f81a761df74679">More...</a><br /></td></tr>
<tr class="separator:gae558a0a7c561385ae7f81a761df74679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88b0bf6035d9c4ae2dc6950627e7672e">_RST_SR_ILLOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal opcode reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga88b0bf6035d9c4ae2dc6950627e7672e">More...</a><br /></td></tr>
<tr class="separator:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d6c75d076581476b7cf54426e7b7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01d6c75d076581476b7cf54426e7b7eb">_RST_SR_SWIMF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga01d6c75d076581476b7cf54426e7b7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga01d6c75d076581476b7cf54426e7b7eb">More...</a><br /></td></tr>
<tr class="separator:ga01d6c75d076581476b7cf54426e7b7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cebfa9792934fb059b445b420a14da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cebfa9792934fb059b445b420a14da9">_RST_SR_EMCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9cebfa9792934fb059b445b420a14da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMC reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cebfa9792934fb059b445b420a14da9">More...</a><br /></td></tr>
<tr class="separator:ga9cebfa9792934fb059b445b420a14da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a9340046e00525071a3099825538c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14a9340046e00525071a3099825538c6">_CLK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>)</td></tr>
<tr class="memdesc:ga14a9340046e00525071a3099825538c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock module struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga14a9340046e00525071a3099825538c6">More...</a><br /></td></tr>
<tr class="separator:ga14a9340046e00525071a3099825538c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa712357f99ef5eae94a1e8a497583b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa712357f99ef5eae94a1e8a497583b52">_CLK_ICKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaa712357f99ef5eae94a1e8a497583b52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa712357f99ef5eae94a1e8a497583b52">More...</a><br /></td></tr>
<tr class="separator:gaa712357f99ef5eae94a1e8a497583b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18abc7321ad081ac78bafe3594679fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18abc7321ad081ac78bafe3594679fde">_CLK_ECKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga18abc7321ad081ac78bafe3594679fde"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18abc7321ad081ac78bafe3594679fde">More...</a><br /></td></tr>
<tr class="separator:ga18abc7321ad081ac78bafe3594679fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775044d595b4f5e8265128d379c0c5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga775044d595b4f5e8265128d379c0c5ec">_CLK_CMSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga775044d595b4f5e8265128d379c0c5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga775044d595b4f5e8265128d379c0c5ec">More...</a><br /></td></tr>
<tr class="separator:ga775044d595b4f5e8265128d379c0c5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa86a185adeb0a04d5761e8b8c389dafc">_CLK_SWR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa86a185adeb0a04d5761e8b8c389dafc">More...</a><br /></td></tr>
<tr class="separator:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d51190301dd7cc424664a926613034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8d51190301dd7cc424664a926613034">_CLK_SWCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gaf8d51190301dd7cc424664a926613034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8d51190301dd7cc424664a926613034">More...</a><br /></td></tr>
<tr class="separator:gaf8d51190301dd7cc424664a926613034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac7a526ae03eae4cbb2c289cae8799d23">_CLK_CKDIVR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gac7a526ae03eae4cbb2c289cae8799d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac7a526ae03eae4cbb2c289cae8799d23">More...</a><br /></td></tr>
<tr class="separator:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7215ff37307f028d95a08ac66f0c95ce">_CLK_PCKENR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga7215ff37307f028d95a08ac66f0c95ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7215ff37307f028d95a08ac66f0c95ce">More...</a><br /></td></tr>
<tr class="separator:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0cef473b6c33f6a950dc21ab69d3393">_CLK_CSSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0cef473b6c33f6a950dc21ab69d3393">More...</a><br /></td></tr>
<tr class="separator:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4418b427c51ffc0c1a8828641f55519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac4418b427c51ffc0c1a8828641f55519">_CLK_CCOR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gac4418b427c51ffc0c1a8828641f55519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac4418b427c51ffc0c1a8828641f55519">More...</a><br /></td></tr>
<tr class="separator:gac4418b427c51ffc0c1a8828641f55519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">_CLK_PCKENR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">More...</a><br /></td></tr>
<tr class="separator:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad850c7ae8b7db79bd9466343933356b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad850c7ae8b7db79bd9466343933356b9">_CLK_HSITRIMR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gad850c7ae8b7db79bd9466343933356b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad850c7ae8b7db79bd9466343933356b9">More...</a><br /></td></tr>
<tr class="separator:gad850c7ae8b7db79bd9466343933356b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cc65b6907d95706ced2e213803e085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59cc65b6907d95706ced2e213803e085">_CLK_SWIMCCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga59cc65b6907d95706ced2e213803e085"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59cc65b6907d95706ced2e213803e085">More...</a><br /></td></tr>
<tr class="separator:ga59cc65b6907d95706ced2e213803e085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864d7e45dfe688492fa03487ab1b3337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga864d7e45dfe688492fa03487ab1b3337">_CLK_ICKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:ga864d7e45dfe688492fa03487ab1b3337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga864d7e45dfe688492fa03487ab1b3337">More...</a><br /></td></tr>
<tr class="separator:ga864d7e45dfe688492fa03487ab1b3337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744e0e12569fed46acb00381964fdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5744e0e12569fed46acb00381964fdae">_CLK_ECKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5744e0e12569fed46acb00381964fdae"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5744e0e12569fed46acb00381964fdae">More...</a><br /></td></tr>
<tr class="separator:ga5744e0e12569fed46acb00381964fdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66566a3352b8d436ac6b2b6fd2130407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga66566a3352b8d436ac6b2b6fd2130407">_CLK_CMSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xE1)</td></tr>
<tr class="memdesc:ga66566a3352b8d436ac6b2b6fd2130407"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga66566a3352b8d436ac6b2b6fd2130407">More...</a><br /></td></tr>
<tr class="separator:ga66566a3352b8d436ac6b2b6fd2130407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1db98bf1105493d11de8adbcc5eecdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1db98bf1105493d11de8adbcc5eecdf">_CLK_SWR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xE1)</td></tr>
<tr class="memdesc:gae1db98bf1105493d11de8adbcc5eecdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1db98bf1105493d11de8adbcc5eecdf">More...</a><br /></td></tr>
<tr class="separator:gae1db98bf1105493d11de8adbcc5eecdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11236e65a4de3d5905128e7e73dcac0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga11236e65a4de3d5905128e7e73dcac0e">_CLK_SWCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga11236e65a4de3d5905128e7e73dcac0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch control reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga11236e65a4de3d5905128e7e73dcac0e">More...</a><br /></td></tr>
<tr class="separator:ga11236e65a4de3d5905128e7e73dcac0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89837a77d8dfb37b6e450ebca0d86ba5">_CLK_CKDIVR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x18)</td></tr>
<tr class="memdesc:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga89837a77d8dfb37b6e450ebca0d86ba5">More...</a><br /></td></tr>
<tr class="separator:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c85eb48efcda576e5c891f12400a3d9">_CLK_PCKENR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9c85eb48efcda576e5c891f12400a3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c85eb48efcda576e5c891f12400a3d9">More...</a><br /></td></tr>
<tr class="separator:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa29b8ab9a967c3780897778aa870947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa29b8ab9a967c3780897778aa870947">_CLK_PCKENR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gafa29b8ab9a967c3780897778aa870947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafa29b8ab9a967c3780897778aa870947">More...</a><br /></td></tr>
<tr class="separator:gafa29b8ab9a967c3780897778aa870947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3218152b4d950fb9b74841cfec3984d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3218152b4d950fb9b74841cfec3984d6">_CLK_CSSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3218152b4d950fb9b74841cfec3984d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3218152b4d950fb9b74841cfec3984d6">More...</a><br /></td></tr>
<tr class="separator:ga3218152b4d950fb9b74841cfec3984d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd1ab223328ce8f83928607bec6ab49">_CLK_CCOR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5cd1ab223328ce8f83928607bec6ab49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd1ab223328ce8f83928607bec6ab49">More...</a><br /></td></tr>
<tr class="separator:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb9b74352230d1953e9845d2bdaf682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaccb9b74352230d1953e9845d2bdaf682">_CLK_HSITRIMR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaccb9b74352230d1953e9845d2bdaf682"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaccb9b74352230d1953e9845d2bdaf682">More...</a><br /></td></tr>
<tr class="separator:gaccb9b74352230d1953e9845d2bdaf682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f07c230a2813eef61b70dfb2217a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7f07c230a2813eef61b70dfb2217a04">_CLK_SWIMCCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf7f07c230a2813eef61b70dfb2217a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7f07c230a2813eef61b70dfb2217a04">More...</a><br /></td></tr>
<tr class="separator:gaf7f07c230a2813eef61b70dfb2217a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555b18390da515921b83ae7fd7fa8a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga555b18390da515921b83ae7fd7fa8a9d">_CLK_ICKR_HSIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga555b18390da515921b83ae7fd7fa8a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga555b18390da515921b83ae7fd7fa8a9d">More...</a><br /></td></tr>
<tr class="separator:ga555b18390da515921b83ae7fd7fa8a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c3d75b4a1d08e0cb4e9cbe78ca72be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga41c3d75b4a1d08e0cb4e9cbe78ca72be">_CLK_ICKR_HSIRDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga41c3d75b4a1d08e0cb4e9cbe78ca72be"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal oscillator ready [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga41c3d75b4a1d08e0cb4e9cbe78ca72be">More...</a><br /></td></tr>
<tr class="separator:ga41c3d75b4a1d08e0cb4e9cbe78ca72be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9d9878da191fc04df253996cc34f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c9d9878da191fc04df253996cc34f76">_CLK_ICKR_FHWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5c9d9878da191fc04df253996cc34f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast wakeup from Halt/Active-halt modes [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c9d9878da191fc04df253996cc34f76">More...</a><br /></td></tr>
<tr class="separator:ga5c9d9878da191fc04df253996cc34f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga907df26d70baa5435836f26c04eb32e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga907df26d70baa5435836f26c04eb32e6">_CLK_ICKR_LSIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga907df26d70baa5435836f26c04eb32e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal RC oscillator enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga907df26d70baa5435836f26c04eb32e6">More...</a><br /></td></tr>
<tr class="separator:ga907df26d70baa5435836f26c04eb32e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99d2a48ba46ab8fe4fae6dd9fcb0d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf99d2a48ba46ab8fe4fae6dd9fcb0d20">_CLK_ICKR_LSIRDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf99d2a48ba46ab8fe4fae6dd9fcb0d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal oscillator ready [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf99d2a48ba46ab8fe4fae6dd9fcb0d20">More...</a><br /></td></tr>
<tr class="separator:gaf99d2a48ba46ab8fe4fae6dd9fcb0d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e693873f5a313ffd552ced6f0e28455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e693873f5a313ffd552ced6f0e28455">_CLK_ICKR_REGAH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3e693873f5a313ffd552ced6f0e28455"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator power off in Active-halt mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e693873f5a313ffd552ced6f0e28455">More...</a><br /></td></tr>
<tr class="separator:ga3e693873f5a313ffd552ced6f0e28455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b0a1c1343162997bec68f825d665bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10b0a1c1343162997bec68f825d665bd">_CLK_ECKR_HSEEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga10b0a1c1343162997bec68f825d665bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga10b0a1c1343162997bec68f825d665bd">More...</a><br /></td></tr>
<tr class="separator:ga10b0a1c1343162997bec68f825d665bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cac33e4a07cfd0b76f01e26813a3622">_CLK_ECKR_HSERDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator ready [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cac33e4a07cfd0b76f01e26813a3622">More...</a><br /></td></tr>
<tr class="separator:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae37e179ed8a0604799c1cacb94cacc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ae37e179ed8a0604799c1cacb94cacc">_CLK_SWR_SWI_HSI</a>&#160;&#160;&#160;((uint8_t) 0xE1)</td></tr>
<tr class="memdesc:ga8ae37e179ed8a0604799c1cacb94cacc"><td class="mdescLeft">&#160;</td><td class="mdescRight">write to CLK_SWR for HSI clock  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ae37e179ed8a0604799c1cacb94cacc">More...</a><br /></td></tr>
<tr class="separator:ga8ae37e179ed8a0604799c1cacb94cacc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53199a63ef4263055d67bd378a0b782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad53199a63ef4263055d67bd378a0b782">_CLK_SWR_SWI_LSI</a>&#160;&#160;&#160;((uint8_t) 0xD2)</td></tr>
<tr class="memdesc:gad53199a63ef4263055d67bd378a0b782"><td class="mdescLeft">&#160;</td><td class="mdescRight">write to CLK_SWR for LSI clock  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad53199a63ef4263055d67bd378a0b782">More...</a><br /></td></tr>
<tr class="separator:gad53199a63ef4263055d67bd378a0b782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a352bfa17f40fba32367042435067ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a352bfa17f40fba32367042435067ab">_CLK_SWR_SWI_HSE</a>&#160;&#160;&#160;((uint8_t) 0xB4)</td></tr>
<tr class="memdesc:ga1a352bfa17f40fba32367042435067ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">write to CLK_SWR for HSE clock  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a352bfa17f40fba32367042435067ab">More...</a><br /></td></tr>
<tr class="separator:ga1a352bfa17f40fba32367042435067ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d25cdb5be2127ec3bdbe39321f4536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88d25cdb5be2127ec3bdbe39321f4536">_CLK_SWCR_SWBSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga88d25cdb5be2127ec3bdbe39321f4536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch busy flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga88d25cdb5be2127ec3bdbe39321f4536">More...</a><br /></td></tr>
<tr class="separator:ga88d25cdb5be2127ec3bdbe39321f4536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d8c58964e31f84d738c7d0046e1efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac9d8c58964e31f84d738c7d0046e1efe">_CLK_SWCR_SWEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac9d8c58964e31f84d738c7d0046e1efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch start/stop enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac9d8c58964e31f84d738c7d0046e1efe">More...</a><br /></td></tr>
<tr class="separator:gac9d8c58964e31f84d738c7d0046e1efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade70c1eb591ba2e4055127497be05391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gade70c1eb591ba2e4055127497be05391">_CLK_SWCR_SWIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gade70c1eb591ba2e4055127497be05391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gade70c1eb591ba2e4055127497be05391">More...</a><br /></td></tr>
<tr class="separator:gade70c1eb591ba2e4055127497be05391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7faa08fdb3a3bff0e62f66dae51d8762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7faa08fdb3a3bff0e62f66dae51d8762">_CLK_SWCR_SWIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7faa08fdb3a3bff0e62f66dae51d8762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7faa08fdb3a3bff0e62f66dae51d8762">More...</a><br /></td></tr>
<tr class="separator:ga7faa08fdb3a3bff0e62f66dae51d8762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54084df019151f01c54bad41056306c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac54084df019151f01c54bad41056306c">_CLK_CKDIVR_CPUDIV</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac54084df019151f01c54bad41056306c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac54084df019151f01c54bad41056306c">More...</a><br /></td></tr>
<tr class="separator:gac54084df019151f01c54bad41056306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5bbadb54f19006d45b756154e9e39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e5bbadb54f19006d45b756154e9e39d">_CLK_CKDIVR_CPUDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6e5bbadb54f19006d45b756154e9e39d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e5bbadb54f19006d45b756154e9e39d">More...</a><br /></td></tr>
<tr class="separator:ga6e5bbadb54f19006d45b756154e9e39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa2760c5c3ed037c844fab9f4926b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fa2760c5c3ed037c844fab9f4926b78">_CLK_CKDIVR_CPUDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3fa2760c5c3ed037c844fab9f4926b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fa2760c5c3ed037c844fab9f4926b78">More...</a><br /></td></tr>
<tr class="separator:ga3fa2760c5c3ed037c844fab9f4926b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86f686601865b43ec59200d25b80e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf86f686601865b43ec59200d25b80e63">_CLK_CKDIVR_CPUDIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf86f686601865b43ec59200d25b80e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf86f686601865b43ec59200d25b80e63">More...</a><br /></td></tr>
<tr class="separator:gaf86f686601865b43ec59200d25b80e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ba6f2643a33fbe53cb81f13867f7cb4">_CLK_CKDIVR_HSIDIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ba6f2643a33fbe53cb81f13867f7cb4">More...</a><br /></td></tr>
<tr class="separator:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fdb156345b1b53469a33d7a03792e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8fdb156345b1b53469a33d7a03792e6">_CLK_CKDIVR_HSIDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa8fdb156345b1b53469a33d7a03792e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8fdb156345b1b53469a33d7a03792e6">More...</a><br /></td></tr>
<tr class="separator:gaa8fdb156345b1b53469a33d7a03792e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga790ba1bf4f9ff362d307b131e2163f3d">_CLK_CKDIVR_HSIDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga790ba1bf4f9ff362d307b131e2163f3d">More...</a><br /></td></tr>
<tr class="separator:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2841604029c57eb242339e7cf2cb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e2841604029c57eb242339e7cf2cb6b">_CLK_PCKENR1_I2C</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6e2841604029c57eb242339e7cf2cb6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable I2C [0]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e2841604029c57eb242339e7cf2cb6b">More...</a><br /></td></tr>
<tr class="separator:ga6e2841604029c57eb242339e7cf2cb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301b2a4edf109c4438285a1010a51d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga301b2a4edf109c4438285a1010a51d61">_CLK_PCKENR1_SPI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga301b2a4edf109c4438285a1010a51d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SPI [0]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga301b2a4edf109c4438285a1010a51d61">More...</a><br /></td></tr>
<tr class="separator:ga301b2a4edf109c4438285a1010a51d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48c7f2656e198c91adf0f2b9f41047c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac48c7f2656e198c91adf0f2b9f41047c">_CLK_PCKENR1_UART1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac48c7f2656e198c91adf0f2b9f41047c"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART1 [0]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac48c7f2656e198c91adf0f2b9f41047c">More...</a><br /></td></tr>
<tr class="separator:gac48c7f2656e198c91adf0f2b9f41047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5fb9816f7d7e0d06d4a533cc5e3dcf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5fb9816f7d7e0d06d4a533cc5e3dcf5">_CLK_PCKENR1_UART2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf5fb9816f7d7e0d06d4a533cc5e3dcf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART2 [0]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5fb9816f7d7e0d06d4a533cc5e3dcf5">More...</a><br /></td></tr>
<tr class="separator:gaf5fb9816f7d7e0d06d4a533cc5e3dcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87aff5a6df64236eb2d276fc9b2a66bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga87aff5a6df64236eb2d276fc9b2a66bc">_CLK_PCKENR1_TIM4_TIM6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga87aff5a6df64236eb2d276fc9b2a66bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4/TIM6 [0]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga87aff5a6df64236eb2d276fc9b2a66bc">More...</a><br /></td></tr>
<tr class="separator:ga87aff5a6df64236eb2d276fc9b2a66bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff02f8e4aa665a19210e2acb960fce08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff02f8e4aa665a19210e2acb960fce08">_CLK_PCKENR1_TIM2_TIM5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaff02f8e4aa665a19210e2acb960fce08"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM2/TIM5 [0]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaff02f8e4aa665a19210e2acb960fce08">More...</a><br /></td></tr>
<tr class="separator:gaff02f8e4aa665a19210e2acb960fce08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b78002f3d91e0a141916dd9db20e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7b78002f3d91e0a141916dd9db20e8b">_CLK_PCKENR1_TIM3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf7b78002f3d91e0a141916dd9db20e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM3 [0]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7b78002f3d91e0a141916dd9db20e8b">More...</a><br /></td></tr>
<tr class="separator:gaf7b78002f3d91e0a141916dd9db20e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585b8354c2617533cf6f12cb59d47a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga585b8354c2617533cf6f12cb59d47a98">_CLK_PCKENR1_TIM1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga585b8354c2617533cf6f12cb59d47a98"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM1 [0]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga585b8354c2617533cf6f12cb59d47a98">More...</a><br /></td></tr>
<tr class="separator:ga585b8354c2617533cf6f12cb59d47a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15abadcef221f0847347fc2696c207d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15abadcef221f0847347fc2696c207d9">_CLK_CSSR_CSSEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga15abadcef221f0847347fc2696c207d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga15abadcef221f0847347fc2696c207d9">More...</a><br /></td></tr>
<tr class="separator:ga15abadcef221f0847347fc2696c207d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a98de761ea4f0a7d4ebbe1ea5f75897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a98de761ea4f0a7d4ebbe1ea5f75897">_CLK_CSSR_AUX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1a98de761ea4f0a7d4ebbe1ea5f75897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary oscillator connected to master clock [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a98de761ea4f0a7d4ebbe1ea5f75897">More...</a><br /></td></tr>
<tr class="separator:ga1a98de761ea4f0a7d4ebbe1ea5f75897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb30095f58aa64862b21b603515012c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaddb30095f58aa64862b21b603515012c">_CLK_CSSR_CSSDIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaddb30095f58aa64862b21b603515012c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaddb30095f58aa64862b21b603515012c">More...</a><br /></td></tr>
<tr class="separator:gaddb30095f58aa64862b21b603515012c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f88f7095ed0babab5b662cc3e3558f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f88f7095ed0babab5b662cc3e3558f1">_CLK_CSSR_CSSD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6f88f7095ed0babab5b662cc3e3558f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f88f7095ed0babab5b662cc3e3558f1">More...</a><br /></td></tr>
<tr class="separator:ga6f88f7095ed0babab5b662cc3e3558f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8fa2cf91fe8a8dd214873e1e75936fb">_CLK_CCOR_CCOEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8fa2cf91fe8a8dd214873e1e75936fb">More...</a><br /></td></tr>
<tr class="separator:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f110d1f104e00bf7b911ddb3ff54b32">_CLK_CCOR_CCOSEL</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f110d1f104e00bf7b911ddb3ff54b32">More...</a><br /></td></tr>
<tr class="separator:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37f53500beab6dda4185cfb94a8a82c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab37f53500beab6dda4185cfb94a8a82c">_CLK_CCOR_CCOSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab37f53500beab6dda4185cfb94a8a82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab37f53500beab6dda4185cfb94a8a82c">More...</a><br /></td></tr>
<tr class="separator:gab37f53500beab6dda4185cfb94a8a82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d16774962aaab8be0e6d9f7cbb6dc88">_CLK_CCOR_CCOSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d16774962aaab8be0e6d9f7cbb6dc88">More...</a><br /></td></tr>
<tr class="separator:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c265ce26f6bd652495abf0c7ad7af5a">_CLK_CCOR_CCOSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c265ce26f6bd652495abf0c7ad7af5a">More...</a><br /></td></tr>
<tr class="separator:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582c22d162ab271eac21ef165a60cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5582c22d162ab271eac21ef165a60cb8">_CLK_CCOR_CCOSEL3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5582c22d162ab271eac21ef165a60cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5582c22d162ab271eac21ef165a60cb8">More...</a><br /></td></tr>
<tr class="separator:ga5582c22d162ab271eac21ef165a60cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2632975f5972714265855171124d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d2632975f5972714265855171124d53">_CLK_CCOR_CCORDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8d2632975f5972714265855171124d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output ready [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d2632975f5972714265855171124d53">More...</a><br /></td></tr>
<tr class="separator:ga8d2632975f5972714265855171124d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c57a9c89c29bbaceba163f726830a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7c57a9c89c29bbaceba163f726830a0">_CLK_CCOR_CCOBSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa7c57a9c89c29bbaceba163f726830a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output busy [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7c57a9c89c29bbaceba163f726830a0">More...</a><br /></td></tr>
<tr class="separator:gaa7c57a9c89c29bbaceba163f726830a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fe96f0f534014ab53e1dd3256faf9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90fe96f0f534014ab53e1dd3256faf9f">_CLK_PCKENR2_AWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga90fe96f0f534014ab53e1dd3256faf9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable AWU [0]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga90fe96f0f534014ab53e1dd3256faf9f">More...</a><br /></td></tr>
<tr class="separator:ga90fe96f0f534014ab53e1dd3256faf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186c68cb94ef5da367b5b93b613a1824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga186c68cb94ef5da367b5b93b613a1824">_CLK_PCKENR2_ADC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga186c68cb94ef5da367b5b93b613a1824"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable ADC [0]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga186c68cb94ef5da367b5b93b613a1824">More...</a><br /></td></tr>
<tr class="separator:ga186c68cb94ef5da367b5b93b613a1824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf214524fc65199e814e01877e0564ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf214524fc65199e814e01877e0564ce1">_CLK_PCKENR2_CAN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf214524fc65199e814e01877e0564ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable CAN [0]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf214524fc65199e814e01877e0564ce1">More...</a><br /></td></tr>
<tr class="separator:gaf214524fc65199e814e01877e0564ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1dd044e29d0669d760f479cf97b308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf1dd044e29d0669d760f479cf97b308">_CLK_HSITRIMR_HSITRIM</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaf1dd044e29d0669d760f479cf97b308"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value (some devices only support 3 bits, see DS!) [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf1dd044e29d0669d760f479cf97b308">More...</a><br /></td></tr>
<tr class="separator:gaaf1dd044e29d0669d760f479cf97b308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044bba64897c80c21bd88a0af89e6551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga044bba64897c80c21bd88a0af89e6551">_CLK_HSITRIMR_HSITRIM0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga044bba64897c80c21bd88a0af89e6551"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga044bba64897c80c21bd88a0af89e6551">More...</a><br /></td></tr>
<tr class="separator:ga044bba64897c80c21bd88a0af89e6551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5af40d3257ee2aeb53fdcf168eb25eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5af40d3257ee2aeb53fdcf168eb25eb">_CLK_HSITRIMR_HSITRIM1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae5af40d3257ee2aeb53fdcf168eb25eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5af40d3257ee2aeb53fdcf168eb25eb">More...</a><br /></td></tr>
<tr class="separator:gae5af40d3257ee2aeb53fdcf168eb25eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194167ad0f64db5ddfed25a2c4a30b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga194167ad0f64db5ddfed25a2c4a30b4a">_CLK_HSITRIMR_HSITRIM2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga194167ad0f64db5ddfed25a2c4a30b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga194167ad0f64db5ddfed25a2c4a30b4a">More...</a><br /></td></tr>
<tr class="separator:ga194167ad0f64db5ddfed25a2c4a30b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5202b1053516e4cdca31ee3515e4c9e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5202b1053516e4cdca31ee3515e4c9e5">_CLK_HSITRIMR_HSITRIM3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5202b1053516e4cdca31ee3515e4c9e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5202b1053516e4cdca31ee3515e4c9e5">More...</a><br /></td></tr>
<tr class="separator:ga5202b1053516e4cdca31ee3515e4c9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7334d7a63a81e032efd2f504d260bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7334d7a63a81e032efd2f504d260bac">_CLK_SWIMCCR_SWIMCLK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa7334d7a63a81e032efd2f504d260bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock divider [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7334d7a63a81e032efd2f504d260bac">More...</a><br /></td></tr>
<tr class="separator:gaa7334d7a63a81e032efd2f504d260bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0805659aa3ffd3f906b888b0d36a3e13">_WWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0805659aa3ffd3f906b888b0d36a3e13">More...</a><br /></td></tr>
<tr class="separator:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab816af607b32f66b1546d9b24792f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga1ab816af607b32f66b1546d9b24792f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ab816af607b32f66b1546d9b24792f0">More...</a><br /></td></tr>
<tr class="separator:ga1ab816af607b32f66b1546d9b24792f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec6f0a093f5e8625f645f8d4e878228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafec6f0a093f5e8625f645f8d4e878228">_WWDG_WR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gafec6f0a093f5e8625f645f8d4e878228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafec6f0a093f5e8625f645f8d4e878228">More...</a><br /></td></tr>
<tr class="separator:gafec6f0a093f5e8625f645f8d4e878228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedd80791fab1a1faeea736ab0662c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeedd80791fab1a1faeea736ab0662c13">_WWDG_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:gaeedd80791fab1a1faeea736ab0662c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeedd80791fab1a1faeea736ab0662c13">More...</a><br /></td></tr>
<tr class="separator:gaeedd80791fab1a1faeea736ab0662c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d0cc05896baaf6dab8214448728c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01d0cc05896baaf6dab8214448728c5e">_WWDG_WR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:ga01d0cc05896baaf6dab8214448728c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga01d0cc05896baaf6dab8214448728c5e">More...</a><br /></td></tr>
<tr class="separator:ga01d0cc05896baaf6dab8214448728c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a89008a9601c8712cb6e0e97f68227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1a89008a9601c8712cb6e0e97f68227">_WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae1a89008a9601c8712cb6e0e97f68227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1a89008a9601c8712cb6e0e97f68227">More...</a><br /></td></tr>
<tr class="separator:gae1a89008a9601c8712cb6e0e97f68227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bb9f8fb4a51c23c33789409ce6be2e2">_WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bb9f8fb4a51c23c33789409ce6be2e2">More...</a><br /></td></tr>
<tr class="separator:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c44ab241783523ad708ef74db47abc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c44ab241783523ad708ef74db47abc4">_WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4c44ab241783523ad708ef74db47abc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c44ab241783523ad708ef74db47abc4">More...</a><br /></td></tr>
<tr class="separator:ga4c44ab241783523ad708ef74db47abc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c67b558adccb49ec77219b080fd25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5c67b558adccb49ec77219b080fd25d">_WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5c67b558adccb49ec77219b080fd25d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5c67b558adccb49ec77219b080fd25d">More...</a><br /></td></tr>
<tr class="separator:gaf5c67b558adccb49ec77219b080fd25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd98d8f572af1ba11d13f6c8a66ebe4b">_WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabd98d8f572af1ba11d13f6c8a66ebe4b">More...</a><br /></td></tr>
<tr class="separator:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad4a9a4e65fda2a56fad4828820c2bc6a">_WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [4].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad4a9a4e65fda2a56fad4828820c2bc6a">More...</a><br /></td></tr>
<tr class="separator:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e312dfd0e3a5411bf1434d0589d865f">_WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [5].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e312dfd0e3a5411bf1434d0589d865f">More...</a><br /></td></tr>
<tr class="separator:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22f95fb2caba9f7992b64e018ad247e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf22f95fb2caba9f7992b64e018ad247e">_WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf22f95fb2caba9f7992b64e018ad247e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf22f95fb2caba9f7992b64e018ad247e">More...</a><br /></td></tr>
<tr class="separator:gaf22f95fb2caba9f7992b64e018ad247e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog activation (n/a if WWDG enabled by option byte) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadb4ce57fbd4daeb110d66fef96a2b011">More...</a><br /></td></tr>
<tr class="separator:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2070d65d667434ce7bc9fcb08730746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac2070d65d667434ce7bc9fcb08730746">_WWDG_WR_W</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac2070d65d667434ce7bc9fcb08730746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac2070d65d667434ce7bc9fcb08730746">More...</a><br /></td></tr>
<tr class="separator:gac2070d65d667434ce7bc9fcb08730746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga797aa2eeae09906f1a5348c54e5a03ea">_WWDG_WR_W0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga797aa2eeae09906f1a5348c54e5a03ea">More...</a><br /></td></tr>
<tr class="separator:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b36ea81e6195ce86820fc6f9605c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8b36ea81e6195ce86820fc6f9605c89">_WWDG_WR_W1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae8b36ea81e6195ce86820fc6f9605c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae8b36ea81e6195ce86820fc6f9605c89">More...</a><br /></td></tr>
<tr class="separator:gae8b36ea81e6195ce86820fc6f9605c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab96faefe5894b72b6b38a573881c902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab96faefe5894b72b6b38a573881c902">_WWDG_WR_W2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaab96faefe5894b72b6b38a573881c902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaab96faefe5894b72b6b38a573881c902">More...</a><br /></td></tr>
<tr class="separator:gaab96faefe5894b72b6b38a573881c902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c21752e3816f7aa6e390abed80fc4c9">_WWDG_WR_W3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c21752e3816f7aa6e390abed80fc4c9">More...</a><br /></td></tr>
<tr class="separator:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4600e693341add0dde237eb19775f725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4600e693341add0dde237eb19775f725">_WWDG_WR_W4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4600e693341add0dde237eb19775f725"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [4].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4600e693341add0dde237eb19775f725">More...</a><br /></td></tr>
<tr class="separator:ga4600e693341add0dde237eb19775f725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7d80024f200c2896c9bfb5320aafa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacf7d80024f200c2896c9bfb5320aafa4">_WWDG_WR_W5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacf7d80024f200c2896c9bfb5320aafa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [5].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacf7d80024f200c2896c9bfb5320aafa4">More...</a><br /></td></tr>
<tr class="separator:gacf7d80024f200c2896c9bfb5320aafa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a2ea6bd408380593cd73abba7b03fc5">_WWDG_WR_W6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a2ea6bd408380593cd73abba7b03fc5">More...</a><br /></td></tr>
<tr class="separator:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeab11bc629203f764f7b31ee4d07aa6d">_IWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeab11bc629203f764f7b31ee4d07aa6d">More...</a><br /></td></tr>
<tr class="separator:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">_IWDG_KR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Key register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">More...</a><br /></td></tr>
<tr class="separator:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9db1f6ea905cc7afda429d913b90b2b9">_IWDG_PR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9db1f6ea905cc7afda429d913b90b2b9">More...</a><br /></td></tr>
<tr class="separator:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b9a49f1bb7940087c77b12304fe9364">_IWDG_RLR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3b9a49f1bb7940087c77b12304fe9364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b9a49f1bb7940087c77b12304fe9364">More...</a><br /></td></tr>
<tr class="separator:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e308017bceb71e0a744efe4d34de6a5">_IWDG_PR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3e308017bceb71e0a744efe4d34de6a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e308017bceb71e0a744efe4d34de6a5">More...</a><br /></td></tr>
<tr class="separator:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656171bb413ef9421fdc289808a4ebe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga656171bb413ef9421fdc289808a4ebe9">_IWDG_RLR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga656171bb413ef9421fdc289808a4ebe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga656171bb413ef9421fdc289808a4ebe9">More...</a><br /></td></tr>
<tr class="separator:ga656171bb413ef9421fdc289808a4ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcbdb8461dab29c7c57082b27d4410f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaadcbdb8461dab29c7c57082b27d4410f">_IWDG_KR_KEY_ENABLE</a>&#160;&#160;&#160;((uint8_t) 0xCC)</td></tr>
<tr class="memdesc:gaadcbdb8461dab29c7c57082b27d4410f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog enable.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaadcbdb8461dab29c7c57082b27d4410f">More...</a><br /></td></tr>
<tr class="separator:gaadcbdb8461dab29c7c57082b27d4410f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528dd431d16c44bc5617b969e62f200d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga528dd431d16c44bc5617b969e62f200d">_IWDG_KR_KEY_REFRESH</a>&#160;&#160;&#160;((uint8_t) 0xAA)</td></tr>
<tr class="memdesc:ga528dd431d16c44bc5617b969e62f200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog refresh.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga528dd431d16c44bc5617b969e62f200d">More...</a><br /></td></tr>
<tr class="separator:ga528dd431d16c44bc5617b969e62f200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac897c65f7befd920ae94773a9e23f13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac897c65f7befd920ae94773a9e23f13d">_IWDG_KR_KEY_ACCESS</a>&#160;&#160;&#160;((uint8_t) 0x55)</td></tr>
<tr class="memdesc:gac897c65f7befd920ae94773a9e23f13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog unlock write to _IWDG_PR and _IWDG_RLR.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac897c65f7befd920ae94773a9e23f13d">More...</a><br /></td></tr>
<tr class="separator:gac897c65f7befd920ae94773a9e23f13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3a38adcbc39ff111eeabe25941b35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab3a38adcbc39ff111eeabe25941b35d">_IWDG_PR_PRE</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaab3a38adcbc39ff111eeabe25941b35d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaab3a38adcbc39ff111eeabe25941b35d">More...</a><br /></td></tr>
<tr class="separator:gaab3a38adcbc39ff111eeabe25941b35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabc6debdf40469bcf2a2242253fdb42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafabc6debdf40469bcf2a2242253fdb42">_IWDG_PR_PRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafabc6debdf40469bcf2a2242253fdb42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafabc6debdf40469bcf2a2242253fdb42">More...</a><br /></td></tr>
<tr class="separator:gafabc6debdf40469bcf2a2242253fdb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3135f28c42b81733a637fc16be9675f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3135f28c42b81733a637fc16be9675f">_IWDG_PR_PRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa3135f28c42b81733a637fc16be9675f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3135f28c42b81733a637fc16be9675f">More...</a><br /></td></tr>
<tr class="separator:gaa3135f28c42b81733a637fc16be9675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a82614b5287a2c84a9ff56dca001b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2a82614b5287a2c84a9ff56dca001b41">_IWDG_PR_PRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2a82614b5287a2c84a9ff56dca001b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2a82614b5287a2c84a9ff56dca001b41">More...</a><br /></td></tr>
<tr class="separator:ga2a82614b5287a2c84a9ff56dca001b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33730d8b3d5d35cd03539b7daddd369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad33730d8b3d5d35cd03539b7daddd369">_AWU</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>)</td></tr>
<tr class="memdesc:gad33730d8b3d5d35cd03539b7daddd369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad33730d8b3d5d35cd03539b7daddd369">More...</a><br /></td></tr>
<tr class="separator:gad33730d8b3d5d35cd03539b7daddd369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded9e5807774aa0dd0077e056c5622ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaded9e5807774aa0dd0077e056c5622ca">_AWU_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaded9e5807774aa0dd0077e056c5622ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaded9e5807774aa0dd0077e056c5622ca">More...</a><br /></td></tr>
<tr class="separator:gaded9e5807774aa0dd0077e056c5622ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69e00aa258ea4a7ad643252b3e8ec779">_AWU_APR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga69e00aa258ea4a7ad643252b3e8ec779">More...</a><br /></td></tr>
<tr class="separator:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9966791d20b224abd1b21ef11e7504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad9966791d20b224abd1b21ef11e7504c">_AWU_TBR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gad9966791d20b224abd1b21ef11e7504c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad9966791d20b224abd1b21ef11e7504c">More...</a><br /></td></tr>
<tr class="separator:gad9966791d20b224abd1b21ef11e7504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9b1517f28801a70a24c9322b182f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf9b1517f28801a70a24c9322b182f03">_AWU_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaf9b1517f28801a70a24c9322b182f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf9b1517f28801a70a24c9322b182f03">More...</a><br /></td></tr>
<tr class="separator:gaaf9b1517f28801a70a24c9322b182f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad271f680cb4d73b020a13bac440a56fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad271f680cb4d73b020a13bac440a56fa">_AWU_APR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x3F)</td></tr>
<tr class="memdesc:gad271f680cb4d73b020a13bac440a56fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad271f680cb4d73b020a13bac440a56fa">More...</a><br /></td></tr>
<tr class="separator:gad271f680cb4d73b020a13bac440a56fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57561fdf166636c49380e227e742554b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57561fdf166636c49380e227e742554b">_AWU_TBR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga57561fdf166636c49380e227e742554b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57561fdf166636c49380e227e742554b">More...</a><br /></td></tr>
<tr class="separator:ga57561fdf166636c49380e227e742554b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4553dab46277fcab418470bc34aaf2a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4553dab46277fcab418470bc34aaf2a1">_AWU_CSR_MSR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4553dab46277fcab418470bc34aaf2a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up LSI measurement enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4553dab46277fcab418470bc34aaf2a1">More...</a><br /></td></tr>
<tr class="separator:ga4553dab46277fcab418470bc34aaf2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c42056ed265e946adba2b478a243cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07c42056ed265e946adba2b478a243cf">_AWU_CSR_AWUEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga07c42056ed265e946adba2b478a243cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07c42056ed265e946adba2b478a243cf">More...</a><br /></td></tr>
<tr class="separator:ga07c42056ed265e946adba2b478a243cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e1b412dd116893aeea9c0c3d1040e22">_AWU_CSR_AWUF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup status flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e1b412dd116893aeea9c0c3d1040e22">More...</a><br /></td></tr>
<tr class="separator:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7994a90fb10793c60f352009a16abb87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7994a90fb10793c60f352009a16abb87">_AWU_APR_APRE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7994a90fb10793c60f352009a16abb87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7994a90fb10793c60f352009a16abb87">More...</a><br /></td></tr>
<tr class="separator:ga7994a90fb10793c60f352009a16abb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">_AWU_APR_APRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">More...</a><br /></td></tr>
<tr class="separator:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7f9f206af5f3c0621dcb3f516c7eae8">_AWU_APR_APRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7f9f206af5f3c0621dcb3f516c7eae8">More...</a><br /></td></tr>
<tr class="separator:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97e9e06d9c6cdc20f39edcea34ec9f08">_AWU_APR_APRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97e9e06d9c6cdc20f39edcea34ec9f08">More...</a><br /></td></tr>
<tr class="separator:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84e86ad9022b619b28732c5aee34772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac84e86ad9022b619b28732c5aee34772">_AWU_APR_APRE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac84e86ad9022b619b28732c5aee34772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac84e86ad9022b619b28732c5aee34772">More...</a><br /></td></tr>
<tr class="separator:gac84e86ad9022b619b28732c5aee34772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab05b097a7448bca341a702c59b503f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafab05b097a7448bca341a702c59b503f">_AWU_APR_APRE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafab05b097a7448bca341a702c59b503f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [4].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafab05b097a7448bca341a702c59b503f">More...</a><br /></td></tr>
<tr class="separator:gafab05b097a7448bca341a702c59b503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3cc3b91117baf4b6161893094254f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c3cc3b91117baf4b6161893094254f6">_AWU_APR_APRE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2c3cc3b91117baf4b6161893094254f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c3cc3b91117baf4b6161893094254f6">More...</a><br /></td></tr>
<tr class="separator:ga2c3cc3b91117baf4b6161893094254f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b682460b56131e96dbfd501343cc955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b682460b56131e96dbfd501343cc955">_AWU_APR_AWUTB</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0b682460b56131e96dbfd501343cc955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b682460b56131e96dbfd501343cc955">More...</a><br /></td></tr>
<tr class="separator:ga0b682460b56131e96dbfd501343cc955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69f3c63b5a9d7408b1eda043fc85357b">_AWU_APR_AWUTB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga69f3c63b5a9d7408b1eda043fc85357b">More...</a><br /></td></tr>
<tr class="separator:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485dbc46b98db4dd3030ac7c96e92820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga485dbc46b98db4dd3030ac7c96e92820">_AWU_APR_AWUTB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga485dbc46b98db4dd3030ac7c96e92820"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga485dbc46b98db4dd3030ac7c96e92820">More...</a><br /></td></tr>
<tr class="separator:ga485dbc46b98db4dd3030ac7c96e92820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ed0bfea98a726e4bac6a62cade4c930">_AWU_APR_AWUTB2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ed0bfea98a726e4bac6a62cade4c930">More...</a><br /></td></tr>
<tr class="separator:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fd54206553519805c72f72d42b0dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4fd54206553519805c72f72d42b0dd6">_AWU_APR_AWUTB3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf4fd54206553519805c72f72d42b0dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4fd54206553519805c72f72d42b0dd6">More...</a><br /></td></tr>
<tr class="separator:gaf4fd54206553519805c72f72d42b0dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edfa48316e450aaa370938de228fd25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0edfa48316e450aaa370938de228fd25">_BEEP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">_BEEP_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0edfa48316e450aaa370938de228fd25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0edfa48316e450aaa370938de228fd25">More...</a><br /></td></tr>
<tr class="separator:ga0edfa48316e450aaa370938de228fd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga986ddf0035c4ab7eb8a85a00108ed618">_BEEP_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga986ddf0035c4ab7eb8a85a00108ed618">More...</a><br /></td></tr>
<tr class="separator:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865e42dd546ae89cc22f516211414b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga865e42dd546ae89cc22f516211414b00">_BEEP_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x1F)</td></tr>
<tr class="memdesc:ga865e42dd546ae89cc22f516211414b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga865e42dd546ae89cc22f516211414b00">More...</a><br /></td></tr>
<tr class="separator:ga865e42dd546ae89cc22f516211414b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf46ce0526c747ed991ffe09d33e51a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf46ce0526c747ed991ffe09d33e51a6a">_BEEP_CSR_BEEPDIV</a>&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf46ce0526c747ed991ffe09d33e51a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf46ce0526c747ed991ffe09d33e51a6a">More...</a><br /></td></tr>
<tr class="separator:gaf46ce0526c747ed991ffe09d33e51a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6c56e81be94a9e9ddda95e8024f91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff6c56e81be94a9e9ddda95e8024f91d">_BEEP_CSR_BEEPDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaff6c56e81be94a9e9ddda95e8024f91d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaff6c56e81be94a9e9ddda95e8024f91d">More...</a><br /></td></tr>
<tr class="separator:gaff6c56e81be94a9e9ddda95e8024f91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d70dbd7f30c6dcd2826af98cbceb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7d70dbd7f30c6dcd2826af98cbceb4d">_BEEP_CSR_BEEPDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf7d70dbd7f30c6dcd2826af98cbceb4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7d70dbd7f30c6dcd2826af98cbceb4d">More...</a><br /></td></tr>
<tr class="separator:gaf7d70dbd7f30c6dcd2826af98cbceb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25df36ff10a652bc826445ebe95595e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf25df36ff10a652bc826445ebe95595e">_BEEP_CSR_BEEPDIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf25df36ff10a652bc826445ebe95595e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf25df36ff10a652bc826445ebe95595e">More...</a><br /></td></tr>
<tr class="separator:gaf25df36ff10a652bc826445ebe95595e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0ce849d6370e000c55897196a9b63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e0ce849d6370e000c55897196a9b63f">_BEEP_CSR_BEEPDIV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0e0ce849d6370e000c55897196a9b63f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e0ce849d6370e000c55897196a9b63f">More...</a><br /></td></tr>
<tr class="separator:ga0e0ce849d6370e000c55897196a9b63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed27f8989bced22f797e8a843034cbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed27f8989bced22f797e8a843034cbc8">_BEEP_CSR_BEEPDIV4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaed27f8989bced22f797e8a843034cbc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed27f8989bced22f797e8a843034cbc8">More...</a><br /></td></tr>
<tr class="separator:gaed27f8989bced22f797e8a843034cbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305dc261df136d12b1d0a44f0c5dda83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga305dc261df136d12b1d0a44f0c5dda83">_BEEP_CSR_BEEPEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga305dc261df136d12b1d0a44f0c5dda83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga305dc261df136d12b1d0a44f0c5dda83">More...</a><br /></td></tr>
<tr class="separator:ga305dc261df136d12b1d0a44f0c5dda83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5b9b1d5ce61bdfa2dee6b348fc76e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5b5b9b1d5ce61bdfa2dee6b348fc76e6">_BEEP_CSR_BEEPSEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5b5b9b1d5ce61bdfa2dee6b348fc76e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5b5b9b1d5ce61bdfa2dee6b348fc76e6">More...</a><br /></td></tr>
<tr class="separator:ga5b5b9b1d5ce61bdfa2dee6b348fc76e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0245420a1c9f45affdece8477638d125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0245420a1c9f45affdece8477638d125">_BEEP_CSR_BEEPSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0245420a1c9f45affdece8477638d125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0245420a1c9f45affdece8477638d125">More...</a><br /></td></tr>
<tr class="separator:ga0245420a1c9f45affdece8477638d125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1fc840cac7f4e01758ca93a37f2329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a1fc840cac7f4e01758ca93a37f2329">_BEEP_CSR_BEEPSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6a1fc840cac7f4e01758ca93a37f2329"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a1fc840cac7f4e01758ca93a37f2329">More...</a><br /></td></tr>
<tr class="separator:ga6a1fc840cac7f4e01758ca93a37f2329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e44ba356b97be27806db7f96ff527d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9e44ba356b97be27806db7f96ff527d">_SPI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">_SPI_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa9e44ba356b97be27806db7f96ff527d"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9e44ba356b97be27806db7f96ff527d">More...</a><br /></td></tr>
<tr class="separator:gaa9e44ba356b97be27806db7f96ff527d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d9fcc2e6142abdc27688f2499b9a4e4">_SPI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d9fcc2e6142abdc27688f2499b9a4e4">More...</a><br /></td></tr>
<tr class="separator:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f025b4cd374f51e9374903e35ecd5bc">_SPI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f025b4cd374f51e9374903e35ecd5bc">More...</a><br /></td></tr>
<tr class="separator:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86c616f7196030be4f144e5c85a5102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa86c616f7196030be4f144e5c85a5102">_SPI_ICR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa86c616f7196030be4f144e5c85a5102"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa86c616f7196030be4f144e5c85a5102">More...</a><br /></td></tr>
<tr class="separator:gaa86c616f7196030be4f144e5c85a5102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb3484d96be895cde965beae5cc3268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bb3484d96be895cde965beae5cc3268">_SPI_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7bb3484d96be895cde965beae5cc3268"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bb3484d96be895cde965beae5cc3268">More...</a><br /></td></tr>
<tr class="separator:ga7bb3484d96be895cde965beae5cc3268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46126584466df95dc574255363696bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46126584466df95dc574255363696bf2">_SPI_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga46126584466df95dc574255363696bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga46126584466df95dc574255363696bf2">More...</a><br /></td></tr>
<tr class="separator:ga46126584466df95dc574255363696bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361987313d086b5d37c4ae4ac50464db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga361987313d086b5d37c4ae4ac50464db">_SPI_CRCPR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga361987313d086b5d37c4ae4ac50464db"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CRC polynomial register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga361987313d086b5d37c4ae4ac50464db">More...</a><br /></td></tr>
<tr class="separator:ga361987313d086b5d37c4ae4ac50464db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15432027e0539f737290604326beced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab15432027e0539f737290604326beced">_SPI_RXCRCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gab15432027e0539f737290604326beced"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx CRC register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab15432027e0539f737290604326beced">More...</a><br /></td></tr>
<tr class="separator:gab15432027e0539f737290604326beced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8600887cac39ba16232ab1afadb2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabf8600887cac39ba16232ab1afadb2d4">_SPI_TXCRCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gabf8600887cac39ba16232ab1afadb2d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx CRC register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabf8600887cac39ba16232ab1afadb2d4">More...</a><br /></td></tr>
<tr class="separator:gabf8600887cac39ba16232ab1afadb2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393c498f4f0c95becd749a0aa3b83696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga393c498f4f0c95becd749a0aa3b83696">_SPI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga393c498f4f0c95becd749a0aa3b83696"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga393c498f4f0c95becd749a0aa3b83696">More...</a><br /></td></tr>
<tr class="separator:ga393c498f4f0c95becd749a0aa3b83696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02528613772f477e86b6c3ffb660077a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02528613772f477e86b6c3ffb660077a">_SPI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga02528613772f477e86b6c3ffb660077a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga02528613772f477e86b6c3ffb660077a">More...</a><br /></td></tr>
<tr class="separator:ga02528613772f477e86b6c3ffb660077a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe4d0dd3006f3ce3796cfebb7ece5940">_SPI_ICR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Interrupt Control Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafe4d0dd3006f3ce3796cfebb7ece5940">More...</a><br /></td></tr>
<tr class="separator:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6da01a65f0efbb1f0e085e2f6ea2801c">_SPI_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6da01a65f0efbb1f0e085e2f6ea2801c">More...</a><br /></td></tr>
<tr class="separator:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f53557c4a46029ab6fe567505971566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f53557c4a46029ab6fe567505971566">_SPI_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0f53557c4a46029ab6fe567505971566"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f53557c4a46029ab6fe567505971566">More...</a><br /></td></tr>
<tr class="separator:ga0f53557c4a46029ab6fe567505971566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c57c23141e6b757002123237353ebe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c57c23141e6b757002123237353ebe9">_SPI_CRCPR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x07)</td></tr>
<tr class="memdesc:ga1c57c23141e6b757002123237353ebe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Polynomial Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c57c23141e6b757002123237353ebe9">More...</a><br /></td></tr>
<tr class="separator:ga1c57c23141e6b757002123237353ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6019cd060316840e1ae2b10d742606ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6019cd060316840e1ae2b10d742606ad">_SPI_RXCRCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6019cd060316840e1ae2b10d742606ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI RX CRC Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6019cd060316840e1ae2b10d742606ad">More...</a><br /></td></tr>
<tr class="separator:ga6019cd060316840e1ae2b10d742606ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d17fbed8ead7c2355ad75b8fb403056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d17fbed8ead7c2355ad75b8fb403056">_SPI_TXCRCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7d17fbed8ead7c2355ad75b8fb403056"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI TX CRC Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d17fbed8ead7c2355ad75b8fb403056">More...</a><br /></td></tr>
<tr class="separator:ga7d17fbed8ead7c2355ad75b8fb403056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef9aad7cb7e94d8a2d98de927dd46ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ef9aad7cb7e94d8a2d98de927dd46ad">_SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7ef9aad7cb7e94d8a2d98de927dd46ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock phase [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ef9aad7cb7e94d8a2d98de927dd46ad">More...</a><br /></td></tr>
<tr class="separator:ga7ef9aad7cb7e94d8a2d98de927dd46ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588fe61442f36d0f3c8ea64bfa585095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga588fe61442f36d0f3c8ea64bfa585095">_SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga588fe61442f36d0f3c8ea64bfa585095"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga588fe61442f36d0f3c8ea64bfa585095">More...</a><br /></td></tr>
<tr class="separator:ga588fe61442f36d0f3c8ea64bfa585095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34da153795a9f8647ae7ca236d13b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae34da153795a9f8647ae7ca236d13b20">_SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae34da153795a9f8647ae7ca236d13b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master/slave selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae34da153795a9f8647ae7ca236d13b20">More...</a><br /></td></tr>
<tr class="separator:gae34da153795a9f8647ae7ca236d13b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc180124171f24eb1045d351f9f41da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaadc180124171f24eb1045d351f9f41da">_SPI_CR1_BR</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaadc180124171f24eb1045d351f9f41da"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaadc180124171f24eb1045d351f9f41da">More...</a><br /></td></tr>
<tr class="separator:gaadc180124171f24eb1045d351f9f41da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad2e94bf86f2d55f47344157cc6f4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ad2e94bf86f2d55f47344157cc6f4ca">_SPI_CR1_BR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9ad2e94bf86f2d55f47344157cc6f4ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ad2e94bf86f2d55f47344157cc6f4ca">More...</a><br /></td></tr>
<tr class="separator:ga9ad2e94bf86f2d55f47344157cc6f4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a1e42da70789b7012fdb7c5c958439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9a1e42da70789b7012fdb7c5c958439">_SPI_CR1_BR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa9a1e42da70789b7012fdb7c5c958439"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9a1e42da70789b7012fdb7c5c958439">More...</a><br /></td></tr>
<tr class="separator:gaa9a1e42da70789b7012fdb7c5c958439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eafa5a049e972b468233f91cb0bcc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga40eafa5a049e972b468233f91cb0bcc8">_SPI_CR1_BR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga40eafa5a049e972b468233f91cb0bcc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga40eafa5a049e972b468233f91cb0bcc8">More...</a><br /></td></tr>
<tr class="separator:ga40eafa5a049e972b468233f91cb0bcc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2aebe2c60c5721d262a2a992c2caea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d2aebe2c60c5721d262a2a992c2caea">_SPI_CR1_SPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4d2aebe2c60c5721d262a2a992c2caea"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d2aebe2c60c5721d262a2a992c2caea">More...</a><br /></td></tr>
<tr class="separator:ga4d2aebe2c60c5721d262a2a992c2caea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3cb30b5826ea1f46500014e99566fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc3cb30b5826ea1f46500014e99566fc">_SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabc3cb30b5826ea1f46500014e99566fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Frame format [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabc3cb30b5826ea1f46500014e99566fc">More...</a><br /></td></tr>
<tr class="separator:gabc3cb30b5826ea1f46500014e99566fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e34b787bc40f7f21200388f5e40386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga78e34b787bc40f7f21200388f5e40386">_SPI_CR2_SSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga78e34b787bc40f7f21200388f5e40386"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Internal slave select [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga78e34b787bc40f7f21200388f5e40386">More...</a><br /></td></tr>
<tr class="separator:ga78e34b787bc40f7f21200388f5e40386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56da2d7306e8cc8360e5b839795076f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56da2d7306e8cc8360e5b839795076f3">_SPI_CR2_SSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga56da2d7306e8cc8360e5b839795076f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Software slave management [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga56da2d7306e8cc8360e5b839795076f3">More...</a><br /></td></tr>
<tr class="separator:ga56da2d7306e8cc8360e5b839795076f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7903fa54bc4354adec4f3353e9f7227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7903fa54bc4354adec4f3353e9f7227">_SPI_CR2_RXONLY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf7903fa54bc4354adec4f3353e9f7227"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive only [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7903fa54bc4354adec4f3353e9f7227">More...</a><br /></td></tr>
<tr class="separator:gaf7903fa54bc4354adec4f3353e9f7227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea25a55988d90a9ecebdd9e24c526e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bea25a55988d90a9ecebdd9e24c526e">_SPI_CR2_CRCNEXT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6bea25a55988d90a9ecebdd9e24c526e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Transmit CRC next [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bea25a55988d90a9ecebdd9e24c526e">More...</a><br /></td></tr>
<tr class="separator:ga6bea25a55988d90a9ecebdd9e24c526e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef6707e2426f89f0dd6df2c24fe99d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadef6707e2426f89f0dd6df2c24fe99d1">_SPI_CR2_CRCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gadef6707e2426f89f0dd6df2c24fe99d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Hardware CRC calculation enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadef6707e2426f89f0dd6df2c24fe99d1">More...</a><br /></td></tr>
<tr class="separator:gadef6707e2426f89f0dd6df2c24fe99d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de8ed2cf15b8c1e1272e89cc1a135b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2de8ed2cf15b8c1e1272e89cc1a135b3">_SPI_CR2_BDOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2de8ed2cf15b8c1e1272e89cc1a135b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Input/Output enable in bidirectional mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2de8ed2cf15b8c1e1272e89cc1a135b3">More...</a><br /></td></tr>
<tr class="separator:ga2de8ed2cf15b8c1e1272e89cc1a135b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7d70e78c35779166254d225ce7192e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba7d70e78c35779166254d225ce7192e">_SPI_CR2_BDM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaba7d70e78c35779166254d225ce7192e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bidirectional data mode enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaba7d70e78c35779166254d225ce7192e">More...</a><br /></td></tr>
<tr class="separator:gaba7d70e78c35779166254d225ce7192e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011f03816944bfc8f06ea9c2eb5f2b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga011f03816944bfc8f06ea9c2eb5f2b16">_SPI_ICR_WKIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga011f03816944bfc8f06ea9c2eb5f2b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga011f03816944bfc8f06ea9c2eb5f2b16">More...</a><br /></td></tr>
<tr class="separator:ga011f03816944bfc8f06ea9c2eb5f2b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b780a05eaca1f4235457ad7df4449c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b780a05eaca1f4235457ad7df4449c8">_SPI_ICR_ERRIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9b780a05eaca1f4235457ad7df4449c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Error interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b780a05eaca1f4235457ad7df4449c8">More...</a><br /></td></tr>
<tr class="separator:ga9b780a05eaca1f4235457ad7df4449c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668c53b67ae78282331adae0d7819c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga668c53b67ae78282331adae0d7819c4c">_SPI_ICR_RXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga668c53b67ae78282331adae0d7819c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx buffer not empty interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga668c53b67ae78282331adae0d7819c4c">More...</a><br /></td></tr>
<tr class="separator:ga668c53b67ae78282331adae0d7819c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308a3dddaf384bf9c154737a504a25c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga308a3dddaf384bf9c154737a504a25c1">_SPI_ICR_TXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga308a3dddaf384bf9c154737a504a25c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx buffer empty interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga308a3dddaf384bf9c154737a504a25c1">More...</a><br /></td></tr>
<tr class="separator:ga308a3dddaf384bf9c154737a504a25c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0134daac285f3c3da958cd32c7ad9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e0134daac285f3c3da958cd32c7ad9a">_SPI_SR_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7e0134daac285f3c3da958cd32c7ad9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive buffer not empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e0134daac285f3c3da958cd32c7ad9a">More...</a><br /></td></tr>
<tr class="separator:ga7e0134daac285f3c3da958cd32c7ad9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094f171c674370855aa2348ce0c51591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga094f171c674370855aa2348ce0c51591">_SPI_SR_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga094f171c674370855aa2348ce0c51591"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Transmit buffer empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga094f171c674370855aa2348ce0c51591">More...</a><br /></td></tr>
<tr class="separator:ga094f171c674370855aa2348ce0c51591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdd1382d15b51656e12dffc514af3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bdd1382d15b51656e12dffc514af3df">_SPI_SR_WKUP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5bdd1382d15b51656e12dffc514af3df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bdd1382d15b51656e12dffc514af3df">More...</a><br /></td></tr>
<tr class="separator:ga5bdd1382d15b51656e12dffc514af3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dadbfa2f918b70076e8f55db5aa01f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dadbfa2f918b70076e8f55db5aa01f8">_SPI_SR_CRCERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9dadbfa2f918b70076e8f55db5aa01f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CRC error flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dadbfa2f918b70076e8f55db5aa01f8">More...</a><br /></td></tr>
<tr class="separator:ga9dadbfa2f918b70076e8f55db5aa01f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed3acd83dab34fba14777e96be22e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafed3acd83dab34fba14777e96be22e3a">_SPI_SR_MODF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafed3acd83dab34fba14777e96be22e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Mode fault [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafed3acd83dab34fba14777e96be22e3a">More...</a><br /></td></tr>
<tr class="separator:gafed3acd83dab34fba14777e96be22e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dcd0a1f8b3b3d3031ccc0b61d078df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34dcd0a1f8b3b3d3031ccc0b61d078df">_SPI_SR_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga34dcd0a1f8b3b3d3031ccc0b61d078df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Overrun flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga34dcd0a1f8b3b3d3031ccc0b61d078df">More...</a><br /></td></tr>
<tr class="separator:ga34dcd0a1f8b3b3d3031ccc0b61d078df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac522ac74babd33253b4de7f73e39749e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac522ac74babd33253b4de7f73e39749e">_SPI_SR_BSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac522ac74babd33253b4de7f73e39749e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Busy flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac522ac74babd33253b4de7f73e39749e">More...</a><br /></td></tr>
<tr class="separator:gac522ac74babd33253b4de7f73e39749e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652434952edf35361b67df1e7c003cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga652434952edf35361b67df1e7c003cf1">_I2C</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>)</td></tr>
<tr class="memdesc:ga652434952edf35361b67df1e7c003cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga652434952edf35361b67df1e7c003cf1">More...</a><br /></td></tr>
<tr class="separator:ga652434952edf35361b67df1e7c003cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f2931a5b93d432193b1c694ff8a30b9">_I2C_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f2931a5b93d432193b1c694ff8a30b9">More...</a><br /></td></tr>
<tr class="separator:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">_I2C_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">More...</a><br /></td></tr>
<tr class="separator:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8d48c46a717b1cee08069dbc9903ad6">_I2C_FREQR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8d48c46a717b1cee08069dbc9903ad6">More...</a><br /></td></tr>
<tr class="separator:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaafaef0e49b3623907ba52fd9d8fb390">_I2C_OARL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaafaef0e49b3623907ba52fd9d8fb390">More...</a><br /></td></tr>
<tr class="separator:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baff2a0ac44ba2cdeb0628661641475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8baff2a0ac44ba2cdeb0628661641475">_I2C_OARH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga8baff2a0ac44ba2cdeb0628661641475"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8baff2a0ac44ba2cdeb0628661641475">More...</a><br /></td></tr>
<tr class="separator:ga8baff2a0ac44ba2cdeb0628661641475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8918e9208528a94e457c29fcb46db4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8918e9208528a94e457c29fcb46db4f">_I2C_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gae8918e9208528a94e457c29fcb46db4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae8918e9208528a94e457c29fcb46db4f">More...</a><br /></td></tr>
<tr class="separator:gae8918e9208528a94e457c29fcb46db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a2eb9d4c886151585978f66fd80f4d2">_I2C_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a2eb9d4c886151585978f66fd80f4d2">More...</a><br /></td></tr>
<tr class="separator:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c89059c4294e39a47011444ae4a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe3c89059c4294e39a47011444ae4a29">_I2C_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gafe3c89059c4294e39a47011444ae4a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafe3c89059c4294e39a47011444ae4a29">More...</a><br /></td></tr>
<tr class="separator:gafe3c89059c4294e39a47011444ae4a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab223d9454cd6f0158a216a4b9bbb9027">_I2C_SR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gab223d9454cd6f0158a216a4b9bbb9027"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab223d9454cd6f0158a216a4b9bbb9027">More...</a><br /></td></tr>
<tr class="separator:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3136622895b986271aba1e3a4d4c0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3136622895b986271aba1e3a4d4c0f0">_I2C_ITR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gad3136622895b986271aba1e3a4d4c0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad3136622895b986271aba1e3a4d4c0f0">More...</a><br /></td></tr>
<tr class="separator:gad3136622895b986271aba1e3a4d4c0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff34045e4691af531348744328f8f19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff34045e4691af531348744328f8f19a">_I2C_CCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaff34045e4691af531348744328f8f19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaff34045e4691af531348744328f8f19a">More...</a><br /></td></tr>
<tr class="separator:gaff34045e4691af531348744328f8f19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad1a166db6841a2da3b5326a1c85d2dae">_I2C_CCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gad1a166db6841a2da3b5326a1c85d2dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad1a166db6841a2da3b5326a1c85d2dae">More...</a><br /></td></tr>
<tr class="separator:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618f31047ebb9762715495558836fc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga618f31047ebb9762715495558836fc5f">_I2C_TRISER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga618f31047ebb9762715495558836fc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga618f31047ebb9762715495558836fc5f">More...</a><br /></td></tr>
<tr class="separator:ga618f31047ebb9762715495558836fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717418aca058678340babf80920fcd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga717418aca058678340babf80920fcd48">_I2C_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga717418aca058678340babf80920fcd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga717418aca058678340babf80920fcd48">More...</a><br /></td></tr>
<tr class="separator:ga717418aca058678340babf80920fcd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">_I2C_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">More...</a><br /></td></tr>
<tr class="separator:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e29ba197771d0483a654ffd555d6ef7">_I2C_FREQR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4e29ba197771d0483a654ffd555d6ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e29ba197771d0483a654ffd555d6ef7">More...</a><br /></td></tr>
<tr class="separator:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac1d038a1bb7e5374b7ab79ac5e147ae1">_I2C_OARL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac1d038a1bb7e5374b7ab79ac5e147ae1">More...</a><br /></td></tr>
<tr class="separator:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga715ee8ccd875990155c0cb1cfcfb54ca">_I2C_OARH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga715ee8ccd875990155c0cb1cfcfb54ca">More...</a><br /></td></tr>
<tr class="separator:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">_I2C_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">More...</a><br /></td></tr>
<tr class="separator:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2867dfbe04d633919aa334bc17315b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab2867dfbe04d633919aa334bc17315b6">_I2C_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab2867dfbe04d633919aa334bc17315b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab2867dfbe04d633919aa334bc17315b6">More...</a><br /></td></tr>
<tr class="separator:gab2867dfbe04d633919aa334bc17315b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed40504a91b659f709803ec2c644c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed40504a91b659f709803ec2c644c9ed">_I2C_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaed40504a91b659f709803ec2c644c9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed40504a91b659f709803ec2c644c9ed">More...</a><br /></td></tr>
<tr class="separator:gaed40504a91b659f709803ec2c644c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1104c7b3464a5cc2e608fc1efe01f977">_I2C_SR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1104c7b3464a5cc2e608fc1efe01f977">More...</a><br /></td></tr>
<tr class="separator:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga145eedd92c93ccc2bdaba27220e447c3">_I2C_ITR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga145eedd92c93ccc2bdaba27220e447c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga145eedd92c93ccc2bdaba27220e447c3">More...</a><br /></td></tr>
<tr class="separator:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d600a878a58f3ce77af6502787d9db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d600a878a58f3ce77af6502787d9db5">_I2C_CCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d600a878a58f3ce77af6502787d9db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d600a878a58f3ce77af6502787d9db5">More...</a><br /></td></tr>
<tr class="separator:ga0d600a878a58f3ce77af6502787d9db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3195eafb353b4fa0fb318321b94074cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3195eafb353b4fa0fb318321b94074cb">_I2C_CCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3195eafb353b4fa0fb318321b94074cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3195eafb353b4fa0fb318321b94074cb">More...</a><br /></td></tr>
<tr class="separator:ga3195eafb353b4fa0fb318321b94074cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bc8f4690acc04eb606cad04b7915fa5">_I2C_TRISER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bc8f4690acc04eb606cad04b7915fa5">More...</a><br /></td></tr>
<tr class="separator:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fc2e5ea5c5692229ced4a19949d963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57fc2e5ea5c5692229ced4a19949d963">_I2C_CR1_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="separator:ga57fc2e5ea5c5692229ced4a19949d963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05da5ea41075c0658b5f7260bee2f8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05da5ea41075c0658b5f7260bee2f8df">_I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="separator:ga05da5ea41075c0658b5f7260bee2f8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a4b817794bd6659af808acb3d029a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga53a4b817794bd6659af808acb3d029a7">_I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="separator:ga53a4b817794bd6659af808acb3d029a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c58c6c090c567a316aa95d2013a7fb6">_I2C_CR2_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="separator:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f7ef1e831e69d4e2dabc7ec22d01dc7">_I2C_CR2_STOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="separator:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6465d48fb5d146b171f8d75182c4199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab6465d48fb5d146b171f8d75182c4199">_I2C_CR2_ACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="separator:gab6465d48fb5d146b171f8d75182c4199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20d38185ad6d8d9985d6e68c0c1b9dba">_I2C_CR2_POS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="separator:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd73cb458867d9c5a388ea1787d0743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bd73cb458867d9c5a388ea1787d0743">_I2C_CR2_SWRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="separator:ga9bd73cb458867d9c5a388ea1787d0743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0309b921d45e1e64edb125bdc9c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga55e0309b921d45e1e64edb125bdc9c16">_I2C_FREQR_FREQ</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="separator:ga55e0309b921d45e1e64edb125bdc9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6715171647d87e10b58085e765c7ab39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6715171647d87e10b58085e765c7ab39">_I2C_FREQR_FREQ0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="separator:ga6715171647d87e10b58085e765c7ab39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c148caf699520646d8e266adb31777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4c148caf699520646d8e266adb31777">_I2C_FREQR_FREQ1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="separator:gae4c148caf699520646d8e266adb31777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1854ac07ddb027af4932fb91794e6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac1854ac07ddb027af4932fb91794e6a9">_I2C_FREQR_FREQ2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="separator:gac1854ac07ddb027af4932fb91794e6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff75f68d3481a4bb8b951ac13716f9ba">_I2C_FREQR_FREQ3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="separator:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96299b1afc8d432666ed4f8689efd5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96299b1afc8d432666ed4f8689efd5c8">_I2C_FREQR_FREQ4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="separator:ga96299b1afc8d432666ed4f8689efd5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabf5a10c7c14ba26471d421bc2b7fd268">_I2C_FREQR_FREQ5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="separator:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093d09b93a6fb93ac724e55a202c9af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga093d09b93a6fb93ac724e55a202c9af2">_I2C_OARL_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga093d09b93a6fb93ac724e55a202c9af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [0] (in 10-bit address mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga093d09b93a6fb93ac724e55a202c9af2">More...</a><br /></td></tr>
<tr class="separator:ga093d09b93a6fb93ac724e55a202c9af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f8ce6ea382736ce72bd67779ce232e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga31f8ce6ea382736ce72bd67779ce232e">_I2C_OARL_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga31f8ce6ea382736ce72bd67779ce232e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga31f8ce6ea382736ce72bd67779ce232e">More...</a><br /></td></tr>
<tr class="separator:ga31f8ce6ea382736ce72bd67779ce232e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc091714f28a483b2820cc92cc8ae37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc091714f28a483b2820cc92cc8ae37a">_I2C_OARL_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabc091714f28a483b2820cc92cc8ae37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabc091714f28a483b2820cc92cc8ae37a">More...</a><br /></td></tr>
<tr class="separator:gabc091714f28a483b2820cc92cc8ae37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af815aef5e6af7f7f981156b223999d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4af815aef5e6af7f7f981156b223999d">_I2C_OARL_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4af815aef5e6af7f7f981156b223999d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4af815aef5e6af7f7f981156b223999d">More...</a><br /></td></tr>
<tr class="separator:ga4af815aef5e6af7f7f981156b223999d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81d2a31bf91f5acd032a31f75b52fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab81d2a31bf91f5acd032a31f75b52fdd">_I2C_OARL_ADD4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab81d2a31bf91f5acd032a31f75b52fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [4].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab81d2a31bf91f5acd032a31f75b52fdd">More...</a><br /></td></tr>
<tr class="separator:gab81d2a31bf91f5acd032a31f75b52fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec1b1a3f38319586876e5508b337d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafec1b1a3f38319586876e5508b337d86">_I2C_OARL_ADD5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafec1b1a3f38319586876e5508b337d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [5].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafec1b1a3f38319586876e5508b337d86">More...</a><br /></td></tr>
<tr class="separator:gafec1b1a3f38319586876e5508b337d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27164bfa015574091b7ecc07536f7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae27164bfa015574091b7ecc07536f7c5">_I2C_OARL_ADD6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae27164bfa015574091b7ecc07536f7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [6].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae27164bfa015574091b7ecc07536f7c5">More...</a><br /></td></tr>
<tr class="separator:gae27164bfa015574091b7ecc07536f7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab2b1a36278272f9b701753fc080f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabab2b1a36278272f9b701753fc080f76">_I2C_OARL_ADD7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabab2b1a36278272f9b701753fc080f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [7].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabab2b1a36278272f9b701753fc080f76">More...</a><br /></td></tr>
<tr class="separator:gabab2b1a36278272f9b701753fc080f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e421ab706c5280408aff1d1cf9dcaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e421ab706c5280408aff1d1cf9dcaec">_I2C_OARH_ADD_8_9</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5e421ab706c5280408aff1d1cf9dcaec"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [9:8] (in 10-bit address mode)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e421ab706c5280408aff1d1cf9dcaec">More...</a><br /></td></tr>
<tr class="separator:ga5e421ab706c5280408aff1d1cf9dcaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bc1f22a389c9b90c62b58af23cbe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3bc1f22a389c9b90c62b58af23cbe94">_I2C_OARH_ADD8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad3bc1f22a389c9b90c62b58af23cbe94"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [8].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad3bc1f22a389c9b90c62b58af23cbe94">More...</a><br /></td></tr>
<tr class="separator:gad3bc1f22a389c9b90c62b58af23cbe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc73f16d6256050284e534fe424a48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacbc73f16d6256050284e534fe424a48c">_I2C_OARH_ADD9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gacbc73f16d6256050284e534fe424a48c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [9].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacbc73f16d6256050284e534fe424a48c">More...</a><br /></td></tr>
<tr class="separator:gacbc73f16d6256050284e534fe424a48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74699b5bb4a134433f801c3932b6429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf74699b5bb4a134433f801c3932b6429">_I2C_OARH_ADDCONF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf74699b5bb4a134433f801c3932b6429"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address mode configuration [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf74699b5bb4a134433f801c3932b6429">More...</a><br /></td></tr>
<tr class="separator:gaf74699b5bb4a134433f801c3932b6429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c60fb3ed0b340354f7273f0d84cc37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07c60fb3ed0b340354f7273f0d84cc37">_I2C_OARH_ADDMODE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga07c60fb3ed0b340354f7273f0d84cc37"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 7-/10-bit addressing mode (Slave mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07c60fb3ed0b340354f7273f0d84cc37">More...</a><br /></td></tr>
<tr class="separator:ga07c60fb3ed0b340354f7273f0d84cc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8dfd8349f9803d6b9cd5dfa19cda9f31">_I2C_SR1_SB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start bit (Master mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8dfd8349f9803d6b9cd5dfa19cda9f31">More...</a><br /></td></tr>
<tr class="separator:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151f4fcca0d3569670102866047b93ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga151f4fcca0d3569670102866047b93ca">_I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga151f4fcca0d3569670102866047b93ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address sent (Master mode) / matched (Slave mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga151f4fcca0d3569670102866047b93ca">More...</a><br /></td></tr>
<tr class="separator:ga151f4fcca0d3569670102866047b93ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga153b9f25f8cc0e90fea7dced9ba3fd47">_I2C_SR1_BTF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Byte transfer finished [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga153b9f25f8cc0e90fea7dced9ba3fd47">More...</a><br /></td></tr>
<tr class="separator:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bea03d1541e84f0972d634857f78599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bea03d1541e84f0972d634857f78599">_I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2bea03d1541e84f0972d634857f78599"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 10-bit header sent (Master mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bea03d1541e84f0972d634857f78599">More...</a><br /></td></tr>
<tr class="separator:ga2bea03d1541e84f0972d634857f78599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119c77e9be83e7587aad4c61e055672d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga119c77e9be83e7587aad4c61e055672d">_I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga119c77e9be83e7587aad4c61e055672d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop detection (Slave mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga119c77e9be83e7587aad4c61e055672d">More...</a><br /></td></tr>
<tr class="separator:ga119c77e9be83e7587aad4c61e055672d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f7e95ef4e19a51972ea94537a46293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad1f7e95ef4e19a51972ea94537a46293">_I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad1f7e95ef4e19a51972ea94537a46293"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register not empty (receivers) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad1f7e95ef4e19a51972ea94537a46293">More...</a><br /></td></tr>
<tr class="separator:gad1f7e95ef4e19a51972ea94537a46293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">_I2C_SR1_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register empty (transmitters) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">More...</a><br /></td></tr>
<tr class="separator:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3981da9c4f9f92781f9cbf04b946a97b">_I2C_SR2_BERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3981da9c4f9f92781f9cbf04b946a97b">More...</a><br /></td></tr>
<tr class="separator:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879d56385a8363fbddd16affd82129ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga879d56385a8363fbddd16affd82129ca">_I2C_SR2_ARLO</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga879d56385a8363fbddd16affd82129ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Arbitration lost (Master mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga879d56385a8363fbddd16affd82129ca">More...</a><br /></td></tr>
<tr class="separator:ga879d56385a8363fbddd16affd82129ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdbf23fc678f8647e52915c75efa69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8fdbf23fc678f8647e52915c75efa69d">_I2C_SR2_AF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8fdbf23fc678f8647e52915c75efa69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge failure [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8fdbf23fc678f8647e52915c75efa69d">More...</a><br /></td></tr>
<tr class="separator:ga8fdbf23fc678f8647e52915c75efa69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121aba1dba1dfd0f13d8d26512c60266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga121aba1dba1dfd0f13d8d26512c60266">_I2C_SR2_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga121aba1dba1dfd0f13d8d26512c60266"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Overrun/underrun [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga121aba1dba1dfd0f13d8d26512c60266">More...</a><br /></td></tr>
<tr class="separator:ga121aba1dba1dfd0f13d8d26512c60266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb32aaa99872c646020f778ec5f3face"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafb32aaa99872c646020f778ec5f3face">_I2C_SR2_WUFH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafb32aaa99872c646020f778ec5f3face"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Wakeup from Halt [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafb32aaa99872c646020f778ec5f3face">More...</a><br /></td></tr>
<tr class="separator:gafb32aaa99872c646020f778ec5f3face"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e71c9c886881a13c39224836392bbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e71c9c886881a13c39224836392bbc0">_I2C_SR3_MSL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5e71c9c886881a13c39224836392bbc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master/Slave [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e71c9c886881a13c39224836392bbc0">More...</a><br /></td></tr>
<tr class="separator:ga5e71c9c886881a13c39224836392bbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ec0da1f47bea2dca015372635a9699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02ec0da1f47bea2dca015372635a9699">_I2C_SR3_BUSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga02ec0da1f47bea2dca015372635a9699"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus busy [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga02ec0da1f47bea2dca015372635a9699">More...</a><br /></td></tr>
<tr class="separator:ga02ec0da1f47bea2dca015372635a9699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2815e70b85db023afd663e0b000f19c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2815e70b85db023afd663e0b000f19c8">_I2C_SR3_TRA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2815e70b85db023afd663e0b000f19c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Transmitter/Receiver [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2815e70b85db023afd663e0b000f19c8">More...</a><br /></td></tr>
<tr class="separator:ga2815e70b85db023afd663e0b000f19c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaafbf7fd5045de678e44dd37cbebfc9a4">_I2C_SR3_GENCALL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call header (Slavemode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaafbf7fd5045de678e44dd37cbebfc9a4">More...</a><br /></td></tr>
<tr class="separator:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960d89d9b78c102d7a64bddc67c68dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga960d89d9b78c102d7a64bddc67c68dff">_I2C_ITR_ITERREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga960d89d9b78c102d7a64bddc67c68dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Error interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga960d89d9b78c102d7a64bddc67c68dff">More...</a><br /></td></tr>
<tr class="separator:ga960d89d9b78c102d7a64bddc67c68dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga787cd254e3eec54ae18dabb3cd3cd225">_I2C_ITR_ITEVTEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Event interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga787cd254e3eec54ae18dabb3cd3cd225">More...</a><br /></td></tr>
<tr class="separator:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefcbdf00caf2a1c2197bb051737ac787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaefcbdf00caf2a1c2197bb051737ac787">_I2C_ITR_ITBUFEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaefcbdf00caf2a1c2197bb051737ac787"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Buffer interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaefcbdf00caf2a1c2197bb051737ac787">More...</a><br /></td></tr>
<tr class="separator:gaefcbdf00caf2a1c2197bb051737ac787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa222c8fa7baaccab63e53d8923de1962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa222c8fa7baaccab63e53d8923de1962">_I2C_CCRH_CCR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa222c8fa7baaccab63e53d8923de1962"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa222c8fa7baaccab63e53d8923de1962">More...</a><br /></td></tr>
<tr class="separator:gaa222c8fa7baaccab63e53d8923de1962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd90bf57d31e7a0fc8253c12a86f8ee7">_I2C_CCRH_CCR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabd90bf57d31e7a0fc8253c12a86f8ee7">More...</a><br /></td></tr>
<tr class="separator:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f55b305c4da1f1514840a2b33a21fa1">_I2C_CCRH_CCR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f55b305c4da1f1514840a2b33a21fa1">More...</a><br /></td></tr>
<tr class="separator:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa1043a16eb2d56e74495ce7f524c28a5">_I2C_CCRH_CCR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa1043a16eb2d56e74495ce7f524c28a5">More...</a><br /></td></tr>
<tr class="separator:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840dba751431a29cd4c45ac61a138a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga840dba751431a29cd4c45ac61a138a22">_I2C_CCRH_CCR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga840dba751431a29cd4c45ac61a138a22"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga840dba751431a29cd4c45ac61a138a22">More...</a><br /></td></tr>
<tr class="separator:ga840dba751431a29cd4c45ac61a138a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fd6de89963a3814050fd69b19fe64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07fd6de89963a3814050fd69b19fe64b">_I2C_CCRH_DUTY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga07fd6de89963a3814050fd69b19fe64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Fast mode duty cycle [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07fd6de89963a3814050fd69b19fe64b">More...</a><br /></td></tr>
<tr class="separator:ga07fd6de89963a3814050fd69b19fe64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e58fa58597e36f566cde770a4ce70df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e58fa58597e36f566cde770a4ce70df">_I2C_CCRH_FS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0e58fa58597e36f566cde770a4ce70df"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master mode selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e58fa58597e36f566cde770a4ce70df">More...</a><br /></td></tr>
<tr class="separator:ga0e58fa58597e36f566cde770a4ce70df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2c03c6a8d86c08878bd9139e83e87ae">_I2C_TRISER_TRISE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2c03c6a8d86c08878bd9139e83e87ae">More...</a><br /></td></tr>
<tr class="separator:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0add208d1d531725fd7d5e6e76121c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0add208d1d531725fd7d5e6e76121c6">_I2C_TRISER_TRISE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae0add208d1d531725fd7d5e6e76121c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae0add208d1d531725fd7d5e6e76121c6">More...</a><br /></td></tr>
<tr class="separator:gae0add208d1d531725fd7d5e6e76121c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a7abd21e01e15964504fc86fa235bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae3a7abd21e01e15964504fc86fa235bb">_I2C_TRISER_TRISE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae3a7abd21e01e15964504fc86fa235bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae3a7abd21e01e15964504fc86fa235bb">More...</a><br /></td></tr>
<tr class="separator:gae3a7abd21e01e15964504fc86fa235bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c1ed96705f9efe1355f0355d454fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga51c1ed96705f9efe1355f0355d454fed">_I2C_TRISER_TRISE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga51c1ed96705f9efe1355f0355d454fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga51c1ed96705f9efe1355f0355d454fed">More...</a><br /></td></tr>
<tr class="separator:ga51c1ed96705f9efe1355f0355d454fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1e90e7b9426527ff254f6a8be3be1a89">_I2C_TRISER_TRISE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1e90e7b9426527ff254f6a8be3be1a89">More...</a><br /></td></tr>
<tr class="separator:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20711891c3aa173021391eaca6e78c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa20711891c3aa173021391eaca6e78c2">_I2C_TRISER_TRISE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa20711891c3aa173021391eaca6e78c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [4].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa20711891c3aa173021391eaca6e78c2">More...</a><br /></td></tr>
<tr class="separator:gaa20711891c3aa173021391eaca6e78c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac07bc8c9fe49f1fa6d7c012cdee94163">_I2C_TRISER_TRISE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac07bc8c9fe49f1fa6d7c012cdee94163">More...</a><br /></td></tr>
<tr class="separator:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2bb41ddf828af1b23e5e5c9a90fa604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2bb41ddf828af1b23e5e5c9a90fa604">_UART1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t1__t">_UART1_t</a>,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>)</td></tr>
<tr class="memdesc:gae2bb41ddf828af1b23e5e5c9a90fa604"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae2bb41ddf828af1b23e5e5c9a90fa604">More...</a><br /></td></tr>
<tr class="separator:gae2bb41ddf828af1b23e5e5c9a90fa604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de68ca05aa3a69af348a58a27f20e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3de68ca05aa3a69af348a58a27f20e8a">_UART1_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3de68ca05aa3a69af348a58a27f20e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3de68ca05aa3a69af348a58a27f20e8a">More...</a><br /></td></tr>
<tr class="separator:ga3de68ca05aa3a69af348a58a27f20e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf003b9b225198521d2ae7be569e7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bf003b9b225198521d2ae7be569e7e6">_UART1_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga6bf003b9b225198521d2ae7be569e7e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bf003b9b225198521d2ae7be569e7e6">More...</a><br /></td></tr>
<tr class="separator:ga6bf003b9b225198521d2ae7be569e7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97de6ee94c45f2540f857222f9e47286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97de6ee94c45f2540f857222f9e47286">_UART1_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga97de6ee94c45f2540f857222f9e47286"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Baud rate register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97de6ee94c45f2540f857222f9e47286">More...</a><br /></td></tr>
<tr class="separator:ga97de6ee94c45f2540f857222f9e47286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8250919f27cebf364435f214c87ef396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8250919f27cebf364435f214c87ef396">_UART1_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8250919f27cebf364435f214c87ef396"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Baud rate register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8250919f27cebf364435f214c87ef396">More...</a><br /></td></tr>
<tr class="separator:ga8250919f27cebf364435f214c87ef396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58b9300a868706a67d354b0e228e3a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf58b9300a868706a67d354b0e228e3a4">_UART1_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaf58b9300a868706a67d354b0e228e3a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf58b9300a868706a67d354b0e228e3a4">More...</a><br /></td></tr>
<tr class="separator:gaf58b9300a868706a67d354b0e228e3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc119581b726a3b6401b3712f5b9bc77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacc119581b726a3b6401b3712f5b9bc77">_UART1_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gacc119581b726a3b6401b3712f5b9bc77"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacc119581b726a3b6401b3712f5b9bc77">More...</a><br /></td></tr>
<tr class="separator:gacc119581b726a3b6401b3712f5b9bc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb15aa692a0b351f9d7de84c2194f24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacb15aa692a0b351f9d7de84c2194f24b">_UART1_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gacb15aa692a0b351f9d7de84c2194f24b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacb15aa692a0b351f9d7de84c2194f24b">More...</a><br /></td></tr>
<tr class="separator:gacb15aa692a0b351f9d7de84c2194f24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf062c14423b5b0dcee05abac9ee8901b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf062c14423b5b0dcee05abac9ee8901b">_UART1_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gaf062c14423b5b0dcee05abac9ee8901b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf062c14423b5b0dcee05abac9ee8901b">More...</a><br /></td></tr>
<tr class="separator:gaf062c14423b5b0dcee05abac9ee8901b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b892e69fd3947b8437193fd4251b541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b892e69fd3947b8437193fd4251b541">_UART1_CR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga0b892e69fd3947b8437193fd4251b541"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 5.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b892e69fd3947b8437193fd4251b541">More...</a><br /></td></tr>
<tr class="separator:ga0b892e69fd3947b8437193fd4251b541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634d9424bf9e47b4cb5970816b5e6564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga634d9424bf9e47b4cb5970816b5e6564">_UART1_GTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga634d9424bf9e47b4cb5970816b5e6564"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 guard time register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga634d9424bf9e47b4cb5970816b5e6564">More...</a><br /></td></tr>
<tr class="separator:ga634d9424bf9e47b4cb5970816b5e6564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd05f01518585c9190f9f2640b79b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dd05f01518585c9190f9f2640b79b14">_UART1_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga4dd05f01518585c9190f9f2640b79b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dd05f01518585c9190f9f2640b79b14">More...</a><br /></td></tr>
<tr class="separator:ga4dd05f01518585c9190f9f2640b79b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b40f608c28b15e1814249f66a79ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57b40f608c28b15e1814249f66a79ead">_UART1_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:ga57b40f608c28b15e1814249f66a79ead"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57b40f608c28b15e1814249f66a79ead">More...</a><br /></td></tr>
<tr class="separator:ga57b40f608c28b15e1814249f66a79ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f629fac411d22b69fbd54e11e5e4487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f629fac411d22b69fbd54e11e5e4487">_UART1_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1f629fac411d22b69fbd54e11e5e4487"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Baud rate register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f629fac411d22b69fbd54e11e5e4487">More...</a><br /></td></tr>
<tr class="separator:ga1f629fac411d22b69fbd54e11e5e4487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01159126335773d36d44fec716649b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01159126335773d36d44fec716649b19">_UART1_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga01159126335773d36d44fec716649b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Baud rate register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga01159126335773d36d44fec716649b19">More...</a><br /></td></tr>
<tr class="separator:ga01159126335773d36d44fec716649b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1030e17f6bb0698ff9474b43403367f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1030e17f6bb0698ff9474b43403367f6">_UART1_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1030e17f6bb0698ff9474b43403367f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1030e17f6bb0698ff9474b43403367f6">More...</a><br /></td></tr>
<tr class="separator:ga1030e17f6bb0698ff9474b43403367f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5a621c5768a31497aa21ce0791752a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff5a621c5768a31497aa21ce0791752a">_UART1_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaff5a621c5768a31497aa21ce0791752a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaff5a621c5768a31497aa21ce0791752a">More...</a><br /></td></tr>
<tr class="separator:gaff5a621c5768a31497aa21ce0791752a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484e73548a331b859bfebb17352f53e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga484e73548a331b859bfebb17352f53e8">_UART1_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga484e73548a331b859bfebb17352f53e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga484e73548a331b859bfebb17352f53e8">More...</a><br /></td></tr>
<tr class="separator:ga484e73548a331b859bfebb17352f53e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39e2ebf0245647f338cb9a09d1444c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab39e2ebf0245647f338cb9a09d1444c2">_UART1_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab39e2ebf0245647f338cb9a09d1444c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 4 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab39e2ebf0245647f338cb9a09d1444c2">More...</a><br /></td></tr>
<tr class="separator:gab39e2ebf0245647f338cb9a09d1444c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1e932e21d3161d97ea6b186e93368c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf1e932e21d3161d97ea6b186e93368c">_UART1_CR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadf1e932e21d3161d97ea6b186e93368c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 5 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadf1e932e21d3161d97ea6b186e93368c">More...</a><br /></td></tr>
<tr class="separator:gadf1e932e21d3161d97ea6b186e93368c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50076d038dfc6e3e2d528dc7fc69b411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga50076d038dfc6e3e2d528dc7fc69b411">_UART1_GTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga50076d038dfc6e3e2d528dc7fc69b411"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 guard time register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga50076d038dfc6e3e2d528dc7fc69b411">More...</a><br /></td></tr>
<tr class="separator:ga50076d038dfc6e3e2d528dc7fc69b411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ed95d9f9823c42777ce7d66299c232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14ed95d9f9823c42777ce7d66299c232">_UART1_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga14ed95d9f9823c42777ce7d66299c232"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga14ed95d9f9823c42777ce7d66299c232">More...</a><br /></td></tr>
<tr class="separator:ga14ed95d9f9823c42777ce7d66299c232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e55a29f25964c1e104826c35d5b911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69e55a29f25964c1e104826c35d5b911">_UART1_SR_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga69e55a29f25964c1e104826c35d5b911"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Parity error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga69e55a29f25964c1e104826c35d5b911">More...</a><br /></td></tr>
<tr class="separator:ga69e55a29f25964c1e104826c35d5b911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c39902328b1a430c28e456181febca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83c39902328b1a430c28e456181febca">_UART1_SR_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga83c39902328b1a430c28e456181febca"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Framing error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga83c39902328b1a430c28e456181febca">More...</a><br /></td></tr>
<tr class="separator:ga83c39902328b1a430c28e456181febca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46aa4ab8e279b757012ba3203bee5eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46aa4ab8e279b757012ba3203bee5eeb">_UART1_SR_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga46aa4ab8e279b757012ba3203bee5eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Noise flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga46aa4ab8e279b757012ba3203bee5eeb">More...</a><br /></td></tr>
<tr class="separator:ga46aa4ab8e279b757012ba3203bee5eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83ee79feee398ce492f629b032afbfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac83ee79feee398ce492f629b032afbfe">_UART1_SR_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac83ee79feee398ce492f629b032afbfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN Header Error (LIN slave mode) / Overrun error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac83ee79feee398ce492f629b032afbfe">More...</a><br /></td></tr>
<tr class="separator:gac83ee79feee398ce492f629b032afbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97cece53f586feab65e66a7e9a261d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97cece53f586feab65e66a7e9a261d7c">_UART1_SR_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga97cece53f586feab65e66a7e9a261d7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 IDLE line detected [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97cece53f586feab65e66a7e9a261d7c">More...</a><br /></td></tr>
<tr class="separator:ga97cece53f586feab65e66a7e9a261d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf7e9194f95afe2ffff5fc5d72f0ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bf7e9194f95afe2ffff5fc5d72f0ce8">_UART1_SR_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5bf7e9194f95afe2ffff5fc5d72f0ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Read data register not empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bf7e9194f95afe2ffff5fc5d72f0ce8">More...</a><br /></td></tr>
<tr class="separator:ga5bf7e9194f95afe2ffff5fc5d72f0ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8206f6dd3009c3be8c63eaf3a9141df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8206f6dd3009c3be8c63eaf3a9141df7">_UART1_SR_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga8206f6dd3009c3be8c63eaf3a9141df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmission complete [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8206f6dd3009c3be8c63eaf3a9141df7">More...</a><br /></td></tr>
<tr class="separator:ga8206f6dd3009c3be8c63eaf3a9141df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66817bd76d3dc0a565b8dd98c083dc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga66817bd76d3dc0a565b8dd98c083dc6e">_UART1_SR_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga66817bd76d3dc0a565b8dd98c083dc6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmit data register empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga66817bd76d3dc0a565b8dd98c083dc6e">More...</a><br /></td></tr>
<tr class="separator:ga66817bd76d3dc0a565b8dd98c083dc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb39e3568b77082ada5c02b3a872d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcb39e3568b77082ada5c02b3a872d21">_UART1_CR1_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabcb39e3568b77082ada5c02b3a872d21"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Parity interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabcb39e3568b77082ada5c02b3a872d21">More...</a><br /></td></tr>
<tr class="separator:gabcb39e3568b77082ada5c02b3a872d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4dd4d25e86db4f056f627721fa92f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1b4dd4d25e86db4f056f627721fa92f0">_UART1_CR1_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1b4dd4d25e86db4f056f627721fa92f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Parity selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1b4dd4d25e86db4f056f627721fa92f0">More...</a><br /></td></tr>
<tr class="separator:ga1b4dd4d25e86db4f056f627721fa92f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa96c1838a6ffbda135c033a2172e0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa96c1838a6ffbda135c033a2172e0ee">_UART1_CR1_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaaa96c1838a6ffbda135c033a2172e0ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Parity control enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa96c1838a6ffbda135c033a2172e0ee">More...</a><br /></td></tr>
<tr class="separator:gaaa96c1838a6ffbda135c033a2172e0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa383737b26e4393bca27d92638520f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa383737b26e4393bca27d92638520f2c">_UART1_CR1_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa383737b26e4393bca27d92638520f2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Wakeup method [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa383737b26e4393bca27d92638520f2c">More...</a><br /></td></tr>
<tr class="separator:gaa383737b26e4393bca27d92638520f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a63e213748c63534a86ce789ad6d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10a63e213748c63534a86ce789ad6d8f">_UART1_CR1_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga10a63e213748c63534a86ce789ad6d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 word length [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga10a63e213748c63534a86ce789ad6d8f">More...</a><br /></td></tr>
<tr class="separator:ga10a63e213748c63534a86ce789ad6d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96c571188534be6535e13f7b8352d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a96c571188534be6535e13f7b8352d6">_UART1_CR1_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9a96c571188534be6535e13f7b8352d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Disable (for low power consumption) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a96c571188534be6535e13f7b8352d6">More...</a><br /></td></tr>
<tr class="separator:ga9a96c571188534be6535e13f7b8352d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e2d093c5f471bf90e96f346055d521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae7e2d093c5f471bf90e96f346055d521">_UART1_CR1_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae7e2d093c5f471bf90e96f346055d521"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmit Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae7e2d093c5f471bf90e96f346055d521">More...</a><br /></td></tr>
<tr class="separator:gae7e2d093c5f471bf90e96f346055d521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aaeda7df1f66ce00e8bee5f2d10b07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5aaeda7df1f66ce00e8bee5f2d10b07d">_UART1_CR1_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5aaeda7df1f66ce00e8bee5f2d10b07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Receive Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5aaeda7df1f66ce00e8bee5f2d10b07d">More...</a><br /></td></tr>
<tr class="separator:ga5aaeda7df1f66ce00e8bee5f2d10b07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b0a15195339d9084fbc6d352d422db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga04b0a15195339d9084fbc6d352d422db">_UART1_CR2_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga04b0a15195339d9084fbc6d352d422db"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Send break [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga04b0a15195339d9084fbc6d352d422db">More...</a><br /></td></tr>
<tr class="separator:ga04b0a15195339d9084fbc6d352d422db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967fe8a7a7ab79111d670cfe98e71c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga967fe8a7a7ab79111d670cfe98e71c2c">_UART1_CR2_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga967fe8a7a7ab79111d670cfe98e71c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Receiver wakeup [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga967fe8a7a7ab79111d670cfe98e71c2c">More...</a><br /></td></tr>
<tr class="separator:ga967fe8a7a7ab79111d670cfe98e71c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a158164d9a2d0df23b2109ec3399f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56a158164d9a2d0df23b2109ec3399f2">_UART1_CR2_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga56a158164d9a2d0df23b2109ec3399f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Receiver enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga56a158164d9a2d0df23b2109ec3399f2">More...</a><br /></td></tr>
<tr class="separator:ga56a158164d9a2d0df23b2109ec3399f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f16f61fb9c2383ef534387ac01cd0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f16f61fb9c2383ef534387ac01cd0aa">_UART1_CR2_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6f16f61fb9c2383ef534387ac01cd0aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmitter enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f16f61fb9c2383ef534387ac01cd0aa">More...</a><br /></td></tr>
<tr class="separator:ga6f16f61fb9c2383ef534387ac01cd0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325be76b9cf5d5f036e462fee609cf44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga325be76b9cf5d5f036e462fee609cf44">_UART1_CR2_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga325be76b9cf5d5f036e462fee609cf44"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 IDLE Line interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga325be76b9cf5d5f036e462fee609cf44">More...</a><br /></td></tr>
<tr class="separator:ga325be76b9cf5d5f036e462fee609cf44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b43417127a1b40a898db3af4bc2094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga84b43417127a1b40a898db3af4bc2094">_UART1_CR2_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga84b43417127a1b40a898db3af4bc2094"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Receiver interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga84b43417127a1b40a898db3af4bc2094">More...</a><br /></td></tr>
<tr class="separator:ga84b43417127a1b40a898db3af4bc2094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b9231f6bef897b53808f7e29ec501a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae3b9231f6bef897b53808f7e29ec501a">_UART1_CR2_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae3b9231f6bef897b53808f7e29ec501a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmission complete interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae3b9231f6bef897b53808f7e29ec501a">More...</a><br /></td></tr>
<tr class="separator:gae3b9231f6bef897b53808f7e29ec501a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55fef869d1fd372ef17bf6e6d6b2cdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga55fef869d1fd372ef17bf6e6d6b2cdf4">_UART1_CR2_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga55fef869d1fd372ef17bf6e6d6b2cdf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmitter interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga55fef869d1fd372ef17bf6e6d6b2cdf4">More...</a><br /></td></tr>
<tr class="separator:ga55fef869d1fd372ef17bf6e6d6b2cdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abdcc0075d3c85ee69d50eb4a9545f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4abdcc0075d3c85ee69d50eb4a9545f8">_UART1_CR3_LBCL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4abdcc0075d3c85ee69d50eb4a9545f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Last bit clock pulse [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4abdcc0075d3c85ee69d50eb4a9545f8">More...</a><br /></td></tr>
<tr class="separator:ga4abdcc0075d3c85ee69d50eb4a9545f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbde842394a469b0688297c978fd653b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacbde842394a469b0688297c978fd653b">_UART1_CR3_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacbde842394a469b0688297c978fd653b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Clock phase [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacbde842394a469b0688297c978fd653b">More...</a><br /></td></tr>
<tr class="separator:gacbde842394a469b0688297c978fd653b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767b15b41552c2db5dd911cd2d3d71d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga767b15b41552c2db5dd911cd2d3d71d8">_UART1_CR3_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga767b15b41552c2db5dd911cd2d3d71d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Clock polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga767b15b41552c2db5dd911cd2d3d71d8">More...</a><br /></td></tr>
<tr class="separator:ga767b15b41552c2db5dd911cd2d3d71d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab310bcd7b2612623f5bbc6e5a25f9c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab310bcd7b2612623f5bbc6e5a25f9c4c">_UART1_CR3_CKEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab310bcd7b2612623f5bbc6e5a25f9c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Clock enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab310bcd7b2612623f5bbc6e5a25f9c4c">More...</a><br /></td></tr>
<tr class="separator:gab310bcd7b2612623f5bbc6e5a25f9c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745cb51e214ffff9c707030d89c3e386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga745cb51e214ffff9c707030d89c3e386">_UART1_CR3_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga745cb51e214ffff9c707030d89c3e386"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 STOP bits [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga745cb51e214ffff9c707030d89c3e386">More...</a><br /></td></tr>
<tr class="separator:ga745cb51e214ffff9c707030d89c3e386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7a06da8a9444cef4102527e69b752c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e7a06da8a9444cef4102527e69b752c">_UART1_CR3_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4e7a06da8a9444cef4102527e69b752c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 STOP bits [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e7a06da8a9444cef4102527e69b752c">More...</a><br /></td></tr>
<tr class="separator:ga4e7a06da8a9444cef4102527e69b752c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d12416cb78de0e9d66d37457fef9e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d12416cb78de0e9d66d37457fef9e81">_UART1_CR3_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1d12416cb78de0e9d66d37457fef9e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 STOP bits [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d12416cb78de0e9d66d37457fef9e81">More...</a><br /></td></tr>
<tr class="separator:ga1d12416cb78de0e9d66d37457fef9e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e09482922bc55db379f03a2e569821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0e09482922bc55db379f03a2e569821">_UART1_CR3_LINEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf0e09482922bc55db379f03a2e569821"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN mode enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0e09482922bc55db379f03a2e569821">More...</a><br /></td></tr>
<tr class="separator:gaf0e09482922bc55db379f03a2e569821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa715c6c8fc544de5953d68babca80942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa715c6c8fc544de5953d68babca80942">_UART1_CR4_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa715c6c8fc544de5953d68babca80942"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Address of the UART node [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa715c6c8fc544de5953d68babca80942">More...</a><br /></td></tr>
<tr class="separator:gaa715c6c8fc544de5953d68babca80942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ca8fb19fc56bede3d8afc6d19153f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga19ca8fb19fc56bede3d8afc6d19153f0">_UART1_CR4_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga19ca8fb19fc56bede3d8afc6d19153f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Address of the UART node [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga19ca8fb19fc56bede3d8afc6d19153f0">More...</a><br /></td></tr>
<tr class="separator:ga19ca8fb19fc56bede3d8afc6d19153f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fd26e878195b209630139dbba72a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8fd26e878195b209630139dbba72a02">_UART1_CR4_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae8fd26e878195b209630139dbba72a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Address of the UART node [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae8fd26e878195b209630139dbba72a02">More...</a><br /></td></tr>
<tr class="separator:gae8fd26e878195b209630139dbba72a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bca7ea8220aea994ecd28514345c12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bca7ea8220aea994ecd28514345c12a">_UART1_CR4_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1bca7ea8220aea994ecd28514345c12a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Address of the UART node [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bca7ea8220aea994ecd28514345c12a">More...</a><br /></td></tr>
<tr class="separator:ga1bca7ea8220aea994ecd28514345c12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fb0432d7d26168e4c8e8f50d96f879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2fb0432d7d26168e4c8e8f50d96f879">_UART1_CR4_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae2fb0432d7d26168e4c8e8f50d96f879"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Address of the UART node [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae2fb0432d7d26168e4c8e8f50d96f879">More...</a><br /></td></tr>
<tr class="separator:gae2fb0432d7d26168e4c8e8f50d96f879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f41073aba16483a6ca09e7290210fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85f41073aba16483a6ca09e7290210fc">_UART1_CR4_LBDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga85f41073aba16483a6ca09e7290210fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN Break Detection Flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85f41073aba16483a6ca09e7290210fc">More...</a><br /></td></tr>
<tr class="separator:ga85f41073aba16483a6ca09e7290210fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f31ad794716ad4e7da4837b90b56464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f31ad794716ad4e7da4837b90b56464">_UART1_CR4_LBDL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6f31ad794716ad4e7da4837b90b56464"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN Break Detection Length [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f31ad794716ad4e7da4837b90b56464">More...</a><br /></td></tr>
<tr class="separator:ga6f31ad794716ad4e7da4837b90b56464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c38178780f6c2f4262ab1cc7508ec93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c38178780f6c2f4262ab1cc7508ec93">_UART1_CR4_LBDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6c38178780f6c2f4262ab1cc7508ec93"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN Break Detection Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c38178780f6c2f4262ab1cc7508ec93">More...</a><br /></td></tr>
<tr class="separator:ga6c38178780f6c2f4262ab1cc7508ec93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac492bc6e75c023b396e1d11e29d6c796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac492bc6e75c023b396e1d11e29d6c796">_UART1_CR5_IREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac492bc6e75c023b396e1d11e29d6c796"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 IrDA mode Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac492bc6e75c023b396e1d11e29d6c796">More...</a><br /></td></tr>
<tr class="separator:gac492bc6e75c023b396e1d11e29d6c796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12c92b9b55de007e8e77416fb06af49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab12c92b9b55de007e8e77416fb06af49">_UART1_CR5_IRLP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab12c92b9b55de007e8e77416fb06af49"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 IrDA Low Power [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab12c92b9b55de007e8e77416fb06af49">More...</a><br /></td></tr>
<tr class="separator:gab12c92b9b55de007e8e77416fb06af49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c71cb3d61b183bc192e2441e77a5ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c71cb3d61b183bc192e2441e77a5ef9">_UART1_CR5_HDSEL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1c71cb3d61b183bc192e2441e77a5ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Half-Duplex Selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c71cb3d61b183bc192e2441e77a5ef9">More...</a><br /></td></tr>
<tr class="separator:ga1c71cb3d61b183bc192e2441e77a5ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e95371aed9f38f86b1b71b38ae03ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e95371aed9f38f86b1b71b38ae03ac2">_UART1_CR5_NACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8e95371aed9f38f86b1b71b38ae03ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Smartcard NACK enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e95371aed9f38f86b1b71b38ae03ac2">More...</a><br /></td></tr>
<tr class="separator:ga8e95371aed9f38f86b1b71b38ae03ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cf726aacccd2a91465ae38532c2ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42cf726aacccd2a91465ae38532c2ab7">_UART1_CR5_SCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga42cf726aacccd2a91465ae38532c2ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Smartcard mode enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga42cf726aacccd2a91465ae38532c2ab7">More...</a><br /></td></tr>
<tr class="separator:ga42cf726aacccd2a91465ae38532c2ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4bbb43aef1993f1655d9654e58970bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4bbb43aef1993f1655d9654e58970bb">_UART2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t2__t">_UART2_t</a>,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>)</td></tr>
<tr class="memdesc:gab4bbb43aef1993f1655d9654e58970bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab4bbb43aef1993f1655d9654e58970bb">More...</a><br /></td></tr>
<tr class="separator:gab4bbb43aef1993f1655d9654e58970bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a178803259b4de379b8518a819b2db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a178803259b4de379b8518a819b2db5">_UART2_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga0a178803259b4de379b8518a819b2db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a178803259b4de379b8518a819b2db5">More...</a><br /></td></tr>
<tr class="separator:ga0a178803259b4de379b8518a819b2db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62255a80e4b5b7d802f1093f893299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf62255a80e4b5b7d802f1093f893299b">_UART2_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaf62255a80e4b5b7d802f1093f893299b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf62255a80e4b5b7d802f1093f893299b">More...</a><br /></td></tr>
<tr class="separator:gaf62255a80e4b5b7d802f1093f893299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572bad5981162700d8a5f6c8f626e0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga572bad5981162700d8a5f6c8f626e0be">_UART2_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga572bad5981162700d8a5f6c8f626e0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Baud rate register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga572bad5981162700d8a5f6c8f626e0be">More...</a><br /></td></tr>
<tr class="separator:ga572bad5981162700d8a5f6c8f626e0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcfd136a39f42a68219d1aa9e52f67ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafcfd136a39f42a68219d1aa9e52f67ba">_UART2_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gafcfd136a39f42a68219d1aa9e52f67ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Baud rate register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafcfd136a39f42a68219d1aa9e52f67ba">More...</a><br /></td></tr>
<tr class="separator:gafcfd136a39f42a68219d1aa9e52f67ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc2465d3b9ce85a5ab2959f8473365b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdc2465d3b9ce85a5ab2959f8473365b">_UART2_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gacdc2465d3b9ce85a5ab2959f8473365b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacdc2465d3b9ce85a5ab2959f8473365b">More...</a><br /></td></tr>
<tr class="separator:gacdc2465d3b9ce85a5ab2959f8473365b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d40060eb9794a6eefcd8daf65c9dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2d40060eb9794a6eefcd8daf65c9dbc">_UART2_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gae2d40060eb9794a6eefcd8daf65c9dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae2d40060eb9794a6eefcd8daf65c9dbc">More...</a><br /></td></tr>
<tr class="separator:gae2d40060eb9794a6eefcd8daf65c9dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70aea6ec2c69a7915c810fb40bfdf7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga70aea6ec2c69a7915c810fb40bfdf7b2">_UART2_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga70aea6ec2c69a7915c810fb40bfdf7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga70aea6ec2c69a7915c810fb40bfdf7b2">More...</a><br /></td></tr>
<tr class="separator:ga70aea6ec2c69a7915c810fb40bfdf7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886bc430aeb3939c6801c9c2e9e13bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga886bc430aeb3939c6801c9c2e9e13bf6">_UART2_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga886bc430aeb3939c6801c9c2e9e13bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga886bc430aeb3939c6801c9c2e9e13bf6">More...</a><br /></td></tr>
<tr class="separator:ga886bc430aeb3939c6801c9c2e9e13bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbf66389504252211707893414e0935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bbf66389504252211707893414e0935">_UART2_CR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga3bbf66389504252211707893414e0935"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 5.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bbf66389504252211707893414e0935">More...</a><br /></td></tr>
<tr class="separator:ga3bbf66389504252211707893414e0935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd0a084387d80c8753e9633780a93cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dd0a084387d80c8753e9633780a93cf">_UART2_CR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga9dd0a084387d80c8753e9633780a93cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 6.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dd0a084387d80c8753e9633780a93cf">More...</a><br /></td></tr>
<tr class="separator:ga9dd0a084387d80c8753e9633780a93cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b34b59c1c6890c6fa1545fd72586c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga68b34b59c1c6890c6fa1545fd72586c0">_UART2_GTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga68b34b59c1c6890c6fa1545fd72586c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 guard time register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga68b34b59c1c6890c6fa1545fd72586c0">More...</a><br /></td></tr>
<tr class="separator:ga68b34b59c1c6890c6fa1545fd72586c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b8479439492ed7f78a053e5b6b2805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab7b8479439492ed7f78a053e5b6b2805">_UART2_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gab7b8479439492ed7f78a053e5b6b2805"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab7b8479439492ed7f78a053e5b6b2805">More...</a><br /></td></tr>
<tr class="separator:gab7b8479439492ed7f78a053e5b6b2805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c6080060650375ac485e47dbdccb41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf6c6080060650375ac485e47dbdccb41">_UART2_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:gaf6c6080060650375ac485e47dbdccb41"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf6c6080060650375ac485e47dbdccb41">More...</a><br /></td></tr>
<tr class="separator:gaf6c6080060650375ac485e47dbdccb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935ab14d372c3af57e003be47437eec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga935ab14d372c3af57e003be47437eec7">_UART2_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga935ab14d372c3af57e003be47437eec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Baud rate register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga935ab14d372c3af57e003be47437eec7">More...</a><br /></td></tr>
<tr class="separator:ga935ab14d372c3af57e003be47437eec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7d0477d8688e7864f7185b7ccfd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga22a7d0477d8688e7864f7185b7ccfd27">_UART2_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga22a7d0477d8688e7864f7185b7ccfd27"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Baud rate register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga22a7d0477d8688e7864f7185b7ccfd27">More...</a><br /></td></tr>
<tr class="separator:ga22a7d0477d8688e7864f7185b7ccfd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed86a640199930daa1cfc3ab658186a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ed86a640199930daa1cfc3ab658186a">_UART2_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5ed86a640199930daa1cfc3ab658186a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ed86a640199930daa1cfc3ab658186a">More...</a><br /></td></tr>
<tr class="separator:ga5ed86a640199930daa1cfc3ab658186a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e65df34a37665c1a8abf2120b35d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0e65df34a37665c1a8abf2120b35d74">_UART2_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad0e65df34a37665c1a8abf2120b35d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad0e65df34a37665c1a8abf2120b35d74">More...</a><br /></td></tr>
<tr class="separator:gad0e65df34a37665c1a8abf2120b35d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168b38195d2f25e25d658c5a939a03df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga168b38195d2f25e25d658c5a939a03df">_UART2_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga168b38195d2f25e25d658c5a939a03df"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga168b38195d2f25e25d658c5a939a03df">More...</a><br /></td></tr>
<tr class="separator:ga168b38195d2f25e25d658c5a939a03df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d905c1005d8ded08da1a007304081d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9d905c1005d8ded08da1a007304081d">_UART2_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa9d905c1005d8ded08da1a007304081d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 4 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9d905c1005d8ded08da1a007304081d">More...</a><br /></td></tr>
<tr class="separator:gaa9d905c1005d8ded08da1a007304081d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddaa947d64305fdac1ca99cd2cada2f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaddaa947d64305fdac1ca99cd2cada2f1">_UART2_CR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaddaa947d64305fdac1ca99cd2cada2f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 5 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaddaa947d64305fdac1ca99cd2cada2f1">More...</a><br /></td></tr>
<tr class="separator:gaddaa947d64305fdac1ca99cd2cada2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c95c1b52ba3a565031c407ccaa76eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c95c1b52ba3a565031c407ccaa76eaf">_UART2_CR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9c95c1b52ba3a565031c407ccaa76eaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 6 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c95c1b52ba3a565031c407ccaa76eaf">More...</a><br /></td></tr>
<tr class="separator:ga9c95c1b52ba3a565031c407ccaa76eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264fa182e52a318c151da1e450d7af9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga264fa182e52a318c151da1e450d7af9d">_UART2_GTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga264fa182e52a318c151da1e450d7af9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 guard time register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga264fa182e52a318c151da1e450d7af9d">More...</a><br /></td></tr>
<tr class="separator:ga264fa182e52a318c151da1e450d7af9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2832c449d75b8f0809f0b5a9bcd6c629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2832c449d75b8f0809f0b5a9bcd6c629">_UART2_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2832c449d75b8f0809f0b5a9bcd6c629"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2832c449d75b8f0809f0b5a9bcd6c629">More...</a><br /></td></tr>
<tr class="separator:ga2832c449d75b8f0809f0b5a9bcd6c629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a422c249e35ff938f378e1766665469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a422c249e35ff938f378e1766665469">_UART2_SR_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8a422c249e35ff938f378e1766665469"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Parity error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a422c249e35ff938f378e1766665469">More...</a><br /></td></tr>
<tr class="separator:ga8a422c249e35ff938f378e1766665469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1a02116148eec9a896493b041f1a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gade1a02116148eec9a896493b041f1a27">_UART2_SR_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gade1a02116148eec9a896493b041f1a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Framing error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gade1a02116148eec9a896493b041f1a27">More...</a><br /></td></tr>
<tr class="separator:gade1a02116148eec9a896493b041f1a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47f31ff714718cc1cbb5fc3a6011888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad47f31ff714718cc1cbb5fc3a6011888">_UART2_SR_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad47f31ff714718cc1cbb5fc3a6011888"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Noise flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad47f31ff714718cc1cbb5fc3a6011888">More...</a><br /></td></tr>
<tr class="separator:gad47f31ff714718cc1cbb5fc3a6011888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad220e9db6b547f3186e292b517a4deaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad220e9db6b547f3186e292b517a4deaa">_UART2_SR_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad220e9db6b547f3186e292b517a4deaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Header Error (LIN slave mode) / Overrun error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad220e9db6b547f3186e292b517a4deaa">More...</a><br /></td></tr>
<tr class="separator:gad220e9db6b547f3186e292b517a4deaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf226ccb77b2ec468d5807c07929d085d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf226ccb77b2ec468d5807c07929d085d">_UART2_SR_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf226ccb77b2ec468d5807c07929d085d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 IDLE line detected [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf226ccb77b2ec468d5807c07929d085d">More...</a><br /></td></tr>
<tr class="separator:gaf226ccb77b2ec468d5807c07929d085d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77172ae64f1a7779ddb25bb699d03b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga77172ae64f1a7779ddb25bb699d03b76">_UART2_SR_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga77172ae64f1a7779ddb25bb699d03b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Read data register not empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga77172ae64f1a7779ddb25bb699d03b76">More...</a><br /></td></tr>
<tr class="separator:ga77172ae64f1a7779ddb25bb699d03b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db7ad1f5304036c9a139035d0475447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6db7ad1f5304036c9a139035d0475447">_UART2_SR_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6db7ad1f5304036c9a139035d0475447"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmission complete [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6db7ad1f5304036c9a139035d0475447">More...</a><br /></td></tr>
<tr class="separator:ga6db7ad1f5304036c9a139035d0475447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae378c1dd741879ed36a01684b179f5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae378c1dd741879ed36a01684b179f5f6">_UART2_SR_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae378c1dd741879ed36a01684b179f5f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmit data register empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae378c1dd741879ed36a01684b179f5f6">More...</a><br /></td></tr>
<tr class="separator:gae378c1dd741879ed36a01684b179f5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa74f44d1027057bdc29523b9c9d29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8fa74f44d1027057bdc29523b9c9d29e">_UART2_CR1_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8fa74f44d1027057bdc29523b9c9d29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Parity interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8fa74f44d1027057bdc29523b9c9d29e">More...</a><br /></td></tr>
<tr class="separator:ga8fa74f44d1027057bdc29523b9c9d29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc77b13568b90be8b962d930a6f01e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafc77b13568b90be8b962d930a6f01e56">_UART2_CR1_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafc77b13568b90be8b962d930a6f01e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Parity selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafc77b13568b90be8b962d930a6f01e56">More...</a><br /></td></tr>
<tr class="separator:gafc77b13568b90be8b962d930a6f01e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d340be859780f6191554abb97eff687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d340be859780f6191554abb97eff687">_UART2_CR1_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2d340be859780f6191554abb97eff687"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Parity control enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d340be859780f6191554abb97eff687">More...</a><br /></td></tr>
<tr class="separator:ga2d340be859780f6191554abb97eff687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015145f722237d584aa792e754f0cb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga015145f722237d584aa792e754f0cb2b">_UART2_CR1_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga015145f722237d584aa792e754f0cb2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Wakeup method [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga015145f722237d584aa792e754f0cb2b">More...</a><br /></td></tr>
<tr class="separator:ga015145f722237d584aa792e754f0cb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee325f8b5f32be7579e3ba68e1e9aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeee325f8b5f32be7579e3ba68e1e9aa4">_UART2_CR1_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaeee325f8b5f32be7579e3ba68e1e9aa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 word length [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeee325f8b5f32be7579e3ba68e1e9aa4">More...</a><br /></td></tr>
<tr class="separator:gaeee325f8b5f32be7579e3ba68e1e9aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce7f50bd377fd6b2dfed33ef163b43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ce7f50bd377fd6b2dfed33ef163b43a">_UART2_CR1_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3ce7f50bd377fd6b2dfed33ef163b43a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Disable (for low power consumption) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ce7f50bd377fd6b2dfed33ef163b43a">More...</a><br /></td></tr>
<tr class="separator:ga3ce7f50bd377fd6b2dfed33ef163b43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c5e5086a2f82a1ed23f8f04ef95da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6c5e5086a2f82a1ed23f8f04ef95da7">_UART2_CR1_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad6c5e5086a2f82a1ed23f8f04ef95da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmit Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad6c5e5086a2f82a1ed23f8f04ef95da7">More...</a><br /></td></tr>
<tr class="separator:gad6c5e5086a2f82a1ed23f8f04ef95da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d37975cd23e953531352f474022e9a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d37975cd23e953531352f474022e9a7">_UART2_CR1_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9d37975cd23e953531352f474022e9a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Receive Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d37975cd23e953531352f474022e9a7">More...</a><br /></td></tr>
<tr class="separator:ga9d37975cd23e953531352f474022e9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd1035e8abdfb6c237271c75bc1a4382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd1035e8abdfb6c237271c75bc1a4382">_UART2_CR2_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabd1035e8abdfb6c237271c75bc1a4382"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Send break [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabd1035e8abdfb6c237271c75bc1a4382">More...</a><br /></td></tr>
<tr class="separator:gabd1035e8abdfb6c237271c75bc1a4382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6905ec2dccbf0a7ddde3a8444a34e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae6905ec2dccbf0a7ddde3a8444a34e7">_UART2_CR2_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaae6905ec2dccbf0a7ddde3a8444a34e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Receiver wakeup [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae6905ec2dccbf0a7ddde3a8444a34e7">More...</a><br /></td></tr>
<tr class="separator:gaae6905ec2dccbf0a7ddde3a8444a34e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2d38316ce22d1d128823ea7a9567e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafc2d38316ce22d1d128823ea7a9567e5">_UART2_CR2_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gafc2d38316ce22d1d128823ea7a9567e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Receiver enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafc2d38316ce22d1d128823ea7a9567e5">More...</a><br /></td></tr>
<tr class="separator:gafc2d38316ce22d1d128823ea7a9567e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e490387d5f892070ab0b6f8b386133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96e490387d5f892070ab0b6f8b386133">_UART2_CR2_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga96e490387d5f892070ab0b6f8b386133"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmitter enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga96e490387d5f892070ab0b6f8b386133">More...</a><br /></td></tr>
<tr class="separator:ga96e490387d5f892070ab0b6f8b386133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364a6625665409fba62a5e8ed9b44fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga364a6625665409fba62a5e8ed9b44fb6">_UART2_CR2_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga364a6625665409fba62a5e8ed9b44fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 IDLE Line interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga364a6625665409fba62a5e8ed9b44fb6">More...</a><br /></td></tr>
<tr class="separator:ga364a6625665409fba62a5e8ed9b44fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd11bee8740b527d40029ab96bdb9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dd11bee8740b527d40029ab96bdb9cb">_UART2_CR2_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9dd11bee8740b527d40029ab96bdb9cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Receiver interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dd11bee8740b527d40029ab96bdb9cb">More...</a><br /></td></tr>
<tr class="separator:ga9dd11bee8740b527d40029ab96bdb9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b523fffd8231abeec0231d362eb5ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b523fffd8231abeec0231d362eb5ec0">_UART2_CR2_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0b523fffd8231abeec0231d362eb5ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmission complete interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b523fffd8231abeec0231d362eb5ec0">More...</a><br /></td></tr>
<tr class="separator:ga0b523fffd8231abeec0231d362eb5ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176b8f4b227471ac813adeda4457f76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga176b8f4b227471ac813adeda4457f76d">_UART2_CR2_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga176b8f4b227471ac813adeda4457f76d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmitter interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga176b8f4b227471ac813adeda4457f76d">More...</a><br /></td></tr>
<tr class="separator:ga176b8f4b227471ac813adeda4457f76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac55798819c9d839d83bc8bb1cb487b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaac55798819c9d839d83bc8bb1cb487b9">_UART2_CR3_LBCL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaac55798819c9d839d83bc8bb1cb487b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Last bit clock pulse [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaac55798819c9d839d83bc8bb1cb487b9">More...</a><br /></td></tr>
<tr class="separator:gaac55798819c9d839d83bc8bb1cb487b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b6ccb09faf7f25e0c9a81c34efa5ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b6ccb09faf7f25e0c9a81c34efa5ff6">_UART2_CR3_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4b6ccb09faf7f25e0c9a81c34efa5ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Clock phase [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b6ccb09faf7f25e0c9a81c34efa5ff6">More...</a><br /></td></tr>
<tr class="separator:ga4b6ccb09faf7f25e0c9a81c34efa5ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00987d3c01d375b244b579b5d201c6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga00987d3c01d375b244b579b5d201c6cf">_UART2_CR3_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga00987d3c01d375b244b579b5d201c6cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Clock polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga00987d3c01d375b244b579b5d201c6cf">More...</a><br /></td></tr>
<tr class="separator:ga00987d3c01d375b244b579b5d201c6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc2e70c4ef1e6acd81053c8f15ff963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaacc2e70c4ef1e6acd81053c8f15ff963">_UART2_CR3_CKEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaacc2e70c4ef1e6acd81053c8f15ff963"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Clock enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaacc2e70c4ef1e6acd81053c8f15ff963">More...</a><br /></td></tr>
<tr class="separator:gaacc2e70c4ef1e6acd81053c8f15ff963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dba23157bbb9afe4a77ab51b59b4f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dba23157bbb9afe4a77ab51b59b4f2a">_UART2_CR3_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7dba23157bbb9afe4a77ab51b59b4f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 STOP bits [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dba23157bbb9afe4a77ab51b59b4f2a">More...</a><br /></td></tr>
<tr class="separator:ga7dba23157bbb9afe4a77ab51b59b4f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59721cc7dc0d0a5a069ff1eef7ae3fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59721cc7dc0d0a5a069ff1eef7ae3fd8">_UART2_CR3_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga59721cc7dc0d0a5a069ff1eef7ae3fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 STOP bits [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59721cc7dc0d0a5a069ff1eef7ae3fd8">More...</a><br /></td></tr>
<tr class="separator:ga59721cc7dc0d0a5a069ff1eef7ae3fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a60a0dc642203dc059a1d1efa7cc307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a60a0dc642203dc059a1d1efa7cc307">_UART2_CR3_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4a60a0dc642203dc059a1d1efa7cc307"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 STOP bits [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a60a0dc642203dc059a1d1efa7cc307">More...</a><br /></td></tr>
<tr class="separator:ga4a60a0dc642203dc059a1d1efa7cc307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aab643666cd94543dd12987a1253ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0aab643666cd94543dd12987a1253ff6">_UART2_CR3_LINEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0aab643666cd94543dd12987a1253ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN mode enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0aab643666cd94543dd12987a1253ff6">More...</a><br /></td></tr>
<tr class="separator:ga0aab643666cd94543dd12987a1253ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba71a98d815be59c11209ebd1d2933f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba71a98d815be59c11209ebd1d2933f8">_UART2_CR4_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaba71a98d815be59c11209ebd1d2933f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Address of the UART node [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaba71a98d815be59c11209ebd1d2933f8">More...</a><br /></td></tr>
<tr class="separator:gaba71a98d815be59c11209ebd1d2933f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3a1bf31188afcccc10f90bcb7368b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a3a1bf31188afcccc10f90bcb7368b0">_UART2_CR4_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4a3a1bf31188afcccc10f90bcb7368b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Address of the UART node [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a3a1bf31188afcccc10f90bcb7368b0">More...</a><br /></td></tr>
<tr class="separator:ga4a3a1bf31188afcccc10f90bcb7368b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5f2824fb9494b047df43d38a0c1f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d5f2824fb9494b047df43d38a0c1f1a">_UART2_CR4_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1d5f2824fb9494b047df43d38a0c1f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Address of the UART node [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d5f2824fb9494b047df43d38a0c1f1a">More...</a><br /></td></tr>
<tr class="separator:ga1d5f2824fb9494b047df43d38a0c1f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1e1a9b92da08557cf8c0cff679b364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafc1e1a9b92da08557cf8c0cff679b364">_UART2_CR4_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gafc1e1a9b92da08557cf8c0cff679b364"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Address of the UART node [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafc1e1a9b92da08557cf8c0cff679b364">More...</a><br /></td></tr>
<tr class="separator:gafc1e1a9b92da08557cf8c0cff679b364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8875fa8e861ba05753dd89a8999da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d8875fa8e861ba05753dd89a8999da1">_UART2_CR4_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3d8875fa8e861ba05753dd89a8999da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Address of the UART node [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d8875fa8e861ba05753dd89a8999da1">More...</a><br /></td></tr>
<tr class="separator:ga3d8875fa8e861ba05753dd89a8999da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8e553c5322e8c5ab44aad1d4362387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad8e553c5322e8c5ab44aad1d4362387">_UART2_CR4_LBDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaad8e553c5322e8c5ab44aad1d4362387"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Break Detection Flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaad8e553c5322e8c5ab44aad1d4362387">More...</a><br /></td></tr>
<tr class="separator:gaad8e553c5322e8c5ab44aad1d4362387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce5ed8084d257f587f43437e4f6175d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ce5ed8084d257f587f43437e4f6175d">_UART2_CR4_LBDL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6ce5ed8084d257f587f43437e4f6175d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Break Detection Length [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ce5ed8084d257f587f43437e4f6175d">More...</a><br /></td></tr>
<tr class="separator:ga6ce5ed8084d257f587f43437e4f6175d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c97e65fef4ffb1bef620e2a26278ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c97e65fef4ffb1bef620e2a26278ed7">_UART2_CR4_LBDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7c97e65fef4ffb1bef620e2a26278ed7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Break Detection Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c97e65fef4ffb1bef620e2a26278ed7">More...</a><br /></td></tr>
<tr class="separator:ga7c97e65fef4ffb1bef620e2a26278ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d82c80e739eb1e94482d2a779743dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05d82c80e739eb1e94482d2a779743dd">_UART2_CR5_IREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga05d82c80e739eb1e94482d2a779743dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 IrDA mode Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga05d82c80e739eb1e94482d2a779743dd">More...</a><br /></td></tr>
<tr class="separator:ga05d82c80e739eb1e94482d2a779743dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87065a30c29f7845d58dd5d311cd640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf87065a30c29f7845d58dd5d311cd640">_UART2_CR5_IRLP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf87065a30c29f7845d58dd5d311cd640"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 IrDA Low Power [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf87065a30c29f7845d58dd5d311cd640">More...</a><br /></td></tr>
<tr class="separator:gaf87065a30c29f7845d58dd5d311cd640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe5db4bec7bb38d32c459005b8950b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacfe5db4bec7bb38d32c459005b8950b4">_UART2_CR5_NACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacfe5db4bec7bb38d32c459005b8950b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Smartcard NACK enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacfe5db4bec7bb38d32c459005b8950b4">More...</a><br /></td></tr>
<tr class="separator:gacfe5db4bec7bb38d32c459005b8950b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7287ec05e581a40b0a47b8bce7ffc997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7287ec05e581a40b0a47b8bce7ffc997">_UART2_CR5_SCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7287ec05e581a40b0a47b8bce7ffc997"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Smartcard mode enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7287ec05e581a40b0a47b8bce7ffc997">More...</a><br /></td></tr>
<tr class="separator:ga7287ec05e581a40b0a47b8bce7ffc997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f9c498ebffb45cb772c564d19bdff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga63f9c498ebffb45cb772c564d19bdff3">_UART2_CR6_LSF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga63f9c498ebffb45cb772c564d19bdff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Sync Field [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga63f9c498ebffb45cb772c564d19bdff3">More...</a><br /></td></tr>
<tr class="separator:ga63f9c498ebffb45cb772c564d19bdff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c3add9951d4b4e6aa24c2bf03820b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac4c3add9951d4b4e6aa24c2bf03820b1">_UART2_CR6_LHDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac4c3add9951d4b4e6aa24c2bf03820b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Header Detection Flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac4c3add9951d4b4e6aa24c2bf03820b1">More...</a><br /></td></tr>
<tr class="separator:gac4c3add9951d4b4e6aa24c2bf03820b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac765a01e1d7113122e28fb61619155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabac765a01e1d7113122e28fb61619155">_UART2_CR6_LHDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabac765a01e1d7113122e28fb61619155"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Header Detection Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabac765a01e1d7113122e28fb61619155">More...</a><br /></td></tr>
<tr class="separator:gabac765a01e1d7113122e28fb61619155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1a9bd5589cf7b583b70c8b960bbf76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b1a9bd5589cf7b583b70c8b960bbf76">_UART2_CR6_LASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0b1a9bd5589cf7b583b70c8b960bbf76"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN automatic resynchronisation enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b1a9bd5589cf7b583b70c8b960bbf76">More...</a><br /></td></tr>
<tr class="separator:ga0b1a9bd5589cf7b583b70c8b960bbf76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2c30165df6f0fdfea855b46b372841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2c30165df6f0fdfea855b46b372841">_UART2_CR6_LSLV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5c2c30165df6f0fdfea855b46b372841"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Slave Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2c30165df6f0fdfea855b46b372841">More...</a><br /></td></tr>
<tr class="separator:ga5c2c30165df6f0fdfea855b46b372841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0263a83e08865d09db65fad723783915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0263a83e08865d09db65fad723783915">_UART2_CR6_LDUM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0263a83e08865d09db65fad723783915"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Divider Update Method [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0263a83e08865d09db65fad723783915">More...</a><br /></td></tr>
<tr class="separator:ga0263a83e08865d09db65fad723783915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9077ffa7d195fc3c1a3433c6ee7c6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9077ffa7d195fc3c1a3433c6ee7c6f6">_UART3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t3__t">_UART3_t</a>,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>)</td></tr>
<tr class="memdesc:gaf9077ffa7d195fc3c1a3433c6ee7c6f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9077ffa7d195fc3c1a3433c6ee7c6f6">More...</a><br /></td></tr>
<tr class="separator:gaf9077ffa7d195fc3c1a3433c6ee7c6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dd63a1cd60dd1ef1387a08d4d6b4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga70dd63a1cd60dd1ef1387a08d4d6b4a6">_UART3_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga70dd63a1cd60dd1ef1387a08d4d6b4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga70dd63a1cd60dd1ef1387a08d4d6b4a6">More...</a><br /></td></tr>
<tr class="separator:ga70dd63a1cd60dd1ef1387a08d4d6b4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82240926c0c4d4b1e8b9cc5da9283923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga82240926c0c4d4b1e8b9cc5da9283923">_UART3_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga82240926c0c4d4b1e8b9cc5da9283923"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga82240926c0c4d4b1e8b9cc5da9283923">More...</a><br /></td></tr>
<tr class="separator:ga82240926c0c4d4b1e8b9cc5da9283923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8d4778bd7ec3e8920514e9b0607926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d8d4778bd7ec3e8920514e9b0607926">_UART3_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga4d8d4778bd7ec3e8920514e9b0607926"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d8d4778bd7ec3e8920514e9b0607926">More...</a><br /></td></tr>
<tr class="separator:ga4d8d4778bd7ec3e8920514e9b0607926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a59c16fee571bcd4da6de69c6de145b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a59c16fee571bcd4da6de69c6de145b">_UART3_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7a59c16fee571bcd4da6de69c6de145b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a59c16fee571bcd4da6de69c6de145b">More...</a><br /></td></tr>
<tr class="separator:ga7a59c16fee571bcd4da6de69c6de145b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c71c1504fdb5143cb4397d9daea5f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c71c1504fdb5143cb4397d9daea5f23">_UART3_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga4c71c1504fdb5143cb4397d9daea5f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c71c1504fdb5143cb4397d9daea5f23">More...</a><br /></td></tr>
<tr class="separator:ga4c71c1504fdb5143cb4397d9daea5f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43611d6c3b384e718f508f264e743aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43611d6c3b384e718f508f264e743aaa">_UART3_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga43611d6c3b384e718f508f264e743aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga43611d6c3b384e718f508f264e743aaa">More...</a><br /></td></tr>
<tr class="separator:ga43611d6c3b384e718f508f264e743aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7857349ec5e0d1bed66242db59d12422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7857349ec5e0d1bed66242db59d12422">_UART3_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga7857349ec5e0d1bed66242db59d12422"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7857349ec5e0d1bed66242db59d12422">More...</a><br /></td></tr>
<tr class="separator:ga7857349ec5e0d1bed66242db59d12422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4712f7d1311bb1fc146c627685d1369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4712f7d1311bb1fc146c627685d1369">_UART3_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gae4712f7d1311bb1fc146c627685d1369"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae4712f7d1311bb1fc146c627685d1369">More...</a><br /></td></tr>
<tr class="separator:gae4712f7d1311bb1fc146c627685d1369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a37bebad04596acf391b3ed872b102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab9a37bebad04596acf391b3ed872b102">_UART3_CR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gab9a37bebad04596acf391b3ed872b102"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 6.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab9a37bebad04596acf391b3ed872b102">More...</a><br /></td></tr>
<tr class="separator:gab9a37bebad04596acf391b3ed872b102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd9eccebdb7bbe0897bb244b5ce8ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bd9eccebdb7bbe0897bb244b5ce8ced">_UART3_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:ga9bd9eccebdb7bbe0897bb244b5ce8ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bd9eccebdb7bbe0897bb244b5ce8ced">More...</a><br /></td></tr>
<tr class="separator:ga9bd9eccebdb7bbe0897bb244b5ce8ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8c7f4c8ef2061732b7d5cd29c6d517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c8c7f4c8ef2061732b7d5cd29c6d517">_UART3_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5c8c7f4c8ef2061732b7d5cd29c6d517"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c8c7f4c8ef2061732b7d5cd29c6d517">More...</a><br /></td></tr>
<tr class="separator:ga5c8c7f4c8ef2061732b7d5cd29c6d517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadf5630f44fa97523f82f7b5cdff7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeadf5630f44fa97523f82f7b5cdff7a6">_UART3_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaeadf5630f44fa97523f82f7b5cdff7a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeadf5630f44fa97523f82f7b5cdff7a6">More...</a><br /></td></tr>
<tr class="separator:gaeadf5630f44fa97523f82f7b5cdff7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12783168823b2242b02ef4ccb0ebfcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga12783168823b2242b02ef4ccb0ebfcae">_UART3_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga12783168823b2242b02ef4ccb0ebfcae"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga12783168823b2242b02ef4ccb0ebfcae">More...</a><br /></td></tr>
<tr class="separator:ga12783168823b2242b02ef4ccb0ebfcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fcabb85961f74a99a84aa6092fd074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81fcabb85961f74a99a84aa6092fd074">_UART3_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga81fcabb85961f74a99a84aa6092fd074"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga81fcabb85961f74a99a84aa6092fd074">More...</a><br /></td></tr>
<tr class="separator:ga81fcabb85961f74a99a84aa6092fd074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefd4ac9eeb026f90c95afcad89f1f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaefd4ac9eeb026f90c95afcad89f1f7e">_UART3_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaefd4ac9eeb026f90c95afcad89f1f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaefd4ac9eeb026f90c95afcad89f1f7e">More...</a><br /></td></tr>
<tr class="separator:gaaefd4ac9eeb026f90c95afcad89f1f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0ae1b4548fc866bd021b12893550e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd0ae1b4548fc866bd021b12893550e5">_UART3_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacd0ae1b4548fc866bd021b12893550e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 4 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacd0ae1b4548fc866bd021b12893550e5">More...</a><br /></td></tr>
<tr class="separator:gacd0ae1b4548fc866bd021b12893550e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e123335b18cd1eb7d9a2c831e110e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e123335b18cd1eb7d9a2c831e110e99">_UART3_CR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0e123335b18cd1eb7d9a2c831e110e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 6 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e123335b18cd1eb7d9a2c831e110e99">More...</a><br /></td></tr>
<tr class="separator:ga0e123335b18cd1eb7d9a2c831e110e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3589aa2f646fd67ee00ca87842ccd6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3589aa2f646fd67ee00ca87842ccd6c">_UART3_SR_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf3589aa2f646fd67ee00ca87842ccd6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Parity error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3589aa2f646fd67ee00ca87842ccd6c">More...</a><br /></td></tr>
<tr class="separator:gaf3589aa2f646fd67ee00ca87842ccd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257bc3eb7b0e539504df6966035b6d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga257bc3eb7b0e539504df6966035b6d90">_UART3_SR_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga257bc3eb7b0e539504df6966035b6d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Framing error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga257bc3eb7b0e539504df6966035b6d90">More...</a><br /></td></tr>
<tr class="separator:ga257bc3eb7b0e539504df6966035b6d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4841c0142f88fdd3fede35a41ab168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca4841c0142f88fdd3fede35a41ab168">_UART3_SR_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaca4841c0142f88fdd3fede35a41ab168"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Noise flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaca4841c0142f88fdd3fede35a41ab168">More...</a><br /></td></tr>
<tr class="separator:gaca4841c0142f88fdd3fede35a41ab168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1777cf08619f509724a4deb0b1f9984d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1777cf08619f509724a4deb0b1f9984d">_UART3_SR_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1777cf08619f509724a4deb0b1f9984d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Header Error (LIN slave mode) / Overrun error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1777cf08619f509724a4deb0b1f9984d">More...</a><br /></td></tr>
<tr class="separator:ga1777cf08619f509724a4deb0b1f9984d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb499907f4a6eec76cb337987a04f106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb499907f4a6eec76cb337987a04f106">_UART3_SR_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaeb499907f4a6eec76cb337987a04f106"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 IDLE line detected [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb499907f4a6eec76cb337987a04f106">More...</a><br /></td></tr>
<tr class="separator:gaeb499907f4a6eec76cb337987a04f106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac669d3f3e1afec872d78c19f73a4b0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac669d3f3e1afec872d78c19f73a4b0c5">_UART3_SR_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac669d3f3e1afec872d78c19f73a4b0c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Read data register not empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac669d3f3e1afec872d78c19f73a4b0c5">More...</a><br /></td></tr>
<tr class="separator:gac669d3f3e1afec872d78c19f73a4b0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6896ab625aec76fd2efc4b7869a77970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6896ab625aec76fd2efc4b7869a77970">_UART3_SR_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6896ab625aec76fd2efc4b7869a77970"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmission complete [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6896ab625aec76fd2efc4b7869a77970">More...</a><br /></td></tr>
<tr class="separator:ga6896ab625aec76fd2efc4b7869a77970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994885e7267946aadeff7aadb76d523c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga994885e7267946aadeff7aadb76d523c">_UART3_SR_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga994885e7267946aadeff7aadb76d523c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmit data register empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga994885e7267946aadeff7aadb76d523c">More...</a><br /></td></tr>
<tr class="separator:ga994885e7267946aadeff7aadb76d523c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b69114a1ca392967d7ff2f625b8b466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b69114a1ca392967d7ff2f625b8b466">_UART3_CR1_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4b69114a1ca392967d7ff2f625b8b466"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Parity interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b69114a1ca392967d7ff2f625b8b466">More...</a><br /></td></tr>
<tr class="separator:ga4b69114a1ca392967d7ff2f625b8b466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf10cff348fc679aa7f3173d83b8a130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf10cff348fc679aa7f3173d83b8a130">_UART3_CR1_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaaf10cff348fc679aa7f3173d83b8a130"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Parity selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf10cff348fc679aa7f3173d83b8a130">More...</a><br /></td></tr>
<tr class="separator:gaaf10cff348fc679aa7f3173d83b8a130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac682c5d7ea73a8ab9eae02af23251db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac682c5d7ea73a8ab9eae02af23251db0">_UART3_CR1_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac682c5d7ea73a8ab9eae02af23251db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Parity control enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac682c5d7ea73a8ab9eae02af23251db0">More...</a><br /></td></tr>
<tr class="separator:gac682c5d7ea73a8ab9eae02af23251db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4cb486766424d83c933d34bc231a8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4cb486766424d83c933d34bc231a8c1">_UART3_CR1_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf4cb486766424d83c933d34bc231a8c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Wakeup method [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4cb486766424d83c933d34bc231a8c1">More...</a><br /></td></tr>
<tr class="separator:gaf4cb486766424d83c933d34bc231a8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd7fe9c21518ac564f782d85bae01d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6dd7fe9c21518ac564f782d85bae01d1">_UART3_CR1_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6dd7fe9c21518ac564f782d85bae01d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 word length [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6dd7fe9c21518ac564f782d85bae01d1">More...</a><br /></td></tr>
<tr class="separator:ga6dd7fe9c21518ac564f782d85bae01d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee9c21af8b9164db3bd378ed9671303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaee9c21af8b9164db3bd378ed9671303">_UART3_CR1_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaaee9c21af8b9164db3bd378ed9671303"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Disable (for low power consumption) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaee9c21af8b9164db3bd378ed9671303">More...</a><br /></td></tr>
<tr class="separator:gaaee9c21af8b9164db3bd378ed9671303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7267f0a33e6b3fc7467fb17f34465ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7267f0a33e6b3fc7467fb17f34465ec8">_UART3_CR1_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7267f0a33e6b3fc7467fb17f34465ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmit Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7267f0a33e6b3fc7467fb17f34465ec8">More...</a><br /></td></tr>
<tr class="separator:ga7267f0a33e6b3fc7467fb17f34465ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467ce8086ba7f85146ac7e113c8a1ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga467ce8086ba7f85146ac7e113c8a1ee7">_UART3_CR1_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga467ce8086ba7f85146ac7e113c8a1ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Receive Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga467ce8086ba7f85146ac7e113c8a1ee7">More...</a><br /></td></tr>
<tr class="separator:ga467ce8086ba7f85146ac7e113c8a1ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e140b39fad113000399fa5d8432173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga79e140b39fad113000399fa5d8432173">_UART3_CR2_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga79e140b39fad113000399fa5d8432173"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Send break [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga79e140b39fad113000399fa5d8432173">More...</a><br /></td></tr>
<tr class="separator:ga79e140b39fad113000399fa5d8432173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea433c54fdb54a9726194cd444dd310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaea433c54fdb54a9726194cd444dd310">_UART3_CR2_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaaea433c54fdb54a9726194cd444dd310"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Receiver wakeup [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaea433c54fdb54a9726194cd444dd310">More...</a><br /></td></tr>
<tr class="separator:gaaea433c54fdb54a9726194cd444dd310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3dad9aa5ae5dd1c2602f492e72f2ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3dad9aa5ae5dd1c2602f492e72f2ce9">_UART3_CR2_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab3dad9aa5ae5dd1c2602f492e72f2ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Receiver enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab3dad9aa5ae5dd1c2602f492e72f2ce9">More...</a><br /></td></tr>
<tr class="separator:gab3dad9aa5ae5dd1c2602f492e72f2ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cabb8008cadc7ef72b476733f24bc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7cabb8008cadc7ef72b476733f24bc78">_UART3_CR2_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7cabb8008cadc7ef72b476733f24bc78"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmitter enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7cabb8008cadc7ef72b476733f24bc78">More...</a><br /></td></tr>
<tr class="separator:ga7cabb8008cadc7ef72b476733f24bc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae222fd8fc8023faf7940485d50eb7659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae222fd8fc8023faf7940485d50eb7659">_UART3_CR2_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae222fd8fc8023faf7940485d50eb7659"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 IDLE Line interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae222fd8fc8023faf7940485d50eb7659">More...</a><br /></td></tr>
<tr class="separator:gae222fd8fc8023faf7940485d50eb7659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a66888c94bda08f04ce35bd75f0bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3a66888c94bda08f04ce35bd75f0bda">_UART3_CR2_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad3a66888c94bda08f04ce35bd75f0bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Receiver interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad3a66888c94bda08f04ce35bd75f0bda">More...</a><br /></td></tr>
<tr class="separator:gad3a66888c94bda08f04ce35bd75f0bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b864152824c9a8d61e786717f4ade12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b864152824c9a8d61e786717f4ade12">_UART3_CR2_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2b864152824c9a8d61e786717f4ade12"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmission complete interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b864152824c9a8d61e786717f4ade12">More...</a><br /></td></tr>
<tr class="separator:ga2b864152824c9a8d61e786717f4ade12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056cfc7a20ac38cae4df49612fb81b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga056cfc7a20ac38cae4df49612fb81b46">_UART3_CR2_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga056cfc7a20ac38cae4df49612fb81b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmitter interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga056cfc7a20ac38cae4df49612fb81b46">More...</a><br /></td></tr>
<tr class="separator:ga056cfc7a20ac38cae4df49612fb81b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1bf8406041f0c1b25509068e24370b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee1bf8406041f0c1b25509068e24370b">_UART3_CR3_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaee1bf8406041f0c1b25509068e24370b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 STOP bits [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaee1bf8406041f0c1b25509068e24370b">More...</a><br /></td></tr>
<tr class="separator:gaee1bf8406041f0c1b25509068e24370b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bccae29aff1099afc5a0db739e6429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43bccae29aff1099afc5a0db739e6429">_UART3_CR3_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga43bccae29aff1099afc5a0db739e6429"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 STOP bits [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga43bccae29aff1099afc5a0db739e6429">More...</a><br /></td></tr>
<tr class="separator:ga43bccae29aff1099afc5a0db739e6429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ffac432df5ffb4d934b175ca0b260d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ffac432df5ffb4d934b175ca0b260d7">_UART3_CR3_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6ffac432df5ffb4d934b175ca0b260d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 STOP bits [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ffac432df5ffb4d934b175ca0b260d7">More...</a><br /></td></tr>
<tr class="separator:ga6ffac432df5ffb4d934b175ca0b260d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf71c012fd5ec62592b9f37313338616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf71c012fd5ec62592b9f37313338616">_UART3_CR3_LINEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaaf71c012fd5ec62592b9f37313338616"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN mode enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf71c012fd5ec62592b9f37313338616">More...</a><br /></td></tr>
<tr class="separator:gaaf71c012fd5ec62592b9f37313338616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42535bbdd2cd4494120a3af6a9285f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42535bbdd2cd4494120a3af6a9285f32">_UART3_CR4_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga42535bbdd2cd4494120a3af6a9285f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Address of the UART node [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga42535bbdd2cd4494120a3af6a9285f32">More...</a><br /></td></tr>
<tr class="separator:ga42535bbdd2cd4494120a3af6a9285f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093bbf67da3966c08073728440f2f881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga093bbf67da3966c08073728440f2f881">_UART3_CR4_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga093bbf67da3966c08073728440f2f881"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Address of the UART node [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga093bbf67da3966c08073728440f2f881">More...</a><br /></td></tr>
<tr class="separator:ga093bbf67da3966c08073728440f2f881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2bdfe252ba12e712f2a9fe83396f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a2bdfe252ba12e712f2a9fe83396f0e">_UART3_CR4_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5a2bdfe252ba12e712f2a9fe83396f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Address of the UART node [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a2bdfe252ba12e712f2a9fe83396f0e">More...</a><br /></td></tr>
<tr class="separator:ga5a2bdfe252ba12e712f2a9fe83396f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8f15c5b477ca583b14f908c65c0dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafd8f15c5b477ca583b14f908c65c0dc4">_UART3_CR4_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gafd8f15c5b477ca583b14f908c65c0dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Address of the UART node [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafd8f15c5b477ca583b14f908c65c0dc4">More...</a><br /></td></tr>
<tr class="separator:gafd8f15c5b477ca583b14f908c65c0dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65678239faeeb746b1ab45d9591edac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga65678239faeeb746b1ab45d9591edac0">_UART3_CR4_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga65678239faeeb746b1ab45d9591edac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Address of the UART node [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga65678239faeeb746b1ab45d9591edac0">More...</a><br /></td></tr>
<tr class="separator:ga65678239faeeb746b1ab45d9591edac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aae5e9057ca21ff301b99e19c079bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5aae5e9057ca21ff301b99e19c079bb3">_UART3_CR4_LBDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5aae5e9057ca21ff301b99e19c079bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Break Detection Flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5aae5e9057ca21ff301b99e19c079bb3">More...</a><br /></td></tr>
<tr class="separator:ga5aae5e9057ca21ff301b99e19c079bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa552e053e5df37f9068cef636a030d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadaa552e053e5df37f9068cef636a030d">_UART3_CR4_LBDL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gadaa552e053e5df37f9068cef636a030d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Break Detection Length [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadaa552e053e5df37f9068cef636a030d">More...</a><br /></td></tr>
<tr class="separator:gadaa552e053e5df37f9068cef636a030d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca8058059a619266dfba043bc23f418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ca8058059a619266dfba043bc23f418">_UART3_CR4_LBDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga8ca8058059a619266dfba043bc23f418"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Break Detection Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ca8058059a619266dfba043bc23f418">More...</a><br /></td></tr>
<tr class="separator:ga8ca8058059a619266dfba043bc23f418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47464171cb465961aef96c782b159409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga47464171cb465961aef96c782b159409">_UART3_CR6_LSF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga47464171cb465961aef96c782b159409"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Sync Field [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga47464171cb465961aef96c782b159409">More...</a><br /></td></tr>
<tr class="separator:ga47464171cb465961aef96c782b159409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2c85a1982676a8dd040f9e6183372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c2c85a1982676a8dd040f9e6183372a">_UART3_CR6_LHDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1c2c85a1982676a8dd040f9e6183372a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Header Detection Flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c2c85a1982676a8dd040f9e6183372a">More...</a><br /></td></tr>
<tr class="separator:ga1c2c85a1982676a8dd040f9e6183372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f3ec0efec22e4f7b6c75cc2b3eb578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad5f3ec0efec22e4f7b6c75cc2b3eb578">_UART3_CR6_LHDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad5f3ec0efec22e4f7b6c75cc2b3eb578"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Header Detection Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad5f3ec0efec22e4f7b6c75cc2b3eb578">More...</a><br /></td></tr>
<tr class="separator:gad5f3ec0efec22e4f7b6c75cc2b3eb578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7e06e803e3d4c9d8d2d321690d9270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f7e06e803e3d4c9d8d2d321690d9270">_UART3_CR6_LASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6f7e06e803e3d4c9d8d2d321690d9270"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN automatic resynchronisation enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f7e06e803e3d4c9d8d2d321690d9270">More...</a><br /></td></tr>
<tr class="separator:ga6f7e06e803e3d4c9d8d2d321690d9270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50d3ae600a9e1abf5a8d4910d3f15f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab50d3ae600a9e1abf5a8d4910d3f15f4">_UART3_CR6_LSLV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab50d3ae600a9e1abf5a8d4910d3f15f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Slave Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab50d3ae600a9e1abf5a8d4910d3f15f4">More...</a><br /></td></tr>
<tr class="separator:gab50d3ae600a9e1abf5a8d4910d3f15f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd5de035e5e1177b9269d02817817e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2cd5de035e5e1177b9269d02817817e0">_UART3_CR6_LDUM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2cd5de035e5e1177b9269d02817817e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Divider Update Method [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2cd5de035e5e1177b9269d02817817e0">More...</a><br /></td></tr>
<tr class="separator:ga2cd5de035e5e1177b9269d02817817e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0db70c5bcd5675b2c9779656d440b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0db70c5bcd5675b2c9779656d440b6b">_UART4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___u_a_r_t4__t">_UART4_t</a>,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>)</td></tr>
<tr class="memdesc:gaf0db70c5bcd5675b2c9779656d440b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0db70c5bcd5675b2c9779656d440b6b">More...</a><br /></td></tr>
<tr class="separator:gaf0db70c5bcd5675b2c9779656d440b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0d7471fe10308382649ea5ad0d0af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e0d7471fe10308382649ea5ad0d0af2">_UART4_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9e0d7471fe10308382649ea5ad0d0af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e0d7471fe10308382649ea5ad0d0af2">More...</a><br /></td></tr>
<tr class="separator:ga9e0d7471fe10308382649ea5ad0d0af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0458ae429d55ff7a159c0f220748dae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0458ae429d55ff7a159c0f220748dae7">_UART4_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga0458ae429d55ff7a159c0f220748dae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0458ae429d55ff7a159c0f220748dae7">More...</a><br /></td></tr>
<tr class="separator:ga0458ae429d55ff7a159c0f220748dae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee718cb5dc4bf8ffdd7ac4aeca7d1729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee718cb5dc4bf8ffdd7ac4aeca7d1729">_UART4_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaee718cb5dc4bf8ffdd7ac4aeca7d1729"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaee718cb5dc4bf8ffdd7ac4aeca7d1729">More...</a><br /></td></tr>
<tr class="separator:gaee718cb5dc4bf8ffdd7ac4aeca7d1729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab92a7222f44ef9cf4c8ec0bb245d5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab92a7222f44ef9cf4c8ec0bb245d5b8">_UART4_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaab92a7222f44ef9cf4c8ec0bb245d5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaab92a7222f44ef9cf4c8ec0bb245d5b8">More...</a><br /></td></tr>
<tr class="separator:gaab92a7222f44ef9cf4c8ec0bb245d5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdcf81e68b08a4dd049d814155837e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cdcf81e68b08a4dd049d814155837e9">_UART4_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga9cdcf81e68b08a4dd049d814155837e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cdcf81e68b08a4dd049d814155837e9">More...</a><br /></td></tr>
<tr class="separator:ga9cdcf81e68b08a4dd049d814155837e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869bba89a51f4da2a4b899defab418f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga869bba89a51f4da2a4b899defab418f4">_UART4_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga869bba89a51f4da2a4b899defab418f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga869bba89a51f4da2a4b899defab418f4">More...</a><br /></td></tr>
<tr class="separator:ga869bba89a51f4da2a4b899defab418f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4ac25831eba321be14f75432bd79f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae4ac25831eba321be14f75432bd79f9">_UART4_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gaae4ac25831eba321be14f75432bd79f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae4ac25831eba321be14f75432bd79f9">More...</a><br /></td></tr>
<tr class="separator:gaae4ac25831eba321be14f75432bd79f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07538a7d48e32977f65c9157a783f722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07538a7d48e32977f65c9157a783f722">_UART4_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga07538a7d48e32977f65c9157a783f722"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07538a7d48e32977f65c9157a783f722">More...</a><br /></td></tr>
<tr class="separator:ga07538a7d48e32977f65c9157a783f722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121967ccdf5d41e86bcd04bdaa6d1e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga121967ccdf5d41e86bcd04bdaa6d1e50">_UART4_CR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga121967ccdf5d41e86bcd04bdaa6d1e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 5.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga121967ccdf5d41e86bcd04bdaa6d1e50">More...</a><br /></td></tr>
<tr class="separator:ga121967ccdf5d41e86bcd04bdaa6d1e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4220b50c9ac1285842a86b24747575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec4220b50c9ac1285842a86b24747575">_UART4_CR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gaec4220b50c9ac1285842a86b24747575"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 6.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaec4220b50c9ac1285842a86b24747575">More...</a><br /></td></tr>
<tr class="separator:gaec4220b50c9ac1285842a86b24747575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac03cbb3346fa9e7596fe2e12b0a690a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac03cbb3346fa9e7596fe2e12b0a690a7">_UART4_GTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gac03cbb3346fa9e7596fe2e12b0a690a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 guard time register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac03cbb3346fa9e7596fe2e12b0a690a7">More...</a><br /></td></tr>
<tr class="separator:gac03cbb3346fa9e7596fe2e12b0a690a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fef3914f8e5f5b008f6fd714163dcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9fef3914f8e5f5b008f6fd714163dcb6">_UART4_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:ga9fef3914f8e5f5b008f6fd714163dcb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9fef3914f8e5f5b008f6fd714163dcb6">More...</a><br /></td></tr>
<tr class="separator:ga9fef3914f8e5f5b008f6fd714163dcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56db896fba51743a3d622ec94d4cd23b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56db896fba51743a3d622ec94d4cd23b">_UART4_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:ga56db896fba51743a3d622ec94d4cd23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga56db896fba51743a3d622ec94d4cd23b">More...</a><br /></td></tr>
<tr class="separator:ga56db896fba51743a3d622ec94d4cd23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4c44ee5d53b5e5d6e936298a08fa11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadc4c44ee5d53b5e5d6e936298a08fa11">_UART4_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadc4c44ee5d53b5e5d6e936298a08fa11"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadc4c44ee5d53b5e5d6e936298a08fa11">More...</a><br /></td></tr>
<tr class="separator:gadc4c44ee5d53b5e5d6e936298a08fa11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c0e0afc18204f9736a40e28acc347d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae6c0e0afc18204f9736a40e28acc347d">_UART4_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae6c0e0afc18204f9736a40e28acc347d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae6c0e0afc18204f9736a40e28acc347d">More...</a><br /></td></tr>
<tr class="separator:gae6c0e0afc18204f9736a40e28acc347d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe207571a5d2689405ae1beddb3e8b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe207571a5d2689405ae1beddb3e8b01">_UART4_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafe207571a5d2689405ae1beddb3e8b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafe207571a5d2689405ae1beddb3e8b01">More...</a><br /></td></tr>
<tr class="separator:gafe207571a5d2689405ae1beddb3e8b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df4a9720de9d224bb2fc79eb6767743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3df4a9720de9d224bb2fc79eb6767743">_UART4_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3df4a9720de9d224bb2fc79eb6767743"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3df4a9720de9d224bb2fc79eb6767743">More...</a><br /></td></tr>
<tr class="separator:ga3df4a9720de9d224bb2fc79eb6767743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6b2212cd616d9e91f87d805d0d8c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff6b2212cd616d9e91f87d805d0d8c3e">_UART4_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaff6b2212cd616d9e91f87d805d0d8c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaff6b2212cd616d9e91f87d805d0d8c3e">More...</a><br /></td></tr>
<tr class="separator:gaff6b2212cd616d9e91f87d805d0d8c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3b8778b5315f90a57d40f8dee8a814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a3b8778b5315f90a57d40f8dee8a814">_UART4_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0a3b8778b5315f90a57d40f8dee8a814"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 4 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a3b8778b5315f90a57d40f8dee8a814">More...</a><br /></td></tr>
<tr class="separator:ga0a3b8778b5315f90a57d40f8dee8a814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebba87959a293ec1637fd13edbcf9f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaebba87959a293ec1637fd13edbcf9f15">_UART4_CR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaebba87959a293ec1637fd13edbcf9f15"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 5 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaebba87959a293ec1637fd13edbcf9f15">More...</a><br /></td></tr>
<tr class="separator:gaebba87959a293ec1637fd13edbcf9f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50ed23ab5671d654ee4bbd70a122b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf50ed23ab5671d654ee4bbd70a122b7c">_UART4_CR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf50ed23ab5671d654ee4bbd70a122b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 6 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf50ed23ab5671d654ee4bbd70a122b7c">More...</a><br /></td></tr>
<tr class="separator:gaf50ed23ab5671d654ee4bbd70a122b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86ebdf6d6b44064042f6881c0465708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae86ebdf6d6b44064042f6881c0465708">_UART4_GTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae86ebdf6d6b44064042f6881c0465708"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 guard time register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae86ebdf6d6b44064042f6881c0465708">More...</a><br /></td></tr>
<tr class="separator:gae86ebdf6d6b44064042f6881c0465708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961f135531abb42dbc5d8c884235133c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga961f135531abb42dbc5d8c884235133c">_UART4_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga961f135531abb42dbc5d8c884235133c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga961f135531abb42dbc5d8c884235133c">More...</a><br /></td></tr>
<tr class="separator:ga961f135531abb42dbc5d8c884235133c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00895bdab98fcb859070fdcf3979ee8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga00895bdab98fcb859070fdcf3979ee8b">_UART4_SR_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga00895bdab98fcb859070fdcf3979ee8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Parity error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga00895bdab98fcb859070fdcf3979ee8b">More...</a><br /></td></tr>
<tr class="separator:ga00895bdab98fcb859070fdcf3979ee8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac866b661ae5650d5dd5cd894e61e7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaac866b661ae5650d5dd5cd894e61e7d1">_UART4_SR_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaac866b661ae5650d5dd5cd894e61e7d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Framing error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaac866b661ae5650d5dd5cd894e61e7d1">More...</a><br /></td></tr>
<tr class="separator:gaac866b661ae5650d5dd5cd894e61e7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b4139647dddaa7fa2f6a475566ce24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6b4139647dddaa7fa2f6a475566ce24">_UART4_SR_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad6b4139647dddaa7fa2f6a475566ce24"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Noise flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad6b4139647dddaa7fa2f6a475566ce24">More...</a><br /></td></tr>
<tr class="separator:gad6b4139647dddaa7fa2f6a475566ce24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e2918d4dbbc907638a48dcdd550df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga30e2918d4dbbc907638a48dcdd550df8">_UART4_SR_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga30e2918d4dbbc907638a48dcdd550df8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Header Error (LIN slave mode) / Overrun error [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga30e2918d4dbbc907638a48dcdd550df8">More...</a><br /></td></tr>
<tr class="separator:ga30e2918d4dbbc907638a48dcdd550df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc62ff50a09d4753eaab4efe3a69075b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadc62ff50a09d4753eaab4efe3a69075b">_UART4_SR_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gadc62ff50a09d4753eaab4efe3a69075b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 IDLE line detected [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadc62ff50a09d4753eaab4efe3a69075b">More...</a><br /></td></tr>
<tr class="separator:gadc62ff50a09d4753eaab4efe3a69075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc6b0f335e8ebb4fd28cd37c38ed6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bc6b0f335e8ebb4fd28cd37c38ed6c8">_UART4_SR_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7bc6b0f335e8ebb4fd28cd37c38ed6c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Read data register not empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bc6b0f335e8ebb4fd28cd37c38ed6c8">More...</a><br /></td></tr>
<tr class="separator:ga7bc6b0f335e8ebb4fd28cd37c38ed6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f52e784a280fec83ae02b14b9600bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f52e784a280fec83ae02b14b9600bce">_UART4_SR_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9f52e784a280fec83ae02b14b9600bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmission complete [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f52e784a280fec83ae02b14b9600bce">More...</a><br /></td></tr>
<tr class="separator:ga9f52e784a280fec83ae02b14b9600bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec121d97cf27395adabf1ac76d20b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabec121d97cf27395adabf1ac76d20b32">_UART4_SR_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabec121d97cf27395adabf1ac76d20b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmit data register empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabec121d97cf27395adabf1ac76d20b32">More...</a><br /></td></tr>
<tr class="separator:gabec121d97cf27395adabf1ac76d20b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae646edc4001a37d81318e0903c5b919d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae646edc4001a37d81318e0903c5b919d">_UART4_CR1_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae646edc4001a37d81318e0903c5b919d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Parity interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae646edc4001a37d81318e0903c5b919d">More...</a><br /></td></tr>
<tr class="separator:gae646edc4001a37d81318e0903c5b919d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71935823b4bd80e84ca41b0922dcaee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71935823b4bd80e84ca41b0922dcaee6">_UART4_CR1_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga71935823b4bd80e84ca41b0922dcaee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Parity selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga71935823b4bd80e84ca41b0922dcaee6">More...</a><br /></td></tr>
<tr class="separator:ga71935823b4bd80e84ca41b0922dcaee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaede00d930849c2aba89dfeb3afc0d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaede00d930849c2aba89dfeb3afc0d01">_UART4_CR1_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaaede00d930849c2aba89dfeb3afc0d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Parity control enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaede00d930849c2aba89dfeb3afc0d01">More...</a><br /></td></tr>
<tr class="separator:gaaede00d930849c2aba89dfeb3afc0d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b356b95360b6127e65977dc006bbeef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b356b95360b6127e65977dc006bbeef">_UART4_CR1_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0b356b95360b6127e65977dc006bbeef"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Wakeup method [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b356b95360b6127e65977dc006bbeef">More...</a><br /></td></tr>
<tr class="separator:ga0b356b95360b6127e65977dc006bbeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6516827aef336096dd32d9b816a8547a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6516827aef336096dd32d9b816a8547a">_UART4_CR1_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6516827aef336096dd32d9b816a8547a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 word length [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6516827aef336096dd32d9b816a8547a">More...</a><br /></td></tr>
<tr class="separator:ga6516827aef336096dd32d9b816a8547a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee8ba27d967b454240f11766797526c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ee8ba27d967b454240f11766797526c">_UART4_CR1_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0ee8ba27d967b454240f11766797526c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Disable (for low power consumption) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ee8ba27d967b454240f11766797526c">More...</a><br /></td></tr>
<tr class="separator:ga0ee8ba27d967b454240f11766797526c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4fb19ac21232a7e7d625e4c4caa1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f4fb19ac21232a7e7d625e4c4caa1c3">_UART4_CR1_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga3f4fb19ac21232a7e7d625e4c4caa1c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmit Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f4fb19ac21232a7e7d625e4c4caa1c3">More...</a><br /></td></tr>
<tr class="separator:ga3f4fb19ac21232a7e7d625e4c4caa1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9863238be36e135108e1e64af0a816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5b9863238be36e135108e1e64af0a816">_UART4_CR1_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5b9863238be36e135108e1e64af0a816"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Receive Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5b9863238be36e135108e1e64af0a816">More...</a><br /></td></tr>
<tr class="separator:ga5b9863238be36e135108e1e64af0a816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0620c63db11c3a944eabf24d88b04026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0620c63db11c3a944eabf24d88b04026">_UART4_CR2_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0620c63db11c3a944eabf24d88b04026"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Send break [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0620c63db11c3a944eabf24d88b04026">More...</a><br /></td></tr>
<tr class="separator:ga0620c63db11c3a944eabf24d88b04026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075deae868823a035d5c0a58336e6a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga075deae868823a035d5c0a58336e6a81">_UART4_CR2_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga075deae868823a035d5c0a58336e6a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Receiver wakeup [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga075deae868823a035d5c0a58336e6a81">More...</a><br /></td></tr>
<tr class="separator:ga075deae868823a035d5c0a58336e6a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2ee57ef8288f9df4471de46b3a9a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabe2ee57ef8288f9df4471de46b3a9a0d">_UART4_CR2_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabe2ee57ef8288f9df4471de46b3a9a0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Receiver enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabe2ee57ef8288f9df4471de46b3a9a0d">More...</a><br /></td></tr>
<tr class="separator:gabe2ee57ef8288f9df4471de46b3a9a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb9c90f4f830b3714c5946ef491e2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bb9c90f4f830b3714c5946ef491e2e2">_UART4_CR2_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1bb9c90f4f830b3714c5946ef491e2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmitter enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bb9c90f4f830b3714c5946ef491e2e2">More...</a><br /></td></tr>
<tr class="separator:ga1bb9c90f4f830b3714c5946ef491e2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f959f7e0b845132a659505ab4643cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f959f7e0b845132a659505ab4643cf6">_UART4_CR2_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9f959f7e0b845132a659505ab4643cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 IDLE Line interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f959f7e0b845132a659505ab4643cf6">More...</a><br /></td></tr>
<tr class="separator:ga9f959f7e0b845132a659505ab4643cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9eb27afadc65bf4095c298133e7b43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae9eb27afadc65bf4095c298133e7b43b">_UART4_CR2_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae9eb27afadc65bf4095c298133e7b43b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Receiver interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae9eb27afadc65bf4095c298133e7b43b">More...</a><br /></td></tr>
<tr class="separator:gae9eb27afadc65bf4095c298133e7b43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd995d820df9be055fd51851da1733b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd995d820df9be055fd51851da1733b8">_UART4_CR2_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gacd995d820df9be055fd51851da1733b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmission complete interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacd995d820df9be055fd51851da1733b8">More...</a><br /></td></tr>
<tr class="separator:gacd995d820df9be055fd51851da1733b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce254238d7d428540ce75df96d5ad76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ce254238d7d428540ce75df96d5ad76">_UART4_CR2_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2ce254238d7d428540ce75df96d5ad76"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmitter interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ce254238d7d428540ce75df96d5ad76">More...</a><br /></td></tr>
<tr class="separator:ga2ce254238d7d428540ce75df96d5ad76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ee46186fc4d6e9344315b83c5cd5cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02ee46186fc4d6e9344315b83c5cd5cd">_UART4_CR3_LBCL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga02ee46186fc4d6e9344315b83c5cd5cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Last bit clock pulse [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga02ee46186fc4d6e9344315b83c5cd5cd">More...</a><br /></td></tr>
<tr class="separator:ga02ee46186fc4d6e9344315b83c5cd5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ef0881ef7343ba6da6cfa1fec3d0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga80ef0881ef7343ba6da6cfa1fec3d0b3">_UART4_CR3_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga80ef0881ef7343ba6da6cfa1fec3d0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Clock phase [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga80ef0881ef7343ba6da6cfa1fec3d0b3">More...</a><br /></td></tr>
<tr class="separator:ga80ef0881ef7343ba6da6cfa1fec3d0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6738b650ef71990d87a6b2897097360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab6738b650ef71990d87a6b2897097360">_UART4_CR3_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab6738b650ef71990d87a6b2897097360"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Clock polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab6738b650ef71990d87a6b2897097360">More...</a><br /></td></tr>
<tr class="separator:gab6738b650ef71990d87a6b2897097360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c3050b3ce4810f60543a1ab78cf32f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0c3050b3ce4810f60543a1ab78cf32f">_UART4_CR3_CKEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf0c3050b3ce4810f60543a1ab78cf32f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Clock enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0c3050b3ce4810f60543a1ab78cf32f">More...</a><br /></td></tr>
<tr class="separator:gaf0c3050b3ce4810f60543a1ab78cf32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f62ff503f7703ee0c323abcd789f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga04f62ff503f7703ee0c323abcd789f15">_UART4_CR3_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga04f62ff503f7703ee0c323abcd789f15"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 STOP bits [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga04f62ff503f7703ee0c323abcd789f15">More...</a><br /></td></tr>
<tr class="separator:ga04f62ff503f7703ee0c323abcd789f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0158e7222fc862d77dac26de4d48c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d0158e7222fc862d77dac26de4d48c6">_UART4_CR3_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8d0158e7222fc862d77dac26de4d48c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 STOP bits [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d0158e7222fc862d77dac26de4d48c6">More...</a><br /></td></tr>
<tr class="separator:ga8d0158e7222fc862d77dac26de4d48c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2ee3f514d2cb23fc7c02ff0114c66e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f2ee3f514d2cb23fc7c02ff0114c66e">_UART4_CR3_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0f2ee3f514d2cb23fc7c02ff0114c66e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 STOP bits [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f2ee3f514d2cb23fc7c02ff0114c66e">More...</a><br /></td></tr>
<tr class="separator:ga0f2ee3f514d2cb23fc7c02ff0114c66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8027c7154c8507665fd3569c0dc55f71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8027c7154c8507665fd3569c0dc55f71">_UART4_CR3_LINEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga8027c7154c8507665fd3569c0dc55f71"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN mode enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8027c7154c8507665fd3569c0dc55f71">More...</a><br /></td></tr>
<tr class="separator:ga8027c7154c8507665fd3569c0dc55f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c654b46541e6c9f9687ba7a9089eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05c654b46541e6c9f9687ba7a9089eac">_UART4_CR4_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga05c654b46541e6c9f9687ba7a9089eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Address of the UART node [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga05c654b46541e6c9f9687ba7a9089eac">More...</a><br /></td></tr>
<tr class="separator:ga05c654b46541e6c9f9687ba7a9089eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e43a105ae311a3cbca0e2a458242245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e43a105ae311a3cbca0e2a458242245">_UART4_CR4_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5e43a105ae311a3cbca0e2a458242245"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Address of the UART node [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e43a105ae311a3cbca0e2a458242245">More...</a><br /></td></tr>
<tr class="separator:ga5e43a105ae311a3cbca0e2a458242245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d05d6bbd01f53876330052edbd49178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d05d6bbd01f53876330052edbd49178">_UART4_CR4_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2d05d6bbd01f53876330052edbd49178"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Address of the UART node [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d05d6bbd01f53876330052edbd49178">More...</a><br /></td></tr>
<tr class="separator:ga2d05d6bbd01f53876330052edbd49178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7cfcd65e0caf41ad9f6d509f085e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabe7cfcd65e0caf41ad9f6d509f085e64">_UART4_CR4_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabe7cfcd65e0caf41ad9f6d509f085e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Address of the UART node [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabe7cfcd65e0caf41ad9f6d509f085e64">More...</a><br /></td></tr>
<tr class="separator:gabe7cfcd65e0caf41ad9f6d509f085e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb9c7c7d1cd7deebc9460b9410fb03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0eb9c7c7d1cd7deebc9460b9410fb03c">_UART4_CR4_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0eb9c7c7d1cd7deebc9460b9410fb03c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Address of the UART node [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0eb9c7c7d1cd7deebc9460b9410fb03c">More...</a><br /></td></tr>
<tr class="separator:ga0eb9c7c7d1cd7deebc9460b9410fb03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029fa251be47d5e2f1b85a6c5ed8e69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga029fa251be47d5e2f1b85a6c5ed8e69c">_UART4_CR4_LBDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga029fa251be47d5e2f1b85a6c5ed8e69c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Break Detection Flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga029fa251be47d5e2f1b85a6c5ed8e69c">More...</a><br /></td></tr>
<tr class="separator:ga029fa251be47d5e2f1b85a6c5ed8e69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd375e2efb36ce9fda5203bfce5c15d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd375e2efb36ce9fda5203bfce5c15d5">_UART4_CR4_LBDL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabd375e2efb36ce9fda5203bfce5c15d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Break Detection Length [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabd375e2efb36ce9fda5203bfce5c15d5">More...</a><br /></td></tr>
<tr class="separator:gabd375e2efb36ce9fda5203bfce5c15d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5899c2b26e2d3b8861a9a89935c0d41f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5899c2b26e2d3b8861a9a89935c0d41f">_UART4_CR4_LBDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5899c2b26e2d3b8861a9a89935c0d41f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Break Detection Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5899c2b26e2d3b8861a9a89935c0d41f">More...</a><br /></td></tr>
<tr class="separator:ga5899c2b26e2d3b8861a9a89935c0d41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga882ac269e31cc3717bd089a90937e6a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga882ac269e31cc3717bd089a90937e6a1">_UART4_CR5_IREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga882ac269e31cc3717bd089a90937e6a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 IrDA mode Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga882ac269e31cc3717bd089a90937e6a1">More...</a><br /></td></tr>
<tr class="separator:ga882ac269e31cc3717bd089a90937e6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f0bf2d9bceb76b30fb67f66617a1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad4f0bf2d9bceb76b30fb67f66617a1c3">_UART4_CR5_IRLP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad4f0bf2d9bceb76b30fb67f66617a1c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 IrDA Low Power [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad4f0bf2d9bceb76b30fb67f66617a1c3">More...</a><br /></td></tr>
<tr class="separator:gad4f0bf2d9bceb76b30fb67f66617a1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa359dfa107c63ff5c003637945de50c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa359dfa107c63ff5c003637945de50c3">_UART4_CR5_HDSEL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa359dfa107c63ff5c003637945de50c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Half-Duplex Selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa359dfa107c63ff5c003637945de50c3">More...</a><br /></td></tr>
<tr class="separator:gaa359dfa107c63ff5c003637945de50c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4440ca1e6180c981a0ded15933a62db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4440ca1e6180c981a0ded15933a62db8">_UART4_CR5_NACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4440ca1e6180c981a0ded15933a62db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Smartcard NACK enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4440ca1e6180c981a0ded15933a62db8">More...</a><br /></td></tr>
<tr class="separator:ga4440ca1e6180c981a0ded15933a62db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5efb3ba54a8e57a6ee6d72bdb3a8dfda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5efb3ba54a8e57a6ee6d72bdb3a8dfda">_UART4_CR5_SCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5efb3ba54a8e57a6ee6d72bdb3a8dfda"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Smartcard mode enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5efb3ba54a8e57a6ee6d72bdb3a8dfda">More...</a><br /></td></tr>
<tr class="separator:ga5efb3ba54a8e57a6ee6d72bdb3a8dfda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610dbf7af813a74fb7370e631f40f4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga610dbf7af813a74fb7370e631f40f4ba">_UART4_CR6_LSF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga610dbf7af813a74fb7370e631f40f4ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Sync Field [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga610dbf7af813a74fb7370e631f40f4ba">More...</a><br /></td></tr>
<tr class="separator:ga610dbf7af813a74fb7370e631f40f4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8b053756184543cf00e95c423de851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabb8b053756184543cf00e95c423de851">_UART4_CR6_LHDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabb8b053756184543cf00e95c423de851"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Header Detection Flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabb8b053756184543cf00e95c423de851">More...</a><br /></td></tr>
<tr class="separator:gabb8b053756184543cf00e95c423de851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a923cb69c547d71a295dba1a0177a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a923cb69c547d71a295dba1a0177a9f">_UART4_CR6_LHDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4a923cb69c547d71a295dba1a0177a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Header Detection Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a923cb69c547d71a295dba1a0177a9f">More...</a><br /></td></tr>
<tr class="separator:ga4a923cb69c547d71a295dba1a0177a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c2ef5fdbfdb58109ceb85b63110c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga67c2ef5fdbfdb58109ceb85b63110c84">_UART4_CR6_LASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga67c2ef5fdbfdb58109ceb85b63110c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN automatic resynchronisation enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga67c2ef5fdbfdb58109ceb85b63110c84">More...</a><br /></td></tr>
<tr class="separator:ga67c2ef5fdbfdb58109ceb85b63110c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec11106f033269e666fa1e2112963b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafec11106f033269e666fa1e2112963b5">_UART4_CR6_LSLV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafec11106f033269e666fa1e2112963b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Slave Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafec11106f033269e666fa1e2112963b5">More...</a><br /></td></tr>
<tr class="separator:gafec11106f033269e666fa1e2112963b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac469cdb3d80dffce74cbed818d16991c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac469cdb3d80dffce74cbed818d16991c">_UART4_CR6_LDUM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac469cdb3d80dffce74cbed818d16991c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Divider Update Method [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac469cdb3d80dffce74cbed818d16991c">More...</a><br /></td></tr>
<tr class="separator:gac469cdb3d80dffce74cbed818d16991c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0cd8ae5ebbc48ee199d873d7289e107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa0cd8ae5ebbc48ee199d873d7289e107">_TIM1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m1__t">_TIM1_t</a>,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa0cd8ae5ebbc48ee199d873d7289e107"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa0cd8ae5ebbc48ee199d873d7289e107">More...</a><br /></td></tr>
<tr class="separator:gaa0cd8ae5ebbc48ee199d873d7289e107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac554bd6487e108108ffc0bfc67b7046e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac554bd6487e108108ffc0bfc67b7046e">_TIM1_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gac554bd6487e108108ffc0bfc67b7046e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac554bd6487e108108ffc0bfc67b7046e">More...</a><br /></td></tr>
<tr class="separator:gac554bd6487e108108ffc0bfc67b7046e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d6c74e2308763b4ac86bdfe99a5f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61d6c74e2308763b4ac86bdfe99a5f82">_TIM1_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga61d6c74e2308763b4ac86bdfe99a5f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga61d6c74e2308763b4ac86bdfe99a5f82">More...</a><br /></td></tr>
<tr class="separator:ga61d6c74e2308763b4ac86bdfe99a5f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383b171edbcb530e8c8ed32634829750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga383b171edbcb530e8c8ed32634829750">_TIM1_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga383b171edbcb530e8c8ed32634829750"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Slave mode control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga383b171edbcb530e8c8ed32634829750">More...</a><br /></td></tr>
<tr class="separator:ga383b171edbcb530e8c8ed32634829750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cedb08f21eb3a4dbc7983530f70565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9cedb08f21eb3a4dbc7983530f70565">_TIM1_ETR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaa9cedb08f21eb3a4dbc7983530f70565"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9cedb08f21eb3a4dbc7983530f70565">More...</a><br /></td></tr>
<tr class="separator:gaa9cedb08f21eb3a4dbc7983530f70565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91130f7e9e353dcbf6d5028556289475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga91130f7e9e353dcbf6d5028556289475">_TIM1_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga91130f7e9e353dcbf6d5028556289475"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga91130f7e9e353dcbf6d5028556289475">More...</a><br /></td></tr>
<tr class="separator:ga91130f7e9e353dcbf6d5028556289475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707f0caf9c98da918ee94b5f2a02ece3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga707f0caf9c98da918ee94b5f2a02ece3">_TIM1_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga707f0caf9c98da918ee94b5f2a02ece3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 status register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga707f0caf9c98da918ee94b5f2a02ece3">More...</a><br /></td></tr>
<tr class="separator:ga707f0caf9c98da918ee94b5f2a02ece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d825ff506258364890808d2a859f190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d825ff506258364890808d2a859f190">_TIM1_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga7d825ff506258364890808d2a859f190"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 status register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d825ff506258364890808d2a859f190">More...</a><br /></td></tr>
<tr class="separator:ga7d825ff506258364890808d2a859f190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d76751f8179897c343de3ad27a53ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d76751f8179897c343de3ad27a53ef4">_TIM1_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga6d76751f8179897c343de3ad27a53ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d76751f8179897c343de3ad27a53ef4">More...</a><br /></td></tr>
<tr class="separator:ga6d76751f8179897c343de3ad27a53ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31a20bdc69d0ff96dcae3d9f48d2ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad31a20bdc69d0ff96dcae3d9f48d2ae1">_TIM1_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gad31a20bdc69d0ff96dcae3d9f48d2ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad31a20bdc69d0ff96dcae3d9f48d2ae1">More...</a><br /></td></tr>
<tr class="separator:gad31a20bdc69d0ff96dcae3d9f48d2ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a92f45079e3ccae10481f81a55d11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga24a92f45079e3ccae10481f81a55d11c">_TIM1_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga24a92f45079e3ccae10481f81a55d11c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga24a92f45079e3ccae10481f81a55d11c">More...</a><br /></td></tr>
<tr class="separator:ga24a92f45079e3ccae10481f81a55d11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441d3482a00b13daea972245ae9e4279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga441d3482a00b13daea972245ae9e4279">_TIM1_CCMR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga441d3482a00b13daea972245ae9e4279"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga441d3482a00b13daea972245ae9e4279">More...</a><br /></td></tr>
<tr class="separator:ga441d3482a00b13daea972245ae9e4279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb20b6fd829e2743c4db4cd2efcaae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcb20b6fd829e2743c4db4cd2efcaae5">_TIM1_CCMR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gabcb20b6fd829e2743c4db4cd2efcaae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabcb20b6fd829e2743c4db4cd2efcaae5">More...</a><br /></td></tr>
<tr class="separator:gabcb20b6fd829e2743c4db4cd2efcaae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b16dce5059e8f90f25dad2c43d0efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga16b16dce5059e8f90f25dad2c43d0efe">_TIM1_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga16b16dce5059e8f90f25dad2c43d0efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare enable register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga16b16dce5059e8f90f25dad2c43d0efe">More...</a><br /></td></tr>
<tr class="separator:ga16b16dce5059e8f90f25dad2c43d0efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f671d6c99d0b4b9fe93443f69919c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga65f671d6c99d0b4b9fe93443f69919c5">_TIM1_CCER2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga65f671d6c99d0b4b9fe93443f69919c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare enable register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga65f671d6c99d0b4b9fe93443f69919c5">More...</a><br /></td></tr>
<tr class="separator:ga65f671d6c99d0b4b9fe93443f69919c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a5503eb3cf149ac08f7b5522510218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85a5503eb3cf149ac08f7b5522510218">_TIM1_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga85a5503eb3cf149ac08f7b5522510218"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 counter register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85a5503eb3cf149ac08f7b5522510218">More...</a><br /></td></tr>
<tr class="separator:ga85a5503eb3cf149ac08f7b5522510218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ded8f973988b7fc0b29d0ae9db8a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga27ded8f973988b7fc0b29d0ae9db8a19">_TIM1_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga27ded8f973988b7fc0b29d0ae9db8a19"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 counter register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga27ded8f973988b7fc0b29d0ae9db8a19">More...</a><br /></td></tr>
<tr class="separator:ga27ded8f973988b7fc0b29d0ae9db8a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac549960a180b26cf252376b3ff1cc772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac549960a180b26cf252376b3ff1cc772">_TIM1_PSCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:gac549960a180b26cf252376b3ff1cc772"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 clock prescaler register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac549960a180b26cf252376b3ff1cc772">More...</a><br /></td></tr>
<tr class="separator:gac549960a180b26cf252376b3ff1cc772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5536ea23fdd5fe24df517e803d16c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c5536ea23fdd5fe24df517e803d16c1">_TIM1_PSCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:ga6c5536ea23fdd5fe24df517e803d16c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 clock prescaler register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c5536ea23fdd5fe24df517e803d16c1">More...</a><br /></td></tr>
<tr class="separator:ga6c5536ea23fdd5fe24df517e803d16c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa6b5e37bec62e6b5d195e3b595fb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1fa6b5e37bec62e6b5d195e3b595fb15">_TIM1_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga1fa6b5e37bec62e6b5d195e3b595fb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 auto-reload register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1fa6b5e37bec62e6b5d195e3b595fb15">More...</a><br /></td></tr>
<tr class="separator:ga1fa6b5e37bec62e6b5d195e3b595fb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786b73318408573af0a06dcb09b063d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga786b73318408573af0a06dcb09b063d0">_TIM1_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga786b73318408573af0a06dcb09b063d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 auto-reload register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga786b73318408573af0a06dcb09b063d0">More...</a><br /></td></tr>
<tr class="separator:ga786b73318408573af0a06dcb09b063d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5487ad3e706fd850aab2b422403dbf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5487ad3e706fd850aab2b422403dbf69">_TIM1_RCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga5487ad3e706fd850aab2b422403dbf69"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Repetition counter.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5487ad3e706fd850aab2b422403dbf69">More...</a><br /></td></tr>
<tr class="separator:ga5487ad3e706fd850aab2b422403dbf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc727eec392dc98e6238a78e029e6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cc727eec392dc98e6238a78e029e6e0">_TIM1_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:ga9cc727eec392dc98e6238a78e029e6e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 1 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cc727eec392dc98e6238a78e029e6e0">More...</a><br /></td></tr>
<tr class="separator:ga9cc727eec392dc98e6238a78e029e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8078d41bbdcfb0bd9179233ac55a51b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8078d41bbdcfb0bd9179233ac55a51b2">_TIM1_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:ga8078d41bbdcfb0bd9179233ac55a51b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 1 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8078d41bbdcfb0bd9179233ac55a51b2">More...</a><br /></td></tr>
<tr class="separator:ga8078d41bbdcfb0bd9179233ac55a51b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ee2ff62545e4bf7c40084dce8111e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ee2ff62545e4bf7c40084dce8111e9">_TIM1_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x17)</td></tr>
<tr class="memdesc:ga32ee2ff62545e4bf7c40084dce8111e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 2 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ee2ff62545e4bf7c40084dce8111e9">More...</a><br /></td></tr>
<tr class="separator:ga32ee2ff62545e4bf7c40084dce8111e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be8aa0e7bee6274f8668c69af46156a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6be8aa0e7bee6274f8668c69af46156a">_TIM1_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x18)</td></tr>
<tr class="memdesc:ga6be8aa0e7bee6274f8668c69af46156a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 2 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6be8aa0e7bee6274f8668c69af46156a">More...</a><br /></td></tr>
<tr class="separator:ga6be8aa0e7bee6274f8668c69af46156a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa119f0e9170fd9d84ed37aaee9e7dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacfa119f0e9170fd9d84ed37aaee9e7dc">_TIM1_CCR3H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x19)</td></tr>
<tr class="memdesc:gacfa119f0e9170fd9d84ed37aaee9e7dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 3 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacfa119f0e9170fd9d84ed37aaee9e7dc">More...</a><br /></td></tr>
<tr class="separator:gacfa119f0e9170fd9d84ed37aaee9e7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50628b2451242e837e8918930b2d2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga50628b2451242e837e8918930b2d2bb4">_TIM1_CCR3L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1A)</td></tr>
<tr class="memdesc:ga50628b2451242e837e8918930b2d2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 3 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga50628b2451242e837e8918930b2d2bb4">More...</a><br /></td></tr>
<tr class="separator:ga50628b2451242e837e8918930b2d2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa749c431c64264b472240f31d0c6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafaa749c431c64264b472240f31d0c6cc">_TIM1_CCR4H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1B)</td></tr>
<tr class="memdesc:gafaa749c431c64264b472240f31d0c6cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 4 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafaa749c431c64264b472240f31d0c6cc">More...</a><br /></td></tr>
<tr class="separator:gafaa749c431c64264b472240f31d0c6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b74a0cdefe09dd8c694b0772c3aaac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga63b74a0cdefe09dd8c694b0772c3aaac">_TIM1_CCR4L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1C)</td></tr>
<tr class="memdesc:ga63b74a0cdefe09dd8c694b0772c3aaac"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 4 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga63b74a0cdefe09dd8c694b0772c3aaac">More...</a><br /></td></tr>
<tr class="separator:ga63b74a0cdefe09dd8c694b0772c3aaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2480b910be238af60970237a69e720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf2480b910be238af60970237a69e720">_TIM1_BKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1D)</td></tr>
<tr class="memdesc:gaaf2480b910be238af60970237a69e720"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf2480b910be238af60970237a69e720">More...</a><br /></td></tr>
<tr class="separator:gaaf2480b910be238af60970237a69e720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2562cef410cc9d25066164eb3cc400d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2562cef410cc9d25066164eb3cc400d4">_TIM1_DTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1E)</td></tr>
<tr class="memdesc:ga2562cef410cc9d25066164eb3cc400d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Dead-time register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2562cef410cc9d25066164eb3cc400d4">More...</a><br /></td></tr>
<tr class="separator:ga2562cef410cc9d25066164eb3cc400d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2b70ab3eecdb803029af4c17f125d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacb2b70ab3eecdb803029af4c17f125d0">_TIM1_OISR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1F)</td></tr>
<tr class="memdesc:gacb2b70ab3eecdb803029af4c17f125d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacb2b70ab3eecdb803029af4c17f125d0">More...</a><br /></td></tr>
<tr class="separator:gacb2b70ab3eecdb803029af4c17f125d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b448f815f76eb85764c8971dfdd9172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b448f815f76eb85764c8971dfdd9172">_TIM1_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7b448f815f76eb85764c8971dfdd9172"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b448f815f76eb85764c8971dfdd9172">More...</a><br /></td></tr>
<tr class="separator:ga7b448f815f76eb85764c8971dfdd9172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace04d9dcfe22249180c408ad671de1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaace04d9dcfe22249180c408ad671de1a">_TIM1_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaace04d9dcfe22249180c408ad671de1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaace04d9dcfe22249180c408ad671de1a">More...</a><br /></td></tr>
<tr class="separator:gaace04d9dcfe22249180c408ad671de1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5664744f5f124a18ae31255d1e354ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac5664744f5f124a18ae31255d1e354ad">_TIM1_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac5664744f5f124a18ae31255d1e354ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Slave mode control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac5664744f5f124a18ae31255d1e354ad">More...</a><br /></td></tr>
<tr class="separator:gac5664744f5f124a18ae31255d1e354ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4a6e68756831f8f13368ea2c3fc80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef4a6e68756831f8f13368ea2c3fc80a">_TIM1_ETR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaef4a6e68756831f8f13368ea2c3fc80a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaef4a6e68756831f8f13368ea2c3fc80a">More...</a><br /></td></tr>
<tr class="separator:gaef4a6e68756831f8f13368ea2c3fc80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e83671a290024bb5cb4742ab6362640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e83671a290024bb5cb4742ab6362640">_TIM1_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8e83671a290024bb5cb4742ab6362640"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e83671a290024bb5cb4742ab6362640">More...</a><br /></td></tr>
<tr class="separator:ga8e83671a290024bb5cb4742ab6362640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1c0f55514d9297670d6dd839facb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa1c0f55514d9297670d6dd839facb79">_TIM1_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaa1c0f55514d9297670d6dd839facb79"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 status register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa1c0f55514d9297670d6dd839facb79">More...</a><br /></td></tr>
<tr class="separator:gaaa1c0f55514d9297670d6dd839facb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25b4dac455dfb82686f310f41a3b93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa25b4dac455dfb82686f310f41a3b93b">_TIM1_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa25b4dac455dfb82686f310f41a3b93b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 status register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa25b4dac455dfb82686f310f41a3b93b">More...</a><br /></td></tr>
<tr class="separator:gaa25b4dac455dfb82686f310f41a3b93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa517727c37193df4d0db8a3a2f930da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa517727c37193df4d0db8a3a2f930da">_TIM1_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafa517727c37193df4d0db8a3a2f930da"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafa517727c37193df4d0db8a3a2f930da">More...</a><br /></td></tr>
<tr class="separator:gafa517727c37193df4d0db8a3a2f930da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5019ce2bd8b6e5ecfa1c6b75e4b49e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5019ce2bd8b6e5ecfa1c6b75e4b49e21">_TIM1_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5019ce2bd8b6e5ecfa1c6b75e4b49e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5019ce2bd8b6e5ecfa1c6b75e4b49e21">More...</a><br /></td></tr>
<tr class="separator:ga5019ce2bd8b6e5ecfa1c6b75e4b49e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade54ffae5a130fdb81c6b32016f49e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gade54ffae5a130fdb81c6b32016f49e21">_TIM1_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gade54ffae5a130fdb81c6b32016f49e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gade54ffae5a130fdb81c6b32016f49e21">More...</a><br /></td></tr>
<tr class="separator:gade54ffae5a130fdb81c6b32016f49e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa966949cfc7e761a6b6f4797a02aada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa966949cfc7e761a6b6f4797a02aada">_TIM1_CCMR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafa966949cfc7e761a6b6f4797a02aada"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafa966949cfc7e761a6b6f4797a02aada">More...</a><br /></td></tr>
<tr class="separator:gafa966949cfc7e761a6b6f4797a02aada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769d231ed4530f95de39f999b5c32eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga769d231ed4530f95de39f999b5c32eb0">_TIM1_CCMR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga769d231ed4530f95de39f999b5c32eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 4 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga769d231ed4530f95de39f999b5c32eb0">More...</a><br /></td></tr>
<tr class="separator:ga769d231ed4530f95de39f999b5c32eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d997326333676934c3b5120427b8645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d997326333676934c3b5120427b8645">_TIM1_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9d997326333676934c3b5120427b8645"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare enable register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d997326333676934c3b5120427b8645">More...</a><br /></td></tr>
<tr class="separator:ga9d997326333676934c3b5120427b8645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f80bdb3afb5442667bf8ce403941c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga79f80bdb3afb5442667bf8ce403941c2">_TIM1_CCER2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga79f80bdb3afb5442667bf8ce403941c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare enable register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga79f80bdb3afb5442667bf8ce403941c2">More...</a><br /></td></tr>
<tr class="separator:ga79f80bdb3afb5442667bf8ce403941c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efc8e4d75070417c0d392cc291b6d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1efc8e4d75070417c0d392cc291b6d2e">_TIM1_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1efc8e4d75070417c0d392cc291b6d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 counter register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1efc8e4d75070417c0d392cc291b6d2e">More...</a><br /></td></tr>
<tr class="separator:ga1efc8e4d75070417c0d392cc291b6d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bac4c25658e7aff5183fdef4cfa7864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bac4c25658e7aff5183fdef4cfa7864">_TIM1_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2bac4c25658e7aff5183fdef4cfa7864"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 counter register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bac4c25658e7aff5183fdef4cfa7864">More...</a><br /></td></tr>
<tr class="separator:ga2bac4c25658e7aff5183fdef4cfa7864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb89fbd6e39ef8964795b6318d8bbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaceb89fbd6e39ef8964795b6318d8bbc6">_TIM1_PSCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaceb89fbd6e39ef8964795b6318d8bbc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 clock prescaler register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaceb89fbd6e39ef8964795b6318d8bbc6">More...</a><br /></td></tr>
<tr class="separator:gaceb89fbd6e39ef8964795b6318d8bbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37999e9bdbf23da1da906d65b937861e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga37999e9bdbf23da1da906d65b937861e">_TIM1_PSCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga37999e9bdbf23da1da906d65b937861e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 clock prescaler register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga37999e9bdbf23da1da906d65b937861e">More...</a><br /></td></tr>
<tr class="separator:ga37999e9bdbf23da1da906d65b937861e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f09d4f3e92dab3ab0fbae7665f50ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7f09d4f3e92dab3ab0fbae7665f50ac">_TIM1_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaa7f09d4f3e92dab3ab0fbae7665f50ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 auto-reload register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7f09d4f3e92dab3ab0fbae7665f50ac">More...</a><br /></td></tr>
<tr class="separator:gaa7f09d4f3e92dab3ab0fbae7665f50ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e20029d44d7a109343c43fb4ff2747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga99e20029d44d7a109343c43fb4ff2747">_TIM1_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga99e20029d44d7a109343c43fb4ff2747"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 auto-reload register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga99e20029d44d7a109343c43fb4ff2747">More...</a><br /></td></tr>
<tr class="separator:ga99e20029d44d7a109343c43fb4ff2747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45348465ce60f0f005ed866b9852e358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga45348465ce60f0f005ed866b9852e358">_TIM1_RCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga45348465ce60f0f005ed866b9852e358"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Repetition counter reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga45348465ce60f0f005ed866b9852e358">More...</a><br /></td></tr>
<tr class="separator:ga45348465ce60f0f005ed866b9852e358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c9e610e651a977f556abc6c7badece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23c9e610e651a977f556abc6c7badece">_TIM1_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga23c9e610e651a977f556abc6c7badece"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 1 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga23c9e610e651a977f556abc6c7badece">More...</a><br /></td></tr>
<tr class="separator:ga23c9e610e651a977f556abc6c7badece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2ad3e9baa634068e32ea70cc92c4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2ad3e9baa634068e32ea70cc92c4d0">_TIM1_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5c2ad3e9baa634068e32ea70cc92c4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 1 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2ad3e9baa634068e32ea70cc92c4d0">More...</a><br /></td></tr>
<tr class="separator:ga5c2ad3e9baa634068e32ea70cc92c4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4baa2023fc7df84c4c0a6be68ea5fab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4baa2023fc7df84c4c0a6be68ea5fab5">_TIM1_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4baa2023fc7df84c4c0a6be68ea5fab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 2 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4baa2023fc7df84c4c0a6be68ea5fab5">More...</a><br /></td></tr>
<tr class="separator:ga4baa2023fc7df84c4c0a6be68ea5fab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90eaa8c56ae0c0de646bb3ca6e8bbd33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90eaa8c56ae0c0de646bb3ca6e8bbd33">_TIM1_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga90eaa8c56ae0c0de646bb3ca6e8bbd33"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 2 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga90eaa8c56ae0c0de646bb3ca6e8bbd33">More...</a><br /></td></tr>
<tr class="separator:ga90eaa8c56ae0c0de646bb3ca6e8bbd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3323b040a8023e9485fbfa061ffb22af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3323b040a8023e9485fbfa061ffb22af">_TIM1_CCR3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3323b040a8023e9485fbfa061ffb22af"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 3 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3323b040a8023e9485fbfa061ffb22af">More...</a><br /></td></tr>
<tr class="separator:ga3323b040a8023e9485fbfa061ffb22af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e7fd469c06c6d285630624068c87c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05e7fd469c06c6d285630624068c87c6">_TIM1_CCR3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga05e7fd469c06c6d285630624068c87c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 3 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga05e7fd469c06c6d285630624068c87c6">More...</a><br /></td></tr>
<tr class="separator:ga05e7fd469c06c6d285630624068c87c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fdcfe0258f1c148f7751ae11542ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga38fdcfe0258f1c148f7751ae11542ea5">_TIM1_CCR4H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga38fdcfe0258f1c148f7751ae11542ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 4 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga38fdcfe0258f1c148f7751ae11542ea5">More...</a><br /></td></tr>
<tr class="separator:ga38fdcfe0258f1c148f7751ae11542ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669d3ba744a9e8ef5164d8928f079b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga669d3ba744a9e8ef5164d8928f079b40">_TIM1_CCR4L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga669d3ba744a9e8ef5164d8928f079b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 4 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga669d3ba744a9e8ef5164d8928f079b40">More...</a><br /></td></tr>
<tr class="separator:ga669d3ba744a9e8ef5164d8928f079b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e12caa894e303832629764bc22bb7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e12caa894e303832629764bc22bb7de">_TIM1_BKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6e12caa894e303832629764bc22bb7de"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e12caa894e303832629764bc22bb7de">More...</a><br /></td></tr>
<tr class="separator:ga6e12caa894e303832629764bc22bb7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad388c7b7b813be41dc3f5f3b4583a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ad388c7b7b813be41dc3f5f3b4583a0">_TIM1_DTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7ad388c7b7b813be41dc3f5f3b4583a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Dead-time register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ad388c7b7b813be41dc3f5f3b4583a0">More...</a><br /></td></tr>
<tr class="separator:ga7ad388c7b7b813be41dc3f5f3b4583a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48d93de3b1ef98f0306aab8b3ee941c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae48d93de3b1ef98f0306aab8b3ee941c">_TIM1_OISR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae48d93de3b1ef98f0306aab8b3ee941c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae48d93de3b1ef98f0306aab8b3ee941c">More...</a><br /></td></tr>
<tr class="separator:gae48d93de3b1ef98f0306aab8b3ee941c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c0a78f8879ad6598156153f3192a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad4c0a78f8879ad6598156153f3192a38">_TIM1_CR1_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad4c0a78f8879ad6598156153f3192a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Counter enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad4c0a78f8879ad6598156153f3192a38">More...</a><br /></td></tr>
<tr class="separator:gad4c0a78f8879ad6598156153f3192a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3123f57ef678365535883eef6cef09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf3123f57ef678365535883eef6cef09">_TIM1_CR1_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadf3123f57ef678365535883eef6cef09"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Update disable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadf3123f57ef678365535883eef6cef09">More...</a><br /></td></tr>
<tr class="separator:gadf3123f57ef678365535883eef6cef09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0effd672552613280ebda63ce4a1f927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0effd672552613280ebda63ce4a1f927">_TIM1_CR1_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga0effd672552613280ebda63ce4a1f927"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Update request source [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0effd672552613280ebda63ce4a1f927">More...</a><br /></td></tr>
<tr class="separator:ga0effd672552613280ebda63ce4a1f927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1595a0f4fb3709d3c716d7f977b63df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1595a0f4fb3709d3c716d7f977b63df7">_TIM1_CR1_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1595a0f4fb3709d3c716d7f977b63df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 One-pulse mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1595a0f4fb3709d3c716d7f977b63df7">More...</a><br /></td></tr>
<tr class="separator:ga1595a0f4fb3709d3c716d7f977b63df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083388323b62d2ed7a822e6cf27a65e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga083388323b62d2ed7a822e6cf27a65e2">_TIM1_CR1_DIR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga083388323b62d2ed7a822e6cf27a65e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Direction [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga083388323b62d2ed7a822e6cf27a65e2">More...</a><br /></td></tr>
<tr class="separator:ga083388323b62d2ed7a822e6cf27a65e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f382914c5d2ccec36899ebc396fdf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f382914c5d2ccec36899ebc396fdf1d">_TIM1_CR1_CMS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2f382914c5d2ccec36899ebc396fdf1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Center-aligned mode selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f382914c5d2ccec36899ebc396fdf1d">More...</a><br /></td></tr>
<tr class="separator:ga2f382914c5d2ccec36899ebc396fdf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea82ba5dd4213827c39a839596a453c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea82ba5dd4213827c39a839596a453c7">_TIM1_CR1_CMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaea82ba5dd4213827c39a839596a453c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Center-aligned mode selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaea82ba5dd4213827c39a839596a453c7">More...</a><br /></td></tr>
<tr class="separator:gaea82ba5dd4213827c39a839596a453c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2701e876806a79ccc182e66fbafdaa8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2701e876806a79ccc182e66fbafdaa8a">_TIM1_CR1_CMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2701e876806a79ccc182e66fbafdaa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Center-aligned mode selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2701e876806a79ccc182e66fbafdaa8a">More...</a><br /></td></tr>
<tr class="separator:ga2701e876806a79ccc182e66fbafdaa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac352db14aece9a9b45a7c34d7b8cff64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac352db14aece9a9b45a7c34d7b8cff64">_TIM1_CR1_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac352db14aece9a9b45a7c34d7b8cff64"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Auto-reload preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac352db14aece9a9b45a7c34d7b8cff64">More...</a><br /></td></tr>
<tr class="separator:gac352db14aece9a9b45a7c34d7b8cff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00ebe38c3abdfbf54df6c45952499f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf00ebe38c3abdfbf54df6c45952499f0">_TIM1_CR2_CCPC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf00ebe38c3abdfbf54df6c45952499f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare preloaded control [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf00ebe38c3abdfbf54df6c45952499f0">More...</a><br /></td></tr>
<tr class="separator:gaf00ebe38c3abdfbf54df6c45952499f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619895e1e27d47b19a4f874f6dfb64c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga619895e1e27d47b19a4f874f6dfb64c3">_TIM1_CR2_COMS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga619895e1e27d47b19a4f874f6dfb64c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare control update selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga619895e1e27d47b19a4f874f6dfb64c3">More...</a><br /></td></tr>
<tr class="separator:ga619895e1e27d47b19a4f874f6dfb64c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c97b69b597d8a1f78a00d038c459e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c97b69b597d8a1f78a00d038c459e2e">_TIM1_CR2_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4c97b69b597d8a1f78a00d038c459e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Master mode selection [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c97b69b597d8a1f78a00d038c459e2e">More...</a><br /></td></tr>
<tr class="separator:ga4c97b69b597d8a1f78a00d038c459e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b78402e6a994c009c98557f88d8311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga41b78402e6a994c009c98557f88d8311">_TIM1_CR2_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga41b78402e6a994c009c98557f88d8311"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Master mode selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga41b78402e6a994c009c98557f88d8311">More...</a><br /></td></tr>
<tr class="separator:ga41b78402e6a994c009c98557f88d8311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc0d9087cbde4bc63171ce0c1a9464f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4bc0d9087cbde4bc63171ce0c1a9464f">_TIM1_CR2_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4bc0d9087cbde4bc63171ce0c1a9464f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Master mode selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4bc0d9087cbde4bc63171ce0c1a9464f">More...</a><br /></td></tr>
<tr class="separator:ga4bc0d9087cbde4bc63171ce0c1a9464f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52dc1c12a508e34d34771b5efc443e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52dc1c12a508e34d34771b5efc443e27">_TIM1_CR2_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga52dc1c12a508e34d34771b5efc443e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Master mode selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga52dc1c12a508e34d34771b5efc443e27">More...</a><br /></td></tr>
<tr class="separator:ga52dc1c12a508e34d34771b5efc443e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab582867a8279cdf64ed51565ac2fc5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab582867a8279cdf64ed51565ac2fc5cf">_TIM1_SMCR_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab582867a8279cdf64ed51565ac2fc5cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Clock/trigger/slave mode selection [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab582867a8279cdf64ed51565ac2fc5cf">More...</a><br /></td></tr>
<tr class="separator:gab582867a8279cdf64ed51565ac2fc5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b2a0597266542e3c35c3fb3c8309ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab5b2a0597266542e3c35c3fb3c8309ab">_TIM1_SMCR_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab5b2a0597266542e3c35c3fb3c8309ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Clock/trigger/slave mode selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab5b2a0597266542e3c35c3fb3c8309ab">More...</a><br /></td></tr>
<tr class="separator:gab5b2a0597266542e3c35c3fb3c8309ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f03795a00d5bbd30b1a4090b45cc810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f03795a00d5bbd30b1a4090b45cc810">_TIM1_SMCR_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2f03795a00d5bbd30b1a4090b45cc810"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Clock/trigger/slave mode selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f03795a00d5bbd30b1a4090b45cc810">More...</a><br /></td></tr>
<tr class="separator:ga2f03795a00d5bbd30b1a4090b45cc810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85d96c487dcf5bd8c2b4a5c5e711195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa85d96c487dcf5bd8c2b4a5c5e711195">_TIM1_SMCR_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa85d96c487dcf5bd8c2b4a5c5e711195"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Clock/trigger/slave mode selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa85d96c487dcf5bd8c2b4a5c5e711195">More...</a><br /></td></tr>
<tr class="separator:gaa85d96c487dcf5bd8c2b4a5c5e711195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c1e5d5f89905b3b5e90ac12e2f0deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4c1e5d5f89905b3b5e90ac12e2f0deb">_TIM1_SMCR_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab4c1e5d5f89905b3b5e90ac12e2f0deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger selection [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab4c1e5d5f89905b3b5e90ac12e2f0deb">More...</a><br /></td></tr>
<tr class="separator:gab4c1e5d5f89905b3b5e90ac12e2f0deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2ff055e4b544eaec09de10fd722828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2ff055e4b544eaec09de10fd722828">_TIM1_SMCR_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5c2ff055e4b544eaec09de10fd722828"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2ff055e4b544eaec09de10fd722828">More...</a><br /></td></tr>
<tr class="separator:ga5c2ff055e4b544eaec09de10fd722828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf368e7757806736e979d9d88582ed556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf368e7757806736e979d9d88582ed556">_TIM1_SMCR_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf368e7757806736e979d9d88582ed556"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf368e7757806736e979d9d88582ed556">More...</a><br /></td></tr>
<tr class="separator:gaf368e7757806736e979d9d88582ed556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3877eaa112de227116f3745918e05a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3877eaa112de227116f3745918e05a34">_TIM1_SMCR_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga3877eaa112de227116f3745918e05a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3877eaa112de227116f3745918e05a34">More...</a><br /></td></tr>
<tr class="separator:ga3877eaa112de227116f3745918e05a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76691244119ff622bdd7d1f24ec37bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga76691244119ff622bdd7d1f24ec37bac">_TIM1_SMCR_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga76691244119ff622bdd7d1f24ec37bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Master/slave mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga76691244119ff622bdd7d1f24ec37bac">More...</a><br /></td></tr>
<tr class="separator:ga76691244119ff622bdd7d1f24ec37bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ab567980138512caae1b870e346ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4ab567980138512caae1b870e346ac7">_TIM1_ETR_ETF</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf4ab567980138512caae1b870e346ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger filter [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4ab567980138512caae1b870e346ac7">More...</a><br /></td></tr>
<tr class="separator:gaf4ab567980138512caae1b870e346ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224bc654de912a584f733ee378b4b7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga224bc654de912a584f733ee378b4b7b3">_TIM1_ETR_ETF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga224bc654de912a584f733ee378b4b7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger filter [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga224bc654de912a584f733ee378b4b7b3">More...</a><br /></td></tr>
<tr class="separator:ga224bc654de912a584f733ee378b4b7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a933863e25a483b738ff7619d2789e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab9a933863e25a483b738ff7619d2789e">_TIM1_ETR_ETF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab9a933863e25a483b738ff7619d2789e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger filter [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab9a933863e25a483b738ff7619d2789e">More...</a><br /></td></tr>
<tr class="separator:gab9a933863e25a483b738ff7619d2789e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76505557bc20500b617a25125842e17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga76505557bc20500b617a25125842e17f">_TIM1_ETR_ETF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga76505557bc20500b617a25125842e17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger filter [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga76505557bc20500b617a25125842e17f">More...</a><br /></td></tr>
<tr class="separator:ga76505557bc20500b617a25125842e17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93285f2e774f6b2642af5b6401cd612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac93285f2e774f6b2642af5b6401cd612">_TIM1_ETR_ETF3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac93285f2e774f6b2642af5b6401cd612"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger filter [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac93285f2e774f6b2642af5b6401cd612">More...</a><br /></td></tr>
<tr class="separator:gac93285f2e774f6b2642af5b6401cd612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2e4dacf70649c8c850f7024e3e0aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee2e4dacf70649c8c850f7024e3e0aea">_TIM1_ETR_ETPS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaee2e4dacf70649c8c850f7024e3e0aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaee2e4dacf70649c8c850f7024e3e0aea">More...</a><br /></td></tr>
<tr class="separator:gaee2e4dacf70649c8c850f7024e3e0aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77fe14a7541d6e4f945994d8d4c8cdd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga77fe14a7541d6e4f945994d8d4c8cdd6">_TIM1_ETR_ETPS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga77fe14a7541d6e4f945994d8d4c8cdd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga77fe14a7541d6e4f945994d8d4c8cdd6">More...</a><br /></td></tr>
<tr class="separator:ga77fe14a7541d6e4f945994d8d4c8cdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33e6972ceb33c87f6c5692a34a72630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac33e6972ceb33c87f6c5692a34a72630">_TIM1_ETR_ETPS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac33e6972ceb33c87f6c5692a34a72630"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac33e6972ceb33c87f6c5692a34a72630">More...</a><br /></td></tr>
<tr class="separator:gac33e6972ceb33c87f6c5692a34a72630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a226b2bddc22c9e793eb0e2e9b955e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2a226b2bddc22c9e793eb0e2e9b955e">_TIM1_ETR_ECE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa2a226b2bddc22c9e793eb0e2e9b955e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External clock enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2a226b2bddc22c9e793eb0e2e9b955e">More...</a><br /></td></tr>
<tr class="separator:gaa2a226b2bddc22c9e793eb0e2e9b955e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf129b5f7947cb9f3233b535499e4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8bf129b5f7947cb9f3233b535499e4d7">_TIM1_ETR_ETP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga8bf129b5f7947cb9f3233b535499e4d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8bf129b5f7947cb9f3233b535499e4d7">More...</a><br /></td></tr>
<tr class="separator:ga8bf129b5f7947cb9f3233b535499e4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18f80bc0d3d2ef56f4a16dde7793939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad18f80bc0d3d2ef56f4a16dde7793939">_TIM1_IER_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad18f80bc0d3d2ef56f4a16dde7793939"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Update interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad18f80bc0d3d2ef56f4a16dde7793939">More...</a><br /></td></tr>
<tr class="separator:gad18f80bc0d3d2ef56f4a16dde7793939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f32c17c69a4d67ac2be710e948d052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6f32c17c69a4d67ac2be710e948d052">_TIM1_IER_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad6f32c17c69a4d67ac2be710e948d052"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad6f32c17c69a4d67ac2be710e948d052">More...</a><br /></td></tr>
<tr class="separator:gad6f32c17c69a4d67ac2be710e948d052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209f6e3e1d1cea5889aae55bc523e9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga209f6e3e1d1cea5889aae55bc523e9a4">_TIM1_IER_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga209f6e3e1d1cea5889aae55bc523e9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga209f6e3e1d1cea5889aae55bc523e9a4">More...</a><br /></td></tr>
<tr class="separator:ga209f6e3e1d1cea5889aae55bc523e9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43df7963e975dd3fe4760964bca0fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab43df7963e975dd3fe4760964bca0fcc">_TIM1_IER_CC3IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab43df7963e975dd3fe4760964bca0fcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab43df7963e975dd3fe4760964bca0fcc">More...</a><br /></td></tr>
<tr class="separator:gab43df7963e975dd3fe4760964bca0fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3d98093de96408ed957df037e65531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c3d98093de96408ed957df037e65531">_TIM1_IER_CC4IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9c3d98093de96408ed957df037e65531"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c3d98093de96408ed957df037e65531">More...</a><br /></td></tr>
<tr class="separator:ga9c3d98093de96408ed957df037e65531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0490735d269553946fe7562941e38330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0490735d269553946fe7562941e38330">_TIM1_IER_COMIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0490735d269553946fe7562941e38330"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Commutation interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0490735d269553946fe7562941e38330">More...</a><br /></td></tr>
<tr class="separator:ga0490735d269553946fe7562941e38330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f4fcb464bb0a63b678ff9b23bf50524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f4fcb464bb0a63b678ff9b23bf50524">_TIM1_IER_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5f4fcb464bb0a63b678ff9b23bf50524"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f4fcb464bb0a63b678ff9b23bf50524">More...</a><br /></td></tr>
<tr class="separator:ga5f4fcb464bb0a63b678ff9b23bf50524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc5ef2076cbf316ba7a77ae641cc05ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc5ef2076cbf316ba7a77ae641cc05ce">_TIM1_IER_BIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabc5ef2076cbf316ba7a77ae641cc05ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabc5ef2076cbf316ba7a77ae641cc05ce">More...</a><br /></td></tr>
<tr class="separator:gabc5ef2076cbf316ba7a77ae641cc05ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7553d5e6a6b5cf1258d50cf6c6d0c6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7553d5e6a6b5cf1258d50cf6c6d0c6b2">_TIM1_SR1_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7553d5e6a6b5cf1258d50cf6c6d0c6b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Update interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7553d5e6a6b5cf1258d50cf6c6d0c6b2">More...</a><br /></td></tr>
<tr class="separator:ga7553d5e6a6b5cf1258d50cf6c6d0c6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a909a3c215975663cdbed5b91fbe15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac9a909a3c215975663cdbed5b91fbe15">_TIM1_SR1_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac9a909a3c215975663cdbed5b91fbe15"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac9a909a3c215975663cdbed5b91fbe15">More...</a><br /></td></tr>
<tr class="separator:gac9a909a3c215975663cdbed5b91fbe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd16969c8833f8726b9b520e2829f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd16969c8833f8726b9b520e2829f25">_TIM1_SR1_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5cd16969c8833f8726b9b520e2829f25"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd16969c8833f8726b9b520e2829f25">More...</a><br /></td></tr>
<tr class="separator:ga5cd16969c8833f8726b9b520e2829f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41bb08c7106ab777e804656065e6a160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga41bb08c7106ab777e804656065e6a160">_TIM1_SR1_CC3IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga41bb08c7106ab777e804656065e6a160"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga41bb08c7106ab777e804656065e6a160">More...</a><br /></td></tr>
<tr class="separator:ga41bb08c7106ab777e804656065e6a160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66eb09e0c77088a719f1e314755a72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae66eb09e0c77088a719f1e314755a72d">_TIM1_SR1_CC4IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae66eb09e0c77088a719f1e314755a72d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae66eb09e0c77088a719f1e314755a72d">More...</a><br /></td></tr>
<tr class="separator:gae66eb09e0c77088a719f1e314755a72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07bb2570cd9c52abbcb7a3aa6d53b3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07bb2570cd9c52abbcb7a3aa6d53b3b8">_TIM1_SR1_COMIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga07bb2570cd9c52abbcb7a3aa6d53b3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Commutation interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07bb2570cd9c52abbcb7a3aa6d53b3b8">More...</a><br /></td></tr>
<tr class="separator:ga07bb2570cd9c52abbcb7a3aa6d53b3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236605d6a316a72bb5fee1489e21fa30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga236605d6a316a72bb5fee1489e21fa30">_TIM1_SR1_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga236605d6a316a72bb5fee1489e21fa30"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga236605d6a316a72bb5fee1489e21fa30">More...</a><br /></td></tr>
<tr class="separator:ga236605d6a316a72bb5fee1489e21fa30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b96e36d59e0ee4299023089794b927f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b96e36d59e0ee4299023089794b927f">_TIM1_SR1_BIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3b96e36d59e0ee4299023089794b927f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b96e36d59e0ee4299023089794b927f">More...</a><br /></td></tr>
<tr class="separator:ga3b96e36d59e0ee4299023089794b927f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b45dbdfaf33b380f62791fc255fee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b45dbdfaf33b380f62791fc255fee8">_TIM1_SR2_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae5b45dbdfaf33b380f62791fc255fee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b45dbdfaf33b380f62791fc255fee8">More...</a><br /></td></tr>
<tr class="separator:gae5b45dbdfaf33b380f62791fc255fee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865275da53ea8b333844cee8a2be6ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga865275da53ea8b333844cee8a2be6ce3">_TIM1_SR2_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga865275da53ea8b333844cee8a2be6ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga865275da53ea8b333844cee8a2be6ce3">More...</a><br /></td></tr>
<tr class="separator:ga865275da53ea8b333844cee8a2be6ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfc188cfa1f8ee8ba1049326f310e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3cfc188cfa1f8ee8ba1049326f310e48">_TIM1_SR2_CC3OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3cfc188cfa1f8ee8ba1049326f310e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3cfc188cfa1f8ee8ba1049326f310e48">More...</a><br /></td></tr>
<tr class="separator:ga3cfc188cfa1f8ee8ba1049326f310e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c51ff7fa4030b47e553410a01674ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c51ff7fa4030b47e553410a01674ff5">_TIM1_SR2_CC4OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1c51ff7fa4030b47e553410a01674ff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c51ff7fa4030b47e553410a01674ff5">More...</a><br /></td></tr>
<tr class="separator:ga1c51ff7fa4030b47e553410a01674ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d014b4809704041cda8339e33e31f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d014b4809704041cda8339e33e31f98">_TIM1_EGR_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2d014b4809704041cda8339e33e31f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Update generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d014b4809704041cda8339e33e31f98">More...</a><br /></td></tr>
<tr class="separator:ga2d014b4809704041cda8339e33e31f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4c9f3ecd04e5f297e6811b1bf4806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8e4c9f3ecd04e5f297e6811b1bf4806">_TIM1_EGR_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae8e4c9f3ecd04e5f297e6811b1bf4806"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae8e4c9f3ecd04e5f297e6811b1bf4806">More...</a><br /></td></tr>
<tr class="separator:gae8e4c9f3ecd04e5f297e6811b1bf4806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6eca6d58616464ca8b894dcdaaaaf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd6eca6d58616464ca8b894dcdaaaaf6">_TIM1_EGR_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gacd6eca6d58616464ca8b894dcdaaaaf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacd6eca6d58616464ca8b894dcdaaaaf6">More...</a><br /></td></tr>
<tr class="separator:gacd6eca6d58616464ca8b894dcdaaaaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6acb957a5fbe94dc6af17d00447915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca6acb957a5fbe94dc6af17d00447915">_TIM1_EGR_CC3G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaca6acb957a5fbe94dc6af17d00447915"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaca6acb957a5fbe94dc6af17d00447915">More...</a><br /></td></tr>
<tr class="separator:gaca6acb957a5fbe94dc6af17d00447915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2e62b46ad0702c1b617958b0af6a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b2e62b46ad0702c1b617958b0af6a80">_TIM1_EGR_CC4G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6b2e62b46ad0702c1b617958b0af6a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b2e62b46ad0702c1b617958b0af6a80">More...</a><br /></td></tr>
<tr class="separator:ga6b2e62b46ad0702c1b617958b0af6a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d7b301968257856f939cac60368554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga11d7b301968257856f939cac60368554">_TIM1_EGR_COMG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga11d7b301968257856f939cac60368554"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare control update generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga11d7b301968257856f939cac60368554">More...</a><br /></td></tr>
<tr class="separator:ga11d7b301968257856f939cac60368554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913cc711d76b0dc4d1497557e69975ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga913cc711d76b0dc4d1497557e69975ab">_TIM1_EGR_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga913cc711d76b0dc4d1497557e69975ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga913cc711d76b0dc4d1497557e69975ab">More...</a><br /></td></tr>
<tr class="separator:ga913cc711d76b0dc4d1497557e69975ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4df4ebbe196115e4ba828a9101540d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4df4ebbe196115e4ba828a9101540d6">_TIM1_EGR_BG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gab4df4ebbe196115e4ba828a9101540d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab4df4ebbe196115e4ba828a9101540d6">More...</a><br /></td></tr>
<tr class="separator:gab4df4ebbe196115e4ba828a9101540d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba913f7c1653289194a25ccc90e64087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba913f7c1653289194a25ccc90e64087">_TIM1_CCMR1_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaba913f7c1653289194a25ccc90e64087"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 1 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaba913f7c1653289194a25ccc90e64087">More...</a><br /></td></tr>
<tr class="separator:gaba913f7c1653289194a25ccc90e64087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00ba65556d19ea260e3b0b72e1e8b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac00ba65556d19ea260e3b0b72e1e8b61">_TIM1_CCMR1_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac00ba65556d19ea260e3b0b72e1e8b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 1 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac00ba65556d19ea260e3b0b72e1e8b61">More...</a><br /></td></tr>
<tr class="separator:gac00ba65556d19ea260e3b0b72e1e8b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0872781d1fe6585c0cf8c608b5c09628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0872781d1fe6585c0cf8c608b5c09628">_TIM1_CCMR1_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0872781d1fe6585c0cf8c608b5c09628"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 1 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0872781d1fe6585c0cf8c608b5c09628">More...</a><br /></td></tr>
<tr class="separator:ga0872781d1fe6585c0cf8c608b5c09628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe6853ae3274be347da19be42dff92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaebe6853ae3274be347da19be42dff92b">_TIM1_CCMR1_OC1FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaebe6853ae3274be347da19be42dff92b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 fast enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaebe6853ae3274be347da19be42dff92b">More...</a><br /></td></tr>
<tr class="separator:gaebe6853ae3274be347da19be42dff92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f0ff827356f3b9782aa67a4f883464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1f0ff827356f3b9782aa67a4f883464">_TIM1_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae1f0ff827356f3b9782aa67a4f883464"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1f0ff827356f3b9782aa67a4f883464">More...</a><br /></td></tr>
<tr class="separator:gae1f0ff827356f3b9782aa67a4f883464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae624c7621a07862aceca634aa78d6010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae624c7621a07862aceca634aa78d6010">_TIM1_CCMR1_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae624c7621a07862aceca634aa78d6010"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae624c7621a07862aceca634aa78d6010">More...</a><br /></td></tr>
<tr class="separator:gae624c7621a07862aceca634aa78d6010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d79adfb6e1f6b43cc4d8e1a04f724c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga73d79adfb6e1f6b43cc4d8e1a04f724c">_TIM1_CCMR1_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga73d79adfb6e1f6b43cc4d8e1a04f724c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga73d79adfb6e1f6b43cc4d8e1a04f724c">More...</a><br /></td></tr>
<tr class="separator:ga73d79adfb6e1f6b43cc4d8e1a04f724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f33b8b30e3a30438da5c971de18cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab8f33b8b30e3a30438da5c971de18cf7">_TIM1_CCMR1_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab8f33b8b30e3a30438da5c971de18cf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab8f33b8b30e3a30438da5c971de18cf7">More...</a><br /></td></tr>
<tr class="separator:gab8f33b8b30e3a30438da5c971de18cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9269199bf61c7b85cd127a27e51109cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9269199bf61c7b85cd127a27e51109cc">_TIM1_CCMR1_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9269199bf61c7b85cd127a27e51109cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9269199bf61c7b85cd127a27e51109cc">More...</a><br /></td></tr>
<tr class="separator:ga9269199bf61c7b85cd127a27e51109cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbeaa376ce63e0de5ad11e2b6d9b0504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadbeaa376ce63e0de5ad11e2b6d9b0504">_TIM1_CCMR1_OC1CE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gadbeaa376ce63e0de5ad11e2b6d9b0504"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 clear enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadbeaa376ce63e0de5ad11e2b6d9b0504">More...</a><br /></td></tr>
<tr class="separator:gadbeaa376ce63e0de5ad11e2b6d9b0504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga120978e34329643218d651db631088ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga120978e34329643218d651db631088ba">_TIM1_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga120978e34329643218d651db631088ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga120978e34329643218d651db631088ba">More...</a><br /></td></tr>
<tr class="separator:ga120978e34329643218d651db631088ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661fd882c8c34ac43d54450d21afdf97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga661fd882c8c34ac43d54450d21afdf97">_TIM1_CCMR1_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga661fd882c8c34ac43d54450d21afdf97"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga661fd882c8c34ac43d54450d21afdf97">More...</a><br /></td></tr>
<tr class="separator:ga661fd882c8c34ac43d54450d21afdf97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e75a3622739f8ffcc349eefd1f2af98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e75a3622739f8ffcc349eefd1f2af98">_TIM1_CCMR1_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2e75a3622739f8ffcc349eefd1f2af98"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e75a3622739f8ffcc349eefd1f2af98">More...</a><br /></td></tr>
<tr class="separator:ga2e75a3622739f8ffcc349eefd1f2af98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4ffe29de4f70091d547573f9aec5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c4ffe29de4f70091d547573f9aec5f9">_TIM1_CCMR1_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3c4ffe29de4f70091d547573f9aec5f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c4ffe29de4f70091d547573f9aec5f9">More...</a><br /></td></tr>
<tr class="separator:ga3c4ffe29de4f70091d547573f9aec5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c8469e48da9f216f1303f6e9731483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga29c8469e48da9f216f1303f6e9731483">_TIM1_CCMR1_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga29c8469e48da9f216f1303f6e9731483"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 filter [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga29c8469e48da9f216f1303f6e9731483">More...</a><br /></td></tr>
<tr class="separator:ga29c8469e48da9f216f1303f6e9731483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cb824c6415689b12257bbe6ce0c2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab9cb824c6415689b12257bbe6ce0c2ed">_TIM1_CCMR1_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab9cb824c6415689b12257bbe6ce0c2ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 filter [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab9cb824c6415689b12257bbe6ce0c2ed">More...</a><br /></td></tr>
<tr class="separator:gab9cb824c6415689b12257bbe6ce0c2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72aa0141017cadbc855e487d198813cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72aa0141017cadbc855e487d198813cf">_TIM1_CCMR1_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga72aa0141017cadbc855e487d198813cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 filter [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72aa0141017cadbc855e487d198813cf">More...</a><br /></td></tr>
<tr class="separator:ga72aa0141017cadbc855e487d198813cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a5c3921e240ab408a3fd1be6c632f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4a5c3921e240ab408a3fd1be6c632f0">_TIM1_CCMR1_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa4a5c3921e240ab408a3fd1be6c632f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 filter [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4a5c3921e240ab408a3fd1be6c632f0">More...</a><br /></td></tr>
<tr class="separator:gaa4a5c3921e240ab408a3fd1be6c632f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ea70086e2f8427aea4ec4ac52ac455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3ea70086e2f8427aea4ec4ac52ac455">_TIM1_CCMR2_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab3ea70086e2f8427aea4ec4ac52ac455"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 2 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab3ea70086e2f8427aea4ec4ac52ac455">More...</a><br /></td></tr>
<tr class="separator:gab3ea70086e2f8427aea4ec4ac52ac455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f834a9d4a4c75a93813f3404a24e4b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f834a9d4a4c75a93813f3404a24e4b8">_TIM1_CCMR2_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4f834a9d4a4c75a93813f3404a24e4b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 2 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f834a9d4a4c75a93813f3404a24e4b8">More...</a><br /></td></tr>
<tr class="separator:ga4f834a9d4a4c75a93813f3404a24e4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd42ded17db5003e0a057fa160f25d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd42ded17db5003e0a057fa160f25d8">_TIM1_CCMR2_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5cd42ded17db5003e0a057fa160f25d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 2 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd42ded17db5003e0a057fa160f25d8">More...</a><br /></td></tr>
<tr class="separator:ga5cd42ded17db5003e0a057fa160f25d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf76d2a1f533b7b4b3a7ac2d0209377e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf76d2a1f533b7b4b3a7ac2d0209377e">_TIM1_CCMR2_OC2FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadf76d2a1f533b7b4b3a7ac2d0209377e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 fast enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadf76d2a1f533b7b4b3a7ac2d0209377e">More...</a><br /></td></tr>
<tr class="separator:gadf76d2a1f533b7b4b3a7ac2d0209377e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec8c91033c8652779f3a47cbf0e01ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaec8c91033c8652779f3a47cbf0e01ca">_TIM1_CCMR2_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaaec8c91033c8652779f3a47cbf0e01ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaec8c91033c8652779f3a47cbf0e01ca">More...</a><br /></td></tr>
<tr class="separator:gaaec8c91033c8652779f3a47cbf0e01ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a13f3bbfc1bb90743020e5d0f58b254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a13f3bbfc1bb90743020e5d0f58b254">_TIM1_CCMR2_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5a13f3bbfc1bb90743020e5d0f58b254"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a13f3bbfc1bb90743020e5d0f58b254">More...</a><br /></td></tr>
<tr class="separator:ga5a13f3bbfc1bb90743020e5d0f58b254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga221fbed798b3f322757f2786b17437b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga221fbed798b3f322757f2786b17437b2">_TIM1_CCMR2_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga221fbed798b3f322757f2786b17437b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga221fbed798b3f322757f2786b17437b2">More...</a><br /></td></tr>
<tr class="separator:ga221fbed798b3f322757f2786b17437b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31fef72f37a047ec29f7f440e6c85569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga31fef72f37a047ec29f7f440e6c85569">_TIM1_CCMR2_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga31fef72f37a047ec29f7f440e6c85569"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga31fef72f37a047ec29f7f440e6c85569">More...</a><br /></td></tr>
<tr class="separator:ga31fef72f37a047ec29f7f440e6c85569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38c2a005474d9bf5eb0bd0c3b499c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa38c2a005474d9bf5eb0bd0c3b499c5c">_TIM1_CCMR2_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa38c2a005474d9bf5eb0bd0c3b499c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa38c2a005474d9bf5eb0bd0c3b499c5c">More...</a><br /></td></tr>
<tr class="separator:gaa38c2a005474d9bf5eb0bd0c3b499c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c7a5f04bc454bbfa080f9d2d663ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga68c7a5f04bc454bbfa080f9d2d663ccb">_TIM1_CCMR2_OC2CE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga68c7a5f04bc454bbfa080f9d2d663ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 clear enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga68c7a5f04bc454bbfa080f9d2d663ccb">More...</a><br /></td></tr>
<tr class="separator:ga68c7a5f04bc454bbfa080f9d2d663ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef04c732e4ab6a9ef318627d9ff7eb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef04c732e4ab6a9ef318627d9ff7eb45">_TIM1_CCMR2_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaef04c732e4ab6a9ef318627d9ff7eb45"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaef04c732e4ab6a9ef318627d9ff7eb45">More...</a><br /></td></tr>
<tr class="separator:gaef04c732e4ab6a9ef318627d9ff7eb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050f9f074c05b499b8a77b29ac4ab3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga050f9f074c05b499b8a77b29ac4ab3df">_TIM1_CCMR2_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga050f9f074c05b499b8a77b29ac4ab3df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga050f9f074c05b499b8a77b29ac4ab3df">More...</a><br /></td></tr>
<tr class="separator:ga050f9f074c05b499b8a77b29ac4ab3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7476435eeeb0ac3f38d5e67be0f69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed7476435eeeb0ac3f38d5e67be0f69a">_TIM1_CCMR2_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaed7476435eeeb0ac3f38d5e67be0f69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed7476435eeeb0ac3f38d5e67be0f69a">More...</a><br /></td></tr>
<tr class="separator:gaed7476435eeeb0ac3f38d5e67be0f69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1040379b6acfc693e03e59995bf27096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1040379b6acfc693e03e59995bf27096">_TIM1_CCMR2_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1040379b6acfc693e03e59995bf27096"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1040379b6acfc693e03e59995bf27096">More...</a><br /></td></tr>
<tr class="separator:ga1040379b6acfc693e03e59995bf27096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394d04a4d134218d6ed521f0cf766af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga394d04a4d134218d6ed521f0cf766af9">_TIM1_CCMR2_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga394d04a4d134218d6ed521f0cf766af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 filter [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga394d04a4d134218d6ed521f0cf766af9">More...</a><br /></td></tr>
<tr class="separator:ga394d04a4d134218d6ed521f0cf766af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df7ee4c914a436bcec18155f8887b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5df7ee4c914a436bcec18155f8887b9c">_TIM1_CCMR2_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5df7ee4c914a436bcec18155f8887b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 filter [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5df7ee4c914a436bcec18155f8887b9c">More...</a><br /></td></tr>
<tr class="separator:ga5df7ee4c914a436bcec18155f8887b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793bf2186f314ece12109d6258b79ca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga793bf2186f314ece12109d6258b79ca2">_TIM1_CCMR2_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga793bf2186f314ece12109d6258b79ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 filter [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga793bf2186f314ece12109d6258b79ca2">More...</a><br /></td></tr>
<tr class="separator:ga793bf2186f314ece12109d6258b79ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c923c02b0e41767bfc96eebf746432a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c923c02b0e41767bfc96eebf746432a">_TIM1_CCMR2_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1c923c02b0e41767bfc96eebf746432a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 filter [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c923c02b0e41767bfc96eebf746432a">More...</a><br /></td></tr>
<tr class="separator:ga1c923c02b0e41767bfc96eebf746432a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a79013727b357d9962b6699e3d165f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad1a79013727b357d9962b6699e3d165f">_TIM1_CCMR3_CC3S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad1a79013727b357d9962b6699e3d165f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 3 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad1a79013727b357d9962b6699e3d165f">More...</a><br /></td></tr>
<tr class="separator:gad1a79013727b357d9962b6699e3d165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c922945a6f4b6941adb00efeb989d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c922945a6f4b6941adb00efeb989d0f">_TIM1_CCMR3_CC3S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8c922945a6f4b6941adb00efeb989d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 3 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c922945a6f4b6941adb00efeb989d0f">More...</a><br /></td></tr>
<tr class="separator:ga8c922945a6f4b6941adb00efeb989d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c527b54d7ee6e2e8d26e8dac8f5175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga24c527b54d7ee6e2e8d26e8dac8f5175">_TIM1_CCMR3_CC3S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga24c527b54d7ee6e2e8d26e8dac8f5175"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 3 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga24c527b54d7ee6e2e8d26e8dac8f5175">More...</a><br /></td></tr>
<tr class="separator:ga24c527b54d7ee6e2e8d26e8dac8f5175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11b40ce198374b06f83abcd9d06ec62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga11b40ce198374b06f83abcd9d06ec62a">_TIM1_CCMR3_OC3FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga11b40ce198374b06f83abcd9d06ec62a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 fast enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga11b40ce198374b06f83abcd9d06ec62a">More...</a><br /></td></tr>
<tr class="separator:ga11b40ce198374b06f83abcd9d06ec62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4560468fede41200655e0b1431f8209f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4560468fede41200655e0b1431f8209f">_TIM1_CCMR3_OC3PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4560468fede41200655e0b1431f8209f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4560468fede41200655e0b1431f8209f">More...</a><br /></td></tr>
<tr class="separator:ga4560468fede41200655e0b1431f8209f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acf188ebed1d380ba4136c422754cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4acf188ebed1d380ba4136c422754cac">_TIM1_CCMR3_OC3M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4acf188ebed1d380ba4136c422754cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4acf188ebed1d380ba4136c422754cac">More...</a><br /></td></tr>
<tr class="separator:ga4acf188ebed1d380ba4136c422754cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014e0347e611b465938055d1bbadd603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga014e0347e611b465938055d1bbadd603">_TIM1_CCMR3_OC3M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga014e0347e611b465938055d1bbadd603"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga014e0347e611b465938055d1bbadd603">More...</a><br /></td></tr>
<tr class="separator:ga014e0347e611b465938055d1bbadd603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4cde07e94c5d4be3eb3848e293ab455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad4cde07e94c5d4be3eb3848e293ab455">_TIM1_CCMR3_OC3M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad4cde07e94c5d4be3eb3848e293ab455"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad4cde07e94c5d4be3eb3848e293ab455">More...</a><br /></td></tr>
<tr class="separator:gad4cde07e94c5d4be3eb3848e293ab455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83595d78b1ef9db6dfc8dd8b8bc28558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83595d78b1ef9db6dfc8dd8b8bc28558">_TIM1_CCMR3_OC3M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga83595d78b1ef9db6dfc8dd8b8bc28558"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga83595d78b1ef9db6dfc8dd8b8bc28558">More...</a><br /></td></tr>
<tr class="separator:ga83595d78b1ef9db6dfc8dd8b8bc28558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0d8c79bc97effce516a43dc47f14ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabf0d8c79bc97effce516a43dc47f14ca">_TIM1_CCMR3_OC3CE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabf0d8c79bc97effce516a43dc47f14ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 clear enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabf0d8c79bc97effce516a43dc47f14ca">More...</a><br /></td></tr>
<tr class="separator:gabf0d8c79bc97effce516a43dc47f14ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ba611ccc24d3ecb670b0f216e03fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga27ba611ccc24d3ecb670b0f216e03fad">_TIM1_CCMR3_IC3PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga27ba611ccc24d3ecb670b0f216e03fad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga27ba611ccc24d3ecb670b0f216e03fad">More...</a><br /></td></tr>
<tr class="separator:ga27ba611ccc24d3ecb670b0f216e03fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be0330da1c6a07cd146d87c64d77430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8be0330da1c6a07cd146d87c64d77430">_TIM1_CCMR3_IC3PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8be0330da1c6a07cd146d87c64d77430"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8be0330da1c6a07cd146d87c64d77430">More...</a><br /></td></tr>
<tr class="separator:ga8be0330da1c6a07cd146d87c64d77430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d81c28f64e0f798834a6a8b160e384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3d81c28f64e0f798834a6a8b160e384">_TIM1_CCMR3_IC3PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab3d81c28f64e0f798834a6a8b160e384"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab3d81c28f64e0f798834a6a8b160e384">More...</a><br /></td></tr>
<tr class="separator:gab3d81c28f64e0f798834a6a8b160e384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00219e265176eab29cf76ea3930ca090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga00219e265176eab29cf76ea3930ca090">_TIM1_CCMR3_IC3F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga00219e265176eab29cf76ea3930ca090"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga00219e265176eab29cf76ea3930ca090">More...</a><br /></td></tr>
<tr class="separator:ga00219e265176eab29cf76ea3930ca090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c30f97430ad36d73777f6795e9c963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga30c30f97430ad36d73777f6795e9c963">_TIM1_CCMR3_IC3F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga30c30f97430ad36d73777f6795e9c963"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 filter [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga30c30f97430ad36d73777f6795e9c963">More...</a><br /></td></tr>
<tr class="separator:ga30c30f97430ad36d73777f6795e9c963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd533b3a6db36d7b5805ca3c3a9e365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcd533b3a6db36d7b5805ca3c3a9e365">_TIM1_CCMR3_IC3F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabcd533b3a6db36d7b5805ca3c3a9e365"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 filter [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabcd533b3a6db36d7b5805ca3c3a9e365">More...</a><br /></td></tr>
<tr class="separator:gabcd533b3a6db36d7b5805ca3c3a9e365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ad4fcf2e9d434b3fefc5c3cbb640c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac1ad4fcf2e9d434b3fefc5c3cbb640c5">_TIM1_CCMR3_IC3F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac1ad4fcf2e9d434b3fefc5c3cbb640c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 filter [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac1ad4fcf2e9d434b3fefc5c3cbb640c5">More...</a><br /></td></tr>
<tr class="separator:gac1ad4fcf2e9d434b3fefc5c3cbb640c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a01f084600b1a0d7098b33b0bda3a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga27a01f084600b1a0d7098b33b0bda3a9">_TIM1_CCMR3_IC3F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga27a01f084600b1a0d7098b33b0bda3a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 filter [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga27a01f084600b1a0d7098b33b0bda3a9">More...</a><br /></td></tr>
<tr class="separator:ga27a01f084600b1a0d7098b33b0bda3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c4629471468190a4d36c6b5230b25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8c4629471468190a4d36c6b5230b25a">_TIM1_CCMR4_CC4S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac8c4629471468190a4d36c6b5230b25a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 4 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8c4629471468190a4d36c6b5230b25a">More...</a><br /></td></tr>
<tr class="separator:gac8c4629471468190a4d36c6b5230b25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc9c920dc841c2aa33f5417c09eda16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8dc9c920dc841c2aa33f5417c09eda16">_TIM1_CCMR4_CC4S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8dc9c920dc841c2aa33f5417c09eda16"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 4 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8dc9c920dc841c2aa33f5417c09eda16">More...</a><br /></td></tr>
<tr class="separator:ga8dc9c920dc841c2aa33f5417c09eda16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5ad580916a78ad0f539cfdf858180c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c5ad580916a78ad0f539cfdf858180c">_TIM1_CCMR4_CC4S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3c5ad580916a78ad0f539cfdf858180c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 4 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c5ad580916a78ad0f539cfdf858180c">More...</a><br /></td></tr>
<tr class="separator:ga3c5ad580916a78ad0f539cfdf858180c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb6f398d34c5bcd78119e613bf61efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaadb6f398d34c5bcd78119e613bf61efd">_TIM1_CCMR4_OC4FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaadb6f398d34c5bcd78119e613bf61efd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 fast enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaadb6f398d34c5bcd78119e613bf61efd">More...</a><br /></td></tr>
<tr class="separator:gaadb6f398d34c5bcd78119e613bf61efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b8281378c8a58e9a09688cc9afb176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57b8281378c8a58e9a09688cc9afb176">_TIM1_CCMR4_OC4PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga57b8281378c8a58e9a09688cc9afb176"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57b8281378c8a58e9a09688cc9afb176">More...</a><br /></td></tr>
<tr class="separator:ga57b8281378c8a58e9a09688cc9afb176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8439cafb35e060549a3f52c6b8928ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8439cafb35e060549a3f52c6b8928ba4">_TIM1_CCMR4_OC4M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8439cafb35e060549a3f52c6b8928ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8439cafb35e060549a3f52c6b8928ba4">More...</a><br /></td></tr>
<tr class="separator:ga8439cafb35e060549a3f52c6b8928ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09dd06dec982058252b37cdc0c5d387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab09dd06dec982058252b37cdc0c5d387">_TIM1_CCMR4_OC4M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab09dd06dec982058252b37cdc0c5d387"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab09dd06dec982058252b37cdc0c5d387">More...</a><br /></td></tr>
<tr class="separator:gab09dd06dec982058252b37cdc0c5d387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe23ce8819f14b6f23c8cc3af403e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9fe23ce8819f14b6f23c8cc3af403e71">_TIM1_CCMR4_OC4M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9fe23ce8819f14b6f23c8cc3af403e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9fe23ce8819f14b6f23c8cc3af403e71">More...</a><br /></td></tr>
<tr class="separator:ga9fe23ce8819f14b6f23c8cc3af403e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca77ca56d75e3c2381aaa772c9536f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca77ca56d75e3c2381aaa772c9536f1b">_TIM1_CCMR4_OC4M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaca77ca56d75e3c2381aaa772c9536f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaca77ca56d75e3c2381aaa772c9536f1b">More...</a><br /></td></tr>
<tr class="separator:gaca77ca56d75e3c2381aaa772c9536f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab05ed9f6131654010d09ef5dd529232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab05ed9f6131654010d09ef5dd529232">_TIM1_CCMR4_OC4CE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaab05ed9f6131654010d09ef5dd529232"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 clear enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaab05ed9f6131654010d09ef5dd529232">More...</a><br /></td></tr>
<tr class="separator:gaab05ed9f6131654010d09ef5dd529232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c579aa9065bef11a0248475058466ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c579aa9065bef11a0248475058466ed">_TIM1_CCMR4_IC4PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5c579aa9065bef11a0248475058466ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c579aa9065bef11a0248475058466ed">More...</a><br /></td></tr>
<tr class="separator:ga5c579aa9065bef11a0248475058466ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c27fad632f235ff351010db02beb35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6c27fad632f235ff351010db02beb35">_TIM1_CCMR4_IC4PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad6c27fad632f235ff351010db02beb35"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad6c27fad632f235ff351010db02beb35">More...</a><br /></td></tr>
<tr class="separator:gad6c27fad632f235ff351010db02beb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa376473dd2442104bed5491973a18125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa376473dd2442104bed5491973a18125">_TIM1_CCMR4_IC4PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa376473dd2442104bed5491973a18125"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa376473dd2442104bed5491973a18125">More...</a><br /></td></tr>
<tr class="separator:gaa376473dd2442104bed5491973a18125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd0246aebd83903df8d4b57c49e9922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4cd0246aebd83903df8d4b57c49e9922">_TIM1_CCMR4_IC4F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4cd0246aebd83903df8d4b57c49e9922"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4cd0246aebd83903df8d4b57c49e9922">More...</a><br /></td></tr>
<tr class="separator:ga4cd0246aebd83903df8d4b57c49e9922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42166108d5571b453d9661c8b615cb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42166108d5571b453d9661c8b615cb73">_TIM1_CCMR4_IC4F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga42166108d5571b453d9661c8b615cb73"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 filter [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga42166108d5571b453d9661c8b615cb73">More...</a><br /></td></tr>
<tr class="separator:ga42166108d5571b453d9661c8b615cb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0aaa1db2267f108831341d62b570f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0aaa1db2267f108831341d62b570f1d">_TIM1_CCMR4_IC4F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad0aaa1db2267f108831341d62b570f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 filter [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad0aaa1db2267f108831341d62b570f1d">More...</a><br /></td></tr>
<tr class="separator:gad0aaa1db2267f108831341d62b570f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13496574ebf9c7479438be6d6a3b133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab13496574ebf9c7479438be6d6a3b133">_TIM1_CCMR4_IC4F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab13496574ebf9c7479438be6d6a3b133"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 filter [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab13496574ebf9c7479438be6d6a3b133">More...</a><br /></td></tr>
<tr class="separator:gab13496574ebf9c7479438be6d6a3b133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abd755db202734f0ba8c81864323f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7abd755db202734f0ba8c81864323f8e">_TIM1_CCMR4_IC4F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7abd755db202734f0ba8c81864323f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 filter [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7abd755db202734f0ba8c81864323f8e">More...</a><br /></td></tr>
<tr class="separator:ga7abd755db202734f0ba8c81864323f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ece68d7cbe2b417d18902058c33741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96ece68d7cbe2b417d18902058c33741">_TIM1_CCER1_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga96ece68d7cbe2b417d18902058c33741"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga96ece68d7cbe2b417d18902058c33741">More...</a><br /></td></tr>
<tr class="separator:ga96ece68d7cbe2b417d18902058c33741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57bf86616b8702ae0651db1a8798bf0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57bf86616b8702ae0651db1a8798bf0b">_TIM1_CCER1_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga57bf86616b8702ae0651db1a8798bf0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57bf86616b8702ae0651db1a8798bf0b">More...</a><br /></td></tr>
<tr class="separator:ga57bf86616b8702ae0651db1a8798bf0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404c6f4f496a786e697f97bd52633d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga404c6f4f496a786e697f97bd52633d49">_TIM1_CCER1_CC1NE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga404c6f4f496a786e697f97bd52633d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 complementary output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga404c6f4f496a786e697f97bd52633d49">More...</a><br /></td></tr>
<tr class="separator:ga404c6f4f496a786e697f97bd52633d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a5cc2c40a5f3a71d3996d5d752f767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3a5cc2c40a5f3a71d3996d5d752f767">_TIM1_CCER1_CC1NP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad3a5cc2c40a5f3a71d3996d5d752f767"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 complementary output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad3a5cc2c40a5f3a71d3996d5d752f767">More...</a><br /></td></tr>
<tr class="separator:gad3a5cc2c40a5f3a71d3996d5d752f767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4bc3df3db7edcead4eb8659a552c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe4bc3df3db7edcead4eb8659a552c37">_TIM1_CCER1_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafe4bc3df3db7edcead4eb8659a552c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafe4bc3df3db7edcead4eb8659a552c37">More...</a><br /></td></tr>
<tr class="separator:gafe4bc3df3db7edcead4eb8659a552c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8a29aac4899e764d971ed4e51230bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a8a29aac4899e764d971ed4e51230bb">_TIM1_CCER1_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3a8a29aac4899e764d971ed4e51230bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a8a29aac4899e764d971ed4e51230bb">More...</a><br /></td></tr>
<tr class="separator:ga3a8a29aac4899e764d971ed4e51230bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f3012c827a60e1e81bd5aeea9e1851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01f3012c827a60e1e81bd5aeea9e1851">_TIM1_CCER1_CC2NE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga01f3012c827a60e1e81bd5aeea9e1851"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 complementary output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga01f3012c827a60e1e81bd5aeea9e1851">More...</a><br /></td></tr>
<tr class="separator:ga01f3012c827a60e1e81bd5aeea9e1851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec8833da9b1c03c5d4828a41ea52e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaec8833da9b1c03c5d4828a41ea52e1d">_TIM1_CCER1_CC2NP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaaec8833da9b1c03c5d4828a41ea52e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 complementary output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaec8833da9b1c03c5d4828a41ea52e1d">More...</a><br /></td></tr>
<tr class="separator:gaaec8833da9b1c03c5d4828a41ea52e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d072098df3099a4667e8572bae4a357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d072098df3099a4667e8572bae4a357">_TIM1_CCER2_CC3E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6d072098df3099a4667e8572bae4a357"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d072098df3099a4667e8572bae4a357">More...</a><br /></td></tr>
<tr class="separator:ga6d072098df3099a4667e8572bae4a357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dce65d081c505975dd40aa241888ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dce65d081c505975dd40aa241888ec3">_TIM1_CCER2_CC3P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7dce65d081c505975dd40aa241888ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dce65d081c505975dd40aa241888ec3">More...</a><br /></td></tr>
<tr class="separator:ga7dce65d081c505975dd40aa241888ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90adda737cc73966172979b19cbc3d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90adda737cc73966172979b19cbc3d35">_TIM1_CCER2_CC3NE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga90adda737cc73966172979b19cbc3d35"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 complementary output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga90adda737cc73966172979b19cbc3d35">More...</a><br /></td></tr>
<tr class="separator:ga90adda737cc73966172979b19cbc3d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096532a82d5ecce6d58b4b33ae9fb07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga096532a82d5ecce6d58b4b33ae9fb07b">_TIM1_CCER2_CC3NP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga096532a82d5ecce6d58b4b33ae9fb07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 complementary output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga096532a82d5ecce6d58b4b33ae9fb07b">More...</a><br /></td></tr>
<tr class="separator:ga096532a82d5ecce6d58b4b33ae9fb07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2ce21d5a5c493ff05b5de8d9c828ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f2ce21d5a5c493ff05b5de8d9c828ac">_TIM1_CCER2_CC4E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6f2ce21d5a5c493ff05b5de8d9c828ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f2ce21d5a5c493ff05b5de8d9c828ac">More...</a><br /></td></tr>
<tr class="separator:ga6f2ce21d5a5c493ff05b5de8d9c828ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbd265cc92ccac06f31965287080aa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaddbd265cc92ccac06f31965287080aa0">_TIM1_CCER2_CC4P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaddbd265cc92ccac06f31965287080aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaddbd265cc92ccac06f31965287080aa0">More...</a><br /></td></tr>
<tr class="separator:gaddbd265cc92ccac06f31965287080aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43abccef4c8480027061f3a8ed540402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43abccef4c8480027061f3a8ed540402">_TIM1_BKR_LOCK</a>&#160;&#160;&#160;((int8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga43abccef4c8480027061f3a8ed540402"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Lock configuration [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga43abccef4c8480027061f3a8ed540402">More...</a><br /></td></tr>
<tr class="separator:ga43abccef4c8480027061f3a8ed540402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ca969a688724bcaeb5e1b217bce7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac3ca969a688724bcaeb5e1b217bce7e9">_TIM1_BKR_LOCK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac3ca969a688724bcaeb5e1b217bce7e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Lock configuration [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac3ca969a688724bcaeb5e1b217bce7e9">More...</a><br /></td></tr>
<tr class="separator:gac3ca969a688724bcaeb5e1b217bce7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448b2ddc377c139c17d39f6513bd813c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga448b2ddc377c139c17d39f6513bd813c">_TIM1_BKR_LOCK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga448b2ddc377c139c17d39f6513bd813c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Lock configuration [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga448b2ddc377c139c17d39f6513bd813c">More...</a><br /></td></tr>
<tr class="separator:ga448b2ddc377c139c17d39f6513bd813c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fdc5bce761765af1fab28d43c09e838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fdc5bce761765af1fab28d43c09e838">_TIM1_BKR_OSSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4fdc5bce761765af1fab28d43c09e838"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Off state selection for idle mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fdc5bce761765af1fab28d43c09e838">More...</a><br /></td></tr>
<tr class="separator:ga4fdc5bce761765af1fab28d43c09e838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2341795633e1b6bdf3ed983c2d8a15e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad2341795633e1b6bdf3ed983c2d8a15e">_TIM1_BKR_OSSR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad2341795633e1b6bdf3ed983c2d8a15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Off state selection for Run mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad2341795633e1b6bdf3ed983c2d8a15e">More...</a><br /></td></tr>
<tr class="separator:gad2341795633e1b6bdf3ed983c2d8a15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ee243f32b6f9a5208465e3bccfc63a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02ee243f32b6f9a5208465e3bccfc63a">_TIM1_BKR_BKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga02ee243f32b6f9a5208465e3bccfc63a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga02ee243f32b6f9a5208465e3bccfc63a">More...</a><br /></td></tr>
<tr class="separator:ga02ee243f32b6f9a5208465e3bccfc63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af4041ce498c0003570788e8cf1e4df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4af4041ce498c0003570788e8cf1e4df">_TIM1_BKR_BKP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4af4041ce498c0003570788e8cf1e4df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4af4041ce498c0003570788e8cf1e4df">More...</a><br /></td></tr>
<tr class="separator:ga4af4041ce498c0003570788e8cf1e4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdad0a76f522b92c7c8f8ef4520eabda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdad0a76f522b92c7c8f8ef4520eabda">_TIM1_BKR_AOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gabdad0a76f522b92c7c8f8ef4520eabda"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Automatic output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabdad0a76f522b92c7c8f8ef4520eabda">More...</a><br /></td></tr>
<tr class="separator:gabdad0a76f522b92c7c8f8ef4520eabda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568fe924779845c64841bbaf4b0d5e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga568fe924779845c64841bbaf4b0d5e20">_TIM1_BKR_MOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga568fe924779845c64841bbaf4b0d5e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Main output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga568fe924779845c64841bbaf4b0d5e20">More...</a><br /></td></tr>
<tr class="separator:ga568fe924779845c64841bbaf4b0d5e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca0f1c5cb971adf1096d74c046ec310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ca0f1c5cb971adf1096d74c046ec310">_TIM1_OISR_OIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6ca0f1c5cb971adf1096d74c046ec310"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 1 (OC1 output) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ca0f1c5cb971adf1096d74c046ec310">More...</a><br /></td></tr>
<tr class="separator:ga6ca0f1c5cb971adf1096d74c046ec310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61863e31f6aeb853cd5db7d9ebbf289a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61863e31f6aeb853cd5db7d9ebbf289a">_TIM1_OISR_OIS1N</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga61863e31f6aeb853cd5db7d9ebbf289a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 1 (OC1N output) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga61863e31f6aeb853cd5db7d9ebbf289a">More...</a><br /></td></tr>
<tr class="separator:ga61863e31f6aeb853cd5db7d9ebbf289a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c5852a781fc8959ad72ea1ff179694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga54c5852a781fc8959ad72ea1ff179694">_TIM1_OISR_OIS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga54c5852a781fc8959ad72ea1ff179694"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 2 (OC2 output) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga54c5852a781fc8959ad72ea1ff179694">More...</a><br /></td></tr>
<tr class="separator:ga54c5852a781fc8959ad72ea1ff179694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196bd7d6baa772b0a495ffad17031549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga196bd7d6baa772b0a495ffad17031549">_TIM1_OISR_OIS2N</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga196bd7d6baa772b0a495ffad17031549"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 2 (OC2N output) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga196bd7d6baa772b0a495ffad17031549">More...</a><br /></td></tr>
<tr class="separator:ga196bd7d6baa772b0a495ffad17031549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326d369e6f50fca521d3df0ccd1f5f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga326d369e6f50fca521d3df0ccd1f5f63">_TIM1_OISR_OIS3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga326d369e6f50fca521d3df0ccd1f5f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 3 (OC3 output) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga326d369e6f50fca521d3df0ccd1f5f63">More...</a><br /></td></tr>
<tr class="separator:ga326d369e6f50fca521d3df0ccd1f5f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726de129fb50058afdb8b721954a87a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga726de129fb50058afdb8b721954a87a6">_TIM1_OISR_OIS3N</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga726de129fb50058afdb8b721954a87a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 3 (OC3N output) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga726de129fb50058afdb8b721954a87a6">More...</a><br /></td></tr>
<tr class="separator:ga726de129fb50058afdb8b721954a87a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01a6b0185233762c7ded565604b4a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa01a6b0185233762c7ded565604b4a46">_TIM1_OISR_OIS4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa01a6b0185233762c7ded565604b4a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 4 (OC4 output) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa01a6b0185233762c7ded565604b4a46">More...</a><br /></td></tr>
<tr class="separator:gaa01a6b0185233762c7ded565604b4a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a0a6ebdd503a9d2a226b262ea8e063b">_TIM2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m2__t">_TIM2_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>)</td></tr>
<tr class="memdesc:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a0a6ebdd503a9d2a226b262ea8e063b">More...</a><br /></td></tr>
<tr class="separator:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259ff2028d576b62fb2f65de582dd10f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga259ff2028d576b62fb2f65de582dd10f">_TIM2_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga259ff2028d576b62fb2f65de582dd10f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga259ff2028d576b62fb2f65de582dd10f">More...</a><br /></td></tr>
<tr class="separator:ga259ff2028d576b62fb2f65de582dd10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db0bff36d08f4d61ac8908896310fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5db0bff36d08f4d61ac8908896310fc2">_TIM2_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga5db0bff36d08f4d61ac8908896310fc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5db0bff36d08f4d61ac8908896310fc2">More...</a><br /></td></tr>
<tr class="separator:ga5db0bff36d08f4d61ac8908896310fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086ab0027ced0aecf235f8b3ff687240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga086ab0027ced0aecf235f8b3ff687240">_TIM2_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga086ab0027ced0aecf235f8b3ff687240"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga086ab0027ced0aecf235f8b3ff687240">More...</a><br /></td></tr>
<tr class="separator:ga086ab0027ced0aecf235f8b3ff687240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98846caaf5051f3c41f004e3d3a2765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab98846caaf5051f3c41f004e3d3a2765">_TIM2_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gab98846caaf5051f3c41f004e3d3a2765"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab98846caaf5051f3c41f004e3d3a2765">More...</a><br /></td></tr>
<tr class="separator:gab98846caaf5051f3c41f004e3d3a2765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84afe2e3ed990fbbd3e46aff3102085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae84afe2e3ed990fbbd3e46aff3102085">_TIM2_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gae84afe2e3ed990fbbd3e46aff3102085"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae84afe2e3ed990fbbd3e46aff3102085">More...</a><br /></td></tr>
<tr class="separator:gae84afe2e3ed990fbbd3e46aff3102085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga286474ac74d8c46a6a1e24f457e7ea69">_TIM2_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga286474ac74d8c46a6a1e24f457e7ea69">More...</a><br /></td></tr>
<tr class="separator:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga163e32eacbda611a1cd4bbd25d6b3ed4">_TIM2_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga163e32eacbda611a1cd4bbd25d6b3ed4">More...</a><br /></td></tr>
<tr class="separator:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec52f5187ff098a309343527cc3b551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ec52f5187ff098a309343527cc3b551">_TIM2_CCMR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga2ec52f5187ff098a309343527cc3b551"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ec52f5187ff098a309343527cc3b551">More...</a><br /></td></tr>
<tr class="separator:ga2ec52f5187ff098a309343527cc3b551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4f076ff80f1cefa4ebe006805475a1b">_TIM2_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4f076ff80f1cefa4ebe006805475a1b">More...</a><br /></td></tr>
<tr class="separator:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0471f5424ddf5aba338716d75192a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0471f5424ddf5aba338716d75192a62">_TIM2_CCER2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gad0471f5424ddf5aba338716d75192a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad0471f5424ddf5aba338716d75192a62">More...</a><br /></td></tr>
<tr class="separator:gad0471f5424ddf5aba338716d75192a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad088902b227c5e0ea66b534917900c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad088902b227c5e0ea66b534917900c58">_TIM2_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gad088902b227c5e0ea66b534917900c58"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad088902b227c5e0ea66b534917900c58">More...</a><br /></td></tr>
<tr class="separator:gad088902b227c5e0ea66b534917900c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de76a27d9f851cdef1874e594dc0729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8de76a27d9f851cdef1874e594dc0729">_TIM2_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:ga8de76a27d9f851cdef1874e594dc0729"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8de76a27d9f851cdef1874e594dc0729">More...</a><br /></td></tr>
<tr class="separator:ga8de76a27d9f851cdef1874e594dc0729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ac311914213e0346adb82d72e66cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43ac311914213e0346adb82d72e66cd9">_TIM2_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga43ac311914213e0346adb82d72e66cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 clock prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga43ac311914213e0346adb82d72e66cd9">More...</a><br /></td></tr>
<tr class="separator:ga43ac311914213e0346adb82d72e66cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6557578ddcf9a7d6b3336fd11ce68b7">_TIM2_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad6557578ddcf9a7d6b3336fd11ce68b7">More...</a><br /></td></tr>
<tr class="separator:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b366186cfa83bf1b39eecca607e1092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b366186cfa83bf1b39eecca607e1092">_TIM2_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga6b366186cfa83bf1b39eecca607e1092"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b366186cfa83bf1b39eecca607e1092">More...</a><br /></td></tr>
<tr class="separator:ga6b366186cfa83bf1b39eecca607e1092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca425c741ad29ec4228bc7f15fb203cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca425c741ad29ec4228bc7f15fb203cc">_TIM2_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:gaca425c741ad29ec4228bc7f15fb203cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaca425c741ad29ec4228bc7f15fb203cc">More...</a><br /></td></tr>
<tr class="separator:gaca425c741ad29ec4228bc7f15fb203cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59c0e55382db47c8c958688036a50a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad59c0e55382db47c8c958688036a50a7">_TIM2_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:gad59c0e55382db47c8c958688036a50a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad59c0e55382db47c8c958688036a50a7">More...</a><br /></td></tr>
<tr class="separator:gad59c0e55382db47c8c958688036a50a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d67a0d3d61549e2bf55f6bff441eab5">_TIM2_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d67a0d3d61549e2bf55f6bff441eab5">More...</a><br /></td></tr>
<tr class="separator:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8fb42f2cc04ceb0e43c57a0eb678222">_TIM2_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8fb42f2cc04ceb0e43c57a0eb678222">More...</a><br /></td></tr>
<tr class="separator:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4d432f3b27ff3823ce379e55d17a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e4d432f3b27ff3823ce379e55d17a17">_TIM2_CCR3H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga5e4d432f3b27ff3823ce379e55d17a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 3 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e4d432f3b27ff3823ce379e55d17a17">More...</a><br /></td></tr>
<tr class="separator:ga5e4d432f3b27ff3823ce379e55d17a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33abb29556e64c5ce26ca33cd1c223e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33abb29556e64c5ce26ca33cd1c223e8">_TIM2_CCR3L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga33abb29556e64c5ce26ca33cd1c223e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 3 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33abb29556e64c5ce26ca33cd1c223e8">More...</a><br /></td></tr>
<tr class="separator:ga33abb29556e64c5ce26ca33cd1c223e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd257efd4630bea294ceb69be8a9c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fd257efd4630bea294ceb69be8a9c95">_TIM2_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3fd257efd4630bea294ceb69be8a9c95"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fd257efd4630bea294ceb69be8a9c95">More...</a><br /></td></tr>
<tr class="separator:ga3fd257efd4630bea294ceb69be8a9c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a610d5292dd04abed7de2f6fc5c804a">_TIM2_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a610d5292dd04abed7de2f6fc5c804a">More...</a><br /></td></tr>
<tr class="separator:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d9a5ad8c582f401afd6712277714dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48d9a5ad8c582f401afd6712277714dd">_TIM2_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga48d9a5ad8c582f401afd6712277714dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga48d9a5ad8c582f401afd6712277714dd">More...</a><br /></td></tr>
<tr class="separator:ga48d9a5ad8c582f401afd6712277714dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd56e7836e5986613b08c311209aa048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd56e7836e5986613b08c311209aa048">_TIM2_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacd56e7836e5986613b08c311209aa048"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacd56e7836e5986613b08c311209aa048">More...</a><br /></td></tr>
<tr class="separator:gacd56e7836e5986613b08c311209aa048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f55252472e1149bc1556b879a530db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f55252472e1149bc1556b879a530db0">_TIM2_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1f55252472e1149bc1556b879a530db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f55252472e1149bc1556b879a530db0">More...</a><br /></td></tr>
<tr class="separator:ga1f55252472e1149bc1556b879a530db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae562fb9eb8d258557dbc398ac196728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae562fb9eb8d258557dbc398ac196728">_TIM2_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaae562fb9eb8d258557dbc398ac196728"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae562fb9eb8d258557dbc398ac196728">More...</a><br /></td></tr>
<tr class="separator:gaae562fb9eb8d258557dbc398ac196728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09798015a68ecbc5b5f057cfa9268d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09798015a68ecbc5b5f057cfa9268d62">_TIM2_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga09798015a68ecbc5b5f057cfa9268d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga09798015a68ecbc5b5f057cfa9268d62">More...</a><br /></td></tr>
<tr class="separator:ga09798015a68ecbc5b5f057cfa9268d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a596371402a7a2ae2c8c7ae91ac60c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a596371402a7a2ae2c8c7ae91ac60c2">_TIM2_CCMR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9a596371402a7a2ae2c8c7ae91ac60c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a596371402a7a2ae2c8c7ae91ac60c2">More...</a><br /></td></tr>
<tr class="separator:ga9a596371402a7a2ae2c8c7ae91ac60c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4da3ff9d87075fd1b11d4c43e182a110">_TIM2_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4da3ff9d87075fd1b11d4c43e182a110">More...</a><br /></td></tr>
<tr class="separator:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ad631e88a793551f93a24af61058a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5ad631e88a793551f93a24af61058a0">_TIM2_CCER2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae5ad631e88a793551f93a24af61058a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5ad631e88a793551f93a24af61058a0">More...</a><br /></td></tr>
<tr class="separator:gae5ad631e88a793551f93a24af61058a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf80aaf76548b5b529c76de7ce93b0a03">_TIM2_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf80aaf76548b5b529c76de7ce93b0a03">More...</a><br /></td></tr>
<tr class="separator:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c2bfe06586787c41fe1596fbf4aeaf0">_TIM2_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c2bfe06586787c41fe1596fbf4aeaf0">More...</a><br /></td></tr>
<tr class="separator:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d4fe296823929c8e0d8e42f79f8337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8d4fe296823929c8e0d8e42f79f8337">_TIM2_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac8d4fe296823929c8e0d8e42f79f8337"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 clock prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8d4fe296823929c8e0d8e42f79f8337">More...</a><br /></td></tr>
<tr class="separator:gac8d4fe296823929c8e0d8e42f79f8337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a77d688b906af5fca8e2db58df5ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23a77d688b906af5fca8e2db58df5ea1">_TIM2_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga23a77d688b906af5fca8e2db58df5ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga23a77d688b906af5fca8e2db58df5ea1">More...</a><br /></td></tr>
<tr class="separator:ga23a77d688b906af5fca8e2db58df5ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48df2e2a993a1d74dfdbb302c4b816ee">_TIM2_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga48df2e2a993a1d74dfdbb302c4b816ee">More...</a><br /></td></tr>
<tr class="separator:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3ee81caa1bf6619048160b0a72e9ab7">_TIM2_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad3ee81caa1bf6619048160b0a72e9ab7">More...</a><br /></td></tr>
<tr class="separator:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d7d0ca72818b15dead92db1969b2338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d7d0ca72818b15dead92db1969b2338">_TIM2_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8d7d0ca72818b15dead92db1969b2338"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d7d0ca72818b15dead92db1969b2338">More...</a><br /></td></tr>
<tr class="separator:ga8d7d0ca72818b15dead92db1969b2338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d007d28375d64296ecd236e7eb429f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa1d007d28375d64296ecd236e7eb429f">_TIM2_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa1d007d28375d64296ecd236e7eb429f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa1d007d28375d64296ecd236e7eb429f">More...</a><br /></td></tr>
<tr class="separator:gaa1d007d28375d64296ecd236e7eb429f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad1b934ed7abb6ca2e71a409b6edb94d">_TIM2_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaad1b934ed7abb6ca2e71a409b6edb94d">More...</a><br /></td></tr>
<tr class="separator:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793395eb274f86647ee81c4885acd94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga793395eb274f86647ee81c4885acd94e">_TIM2_CCR3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga793395eb274f86647ee81c4885acd94e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 3 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga793395eb274f86647ee81c4885acd94e">More...</a><br /></td></tr>
<tr class="separator:ga793395eb274f86647ee81c4885acd94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d8d43909b1e7b1d0c6d9e832c8f8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81d8d43909b1e7b1d0c6d9e832c8f8d4">_TIM2_CCR3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga81d8d43909b1e7b1d0c6d9e832c8f8d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 3 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga81d8d43909b1e7b1d0c6d9e832c8f8d4">More...</a><br /></td></tr>
<tr class="separator:ga81d8d43909b1e7b1d0c6d9e832c8f8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e3d5225a8273a2c98b09b11f281e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga00e3d5225a8273a2c98b09b11f281e31">_TIM2_CR1_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga00e3d5225a8273a2c98b09b11f281e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Counter enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga00e3d5225a8273a2c98b09b11f281e31">More...</a><br /></td></tr>
<tr class="separator:ga00e3d5225a8273a2c98b09b11f281e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef543c2577d001cd5a0685624122a550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef543c2577d001cd5a0685624122a550">_TIM2_CR1_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaef543c2577d001cd5a0685624122a550"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update disable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaef543c2577d001cd5a0685624122a550">More...</a><br /></td></tr>
<tr class="separator:gaef543c2577d001cd5a0685624122a550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b92d8acb9509d78d8a3865e881234e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b92d8acb9509d78d8a3865e881234e2">_TIM2_CR1_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6b92d8acb9509d78d8a3865e881234e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update request source [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b92d8acb9509d78d8a3865e881234e2">More...</a><br /></td></tr>
<tr class="separator:ga6b92d8acb9509d78d8a3865e881234e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a13b1532ce5af7738ca76f93586c86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab8a13b1532ce5af7738ca76f93586c86">_TIM2_CR1_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab8a13b1532ce5af7738ca76f93586c86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 One-pulse mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab8a13b1532ce5af7738ca76f93586c86">More...</a><br /></td></tr>
<tr class="separator:gab8a13b1532ce5af7738ca76f93586c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5830501ce1fdcb56855f1c393fa62733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5830501ce1fdcb56855f1c393fa62733">_TIM2_CR1_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5830501ce1fdcb56855f1c393fa62733"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Auto-reload preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5830501ce1fdcb56855f1c393fa62733">More...</a><br /></td></tr>
<tr class="separator:ga5830501ce1fdcb56855f1c393fa62733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb47b42ea3aaababef58c0425f634d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb47b42ea3aaababef58c0425f634d0d">_TIM2_IER_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaeb47b42ea3aaababef58c0425f634d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb47b42ea3aaababef58c0425f634d0d">More...</a><br /></td></tr>
<tr class="separator:gaeb47b42ea3aaababef58c0425f634d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571109009c986cbf865182ad386fec45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga571109009c986cbf865182ad386fec45">_TIM2_IER_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga571109009c986cbf865182ad386fec45"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga571109009c986cbf865182ad386fec45">More...</a><br /></td></tr>
<tr class="separator:ga571109009c986cbf865182ad386fec45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95672377ae0fc88c9afa7dd4ad8d51d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95672377ae0fc88c9afa7dd4ad8d51d4">_TIM2_IER_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga95672377ae0fc88c9afa7dd4ad8d51d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95672377ae0fc88c9afa7dd4ad8d51d4">More...</a><br /></td></tr>
<tr class="separator:ga95672377ae0fc88c9afa7dd4ad8d51d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecd0d9edeb300c1fcc470d15abb0efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabecd0d9edeb300c1fcc470d15abb0efe">_TIM2_IER_CC3IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabecd0d9edeb300c1fcc470d15abb0efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabecd0d9edeb300c1fcc470d15abb0efe">More...</a><br /></td></tr>
<tr class="separator:gabecd0d9edeb300c1fcc470d15abb0efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d98bad80dd33af35163d3df93dfb801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d98bad80dd33af35163d3df93dfb801">_TIM2_SR1_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8d98bad80dd33af35163d3df93dfb801"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d98bad80dd33af35163d3df93dfb801">More...</a><br /></td></tr>
<tr class="separator:ga8d98bad80dd33af35163d3df93dfb801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee73a51ddf6867609e74c9f59ca5ced7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee73a51ddf6867609e74c9f59ca5ced7">_TIM2_SR1_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaee73a51ddf6867609e74c9f59ca5ced7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaee73a51ddf6867609e74c9f59ca5ced7">More...</a><br /></td></tr>
<tr class="separator:gaee73a51ddf6867609e74c9f59ca5ced7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80435d6d7425c4c101c70190c5ea786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf80435d6d7425c4c101c70190c5ea786">_TIM2_SR1_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf80435d6d7425c4c101c70190c5ea786"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf80435d6d7425c4c101c70190c5ea786">More...</a><br /></td></tr>
<tr class="separator:gaf80435d6d7425c4c101c70190c5ea786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e5ce2c9f5ffb53103639ce8e9039c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05e5ce2c9f5ffb53103639ce8e9039c6">_TIM2_SR1_CC3IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga05e5ce2c9f5ffb53103639ce8e9039c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga05e5ce2c9f5ffb53103639ce8e9039c6">More...</a><br /></td></tr>
<tr class="separator:ga05e5ce2c9f5ffb53103639ce8e9039c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad517a129d36b8f5bd3373cd37b538f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad517a129d36b8f5bd3373cd37b538f66">_TIM2_SR2_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad517a129d36b8f5bd3373cd37b538f66"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad517a129d36b8f5bd3373cd37b538f66">More...</a><br /></td></tr>
<tr class="separator:gad517a129d36b8f5bd3373cd37b538f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71980bd71bb5c7cac0de5e003b763f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71980bd71bb5c7cac0de5e003b763f31">_TIM2_SR2_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga71980bd71bb5c7cac0de5e003b763f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga71980bd71bb5c7cac0de5e003b763f31">More...</a><br /></td></tr>
<tr class="separator:ga71980bd71bb5c7cac0de5e003b763f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbac342a727a17f0de182e2e9ba136bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafbac342a727a17f0de182e2e9ba136bf">_TIM2_SR2_CC3OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gafbac342a727a17f0de182e2e9ba136bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafbac342a727a17f0de182e2e9ba136bf">More...</a><br /></td></tr>
<tr class="separator:gafbac342a727a17f0de182e2e9ba136bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c12ddb0ba44faae4bb83ee7660d71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga98c12ddb0ba44faae4bb83ee7660d71e">_TIM2_EGR_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga98c12ddb0ba44faae4bb83ee7660d71e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga98c12ddb0ba44faae4bb83ee7660d71e">More...</a><br /></td></tr>
<tr class="separator:ga98c12ddb0ba44faae4bb83ee7660d71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b30395e1e369675e95121b9b81be193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b30395e1e369675e95121b9b81be193">_TIM2_EGR_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7b30395e1e369675e95121b9b81be193"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b30395e1e369675e95121b9b81be193">More...</a><br /></td></tr>
<tr class="separator:ga7b30395e1e369675e95121b9b81be193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2070812ab96a8b9fc7024fdac0f79e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2070812ab96a8b9fc7024fdac0f79e9f">_TIM2_EGR_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2070812ab96a8b9fc7024fdac0f79e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2070812ab96a8b9fc7024fdac0f79e9f">More...</a><br /></td></tr>
<tr class="separator:ga2070812ab96a8b9fc7024fdac0f79e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0addcf0cbc20c2afa8601f95a622650c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0addcf0cbc20c2afa8601f95a622650c">_TIM2_EGR_CC3G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0addcf0cbc20c2afa8601f95a622650c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0addcf0cbc20c2afa8601f95a622650c">More...</a><br /></td></tr>
<tr class="separator:ga0addcf0cbc20c2afa8601f95a622650c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56373c65d4738629d813d2dd925fed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab56373c65d4738629d813d2dd925fed6">_TIM2_CCMR1_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab56373c65d4738629d813d2dd925fed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab56373c65d4738629d813d2dd925fed6">More...</a><br /></td></tr>
<tr class="separator:gab56373c65d4738629d813d2dd925fed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3815703d424723822c229f9d1914a493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3815703d424723822c229f9d1914a493">_TIM2_CCMR1_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3815703d424723822c229f9d1914a493"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3815703d424723822c229f9d1914a493">More...</a><br /></td></tr>
<tr class="separator:ga3815703d424723822c229f9d1914a493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93eb2d959a455948891699b7d476f14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga93eb2d959a455948891699b7d476f14b">_TIM2_CCMR1_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga93eb2d959a455948891699b7d476f14b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga93eb2d959a455948891699b7d476f14b">More...</a><br /></td></tr>
<tr class="separator:ga93eb2d959a455948891699b7d476f14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace41a8c05a084d27ebc88519bae19e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gace41a8c05a084d27ebc88519bae19e04">_TIM2_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gace41a8c05a084d27ebc88519bae19e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gace41a8c05a084d27ebc88519bae19e04">More...</a><br /></td></tr>
<tr class="separator:gace41a8c05a084d27ebc88519bae19e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447116a1f1f61e01a6fa72cec0802ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga447116a1f1f61e01a6fa72cec0802ae4">_TIM2_CCMR1_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga447116a1f1f61e01a6fa72cec0802ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga447116a1f1f61e01a6fa72cec0802ae4">More...</a><br /></td></tr>
<tr class="separator:ga447116a1f1f61e01a6fa72cec0802ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a620037e4dbbda42b0b9433c2f3ff71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a620037e4dbbda42b0b9433c2f3ff71">_TIM2_CCMR1_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6a620037e4dbbda42b0b9433c2f3ff71"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a620037e4dbbda42b0b9433c2f3ff71">More...</a><br /></td></tr>
<tr class="separator:ga6a620037e4dbbda42b0b9433c2f3ff71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75420d4bc171ed288b77e120387c74f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga75420d4bc171ed288b77e120387c74f8">_TIM2_CCMR1_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga75420d4bc171ed288b77e120387c74f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga75420d4bc171ed288b77e120387c74f8">More...</a><br /></td></tr>
<tr class="separator:ga75420d4bc171ed288b77e120387c74f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516794d9f02061886c0f6280f5a8bc04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga516794d9f02061886c0f6280f5a8bc04">_TIM2_CCMR1_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga516794d9f02061886c0f6280f5a8bc04"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga516794d9f02061886c0f6280f5a8bc04">More...</a><br /></td></tr>
<tr class="separator:ga516794d9f02061886c0f6280f5a8bc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5b96982b27fa0066bb9bb4493c82b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c5b96982b27fa0066bb9bb4493c82b5">_TIM2_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8c5b96982b27fa0066bb9bb4493c82b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c5b96982b27fa0066bb9bb4493c82b5">More...</a><br /></td></tr>
<tr class="separator:ga8c5b96982b27fa0066bb9bb4493c82b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48bb0580151b6c46c3e917a0b57aa76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48bb0580151b6c46c3e917a0b57aa76f">_TIM2_CCMR1_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga48bb0580151b6c46c3e917a0b57aa76f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga48bb0580151b6c46c3e917a0b57aa76f">More...</a><br /></td></tr>
<tr class="separator:ga48bb0580151b6c46c3e917a0b57aa76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6b4a24f56435f93a8dc5049e71eee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f6b4a24f56435f93a8dc5049e71eee1">_TIM2_CCMR1_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7f6b4a24f56435f93a8dc5049e71eee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f6b4a24f56435f93a8dc5049e71eee1">More...</a><br /></td></tr>
<tr class="separator:ga7f6b4a24f56435f93a8dc5049e71eee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555afbedc95467271ca60f80c8038f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga555afbedc95467271ca60f80c8038f51">_TIM2_CCMR1_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga555afbedc95467271ca60f80c8038f51"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga555afbedc95467271ca60f80c8038f51">More...</a><br /></td></tr>
<tr class="separator:ga555afbedc95467271ca60f80c8038f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac946f6535741468e7ea515baaa91a0b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac946f6535741468e7ea515baaa91a0b0">_TIM2_CCMR1_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac946f6535741468e7ea515baaa91a0b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac946f6535741468e7ea515baaa91a0b0">More...</a><br /></td></tr>
<tr class="separator:gac946f6535741468e7ea515baaa91a0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a2d60e6fa812f62f5139fec867028e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07a2d60e6fa812f62f5139fec867028e">_TIM2_CCMR1_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga07a2d60e6fa812f62f5139fec867028e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07a2d60e6fa812f62f5139fec867028e">More...</a><br /></td></tr>
<tr class="separator:ga07a2d60e6fa812f62f5139fec867028e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a106da8e0e15617df738f67c40b284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga17a106da8e0e15617df738f67c40b284">_TIM2_CCMR1_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga17a106da8e0e15617df738f67c40b284"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga17a106da8e0e15617df738f67c40b284">More...</a><br /></td></tr>
<tr class="separator:ga17a106da8e0e15617df738f67c40b284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c06a7d834317bf2c1edde9851a0ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac3c06a7d834317bf2c1edde9851a0ce8">_TIM2_CCMR1_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac3c06a7d834317bf2c1edde9851a0ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac3c06a7d834317bf2c1edde9851a0ce8">More...</a><br /></td></tr>
<tr class="separator:gac3c06a7d834317bf2c1edde9851a0ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d17e83276846f60df86d856a25fe111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d17e83276846f60df86d856a25fe111">_TIM2_CCMR2_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4d17e83276846f60df86d856a25fe111"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d17e83276846f60df86d856a25fe111">More...</a><br /></td></tr>
<tr class="separator:ga4d17e83276846f60df86d856a25fe111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6006815502350f0b3983aed19ad901bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6006815502350f0b3983aed19ad901bc">_TIM2_CCMR2_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6006815502350f0b3983aed19ad901bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6006815502350f0b3983aed19ad901bc">More...</a><br /></td></tr>
<tr class="separator:ga6006815502350f0b3983aed19ad901bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5fefb5707bf58c3d525ae0552c8afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd5fefb5707bf58c3d525ae0552c8afb">_TIM2_CCMR2_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacd5fefb5707bf58c3d525ae0552c8afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacd5fefb5707bf58c3d525ae0552c8afb">More...</a><br /></td></tr>
<tr class="separator:gacd5fefb5707bf58c3d525ae0552c8afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3097c2b7ba85c713f8631c10406f39f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3097c2b7ba85c713f8631c10406f39f5">_TIM2_CCMR2_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3097c2b7ba85c713f8631c10406f39f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3097c2b7ba85c713f8631c10406f39f5">More...</a><br /></td></tr>
<tr class="separator:ga3097c2b7ba85c713f8631c10406f39f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5fb26e9354ae9e2f68c7dc49d848fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d5fb26e9354ae9e2f68c7dc49d848fa">_TIM2_CCMR2_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8d5fb26e9354ae9e2f68c7dc49d848fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d5fb26e9354ae9e2f68c7dc49d848fa">More...</a><br /></td></tr>
<tr class="separator:ga8d5fb26e9354ae9e2f68c7dc49d848fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa780a66d9e2cb70521cd2eb4547ff21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa780a66d9e2cb70521cd2eb4547ff21">_TIM2_CCMR2_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaaa780a66d9e2cb70521cd2eb4547ff21"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa780a66d9e2cb70521cd2eb4547ff21">More...</a><br /></td></tr>
<tr class="separator:gaaa780a66d9e2cb70521cd2eb4547ff21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671d6112b4c6546f6e5e9b77a4853c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga671d6112b4c6546f6e5e9b77a4853c39">_TIM2_CCMR2_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga671d6112b4c6546f6e5e9b77a4853c39"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga671d6112b4c6546f6e5e9b77a4853c39">More...</a><br /></td></tr>
<tr class="separator:ga671d6112b4c6546f6e5e9b77a4853c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad757119a7e5ed0d9a53dd2ea2b085bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad757119a7e5ed0d9a53dd2ea2b085bef">_TIM2_CCMR2_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad757119a7e5ed0d9a53dd2ea2b085bef"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad757119a7e5ed0d9a53dd2ea2b085bef">More...</a><br /></td></tr>
<tr class="separator:gad757119a7e5ed0d9a53dd2ea2b085bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4933327fa9098460715940e2d5093935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4933327fa9098460715940e2d5093935">_TIM2_CCMR2_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4933327fa9098460715940e2d5093935"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4933327fa9098460715940e2d5093935">More...</a><br /></td></tr>
<tr class="separator:ga4933327fa9098460715940e2d5093935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebdd02479119022c6608f3041b6216cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaebdd02479119022c6608f3041b6216cc">_TIM2_CCMR2_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaebdd02479119022c6608f3041b6216cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaebdd02479119022c6608f3041b6216cc">More...</a><br /></td></tr>
<tr class="separator:gaebdd02479119022c6608f3041b6216cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d8de9c48fd780fb7f24930fd977a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga76d8de9c48fd780fb7f24930fd977a5b">_TIM2_CCMR2_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga76d8de9c48fd780fb7f24930fd977a5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga76d8de9c48fd780fb7f24930fd977a5b">More...</a><br /></td></tr>
<tr class="separator:ga76d8de9c48fd780fb7f24930fd977a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf22c767f4c3fd38583a9751b5708a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabaf22c767f4c3fd38583a9751b5708a8">_TIM2_CCMR2_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabaf22c767f4c3fd38583a9751b5708a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabaf22c767f4c3fd38583a9751b5708a8">More...</a><br /></td></tr>
<tr class="separator:gabaf22c767f4c3fd38583a9751b5708a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02e41c0e3b82fe94444539392c88212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac02e41c0e3b82fe94444539392c88212">_TIM2_CCMR2_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac02e41c0e3b82fe94444539392c88212"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac02e41c0e3b82fe94444539392c88212">More...</a><br /></td></tr>
<tr class="separator:gac02e41c0e3b82fe94444539392c88212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0c535ea3bcb9db2bc79589f1a81951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadb0c535ea3bcb9db2bc79589f1a81951">_TIM2_CCMR2_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gadb0c535ea3bcb9db2bc79589f1a81951"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadb0c535ea3bcb9db2bc79589f1a81951">More...</a><br /></td></tr>
<tr class="separator:gadb0c535ea3bcb9db2bc79589f1a81951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad648d2ae624d2fbec820366ce555e95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad648d2ae624d2fbec820366ce555e95e">_TIM2_CCMR2_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad648d2ae624d2fbec820366ce555e95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad648d2ae624d2fbec820366ce555e95e">More...</a><br /></td></tr>
<tr class="separator:gad648d2ae624d2fbec820366ce555e95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf4ebb92197e70d4ee854868f7c97c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabbf4ebb92197e70d4ee854868f7c97c9">_TIM2_CCMR2_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabbf4ebb92197e70d4ee854868f7c97c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabbf4ebb92197e70d4ee854868f7c97c9">More...</a><br /></td></tr>
<tr class="separator:gabbf4ebb92197e70d4ee854868f7c97c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ddbc32a77281e60ff7f769c8952dda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ddbc32a77281e60ff7f769c8952dda2">_TIM2_CCMR3_CC3S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0ddbc32a77281e60ff7f769c8952dda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 3 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ddbc32a77281e60ff7f769c8952dda2">More...</a><br /></td></tr>
<tr class="separator:ga0ddbc32a77281e60ff7f769c8952dda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ecab625769a5d3ae5c2ac0fd16f3412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ecab625769a5d3ae5c2ac0fd16f3412">_TIM2_CCMR3_CC3S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2ecab625769a5d3ae5c2ac0fd16f3412"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 3 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ecab625769a5d3ae5c2ac0fd16f3412">More...</a><br /></td></tr>
<tr class="separator:ga2ecab625769a5d3ae5c2ac0fd16f3412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4916fc06081db351a4595f47fe08af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e4916fc06081db351a4595f47fe08af">_TIM2_CCMR3_CC3S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2e4916fc06081db351a4595f47fe08af"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 3 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e4916fc06081db351a4595f47fe08af">More...</a><br /></td></tr>
<tr class="separator:ga2e4916fc06081db351a4595f47fe08af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae91865e149f53077424eacb10d1fab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae91865e149f53077424eacb10d1fab5">_TIM2_CCMR3_OC3PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaae91865e149f53077424eacb10d1fab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae91865e149f53077424eacb10d1fab5">More...</a><br /></td></tr>
<tr class="separator:gaae91865e149f53077424eacb10d1fab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd5ada983ad706db935f1668ebadd79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7fd5ada983ad706db935f1668ebadd79">_TIM2_CCMR3_OC3M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7fd5ada983ad706db935f1668ebadd79"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7fd5ada983ad706db935f1668ebadd79">More...</a><br /></td></tr>
<tr class="separator:ga7fd5ada983ad706db935f1668ebadd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade623b0493b83fb685862002e8027774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gade623b0493b83fb685862002e8027774">_TIM2_CCMR3_OC3M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gade623b0493b83fb685862002e8027774"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gade623b0493b83fb685862002e8027774">More...</a><br /></td></tr>
<tr class="separator:gade623b0493b83fb685862002e8027774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d484abef6145bfd62d1b07d0fcdd5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d484abef6145bfd62d1b07d0fcdd5de">_TIM2_CCMR3_OC3M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1d484abef6145bfd62d1b07d0fcdd5de"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d484abef6145bfd62d1b07d0fcdd5de">More...</a><br /></td></tr>
<tr class="separator:ga1d484abef6145bfd62d1b07d0fcdd5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c400d43ef8c1517f495262eca11b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae6c400d43ef8c1517f495262eca11b83">_TIM2_CCMR3_OC3M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae6c400d43ef8c1517f495262eca11b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae6c400d43ef8c1517f495262eca11b83">More...</a><br /></td></tr>
<tr class="separator:gae6c400d43ef8c1517f495262eca11b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fb9495748c30188f7a8a12d07bf0b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56fb9495748c30188f7a8a12d07bf0b4">_TIM2_CCMR3_IC3PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga56fb9495748c30188f7a8a12d07bf0b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 3 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga56fb9495748c30188f7a8a12d07bf0b4">More...</a><br /></td></tr>
<tr class="separator:ga56fb9495748c30188f7a8a12d07bf0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e822910ecc36a48bb6c1bc0836e5ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga91e822910ecc36a48bb6c1bc0836e5ed">_TIM2_CCMR3_IC3PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga91e822910ecc36a48bb6c1bc0836e5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 3 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga91e822910ecc36a48bb6c1bc0836e5ed">More...</a><br /></td></tr>
<tr class="separator:ga91e822910ecc36a48bb6c1bc0836e5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf58c5ca61841cc0179b99618785130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8bf58c5ca61841cc0179b99618785130">_TIM2_CCMR3_IC3PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8bf58c5ca61841cc0179b99618785130"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 3 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8bf58c5ca61841cc0179b99618785130">More...</a><br /></td></tr>
<tr class="separator:ga8bf58c5ca61841cc0179b99618785130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2caacb4906264c3a7abd2da50a86d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gada2caacb4906264c3a7abd2da50a86d4">_TIM2_CCMR3_IC3F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:gada2caacb4906264c3a7abd2da50a86d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gada2caacb4906264c3a7abd2da50a86d4">More...</a><br /></td></tr>
<tr class="separator:gada2caacb4906264c3a7abd2da50a86d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa240f0d673108d5b1fc22a7ec455fe9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa240f0d673108d5b1fc22a7ec455fe9b">_TIM2_CCMR3_IC3F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa240f0d673108d5b1fc22a7ec455fe9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa240f0d673108d5b1fc22a7ec455fe9b">More...</a><br /></td></tr>
<tr class="separator:gaa240f0d673108d5b1fc22a7ec455fe9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513b3a2f674a93f9711567a9199302f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga513b3a2f674a93f9711567a9199302f7">_TIM2_CCMR3_IC3F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga513b3a2f674a93f9711567a9199302f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga513b3a2f674a93f9711567a9199302f7">More...</a><br /></td></tr>
<tr class="separator:ga513b3a2f674a93f9711567a9199302f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc53c52aea18a8889f2cfe4e17387e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcc53c52aea18a8889f2cfe4e17387e9">_TIM2_CCMR3_IC3F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gabcc53c52aea18a8889f2cfe4e17387e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabcc53c52aea18a8889f2cfe4e17387e9">More...</a><br /></td></tr>
<tr class="separator:gabcc53c52aea18a8889f2cfe4e17387e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226205402d69a9366c1047dfdf332744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga226205402d69a9366c1047dfdf332744">_TIM2_CCMR3_IC3F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga226205402d69a9366c1047dfdf332744"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga226205402d69a9366c1047dfdf332744">More...</a><br /></td></tr>
<tr class="separator:ga226205402d69a9366c1047dfdf332744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213c24393d78e1402562f5b946e7ece9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga213c24393d78e1402562f5b946e7ece9">_TIM2_CCER1_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga213c24393d78e1402562f5b946e7ece9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga213c24393d78e1402562f5b946e7ece9">More...</a><br /></td></tr>
<tr class="separator:ga213c24393d78e1402562f5b946e7ece9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72d69674b859177357422d18c423d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae72d69674b859177357422d18c423d8e">_TIM2_CCER1_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae72d69674b859177357422d18c423d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae72d69674b859177357422d18c423d8e">More...</a><br /></td></tr>
<tr class="separator:gae72d69674b859177357422d18c423d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f35c469d1412066caba9921982d5614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f35c469d1412066caba9921982d5614">_TIM2_CCER1_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1f35c469d1412066caba9921982d5614"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f35c469d1412066caba9921982d5614">More...</a><br /></td></tr>
<tr class="separator:ga1f35c469d1412066caba9921982d5614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2b865d4414fa4e4b244d9b4ea3d597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d2b865d4414fa4e4b244d9b4ea3d597">_TIM2_CCER1_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3d2b865d4414fa4e4b244d9b4ea3d597"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d2b865d4414fa4e4b244d9b4ea3d597">More...</a><br /></td></tr>
<tr class="separator:ga3d2b865d4414fa4e4b244d9b4ea3d597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7062da9b54bbe478d67d3714fa9a5e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7062da9b54bbe478d67d3714fa9a5e03">_TIM2_CCER2_CC3E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7062da9b54bbe478d67d3714fa9a5e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7062da9b54bbe478d67d3714fa9a5e03">More...</a><br /></td></tr>
<tr class="separator:ga7062da9b54bbe478d67d3714fa9a5e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5a1c812eb484fccf966723983adf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a5a1c812eb484fccf966723983adf69">_TIM2_CCER2_CC3P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0a5a1c812eb484fccf966723983adf69"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a5a1c812eb484fccf966723983adf69">More...</a><br /></td></tr>
<tr class="separator:ga0a5a1c812eb484fccf966723983adf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1dd374f4ffa50e83dbd11d5a1cb194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d1dd374f4ffa50e83dbd11d5a1cb194">_TIM2_PSCR_PSC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4d1dd374f4ffa50e83dbd11d5a1cb194"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d1dd374f4ffa50e83dbd11d5a1cb194">More...</a><br /></td></tr>
<tr class="separator:ga4d1dd374f4ffa50e83dbd11d5a1cb194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49921ffaff0dbbe86d3646496c52f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf49921ffaff0dbbe86d3646496c52f67">_TIM2_PSCR_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf49921ffaff0dbbe86d3646496c52f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf49921ffaff0dbbe86d3646496c52f67">More...</a><br /></td></tr>
<tr class="separator:gaf49921ffaff0dbbe86d3646496c52f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8f25dc6909572debd4288d82b4241d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gace8f25dc6909572debd4288d82b4241d">_TIM2_PSCR_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gace8f25dc6909572debd4288d82b4241d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gace8f25dc6909572debd4288d82b4241d">More...</a><br /></td></tr>
<tr class="separator:gace8f25dc6909572debd4288d82b4241d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445d5b0a42591d2341019dcd177f0b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga445d5b0a42591d2341019dcd177f0b5d">_TIM2_PSCR_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga445d5b0a42591d2341019dcd177f0b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga445d5b0a42591d2341019dcd177f0b5d">More...</a><br /></td></tr>
<tr class="separator:ga445d5b0a42591d2341019dcd177f0b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108e74e90f102b237319068fc2252f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga108e74e90f102b237319068fc2252f16">_TIM2_PSCR_PSC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga108e74e90f102b237319068fc2252f16"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga108e74e90f102b237319068fc2252f16">More...</a><br /></td></tr>
<tr class="separator:ga108e74e90f102b237319068fc2252f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c74d48b0c680b04c101f30fa93f62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01c74d48b0c680b04c101f30fa93f62e">_TIM3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m3__t">_TIM3_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>)</td></tr>
<tr class="memdesc:ga01c74d48b0c680b04c101f30fa93f62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga01c74d48b0c680b04c101f30fa93f62e">More...</a><br /></td></tr>
<tr class="separator:ga01c74d48b0c680b04c101f30fa93f62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1bb3982e34724777baddc824fec35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gace1bb3982e34724777baddc824fec35c">_TIM3_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gace1bb3982e34724777baddc824fec35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gace1bb3982e34724777baddc824fec35c">More...</a><br /></td></tr>
<tr class="separator:gace1bb3982e34724777baddc824fec35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2da84a5310643b83dc6d34d52a0f8ff">_TIM3_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2da84a5310643b83dc6d34d52a0f8ff">More...</a><br /></td></tr>
<tr class="separator:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548194718109b478d0d8f4197994a7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga548194718109b478d0d8f4197994a7e4">_TIM3_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga548194718109b478d0d8f4197994a7e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga548194718109b478d0d8f4197994a7e4">More...</a><br /></td></tr>
<tr class="separator:ga548194718109b478d0d8f4197994a7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2273dc4deb160209c6de4f39b3b2491c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2273dc4deb160209c6de4f39b3b2491c">_TIM3_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga2273dc4deb160209c6de4f39b3b2491c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2273dc4deb160209c6de4f39b3b2491c">More...</a><br /></td></tr>
<tr class="separator:ga2273dc4deb160209c6de4f39b3b2491c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3c07b9aba5c0ced387c7a94d8a9357b">_TIM3_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3c07b9aba5c0ced387c7a94d8a9357b">More...</a><br /></td></tr>
<tr class="separator:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga920a0f8eb2829ec7e06e91a776f812c2">_TIM3_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga920a0f8eb2829ec7e06e91a776f812c2">More...</a><br /></td></tr>
<tr class="separator:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga155b6c97c2a7d3942c41d0b6ba7055a5">_TIM3_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga155b6c97c2a7d3942c41d0b6ba7055a5">More...</a><br /></td></tr>
<tr class="separator:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafb9655e7b0efa6e9bbcc48edfc774d95">_TIM3_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare enable register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafb9655e7b0efa6e9bbcc48edfc774d95">More...</a><br /></td></tr>
<tr class="separator:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24436a8ff308cf3a813579763c9c4a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab24436a8ff308cf3a813579763c9c4a7">_TIM3_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gab24436a8ff308cf3a813579763c9c4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab24436a8ff308cf3a813579763c9c4a7">More...</a><br /></td></tr>
<tr class="separator:gab24436a8ff308cf3a813579763c9c4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119c92744b8385f712eab90fecca868f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga119c92744b8385f712eab90fecca868f">_TIM3_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:ga119c92744b8385f712eab90fecca868f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga119c92744b8385f712eab90fecca868f">More...</a><br /></td></tr>
<tr class="separator:ga119c92744b8385f712eab90fecca868f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61f68c94e67e99cb7df7c246bbd445fa">_TIM3_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga61f68c94e67e99cb7df7c246bbd445fa">More...</a><br /></td></tr>
<tr class="separator:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa400ce95c4c0b46d489ca0af0b808a27">_TIM3_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa400ce95c4c0b46d489ca0af0b808a27">More...</a><br /></td></tr>
<tr class="separator:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0491aeea1a17862de2b628bb07b4a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0491aeea1a17862de2b628bb07b4a9db">_TIM3_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga0491aeea1a17862de2b628bb07b4a9db"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0491aeea1a17862de2b628bb07b4a9db">More...</a><br /></td></tr>
<tr class="separator:ga0491aeea1a17862de2b628bb07b4a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f6a8c45c1f65b9c91f6effab297488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga64f6a8c45c1f65b9c91f6effab297488">_TIM3_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga64f6a8c45c1f65b9c91f6effab297488"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga64f6a8c45c1f65b9c91f6effab297488">More...</a><br /></td></tr>
<tr class="separator:ga64f6a8c45c1f65b9c91f6effab297488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bffec9a6830f10118258fa75bf0c0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga77bffec9a6830f10118258fa75bf0c0d">_TIM3_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga77bffec9a6830f10118258fa75bf0c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga77bffec9a6830f10118258fa75bf0c0d">More...</a><br /></td></tr>
<tr class="separator:ga77bffec9a6830f10118258fa75bf0c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga033e6c1e0bf90f6aee6cb805939f76ad">_TIM3_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga033e6c1e0bf90f6aee6cb805939f76ad">More...</a><br /></td></tr>
<tr class="separator:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05f4662b7f205e5c1bbbda8c9050be8d">_TIM3_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga05f4662b7f205e5c1bbbda8c9050be8d">More...</a><br /></td></tr>
<tr class="separator:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72b6c244e6a2c82adebe6d8178885f3f">_TIM3_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72b6c244e6a2c82adebe6d8178885f3f">More...</a><br /></td></tr>
<tr class="separator:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab219639b718fabdeee8ec3c5207fa46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab219639b718fabdeee8ec3c5207fa46c">_TIM3_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab219639b718fabdeee8ec3c5207fa46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab219639b718fabdeee8ec3c5207fa46c">More...</a><br /></td></tr>
<tr class="separator:gab219639b718fabdeee8ec3c5207fa46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0b4272cce1f61af5a52885cabc1aeb5">_TIM3_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0b4272cce1f61af5a52885cabc1aeb5">More...</a><br /></td></tr>
<tr class="separator:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df00e4bfedbb3d038e679b7e622e686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9df00e4bfedbb3d038e679b7e622e686">_TIM3_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9df00e4bfedbb3d038e679b7e622e686"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9df00e4bfedbb3d038e679b7e622e686">More...</a><br /></td></tr>
<tr class="separator:ga9df00e4bfedbb3d038e679b7e622e686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3b3a59f8b9b65c3f9ecf0525b65ee86">_TIM3_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab3b3a59f8b9b65c3f9ecf0525b65ee86">More...</a><br /></td></tr>
<tr class="separator:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6a605ca631f74d274aeb575102ea43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea6a605ca631f74d274aeb575102ea43">_TIM3_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea6a605ca631f74d274aeb575102ea43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaea6a605ca631f74d274aeb575102ea43">More...</a><br /></td></tr>
<tr class="separator:gaea6a605ca631f74d274aeb575102ea43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7726330e7db3ad7249b2b70bbd6b334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae7726330e7db3ad7249b2b70bbd6b334">_TIM3_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae7726330e7db3ad7249b2b70bbd6b334"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae7726330e7db3ad7249b2b70bbd6b334">More...</a><br /></td></tr>
<tr class="separator:gae7726330e7db3ad7249b2b70bbd6b334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d8d594f72a3c88e629424c4d7ece6f8">_TIM3_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare enable register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d8d594f72a3c88e629424c4d7ece6f8">More...</a><br /></td></tr>
<tr class="separator:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb9ee75391745193adbd0493f3a70f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bb9ee75391745193adbd0493f3a70f7">_TIM3_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9bb9ee75391745193adbd0493f3a70f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bb9ee75391745193adbd0493f3a70f7">More...</a><br /></td></tr>
<tr class="separator:ga9bb9ee75391745193adbd0493f3a70f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4ac60fb4197dbfa47d0aeee28aa58d0e">_TIM3_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4ac60fb4197dbfa47d0aeee28aa58d0e">More...</a><br /></td></tr>
<tr class="separator:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff4543d4904b3141108b1eda0f6f079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ff4543d4904b3141108b1eda0f6f079">_TIM3_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8ff4543d4904b3141108b1eda0f6f079"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ff4543d4904b3141108b1eda0f6f079">More...</a><br /></td></tr>
<tr class="separator:ga8ff4543d4904b3141108b1eda0f6f079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaeb6c08e667789eb5c3e3b8eec36a411">_TIM3_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaeb6c08e667789eb5c3e3b8eec36a411">More...</a><br /></td></tr>
<tr class="separator:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639a4e035e2a78c68eb947228629e7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga639a4e035e2a78c68eb947228629e7a9">_TIM3_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga639a4e035e2a78c68eb947228629e7a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga639a4e035e2a78c68eb947228629e7a9">More...</a><br /></td></tr>
<tr class="separator:ga639a4e035e2a78c68eb947228629e7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bda9f0d4c799132969818deb668f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4bda9f0d4c799132969818deb668f7a">_TIM3_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa4bda9f0d4c799132969818deb668f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4bda9f0d4c799132969818deb668f7a">More...</a><br /></td></tr>
<tr class="separator:gaa4bda9f0d4c799132969818deb668f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae42ea3cab2a39b5318089dab93f558d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae42ea3cab2a39b5318089dab93f558d">_TIM3_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaae42ea3cab2a39b5318089dab93f558d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae42ea3cab2a39b5318089dab93f558d">More...</a><br /></td></tr>
<tr class="separator:gaae42ea3cab2a39b5318089dab93f558d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga215c2b4ddd1588fa06569da54a32e9c4">_TIM3_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga215c2b4ddd1588fa06569da54a32e9c4">More...</a><br /></td></tr>
<tr class="separator:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135adc82caf6a880274f3034954803df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga135adc82caf6a880274f3034954803df">_TIM3_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga135adc82caf6a880274f3034954803df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga135adc82caf6a880274f3034954803df">More...</a><br /></td></tr>
<tr class="separator:ga135adc82caf6a880274f3034954803df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026771f3d5653143b27106b91069adda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga026771f3d5653143b27106b91069adda">_TIM3_CR1_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga026771f3d5653143b27106b91069adda"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Counter enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga026771f3d5653143b27106b91069adda">More...</a><br /></td></tr>
<tr class="separator:ga026771f3d5653143b27106b91069adda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac026c64f4a0f3833a497a84433861328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac026c64f4a0f3833a497a84433861328">_TIM3_CR1_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac026c64f4a0f3833a497a84433861328"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update disable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac026c64f4a0f3833a497a84433861328">More...</a><br /></td></tr>
<tr class="separator:gac026c64f4a0f3833a497a84433861328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607fe2a0df4ce4c7dea91bc445bcb806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga607fe2a0df4ce4c7dea91bc445bcb806">_TIM3_CR1_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga607fe2a0df4ce4c7dea91bc445bcb806"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update request source [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga607fe2a0df4ce4c7dea91bc445bcb806">More...</a><br /></td></tr>
<tr class="separator:ga607fe2a0df4ce4c7dea91bc445bcb806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6554ab14c9d16342596aaf7c513b1e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6554ab14c9d16342596aaf7c513b1e58">_TIM3_CR1_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6554ab14c9d16342596aaf7c513b1e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 One-pulse mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6554ab14c9d16342596aaf7c513b1e58">More...</a><br /></td></tr>
<tr class="separator:ga6554ab14c9d16342596aaf7c513b1e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a40e2aabbc8abe70715e46ebf75994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab2a40e2aabbc8abe70715e46ebf75994">_TIM3_CR1_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gab2a40e2aabbc8abe70715e46ebf75994"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Auto-reload preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab2a40e2aabbc8abe70715e46ebf75994">More...</a><br /></td></tr>
<tr class="separator:gab2a40e2aabbc8abe70715e46ebf75994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a552bf45968ef0bbaf18ed8706e07cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a552bf45968ef0bbaf18ed8706e07cc">_TIM3_IER_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9a552bf45968ef0bbaf18ed8706e07cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a552bf45968ef0bbaf18ed8706e07cc">More...</a><br /></td></tr>
<tr class="separator:ga9a552bf45968ef0bbaf18ed8706e07cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0d223facd05f651fbb3b7075467cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f0d223facd05f651fbb3b7075467cc7">_TIM3_IER_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8f0d223facd05f651fbb3b7075467cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f0d223facd05f651fbb3b7075467cc7">More...</a><br /></td></tr>
<tr class="separator:ga8f0d223facd05f651fbb3b7075467cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1818be275bbf0d1f3882b99282f0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f1818be275bbf0d1f3882b99282f0a7">_TIM3_IER_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1f1818be275bbf0d1f3882b99282f0a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f1818be275bbf0d1f3882b99282f0a7">More...</a><br /></td></tr>
<tr class="separator:ga1f1818be275bbf0d1f3882b99282f0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31f81543fd5ab8bd45f97dd256c5d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae31f81543fd5ab8bd45f97dd256c5d2c">_TIM3_SR1_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae31f81543fd5ab8bd45f97dd256c5d2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae31f81543fd5ab8bd45f97dd256c5d2c">More...</a><br /></td></tr>
<tr class="separator:gae31f81543fd5ab8bd45f97dd256c5d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47662ad24d4800d29cb7b266fe95583e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga47662ad24d4800d29cb7b266fe95583e">_TIM3_SR1_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga47662ad24d4800d29cb7b266fe95583e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga47662ad24d4800d29cb7b266fe95583e">More...</a><br /></td></tr>
<tr class="separator:ga47662ad24d4800d29cb7b266fe95583e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a483015278f097f8ec99bda055ad225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a483015278f097f8ec99bda055ad225">_TIM3_SR1_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9a483015278f097f8ec99bda055ad225"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a483015278f097f8ec99bda055ad225">More...</a><br /></td></tr>
<tr class="separator:ga9a483015278f097f8ec99bda055ad225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69049ac3922811bee41533c8d166869d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69049ac3922811bee41533c8d166869d">_TIM3_SR2_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga69049ac3922811bee41533c8d166869d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga69049ac3922811bee41533c8d166869d">More...</a><br /></td></tr>
<tr class="separator:ga69049ac3922811bee41533c8d166869d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6289400a7342e111dd739062b2b72238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6289400a7342e111dd739062b2b72238">_TIM3_SR2_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6289400a7342e111dd739062b2b72238"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6289400a7342e111dd739062b2b72238">More...</a><br /></td></tr>
<tr class="separator:ga6289400a7342e111dd739062b2b72238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07782d408f7fa4c420f440f52efd91c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07782d408f7fa4c420f440f52efd91c9">_TIM3_EGR_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga07782d408f7fa4c420f440f52efd91c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07782d408f7fa4c420f440f52efd91c9">More...</a><br /></td></tr>
<tr class="separator:ga07782d408f7fa4c420f440f52efd91c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1029e48848f116a1ceec20e2845662f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1029e48848f116a1ceec20e2845662f">_TIM3_EGR_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae1029e48848f116a1ceec20e2845662f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1029e48848f116a1ceec20e2845662f">More...</a><br /></td></tr>
<tr class="separator:gae1029e48848f116a1ceec20e2845662f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec170d0cd27f6907361629798a5f596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ec170d0cd27f6907361629798a5f596">_TIM3_EGR_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga0ec170d0cd27f6907361629798a5f596"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ec170d0cd27f6907361629798a5f596">More...</a><br /></td></tr>
<tr class="separator:ga0ec170d0cd27f6907361629798a5f596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c887d071720a5601eb40d8debaf13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61c887d071720a5601eb40d8debaf13e">_TIM3_CCMR1_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga61c887d071720a5601eb40d8debaf13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga61c887d071720a5601eb40d8debaf13e">More...</a><br /></td></tr>
<tr class="separator:ga61c887d071720a5601eb40d8debaf13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d06e68f72a8e31849f9dc22b0463b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d06e68f72a8e31849f9dc22b0463b87">_TIM3_CCMR1_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2d06e68f72a8e31849f9dc22b0463b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d06e68f72a8e31849f9dc22b0463b87">More...</a><br /></td></tr>
<tr class="separator:ga2d06e68f72a8e31849f9dc22b0463b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf03fba62808a09905a4a3fbf330d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadcf03fba62808a09905a4a3fbf330d7e">_TIM3_CCMR1_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadcf03fba62808a09905a4a3fbf330d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadcf03fba62808a09905a4a3fbf330d7e">More...</a><br /></td></tr>
<tr class="separator:gadcf03fba62808a09905a4a3fbf330d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32af4f3f4e8f0bec621c37fac4fb1a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32af4f3f4e8f0bec621c37fac4fb1a0f">_TIM3_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga32af4f3f4e8f0bec621c37fac4fb1a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga32af4f3f4e8f0bec621c37fac4fb1a0f">More...</a><br /></td></tr>
<tr class="separator:ga32af4f3f4e8f0bec621c37fac4fb1a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1c12ef1c730248e35fa9a55f856e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b1c12ef1c730248e35fa9a55f856e25">_TIM3_CCMR1_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0b1c12ef1c730248e35fa9a55f856e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b1c12ef1c730248e35fa9a55f856e25">More...</a><br /></td></tr>
<tr class="separator:ga0b1c12ef1c730248e35fa9a55f856e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b880dbb003d4504e029c5ff0c6bc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga68b880dbb003d4504e029c5ff0c6bc64">_TIM3_CCMR1_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga68b880dbb003d4504e029c5ff0c6bc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga68b880dbb003d4504e029c5ff0c6bc64">More...</a><br /></td></tr>
<tr class="separator:ga68b880dbb003d4504e029c5ff0c6bc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33b8a7245aef1a61ca1a21791a78dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa33b8a7245aef1a61ca1a21791a78dde">_TIM3_CCMR1_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa33b8a7245aef1a61ca1a21791a78dde"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa33b8a7245aef1a61ca1a21791a78dde">More...</a><br /></td></tr>
<tr class="separator:gaa33b8a7245aef1a61ca1a21791a78dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2433002828862020f0a37a3c593722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f2433002828862020f0a37a3c593722">_TIM3_CCMR1_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6f2433002828862020f0a37a3c593722"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f2433002828862020f0a37a3c593722">More...</a><br /></td></tr>
<tr class="separator:ga6f2433002828862020f0a37a3c593722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74550ba1a78801251def7fedd685c865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga74550ba1a78801251def7fedd685c865">_TIM3_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga74550ba1a78801251def7fedd685c865"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga74550ba1a78801251def7fedd685c865">More...</a><br /></td></tr>
<tr class="separator:ga74550ba1a78801251def7fedd685c865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdf5723ef130eb5227c904ab3db52ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3cdf5723ef130eb5227c904ab3db52ce">_TIM3_CCMR1_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3cdf5723ef130eb5227c904ab3db52ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3cdf5723ef130eb5227c904ab3db52ce">More...</a><br /></td></tr>
<tr class="separator:ga3cdf5723ef130eb5227c904ab3db52ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8407b5a5142b922d8e3a9d3f969ce046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8407b5a5142b922d8e3a9d3f969ce046">_TIM3_CCMR1_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8407b5a5142b922d8e3a9d3f969ce046"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8407b5a5142b922d8e3a9d3f969ce046">More...</a><br /></td></tr>
<tr class="separator:ga8407b5a5142b922d8e3a9d3f969ce046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4636fea7614818aac24958c5c4cdc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c4636fea7614818aac24958c5c4cdc3">_TIM3_CCMR1_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9c4636fea7614818aac24958c5c4cdc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c4636fea7614818aac24958c5c4cdc3">More...</a><br /></td></tr>
<tr class="separator:ga9c4636fea7614818aac24958c5c4cdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ed6e63dc3fb8c310c590935e850c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga36ed6e63dc3fb8c310c590935e850c81">_TIM3_CCMR1_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga36ed6e63dc3fb8c310c590935e850c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga36ed6e63dc3fb8c310c590935e850c81">More...</a><br /></td></tr>
<tr class="separator:ga36ed6e63dc3fb8c310c590935e850c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e890fbfb50a2b84d88feffe9cb81a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e890fbfb50a2b84d88feffe9cb81a6">_TIM3_CCMR1_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga44e890fbfb50a2b84d88feffe9cb81a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e890fbfb50a2b84d88feffe9cb81a6">More...</a><br /></td></tr>
<tr class="separator:ga44e890fbfb50a2b84d88feffe9cb81a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a927c4445542322bcc757c74106518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18a927c4445542322bcc757c74106518">_TIM3_CCMR1_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga18a927c4445542322bcc757c74106518"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18a927c4445542322bcc757c74106518">More...</a><br /></td></tr>
<tr class="separator:ga18a927c4445542322bcc757c74106518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64021fb69271ce396c3621e1ee6280d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga64021fb69271ce396c3621e1ee6280d5">_TIM3_CCMR1_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga64021fb69271ce396c3621e1ee6280d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga64021fb69271ce396c3621e1ee6280d5">More...</a><br /></td></tr>
<tr class="separator:ga64021fb69271ce396c3621e1ee6280d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423b0bf951365f168df2b6cfb3fc7c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga423b0bf951365f168df2b6cfb3fc7c33">_TIM3_CCMR2_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga423b0bf951365f168df2b6cfb3fc7c33"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga423b0bf951365f168df2b6cfb3fc7c33">More...</a><br /></td></tr>
<tr class="separator:ga423b0bf951365f168df2b6cfb3fc7c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf13a682d7933b95ed5e1b8a2cc24180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabf13a682d7933b95ed5e1b8a2cc24180">_TIM3_CCMR2_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabf13a682d7933b95ed5e1b8a2cc24180"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabf13a682d7933b95ed5e1b8a2cc24180">More...</a><br /></td></tr>
<tr class="separator:gabf13a682d7933b95ed5e1b8a2cc24180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828358f34711d291a12ca4c78ea24c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga828358f34711d291a12ca4c78ea24c4a">_TIM3_CCMR2_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga828358f34711d291a12ca4c78ea24c4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga828358f34711d291a12ca4c78ea24c4a">More...</a><br /></td></tr>
<tr class="separator:ga828358f34711d291a12ca4c78ea24c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b5a1f2d4bd1720b56bec81ae06cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18b5a1f2d4bd1720b56bec81ae06cdf8">_TIM3_CCMR2_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga18b5a1f2d4bd1720b56bec81ae06cdf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18b5a1f2d4bd1720b56bec81ae06cdf8">More...</a><br /></td></tr>
<tr class="separator:ga18b5a1f2d4bd1720b56bec81ae06cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbe532411f881f569230763061bceaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fbe532411f881f569230763061bceaa">_TIM3_CCMR2_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4fbe532411f881f569230763061bceaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fbe532411f881f569230763061bceaa">More...</a><br /></td></tr>
<tr class="separator:ga4fbe532411f881f569230763061bceaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527cfc1f0a3401bb9c9095f6686d170c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga527cfc1f0a3401bb9c9095f6686d170c">_TIM3_CCMR2_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga527cfc1f0a3401bb9c9095f6686d170c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga527cfc1f0a3401bb9c9095f6686d170c">More...</a><br /></td></tr>
<tr class="separator:ga527cfc1f0a3401bb9c9095f6686d170c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e718bdbc24c474223dd1710d0d328f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e718bdbc24c474223dd1710d0d328f4">_TIM3_CCMR2_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8e718bdbc24c474223dd1710d0d328f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e718bdbc24c474223dd1710d0d328f4">More...</a><br /></td></tr>
<tr class="separator:ga8e718bdbc24c474223dd1710d0d328f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b962469c4074d3e795f462cc816763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1b962469c4074d3e795f462cc816763">_TIM3_CCMR2_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae1b962469c4074d3e795f462cc816763"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1b962469c4074d3e795f462cc816763">More...</a><br /></td></tr>
<tr class="separator:gae1b962469c4074d3e795f462cc816763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cadc3518f2238db80c54db9aa93e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2cadc3518f2238db80c54db9aa93e81">_TIM3_CCMR2_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae2cadc3518f2238db80c54db9aa93e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae2cadc3518f2238db80c54db9aa93e81">More...</a><br /></td></tr>
<tr class="separator:gae2cadc3518f2238db80c54db9aa93e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bac6125617a87c660a2c5a1a0460ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81bac6125617a87c660a2c5a1a0460ec">_TIM3_CCMR2_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga81bac6125617a87c660a2c5a1a0460ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga81bac6125617a87c660a2c5a1a0460ec">More...</a><br /></td></tr>
<tr class="separator:ga81bac6125617a87c660a2c5a1a0460ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b7752a98dd1af692cfee651fee60fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b7752a98dd1af692cfee651fee60fad">_TIM3_CCMR2_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9b7752a98dd1af692cfee651fee60fad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b7752a98dd1af692cfee651fee60fad">More...</a><br /></td></tr>
<tr class="separator:ga9b7752a98dd1af692cfee651fee60fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2655782a5a976b338f0a5bf798ff516d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2655782a5a976b338f0a5bf798ff516d">_TIM3_CCMR2_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2655782a5a976b338f0a5bf798ff516d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2655782a5a976b338f0a5bf798ff516d">More...</a><br /></td></tr>
<tr class="separator:ga2655782a5a976b338f0a5bf798ff516d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1483fe00f2200a370b936e98a3ddb1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1483fe00f2200a370b936e98a3ddb1f0">_TIM3_CCMR2_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1483fe00f2200a370b936e98a3ddb1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1483fe00f2200a370b936e98a3ddb1f0">More...</a><br /></td></tr>
<tr class="separator:ga1483fe00f2200a370b936e98a3ddb1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db5959d1c90e6614ae3dcb82d5fae5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9db5959d1c90e6614ae3dcb82d5fae5a">_TIM3_CCMR2_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9db5959d1c90e6614ae3dcb82d5fae5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9db5959d1c90e6614ae3dcb82d5fae5a">More...</a><br /></td></tr>
<tr class="separator:ga9db5959d1c90e6614ae3dcb82d5fae5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b61306bdc04f20e3865861e78c5afcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b61306bdc04f20e3865861e78c5afcd">_TIM3_CCMR2_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4b61306bdc04f20e3865861e78c5afcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b61306bdc04f20e3865861e78c5afcd">More...</a><br /></td></tr>
<tr class="separator:ga4b61306bdc04f20e3865861e78c5afcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8fae626a613bd679367a8b63f2df41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f8fae626a613bd679367a8b63f2df41">_TIM3_CCMR2_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7f8fae626a613bd679367a8b63f2df41"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f8fae626a613bd679367a8b63f2df41">More...</a><br /></td></tr>
<tr class="separator:ga7f8fae626a613bd679367a8b63f2df41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18389d2c9798fabf337295339d949ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18389d2c9798fabf337295339d949ea8">_TIM3_CCER1_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga18389d2c9798fabf337295339d949ea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18389d2c9798fabf337295339d949ea8">More...</a><br /></td></tr>
<tr class="separator:ga18389d2c9798fabf337295339d949ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de06d63343a3cc55fc6a075ead6b1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5de06d63343a3cc55fc6a075ead6b1b6">_TIM3_CCER1_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5de06d63343a3cc55fc6a075ead6b1b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5de06d63343a3cc55fc6a075ead6b1b6">More...</a><br /></td></tr>
<tr class="separator:ga5de06d63343a3cc55fc6a075ead6b1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a07447bb11a0d723870a86583de9a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga98a07447bb11a0d723870a86583de9a0">_TIM3_CCER1_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga98a07447bb11a0d723870a86583de9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga98a07447bb11a0d723870a86583de9a0">More...</a><br /></td></tr>
<tr class="separator:ga98a07447bb11a0d723870a86583de9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae269b217c3ff2b77fdf28455b19efe36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae269b217c3ff2b77fdf28455b19efe36">_TIM3_CCER1_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae269b217c3ff2b77fdf28455b19efe36"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae269b217c3ff2b77fdf28455b19efe36">More...</a><br /></td></tr>
<tr class="separator:gae269b217c3ff2b77fdf28455b19efe36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3393a02d7d96434794f0e15994cda943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3393a02d7d96434794f0e15994cda943">_TIM3_PSCR_PSC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3393a02d7d96434794f0e15994cda943"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3393a02d7d96434794f0e15994cda943">More...</a><br /></td></tr>
<tr class="separator:ga3393a02d7d96434794f0e15994cda943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189481a78ba93bbaf39f9dc2c9656b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga189481a78ba93bbaf39f9dc2c9656b10">_TIM3_PSCR_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga189481a78ba93bbaf39f9dc2c9656b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga189481a78ba93bbaf39f9dc2c9656b10">More...</a><br /></td></tr>
<tr class="separator:ga189481a78ba93bbaf39f9dc2c9656b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867bcad05fcbc019434f6e9368f060a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga867bcad05fcbc019434f6e9368f060a6">_TIM3_PSCR_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga867bcad05fcbc019434f6e9368f060a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga867bcad05fcbc019434f6e9368f060a6">More...</a><br /></td></tr>
<tr class="separator:ga867bcad05fcbc019434f6e9368f060a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4afee0c41ba61f5020a16407c86b918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4afee0c41ba61f5020a16407c86b918">_TIM3_PSCR_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa4afee0c41ba61f5020a16407c86b918"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4afee0c41ba61f5020a16407c86b918">More...</a><br /></td></tr>
<tr class="separator:gaa4afee0c41ba61f5020a16407c86b918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6634d2aee1c850e73918adce9d50e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f6634d2aee1c850e73918adce9d50e4">_TIM3_PSCR_PSC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6f6634d2aee1c850e73918adce9d50e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f6634d2aee1c850e73918adce9d50e4">More...</a><br /></td></tr>
<tr class="separator:ga6f6634d2aee1c850e73918adce9d50e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fd9fa5128a8c610790c9f6a48100c77">_TIM4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">_TIM4_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>)</td></tr>
<tr class="memdesc:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fd9fa5128a8c610790c9f6a48100c77">More...</a><br /></td></tr>
<tr class="separator:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4636a319989155c38ff7848b61056f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4636a319989155c38ff7848b61056f7">_TIM4_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf4636a319989155c38ff7848b61056f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4636a319989155c38ff7848b61056f7">More...</a><br /></td></tr>
<tr class="separator:gaf4636a319989155c38ff7848b61056f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5214d829fd6feab45b8246ce5529797b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5214d829fd6feab45b8246ce5529797b">_TIM4_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga5214d829fd6feab45b8246ce5529797b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5214d829fd6feab45b8246ce5529797b">More...</a><br /></td></tr>
<tr class="separator:ga5214d829fd6feab45b8246ce5529797b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55e6945e234adc4b28954eab39087e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae55e6945e234adc4b28954eab39087e4">_TIM4_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gae55e6945e234adc4b28954eab39087e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae55e6945e234adc4b28954eab39087e4">More...</a><br /></td></tr>
<tr class="separator:gae55e6945e234adc4b28954eab39087e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33f26d7c6551d1d24d63177f9acaf903">_TIM4_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga33f26d7c6551d1d24d63177f9acaf903"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33f26d7c6551d1d24d63177f9acaf903">More...</a><br /></td></tr>
<tr class="separator:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33796f0041d695cf74033910c0531d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33796f0041d695cf74033910c0531d33">_TIM4_CNTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga33796f0041d695cf74033910c0531d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33796f0041d695cf74033910c0531d33">More...</a><br /></td></tr>
<tr class="separator:ga33796f0041d695cf74033910c0531d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2185e1a70be3e70465f34a4df26e8067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2185e1a70be3e70465f34a4df26e8067">_TIM4_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga2185e1a70be3e70465f34a4df26e8067"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2185e1a70be3e70465f34a4df26e8067">More...</a><br /></td></tr>
<tr class="separator:ga2185e1a70be3e70465f34a4df26e8067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a1cfb8ec32d4a88c118d484b4d284d4">_TIM4_ARR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a1cfb8ec32d4a88c118d484b4d284d4">More...</a><br /></td></tr>
<tr class="separator:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ec2a3346753a3c98e4cc11dd7e7615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9ec2a3346753a3c98e4cc11dd7e7615">_TIM4_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa9ec2a3346753a3c98e4cc11dd7e7615"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9ec2a3346753a3c98e4cc11dd7e7615">More...</a><br /></td></tr>
<tr class="separator:gaa9ec2a3346753a3c98e4cc11dd7e7615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc97542a8f9cf14866a208521f45cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdc97542a8f9cf14866a208521f45cc0">_TIM4_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacdc97542a8f9cf14866a208521f45cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacdc97542a8f9cf14866a208521f45cc0">More...</a><br /></td></tr>
<tr class="separator:gacdc97542a8f9cf14866a208521f45cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5deb60e026a8da40fa51bd056fe78242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5deb60e026a8da40fa51bd056fe78242">_TIM4_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5deb60e026a8da40fa51bd056fe78242"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5deb60e026a8da40fa51bd056fe78242">More...</a><br /></td></tr>
<tr class="separator:ga5deb60e026a8da40fa51bd056fe78242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c1550dea4f111c3ce28e0997e7f49fb">_TIM4_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c1550dea4f111c3ce28e0997e7f49fb">More...</a><br /></td></tr>
<tr class="separator:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga24a0ae77488a3374ddb67dc7cd2e9686">_TIM4_CNTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga24a0ae77488a3374ddb67dc7cd2e9686">More...</a><br /></td></tr>
<tr class="separator:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1624af99d76b9397c568f4bc262a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea1624af99d76b9397c568f4bc262a92">_TIM4_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea1624af99d76b9397c568f4bc262a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaea1624af99d76b9397c568f4bc262a92">More...</a><br /></td></tr>
<tr class="separator:gaea1624af99d76b9397c568f4bc262a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga364fc317c2d1ec8dc221569f0b2ef51c">_TIM4_ARR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga364fc317c2d1ec8dc221569f0b2ef51c">More...</a><br /></td></tr>
<tr class="separator:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa546679d47c2ea6ac3384fcbe27a7dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa546679d47c2ea6ac3384fcbe27a7dd9">_TIM4_CR_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa546679d47c2ea6ac3384fcbe27a7dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Counter enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa546679d47c2ea6ac3384fcbe27a7dd9">More...</a><br /></td></tr>
<tr class="separator:gaa546679d47c2ea6ac3384fcbe27a7dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38818c7f10c7c47e658e87c5b90b9ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga38818c7f10c7c47e658e87c5b90b9ab1">_TIM4_CR_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga38818c7f10c7c47e658e87c5b90b9ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update disable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga38818c7f10c7c47e658e87c5b90b9ab1">More...</a><br /></td></tr>
<tr class="separator:ga38818c7f10c7c47e658e87c5b90b9ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5347e5b1d84fac97c804541b6a4d9a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5347e5b1d84fac97c804541b6a4d9a9b">_TIM4_CR_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5347e5b1d84fac97c804541b6a4d9a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update request source [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5347e5b1d84fac97c804541b6a4d9a9b">More...</a><br /></td></tr>
<tr class="separator:ga5347e5b1d84fac97c804541b6a4d9a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d49ab1d4a02ed0ef671337f749b90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42d49ab1d4a02ed0ef671337f749b90b">_TIM4_CR_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga42d49ab1d4a02ed0ef671337f749b90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 One-pulse mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga42d49ab1d4a02ed0ef671337f749b90b">More...</a><br /></td></tr>
<tr class="separator:ga42d49ab1d4a02ed0ef671337f749b90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8d0a9bc704a57b7e69b7a4c3e80590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a8d0a9bc704a57b7e69b7a4c3e80590">_TIM4_CR_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5a8d0a9bc704a57b7e69b7a4c3e80590"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Auto-reload preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a8d0a9bc704a57b7e69b7a4c3e80590">More...</a><br /></td></tr>
<tr class="separator:ga5a8d0a9bc704a57b7e69b7a4c3e80590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18f9c5fc7745611a1ffc7672d0f9d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa18f9c5fc7745611a1ffc7672d0f9d9f">_TIM4_IER_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa18f9c5fc7745611a1ffc7672d0f9d9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa18f9c5fc7745611a1ffc7672d0f9d9f">More...</a><br /></td></tr>
<tr class="separator:gaa18f9c5fc7745611a1ffc7672d0f9d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac98cf704de0ba24923728dca586a77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaac98cf704de0ba24923728dca586a77c">_TIM4_SR_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaac98cf704de0ba24923728dca586a77c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaac98cf704de0ba24923728dca586a77c">More...</a><br /></td></tr>
<tr class="separator:gaac98cf704de0ba24923728dca586a77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25993e1e6acb06bb309626e6af0c7a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga25993e1e6acb06bb309626e6af0c7a65">_TIM4_EGR_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga25993e1e6acb06bb309626e6af0c7a65"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga25993e1e6acb06bb309626e6af0c7a65">More...</a><br /></td></tr>
<tr class="separator:ga25993e1e6acb06bb309626e6af0c7a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2565077c1d908fe7f47603c8627476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b2565077c1d908fe7f47603c8627476">_TIM4_PSCR_PSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3b2565077c1d908fe7f47603c8627476"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b2565077c1d908fe7f47603c8627476">More...</a><br /></td></tr>
<tr class="separator:ga3b2565077c1d908fe7f47603c8627476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga120f14afa2d82cd79c767cc5185798c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga120f14afa2d82cd79c767cc5185798c5">_TIM4_PSCR_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga120f14afa2d82cd79c767cc5185798c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga120f14afa2d82cd79c767cc5185798c5">More...</a><br /></td></tr>
<tr class="separator:ga120f14afa2d82cd79c767cc5185798c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dcc2b152cc176c694def974725e4a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1dcc2b152cc176c694def974725e4a0a">_TIM4_PSCR_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1dcc2b152cc176c694def974725e4a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1dcc2b152cc176c694def974725e4a0a">More...</a><br /></td></tr>
<tr class="separator:ga1dcc2b152cc176c694def974725e4a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f2682f0877b740ff929e8f62d4b223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac6f2682f0877b740ff929e8f62d4b223">_TIM4_PSCR_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac6f2682f0877b740ff929e8f62d4b223"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac6f2682f0877b740ff929e8f62d4b223">More...</a><br /></td></tr>
<tr class="separator:gac6f2682f0877b740ff929e8f62d4b223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44fdbb389941b7dbc846d4353bccc6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad44fdbb389941b7dbc846d4353bccc6f">_TIM5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m5__t">_TIM5_t</a>,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>)</td></tr>
<tr class="memdesc:gad44fdbb389941b7dbc846d4353bccc6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad44fdbb389941b7dbc846d4353bccc6f">More...</a><br /></td></tr>
<tr class="separator:gad44fdbb389941b7dbc846d4353bccc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d659dfe6328ec9d371fda5e5a83826e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d659dfe6328ec9d371fda5e5a83826e">_TIM5_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9d659dfe6328ec9d371fda5e5a83826e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d659dfe6328ec9d371fda5e5a83826e">More...</a><br /></td></tr>
<tr class="separator:ga9d659dfe6328ec9d371fda5e5a83826e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f00da20071ba507b738a772ba8b160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga16f00da20071ba507b738a772ba8b160">_TIM5_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga16f00da20071ba507b738a772ba8b160"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga16f00da20071ba507b738a772ba8b160">More...</a><br /></td></tr>
<tr class="separator:ga16f00da20071ba507b738a772ba8b160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f630ea1f4c42074c65e5970b468c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2f630ea1f4c42074c65e5970b468c4b">_TIM5_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa2f630ea1f4c42074c65e5970b468c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Slave mode control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2f630ea1f4c42074c65e5970b468c4b">More...</a><br /></td></tr>
<tr class="separator:gaa2f630ea1f4c42074c65e5970b468c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23496dc991ba1cab9221051b762339d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf23496dc991ba1cab9221051b762339d">_TIM5_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaf23496dc991ba1cab9221051b762339d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf23496dc991ba1cab9221051b762339d">More...</a><br /></td></tr>
<tr class="separator:gaf23496dc991ba1cab9221051b762339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d09b4a539989a37842430bbd05e3cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d09b4a539989a37842430bbd05e3cb5">_TIM5_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga5d09b4a539989a37842430bbd05e3cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 status register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d09b4a539989a37842430bbd05e3cb5">More...</a><br /></td></tr>
<tr class="separator:ga5d09b4a539989a37842430bbd05e3cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e259a4ba85b6c2212c3c3eb7531bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85e259a4ba85b6c2212c3c3eb7531bdd">_TIM5_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga85e259a4ba85b6c2212c3c3eb7531bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 status register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85e259a4ba85b6c2212c3c3eb7531bdd">More...</a><br /></td></tr>
<tr class="separator:ga85e259a4ba85b6c2212c3c3eb7531bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413ab8b8e9f39d83b219040e1c6dbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa413ab8b8e9f39d83b219040e1c6dbe9">_TIM5_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gaa413ab8b8e9f39d83b219040e1c6dbe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa413ab8b8e9f39d83b219040e1c6dbe9">More...</a><br /></td></tr>
<tr class="separator:gaa413ab8b8e9f39d83b219040e1c6dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2517f34bbf1d6efa170095f884d34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c2517f34bbf1d6efa170095f884d34f">_TIM5_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9c2517f34bbf1d6efa170095f884d34f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c2517f34bbf1d6efa170095f884d34f">More...</a><br /></td></tr>
<tr class="separator:ga9c2517f34bbf1d6efa170095f884d34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c49196d45ce513804d4450cdb7fcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85c49196d45ce513804d4450cdb7fcdc">_TIM5_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga85c49196d45ce513804d4450cdb7fcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85c49196d45ce513804d4450cdb7fcdc">More...</a><br /></td></tr>
<tr class="separator:ga85c49196d45ce513804d4450cdb7fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0816064ee06083a45c8c20965a47ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0816064ee06083a45c8c20965a47ff7">_TIM5_CCMR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gad0816064ee06083a45c8c20965a47ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad0816064ee06083a45c8c20965a47ff7">More...</a><br /></td></tr>
<tr class="separator:gad0816064ee06083a45c8c20965a47ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786e05b0d86c64191d661866456b43ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga786e05b0d86c64191d661866456b43ad">_TIM5_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga786e05b0d86c64191d661866456b43ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga786e05b0d86c64191d661866456b43ad">More...</a><br /></td></tr>
<tr class="separator:ga786e05b0d86c64191d661866456b43ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59e6d603e4d93ca61c985af708697b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad59e6d603e4d93ca61c985af708697b2">_TIM5_CCER2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gad59e6d603e4d93ca61c985af708697b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad59e6d603e4d93ca61c985af708697b2">More...</a><br /></td></tr>
<tr class="separator:gad59e6d603e4d93ca61c985af708697b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4266b64f50fb96c199421e0f656278a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4266b64f50fb96c199421e0f656278a4">_TIM5_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga4266b64f50fb96c199421e0f656278a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 counter register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4266b64f50fb96c199421e0f656278a4">More...</a><br /></td></tr>
<tr class="separator:ga4266b64f50fb96c199421e0f656278a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d603c2da8ecd3f27b200b6f11863f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d603c2da8ecd3f27b200b6f11863f7b">_TIM5_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga7d603c2da8ecd3f27b200b6f11863f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 counter register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d603c2da8ecd3f27b200b6f11863f7b">More...</a><br /></td></tr>
<tr class="separator:ga7d603c2da8ecd3f27b200b6f11863f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d946fdddd85a51731110f731ed70df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48d946fdddd85a51731110f731ed70df">_TIM5_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga48d946fdddd85a51731110f731ed70df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga48d946fdddd85a51731110f731ed70df">More...</a><br /></td></tr>
<tr class="separator:ga48d946fdddd85a51731110f731ed70df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9789aa1f620637eeab6a93bedc0d8773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9789aa1f620637eeab6a93bedc0d8773">_TIM5_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga9789aa1f620637eeab6a93bedc0d8773"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 auto-reload register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9789aa1f620637eeab6a93bedc0d8773">More...</a><br /></td></tr>
<tr class="separator:ga9789aa1f620637eeab6a93bedc0d8773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3228c5444db6faa36b9af29afd32aafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3228c5444db6faa36b9af29afd32aafd">_TIM5_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga3228c5444db6faa36b9af29afd32aafd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 auto-reload register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3228c5444db6faa36b9af29afd32aafd">More...</a><br /></td></tr>
<tr class="separator:ga3228c5444db6faa36b9af29afd32aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46367e5f78700652a65982b9c81a124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae46367e5f78700652a65982b9c81a124">_TIM5_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:gae46367e5f78700652a65982b9c81a124"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae46367e5f78700652a65982b9c81a124">More...</a><br /></td></tr>
<tr class="separator:gae46367e5f78700652a65982b9c81a124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57673e5f89ae8c9238523dbd744899c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57673e5f89ae8c9238523dbd744899c9">_TIM5_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga57673e5f89ae8c9238523dbd744899c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57673e5f89ae8c9238523dbd744899c9">More...</a><br /></td></tr>
<tr class="separator:ga57673e5f89ae8c9238523dbd744899c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a5fad18e9c5c3ea48d9cfc42444488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03a5fad18e9c5c3ea48d9cfc42444488">_TIM5_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga03a5fad18e9c5c3ea48d9cfc42444488"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga03a5fad18e9c5c3ea48d9cfc42444488">More...</a><br /></td></tr>
<tr class="separator:ga03a5fad18e9c5c3ea48d9cfc42444488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d365c498db688eaacad69a2166ed4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d365c498db688eaacad69a2166ed4c6">_TIM5_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga1d365c498db688eaacad69a2166ed4c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d365c498db688eaacad69a2166ed4c6">More...</a><br /></td></tr>
<tr class="separator:ga1d365c498db688eaacad69a2166ed4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadade5f45292bc45712437e7ed340bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaadade5f45292bc45712437e7ed340bfa">_TIM5_CCR3H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:gaadade5f45292bc45712437e7ed340bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaadade5f45292bc45712437e7ed340bfa">More...</a><br /></td></tr>
<tr class="separator:gaadade5f45292bc45712437e7ed340bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a545b91efe2a1638d30cb5b375fec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga36a545b91efe2a1638d30cb5b375fec4">_TIM5_CCR3L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:ga36a545b91efe2a1638d30cb5b375fec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga36a545b91efe2a1638d30cb5b375fec4">More...</a><br /></td></tr>
<tr class="separator:ga36a545b91efe2a1638d30cb5b375fec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb1eb1f64fcedc24c3dadd288430183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bb1eb1f64fcedc24c3dadd288430183">_TIM5_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5bb1eb1f64fcedc24c3dadd288430183"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bb1eb1f64fcedc24c3dadd288430183">More...</a><br /></td></tr>
<tr class="separator:ga5bb1eb1f64fcedc24c3dadd288430183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a2794d402cdb8de431edbfbac49f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga36a2794d402cdb8de431edbfbac49f05">_TIM5_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga36a2794d402cdb8de431edbfbac49f05"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga36a2794d402cdb8de431edbfbac49f05">More...</a><br /></td></tr>
<tr class="separator:ga36a2794d402cdb8de431edbfbac49f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a226e434f0b5cf5f423bc5e7876d99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a226e434f0b5cf5f423bc5e7876d99b">_TIM5_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9a226e434f0b5cf5f423bc5e7876d99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Slave mode control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a226e434f0b5cf5f423bc5e7876d99b">More...</a><br /></td></tr>
<tr class="separator:ga9a226e434f0b5cf5f423bc5e7876d99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec33ca124c33c459b497be0c950e0471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec33ca124c33c459b497be0c950e0471">_TIM5_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaec33ca124c33c459b497be0c950e0471"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaec33ca124c33c459b497be0c950e0471">More...</a><br /></td></tr>
<tr class="separator:gaec33ca124c33c459b497be0c950e0471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8829bf6b640cdca02070dc07bc510186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8829bf6b640cdca02070dc07bc510186">_TIM5_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8829bf6b640cdca02070dc07bc510186"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 status register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8829bf6b640cdca02070dc07bc510186">More...</a><br /></td></tr>
<tr class="separator:ga8829bf6b640cdca02070dc07bc510186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01d1d005f795db05528c42598a0ef32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae01d1d005f795db05528c42598a0ef32">_TIM5_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae01d1d005f795db05528c42598a0ef32"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 status register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae01d1d005f795db05528c42598a0ef32">More...</a><br /></td></tr>
<tr class="separator:gae01d1d005f795db05528c42598a0ef32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f88c1d561171c141f6388c356eecf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae7f88c1d561171c141f6388c356eecf7">_TIM5_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae7f88c1d561171c141f6388c356eecf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae7f88c1d561171c141f6388c356eecf7">More...</a><br /></td></tr>
<tr class="separator:gae7f88c1d561171c141f6388c356eecf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b4f475c5b9b77f69850c20e1967a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga82b4f475c5b9b77f69850c20e1967a3b">_TIM5_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga82b4f475c5b9b77f69850c20e1967a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga82b4f475c5b9b77f69850c20e1967a3b">More...</a><br /></td></tr>
<tr class="separator:ga82b4f475c5b9b77f69850c20e1967a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57a3eb72910079cda1c0e3e1fef6fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae57a3eb72910079cda1c0e3e1fef6fe1">_TIM5_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae57a3eb72910079cda1c0e3e1fef6fe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae57a3eb72910079cda1c0e3e1fef6fe1">More...</a><br /></td></tr>
<tr class="separator:gae57a3eb72910079cda1c0e3e1fef6fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cb2d5a8739f477f9b76e6dc9e03b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1cb2d5a8739f477f9b76e6dc9e03b45">_TIM5_CCMR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae1cb2d5a8739f477f9b76e6dc9e03b45"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1cb2d5a8739f477f9b76e6dc9e03b45">More...</a><br /></td></tr>
<tr class="separator:gae1cb2d5a8739f477f9b76e6dc9e03b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f6c87c0c8586f8e77afdc321841ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88f6c87c0c8586f8e77afdc321841ffc">_TIM5_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga88f6c87c0c8586f8e77afdc321841ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga88f6c87c0c8586f8e77afdc321841ffc">More...</a><br /></td></tr>
<tr class="separator:ga88f6c87c0c8586f8e77afdc321841ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9cc80cb9f72af4ccd61af441a7c6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea9cc80cb9f72af4ccd61af441a7c6a0">_TIM5_CCER2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea9cc80cb9f72af4ccd61af441a7c6a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaea9cc80cb9f72af4ccd61af441a7c6a0">More...</a><br /></td></tr>
<tr class="separator:gaea9cc80cb9f72af4ccd61af441a7c6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac296b42d4c9179f4c1d846c0851c22db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac296b42d4c9179f4c1d846c0851c22db">_TIM5_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac296b42d4c9179f4c1d846c0851c22db"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 counter register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac296b42d4c9179f4c1d846c0851c22db">More...</a><br /></td></tr>
<tr class="separator:gac296b42d4c9179f4c1d846c0851c22db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d0ae431d86411ccd39a6b8b9179a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59d0ae431d86411ccd39a6b8b9179a68">_TIM5_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga59d0ae431d86411ccd39a6b8b9179a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 counter register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59d0ae431d86411ccd39a6b8b9179a68">More...</a><br /></td></tr>
<tr class="separator:ga59d0ae431d86411ccd39a6b8b9179a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8894a320012e692164e2c1eeff01ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8894a320012e692164e2c1eeff01ade">_TIM5_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa8894a320012e692164e2c1eeff01ade"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8894a320012e692164e2c1eeff01ade">More...</a><br /></td></tr>
<tr class="separator:gaa8894a320012e692164e2c1eeff01ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46180b5fc685b2ceb97ff2239de1873e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46180b5fc685b2ceb97ff2239de1873e">_TIM5_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga46180b5fc685b2ceb97ff2239de1873e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 auto-reload register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga46180b5fc685b2ceb97ff2239de1873e">More...</a><br /></td></tr>
<tr class="separator:ga46180b5fc685b2ceb97ff2239de1873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac114885ceb68642c0a583110f3b4c62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac114885ceb68642c0a583110f3b4c62c">_TIM5_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gac114885ceb68642c0a583110f3b4c62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 auto-reload register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac114885ceb68642c0a583110f3b4c62c">More...</a><br /></td></tr>
<tr class="separator:gac114885ceb68642c0a583110f3b4c62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca16a9d6e86aae3185b89c6f632caf6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca16a9d6e86aae3185b89c6f632caf6e">_TIM5_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaca16a9d6e86aae3185b89c6f632caf6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaca16a9d6e86aae3185b89c6f632caf6e">More...</a><br /></td></tr>
<tr class="separator:gaca16a9d6e86aae3185b89c6f632caf6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0866417510469927b15f7812231732e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0866417510469927b15f7812231732e">_TIM5_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab0866417510469927b15f7812231732e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0866417510469927b15f7812231732e">More...</a><br /></td></tr>
<tr class="separator:gab0866417510469927b15f7812231732e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35eabc727a45c76a5eefbfe05b6f298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac35eabc727a45c76a5eefbfe05b6f298">_TIM5_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac35eabc727a45c76a5eefbfe05b6f298"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac35eabc727a45c76a5eefbfe05b6f298">More...</a><br /></td></tr>
<tr class="separator:gac35eabc727a45c76a5eefbfe05b6f298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bd211b69de4bed4b17dc68d657f4b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4bd211b69de4bed4b17dc68d657f4b1">_TIM5_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf4bd211b69de4bed4b17dc68d657f4b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4bd211b69de4bed4b17dc68d657f4b1">More...</a><br /></td></tr>
<tr class="separator:gaf4bd211b69de4bed4b17dc68d657f4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8f2be52f3d6ec70f7d627f322f1717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabb8f2be52f3d6ec70f7d627f322f1717">_TIM5_CCR3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gabb8f2be52f3d6ec70f7d627f322f1717"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabb8f2be52f3d6ec70f7d627f322f1717">More...</a><br /></td></tr>
<tr class="separator:gabb8f2be52f3d6ec70f7d627f322f1717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cda303ea43ffa051671546fc61236bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1cda303ea43ffa051671546fc61236bb">_TIM5_CCR3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1cda303ea43ffa051671546fc61236bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1cda303ea43ffa051671546fc61236bb">More...</a><br /></td></tr>
<tr class="separator:ga1cda303ea43ffa051671546fc61236bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e6a1e09c4884da3f4d8c86e9553498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga19e6a1e09c4884da3f4d8c86e9553498">_TIM5_CR1_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga19e6a1e09c4884da3f4d8c86e9553498"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Counter enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga19e6a1e09c4884da3f4d8c86e9553498">More...</a><br /></td></tr>
<tr class="separator:ga19e6a1e09c4884da3f4d8c86e9553498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ba5245deb7784acd33801c7ff06947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3ba5245deb7784acd33801c7ff06947">_TIM5_CR1_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab3ba5245deb7784acd33801c7ff06947"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Update disable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab3ba5245deb7784acd33801c7ff06947">More...</a><br /></td></tr>
<tr class="separator:gab3ba5245deb7784acd33801c7ff06947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2539e7e2f443f6629ed61d1ad8f0fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac2539e7e2f443f6629ed61d1ad8f0fe8">_TIM5_CR1_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac2539e7e2f443f6629ed61d1ad8f0fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Update request source [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac2539e7e2f443f6629ed61d1ad8f0fe8">More...</a><br /></td></tr>
<tr class="separator:gac2539e7e2f443f6629ed61d1ad8f0fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ab08a7e9f084eb401dbd62d7d6692c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09ab08a7e9f084eb401dbd62d7d6692c">_TIM5_CR1_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga09ab08a7e9f084eb401dbd62d7d6692c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 One-pulse mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga09ab08a7e9f084eb401dbd62d7d6692c">More...</a><br /></td></tr>
<tr class="separator:ga09ab08a7e9f084eb401dbd62d7d6692c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2bf90f405f2379e8fa90722b61e9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d2bf90f405f2379e8fa90722b61e9e3">_TIM5_CR1_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4d2bf90f405f2379e8fa90722b61e9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Auto-reload preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d2bf90f405f2379e8fa90722b61e9e3">More...</a><br /></td></tr>
<tr class="separator:ga4d2bf90f405f2379e8fa90722b61e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeef4cc6e9cec5034a53b862c881a6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeeef4cc6e9cec5034a53b862c881a6f0">_TIM5_CR2_CCPC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaeeef4cc6e9cec5034a53b862c881a6f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare preloaded control [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeeef4cc6e9cec5034a53b862c881a6f0">More...</a><br /></td></tr>
<tr class="separator:gaeeef4cc6e9cec5034a53b862c881a6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9efa5c937dfc31d70dfc37e63f924ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9efa5c937dfc31d70dfc37e63f924ef8">_TIM5_CR2_COMS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9efa5c937dfc31d70dfc37e63f924ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare control update selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9efa5c937dfc31d70dfc37e63f924ef8">More...</a><br /></td></tr>
<tr class="separator:ga9efa5c937dfc31d70dfc37e63f924ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abbf4d04bcf7026d4f29bd2958706b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7abbf4d04bcf7026d4f29bd2958706b6">_TIM5_CR2_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7abbf4d04bcf7026d4f29bd2958706b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Master mode selection [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7abbf4d04bcf7026d4f29bd2958706b6">More...</a><br /></td></tr>
<tr class="separator:ga7abbf4d04bcf7026d4f29bd2958706b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7fd7c28df57ded3a4ad1136f28ebe83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac7fd7c28df57ded3a4ad1136f28ebe83">_TIM5_CR2_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac7fd7c28df57ded3a4ad1136f28ebe83"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Master mode selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac7fd7c28df57ded3a4ad1136f28ebe83">More...</a><br /></td></tr>
<tr class="separator:gac7fd7c28df57ded3a4ad1136f28ebe83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf76e6247cfe8252b110692ead45cce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf76e6247cfe8252b110692ead45cce6">_TIM5_CR2_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaaf76e6247cfe8252b110692ead45cce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Master mode selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf76e6247cfe8252b110692ead45cce6">More...</a><br /></td></tr>
<tr class="separator:gaaf76e6247cfe8252b110692ead45cce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eab0a502ce68822c81e171597c4663c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0eab0a502ce68822c81e171597c4663c">_TIM5_CR2_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0eab0a502ce68822c81e171597c4663c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Master mode selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0eab0a502ce68822c81e171597c4663c">More...</a><br /></td></tr>
<tr class="separator:ga0eab0a502ce68822c81e171597c4663c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae472d15991e00ffa5763c323d2583ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae472d15991e00ffa5763c323d2583ef7">_TIM5_SMCR_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae472d15991e00ffa5763c323d2583ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Clock/trigger/slave mode selection [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae472d15991e00ffa5763c323d2583ef7">More...</a><br /></td></tr>
<tr class="separator:gae472d15991e00ffa5763c323d2583ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46adf99b3f574d2aaf40b25e9b919129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46adf99b3f574d2aaf40b25e9b919129">_TIM5_SMCR_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga46adf99b3f574d2aaf40b25e9b919129"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Clock/trigger/slave mode selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga46adf99b3f574d2aaf40b25e9b919129">More...</a><br /></td></tr>
<tr class="separator:ga46adf99b3f574d2aaf40b25e9b919129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e42e88c58bb9fd8ce5234f47eb95a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0e42e88c58bb9fd8ce5234f47eb95a6">_TIM5_SMCR_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae0e42e88c58bb9fd8ce5234f47eb95a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Clock/trigger/slave mode selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae0e42e88c58bb9fd8ce5234f47eb95a6">More...</a><br /></td></tr>
<tr class="separator:gae0e42e88c58bb9fd8ce5234f47eb95a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15af59653daf82bb2df716c024f9dabc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15af59653daf82bb2df716c024f9dabc">_TIM5_SMCR_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga15af59653daf82bb2df716c024f9dabc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Clock/trigger/slave mode selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga15af59653daf82bb2df716c024f9dabc">More...</a><br /></td></tr>
<tr class="separator:ga15af59653daf82bb2df716c024f9dabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9836be925b7e5437744e019aad75ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e9836be925b7e5437744e019aad75ce">_TIM5_SMCR_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4e9836be925b7e5437744e019aad75ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger selection [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e9836be925b7e5437744e019aad75ce">More...</a><br /></td></tr>
<tr class="separator:ga4e9836be925b7e5437744e019aad75ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa65305326044a6de5afbe7eef036127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa65305326044a6de5afbe7eef036127">_TIM5_SMCR_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaaa65305326044a6de5afbe7eef036127"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa65305326044a6de5afbe7eef036127">More...</a><br /></td></tr>
<tr class="separator:gaaa65305326044a6de5afbe7eef036127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13edf04ea618d7c70ffd2afedaf02490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga13edf04ea618d7c70ffd2afedaf02490">_TIM5_SMCR_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga13edf04ea618d7c70ffd2afedaf02490"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga13edf04ea618d7c70ffd2afedaf02490">More...</a><br /></td></tr>
<tr class="separator:ga13edf04ea618d7c70ffd2afedaf02490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49e3d575c5db6708dafdc02ceca0914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf49e3d575c5db6708dafdc02ceca0914">_TIM5_SMCR_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf49e3d575c5db6708dafdc02ceca0914"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf49e3d575c5db6708dafdc02ceca0914">More...</a><br /></td></tr>
<tr class="separator:gaf49e3d575c5db6708dafdc02ceca0914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc54faa442acefae96a4728e6a33231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacbc54faa442acefae96a4728e6a33231">_TIM5_SMCR_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gacbc54faa442acefae96a4728e6a33231"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Master/slave mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacbc54faa442acefae96a4728e6a33231">More...</a><br /></td></tr>
<tr class="separator:gacbc54faa442acefae96a4728e6a33231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584c7de37e5af507c5338dfde1dbb63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga584c7de37e5af507c5338dfde1dbb63b">_TIM5_IER_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga584c7de37e5af507c5338dfde1dbb63b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Update interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga584c7de37e5af507c5338dfde1dbb63b">More...</a><br /></td></tr>
<tr class="separator:ga584c7de37e5af507c5338dfde1dbb63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61de105cc931dcc5bdb1b2a452348ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61de105cc931dcc5bdb1b2a452348ce9">_TIM5_IER_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga61de105cc931dcc5bdb1b2a452348ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga61de105cc931dcc5bdb1b2a452348ce9">More...</a><br /></td></tr>
<tr class="separator:ga61de105cc931dcc5bdb1b2a452348ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ce7720980ccfe4c659784bccd55680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga39ce7720980ccfe4c659784bccd55680">_TIM5_IER_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga39ce7720980ccfe4c659784bccd55680"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga39ce7720980ccfe4c659784bccd55680">More...</a><br /></td></tr>
<tr class="separator:ga39ce7720980ccfe4c659784bccd55680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0470d38f12b9743fd25dd1c5c6061941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0470d38f12b9743fd25dd1c5c6061941">_TIM5_IER_CC3IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0470d38f12b9743fd25dd1c5c6061941"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0470d38f12b9743fd25dd1c5c6061941">More...</a><br /></td></tr>
<tr class="separator:ga0470d38f12b9743fd25dd1c5c6061941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98fa3dde338aab5c952e12d5765c4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa98fa3dde338aab5c952e12d5765c4a8">_TIM5_IER_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa98fa3dde338aab5c952e12d5765c4a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa98fa3dde338aab5c952e12d5765c4a8">More...</a><br /></td></tr>
<tr class="separator:gaa98fa3dde338aab5c952e12d5765c4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5217e42e43d1c71eb7d89ada89e8ba54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5217e42e43d1c71eb7d89ada89e8ba54">_TIM5_SR1_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5217e42e43d1c71eb7d89ada89e8ba54"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Update interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5217e42e43d1c71eb7d89ada89e8ba54">More...</a><br /></td></tr>
<tr class="separator:ga5217e42e43d1c71eb7d89ada89e8ba54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd04dde0832c00daf729fd7fd0ed4415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd04dde0832c00daf729fd7fd0ed4415">_TIM5_SR1_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacd04dde0832c00daf729fd7fd0ed4415"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacd04dde0832c00daf729fd7fd0ed4415">More...</a><br /></td></tr>
<tr class="separator:gacd04dde0832c00daf729fd7fd0ed4415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276a0160debb33f6d80c36680a94d264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga276a0160debb33f6d80c36680a94d264">_TIM5_SR1_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga276a0160debb33f6d80c36680a94d264"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga276a0160debb33f6d80c36680a94d264">More...</a><br /></td></tr>
<tr class="separator:ga276a0160debb33f6d80c36680a94d264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee573a5f61b4f32e9becc1c629064487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee573a5f61b4f32e9becc1c629064487">_TIM5_SR1_CC3IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaee573a5f61b4f32e9becc1c629064487"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaee573a5f61b4f32e9becc1c629064487">More...</a><br /></td></tr>
<tr class="separator:gaee573a5f61b4f32e9becc1c629064487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac746223b897048fd6f12244865d6cec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac746223b897048fd6f12244865d6cec8">_TIM5_SR1_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac746223b897048fd6f12244865d6cec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac746223b897048fd6f12244865d6cec8">More...</a><br /></td></tr>
<tr class="separator:gac746223b897048fd6f12244865d6cec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94afe52b4b95f2deb000355a2dd4e783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga94afe52b4b95f2deb000355a2dd4e783">_TIM5_SR2_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga94afe52b4b95f2deb000355a2dd4e783"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga94afe52b4b95f2deb000355a2dd4e783">More...</a><br /></td></tr>
<tr class="separator:ga94afe52b4b95f2deb000355a2dd4e783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad013ac0a2516d1d69195549dcc2f17c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad013ac0a2516d1d69195549dcc2f17c9">_TIM5_SR2_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad013ac0a2516d1d69195549dcc2f17c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad013ac0a2516d1d69195549dcc2f17c9">More...</a><br /></td></tr>
<tr class="separator:gad013ac0a2516d1d69195549dcc2f17c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7443c30ea6529219a8dd982428e02ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7443c30ea6529219a8dd982428e02ea7">_TIM5_SR2_CC3OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7443c30ea6529219a8dd982428e02ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 overcapture flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7443c30ea6529219a8dd982428e02ea7">More...</a><br /></td></tr>
<tr class="separator:ga7443c30ea6529219a8dd982428e02ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eff8fa37105bf06a58c973ea9f02e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6eff8fa37105bf06a58c973ea9f02e1a">_TIM5_EGR_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6eff8fa37105bf06a58c973ea9f02e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Update generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6eff8fa37105bf06a58c973ea9f02e1a">More...</a><br /></td></tr>
<tr class="separator:ga6eff8fa37105bf06a58c973ea9f02e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019f955d2b8bc19a4cb43999e6c127d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga019f955d2b8bc19a4cb43999e6c127d8">_TIM5_EGR_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga019f955d2b8bc19a4cb43999e6c127d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga019f955d2b8bc19a4cb43999e6c127d8">More...</a><br /></td></tr>
<tr class="separator:ga019f955d2b8bc19a4cb43999e6c127d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41aa1ca081ba6b68030a0203ef008c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab41aa1ca081ba6b68030a0203ef008c8">_TIM5_EGR_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab41aa1ca081ba6b68030a0203ef008c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab41aa1ca081ba6b68030a0203ef008c8">More...</a><br /></td></tr>
<tr class="separator:gab41aa1ca081ba6b68030a0203ef008c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df8ee0ceb674d812e7e683f4d1c6e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1df8ee0ceb674d812e7e683f4d1c6e2b">_TIM5_EGR_CC3G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1df8ee0ceb674d812e7e683f4d1c6e2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1df8ee0ceb674d812e7e683f4d1c6e2b">More...</a><br /></td></tr>
<tr class="separator:ga1df8ee0ceb674d812e7e683f4d1c6e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04a36a5ef785b04a04d387a2923bfa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae04a36a5ef785b04a04d387a2923bfa4">_TIM5_EGR_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae04a36a5ef785b04a04d387a2923bfa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae04a36a5ef785b04a04d387a2923bfa4">More...</a><br /></td></tr>
<tr class="separator:gae04a36a5ef785b04a04d387a2923bfa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4457ea3a0be304e85375e7544e7780b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4457ea3a0be304e85375e7544e7780b">_TIM5_CCMR1_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab4457ea3a0be304e85375e7544e7780b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 1 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab4457ea3a0be304e85375e7544e7780b">More...</a><br /></td></tr>
<tr class="separator:gab4457ea3a0be304e85375e7544e7780b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431b30b5c0c0aaedc8aca329fc1a588b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga431b30b5c0c0aaedc8aca329fc1a588b">_TIM5_CCMR1_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga431b30b5c0c0aaedc8aca329fc1a588b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 1 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga431b30b5c0c0aaedc8aca329fc1a588b">More...</a><br /></td></tr>
<tr class="separator:ga431b30b5c0c0aaedc8aca329fc1a588b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3cbbe4d3ff808261d387060005810c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd3cbbe4d3ff808261d387060005810c">_TIM5_CCMR1_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabd3cbbe4d3ff808261d387060005810c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 1 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabd3cbbe4d3ff808261d387060005810c">More...</a><br /></td></tr>
<tr class="separator:gabd3cbbe4d3ff808261d387060005810c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafacfb14a8a1c5f92bd6bd2371b74e80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafacfb14a8a1c5f92bd6bd2371b74e80b">_TIM5_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gafacfb14a8a1c5f92bd6bd2371b74e80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafacfb14a8a1c5f92bd6bd2371b74e80b">More...</a><br /></td></tr>
<tr class="separator:gafacfb14a8a1c5f92bd6bd2371b74e80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4146536db1f294af0262a31e1a45647e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4146536db1f294af0262a31e1a45647e">_TIM5_CCMR1_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4146536db1f294af0262a31e1a45647e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4146536db1f294af0262a31e1a45647e">More...</a><br /></td></tr>
<tr class="separator:ga4146536db1f294af0262a31e1a45647e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97dab3a412518c7bce462cef3a6bb998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97dab3a412518c7bce462cef3a6bb998">_TIM5_CCMR1_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga97dab3a412518c7bce462cef3a6bb998"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97dab3a412518c7bce462cef3a6bb998">More...</a><br /></td></tr>
<tr class="separator:ga97dab3a412518c7bce462cef3a6bb998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e754db9178017fdbcd66bd90005ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4e754db9178017fdbcd66bd90005ae0">_TIM5_CCMR1_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab4e754db9178017fdbcd66bd90005ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab4e754db9178017fdbcd66bd90005ae0">More...</a><br /></td></tr>
<tr class="separator:gab4e754db9178017fdbcd66bd90005ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9863c274cba5768f26f403f33b30d593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9863c274cba5768f26f403f33b30d593">_TIM5_CCMR1_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9863c274cba5768f26f403f33b30d593"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9863c274cba5768f26f403f33b30d593">More...</a><br /></td></tr>
<tr class="separator:ga9863c274cba5768f26f403f33b30d593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef44e378437b4c38bd990aa0c2f965f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef44e378437b4c38bd990aa0c2f965f1">_TIM5_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaef44e378437b4c38bd990aa0c2f965f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaef44e378437b4c38bd990aa0c2f965f1">More...</a><br /></td></tr>
<tr class="separator:gaef44e378437b4c38bd990aa0c2f965f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f006f16d5d11536865efc1168cd6cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f006f16d5d11536865efc1168cd6cc7">_TIM5_CCMR1_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga0f006f16d5d11536865efc1168cd6cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f006f16d5d11536865efc1168cd6cc7">More...</a><br /></td></tr>
<tr class="separator:ga0f006f16d5d11536865efc1168cd6cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adfe2b2148d783d317355df02e4ef6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9adfe2b2148d783d317355df02e4ef6b">_TIM5_CCMR1_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9adfe2b2148d783d317355df02e4ef6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9adfe2b2148d783d317355df02e4ef6b">More...</a><br /></td></tr>
<tr class="separator:ga9adfe2b2148d783d317355df02e4ef6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1de8e6fa5cfef15960a2243da03a8a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1de8e6fa5cfef15960a2243da03a8a77">_TIM5_CCMR1_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1de8e6fa5cfef15960a2243da03a8a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1de8e6fa5cfef15960a2243da03a8a77">More...</a><br /></td></tr>
<tr class="separator:ga1de8e6fa5cfef15960a2243da03a8a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6148b17c27fcd86fbc1cb1dd9d539ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6148b17c27fcd86fbc1cb1dd9d539ee8">_TIM5_CCMR1_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6148b17c27fcd86fbc1cb1dd9d539ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 filter [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6148b17c27fcd86fbc1cb1dd9d539ee8">More...</a><br /></td></tr>
<tr class="separator:ga6148b17c27fcd86fbc1cb1dd9d539ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40e922d4b624ce550eb62446d61644f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab40e922d4b624ce550eb62446d61644f">_TIM5_CCMR1_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab40e922d4b624ce550eb62446d61644f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 filter [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab40e922d4b624ce550eb62446d61644f">More...</a><br /></td></tr>
<tr class="separator:gab40e922d4b624ce550eb62446d61644f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b75043d9fa245d80a6bea2a61a5d590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b75043d9fa245d80a6bea2a61a5d590">_TIM5_CCMR1_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2b75043d9fa245d80a6bea2a61a5d590"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 filter [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b75043d9fa245d80a6bea2a61a5d590">More...</a><br /></td></tr>
<tr class="separator:ga2b75043d9fa245d80a6bea2a61a5d590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0082f92156c4a7ddb2b2328f3a5ad16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0082f92156c4a7ddb2b2328f3a5ad16a">_TIM5_CCMR1_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0082f92156c4a7ddb2b2328f3a5ad16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 filter [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0082f92156c4a7ddb2b2328f3a5ad16a">More...</a><br /></td></tr>
<tr class="separator:ga0082f92156c4a7ddb2b2328f3a5ad16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df1fa02a56defd72dfab6764807cc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2df1fa02a56defd72dfab6764807cc2e">_TIM5_CCMR2_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2df1fa02a56defd72dfab6764807cc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 2 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2df1fa02a56defd72dfab6764807cc2e">More...</a><br /></td></tr>
<tr class="separator:ga2df1fa02a56defd72dfab6764807cc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804cc90e8618046478e982d569f63e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga804cc90e8618046478e982d569f63e17">_TIM5_CCMR2_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga804cc90e8618046478e982d569f63e17"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 2 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga804cc90e8618046478e982d569f63e17">More...</a><br /></td></tr>
<tr class="separator:ga804cc90e8618046478e982d569f63e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06dd3190c7786597165db088c79b78f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga06dd3190c7786597165db088c79b78f9">_TIM5_CCMR2_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga06dd3190c7786597165db088c79b78f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 2 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga06dd3190c7786597165db088c79b78f9">More...</a><br /></td></tr>
<tr class="separator:ga06dd3190c7786597165db088c79b78f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c662d7d98a2c2cb34235f6f1bfb5e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c662d7d98a2c2cb34235f6f1bfb5e43">_TIM5_CCMR2_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2c662d7d98a2c2cb34235f6f1bfb5e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c662d7d98a2c2cb34235f6f1bfb5e43">More...</a><br /></td></tr>
<tr class="separator:ga2c662d7d98a2c2cb34235f6f1bfb5e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c9be9a10c2a4193d23f4f453adf610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81c9be9a10c2a4193d23f4f453adf610">_TIM5_CCMR2_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga81c9be9a10c2a4193d23f4f453adf610"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga81c9be9a10c2a4193d23f4f453adf610">More...</a><br /></td></tr>
<tr class="separator:ga81c9be9a10c2a4193d23f4f453adf610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d4a1ed1386c751c0ef7d793aa00339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga26d4a1ed1386c751c0ef7d793aa00339">_TIM5_CCMR2_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga26d4a1ed1386c751c0ef7d793aa00339"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga26d4a1ed1386c751c0ef7d793aa00339">More...</a><br /></td></tr>
<tr class="separator:ga26d4a1ed1386c751c0ef7d793aa00339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91f1026dec83368dc29145da37dd1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac91f1026dec83368dc29145da37dd1df">_TIM5_CCMR2_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac91f1026dec83368dc29145da37dd1df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac91f1026dec83368dc29145da37dd1df">More...</a><br /></td></tr>
<tr class="separator:gac91f1026dec83368dc29145da37dd1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga231011b2992d89e593683f17965373d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga231011b2992d89e593683f17965373d6">_TIM5_CCMR2_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga231011b2992d89e593683f17965373d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga231011b2992d89e593683f17965373d6">More...</a><br /></td></tr>
<tr class="separator:ga231011b2992d89e593683f17965373d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465b608b5103dc68d7834a952183e5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga465b608b5103dc68d7834a952183e5fa">_TIM5_CCMR2_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga465b608b5103dc68d7834a952183e5fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga465b608b5103dc68d7834a952183e5fa">More...</a><br /></td></tr>
<tr class="separator:ga465b608b5103dc68d7834a952183e5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18be53cad4bcd51beb307071e25de8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18be53cad4bcd51beb307071e25de8cf">_TIM5_CCMR2_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga18be53cad4bcd51beb307071e25de8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18be53cad4bcd51beb307071e25de8cf">More...</a><br /></td></tr>
<tr class="separator:ga18be53cad4bcd51beb307071e25de8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e69d855ba9323072b6ab7c7273a4217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e69d855ba9323072b6ab7c7273a4217">_TIM5_CCMR2_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6e69d855ba9323072b6ab7c7273a4217"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e69d855ba9323072b6ab7c7273a4217">More...</a><br /></td></tr>
<tr class="separator:ga6e69d855ba9323072b6ab7c7273a4217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1c3d5c8608c72e4e0bdf4ceb90c780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c1c3d5c8608c72e4e0bdf4ceb90c780">_TIM5_CCMR2_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4c1c3d5c8608c72e4e0bdf4ceb90c780"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c1c3d5c8608c72e4e0bdf4ceb90c780">More...</a><br /></td></tr>
<tr class="separator:ga4c1c3d5c8608c72e4e0bdf4ceb90c780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed24c177c8e31fdb00dd5674d279a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ed24c177c8e31fdb00dd5674d279a1b">_TIM5_CCMR2_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1ed24c177c8e31fdb00dd5674d279a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 filter [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ed24c177c8e31fdb00dd5674d279a1b">More...</a><br /></td></tr>
<tr class="separator:ga1ed24c177c8e31fdb00dd5674d279a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657e0b8d25f6aedf4a7c39d6dda3416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga657e0b8d25f6aedf4a7c39d6dda3416c">_TIM5_CCMR2_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga657e0b8d25f6aedf4a7c39d6dda3416c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 filter [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga657e0b8d25f6aedf4a7c39d6dda3416c">More...</a><br /></td></tr>
<tr class="separator:ga657e0b8d25f6aedf4a7c39d6dda3416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c87e23132c31f7ebc2a85539102ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga51c87e23132c31f7ebc2a85539102ada">_TIM5_CCMR2_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga51c87e23132c31f7ebc2a85539102ada"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 filter [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga51c87e23132c31f7ebc2a85539102ada">More...</a><br /></td></tr>
<tr class="separator:ga51c87e23132c31f7ebc2a85539102ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9599c61916be1e655bf5dcfe065cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff9599c61916be1e655bf5dcfe065cab">_TIM5_CCMR2_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaff9599c61916be1e655bf5dcfe065cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 filter [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaff9599c61916be1e655bf5dcfe065cab">More...</a><br /></td></tr>
<tr class="separator:gaff9599c61916be1e655bf5dcfe065cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3308cb07772ee50d4976dffe4ce53b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3308cb07772ee50d4976dffe4ce53b2c">_TIM5_CCMR3_CC3S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3308cb07772ee50d4976dffe4ce53b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 3 selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3308cb07772ee50d4976dffe4ce53b2c">More...</a><br /></td></tr>
<tr class="separator:ga3308cb07772ee50d4976dffe4ce53b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5e2f79fd4c89a7040ef73128bfc89a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d5e2f79fd4c89a7040ef73128bfc89a">_TIM5_CCMR3_CC3S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8d5e2f79fd4c89a7040ef73128bfc89a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 3 selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d5e2f79fd4c89a7040ef73128bfc89a">More...</a><br /></td></tr>
<tr class="separator:ga8d5e2f79fd4c89a7040ef73128bfc89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d087c1ac0b8d154225f1fd4eea70b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3d087c1ac0b8d154225f1fd4eea70b8">_TIM5_CCMR3_CC3S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf3d087c1ac0b8d154225f1fd4eea70b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 3 selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3d087c1ac0b8d154225f1fd4eea70b8">More...</a><br /></td></tr>
<tr class="separator:gaf3d087c1ac0b8d154225f1fd4eea70b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0a553fe830e55882dab6efa2e52275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b0a553fe830e55882dab6efa2e52275">_TIM5_CCMR3_OC3PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0b0a553fe830e55882dab6efa2e52275"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b0a553fe830e55882dab6efa2e52275">More...</a><br /></td></tr>
<tr class="separator:ga0b0a553fe830e55882dab6efa2e52275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465b850b3228bc59a961fe100cba457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga465b850b3228bc59a961fe100cba457a">_TIM5_CCMR3_OC3M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga465b850b3228bc59a961fe100cba457a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 mode [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga465b850b3228bc59a961fe100cba457a">More...</a><br /></td></tr>
<tr class="separator:ga465b850b3228bc59a961fe100cba457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fcbfc355544d4bd9f1a65468048f72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fcbfc355544d4bd9f1a65468048f72f">_TIM5_CCMR3_OC3M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3fcbfc355544d4bd9f1a65468048f72f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fcbfc355544d4bd9f1a65468048f72f">More...</a><br /></td></tr>
<tr class="separator:ga3fcbfc355544d4bd9f1a65468048f72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c71acc8001c476c87741ebf82746615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c71acc8001c476c87741ebf82746615">_TIM5_CCMR3_OC3M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9c71acc8001c476c87741ebf82746615"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 mode [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c71acc8001c476c87741ebf82746615">More...</a><br /></td></tr>
<tr class="separator:ga9c71acc8001c476c87741ebf82746615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74124f0969074cd74e12031962204ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae74124f0969074cd74e12031962204ec">_TIM5_CCMR3_OC3M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae74124f0969074cd74e12031962204ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 mode [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae74124f0969074cd74e12031962204ec">More...</a><br /></td></tr>
<tr class="separator:gae74124f0969074cd74e12031962204ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af2e61a96116aa885eb9ea8e804dddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2af2e61a96116aa885eb9ea8e804dddb">_TIM5_CCMR3_IC3PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2af2e61a96116aa885eb9ea8e804dddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 prescaler [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2af2e61a96116aa885eb9ea8e804dddb">More...</a><br /></td></tr>
<tr class="separator:ga2af2e61a96116aa885eb9ea8e804dddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637efe829609f1f8ec5249bb6c58f2c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga637efe829609f1f8ec5249bb6c58f2c0">_TIM5_CCMR3_IC3PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga637efe829609f1f8ec5249bb6c58f2c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga637efe829609f1f8ec5249bb6c58f2c0">More...</a><br /></td></tr>
<tr class="separator:ga637efe829609f1f8ec5249bb6c58f2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c9a0ca47b6674efd41100903753989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5c9a0ca47b6674efd41100903753989">_TIM5_CCMR3_IC3PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf5c9a0ca47b6674efd41100903753989"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5c9a0ca47b6674efd41100903753989">More...</a><br /></td></tr>
<tr class="separator:gaf5c9a0ca47b6674efd41100903753989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50de8c2488186f09d1a683269910bcbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga50de8c2488186f09d1a683269910bcbc">_TIM5_CCMR3_IC3F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga50de8c2488186f09d1a683269910bcbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 mode [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga50de8c2488186f09d1a683269910bcbc">More...</a><br /></td></tr>
<tr class="separator:ga50de8c2488186f09d1a683269910bcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7800c1e6e16192f1dd96437a98dd0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac7800c1e6e16192f1dd96437a98dd0b6">_TIM5_CCMR3_IC3F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac7800c1e6e16192f1dd96437a98dd0b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 filter [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac7800c1e6e16192f1dd96437a98dd0b6">More...</a><br /></td></tr>
<tr class="separator:gac7800c1e6e16192f1dd96437a98dd0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4cd8e732ae8a85646a85c5885aa271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacf4cd8e732ae8a85646a85c5885aa271">_TIM5_CCMR3_IC3F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacf4cd8e732ae8a85646a85c5885aa271"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 filter [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacf4cd8e732ae8a85646a85c5885aa271">More...</a><br /></td></tr>
<tr class="separator:gacf4cd8e732ae8a85646a85c5885aa271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662437066597e3fe9a0819c78670c098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga662437066597e3fe9a0819c78670c098">_TIM5_CCMR3_IC3F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga662437066597e3fe9a0819c78670c098"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 filter [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga662437066597e3fe9a0819c78670c098">More...</a><br /></td></tr>
<tr class="separator:ga662437066597e3fe9a0819c78670c098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5f1cbdb8a04050a81603e17ddf5514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec5f1cbdb8a04050a81603e17ddf5514">_TIM5_CCMR3_IC3F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaec5f1cbdb8a04050a81603e17ddf5514"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 filter [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaec5f1cbdb8a04050a81603e17ddf5514">More...</a><br /></td></tr>
<tr class="separator:gaec5f1cbdb8a04050a81603e17ddf5514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99c7e0a5733dba29c5587ac30d2465ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga99c7e0a5733dba29c5587ac30d2465ee">_TIM5_CCER1_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga99c7e0a5733dba29c5587ac30d2465ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga99c7e0a5733dba29c5587ac30d2465ee">More...</a><br /></td></tr>
<tr class="separator:ga99c7e0a5733dba29c5587ac30d2465ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e21436ced4037c26f413a3bd3e9659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56e21436ced4037c26f413a3bd3e9659">_TIM5_CCER1_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga56e21436ced4037c26f413a3bd3e9659"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga56e21436ced4037c26f413a3bd3e9659">More...</a><br /></td></tr>
<tr class="separator:ga56e21436ced4037c26f413a3bd3e9659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f466d14a6704066ebd1ee78b32e6bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f466d14a6704066ebd1ee78b32e6bc4">_TIM5_CCER1_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8f466d14a6704066ebd1ee78b32e6bc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f466d14a6704066ebd1ee78b32e6bc4">More...</a><br /></td></tr>
<tr class="separator:ga8f466d14a6704066ebd1ee78b32e6bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b51a4228455807e2722b4becb4b422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga93b51a4228455807e2722b4becb4b422">_TIM5_CCER1_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga93b51a4228455807e2722b4becb4b422"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga93b51a4228455807e2722b4becb4b422">More...</a><br /></td></tr>
<tr class="separator:ga93b51a4228455807e2722b4becb4b422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac769d4afd1a13d827ac582293e433c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac769d4afd1a13d827ac582293e433c1d">_TIM5_CCER2_CC3E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac769d4afd1a13d827ac582293e433c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 output enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac769d4afd1a13d827ac582293e433c1d">More...</a><br /></td></tr>
<tr class="separator:gac769d4afd1a13d827ac582293e433c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c1c75bf5fcda45c62b54dcde4892d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4c1c75bf5fcda45c62b54dcde4892d0">_TIM5_CCER2_CC3P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4c1c75bf5fcda45c62b54dcde4892d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 output polarity [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae4c1c75bf5fcda45c62b54dcde4892d0">More...</a><br /></td></tr>
<tr class="separator:gae4c1c75bf5fcda45c62b54dcde4892d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07cc1719664b5ea71164fbb737127673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07cc1719664b5ea71164fbb737127673">_TIM5_PSCR_PSC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga07cc1719664b5ea71164fbb737127673"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07cc1719664b5ea71164fbb737127673">More...</a><br /></td></tr>
<tr class="separator:ga07cc1719664b5ea71164fbb737127673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b62445d7521e247254b6e46a321de6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b62445d7521e247254b6e46a321de6c">_TIM5_PSCR_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4b62445d7521e247254b6e46a321de6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b62445d7521e247254b6e46a321de6c">More...</a><br /></td></tr>
<tr class="separator:ga4b62445d7521e247254b6e46a321de6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6dd3ae27b4fde26bc31c0b173cac9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c6dd3ae27b4fde26bc31c0b173cac9f">_TIM5_PSCR_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6c6dd3ae27b4fde26bc31c0b173cac9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c6dd3ae27b4fde26bc31c0b173cac9f">More...</a><br /></td></tr>
<tr class="separator:ga6c6dd3ae27b4fde26bc31c0b173cac9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0729197bf2cf65a9d93b0524144b6598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0729197bf2cf65a9d93b0524144b6598">_TIM5_PSCR_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga0729197bf2cf65a9d93b0524144b6598"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0729197bf2cf65a9d93b0524144b6598">More...</a><br /></td></tr>
<tr class="separator:ga0729197bf2cf65a9d93b0524144b6598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac252225fe3b3fa0fe5abfe1ab570d630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac252225fe3b3fa0fe5abfe1ab570d630">_TIM5_PSCR_PSC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac252225fe3b3fa0fe5abfe1ab570d630"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac252225fe3b3fa0fe5abfe1ab570d630">More...</a><br /></td></tr>
<tr class="separator:gac252225fe3b3fa0fe5abfe1ab570d630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6f9697fe6298a9facc8817374210d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1e6f9697fe6298a9facc8817374210d7">_TIM6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m6__t">_TIM6_t</a>,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>)</td></tr>
<tr class="memdesc:ga1e6f9697fe6298a9facc8817374210d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1e6f9697fe6298a9facc8817374210d7">More...</a><br /></td></tr>
<tr class="separator:ga1e6f9697fe6298a9facc8817374210d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2505ad481ffef1468529fe95b639764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2505ad481ffef1468529fe95b639764">_TIM6_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf2505ad481ffef1468529fe95b639764"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2505ad481ffef1468529fe95b639764">More...</a><br /></td></tr>
<tr class="separator:gaf2505ad481ffef1468529fe95b639764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0deab8085eb51f387fb24c5af5f6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c0deab8085eb51f387fb24c5af5f6cf">_TIM6_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga1c0deab8085eb51f387fb24c5af5f6cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c0deab8085eb51f387fb24c5af5f6cf">More...</a><br /></td></tr>
<tr class="separator:ga1c0deab8085eb51f387fb24c5af5f6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb68e520b15c9b4e77c273327ae6fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3eb68e520b15c9b4e77c273327ae6fb5">_TIM6_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3eb68e520b15c9b4e77c273327ae6fb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3eb68e520b15c9b4e77c273327ae6fb5">More...</a><br /></td></tr>
<tr class="separator:ga3eb68e520b15c9b4e77c273327ae6fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca5907e94ed2f3a1d379426a4613452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ca5907e94ed2f3a1d379426a4613452">_TIM6_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8ca5907e94ed2f3a1d379426a4613452"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ca5907e94ed2f3a1d379426a4613452">More...</a><br /></td></tr>
<tr class="separator:ga8ca5907e94ed2f3a1d379426a4613452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76fa08f5b412de7356272ec23656a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae76fa08f5b412de7356272ec23656a06">_TIM6_CNTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gae76fa08f5b412de7356272ec23656a06"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 counter register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae76fa08f5b412de7356272ec23656a06">More...</a><br /></td></tr>
<tr class="separator:gae76fa08f5b412de7356272ec23656a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cde0770478b35951ac88815c9505e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8cde0770478b35951ac88815c9505e45">_TIM6_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga8cde0770478b35951ac88815c9505e45"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8cde0770478b35951ac88815c9505e45">More...</a><br /></td></tr>
<tr class="separator:ga8cde0770478b35951ac88815c9505e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09103d46e7fbc962670e519789c826be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09103d46e7fbc962670e519789c826be">_TIM6_ARR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga09103d46e7fbc962670e519789c826be"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 auto-reload register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga09103d46e7fbc962670e519789c826be">More...</a><br /></td></tr>
<tr class="separator:ga09103d46e7fbc962670e519789c826be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8040d2a021d393ad52f542751b626474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8040d2a021d393ad52f542751b626474">_TIM6_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8040d2a021d393ad52f542751b626474"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8040d2a021d393ad52f542751b626474">More...</a><br /></td></tr>
<tr class="separator:ga8040d2a021d393ad52f542751b626474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c01ec295eb9f2cab26ab888d3186da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72c01ec295eb9f2cab26ab888d3186da">_TIM6_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga72c01ec295eb9f2cab26ab888d3186da"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72c01ec295eb9f2cab26ab888d3186da">More...</a><br /></td></tr>
<tr class="separator:ga72c01ec295eb9f2cab26ab888d3186da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3803207ab1d2a658d1630b2f79a181e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3803207ab1d2a658d1630b2f79a181e">_TIM6_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf3803207ab1d2a658d1630b2f79a181e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3803207ab1d2a658d1630b2f79a181e">More...</a><br /></td></tr>
<tr class="separator:gaf3803207ab1d2a658d1630b2f79a181e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72c4318a0a08bf201fd125231284478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa72c4318a0a08bf201fd125231284478">_TIM6_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa72c4318a0a08bf201fd125231284478"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa72c4318a0a08bf201fd125231284478">More...</a><br /></td></tr>
<tr class="separator:gaa72c4318a0a08bf201fd125231284478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004d108f047cab8e4a42f9c0dfd200dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga004d108f047cab8e4a42f9c0dfd200dc">_TIM6_CNTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga004d108f047cab8e4a42f9c0dfd200dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 counter register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga004d108f047cab8e4a42f9c0dfd200dc">More...</a><br /></td></tr>
<tr class="separator:ga004d108f047cab8e4a42f9c0dfd200dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f96d4464662425b3d0ab41e28ea612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0f96d4464662425b3d0ab41e28ea612">_TIM6_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab0f96d4464662425b3d0ab41e28ea612"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0f96d4464662425b3d0ab41e28ea612">More...</a><br /></td></tr>
<tr class="separator:gab0f96d4464662425b3d0ab41e28ea612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8f3fd930b0c270bdeac3ab1665b87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d8f3fd930b0c270bdeac3ab1665b87c">_TIM6_ARR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga8d8f3fd930b0c270bdeac3ab1665b87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 auto-reload register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d8f3fd930b0c270bdeac3ab1665b87c">More...</a><br /></td></tr>
<tr class="separator:ga8d8f3fd930b0c270bdeac3ab1665b87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec2042e4cf953c79273d5a6bdb6fe99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec2042e4cf953c79273d5a6bdb6fe99b">_TIM6_CR1_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaec2042e4cf953c79273d5a6bdb6fe99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Counter enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaec2042e4cf953c79273d5a6bdb6fe99b">More...</a><br /></td></tr>
<tr class="separator:gaec2042e4cf953c79273d5a6bdb6fe99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01892669fa4861b2eb4e7e0bb77496ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01892669fa4861b2eb4e7e0bb77496ba">_TIM6_CR1_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga01892669fa4861b2eb4e7e0bb77496ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Update disable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga01892669fa4861b2eb4e7e0bb77496ba">More...</a><br /></td></tr>
<tr class="separator:ga01892669fa4861b2eb4e7e0bb77496ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982aeda68f44dd4d45d404758bf8b9e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga982aeda68f44dd4d45d404758bf8b9e9">_TIM6_CR1_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga982aeda68f44dd4d45d404758bf8b9e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Update request source [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga982aeda68f44dd4d45d404758bf8b9e9">More...</a><br /></td></tr>
<tr class="separator:ga982aeda68f44dd4d45d404758bf8b9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ffa44b319f17a7eb28f6c4b51dd8c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ffa44b319f17a7eb28f6c4b51dd8c9e">_TIM6_CR1_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6ffa44b319f17a7eb28f6c4b51dd8c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 One-pulse mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ffa44b319f17a7eb28f6c4b51dd8c9e">More...</a><br /></td></tr>
<tr class="separator:ga6ffa44b319f17a7eb28f6c4b51dd8c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae69a6d7aae213e283664fe7e132c3d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae69a6d7aae213e283664fe7e132c3d2e">_TIM6_CR1_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae69a6d7aae213e283664fe7e132c3d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Auto-reload preload enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae69a6d7aae213e283664fe7e132c3d2e">More...</a><br /></td></tr>
<tr class="separator:gae69a6d7aae213e283664fe7e132c3d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738a91551bfb559423ddf51835e76188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga738a91551bfb559423ddf51835e76188">_TIM6_CR2_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga738a91551bfb559423ddf51835e76188"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Master mode selection [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga738a91551bfb559423ddf51835e76188">More...</a><br /></td></tr>
<tr class="separator:ga738a91551bfb559423ddf51835e76188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38bfef6e7245f26bf80011a6c46738f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga38bfef6e7245f26bf80011a6c46738f0">_TIM6_CR2_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga38bfef6e7245f26bf80011a6c46738f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Master mode selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga38bfef6e7245f26bf80011a6c46738f0">More...</a><br /></td></tr>
<tr class="separator:ga38bfef6e7245f26bf80011a6c46738f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c2a375b0ac1fdeb30d0ecfd72af54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab5c2a375b0ac1fdeb30d0ecfd72af54c">_TIM6_CR2_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab5c2a375b0ac1fdeb30d0ecfd72af54c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Master mode selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab5c2a375b0ac1fdeb30d0ecfd72af54c">More...</a><br /></td></tr>
<tr class="separator:gab5c2a375b0ac1fdeb30d0ecfd72af54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef835d457185cef13c2e3fc812ddc09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaef835d457185cef13c2e3fc812ddc09">_TIM6_CR2_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaaef835d457185cef13c2e3fc812ddc09"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Master mode selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaef835d457185cef13c2e3fc812ddc09">More...</a><br /></td></tr>
<tr class="separator:gaaef835d457185cef13c2e3fc812ddc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbca79dba75bc0a71dca2b3395468a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabbca79dba75bc0a71dca2b3395468a02">_TIM6_SMCR_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabbca79dba75bc0a71dca2b3395468a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Clock/trigger/slave mode selection [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabbca79dba75bc0a71dca2b3395468a02">More...</a><br /></td></tr>
<tr class="separator:gabbca79dba75bc0a71dca2b3395468a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3aa47719ae177d916cca90ff5323fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d3aa47719ae177d916cca90ff5323fa">_TIM6_SMCR_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5d3aa47719ae177d916cca90ff5323fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Clock/trigger/slave mode selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d3aa47719ae177d916cca90ff5323fa">More...</a><br /></td></tr>
<tr class="separator:ga5d3aa47719ae177d916cca90ff5323fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b3fd4e1416f740ef4eb6a080e5bab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga12b3fd4e1416f740ef4eb6a080e5bab5">_TIM6_SMCR_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga12b3fd4e1416f740ef4eb6a080e5bab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Clock/trigger/slave mode selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga12b3fd4e1416f740ef4eb6a080e5bab5">More...</a><br /></td></tr>
<tr class="separator:ga12b3fd4e1416f740ef4eb6a080e5bab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc9ae54755d5da8d066f22b1f35708b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaacc9ae54755d5da8d066f22b1f35708b">_TIM6_SMCR_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaacc9ae54755d5da8d066f22b1f35708b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Clock/trigger/slave mode selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaacc9ae54755d5da8d066f22b1f35708b">More...</a><br /></td></tr>
<tr class="separator:gaacc9ae54755d5da8d066f22b1f35708b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db1452c6a51b03e9ba49460f6d63d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6db1452c6a51b03e9ba49460f6d63d4b">_TIM6_SMCR_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6db1452c6a51b03e9ba49460f6d63d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Trigger selection [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6db1452c6a51b03e9ba49460f6d63d4b">More...</a><br /></td></tr>
<tr class="separator:ga6db1452c6a51b03e9ba49460f6d63d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2533abab0c9b9b57488ea95a9e22f94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2533abab0c9b9b57488ea95a9e22f94a">_TIM6_SMCR_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2533abab0c9b9b57488ea95a9e22f94a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Trigger selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2533abab0c9b9b57488ea95a9e22f94a">More...</a><br /></td></tr>
<tr class="separator:ga2533abab0c9b9b57488ea95a9e22f94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d48cf988bd3c426824e22329764fef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d48cf988bd3c426824e22329764fef0">_TIM6_SMCR_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6d48cf988bd3c426824e22329764fef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Trigger selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d48cf988bd3c426824e22329764fef0">More...</a><br /></td></tr>
<tr class="separator:ga6d48cf988bd3c426824e22329764fef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e152390ab3d4ba6d6461be070e38e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e152390ab3d4ba6d6461be070e38e69">_TIM6_SMCR_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5e152390ab3d4ba6d6461be070e38e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Trigger selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e152390ab3d4ba6d6461be070e38e69">More...</a><br /></td></tr>
<tr class="separator:ga5e152390ab3d4ba6d6461be070e38e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b5230cb67d9b5d1942385b8fdcd060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8b5230cb67d9b5d1942385b8fdcd060">_TIM6_IER_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac8b5230cb67d9b5d1942385b8fdcd060"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Update interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8b5230cb67d9b5d1942385b8fdcd060">More...</a><br /></td></tr>
<tr class="separator:gac8b5230cb67d9b5d1942385b8fdcd060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8108b5f3f7903caea478621f05944db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8108b5f3f7903caea478621f05944db4">_TIM6_SR_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8108b5f3f7903caea478621f05944db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Update interrupt flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8108b5f3f7903caea478621f05944db4">More...</a><br /></td></tr>
<tr class="separator:ga8108b5f3f7903caea478621f05944db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1916eb221049fe56ff362676afd8e3a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1916eb221049fe56ff362676afd8e3a3">_TIM6_EGR_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1916eb221049fe56ff362676afd8e3a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Update generation [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1916eb221049fe56ff362676afd8e3a3">More...</a><br /></td></tr>
<tr class="separator:ga1916eb221049fe56ff362676afd8e3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03dde4f44d0a45344a6ce4226fc780f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03dde4f44d0a45344a6ce4226fc780f7">_TIM6_PSCR_PSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga03dde4f44d0a45344a6ce4226fc780f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga03dde4f44d0a45344a6ce4226fc780f7">More...</a><br /></td></tr>
<tr class="separator:ga03dde4f44d0a45344a6ce4226fc780f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8603d37b6874636172594f48b9501cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8603d37b6874636172594f48b9501cd4">_TIM6_PSCR_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8603d37b6874636172594f48b9501cd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8603d37b6874636172594f48b9501cd4">More...</a><br /></td></tr>
<tr class="separator:ga8603d37b6874636172594f48b9501cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53013e94ac74bfe6c889551260fc69c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga53013e94ac74bfe6c889551260fc69c9">_TIM6_PSCR_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga53013e94ac74bfe6c889551260fc69c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga53013e94ac74bfe6c889551260fc69c9">More...</a><br /></td></tr>
<tr class="separator:ga53013e94ac74bfe6c889551260fc69c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee3be5305f88f3b921b2023f677e12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ee3be5305f88f3b921b2023f677e12c">_TIM6_PSCR_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5ee3be5305f88f3b921b2023f677e12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ee3be5305f88f3b921b2023f677e12c">More...</a><br /></td></tr>
<tr class="separator:ga5ee3be5305f88f3b921b2023f677e12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd5309965c7b0315ee09cf39012b124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8fd5309965c7b0315ee09cf39012b124">_ADC1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c1__t">_ADC1_t</a>,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>)</td></tr>
<tr class="memdesc:ga8fd5309965c7b0315ee09cf39012b124"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8fd5309965c7b0315ee09cf39012b124">More...</a><br /></td></tr>
<tr class="separator:ga8fd5309965c7b0315ee09cf39012b124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d4fc186e354ccd95901e5c4957104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34d4fc186e354ccd95901e5c4957104b">_ADC1_DB0RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga34d4fc186e354ccd95901e5c4957104b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 0.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga34d4fc186e354ccd95901e5c4957104b">More...</a><br /></td></tr>
<tr class="separator:ga34d4fc186e354ccd95901e5c4957104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e95f4b3e192858c8e534d81bf4425b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3e95f4b3e192858c8e534d81bf4425b">_ADC1_DB0RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaf3e95f4b3e192858c8e534d81bf4425b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 0.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3e95f4b3e192858c8e534d81bf4425b">More...</a><br /></td></tr>
<tr class="separator:gaf3e95f4b3e192858c8e534d81bf4425b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f12a45baae5f0d6e069e0b81f42973d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f12a45baae5f0d6e069e0b81f42973d">_ADC1_DB1RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga9f12a45baae5f0d6e069e0b81f42973d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f12a45baae5f0d6e069e0b81f42973d">More...</a><br /></td></tr>
<tr class="separator:ga9f12a45baae5f0d6e069e0b81f42973d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc901e26c3c85d4251e0800f931bdf51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadc901e26c3c85d4251e0800f931bdf51">_ADC1_DB1RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gadc901e26c3c85d4251e0800f931bdf51"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadc901e26c3c85d4251e0800f931bdf51">More...</a><br /></td></tr>
<tr class="separator:gadc901e26c3c85d4251e0800f931bdf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16221ae504b0174b94d3526835d0eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae16221ae504b0174b94d3526835d0eb2">_ADC1_DB2RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gae16221ae504b0174b94d3526835d0eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae16221ae504b0174b94d3526835d0eb2">More...</a><br /></td></tr>
<tr class="separator:gae16221ae504b0174b94d3526835d0eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f294708e7672845401fcd216352e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52f294708e7672845401fcd216352e43">_ADC1_DB2RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga52f294708e7672845401fcd216352e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga52f294708e7672845401fcd216352e43">More...</a><br /></td></tr>
<tr class="separator:ga52f294708e7672845401fcd216352e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406beae7186450d844995dddbb6093c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga406beae7186450d844995dddbb6093c2">_ADC1_DB3RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga406beae7186450d844995dddbb6093c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga406beae7186450d844995dddbb6093c2">More...</a><br /></td></tr>
<tr class="separator:ga406beae7186450d844995dddbb6093c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b7d3ae149628c711fbaa5e1b468722f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b7d3ae149628c711fbaa5e1b468722f">_ADC1_DB3RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9b7d3ae149628c711fbaa5e1b468722f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b7d3ae149628c711fbaa5e1b468722f">More...</a><br /></td></tr>
<tr class="separator:ga9b7d3ae149628c711fbaa5e1b468722f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7772501b9ce4c3f67762418b4d959719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7772501b9ce4c3f67762418b4d959719">_ADC1_DB4RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga7772501b9ce4c3f67762418b4d959719"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7772501b9ce4c3f67762418b4d959719">More...</a><br /></td></tr>
<tr class="separator:ga7772501b9ce4c3f67762418b4d959719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41327a0154a83421e08c3586abc1f50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga41327a0154a83421e08c3586abc1f50c">_ADC1_DB4RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga41327a0154a83421e08c3586abc1f50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga41327a0154a83421e08c3586abc1f50c">More...</a><br /></td></tr>
<tr class="separator:ga41327a0154a83421e08c3586abc1f50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8d085b853b825571ea1691bd588dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f8d085b853b825571ea1691bd588dab">_ADC1_DB5RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga5f8d085b853b825571ea1691bd588dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 5.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f8d085b853b825571ea1691bd588dab">More...</a><br /></td></tr>
<tr class="separator:ga5f8d085b853b825571ea1691bd588dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d6b5be81215f485628c169a75274a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0d6b5be81215f485628c169a75274a2">_ADC1_DB5RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gab0d6b5be81215f485628c169a75274a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 5.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0d6b5be81215f485628c169a75274a2">More...</a><br /></td></tr>
<tr class="separator:gab0d6b5be81215f485628c169a75274a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbb7958b5749fa695fd99db5e3b0045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cbb7958b5749fa695fd99db5e3b0045">_ADC1_DB6RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga5cbb7958b5749fa695fd99db5e3b0045"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 6.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cbb7958b5749fa695fd99db5e3b0045">More...</a><br /></td></tr>
<tr class="separator:ga5cbb7958b5749fa695fd99db5e3b0045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a344c6594818dac6d556f6340363373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a344c6594818dac6d556f6340363373">_ADC1_DB6RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga7a344c6594818dac6d556f6340363373"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 6.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a344c6594818dac6d556f6340363373">More...</a><br /></td></tr>
<tr class="separator:ga7a344c6594818dac6d556f6340363373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2368a9f817a462f3bfd8e4f59fc61508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2368a9f817a462f3bfd8e4f59fc61508">_ADC1_DB7RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga2368a9f817a462f3bfd8e4f59fc61508"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 7.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2368a9f817a462f3bfd8e4f59fc61508">More...</a><br /></td></tr>
<tr class="separator:ga2368a9f817a462f3bfd8e4f59fc61508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902460052bbab5f518f8383c80129a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga902460052bbab5f518f8383c80129a30">_ADC1_DB7RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga902460052bbab5f518f8383c80129a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 7.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga902460052bbab5f518f8383c80129a30">More...</a><br /></td></tr>
<tr class="separator:ga902460052bbab5f518f8383c80129a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96728613ff7b8fe5f6093ccb6964b194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96728613ff7b8fe5f6093ccb6964b194">_ADC1_DB8RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga96728613ff7b8fe5f6093ccb6964b194"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga96728613ff7b8fe5f6093ccb6964b194">More...</a><br /></td></tr>
<tr class="separator:ga96728613ff7b8fe5f6093ccb6964b194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db6607e99cbaa9ba447f4df66fce923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0db6607e99cbaa9ba447f4df66fce923">_ADC1_DB8RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:ga0db6607e99cbaa9ba447f4df66fce923"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0db6607e99cbaa9ba447f4df66fce923">More...</a><br /></td></tr>
<tr class="separator:ga0db6607e99cbaa9ba447f4df66fce923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5243294ff8e76b6b9b2dc3c500addf03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5243294ff8e76b6b9b2dc3c500addf03">_ADC1_DB9RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga5243294ff8e76b6b9b2dc3c500addf03"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 9.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5243294ff8e76b6b9b2dc3c500addf03">More...</a><br /></td></tr>
<tr class="separator:ga5243294ff8e76b6b9b2dc3c500addf03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fbd5b13ef90b25e9dd607242c8bd66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4fbd5b13ef90b25e9dd607242c8bd66">_ADC1_DB9RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:gab4fbd5b13ef90b25e9dd607242c8bd66"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 9.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab4fbd5b13ef90b25e9dd607242c8bd66">More...</a><br /></td></tr>
<tr class="separator:gab4fbd5b13ef90b25e9dd607242c8bd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b54bf772b3eec17ab9f8d9ad4b30aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5b54bf772b3eec17ab9f8d9ad4b30aa">_ADC1_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x20)</td></tr>
<tr class="memdesc:gaf5b54bf772b3eec17ab9f8d9ad4b30aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 control/status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5b54bf772b3eec17ab9f8d9ad4b30aa">More...</a><br /></td></tr>
<tr class="separator:gaf5b54bf772b3eec17ab9f8d9ad4b30aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbf069223591b816b5d19591e5d8e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdbf069223591b816b5d19591e5d8e3e">_ADC1_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x21)</td></tr>
<tr class="memdesc:gabdbf069223591b816b5d19591e5d8e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabdbf069223591b816b5d19591e5d8e3e">More...</a><br /></td></tr>
<tr class="separator:gabdbf069223591b816b5d19591e5d8e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d68b1bb14170c9f8e1f76d7ff375c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab2d68b1bb14170c9f8e1f76d7ff375c5">_ADC1_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x22)</td></tr>
<tr class="memdesc:gab2d68b1bb14170c9f8e1f76d7ff375c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab2d68b1bb14170c9f8e1f76d7ff375c5">More...</a><br /></td></tr>
<tr class="separator:gab2d68b1bb14170c9f8e1f76d7ff375c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f835b8fffdf14535463993c40e16d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f835b8fffdf14535463993c40e16d71">_ADC1_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x23)</td></tr>
<tr class="memdesc:ga3f835b8fffdf14535463993c40e16d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f835b8fffdf14535463993c40e16d71">More...</a><br /></td></tr>
<tr class="separator:ga3f835b8fffdf14535463993c40e16d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242491f6b51c08279028d5a42481010f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga242491f6b51c08279028d5a42481010f">_ADC1_DRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x24)</td></tr>
<tr class="memdesc:ga242491f6b51c08279028d5a42481010f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 (unbuffered) 10-bit measurement result.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga242491f6b51c08279028d5a42481010f">More...</a><br /></td></tr>
<tr class="separator:ga242491f6b51c08279028d5a42481010f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20da6431a482877e303e7d64c8c68bae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20da6431a482877e303e7d64c8c68bae">_ADC1_DRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x25)</td></tr>
<tr class="memdesc:ga20da6431a482877e303e7d64c8c68bae"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 (unbuffered) 10-bit measurement result.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga20da6431a482877e303e7d64c8c68bae">More...</a><br /></td></tr>
<tr class="separator:ga20da6431a482877e303e7d64c8c68bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcd37df25d2ec315730e156b0fa9e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dcd37df25d2ec315730e156b0fa9e0b">_ADC1_TDRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x26)</td></tr>
<tr class="memdesc:ga7dcd37df25d2ec315730e156b0fa9e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dcd37df25d2ec315730e156b0fa9e0b">More...</a><br /></td></tr>
<tr class="separator:ga7dcd37df25d2ec315730e156b0fa9e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e374434ed319b9ff67a4ff7600278d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e374434ed319b9ff67a4ff7600278d5">_ADC1_TDRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x27)</td></tr>
<tr class="memdesc:ga5e374434ed319b9ff67a4ff7600278d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e374434ed319b9ff67a4ff7600278d5">More...</a><br /></td></tr>
<tr class="separator:ga5e374434ed319b9ff67a4ff7600278d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fb985547e36dec7a085a8d5dc2a94f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac4fb985547e36dec7a085a8d5dc2a94f">_ADC1_HTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x28)</td></tr>
<tr class="memdesc:gac4fb985547e36dec7a085a8d5dc2a94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac4fb985547e36dec7a085a8d5dc2a94f">More...</a><br /></td></tr>
<tr class="separator:gac4fb985547e36dec7a085a8d5dc2a94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea86d486150c4855b4398470d1ce36e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadea86d486150c4855b4398470d1ce36e">_ADC1_HTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x29)</td></tr>
<tr class="memdesc:gadea86d486150c4855b4398470d1ce36e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadea86d486150c4855b4398470d1ce36e">More...</a><br /></td></tr>
<tr class="separator:gadea86d486150c4855b4398470d1ce36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a01dedb34120e1945f6b60d910ebda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89a01dedb34120e1945f6b60d910ebda">_ADC1_LTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2A)</td></tr>
<tr class="memdesc:ga89a01dedb34120e1945f6b60d910ebda"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga89a01dedb34120e1945f6b60d910ebda">More...</a><br /></td></tr>
<tr class="separator:ga89a01dedb34120e1945f6b60d910ebda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87a60ad1695ebf71b56f13f138a6603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab87a60ad1695ebf71b56f13f138a6603">_ADC1_LTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2B)</td></tr>
<tr class="memdesc:gab87a60ad1695ebf71b56f13f138a6603"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab87a60ad1695ebf71b56f13f138a6603">More...</a><br /></td></tr>
<tr class="separator:gab87a60ad1695ebf71b56f13f138a6603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4498c93cf606b84360bf3134ff86581f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4498c93cf606b84360bf3134ff86581f">_ADC1_AWSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2C)</td></tr>
<tr class="memdesc:ga4498c93cf606b84360bf3134ff86581f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4498c93cf606b84360bf3134ff86581f">More...</a><br /></td></tr>
<tr class="separator:ga4498c93cf606b84360bf3134ff86581f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ce82d2d1fdf82d5c5b7dfb1dfb208b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89ce82d2d1fdf82d5c5b7dfb1dfb208b">_ADC1_AWSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga89ce82d2d1fdf82d5c5b7dfb1dfb208b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga89ce82d2d1fdf82d5c5b7dfb1dfb208b">More...</a><br /></td></tr>
<tr class="separator:ga89ce82d2d1fdf82d5c5b7dfb1dfb208b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3792f404b51abf0aeb115e3130255046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3792f404b51abf0aeb115e3130255046">_ADC1_AWCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2E)</td></tr>
<tr class="memdesc:ga3792f404b51abf0aeb115e3130255046"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3792f404b51abf0aeb115e3130255046">More...</a><br /></td></tr>
<tr class="separator:ga3792f404b51abf0aeb115e3130255046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2811582ed303a971da2ae597e513f532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2811582ed303a971da2ae597e513f532">_ADC1_AWCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2F)</td></tr>
<tr class="memdesc:ga2811582ed303a971da2ae597e513f532"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2811582ed303a971da2ae597e513f532">More...</a><br /></td></tr>
<tr class="separator:ga2811582ed303a971da2ae597e513f532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab225b687256b84042e0ca4e25e37b958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab225b687256b84042e0ca4e25e37b958">_ADC1_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab225b687256b84042e0ca4e25e37b958"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 control/status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab225b687256b84042e0ca4e25e37b958">More...</a><br /></td></tr>
<tr class="separator:gab225b687256b84042e0ca4e25e37b958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7e101bffaac6e91ae2af3e8cc04653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab7e101bffaac6e91ae2af3e8cc04653">_ADC1_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaab7e101bffaac6e91ae2af3e8cc04653"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaab7e101bffaac6e91ae2af3e8cc04653">More...</a><br /></td></tr>
<tr class="separator:gaab7e101bffaac6e91ae2af3e8cc04653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c98b9799724938ccd827c494b8a7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga40c98b9799724938ccd827c494b8a7b2">_ADC1_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga40c98b9799724938ccd827c494b8a7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga40c98b9799724938ccd827c494b8a7b2">More...</a><br /></td></tr>
<tr class="separator:ga40c98b9799724938ccd827c494b8a7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723f38d175028a256d9ab73d264d4750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga723f38d175028a256d9ab73d264d4750">_ADC1_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga723f38d175028a256d9ab73d264d4750"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga723f38d175028a256d9ab73d264d4750">More...</a><br /></td></tr>
<tr class="separator:ga723f38d175028a256d9ab73d264d4750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a97baf01244fdb48f930b96cbc5ee10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a97baf01244fdb48f930b96cbc5ee10">_ADC1_TDRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3a97baf01244fdb48f930b96cbc5ee10"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a97baf01244fdb48f930b96cbc5ee10">More...</a><br /></td></tr>
<tr class="separator:ga3a97baf01244fdb48f930b96cbc5ee10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae13a3b46c8bd6e118d927ca81cef0b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae13a3b46c8bd6e118d927ca81cef0b70">_ADC1_TDRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae13a3b46c8bd6e118d927ca81cef0b70"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae13a3b46c8bd6e118d927ca81cef0b70">More...</a><br /></td></tr>
<tr class="separator:gae13a3b46c8bd6e118d927ca81cef0b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951d1d5e12dbe1ad2d42aa02361daae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga951d1d5e12dbe1ad2d42aa02361daae5">_ADC1_HTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga951d1d5e12dbe1ad2d42aa02361daae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga951d1d5e12dbe1ad2d42aa02361daae5">More...</a><br /></td></tr>
<tr class="separator:ga951d1d5e12dbe1ad2d42aa02361daae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3519212c2ed5862e1725c56b21fa6934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3519212c2ed5862e1725c56b21fa6934">_ADC1_HTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x03)</td></tr>
<tr class="memdesc:ga3519212c2ed5862e1725c56b21fa6934"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3519212c2ed5862e1725c56b21fa6934">More...</a><br /></td></tr>
<tr class="separator:ga3519212c2ed5862e1725c56b21fa6934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b017766826d72c23ee5352c3946639f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b017766826d72c23ee5352c3946639f">_ADC1_LTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2b017766826d72c23ee5352c3946639f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b017766826d72c23ee5352c3946639f">More...</a><br /></td></tr>
<tr class="separator:ga2b017766826d72c23ee5352c3946639f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf8e00d0acc3d32a7bac8fc47a173e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6cf8e00d0acc3d32a7bac8fc47a173e3">_ADC1_LTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6cf8e00d0acc3d32a7bac8fc47a173e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6cf8e00d0acc3d32a7bac8fc47a173e3">More...</a><br /></td></tr>
<tr class="separator:ga6cf8e00d0acc3d32a7bac8fc47a173e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1973afa949f26608bbb04d823c5615de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1973afa949f26608bbb04d823c5615de">_ADC1_AWCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1973afa949f26608bbb04d823c5615de"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1973afa949f26608bbb04d823c5615de">More...</a><br /></td></tr>
<tr class="separator:ga1973afa949f26608bbb04d823c5615de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b9e3dc1f77afe668bba8e4db0dc42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b9e3dc1f77afe668bba8e4db0dc42a">_ADC1_AWCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae5b9e3dc1f77afe668bba8e4db0dc42a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b9e3dc1f77afe668bba8e4db0dc42a">More...</a><br /></td></tr>
<tr class="separator:gae5b9e3dc1f77afe668bba8e4db0dc42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e24335867632a9658e8e43569ed01dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e24335867632a9658e8e43569ed01dc">_ADC1_CSR_CH</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9e24335867632a9658e8e43569ed01dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Channel selection [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e24335867632a9658e8e43569ed01dc">More...</a><br /></td></tr>
<tr class="separator:ga9e24335867632a9658e8e43569ed01dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga737a77ee54f9f3a41ceb92b3d3a5d060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga737a77ee54f9f3a41ceb92b3d3a5d060">_ADC1_CSR_CH0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga737a77ee54f9f3a41ceb92b3d3a5d060"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Channel selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga737a77ee54f9f3a41ceb92b3d3a5d060">More...</a><br /></td></tr>
<tr class="separator:ga737a77ee54f9f3a41ceb92b3d3a5d060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03191aee8ae15f5be9add198502a862f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03191aee8ae15f5be9add198502a862f">_ADC1_CSR_CH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga03191aee8ae15f5be9add198502a862f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Channel selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga03191aee8ae15f5be9add198502a862f">More...</a><br /></td></tr>
<tr class="separator:ga03191aee8ae15f5be9add198502a862f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b08a45395e472cab530e59fb2f5bed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b08a45395e472cab530e59fb2f5bed2">_ADC1_CSR_CH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2b08a45395e472cab530e59fb2f5bed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Channel selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b08a45395e472cab530e59fb2f5bed2">More...</a><br /></td></tr>
<tr class="separator:ga2b08a45395e472cab530e59fb2f5bed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae43c3e82dbad240228c19ed17f66661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae43c3e82dbad240228c19ed17f66661">_ADC1_CSR_CH3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaae43c3e82dbad240228c19ed17f66661"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Channel selection [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae43c3e82dbad240228c19ed17f66661">More...</a><br /></td></tr>
<tr class="separator:gaae43c3e82dbad240228c19ed17f66661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1aa16856ad42fff975693cbdf376d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1aa16856ad42fff975693cbdf376d5a">_ADC1_CSR_AWDIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae1aa16856ad42fff975693cbdf376d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Analog watchdog interrupt enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1aa16856ad42fff975693cbdf376d5a">More...</a><br /></td></tr>
<tr class="separator:gae1aa16856ad42fff975693cbdf376d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1c5169d8f9ae71f0c3e80dbd395d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f1c5169d8f9ae71f0c3e80dbd395d81">_ADC1_CSR_EOCIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9f1c5169d8f9ae71f0c3e80dbd395d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Interrupt enable for EOC [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f1c5169d8f9ae71f0c3e80dbd395d81">More...</a><br /></td></tr>
<tr class="separator:ga9f1c5169d8f9ae71f0c3e80dbd395d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac650789faf9ea31181668ad5ffb14f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac650789faf9ea31181668ad5ffb14f45">_ADC1_CSR_AWD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac650789faf9ea31181668ad5ffb14f45"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Analog Watchdog flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac650789faf9ea31181668ad5ffb14f45">More...</a><br /></td></tr>
<tr class="separator:gac650789faf9ea31181668ad5ffb14f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac409db9215118f851f9dc6553e797189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac409db9215118f851f9dc6553e797189">_ADC1_CSR_EOC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac409db9215118f851f9dc6553e797189"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 End of conversion [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac409db9215118f851f9dc6553e797189">More...</a><br /></td></tr>
<tr class="separator:gac409db9215118f851f9dc6553e797189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7fb2bc997553fe0c4ef075b01e1e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd7fb2bc997553fe0c4ef075b01e1e50">_ADC1_CR1_ADON</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabd7fb2bc997553fe0c4ef075b01e1e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Conversion on/off [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabd7fb2bc997553fe0c4ef075b01e1e50">More...</a><br /></td></tr>
<tr class="separator:gabd7fb2bc997553fe0c4ef075b01e1e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5470b5e6796d32917e6ace8ee8b7bbcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5470b5e6796d32917e6ace8ee8b7bbcc">_ADC1_CR1_CONT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5470b5e6796d32917e6ace8ee8b7bbcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Continuous conversion [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5470b5e6796d32917e6ace8ee8b7bbcc">More...</a><br /></td></tr>
<tr class="separator:ga5470b5e6796d32917e6ace8ee8b7bbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ec0af75a790c3f312d1ec7bba11f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac2ec0af75a790c3f312d1ec7bba11f1e">_ADC1_CR1_SPSEL</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac2ec0af75a790c3f312d1ec7bba11f1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 clock prescaler selection [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac2ec0af75a790c3f312d1ec7bba11f1e">More...</a><br /></td></tr>
<tr class="separator:gac2ec0af75a790c3f312d1ec7bba11f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c56f9b0c731c4019464eb39adc55898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c56f9b0c731c4019464eb39adc55898">_ADC1_CR1_SPSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6c56f9b0c731c4019464eb39adc55898"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 clock prescaler selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c56f9b0c731c4019464eb39adc55898">More...</a><br /></td></tr>
<tr class="separator:ga6c56f9b0c731c4019464eb39adc55898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b20c9123a803e4905ab448bdaa8113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b20c9123a803e4905ab448bdaa8113b">_ADC1_CR1_SPSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7b20c9123a803e4905ab448bdaa8113b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 clock prescaler selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b20c9123a803e4905ab448bdaa8113b">More...</a><br /></td></tr>
<tr class="separator:ga7b20c9123a803e4905ab448bdaa8113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c2279cf400a74d63c02830801a702a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2c2279cf400a74d63c02830801a702a">_ADC1_CR1_SPSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae2c2279cf400a74d63c02830801a702a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 clock prescaler selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae2c2279cf400a74d63c02830801a702a">More...</a><br /></td></tr>
<tr class="separator:gae2c2279cf400a74d63c02830801a702a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ac2ebb284884909c62553586ca34bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72ac2ebb284884909c62553586ca34bd">_ADC1_CR2_SCAN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga72ac2ebb284884909c62553586ca34bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Scan mode enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72ac2ebb284884909c62553586ca34bd">More...</a><br /></td></tr>
<tr class="separator:ga72ac2ebb284884909c62553586ca34bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044dd3cb013c62d23f587252787c2ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga044dd3cb013c62d23f587252787c2ad2">_ADC1_CR2_ALIGN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga044dd3cb013c62d23f587252787c2ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Data alignment [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga044dd3cb013c62d23f587252787c2ad2">More...</a><br /></td></tr>
<tr class="separator:ga044dd3cb013c62d23f587252787c2ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34841b06a517fe752e457c0aab9b3ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34841b06a517fe752e457c0aab9b3ae9">_ADC1_CR2_EXTSEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga34841b06a517fe752e457c0aab9b3ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 External event selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga34841b06a517fe752e457c0aab9b3ae9">More...</a><br /></td></tr>
<tr class="separator:ga34841b06a517fe752e457c0aab9b3ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c1989114ac05129694115ec3bfce9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga39c1989114ac05129694115ec3bfce9e">_ADC1_CR2_EXTSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga39c1989114ac05129694115ec3bfce9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 External event selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga39c1989114ac05129694115ec3bfce9e">More...</a><br /></td></tr>
<tr class="separator:ga39c1989114ac05129694115ec3bfce9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83eed3e038293076b38222c2c9cc0c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83eed3e038293076b38222c2c9cc0c00">_ADC1_CR2_EXTSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga83eed3e038293076b38222c2c9cc0c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 External event selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga83eed3e038293076b38222c2c9cc0c00">More...</a><br /></td></tr>
<tr class="separator:ga83eed3e038293076b38222c2c9cc0c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d899e2d2ae14ee13f739e9cc680a137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d899e2d2ae14ee13f739e9cc680a137">_ADC1_CR2_EXTTRIG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7d899e2d2ae14ee13f739e9cc680a137"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 External trigger enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d899e2d2ae14ee13f739e9cc680a137">More...</a><br /></td></tr>
<tr class="separator:ga7d899e2d2ae14ee13f739e9cc680a137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d1e03e6b7140e546019d170e96aea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4d1e03e6b7140e546019d170e96aea9">_ADC1_CR3_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae4d1e03e6b7140e546019d170e96aea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Overrun flag [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae4d1e03e6b7140e546019d170e96aea9">More...</a><br /></td></tr>
<tr class="separator:gae4d1e03e6b7140e546019d170e96aea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ce85404c2adc3ee2b7173b855b31f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ce85404c2adc3ee2b7173b855b31f5">_ADC1_CR3_DBUF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga32ce85404c2adc3ee2b7173b855b31f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Data buffer enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ce85404c2adc3ee2b7173b855b31f5">More...</a><br /></td></tr>
<tr class="separator:ga32ce85404c2adc3ee2b7173b855b31f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628f55b8e17771e63c7d5e9546322970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga628f55b8e17771e63c7d5e9546322970">_ADC2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___a_d_c2__t">_ADC2_t</a>,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>)</td></tr>
<tr class="memdesc:ga628f55b8e17771e63c7d5e9546322970"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga628f55b8e17771e63c7d5e9546322970">More...</a><br /></td></tr>
<tr class="separator:ga628f55b8e17771e63c7d5e9546322970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497d4e8d58593048236c4d3d19dee2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga497d4e8d58593048236c4d3d19dee2cb">_ADC2_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga497d4e8d58593048236c4d3d19dee2cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 control/status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga497d4e8d58593048236c4d3d19dee2cb">More...</a><br /></td></tr>
<tr class="separator:ga497d4e8d58593048236c4d3d19dee2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c5c4168e74499d7e41f34154b19097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72c5c4168e74499d7e41f34154b19097">_ADC2_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga72c5c4168e74499d7e41f34154b19097"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Configuration Register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72c5c4168e74499d7e41f34154b19097">More...</a><br /></td></tr>
<tr class="separator:ga72c5c4168e74499d7e41f34154b19097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dbe34b0ec6a529b1717f77a04b55cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0dbe34b0ec6a529b1717f77a04b55cb">_ADC2_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gae0dbe34b0ec6a529b1717f77a04b55cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Configuration Register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae0dbe34b0ec6a529b1717f77a04b55cb">More...</a><br /></td></tr>
<tr class="separator:gae0dbe34b0ec6a529b1717f77a04b55cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2d13bc511eca16f6a16dac282ba316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f2d13bc511eca16f6a16dac282ba316">_ADC2_DRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga0f2d13bc511eca16f6a16dac282ba316"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 (unbuffered) 10-bit measurement result.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f2d13bc511eca16f6a16dac282ba316">More...</a><br /></td></tr>
<tr class="separator:ga0f2d13bc511eca16f6a16dac282ba316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cfb1cf9d6a0b10bc025dd30be1411d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8cfb1cf9d6a0b10bc025dd30be1411d">_ADC2_DRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gad8cfb1cf9d6a0b10bc025dd30be1411d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 (unbuffered) 10-bit measurement result.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad8cfb1cf9d6a0b10bc025dd30be1411d">More...</a><br /></td></tr>
<tr class="separator:gad8cfb1cf9d6a0b10bc025dd30be1411d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59399c374f76b9072d9b248b949e9594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59399c374f76b9072d9b248b949e9594">_ADC2_TDRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga59399c374f76b9072d9b248b949e9594"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Schmitt trigger disable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59399c374f76b9072d9b248b949e9594">More...</a><br /></td></tr>
<tr class="separator:ga59399c374f76b9072d9b248b949e9594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af0000c196e97bb7bd597cadb1885ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3af0000c196e97bb7bd597cadb1885ce">_ADC2_TDRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga3af0000c196e97bb7bd597cadb1885ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Schmitt trigger disable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3af0000c196e97bb7bd597cadb1885ce">More...</a><br /></td></tr>
<tr class="separator:ga3af0000c196e97bb7bd597cadb1885ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec077a4335c5ea0855c9131b562bc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ec077a4335c5ea0855c9131b562bc45">_ADC2_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8ec077a4335c5ea0855c9131b562bc45"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 control/status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ec077a4335c5ea0855c9131b562bc45">More...</a><br /></td></tr>
<tr class="separator:ga8ec077a4335c5ea0855c9131b562bc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3d5d9ea6cbc8ba385c59e42136284b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e3d5d9ea6cbc8ba385c59e42136284b">_ADC2_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3e3d5d9ea6cbc8ba385c59e42136284b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Configuration Register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e3d5d9ea6cbc8ba385c59e42136284b">More...</a><br /></td></tr>
<tr class="separator:ga3e3d5d9ea6cbc8ba385c59e42136284b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1ed0a1c9127a480a00f53d53343f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d1ed0a1c9127a480a00f53d53343f56">_ADC2_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3d1ed0a1c9127a480a00f53d53343f56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Configuration Register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d1ed0a1c9127a480a00f53d53343f56">More...</a><br /></td></tr>
<tr class="separator:ga3d1ed0a1c9127a480a00f53d53343f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85cae41a3864e8fa0334b82c62aae117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85cae41a3864e8fa0334b82c62aae117">_ADC2_TDRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga85cae41a3864e8fa0334b82c62aae117"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Schmitt trigger disable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85cae41a3864e8fa0334b82c62aae117">More...</a><br /></td></tr>
<tr class="separator:ga85cae41a3864e8fa0334b82c62aae117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e8946a2d96c278aee32499698c2b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e8946a2d96c278aee32499698c2b6f">_ADC2_TDRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga44e8946a2d96c278aee32499698c2b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Schmitt trigger disable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e8946a2d96c278aee32499698c2b6f">More...</a><br /></td></tr>
<tr class="separator:ga44e8946a2d96c278aee32499698c2b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e292901bd72ae3a98fc61e331f13260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e292901bd72ae3a98fc61e331f13260">_ADC2_CSR_CH</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9e292901bd72ae3a98fc61e331f13260"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Channel selection [3:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e292901bd72ae3a98fc61e331f13260">More...</a><br /></td></tr>
<tr class="separator:ga9e292901bd72ae3a98fc61e331f13260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490a0eda0b5272f50a18fe79c8db7b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga490a0eda0b5272f50a18fe79c8db7b84">_ADC2_CSR_CH0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga490a0eda0b5272f50a18fe79c8db7b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Channel selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga490a0eda0b5272f50a18fe79c8db7b84">More...</a><br /></td></tr>
<tr class="separator:ga490a0eda0b5272f50a18fe79c8db7b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05949a4ff0156075aaf9db440a917347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05949a4ff0156075aaf9db440a917347">_ADC2_CSR_CH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga05949a4ff0156075aaf9db440a917347"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Channel selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga05949a4ff0156075aaf9db440a917347">More...</a><br /></td></tr>
<tr class="separator:ga05949a4ff0156075aaf9db440a917347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c8a156a4a8fae7a28a8c55ad4b87731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c8a156a4a8fae7a28a8c55ad4b87731">_ADC2_CSR_CH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2c8a156a4a8fae7a28a8c55ad4b87731"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Channel selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c8a156a4a8fae7a28a8c55ad4b87731">More...</a><br /></td></tr>
<tr class="separator:ga2c8a156a4a8fae7a28a8c55ad4b87731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886d45b01201f6262145a406fdc760c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga886d45b01201f6262145a406fdc760c4">_ADC2_CSR_CH3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga886d45b01201f6262145a406fdc760c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Channel selection [3].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga886d45b01201f6262145a406fdc760c4">More...</a><br /></td></tr>
<tr class="separator:ga886d45b01201f6262145a406fdc760c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc52c3006bc35ce5eab8ed2d82d154c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaffc52c3006bc35ce5eab8ed2d82d154c">_ADC2_CSR_EOCIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaffc52c3006bc35ce5eab8ed2d82d154c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Interrupt enable for EOC [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaffc52c3006bc35ce5eab8ed2d82d154c">More...</a><br /></td></tr>
<tr class="separator:gaffc52c3006bc35ce5eab8ed2d82d154c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb85e816d17a7d15aa238383b134924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9eb85e816d17a7d15aa238383b134924">_ADC2_CSR_EOC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9eb85e816d17a7d15aa238383b134924"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 End of conversion [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9eb85e816d17a7d15aa238383b134924">More...</a><br /></td></tr>
<tr class="separator:ga9eb85e816d17a7d15aa238383b134924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e522d5957a3f775fbf7969ee05650b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69e522d5957a3f775fbf7969ee05650b">_ADC2_CR1_ADON</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga69e522d5957a3f775fbf7969ee05650b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Conversion on/off [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga69e522d5957a3f775fbf7969ee05650b">More...</a><br /></td></tr>
<tr class="separator:ga69e522d5957a3f775fbf7969ee05650b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed234b4863f1fd15bbe8d57799dad1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafed234b4863f1fd15bbe8d57799dad1b">_ADC2_CR1_CONT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafed234b4863f1fd15bbe8d57799dad1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Continuous conversion [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafed234b4863f1fd15bbe8d57799dad1b">More...</a><br /></td></tr>
<tr class="separator:gafed234b4863f1fd15bbe8d57799dad1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8327cdbaa428ede76da5a458fcb09368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8327cdbaa428ede76da5a458fcb09368">_ADC2_CR1_SPSEL</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8327cdbaa428ede76da5a458fcb09368"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 clock prescaler selection [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8327cdbaa428ede76da5a458fcb09368">More...</a><br /></td></tr>
<tr class="separator:ga8327cdbaa428ede76da5a458fcb09368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf94aecb0454e2000f64efc00efc9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0bf94aecb0454e2000f64efc00efc9a5">_ADC2_CR1_SPSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0bf94aecb0454e2000f64efc00efc9a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 clock prescaler selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0bf94aecb0454e2000f64efc00efc9a5">More...</a><br /></td></tr>
<tr class="separator:ga0bf94aecb0454e2000f64efc00efc9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52b683802ed1cc1ef7b12670ea08c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab52b683802ed1cc1ef7b12670ea08c84">_ADC2_CR1_SPSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab52b683802ed1cc1ef7b12670ea08c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 clock prescaler selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab52b683802ed1cc1ef7b12670ea08c84">More...</a><br /></td></tr>
<tr class="separator:gab52b683802ed1cc1ef7b12670ea08c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f983fd4e16d4c1bcb4eab53b5b95db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20f983fd4e16d4c1bcb4eab53b5b95db">_ADC2_CR1_SPSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga20f983fd4e16d4c1bcb4eab53b5b95db"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 clock prescaler selection [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga20f983fd4e16d4c1bcb4eab53b5b95db">More...</a><br /></td></tr>
<tr class="separator:ga20f983fd4e16d4c1bcb4eab53b5b95db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d82a1dfbc5ea1df9f747ddecc9aacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga37d82a1dfbc5ea1df9f747ddecc9aacd">_ADC2_CR2_ALIGN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga37d82a1dfbc5ea1df9f747ddecc9aacd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Data alignment [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga37d82a1dfbc5ea1df9f747ddecc9aacd">More...</a><br /></td></tr>
<tr class="separator:ga37d82a1dfbc5ea1df9f747ddecc9aacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5316ca539c683a63787e33ab5ff61e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5316ca539c683a63787e33ab5ff61e18">_ADC2_CR2_EXTSEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5316ca539c683a63787e33ab5ff61e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 External event selection [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5316ca539c683a63787e33ab5ff61e18">More...</a><br /></td></tr>
<tr class="separator:ga5316ca539c683a63787e33ab5ff61e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06074370b5a6e574f161cb40174a479a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga06074370b5a6e574f161cb40174a479a">_ADC2_CR2_EXTSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga06074370b5a6e574f161cb40174a479a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 External event selection [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga06074370b5a6e574f161cb40174a479a">More...</a><br /></td></tr>
<tr class="separator:ga06074370b5a6e574f161cb40174a479a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga690a1e2bcc95a0bbf3eba488b14c3e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga690a1e2bcc95a0bbf3eba488b14c3e13">_ADC2_CR2_EXTSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga690a1e2bcc95a0bbf3eba488b14c3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 External event selection [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga690a1e2bcc95a0bbf3eba488b14c3e13">More...</a><br /></td></tr>
<tr class="separator:ga690a1e2bcc95a0bbf3eba488b14c3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4fac9d47b4cb00e820a6f00c652e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e4fac9d47b4cb00e820a6f00c652e4d">_ADC2_CR2_EXTTRIG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7e4fac9d47b4cb00e820a6f00c652e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 External trigger enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e4fac9d47b4cb00e820a6f00c652e4d">More...</a><br /></td></tr>
<tr class="separator:ga7e4fac9d47b4cb00e820a6f00c652e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e7a69f3c23b92c6590120df9fd2fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8e7a69f3c23b92c6590120df9fd2fdc">_CAN</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_a_n__t">_CAN_t</a>,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa8e7a69f3c23b92c6590120df9fd2fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8e7a69f3c23b92c6590120df9fd2fdc">More...</a><br /></td></tr>
<tr class="separator:gaa8e7a69f3c23b92c6590120df9fd2fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927206c1dc911bf4d77cb11da3bc0ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga927206c1dc911bf4d77cb11da3bc0ae3">_CAN_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga927206c1dc911bf4d77cb11da3bc0ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN master control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga927206c1dc911bf4d77cb11da3bc0ae3">More...</a><br /></td></tr>
<tr class="separator:ga927206c1dc911bf4d77cb11da3bc0ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142315729df777a5d61d02fc58e4c1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga142315729df777a5d61d02fc58e4c1a7">_CAN_MSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga142315729df777a5d61d02fc58e4c1a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN master status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga142315729df777a5d61d02fc58e4c1a7">More...</a><br /></td></tr>
<tr class="separator:ga142315729df777a5d61d02fc58e4c1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6beae747fdce54fda6d6d1b042fe5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac6beae747fdce54fda6d6d1b042fe5cc">_CAN_TSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gac6beae747fdce54fda6d6d1b042fe5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac6beae747fdce54fda6d6d1b042fe5cc">More...</a><br /></td></tr>
<tr class="separator:gac6beae747fdce54fda6d6d1b042fe5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325c1f3b985952f06d71953ecd42dd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga325c1f3b985952f06d71953ecd42dd4b">_CAN_TPR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga325c1f3b985952f06d71953ecd42dd4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit priority register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga325c1f3b985952f06d71953ecd42dd4b">More...</a><br /></td></tr>
<tr class="separator:ga325c1f3b985952f06d71953ecd42dd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163ea9a21aee7b6445964df549f61f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga163ea9a21aee7b6445964df549f61f05">_CAN_RFR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga163ea9a21aee7b6445964df549f61f05"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN receive FIFO register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga163ea9a21aee7b6445964df549f61f05">More...</a><br /></td></tr>
<tr class="separator:ga163ea9a21aee7b6445964df549f61f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63797f4fa4d75c4c24123fbf051f168c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga63797f4fa4d75c4c24123fbf051f168c">_CAN_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga63797f4fa4d75c4c24123fbf051f168c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga63797f4fa4d75c4c24123fbf051f168c">More...</a><br /></td></tr>
<tr class="separator:ga63797f4fa4d75c4c24123fbf051f168c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5112a312322dfe20e3b2689f1c09895f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5112a312322dfe20e3b2689f1c09895f">_CAN_DGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga5112a312322dfe20e3b2689f1c09895f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN diagnosis register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5112a312322dfe20e3b2689f1c09895f">More...</a><br /></td></tr>
<tr class="separator:ga5112a312322dfe20e3b2689f1c09895f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c6582f3eeb328030f54f1219c6b4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8c6582f3eeb328030f54f1219c6b4ae">_CAN_PSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gaf8c6582f3eeb328030f54f1219c6b4ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page selection for below paged registers.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8c6582f3eeb328030f54f1219c6b4ae">More...</a><br /></td></tr>
<tr class="separator:gaf8c6582f3eeb328030f54f1219c6b4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4757edbf12f314114c984b7333f15ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4757edbf12f314114c984b7333f15ba6">_CAN_MCSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:ga4757edbf12f314114c984b7333f15ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN message control/status register (page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4757edbf12f314114c984b7333f15ba6">More...</a><br /></td></tr>
<tr class="separator:ga4757edbf12f314114c984b7333f15ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5a7605fa3feec3e8ba936249788310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf5a7605fa3feec3e8ba936249788310">_CAN_MDLCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x01)</td></tr>
<tr class="memdesc:gadf5a7605fa3feec3e8ba936249788310"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data length control register (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadf5a7605fa3feec3e8ba936249788310">More...</a><br /></td></tr>
<tr class="separator:gadf5a7605fa3feec3e8ba936249788310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac687ca394b950d113c0ace817885a6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac687ca394b950d113c0ace817885a6c9">_CAN_MIDR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x02)</td></tr>
<tr class="memdesc:gac687ca394b950d113c0ace817885a6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 1 (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac687ca394b950d113c0ace817885a6c9">More...</a><br /></td></tr>
<tr class="separator:gac687ca394b950d113c0ace817885a6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae522e723d653d2dc50f8e2f44ff8182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae522e723d653d2dc50f8e2f44ff8182">_CAN_MIDR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x03)</td></tr>
<tr class="memdesc:gaae522e723d653d2dc50f8e2f44ff8182"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 2 (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae522e723d653d2dc50f8e2f44ff8182">More...</a><br /></td></tr>
<tr class="separator:gaae522e723d653d2dc50f8e2f44ff8182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3556130a05e7a9c72e5a2159ca106ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3556130a05e7a9c72e5a2159ca106ba0">_CAN_MIDR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x04)</td></tr>
<tr class="memdesc:ga3556130a05e7a9c72e5a2159ca106ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 3 (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3556130a05e7a9c72e5a2159ca106ba0">More...</a><br /></td></tr>
<tr class="separator:ga3556130a05e7a9c72e5a2159ca106ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ea495049e65fe56f92c9b1ca11e599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga47ea495049e65fe56f92c9b1ca11e599">_CAN_MIDR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x05)</td></tr>
<tr class="memdesc:ga47ea495049e65fe56f92c9b1ca11e599"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 4 (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga47ea495049e65fe56f92c9b1ca11e599">More...</a><br /></td></tr>
<tr class="separator:ga47ea495049e65fe56f92c9b1ca11e599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab600a4667cb24f4b524c12de1cc5c0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab600a4667cb24f4b524c12de1cc5c0b5">_CAN_MDAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x06)</td></tr>
<tr class="memdesc:gab600a4667cb24f4b524c12de1cc5c0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 1 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab600a4667cb24f4b524c12de1cc5c0b5">More...</a><br /></td></tr>
<tr class="separator:gab600a4667cb24f4b524c12de1cc5c0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae403440923b5d6ef27a16bf0fdc8f80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae403440923b5d6ef27a16bf0fdc8f80d">_CAN_MDAR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x07)</td></tr>
<tr class="memdesc:gae403440923b5d6ef27a16bf0fdc8f80d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 2 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae403440923b5d6ef27a16bf0fdc8f80d">More...</a><br /></td></tr>
<tr class="separator:gae403440923b5d6ef27a16bf0fdc8f80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad890093eae7513f5e94d6ba69ec139f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad890093eae7513f5e94d6ba69ec139f2">_CAN_MDAR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x08)</td></tr>
<tr class="memdesc:gad890093eae7513f5e94d6ba69ec139f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 3 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad890093eae7513f5e94d6ba69ec139f2">More...</a><br /></td></tr>
<tr class="separator:gad890093eae7513f5e94d6ba69ec139f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165aafbcf04f909a4266feae29b2b9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga165aafbcf04f909a4266feae29b2b9f7">_CAN_MDAR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x09)</td></tr>
<tr class="memdesc:ga165aafbcf04f909a4266feae29b2b9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 4 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga165aafbcf04f909a4266feae29b2b9f7">More...</a><br /></td></tr>
<tr class="separator:ga165aafbcf04f909a4266feae29b2b9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4d7a2ec549f8e49293d712536874a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a4d7a2ec549f8e49293d712536874a2">_CAN_MDAR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0A)</td></tr>
<tr class="memdesc:ga0a4d7a2ec549f8e49293d712536874a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 5 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a4d7a2ec549f8e49293d712536874a2">More...</a><br /></td></tr>
<tr class="separator:ga0a4d7a2ec549f8e49293d712536874a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba20c61893914492ec0a18125b8f951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ba20c61893914492ec0a18125b8f951">_CAN_MDAR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0B)</td></tr>
<tr class="memdesc:ga9ba20c61893914492ec0a18125b8f951"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 6 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ba20c61893914492ec0a18125b8f951">More...</a><br /></td></tr>
<tr class="separator:ga9ba20c61893914492ec0a18125b8f951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09fcfaf6030101477ddd93ffc3de7d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09fcfaf6030101477ddd93ffc3de7d25">_CAN_MDAR7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0C)</td></tr>
<tr class="memdesc:ga09fcfaf6030101477ddd93ffc3de7d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 7 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga09fcfaf6030101477ddd93ffc3de7d25">More...</a><br /></td></tr>
<tr class="separator:ga09fcfaf6030101477ddd93ffc3de7d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcc9d3d53954db9d8662c31e4399d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dcc9d3d53954db9d8662c31e4399d7e">_CAN_MDAR8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0D)</td></tr>
<tr class="memdesc:ga4dcc9d3d53954db9d8662c31e4399d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 8 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dcc9d3d53954db9d8662c31e4399d7e">More...</a><br /></td></tr>
<tr class="separator:ga4dcc9d3d53954db9d8662c31e4399d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823e4272f2a6e8168da757ad4af73844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga823e4272f2a6e8168da757ad4af73844">_CAN_MTSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0E)</td></tr>
<tr class="memdesc:ga823e4272f2a6e8168da757ad4af73844"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register low byte (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga823e4272f2a6e8168da757ad4af73844">More...</a><br /></td></tr>
<tr class="separator:ga823e4272f2a6e8168da757ad4af73844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14183515810339149e57442192355705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14183515810339149e57442192355705">_CAN_MTSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0F)</td></tr>
<tr class="memdesc:ga14183515810339149e57442192355705"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register high byte (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga14183515810339149e57442192355705">More...</a><br /></td></tr>
<tr class="separator:ga14183515810339149e57442192355705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69f7a5c327d7eb9d03de6c1a84d31e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac69f7a5c327d7eb9d03de6c1a84d31e5">_CAN_F0R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:gac69f7a5c327d7eb9d03de6c1a84d31e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/1 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac69f7a5c327d7eb9d03de6c1a84d31e5">More...</a><br /></td></tr>
<tr class="separator:gac69f7a5c327d7eb9d03de6c1a84d31e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5521f0413efd1c7219ac399d33762c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef5521f0413efd1c7219ac399d33762c">_CAN_F0R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x01)</td></tr>
<tr class="memdesc:gaef5521f0413efd1c7219ac399d33762c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/2 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaef5521f0413efd1c7219ac399d33762c">More...</a><br /></td></tr>
<tr class="separator:gaef5521f0413efd1c7219ac399d33762c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3abaef416259ccfabd18a036984162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c3abaef416259ccfabd18a036984162">_CAN_F0R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x02)</td></tr>
<tr class="memdesc:ga8c3abaef416259ccfabd18a036984162"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/3 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c3abaef416259ccfabd18a036984162">More...</a><br /></td></tr>
<tr class="separator:ga8c3abaef416259ccfabd18a036984162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d79b985b994c9a3e572db9417e9fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72d79b985b994c9a3e572db9417e9fcb">_CAN_F0R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x03)</td></tr>
<tr class="memdesc:ga72d79b985b994c9a3e572db9417e9fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/4 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72d79b985b994c9a3e572db9417e9fcb">More...</a><br /></td></tr>
<tr class="separator:ga72d79b985b994c9a3e572db9417e9fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e5abcf2eabab8254a9325ac0b72f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72e5abcf2eabab8254a9325ac0b72f35">_CAN_F0R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x04)</td></tr>
<tr class="memdesc:ga72e5abcf2eabab8254a9325ac0b72f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/5 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72e5abcf2eabab8254a9325ac0b72f35">More...</a><br /></td></tr>
<tr class="separator:ga72e5abcf2eabab8254a9325ac0b72f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab974d85444d38cf825f4353c47b388a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab974d85444d38cf825f4353c47b388a0">_CAN_F0R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x05)</td></tr>
<tr class="memdesc:gab974d85444d38cf825f4353c47b388a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/6 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab974d85444d38cf825f4353c47b388a0">More...</a><br /></td></tr>
<tr class="separator:gab974d85444d38cf825f4353c47b388a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed751845813bb1cedc3670a1487ea7fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed751845813bb1cedc3670a1487ea7fb">_CAN_F0R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x06)</td></tr>
<tr class="memdesc:gaed751845813bb1cedc3670a1487ea7fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/7 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed751845813bb1cedc3670a1487ea7fb">More...</a><br /></td></tr>
<tr class="separator:gaed751845813bb1cedc3670a1487ea7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec086ae5b9cb592b7957a5a62fae48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ec086ae5b9cb592b7957a5a62fae48b">_CAN_F0R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x07)</td></tr>
<tr class="memdesc:ga6ec086ae5b9cb592b7957a5a62fae48b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/8 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ec086ae5b9cb592b7957a5a62fae48b">More...</a><br /></td></tr>
<tr class="separator:ga6ec086ae5b9cb592b7957a5a62fae48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe28ff0b3e7b680fa286f4a9101cc15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafbe28ff0b3e7b680fa286f4a9101cc15">_CAN_F1R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x08)</td></tr>
<tr class="memdesc:gafbe28ff0b3e7b680fa286f4a9101cc15"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/1 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafbe28ff0b3e7b680fa286f4a9101cc15">More...</a><br /></td></tr>
<tr class="separator:gafbe28ff0b3e7b680fa286f4a9101cc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670312f3f059c6cf4d3ab9c847a45a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga670312f3f059c6cf4d3ab9c847a45a05">_CAN_F1R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x09)</td></tr>
<tr class="memdesc:ga670312f3f059c6cf4d3ab9c847a45a05"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/2 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga670312f3f059c6cf4d3ab9c847a45a05">More...</a><br /></td></tr>
<tr class="separator:ga670312f3f059c6cf4d3ab9c847a45a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cf944b55c399362aa66fc469e9a1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5cf944b55c399362aa66fc469e9a1fa">_CAN_F1R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0A)</td></tr>
<tr class="memdesc:gaa5cf944b55c399362aa66fc469e9a1fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/3 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5cf944b55c399362aa66fc469e9a1fa">More...</a><br /></td></tr>
<tr class="separator:gaa5cf944b55c399362aa66fc469e9a1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869b603070463e2ce3ecca9b49bc64d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga869b603070463e2ce3ecca9b49bc64d0">_CAN_F1R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0B)</td></tr>
<tr class="memdesc:ga869b603070463e2ce3ecca9b49bc64d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/4 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga869b603070463e2ce3ecca9b49bc64d0">More...</a><br /></td></tr>
<tr class="separator:ga869b603070463e2ce3ecca9b49bc64d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f23e4d17d6c01065faa97cbefccd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18f23e4d17d6c01065faa97cbefccd01">_CAN_F1R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0C)</td></tr>
<tr class="memdesc:ga18f23e4d17d6c01065faa97cbefccd01"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/5 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18f23e4d17d6c01065faa97cbefccd01">More...</a><br /></td></tr>
<tr class="separator:ga18f23e4d17d6c01065faa97cbefccd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b100220b9ee5f051593c3050f76c799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8b100220b9ee5f051593c3050f76c799">_CAN_F1R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0D)</td></tr>
<tr class="memdesc:ga8b100220b9ee5f051593c3050f76c799"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/6 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8b100220b9ee5f051593c3050f76c799">More...</a><br /></td></tr>
<tr class="separator:ga8b100220b9ee5f051593c3050f76c799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a0a022d7d3d96ebb3fee4c97a50c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac9a0a022d7d3d96ebb3fee4c97a50c0e">_CAN_F1R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0E)</td></tr>
<tr class="memdesc:gac9a0a022d7d3d96ebb3fee4c97a50c0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/7 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac9a0a022d7d3d96ebb3fee4c97a50c0e">More...</a><br /></td></tr>
<tr class="separator:gac9a0a022d7d3d96ebb3fee4c97a50c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9cab85034ce71799de471a9406587c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a9cab85034ce71799de471a9406587c">_CAN_F1R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0F)</td></tr>
<tr class="memdesc:ga7a9cab85034ce71799de471a9406587c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/8 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a9cab85034ce71799de471a9406587c">More...</a><br /></td></tr>
<tr class="separator:ga7a9cab85034ce71799de471a9406587c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e02a57782de021926abb3404d8e6b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e02a57782de021926abb3404d8e6b5d">_CAN_F2R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:ga5e02a57782de021926abb3404d8e6b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/1 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e02a57782de021926abb3404d8e6b5d">More...</a><br /></td></tr>
<tr class="separator:ga5e02a57782de021926abb3404d8e6b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdc51817378699d0d73776dfe7b0adda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdc51817378699d0d73776dfe7b0adda">_CAN_F2R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x01)</td></tr>
<tr class="memdesc:gabdc51817378699d0d73776dfe7b0adda"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/2 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabdc51817378699d0d73776dfe7b0adda">More...</a><br /></td></tr>
<tr class="separator:gabdc51817378699d0d73776dfe7b0adda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa382d806e638dcf4f94d14199a6731af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa382d806e638dcf4f94d14199a6731af">_CAN_F2R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x02)</td></tr>
<tr class="memdesc:gaa382d806e638dcf4f94d14199a6731af"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/3 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa382d806e638dcf4f94d14199a6731af">More...</a><br /></td></tr>
<tr class="separator:gaa382d806e638dcf4f94d14199a6731af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8603613ac6a04da97382f7286c9e07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8603613ac6a04da97382f7286c9e07a">_CAN_F2R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x03)</td></tr>
<tr class="memdesc:gac8603613ac6a04da97382f7286c9e07a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/4 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8603613ac6a04da97382f7286c9e07a">More...</a><br /></td></tr>
<tr class="separator:gac8603613ac6a04da97382f7286c9e07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d0c8fe5f568fcc31038b8013cc931f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6d0c8fe5f568fcc31038b8013cc931f">_CAN_F2R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x04)</td></tr>
<tr class="memdesc:gaa6d0c8fe5f568fcc31038b8013cc931f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/5 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6d0c8fe5f568fcc31038b8013cc931f">More...</a><br /></td></tr>
<tr class="separator:gaa6d0c8fe5f568fcc31038b8013cc931f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21647374d790fc42799e3e4bce68098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac21647374d790fc42799e3e4bce68098">_CAN_F2R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x05)</td></tr>
<tr class="memdesc:gac21647374d790fc42799e3e4bce68098"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/6 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac21647374d790fc42799e3e4bce68098">More...</a><br /></td></tr>
<tr class="separator:gac21647374d790fc42799e3e4bce68098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5b44c0100051204b3d2e9ce0c5f2dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d5b44c0100051204b3d2e9ce0c5f2dd">_CAN_F2R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x06)</td></tr>
<tr class="memdesc:ga2d5b44c0100051204b3d2e9ce0c5f2dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/7 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d5b44c0100051204b3d2e9ce0c5f2dd">More...</a><br /></td></tr>
<tr class="separator:ga2d5b44c0100051204b3d2e9ce0c5f2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705ed99e9ff47e6a289a80120d2514e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga705ed99e9ff47e6a289a80120d2514e3">_CAN_F2R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x07)</td></tr>
<tr class="memdesc:ga705ed99e9ff47e6a289a80120d2514e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/8 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga705ed99e9ff47e6a289a80120d2514e3">More...</a><br /></td></tr>
<tr class="separator:ga705ed99e9ff47e6a289a80120d2514e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbbc03c8f1a380e6a700575e8abcb4bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadbbc03c8f1a380e6a700575e8abcb4bc">_CAN_F3R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x08)</td></tr>
<tr class="memdesc:gadbbc03c8f1a380e6a700575e8abcb4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/1 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadbbc03c8f1a380e6a700575e8abcb4bc">More...</a><br /></td></tr>
<tr class="separator:gadbbc03c8f1a380e6a700575e8abcb4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771373ea92e914ad0defa665188e4c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga771373ea92e914ad0defa665188e4c59">_CAN_F3R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x09)</td></tr>
<tr class="memdesc:ga771373ea92e914ad0defa665188e4c59"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/2 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga771373ea92e914ad0defa665188e4c59">More...</a><br /></td></tr>
<tr class="separator:ga771373ea92e914ad0defa665188e4c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec43526eab3d4a2c66463f2c0b885a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec43526eab3d4a2c66463f2c0b885a6a">_CAN_F3R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0A)</td></tr>
<tr class="memdesc:gaec43526eab3d4a2c66463f2c0b885a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/3 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaec43526eab3d4a2c66463f2c0b885a6a">More...</a><br /></td></tr>
<tr class="separator:gaec43526eab3d4a2c66463f2c0b885a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6e0c4623bafb74610d464ce3c3749a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d6e0c4623bafb74610d464ce3c3749a">_CAN_F3R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0B)</td></tr>
<tr class="memdesc:ga5d6e0c4623bafb74610d464ce3c3749a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/4 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d6e0c4623bafb74610d464ce3c3749a">More...</a><br /></td></tr>
<tr class="separator:ga5d6e0c4623bafb74610d464ce3c3749a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf251a5b8754dff417c776c136de8242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacf251a5b8754dff417c776c136de8242">_CAN_F3R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0C)</td></tr>
<tr class="memdesc:gacf251a5b8754dff417c776c136de8242"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/5 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacf251a5b8754dff417c776c136de8242">More...</a><br /></td></tr>
<tr class="separator:gacf251a5b8754dff417c776c136de8242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187167359aeef5c8a5300b93029e7f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga187167359aeef5c8a5300b93029e7f6a">_CAN_F3R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0D)</td></tr>
<tr class="memdesc:ga187167359aeef5c8a5300b93029e7f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/6 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga187167359aeef5c8a5300b93029e7f6a">More...</a><br /></td></tr>
<tr class="separator:ga187167359aeef5c8a5300b93029e7f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0d2b707a6cd2fbd39a4abf0cb89694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad0d2b707a6cd2fbd39a4abf0cb89694">_CAN_F3R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0E)</td></tr>
<tr class="memdesc:gaad0d2b707a6cd2fbd39a4abf0cb89694"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/7 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaad0d2b707a6cd2fbd39a4abf0cb89694">More...</a><br /></td></tr>
<tr class="separator:gaad0d2b707a6cd2fbd39a4abf0cb89694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a6a1044a29b182f641ab20a4bd4438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46a6a1044a29b182f641ab20a4bd4438">_CAN_F3R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0F)</td></tr>
<tr class="memdesc:ga46a6a1044a29b182f641ab20a4bd4438"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/8 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga46a6a1044a29b182f641ab20a4bd4438">More...</a><br /></td></tr>
<tr class="separator:ga46a6a1044a29b182f641ab20a4bd4438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a8e74fb47399e6b397daca75d8907e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga13a8e74fb47399e6b397daca75d8907e">_CAN_F4R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:ga13a8e74fb47399e6b397daca75d8907e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/1 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga13a8e74fb47399e6b397daca75d8907e">More...</a><br /></td></tr>
<tr class="separator:ga13a8e74fb47399e6b397daca75d8907e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254b013e0f311eaf3fab71cf823f9c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga254b013e0f311eaf3fab71cf823f9c38">_CAN_F4R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x01)</td></tr>
<tr class="memdesc:ga254b013e0f311eaf3fab71cf823f9c38"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/2 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga254b013e0f311eaf3fab71cf823f9c38">More...</a><br /></td></tr>
<tr class="separator:ga254b013e0f311eaf3fab71cf823f9c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f2402dca1c6d446caf067c742c4839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8f2402dca1c6d446caf067c742c4839">_CAN_F4R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x02)</td></tr>
<tr class="memdesc:gad8f2402dca1c6d446caf067c742c4839"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/3 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad8f2402dca1c6d446caf067c742c4839">More...</a><br /></td></tr>
<tr class="separator:gad8f2402dca1c6d446caf067c742c4839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f74b112e311e323f26bfcaeda65a75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f74b112e311e323f26bfcaeda65a75f">_CAN_F4R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x03)</td></tr>
<tr class="memdesc:ga2f74b112e311e323f26bfcaeda65a75f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/4 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f74b112e311e323f26bfcaeda65a75f">More...</a><br /></td></tr>
<tr class="separator:ga2f74b112e311e323f26bfcaeda65a75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6121ea942c99c871e8e1057bbd8da877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6121ea942c99c871e8e1057bbd8da877">_CAN_F4R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x04)</td></tr>
<tr class="memdesc:ga6121ea942c99c871e8e1057bbd8da877"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/5 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6121ea942c99c871e8e1057bbd8da877">More...</a><br /></td></tr>
<tr class="separator:ga6121ea942c99c871e8e1057bbd8da877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655fb1f7b371ebb3d37eec444be4d82e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga655fb1f7b371ebb3d37eec444be4d82e">_CAN_F4R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x05)</td></tr>
<tr class="memdesc:ga655fb1f7b371ebb3d37eec444be4d82e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/6 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga655fb1f7b371ebb3d37eec444be4d82e">More...</a><br /></td></tr>
<tr class="separator:ga655fb1f7b371ebb3d37eec444be4d82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1615f1b248a2c4bf188ca439744c5454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1615f1b248a2c4bf188ca439744c5454">_CAN_F4R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x06)</td></tr>
<tr class="memdesc:ga1615f1b248a2c4bf188ca439744c5454"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/7 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1615f1b248a2c4bf188ca439744c5454">More...</a><br /></td></tr>
<tr class="separator:ga1615f1b248a2c4bf188ca439744c5454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1f12894c611194221ea3d5029d1d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b1f12894c611194221ea3d5029d1d4c">_CAN_F4R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x07)</td></tr>
<tr class="memdesc:ga4b1f12894c611194221ea3d5029d1d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/8 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b1f12894c611194221ea3d5029d1d4c">More...</a><br /></td></tr>
<tr class="separator:ga4b1f12894c611194221ea3d5029d1d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c14b5721ff5a47550121653edec66bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c14b5721ff5a47550121653edec66bd">_CAN_F5R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x08)</td></tr>
<tr class="memdesc:ga8c14b5721ff5a47550121653edec66bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/1 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c14b5721ff5a47550121653edec66bd">More...</a><br /></td></tr>
<tr class="separator:ga8c14b5721ff5a47550121653edec66bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b2571a369f3afc6b88e9a275bcd9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3b2571a369f3afc6b88e9a275bcd9a6">_CAN_F5R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x09)</td></tr>
<tr class="memdesc:gaf3b2571a369f3afc6b88e9a275bcd9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/2 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3b2571a369f3afc6b88e9a275bcd9a6">More...</a><br /></td></tr>
<tr class="separator:gaf3b2571a369f3afc6b88e9a275bcd9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7508533df9b9cce86f33b298f8210d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7508533df9b9cce86f33b298f8210d84">_CAN_F5R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0A)</td></tr>
<tr class="memdesc:ga7508533df9b9cce86f33b298f8210d84"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/3 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7508533df9b9cce86f33b298f8210d84">More...</a><br /></td></tr>
<tr class="separator:ga7508533df9b9cce86f33b298f8210d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad500385a7802705e8186d8376b1046ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad500385a7802705e8186d8376b1046ad">_CAN_F5R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0B)</td></tr>
<tr class="memdesc:gad500385a7802705e8186d8376b1046ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/4 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad500385a7802705e8186d8376b1046ad">More...</a><br /></td></tr>
<tr class="separator:gad500385a7802705e8186d8376b1046ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4ee7ada2e5c5f6ab27407cff65cd55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e4ee7ada2e5c5f6ab27407cff65cd55">_CAN_F5R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0C)</td></tr>
<tr class="memdesc:ga3e4ee7ada2e5c5f6ab27407cff65cd55"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/5 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e4ee7ada2e5c5f6ab27407cff65cd55">More...</a><br /></td></tr>
<tr class="separator:ga3e4ee7ada2e5c5f6ab27407cff65cd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dec675b88f2a9ed57e0260540fef420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dec675b88f2a9ed57e0260540fef420">_CAN_F5R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0D)</td></tr>
<tr class="memdesc:ga9dec675b88f2a9ed57e0260540fef420"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/6 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dec675b88f2a9ed57e0260540fef420">More...</a><br /></td></tr>
<tr class="separator:ga9dec675b88f2a9ed57e0260540fef420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0646c874422974716b45b3d8922f3be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0646c874422974716b45b3d8922f3be7">_CAN_F5R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0E)</td></tr>
<tr class="memdesc:ga0646c874422974716b45b3d8922f3be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/7 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0646c874422974716b45b3d8922f3be7">More...</a><br /></td></tr>
<tr class="separator:ga0646c874422974716b45b3d8922f3be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a8139a68962d64fa82047ffb99952d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3a8139a68962d64fa82047ffb99952d">_CAN_F5R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0F)</td></tr>
<tr class="memdesc:gad3a8139a68962d64fa82047ffb99952d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/8 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad3a8139a68962d64fa82047ffb99952d">More...</a><br /></td></tr>
<tr class="separator:gad3a8139a68962d64fa82047ffb99952d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46881947a8c7eed2e7fcc86605fb66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae46881947a8c7eed2e7fcc86605fb66c">_CAN_ESR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:gae46881947a8c7eed2e7fcc86605fb66c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN error status register (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae46881947a8c7eed2e7fcc86605fb66c">More...</a><br /></td></tr>
<tr class="separator:gae46881947a8c7eed2e7fcc86605fb66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf7ab28303fe6d515733dd0794d0be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcf7ab28303fe6d515733dd0794d0be4">_CAN_EIER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x01)</td></tr>
<tr class="memdesc:gabcf7ab28303fe6d515733dd0794d0be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN error interrupt enable register (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabcf7ab28303fe6d515733dd0794d0be4">More...</a><br /></td></tr>
<tr class="separator:gabcf7ab28303fe6d515733dd0794d0be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1f674f3621bf85216eeba6134ee9342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac1f674f3621bf85216eeba6134ee9342">_CAN_TECR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x02)</td></tr>
<tr class="memdesc:gac1f674f3621bf85216eeba6134ee9342"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit error counter register (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac1f674f3621bf85216eeba6134ee9342">More...</a><br /></td></tr>
<tr class="separator:gac1f674f3621bf85216eeba6134ee9342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83325f1043f313da4c31ebe7e1bb8934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83325f1043f313da4c31ebe7e1bb8934">_CAN_RECR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x03)</td></tr>
<tr class="memdesc:ga83325f1043f313da4c31ebe7e1bb8934"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN receive error counter register (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga83325f1043f313da4c31ebe7e1bb8934">More...</a><br /></td></tr>
<tr class="separator:ga83325f1043f313da4c31ebe7e1bb8934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d810e4a4daa986594d462fa1f78972b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d810e4a4daa986594d462fa1f78972b">_CAN_BTR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x04)</td></tr>
<tr class="memdesc:ga7d810e4a4daa986594d462fa1f78972b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN bit timing register 1 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d810e4a4daa986594d462fa1f78972b">More...</a><br /></td></tr>
<tr class="separator:ga7d810e4a4daa986594d462fa1f78972b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a837665ae702596d096a0f282f95011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a837665ae702596d096a0f282f95011">_CAN_BTR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x05)</td></tr>
<tr class="memdesc:ga8a837665ae702596d096a0f282f95011"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN bit timing register 2 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a837665ae702596d096a0f282f95011">More...</a><br /></td></tr>
<tr class="separator:ga8a837665ae702596d096a0f282f95011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338436f475907fa7704d4c2d543779ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga338436f475907fa7704d4c2d543779ab">_CAN_FMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x08)</td></tr>
<tr class="memdesc:ga338436f475907fa7704d4c2d543779ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter mode register 1 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga338436f475907fa7704d4c2d543779ab">More...</a><br /></td></tr>
<tr class="separator:ga338436f475907fa7704d4c2d543779ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db93982f8f51f04b4757a712a627e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7db93982f8f51f04b4757a712a627e79">_CAN_FMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x09)</td></tr>
<tr class="memdesc:ga7db93982f8f51f04b4757a712a627e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter mode register 2 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7db93982f8f51f04b4757a712a627e79">More...</a><br /></td></tr>
<tr class="separator:ga7db93982f8f51f04b4757a712a627e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14e1420162e9c3e2207345dd3d5c7bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14e1420162e9c3e2207345dd3d5c7bf1">_CAN_FCR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0A)</td></tr>
<tr class="memdesc:ga14e1420162e9c3e2207345dd3d5c7bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter configuration register 1 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga14e1420162e9c3e2207345dd3d5c7bf1">More...</a><br /></td></tr>
<tr class="separator:ga14e1420162e9c3e2207345dd3d5c7bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79c5d6b15faea51ce449db5bf47f835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf79c5d6b15faea51ce449db5bf47f835">_CAN_FCR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0B)</td></tr>
<tr class="memdesc:gaf79c5d6b15faea51ce449db5bf47f835"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter configuration register 2 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf79c5d6b15faea51ce449db5bf47f835">More...</a><br /></td></tr>
<tr class="separator:gaf79c5d6b15faea51ce449db5bf47f835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b6cbafddebbdaf43b25cee6fa88021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23b6cbafddebbdaf43b25cee6fa88021">_CAN_FCR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0C)</td></tr>
<tr class="memdesc:ga23b6cbafddebbdaf43b25cee6fa88021"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter configuration register 3 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga23b6cbafddebbdaf43b25cee6fa88021">More...</a><br /></td></tr>
<tr class="separator:ga23b6cbafddebbdaf43b25cee6fa88021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3132afb05600c724ead2c709f1d24fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3132afb05600c724ead2c709f1d24fb1">_CAN_MFMIR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:ga3132afb05600c724ead2c709f1d24fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox filter match index register (page 7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3132afb05600c724ead2c709f1d24fb1">More...</a><br /></td></tr>
<tr class="separator:ga3132afb05600c724ead2c709f1d24fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64d6b997cc7c6b0c1e835298bf89671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa64d6b997cc7c6b0c1e835298bf89671">_CAN_MCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:gaa64d6b997cc7c6b0c1e835298bf89671"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN master control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa64d6b997cc7c6b0c1e835298bf89671">More...</a><br /></td></tr>
<tr class="separator:gaa64d6b997cc7c6b0c1e835298bf89671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5df5a12f55bdd3a569b3e8ed94ec316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5df5a12f55bdd3a569b3e8ed94ec316">_CAN_MSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:gaf5df5a12f55bdd3a569b3e8ed94ec316"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN master status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5df5a12f55bdd3a569b3e8ed94ec316">More...</a><br /></td></tr>
<tr class="separator:gaf5df5a12f55bdd3a569b3e8ed94ec316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a6f2c05606452be9f4c260c4c559c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a6f2c05606452be9f4c260c4c559c3e">_CAN_TSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8a6f2c05606452be9f4c260c4c559c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a6f2c05606452be9f4c260c4c559c3e">More...</a><br /></td></tr>
<tr class="separator:ga8a6f2c05606452be9f4c260c4c559c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96298a2862437207c17845344db4ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab96298a2862437207c17845344db4ae7">_CAN_TPR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0C)</td></tr>
<tr class="memdesc:gab96298a2862437207c17845344db4ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit priority register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab96298a2862437207c17845344db4ae7">More...</a><br /></td></tr>
<tr class="separator:gab96298a2862437207c17845344db4ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2eedd9838c4c3f54d9d5f87ec2bcbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad2eedd9838c4c3f54d9d5f87ec2bcbe3">_CAN_RFR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad2eedd9838c4c3f54d9d5f87ec2bcbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN receive FIFO register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad2eedd9838c4c3f54d9d5f87ec2bcbe3">More...</a><br /></td></tr>
<tr class="separator:gad2eedd9838c4c3f54d9d5f87ec2bcbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98ab6a549108e4e32729177914a5123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab98ab6a549108e4e32729177914a5123">_CAN_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab98ab6a549108e4e32729177914a5123"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab98ab6a549108e4e32729177914a5123">More...</a><br /></td></tr>
<tr class="separator:gab98ab6a549108e4e32729177914a5123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad65ee0ede5a839707df0aade2c7113a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad65ee0ede5a839707df0aade2c7113a9">_CAN_DGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0C)</td></tr>
<tr class="memdesc:gad65ee0ede5a839707df0aade2c7113a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN diagnosis register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad65ee0ede5a839707df0aade2c7113a9">More...</a><br /></td></tr>
<tr class="separator:gad65ee0ede5a839707df0aade2c7113a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf4e24032066ca3c121243f54fd98a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdf4e24032066ca3c121243f54fd98a2">_CAN_PSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacdf4e24032066ca3c121243f54fd98a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page selection reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacdf4e24032066ca3c121243f54fd98a2">More...</a><br /></td></tr>
<tr class="separator:gacdf4e24032066ca3c121243f54fd98a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9d7ab71627ed10d4f062071d8a134e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f9d7ab71627ed10d4f062071d8a134e">_CAN_MCSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5f9d7ab71627ed10d4f062071d8a134e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN message control/status register (page 0,1,5) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f9d7ab71627ed10d4f062071d8a134e">More...</a><br /></td></tr>
<tr class="separator:ga5f9d7ab71627ed10d4f062071d8a134e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c486651b804d1d7c55b68d97d9dfb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab5c486651b804d1d7c55b68d97d9dfb0">_CAN_MDLCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab5c486651b804d1d7c55b68d97d9dfb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data length control register (page 0,1,5,7) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab5c486651b804d1d7c55b68d97d9dfb0">More...</a><br /></td></tr>
<tr class="separator:gab5c486651b804d1d7c55b68d97d9dfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e75c1a957ccb64f506877cdb7e003d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga29e75c1a957ccb64f506877cdb7e003d">_CAN_ESR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga29e75c1a957ccb64f506877cdb7e003d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN error status register (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga29e75c1a957ccb64f506877cdb7e003d">More...</a><br /></td></tr>
<tr class="separator:ga29e75c1a957ccb64f506877cdb7e003d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197feb4c18edc1cb59577a42462828d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga197feb4c18edc1cb59577a42462828d2">_CAN_EIER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga197feb4c18edc1cb59577a42462828d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN error interrupt enable register (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga197feb4c18edc1cb59577a42462828d2">More...</a><br /></td></tr>
<tr class="separator:ga197feb4c18edc1cb59577a42462828d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b477190d84487f027ab480aacf67395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b477190d84487f027ab480aacf67395">_CAN_TECR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3b477190d84487f027ab480aacf67395"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit error counter register (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b477190d84487f027ab480aacf67395">More...</a><br /></td></tr>
<tr class="separator:ga3b477190d84487f027ab480aacf67395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90cf7a7849db484d948168c78517732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf90cf7a7849db484d948168c78517732">_CAN_RECR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf90cf7a7849db484d948168c78517732"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN receive error counter register (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf90cf7a7849db484d948168c78517732">More...</a><br /></td></tr>
<tr class="separator:gaf90cf7a7849db484d948168c78517732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8222d3c14c9b734c37909faeb1a3b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8222d3c14c9b734c37909faeb1a3b10">_CAN_BTR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x40)</td></tr>
<tr class="memdesc:gad8222d3c14c9b734c37909faeb1a3b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN bit timing register 1 (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad8222d3c14c9b734c37909faeb1a3b10">More...</a><br /></td></tr>
<tr class="separator:gad8222d3c14c9b734c37909faeb1a3b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82a6acfa84f976422d2d47b6ddd5280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf82a6acfa84f976422d2d47b6ddd5280">_CAN_BTR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x23)</td></tr>
<tr class="memdesc:gaf82a6acfa84f976422d2d47b6ddd5280"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN bit timing register 2 (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf82a6acfa84f976422d2d47b6ddd5280">More...</a><br /></td></tr>
<tr class="separator:gaf82a6acfa84f976422d2d47b6ddd5280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3b654247595e6a7274d63f67af0824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d3b654247595e6a7274d63f67af0824">_CAN_FMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8d3b654247595e6a7274d63f67af0824"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter mode register 1 (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d3b654247595e6a7274d63f67af0824">More...</a><br /></td></tr>
<tr class="separator:ga8d3b654247595e6a7274d63f67af0824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c34b2e3e79453d1b1ac73f1e57c35b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c34b2e3e79453d1b1ac73f1e57c35b5">_CAN_FMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8c34b2e3e79453d1b1ac73f1e57c35b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter mode register 2 (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c34b2e3e79453d1b1ac73f1e57c35b5">More...</a><br /></td></tr>
<tr class="separator:ga8c34b2e3e79453d1b1ac73f1e57c35b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a4477f1b53793749106c9723cfe550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7a4477f1b53793749106c9723cfe550">_CAN_FCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf7a4477f1b53793749106c9723cfe550"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter configuration register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7a4477f1b53793749106c9723cfe550">More...</a><br /></td></tr>
<tr class="separator:gaf7a4477f1b53793749106c9723cfe550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd7fa0d3e83aae486b46702f723f158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dd7fa0d3e83aae486b46702f723f158">_CAN_MFMIR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7dd7fa0d3e83aae486b46702f723f158"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox filter match index register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dd7fa0d3e83aae486b46702f723f158">More...</a><br /></td></tr>
<tr class="separator:ga7dd7fa0d3e83aae486b46702f723f158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44dd2300a5c881acb267220ce4581b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad44dd2300a5c881acb267220ce4581b0">_CAN_MCR_INRQ</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad44dd2300a5c881acb267220ce4581b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Initialization Request [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad44dd2300a5c881acb267220ce4581b0">More...</a><br /></td></tr>
<tr class="separator:gad44dd2300a5c881acb267220ce4581b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b6b2e1a091130c37f022a51ff8aae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72b6b2e1a091130c37f022a51ff8aae4">_CAN_MCR_SLEEP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga72b6b2e1a091130c37f022a51ff8aae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Sleep Mode Request [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72b6b2e1a091130c37f022a51ff8aae4">More...</a><br /></td></tr>
<tr class="separator:ga72b6b2e1a091130c37f022a51ff8aae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e579783a15294184c129da90d8b7fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e579783a15294184c129da90d8b7fad">_CAN_MCR_TXFP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4e579783a15294184c129da90d8b7fad"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Transmit FIFO Priority [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e579783a15294184c129da90d8b7fad">More...</a><br /></td></tr>
<tr class="separator:ga4e579783a15294184c129da90d8b7fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b40b4d4cdac83e75d9153feeb9a76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga54b40b4d4cdac83e75d9153feeb9a76c">_CAN_MCR_RFLM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga54b40b4d4cdac83e75d9153feeb9a76c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Receive FIFO Locked Mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga54b40b4d4cdac83e75d9153feeb9a76c">More...</a><br /></td></tr>
<tr class="separator:ga54b40b4d4cdac83e75d9153feeb9a76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949cde08f087665311e66790e1a5eb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga949cde08f087665311e66790e1a5eb53">_CAN_MCR_NART</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga949cde08f087665311e66790e1a5eb53"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel No Automatic Retransmission [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga949cde08f087665311e66790e1a5eb53">More...</a><br /></td></tr>
<tr class="separator:ga949cde08f087665311e66790e1a5eb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c64723c2d2cb0a651fb331639b3b437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c64723c2d2cb0a651fb331639b3b437">_CAN_MCR_AWUM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5c64723c2d2cb0a651fb331639b3b437"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Automatic Wakeup Mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c64723c2d2cb0a651fb331639b3b437">More...</a><br /></td></tr>
<tr class="separator:ga5c64723c2d2cb0a651fb331639b3b437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773036054ec217f45acd098195afb1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga773036054ec217f45acd098195afb1bf">_CAN_MCR_ABOM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga773036054ec217f45acd098195afb1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Automatic Bus-Off Management [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga773036054ec217f45acd098195afb1bf">More...</a><br /></td></tr>
<tr class="separator:ga773036054ec217f45acd098195afb1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f64980a1badf0fd44559e90bee8e61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f64980a1badf0fd44559e90bee8e61f">_CAN_MCR_TTCM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1f64980a1badf0fd44559e90bee8e61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Time Triggered Communication Mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f64980a1badf0fd44559e90bee8e61f">More...</a><br /></td></tr>
<tr class="separator:ga1f64980a1badf0fd44559e90bee8e61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20be6410d4d67f8b473a865b81284c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf20be6410d4d67f8b473a865b81284c7">_CAN_MSR_INAK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf20be6410d4d67f8b473a865b81284c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Initialization Acknowledge [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf20be6410d4d67f8b473a865b81284c7">More...</a><br /></td></tr>
<tr class="separator:gaf20be6410d4d67f8b473a865b81284c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c6f87b4dc1b4dfdecd39f4833c8184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga31c6f87b4dc1b4dfdecd39f4833c8184">_CAN_MSR_SLAK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga31c6f87b4dc1b4dfdecd39f4833c8184"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Sleep Acknowledge [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga31c6f87b4dc1b4dfdecd39f4833c8184">More...</a><br /></td></tr>
<tr class="separator:ga31c6f87b4dc1b4dfdecd39f4833c8184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf163179fbfa282de411327cca6261c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bf163179fbfa282de411327cca6261c">_CAN_MSR_ERRI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2bf163179fbfa282de411327cca6261c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error Interrupt [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bf163179fbfa282de411327cca6261c">More...</a><br /></td></tr>
<tr class="separator:ga2bf163179fbfa282de411327cca6261c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f92a1a043cc9bbd2e1476d1b8b37ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8f92a1a043cc9bbd2e1476d1b8b37ba">_CAN_MSR_WKUI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac8f92a1a043cc9bbd2e1476d1b8b37ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Wakeup Interrupt [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8f92a1a043cc9bbd2e1476d1b8b37ba">More...</a><br /></td></tr>
<tr class="separator:gac8f92a1a043cc9bbd2e1476d1b8b37ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219abdfe002d799fd3ec69c54518d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga219abdfe002d799fd3ec69c54518d583">_CAN_MSR_TX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga219abdfe002d799fd3ec69c54518d583"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga219abdfe002d799fd3ec69c54518d583">More...</a><br /></td></tr>
<tr class="separator:ga219abdfe002d799fd3ec69c54518d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a601ed7753500ffe7af9766ed26550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0a601ed7753500ffe7af9766ed26550">_CAN_MSR_RX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae0a601ed7753500ffe7af9766ed26550"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Receive [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae0a601ed7753500ffe7af9766ed26550">More...</a><br /></td></tr>
<tr class="separator:gae0a601ed7753500ffe7af9766ed26550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da17f673d25a7a112833231452efb70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5da17f673d25a7a112833231452efb70">_CAN_TSR_RQCP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5da17f673d25a7a112833231452efb70"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Request Completed for Mailbox 0 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5da17f673d25a7a112833231452efb70">More...</a><br /></td></tr>
<tr class="separator:ga5da17f673d25a7a112833231452efb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3652ca66f381c43a47d47be5dd34b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae3652ca66f381c43a47d47be5dd34b39">_CAN_TSR_RQCP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae3652ca66f381c43a47d47be5dd34b39"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Request Completed for Mailbox 1 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae3652ca66f381c43a47d47be5dd34b39">More...</a><br /></td></tr>
<tr class="separator:gae3652ca66f381c43a47d47be5dd34b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1def482b60e2fbdeabc0a67c5a05f03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1def482b60e2fbdeabc0a67c5a05f03f">_CAN_TSR_RQCP2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1def482b60e2fbdeabc0a67c5a05f03f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Request Completed for Mailbox 2 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1def482b60e2fbdeabc0a67c5a05f03f">More...</a><br /></td></tr>
<tr class="separator:ga1def482b60e2fbdeabc0a67c5a05f03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60d0c7b031b594eba8498a4b7dee38e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf60d0c7b031b594eba8498a4b7dee38e">_CAN_TSR_TXOK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf60d0c7b031b594eba8498a4b7dee38e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission ok for Mailbox 0 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf60d0c7b031b594eba8498a4b7dee38e">More...</a><br /></td></tr>
<tr class="separator:gaf60d0c7b031b594eba8498a4b7dee38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1675931519fb60b60b1fb2c4beeeda8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1675931519fb60b60b1fb2c4beeeda8d">_CAN_TSR_TXOK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1675931519fb60b60b1fb2c4beeeda8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission ok for Mailbox 1 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1675931519fb60b60b1fb2c4beeeda8d">More...</a><br /></td></tr>
<tr class="separator:ga1675931519fb60b60b1fb2c4beeeda8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f8933d1adedc3481f87ddda0208824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0f8933d1adedc3481f87ddda0208824">_CAN_TSR_TXOK2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad0f8933d1adedc3481f87ddda0208824"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission ok for Mailbox 2 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad0f8933d1adedc3481f87ddda0208824">More...</a><br /></td></tr>
<tr class="separator:gad0f8933d1adedc3481f87ddda0208824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea88d84c698edfe43c3c45d5d852b93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea88d84c698edfe43c3c45d5d852b93d">_CAN_TPR_CODE</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaea88d84c698edfe43c3c45d5d852b93d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Mailbox Code [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaea88d84c698edfe43c3c45d5d852b93d">More...</a><br /></td></tr>
<tr class="separator:gaea88d84c698edfe43c3c45d5d852b93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3c38723d50e1643855645949f55ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadc3c38723d50e1643855645949f55ea0">_CAN_TPR_CODE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadc3c38723d50e1643855645949f55ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Mailbox Code [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadc3c38723d50e1643855645949f55ea0">More...</a><br /></td></tr>
<tr class="separator:gadc3c38723d50e1643855645949f55ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33df967a4c4e673b2ba5dc37a98c987d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33df967a4c4e673b2ba5dc37a98c987d">_CAN_TPR_CODE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga33df967a4c4e673b2ba5dc37a98c987d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Mailbox Code [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33df967a4c4e673b2ba5dc37a98c987d">More...</a><br /></td></tr>
<tr class="separator:ga33df967a4c4e673b2ba5dc37a98c987d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75670abc95d40c603a9bb65078197f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga75670abc95d40c603a9bb65078197f17">_CAN_TPR_TME0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga75670abc95d40c603a9bb65078197f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit Mailbox 0 Empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga75670abc95d40c603a9bb65078197f17">More...</a><br /></td></tr>
<tr class="separator:ga75670abc95d40c603a9bb65078197f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5ce64cb6d8c1cb67c7ce24c504a53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf5ce64cb6d8c1cb67c7ce24c504a53a">_CAN_TPR_TME1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gadf5ce64cb6d8c1cb67c7ce24c504a53a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit Mailbox 1 Empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadf5ce64cb6d8c1cb67c7ce24c504a53a">More...</a><br /></td></tr>
<tr class="separator:gadf5ce64cb6d8c1cb67c7ce24c504a53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237cf00f9871c939f89d63bf942bc058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga237cf00f9871c939f89d63bf942bc058">_CAN_TPR_TME2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga237cf00f9871c939f89d63bf942bc058"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit Mailbox 2 Empty [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga237cf00f9871c939f89d63bf942bc058">More...</a><br /></td></tr>
<tr class="separator:ga237cf00f9871c939f89d63bf942bc058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee770941008a7f0163a1583b61ebaba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee770941008a7f0163a1583b61ebaba4">_CAN_TPR_LOW0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaee770941008a7f0163a1583b61ebaba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Lowest Priority Flag for Mailbox 0 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaee770941008a7f0163a1583b61ebaba4">More...</a><br /></td></tr>
<tr class="separator:gaee770941008a7f0163a1583b61ebaba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513bc2bcadfe5240338841c7834978e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga513bc2bcadfe5240338841c7834978e7">_CAN_TPR_LOW1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga513bc2bcadfe5240338841c7834978e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Lowest Priority Flag for Mailbox 1 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga513bc2bcadfe5240338841c7834978e7">More...</a><br /></td></tr>
<tr class="separator:ga513bc2bcadfe5240338841c7834978e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94704a39fe0a82048273fd7acbb5f490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga94704a39fe0a82048273fd7acbb5f490">_CAN_TPR_LOW2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga94704a39fe0a82048273fd7acbb5f490"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Lowest Priority Flag for Mailbox 2 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga94704a39fe0a82048273fd7acbb5f490">More...</a><br /></td></tr>
<tr class="separator:ga94704a39fe0a82048273fd7acbb5f490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9785a72208beed3f8d5180fa29cae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabe9785a72208beed3f8d5180fa29cae4">_CAN_RFR_FMP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabe9785a72208beed3f8d5180fa29cae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Message Pending [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabe9785a72208beed3f8d5180fa29cae4">More...</a><br /></td></tr>
<tr class="separator:gabe9785a72208beed3f8d5180fa29cae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6365cc74be8e5e62042ab060bb4c2817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6365cc74be8e5e62042ab060bb4c2817">_CAN_RFR_FMP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6365cc74be8e5e62042ab060bb4c2817"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Message Pending [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6365cc74be8e5e62042ab060bb4c2817">More...</a><br /></td></tr>
<tr class="separator:ga6365cc74be8e5e62042ab060bb4c2817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abc915497cd99db7efd2409120becb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1abc915497cd99db7efd2409120becb0">_CAN_RFR_FMP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1abc915497cd99db7efd2409120becb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Message Pending [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1abc915497cd99db7efd2409120becb0">More...</a><br /></td></tr>
<tr class="separator:ga1abc915497cd99db7efd2409120becb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02b566a4baf1d454618e73d1c72fdab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae02b566a4baf1d454618e73d1c72fdab">_CAN_RFR_FULL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae02b566a4baf1d454618e73d1c72fdab"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Full [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae02b566a4baf1d454618e73d1c72fdab">More...</a><br /></td></tr>
<tr class="separator:gae02b566a4baf1d454618e73d1c72fdab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc8c61e7be2942b6e7e4f71730f202d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcc8c61e7be2942b6e7e4f71730f202d">_CAN_RFR_FOVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabcc8c61e7be2942b6e7e4f71730f202d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Overrun [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabcc8c61e7be2942b6e7e4f71730f202d">More...</a><br /></td></tr>
<tr class="separator:gabcc8c61e7be2942b6e7e4f71730f202d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bec8c990c4d32b02467f9c7529e7de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bec8c990c4d32b02467f9c7529e7de9">_CAN_RFR_RFOM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3bec8c990c4d32b02467f9c7529e7de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Release FIFO Output Mailbox [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bec8c990c4d32b02467f9c7529e7de9">More...</a><br /></td></tr>
<tr class="separator:ga3bec8c990c4d32b02467f9c7529e7de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b878cacd8c570df62fa3e6500e63bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0b878cacd8c570df62fa3e6500e63bd">_CAN_IER_TMEIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf0b878cacd8c570df62fa3e6500e63bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit Mailbox Empty Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0b878cacd8c570df62fa3e6500e63bd">More...</a><br /></td></tr>
<tr class="separator:gaf0b878cacd8c570df62fa3e6500e63bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe73342b431b8e897d4cbbebcf6964f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabe73342b431b8e897d4cbbebcf6964f3">_CAN_IER_FMPIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabe73342b431b8e897d4cbbebcf6964f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Message Pending Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabe73342b431b8e897d4cbbebcf6964f3">More...</a><br /></td></tr>
<tr class="separator:gabe73342b431b8e897d4cbbebcf6964f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8939744a670b791e09f181dff17ebc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8939744a670b791e09f181dff17ebc1e">_CAN_IER_FFIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8939744a670b791e09f181dff17ebc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Full Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8939744a670b791e09f181dff17ebc1e">More...</a><br /></td></tr>
<tr class="separator:ga8939744a670b791e09f181dff17ebc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1036ac9b7c91302563beb6607d06e09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1036ac9b7c91302563beb6607d06e09f">_CAN_IER_FOVIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1036ac9b7c91302563beb6607d06e09f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Overrun Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1036ac9b7c91302563beb6607d06e09f">More...</a><br /></td></tr>
<tr class="separator:ga1036ac9b7c91302563beb6607d06e09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe0280c9d12c5f8fe5f8df5edceb0cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabbe0280c9d12c5f8fe5f8df5edceb0cf">_CAN_IER_WKUIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabbe0280c9d12c5f8fe5f8df5edceb0cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Wakeup Interrupt Enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabbe0280c9d12c5f8fe5f8df5edceb0cf">More...</a><br /></td></tr>
<tr class="separator:gabbe0280c9d12c5f8fe5f8df5edceb0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39277025b94186735ae38c53dfc95f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad39277025b94186735ae38c53dfc95f1">_CAN_DGR_LBKM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad39277025b94186735ae38c53dfc95f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Loop back mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad39277025b94186735ae38c53dfc95f1">More...</a><br /></td></tr>
<tr class="separator:gad39277025b94186735ae38c53dfc95f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b0288285a8d79f7fed76ac616cacee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga92b0288285a8d79f7fed76ac616cacee">_CAN_DGR_SILM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga92b0288285a8d79f7fed76ac616cacee"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Silent mode [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga92b0288285a8d79f7fed76ac616cacee">More...</a><br /></td></tr>
<tr class="separator:ga92b0288285a8d79f7fed76ac616cacee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5199a736fce597e9f9e4c19dc228b9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5199a736fce597e9f9e4c19dc228b9ff">_CAN_DGR_SAMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5199a736fce597e9f9e4c19dc228b9ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last sample point [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5199a736fce597e9f9e4c19dc228b9ff">More...</a><br /></td></tr>
<tr class="separator:ga5199a736fce597e9f9e4c19dc228b9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e046b1c187a3eacf0c427f022133bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e046b1c187a3eacf0c427f022133bf1">_CAN_DGR_RXS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6e046b1c187a3eacf0c427f022133bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Rx Signal (=pin status) [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e046b1c187a3eacf0c427f022133bf1">More...</a><br /></td></tr>
<tr class="separator:ga6e046b1c187a3eacf0c427f022133bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e578b0249fcbb491797a9fbd941bbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e578b0249fcbb491797a9fbd941bbe3">_CAN_DGR_TXM2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4e578b0249fcbb491797a9fbd941bbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN TX Mailbox 2 enable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e578b0249fcbb491797a9fbd941bbe3">More...</a><br /></td></tr>
<tr class="separator:ga4e578b0249fcbb491797a9fbd941bbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8066e855045b75f2b09c637682e79a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8066e855045b75f2b09c637682e79a5">_CAN_PSR_PS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad8066e855045b75f2b09c637682e79a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Page select [2:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad8066e855045b75f2b09c637682e79a5">More...</a><br /></td></tr>
<tr class="separator:gad8066e855045b75f2b09c637682e79a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b0c2c0f5f3473d4a075fc288a8d125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad2b0c2c0f5f3473d4a075fc288a8d125">_CAN_PSR_PS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad2b0c2c0f5f3473d4a075fc288a8d125"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Page select [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad2b0c2c0f5f3473d4a075fc288a8d125">More...</a><br /></td></tr>
<tr class="separator:gad2b0c2c0f5f3473d4a075fc288a8d125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea0458a95adc187faaea26b87c60ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ea0458a95adc187faaea26b87c60ad9">_CAN_PSR_PS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2ea0458a95adc187faaea26b87c60ad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Page select [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ea0458a95adc187faaea26b87c60ad9">More...</a><br /></td></tr>
<tr class="separator:ga2ea0458a95adc187faaea26b87c60ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d9db1595b3406dcb34f63a46d54086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96d9db1595b3406dcb34f63a46d54086">_CAN_PSR_PS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga96d9db1595b3406dcb34f63a46d54086"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Page select [2].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga96d9db1595b3406dcb34f63a46d54086">More...</a><br /></td></tr>
<tr class="separator:ga96d9db1595b3406dcb34f63a46d54086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac382c77b2c819f36b46650c7a33da98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac382c77b2c819f36b46650c7a33da98d">_CAN_MCSR_TXRQ</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac382c77b2c819f36b46650c7a33da98d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission mailbox request [0] (page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac382c77b2c819f36b46650c7a33da98d">More...</a><br /></td></tr>
<tr class="separator:gac382c77b2c819f36b46650c7a33da98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05923f38057a7da3c786de1e4d58bccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05923f38057a7da3c786de1e4d58bccb">_CAN_MCSR_ABRQ</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga05923f38057a7da3c786de1e4d58bccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Abort request for mailbox [0] (page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga05923f38057a7da3c786de1e4d58bccb">More...</a><br /></td></tr>
<tr class="separator:ga05923f38057a7da3c786de1e4d58bccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97fb88b0167321496e92d854a9d9779e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97fb88b0167321496e92d854a9d9779e">_CAN_MCSR_RQCP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga97fb88b0167321496e92d854a9d9779e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Request completed [0] (page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97fb88b0167321496e92d854a9d9779e">More...</a><br /></td></tr>
<tr class="separator:ga97fb88b0167321496e92d854a9d9779e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2399dd6606d5d2c7b479b72f990041eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2399dd6606d5d2c7b479b72f990041eb">_CAN_MCSR_TXOK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2399dd6606d5d2c7b479b72f990041eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission OK [0] (page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2399dd6606d5d2c7b479b72f990041eb">More...</a><br /></td></tr>
<tr class="separator:ga2399dd6606d5d2c7b479b72f990041eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc0afdb3e0666020b4b8ad247be44b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cc0afdb3e0666020b4b8ad247be44b1">_CAN_MCSR_ALST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9cc0afdb3e0666020b4b8ad247be44b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Arbitration lost [0] (page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cc0afdb3e0666020b4b8ad247be44b1">More...</a><br /></td></tr>
<tr class="separator:ga9cc0afdb3e0666020b4b8ad247be44b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddee13dac3f415ccb7032e3e8a73b60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaddee13dac3f415ccb7032e3e8a73b60a">_CAN_MCSR_TERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaddee13dac3f415ccb7032e3e8a73b60a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission error [0] (page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaddee13dac3f415ccb7032e3e8a73b60a">More...</a><br /></td></tr>
<tr class="separator:gaddee13dac3f415ccb7032e3e8a73b60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5d33df4e2de7e47aebdcace5448425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a5d33df4e2de7e47aebdcace5448425">_CAN_MDLCR_DLC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0a5d33df4e2de7e47aebdcace5448425"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Data length code [3:0] (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a5d33df4e2de7e47aebdcace5448425">More...</a><br /></td></tr>
<tr class="separator:ga0a5d33df4e2de7e47aebdcace5448425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f598501f39f28cbbed374fbc612e585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f598501f39f28cbbed374fbc612e585">_CAN_MDLCR_DLC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2f598501f39f28cbbed374fbc612e585"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Data length code [0] (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f598501f39f28cbbed374fbc612e585">More...</a><br /></td></tr>
<tr class="separator:ga2f598501f39f28cbbed374fbc612e585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80bfc67f6ed950fb64f2087b13eaa43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga80bfc67f6ed950fb64f2087b13eaa43f">_CAN_MDLCR_DLC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga80bfc67f6ed950fb64f2087b13eaa43f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Data length code [1] (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga80bfc67f6ed950fb64f2087b13eaa43f">More...</a><br /></td></tr>
<tr class="separator:ga80bfc67f6ed950fb64f2087b13eaa43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ebdbafd52c4442bf04cd9ba71c8a218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ebdbafd52c4442bf04cd9ba71c8a218">_CAN_MDLCR_DLC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2ebdbafd52c4442bf04cd9ba71c8a218"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Data length code [2] (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ebdbafd52c4442bf04cd9ba71c8a218">More...</a><br /></td></tr>
<tr class="separator:ga2ebdbafd52c4442bf04cd9ba71c8a218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a0d17fae39fef2c5e9f5582ed66809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2a0d17fae39fef2c5e9f5582ed66809">_CAN_MDLCR_DLC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa2a0d17fae39fef2c5e9f5582ed66809"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Data length code [3] (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2a0d17fae39fef2c5e9f5582ed66809">More...</a><br /></td></tr>
<tr class="separator:gaa2a0d17fae39fef2c5e9f5582ed66809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a16728c4acb5d27394b8d40326e4a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a16728c4acb5d27394b8d40326e4a5f">_CAN_MDLCR_TGT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1a16728c4acb5d27394b8d40326e4a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit global time [0] (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a16728c4acb5d27394b8d40326e4a5f">More...</a><br /></td></tr>
<tr class="separator:ga1a16728c4acb5d27394b8d40326e4a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41a1644260b2e603a694bbbb2dbc30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad41a1644260b2e603a694bbbb2dbc30e">_CAN_MIDR1_RTR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad41a1644260b2e603a694bbbb2dbc30e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Remote transmission request [0] (page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad41a1644260b2e603a694bbbb2dbc30e">More...</a><br /></td></tr>
<tr class="separator:gad41a1644260b2e603a694bbbb2dbc30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98d322b0d46a3673e68add50f230b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae98d322b0d46a3673e68add50f230b98">_CAN_MIDR1_IDE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae98d322b0d46a3673e68add50f230b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Extended identifier [0] (page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae98d322b0d46a3673e68add50f230b98">More...</a><br /></td></tr>
<tr class="separator:gae98d322b0d46a3673e68add50f230b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e713749c763235d84379be0be45a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga12e713749c763235d84379be0be45a54">_CAN_ESR_EWGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga12e713749c763235d84379be0be45a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error warning flag [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga12e713749c763235d84379be0be45a54">More...</a><br /></td></tr>
<tr class="separator:ga12e713749c763235d84379be0be45a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05dfddd9de0885c76b409571191ae6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05dfddd9de0885c76b409571191ae6c1">_CAN_ESR_EPVF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga05dfddd9de0885c76b409571191ae6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error passive flag [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga05dfddd9de0885c76b409571191ae6c1">More...</a><br /></td></tr>
<tr class="separator:ga05dfddd9de0885c76b409571191ae6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65dc42cba67be490d7f84f5592a2638a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga65dc42cba67be490d7f84f5592a2638a">_CAN_ESR_BOFF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga65dc42cba67be490d7f84f5592a2638a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bus off flag [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga65dc42cba67be490d7f84f5592a2638a">More...</a><br /></td></tr>
<tr class="separator:ga65dc42cba67be490d7f84f5592a2638a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae15677a6e0e34e17d8c0cf9fd25462a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae15677a6e0e34e17d8c0cf9fd25462a">_CAN_ESR_LEC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaae15677a6e0e34e17d8c0cf9fd25462a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last error code [2:0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae15677a6e0e34e17d8c0cf9fd25462a">More...</a><br /></td></tr>
<tr class="separator:gaae15677a6e0e34e17d8c0cf9fd25462a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8acdabca9dd280f0b1140b67ba0c6778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8acdabca9dd280f0b1140b67ba0c6778">_CAN_ESR_LEC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8acdabca9dd280f0b1140b67ba0c6778"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last error code [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8acdabca9dd280f0b1140b67ba0c6778">More...</a><br /></td></tr>
<tr class="separator:ga8acdabca9dd280f0b1140b67ba0c6778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085ededb193361018fe6c568e6ad169e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga085ededb193361018fe6c568e6ad169e">_CAN_ESR_LEC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga085ededb193361018fe6c568e6ad169e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last error code [1] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga085ededb193361018fe6c568e6ad169e">More...</a><br /></td></tr>
<tr class="separator:ga085ededb193361018fe6c568e6ad169e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e943a7e8aec98f8c26293588b2a88b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab1e943a7e8aec98f8c26293588b2a88b">_CAN_ESR_LEC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab1e943a7e8aec98f8c26293588b2a88b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last error code [3] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab1e943a7e8aec98f8c26293588b2a88b">More...</a><br /></td></tr>
<tr class="separator:gab1e943a7e8aec98f8c26293588b2a88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58bde746c10f8758cfc16a21e42fff10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga58bde746c10f8758cfc16a21e42fff10">_CAN_EIER_EWGIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga58bde746c10f8758cfc16a21e42fff10"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error warning interrupt enable [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga58bde746c10f8758cfc16a21e42fff10">More...</a><br /></td></tr>
<tr class="separator:ga58bde746c10f8758cfc16a21e42fff10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5ae93d753e2724f5f030ee8aabe64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d5ae93d753e2724f5f030ee8aabe64b">_CAN_EIER_EPVIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7d5ae93d753e2724f5f030ee8aabe64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error passive interrupt enable [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d5ae93d753e2724f5f030ee8aabe64b">More...</a><br /></td></tr>
<tr class="separator:ga7d5ae93d753e2724f5f030ee8aabe64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f62d31abbcc84525810a1954050638a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f62d31abbcc84525810a1954050638a">_CAN_EIER_BOFIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3f62d31abbcc84525810a1954050638a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bus-Off interrupt enable [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f62d31abbcc84525810a1954050638a">More...</a><br /></td></tr>
<tr class="separator:ga3f62d31abbcc84525810a1954050638a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e0373325a01ffa0af865bced435d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61e0373325a01ffa0af865bced435d52">_CAN_EIER_LECIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga61e0373325a01ffa0af865bced435d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last error code interrupt enable [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga61e0373325a01ffa0af865bced435d52">More...</a><br /></td></tr>
<tr class="separator:ga61e0373325a01ffa0af865bced435d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6d9ca6e45c9328926965e9fd9c3a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd6d9ca6e45c9328926965e9fd9c3a96">_CAN_EIER_ERRIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gacd6d9ca6e45c9328926965e9fd9c3a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error interrupt enable [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacd6d9ca6e45c9328926965e9fd9c3a96">More...</a><br /></td></tr>
<tr class="separator:gacd6d9ca6e45c9328926965e9fd9c3a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa56bb464a8a010d1ba88cc018d9ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6fa56bb464a8a010d1ba88cc018d9ccb">_CAN_BTR1_BRP</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6fa56bb464a8a010d1ba88cc018d9ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [5:0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6fa56bb464a8a010d1ba88cc018d9ccb">More...</a><br /></td></tr>
<tr class="separator:ga6fa56bb464a8a010d1ba88cc018d9ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a5acdd1b65fca0803d12cd751efa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga26a5acdd1b65fca0803d12cd751efa6f">_CAN_BTR1_BRP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga26a5acdd1b65fca0803d12cd751efa6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga26a5acdd1b65fca0803d12cd751efa6f">More...</a><br /></td></tr>
<tr class="separator:ga26a5acdd1b65fca0803d12cd751efa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913181cff6d2e9a7b1356eded0fe6ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga913181cff6d2e9a7b1356eded0fe6ad7">_CAN_BTR1_BRP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga913181cff6d2e9a7b1356eded0fe6ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [1] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga913181cff6d2e9a7b1356eded0fe6ad7">More...</a><br /></td></tr>
<tr class="separator:ga913181cff6d2e9a7b1356eded0fe6ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75005510ac0b6582f334a2d31c1aaab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf75005510ac0b6582f334a2d31c1aaab">_CAN_BTR1_BRP2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf75005510ac0b6582f334a2d31c1aaab"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [2] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf75005510ac0b6582f334a2d31c1aaab">More...</a><br /></td></tr>
<tr class="separator:gaf75005510ac0b6582f334a2d31c1aaab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b24c62cb356a0d995b76fb06660ba7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b24c62cb356a0d995b76fb06660ba7b">_CAN_BTR1_BRP3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0b24c62cb356a0d995b76fb06660ba7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [3] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b24c62cb356a0d995b76fb06660ba7b">More...</a><br /></td></tr>
<tr class="separator:ga0b24c62cb356a0d995b76fb06660ba7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd364788073b8d8451a0c829b957a3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd364788073b8d8451a0c829b957a3c0">_CAN_BTR1_BRP4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabd364788073b8d8451a0c829b957a3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [4] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabd364788073b8d8451a0c829b957a3c0">More...</a><br /></td></tr>
<tr class="separator:gabd364788073b8d8451a0c829b957a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce1ad1e4d5ddd13e8e4b7355310f92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ce1ad1e4d5ddd13e8e4b7355310f92c">_CAN_BTR1_BRP5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9ce1ad1e4d5ddd13e8e4b7355310f92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [5] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ce1ad1e4d5ddd13e8e4b7355310f92c">More...</a><br /></td></tr>
<tr class="separator:ga9ce1ad1e4d5ddd13e8e4b7355310f92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f229e1d27a1948953322f401aac1581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f229e1d27a1948953322f401aac1581">_CAN_BTR1_SJW</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga8f229e1d27a1948953322f401aac1581"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Resynchronization jump width [1:0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f229e1d27a1948953322f401aac1581">More...</a><br /></td></tr>
<tr class="separator:ga8f229e1d27a1948953322f401aac1581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8faea5c2f59e798cf729c3a1d912fb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8faea5c2f59e798cf729c3a1d912fb53">_CAN_BTR1_SJW0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga8faea5c2f59e798cf729c3a1d912fb53"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Resynchronization jump width [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8faea5c2f59e798cf729c3a1d912fb53">More...</a><br /></td></tr>
<tr class="separator:ga8faea5c2f59e798cf729c3a1d912fb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5e07c82b5a105f0b3750f70780b25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b5e07c82b5a105f0b3750f70780b25e">_CAN_BTR1_SJW1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6b5e07c82b5a105f0b3750f70780b25e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Resynchronization jump width [1] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b5e07c82b5a105f0b3750f70780b25e">More...</a><br /></td></tr>
<tr class="separator:ga6b5e07c82b5a105f0b3750f70780b25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad65ec4cf403c36f4b1faef34359dd9e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad65ec4cf403c36f4b1faef34359dd9e2">_CAN_BTR2_BS1</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad65ec4cf403c36f4b1faef34359dd9e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 1 [3:0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad65ec4cf403c36f4b1faef34359dd9e2">More...</a><br /></td></tr>
<tr class="separator:gad65ec4cf403c36f4b1faef34359dd9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf934dbbcc9f2092846b9b5136d90db5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf934dbbcc9f2092846b9b5136d90db5b">_CAN_BTR2_BS10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf934dbbcc9f2092846b9b5136d90db5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 1 [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf934dbbcc9f2092846b9b5136d90db5b">More...</a><br /></td></tr>
<tr class="separator:gaf934dbbcc9f2092846b9b5136d90db5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03552e633ddac524a9d5eee345d8825c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03552e633ddac524a9d5eee345d8825c">_CAN_BTR2_BS11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga03552e633ddac524a9d5eee345d8825c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 1 [1] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga03552e633ddac524a9d5eee345d8825c">More...</a><br /></td></tr>
<tr class="separator:ga03552e633ddac524a9d5eee345d8825c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39eec04e3fc936b7176f9d5f4488d0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga39eec04e3fc936b7176f9d5f4488d0c8">_CAN_BTR2_BS12</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga39eec04e3fc936b7176f9d5f4488d0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 1 [2] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga39eec04e3fc936b7176f9d5f4488d0c8">More...</a><br /></td></tr>
<tr class="separator:ga39eec04e3fc936b7176f9d5f4488d0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25ff63682b62b57683a7789385aa9de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab25ff63682b62b57683a7789385aa9de">_CAN_BTR2_BS13</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab25ff63682b62b57683a7789385aa9de"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 1 [3] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab25ff63682b62b57683a7789385aa9de">More...</a><br /></td></tr>
<tr class="separator:gab25ff63682b62b57683a7789385aa9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d1ac51ef7bafe766e163d5c2a2db72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6d1ac51ef7bafe766e163d5c2a2db72">_CAN_BTR2_BS2</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad6d1ac51ef7bafe766e163d5c2a2db72"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 2 [2:0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad6d1ac51ef7bafe766e163d5c2a2db72">More...</a><br /></td></tr>
<tr class="separator:gad6d1ac51ef7bafe766e163d5c2a2db72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4f0dbb8c349a910ef7956f4f44bdd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca4f0dbb8c349a910ef7956f4f44bdd6">_CAN_BTR2_BS20</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaca4f0dbb8c349a910ef7956f4f44bdd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 2 [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaca4f0dbb8c349a910ef7956f4f44bdd6">More...</a><br /></td></tr>
<tr class="separator:gaca4f0dbb8c349a910ef7956f4f44bdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f5e1508dba9f4267f420e311581534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4f5e1508dba9f4267f420e311581534">_CAN_BTR2_BS21</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae4f5e1508dba9f4267f420e311581534"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 2 [1] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae4f5e1508dba9f4267f420e311581534">More...</a><br /></td></tr>
<tr class="separator:gae4f5e1508dba9f4267f420e311581534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff133991fa9172ff32150c767297b035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff133991fa9172ff32150c767297b035">_CAN_BTR2_BS22</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaff133991fa9172ff32150c767297b035"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 2 [2] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaff133991fa9172ff32150c767297b035">More...</a><br /></td></tr>
<tr class="separator:gaff133991fa9172ff32150c767297b035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3f678e368270d71fa341deceaaca8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f3f678e368270d71fa341deceaaca8e">_CAN_FMR1_FML0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2f3f678e368270d71fa341deceaaca8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 mode low [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f3f678e368270d71fa341deceaaca8e">More...</a><br /></td></tr>
<tr class="separator:ga2f3f678e368270d71fa341deceaaca8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3b729d746344c1b84d21349d1a02f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d3b729d746344c1b84d21349d1a02f4">_CAN_FMR1_FMH0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3d3b729d746344c1b84d21349d1a02f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 mode high [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d3b729d746344c1b84d21349d1a02f4">More...</a><br /></td></tr>
<tr class="separator:ga3d3b729d746344c1b84d21349d1a02f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac0c20fdeb6715463d062a3626f0043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabac0c20fdeb6715463d062a3626f0043">_CAN_FMR1_FML1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabac0c20fdeb6715463d062a3626f0043"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 mode low [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabac0c20fdeb6715463d062a3626f0043">More...</a><br /></td></tr>
<tr class="separator:gabac0c20fdeb6715463d062a3626f0043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc1cf9c5153f4a6b1d5ff68adf77529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bc1cf9c5153f4a6b1d5ff68adf77529">_CAN_FMR1_FMH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7bc1cf9c5153f4a6b1d5ff68adf77529"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 mode high [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bc1cf9c5153f4a6b1d5ff68adf77529">More...</a><br /></td></tr>
<tr class="separator:ga7bc1cf9c5153f4a6b1d5ff68adf77529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6cd40a26ecccffb95ca3901b60e397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gace6cd40a26ecccffb95ca3901b60e397">_CAN_FMR1_FML2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gace6cd40a26ecccffb95ca3901b60e397"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 mode low [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gace6cd40a26ecccffb95ca3901b60e397">More...</a><br /></td></tr>
<tr class="separator:gace6cd40a26ecccffb95ca3901b60e397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad827d2cde27de850e1ea12ced87cbf77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad827d2cde27de850e1ea12ced87cbf77">_CAN_FMR1_FMH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad827d2cde27de850e1ea12ced87cbf77"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 mode high [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad827d2cde27de850e1ea12ced87cbf77">More...</a><br /></td></tr>
<tr class="separator:gad827d2cde27de850e1ea12ced87cbf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa112e6e4bd7f7fd2e7076cd372a8c1fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa112e6e4bd7f7fd2e7076cd372a8c1fe">_CAN_FMR1_FML3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa112e6e4bd7f7fd2e7076cd372a8c1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 mode low [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa112e6e4bd7f7fd2e7076cd372a8c1fe">More...</a><br /></td></tr>
<tr class="separator:gaa112e6e4bd7f7fd2e7076cd372a8c1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4645073ddf42d6f4802bf9e2adc2aa97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4645073ddf42d6f4802bf9e2adc2aa97">_CAN_FMR1_FMH3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4645073ddf42d6f4802bf9e2adc2aa97"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 mode high [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4645073ddf42d6f4802bf9e2adc2aa97">More...</a><br /></td></tr>
<tr class="separator:ga4645073ddf42d6f4802bf9e2adc2aa97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a794fc6367c59f09200d4b8df5fbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7a794fc6367c59f09200d4b8df5fbe9">_CAN_FMR2_FML4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf7a794fc6367c59f09200d4b8df5fbe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 mode low [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7a794fc6367c59f09200d4b8df5fbe9">More...</a><br /></td></tr>
<tr class="separator:gaf7a794fc6367c59f09200d4b8df5fbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522b29d87a496d58c0e7e4060e35d743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga522b29d87a496d58c0e7e4060e35d743">_CAN_FMR2_FMH4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga522b29d87a496d58c0e7e4060e35d743"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 mode high [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga522b29d87a496d58c0e7e4060e35d743">More...</a><br /></td></tr>
<tr class="separator:ga522b29d87a496d58c0e7e4060e35d743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b3f24e1f06bf20615fa030ebb7bdfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97b3f24e1f06bf20615fa030ebb7bdfe">_CAN_FMR2_FML5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga97b3f24e1f06bf20615fa030ebb7bdfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 mode low [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97b3f24e1f06bf20615fa030ebb7bdfe">More...</a><br /></td></tr>
<tr class="separator:ga97b3f24e1f06bf20615fa030ebb7bdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de9ed0a5256aa075f3fabc787f2c632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3de9ed0a5256aa075f3fabc787f2c632">_CAN_FMR2_FMH5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3de9ed0a5256aa075f3fabc787f2c632"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 mode high [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3de9ed0a5256aa075f3fabc787f2c632">More...</a><br /></td></tr>
<tr class="separator:ga3de9ed0a5256aa075f3fabc787f2c632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fb0d0fabffdd21b2601e321999e865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15fb0d0fabffdd21b2601e321999e865">_CAN_FCR1_FACT0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga15fb0d0fabffdd21b2601e321999e865"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 active [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga15fb0d0fabffdd21b2601e321999e865">More...</a><br /></td></tr>
<tr class="separator:ga15fb0d0fabffdd21b2601e321999e865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f47ce538a509565ea636935674f563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81f47ce538a509565ea636935674f563">_CAN_FCR1_FSC0</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga81f47ce538a509565ea636935674f563"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 scale configuration [1:0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga81f47ce538a509565ea636935674f563">More...</a><br /></td></tr>
<tr class="separator:ga81f47ce538a509565ea636935674f563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabd780225de49ecbb21ae4a080764b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafabd780225de49ecbb21ae4a080764b0">_CAN_FCR1_FSC00</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafabd780225de49ecbb21ae4a080764b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 scale configuration [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafabd780225de49ecbb21ae4a080764b0">More...</a><br /></td></tr>
<tr class="separator:gafabd780225de49ecbb21ae4a080764b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698e8bdcf51c99df4070491a7d5a69cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga698e8bdcf51c99df4070491a7d5a69cc">_CAN_FCR1_FSC01</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga698e8bdcf51c99df4070491a7d5a69cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 scale configuration [1] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga698e8bdcf51c99df4070491a7d5a69cc">More...</a><br /></td></tr>
<tr class="separator:ga698e8bdcf51c99df4070491a7d5a69cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c84ff9cf076999ec44abb7d369dbb77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c84ff9cf076999ec44abb7d369dbb77">_CAN_FCR1_FACT1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3c84ff9cf076999ec44abb7d369dbb77"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 active [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c84ff9cf076999ec44abb7d369dbb77">More...</a><br /></td></tr>
<tr class="separator:ga3c84ff9cf076999ec44abb7d369dbb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0350d4edaae706d6732b4b21b4e6c1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0350d4edaae706d6732b4b21b4e6c1b3">_CAN_FCR1_FSC1</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0350d4edaae706d6732b4b21b4e6c1b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 scale configuration [1:0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0350d4edaae706d6732b4b21b4e6c1b3">More...</a><br /></td></tr>
<tr class="separator:ga0350d4edaae706d6732b4b21b4e6c1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de49f909a85fe59559df1684e4334c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7de49f909a85fe59559df1684e4334c8">_CAN_FCR1_FSC10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7de49f909a85fe59559df1684e4334c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 scale configuration [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7de49f909a85fe59559df1684e4334c8">More...</a><br /></td></tr>
<tr class="separator:ga7de49f909a85fe59559df1684e4334c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9998e669f9b0ab4590dfd1b377a8d3d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9998e669f9b0ab4590dfd1b377a8d3d3">_CAN_FCR1_FSC11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9998e669f9b0ab4590dfd1b377a8d3d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 scale configuration [1] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9998e669f9b0ab4590dfd1b377a8d3d3">More...</a><br /></td></tr>
<tr class="separator:ga9998e669f9b0ab4590dfd1b377a8d3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ccc0a8616389b238f6c1508700edbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ccc0a8616389b238f6c1508700edbb">_CAN_FCR2_FACT2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga32ccc0a8616389b238f6c1508700edbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 active [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ccc0a8616389b238f6c1508700edbb">More...</a><br /></td></tr>
<tr class="separator:ga32ccc0a8616389b238f6c1508700edbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad55e16f4837deac32e12abd976ee18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadad55e16f4837deac32e12abd976ee18">_CAN_FCR2_FSC2</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadad55e16f4837deac32e12abd976ee18"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 scale configuration [1:0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadad55e16f4837deac32e12abd976ee18">More...</a><br /></td></tr>
<tr class="separator:gadad55e16f4837deac32e12abd976ee18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151794ae5c6d9c37ccaed8af0152e1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga151794ae5c6d9c37ccaed8af0152e1c5">_CAN_FCR2_FSC20</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga151794ae5c6d9c37ccaed8af0152e1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 scale configuration [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga151794ae5c6d9c37ccaed8af0152e1c5">More...</a><br /></td></tr>
<tr class="separator:ga151794ae5c6d9c37ccaed8af0152e1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf693878bde1c629c39d0fc04755f9a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf693878bde1c629c39d0fc04755f9a07">_CAN_FCR2_FSC21</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf693878bde1c629c39d0fc04755f9a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 scale configuration [1] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf693878bde1c629c39d0fc04755f9a07">More...</a><br /></td></tr>
<tr class="separator:gaf693878bde1c629c39d0fc04755f9a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a308dff677a0c7326c7be36e45f3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03a308dff677a0c7326c7be36e45f3ce">_CAN_FCR2_FACT3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga03a308dff677a0c7326c7be36e45f3ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 active [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga03a308dff677a0c7326c7be36e45f3ce">More...</a><br /></td></tr>
<tr class="separator:ga03a308dff677a0c7326c7be36e45f3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0464fcf1ef07c8b948a58831f84325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c0464fcf1ef07c8b948a58831f84325">_CAN_FCR2_FSC3</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2c0464fcf1ef07c8b948a58831f84325"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 scale configuration [1:0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c0464fcf1ef07c8b948a58831f84325">More...</a><br /></td></tr>
<tr class="separator:ga2c0464fcf1ef07c8b948a58831f84325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e34481853b50018a3a5585acd24c0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e34481853b50018a3a5585acd24c0c8">_CAN_FCR2_FSC30</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6e34481853b50018a3a5585acd24c0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 scale configuration [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e34481853b50018a3a5585acd24c0c8">More...</a><br /></td></tr>
<tr class="separator:ga6e34481853b50018a3a5585acd24c0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4177e905918c2e1c9df5678e67aabeb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4177e905918c2e1c9df5678e67aabeb1">_CAN_FCR2_FSC31</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4177e905918c2e1c9df5678e67aabeb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 scale configuration [1] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4177e905918c2e1c9df5678e67aabeb1">More...</a><br /></td></tr>
<tr class="separator:ga4177e905918c2e1c9df5678e67aabeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b75fa464077d253a4ca2430659dbc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85b75fa464077d253a4ca2430659dbc4">_CAN_FCR3_FACT4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga85b75fa464077d253a4ca2430659dbc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 active [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85b75fa464077d253a4ca2430659dbc4">More...</a><br /></td></tr>
<tr class="separator:ga85b75fa464077d253a4ca2430659dbc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0bb2d1afeb0a45e026ecaaff80e600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadb0bb2d1afeb0a45e026ecaaff80e600">_CAN_FCR3_FSC4</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadb0bb2d1afeb0a45e026ecaaff80e600"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 scale configuration [1:0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadb0bb2d1afeb0a45e026ecaaff80e600">More...</a><br /></td></tr>
<tr class="separator:gadb0bb2d1afeb0a45e026ecaaff80e600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524feb28ee32e1e034e0b5cd669906a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga524feb28ee32e1e034e0b5cd669906a7">_CAN_FCR3_FSC40</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga524feb28ee32e1e034e0b5cd669906a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 scale configuration [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga524feb28ee32e1e034e0b5cd669906a7">More...</a><br /></td></tr>
<tr class="separator:ga524feb28ee32e1e034e0b5cd669906a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64523c92b5344d03a25a56795cd9405f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga64523c92b5344d03a25a56795cd9405f">_CAN_FCR3_FSC41</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga64523c92b5344d03a25a56795cd9405f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 scale configuration [1] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga64523c92b5344d03a25a56795cd9405f">More...</a><br /></td></tr>
<tr class="separator:ga64523c92b5344d03a25a56795cd9405f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a3d8432db31a26510e551e3fecb88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga08a3d8432db31a26510e551e3fecb88e">_CAN_FCR3_FACT5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga08a3d8432db31a26510e551e3fecb88e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 active [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga08a3d8432db31a26510e551e3fecb88e">More...</a><br /></td></tr>
<tr class="separator:ga08a3d8432db31a26510e551e3fecb88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebd22357180a39cda65597d46e75009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabebd22357180a39cda65597d46e75009">_CAN_FCR3_FSC5</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabebd22357180a39cda65597d46e75009"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 scale configuration [1:0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabebd22357180a39cda65597d46e75009">More...</a><br /></td></tr>
<tr class="separator:gabebd22357180a39cda65597d46e75009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae81c88a3d8a111a90444a848c27a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ae81c88a3d8a111a90444a848c27a35">_CAN_FCR3_FSC50</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5ae81c88a3d8a111a90444a848c27a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 scale configuration [0] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ae81c88a3d8a111a90444a848c27a35">More...</a><br /></td></tr>
<tr class="separator:ga5ae81c88a3d8a111a90444a848c27a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bccdf4a2c6f0151e68b3c022e98630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52bccdf4a2c6f0151e68b3c022e98630">_CAN_FCR3_FSC51</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga52bccdf4a2c6f0151e68b3c022e98630"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 scale configuration [1] (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga52bccdf4a2c6f0151e68b3c022e98630">More...</a><br /></td></tr>
<tr class="separator:ga52bccdf4a2c6f0151e68b3c022e98630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3c73e4690ae9a4f2d8dafe9930e6331">_CFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>)</td></tr>
<tr class="memdesc:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="mdescLeft">&#160;</td><td class="mdescRight">CFG struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab3c73e4690ae9a4f2d8dafe9930e6331">More...</a><br /></td></tr>
<tr class="separator:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7679b5517847c80083efb7f9df207c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7679b5517847c80083efb7f9df207c1">_CFG_GCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf7679b5517847c80083efb7f9df207c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register (CFG_GCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7679b5517847c80083efb7f9df207c1">More...</a><br /></td></tr>
<tr class="separator:gaf7679b5517847c80083efb7f9df207c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac998e464bee8246900227f404dd76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ac998e464bee8246900227f404dd76a">_CFG_GCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1ac998e464bee8246900227f404dd76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ac998e464bee8246900227f404dd76a">More...</a><br /></td></tr>
<tr class="separator:ga1ac998e464bee8246900227f404dd76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0700f3c22f626ab13f7111d2d27e397e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0700f3c22f626ab13f7111d2d27e397e">_CFG_GCR_SWD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0700f3c22f626ab13f7111d2d27e397e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM disable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0700f3c22f626ab13f7111d2d27e397e">More...</a><br /></td></tr>
<tr class="separator:ga0700f3c22f626ab13f7111d2d27e397e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce51b7addc9df6bac66f471e26616d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ce51b7addc9df6bac66f471e26616d9">_CFG_GCR_AL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3ce51b7addc9df6bac66f471e26616d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activation level [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ce51b7addc9df6bac66f471e26616d9">More...</a><br /></td></tr>
<tr class="separator:ga3ce51b7addc9df6bac66f471e26616d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698008bf28582986c8fe2f6447acdc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga698008bf28582986c8fe2f6447acdc7c">_ITC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>)</td></tr>
<tr class="memdesc:ga698008bf28582986c8fe2f6447acdc7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga698008bf28582986c8fe2f6447acdc7c">More...</a><br /></td></tr>
<tr class="separator:ga698008bf28582986c8fe2f6447acdc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga367b681dc479c8ee39f4e76b5ed55af5">_ITC_SPR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga367b681dc479c8ee39f4e76b5ed55af5">More...</a><br /></td></tr>
<tr class="separator:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eada758494172adef7affc15bafc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07eada758494172adef7affc15bafc23">_ITC_SPR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga07eada758494172adef7affc15bafc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07eada758494172adef7affc15bafc23">More...</a><br /></td></tr>
<tr class="separator:ga07eada758494172adef7affc15bafc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d81daa3a39664da4b2460f6e2d6aa02">_ITC_SPR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d81daa3a39664da4b2460f6e2d6aa02">More...</a><br /></td></tr>
<tr class="separator:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ddc1ed491c3fd780418d592f14247b8">_ITC_SPR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8ddc1ed491c3fd780418d592f14247b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ddc1ed491c3fd780418d592f14247b8">More...</a><br /></td></tr>
<tr class="separator:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">_ITC_SPR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">More...</a><br /></td></tr>
<tr class="separator:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga420d208dc3cb9c70b1a12bfd77da474b">_ITC_SPR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga420d208dc3cb9c70b1a12bfd77da474b">More...</a><br /></td></tr>
<tr class="separator:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328e92977f925591fb57f5b918bbd456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga328e92977f925591fb57f5b918bbd456">_ITC_SPR7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga328e92977f925591fb57f5b918bbd456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga328e92977f925591fb57f5b918bbd456">More...</a><br /></td></tr>
<tr class="separator:ga328e92977f925591fb57f5b918bbd456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52a4cc4405f1e3ce8d1763d5da488b32">_ITC_SPR8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga52a4cc4405f1e3ce8d1763d5da488b32">More...</a><br /></td></tr>
<tr class="separator:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c6b7d75b0394e72f748257537f77c3a">_ITC_SPR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga8c6b7d75b0394e72f748257537f77c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c6b7d75b0394e72f748257537f77c3a">More...</a><br /></td></tr>
<tr class="separator:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a68033a4995662ffe1eb6f4a1bba41d">_ITC_SPR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a68033a4995662ffe1eb6f4a1bba41d">More...</a><br /></td></tr>
<tr class="separator:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf31d3e75b89b5bd0efdf2ac12faca114">_ITC_SPR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf31d3e75b89b5bd0efdf2ac12faca114">More...</a><br /></td></tr>
<tr class="separator:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9e7b662438863dc20111d417353b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba9e7b662438863dc20111d417353b13">_ITC_SPR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaba9e7b662438863dc20111d417353b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaba9e7b662438863dc20111d417353b13">More...</a><br /></td></tr>
<tr class="separator:gaba9e7b662438863dc20111d417353b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac032a4c32fbbe53d913ef2e7baa127e4">_ITC_SPR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac032a4c32fbbe53d913ef2e7baa127e4">More...</a><br /></td></tr>
<tr class="separator:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e07fe969af04d1788bde095d544ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga933e07fe969af04d1788bde095d544ad">_ITC_SPR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga933e07fe969af04d1788bde095d544ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga933e07fe969af04d1788bde095d544ad">More...</a><br /></td></tr>
<tr class="separator:ga933e07fe969af04d1788bde095d544ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebd827cc7c14075cfde917df65afc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ebd827cc7c14075cfde917df65afc64">_ITC_SPR7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9ebd827cc7c14075cfde917df65afc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ebd827cc7c14075cfde917df65afc64">More...</a><br /></td></tr>
<tr class="separator:ga9ebd827cc7c14075cfde917df65afc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59420d1c7bde78f40459a4387d07c4a6">_ITC_SPR8_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0F)</td></tr>
<tr class="memdesc:ga59420d1c7bde78f40459a4387d07c4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59420d1c7bde78f40459a4387d07c4a6">More...</a><br /></td></tr>
<tr class="separator:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20b3f2fc312c3c2a4a587933d3a2456e">_ITC_SPR1_VECT1SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga20b3f2fc312c3c2a4a587933d3a2456e">More...</a><br /></td></tr>
<tr class="separator:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga684c8ef814e8d92ebde894ed8e2f26ee">_ITC_SPR1_VECT1SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga684c8ef814e8d92ebde894ed8e2f26ee">More...</a><br /></td></tr>
<tr class="separator:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c42a8de663194ab4fe73e672b55963f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c42a8de663194ab4fe73e672b55963f">_ITC_SPR1_VECT1SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3c42a8de663194ab4fe73e672b55963f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c42a8de663194ab4fe73e672b55963f">More...</a><br /></td></tr>
<tr class="separator:ga3c42a8de663194ab4fe73e672b55963f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80e01c187e0733153b06d27add42122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad80e01c187e0733153b06d27add42122">_ITC_SPR1_VECT2SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad80e01c187e0733153b06d27add42122"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad80e01c187e0733153b06d27add42122">More...</a><br /></td></tr>
<tr class="separator:gad80e01c187e0733153b06d27add42122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc670aeb2e09d3a92234f613e03bace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cc670aeb2e09d3a92234f613e03bace">_ITC_SPR1_VECT2SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9cc670aeb2e09d3a92234f613e03bace"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cc670aeb2e09d3a92234f613e03bace">More...</a><br /></td></tr>
<tr class="separator:ga9cc670aeb2e09d3a92234f613e03bace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4477957244846dfd69e3eeb845797755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4477957244846dfd69e3eeb845797755">_ITC_SPR1_VECT2SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4477957244846dfd69e3eeb845797755"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4477957244846dfd69e3eeb845797755">More...</a><br /></td></tr>
<tr class="separator:ga4477957244846dfd69e3eeb845797755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f38cc55f6c4fd2f70fbcb3189f3c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6f38cc55f6c4fd2f70fbcb3189f3c69">_ITC_SPR1_VECT3SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad6f38cc55f6c4fd2f70fbcb3189f3c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad6f38cc55f6c4fd2f70fbcb3189f3c69">More...</a><br /></td></tr>
<tr class="separator:gad6f38cc55f6c4fd2f70fbcb3189f3c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b3b55d6bdd093a98b28cb2e89925d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88b3b55d6bdd093a98b28cb2e89925d0">_ITC_SPR1_VECT3SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga88b3b55d6bdd093a98b28cb2e89925d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga88b3b55d6bdd093a98b28cb2e89925d0">More...</a><br /></td></tr>
<tr class="separator:ga88b3b55d6bdd093a98b28cb2e89925d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634055355d59fb0456fce42200051068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga634055355d59fb0456fce42200051068">_ITC_SPR1_VECT3SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga634055355d59fb0456fce42200051068"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga634055355d59fb0456fce42200051068">More...</a><br /></td></tr>
<tr class="separator:ga634055355d59fb0456fce42200051068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5a740f514634089ee3cb04fa985c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabb5a740f514634089ee3cb04fa985c5d">_ITC_SPR2_VECT4SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabb5a740f514634089ee3cb04fa985c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabb5a740f514634089ee3cb04fa985c5d">More...</a><br /></td></tr>
<tr class="separator:gabb5a740f514634089ee3cb04fa985c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1539c97921a10240573de8595527338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf1539c97921a10240573de8595527338">_ITC_SPR2_VECT4SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf1539c97921a10240573de8595527338"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf1539c97921a10240573de8595527338">More...</a><br /></td></tr>
<tr class="separator:gaf1539c97921a10240573de8595527338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c61b6c73086e891b241ad47cd2737a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c61b6c73086e891b241ad47cd2737a7">_ITC_SPR2_VECT4SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8c61b6c73086e891b241ad47cd2737a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c61b6c73086e891b241ad47cd2737a7">More...</a><br /></td></tr>
<tr class="separator:ga8c61b6c73086e891b241ad47cd2737a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc75f2f22414ea1ccd03d6e008627e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc75f2f22414ea1ccd03d6e008627e22">_ITC_SPR2_VECT5SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabc75f2f22414ea1ccd03d6e008627e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabc75f2f22414ea1ccd03d6e008627e22">More...</a><br /></td></tr>
<tr class="separator:gabc75f2f22414ea1ccd03d6e008627e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc26f0595ec0c6f6f87a0b5e5f87d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5fc26f0595ec0c6f6f87a0b5e5f87d74">_ITC_SPR2_VECT5SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5fc26f0595ec0c6f6f87a0b5e5f87d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5fc26f0595ec0c6f6f87a0b5e5f87d74">More...</a><br /></td></tr>
<tr class="separator:ga5fc26f0595ec0c6f6f87a0b5e5f87d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea96978fb947098ac1569bf12753283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ea96978fb947098ac1569bf12753283">_ITC_SPR2_VECT5SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2ea96978fb947098ac1569bf12753283"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ea96978fb947098ac1569bf12753283">More...</a><br /></td></tr>
<tr class="separator:ga2ea96978fb947098ac1569bf12753283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c91deffcd4776dd71dee8ca38aecb99">_ITC_SPR2_VECT6SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c91deffcd4776dd71dee8ca38aecb99">More...</a><br /></td></tr>
<tr class="separator:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7741807231037b413a5af4dbc5f3a513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7741807231037b413a5af4dbc5f3a513">_ITC_SPR2_VECT6SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7741807231037b413a5af4dbc5f3a513"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7741807231037b413a5af4dbc5f3a513">More...</a><br /></td></tr>
<tr class="separator:ga7741807231037b413a5af4dbc5f3a513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ab75c9fbb51272edbe71faddb1335e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac5ab75c9fbb51272edbe71faddb1335e">_ITC_SPR2_VECT6SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac5ab75c9fbb51272edbe71faddb1335e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac5ab75c9fbb51272edbe71faddb1335e">More...</a><br /></td></tr>
<tr class="separator:gac5ab75c9fbb51272edbe71faddb1335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5703611bae568ed4e46d770aa6e9bb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5703611bae568ed4e46d770aa6e9bb64">_ITC_SPR2_VECT7SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5703611bae568ed4e46d770aa6e9bb64"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5703611bae568ed4e46d770aa6e9bb64">More...</a><br /></td></tr>
<tr class="separator:ga5703611bae568ed4e46d770aa6e9bb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5728d5bb45962853e42e6ed007ffd6c">_ITC_SPR2_VECT7SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5728d5bb45962853e42e6ed007ffd6c">More...</a><br /></td></tr>
<tr class="separator:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f8edaa494acb78b2f2f15b3c9edf74d">_ITC_SPR2_VECT7SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f8edaa494acb78b2f2f15b3c9edf74d">More...</a><br /></td></tr>
<tr class="separator:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e10fdbc731fa381539d260d263267d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e10fdbc731fa381539d260d263267d5">_ITC_SPR3_VECT8SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4e10fdbc731fa381539d260d263267d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e10fdbc731fa381539d260d263267d5">More...</a><br /></td></tr>
<tr class="separator:ga4e10fdbc731fa381539d260d263267d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfafa9ce773617f414c2f4f8627bede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8dfafa9ce773617f414c2f4f8627bede">_ITC_SPR3_VECT8SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8dfafa9ce773617f414c2f4f8627bede"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8dfafa9ce773617f414c2f4f8627bede">More...</a><br /></td></tr>
<tr class="separator:ga8dfafa9ce773617f414c2f4f8627bede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef977e61be38ee567e548b8dd85af37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ef977e61be38ee567e548b8dd85af37">_ITC_SPR3_VECT8SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2ef977e61be38ee567e548b8dd85af37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ef977e61be38ee567e548b8dd85af37">More...</a><br /></td></tr>
<tr class="separator:ga2ef977e61be38ee567e548b8dd85af37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81103aca38189a00e03fc69eed40fb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81103aca38189a00e03fc69eed40fb9a">_ITC_SPR3_VECT9SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga81103aca38189a00e03fc69eed40fb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga81103aca38189a00e03fc69eed40fb9a">More...</a><br /></td></tr>
<tr class="separator:ga81103aca38189a00e03fc69eed40fb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5b1aeefc0dc2f21f6f2beafbab70050">_ITC_SPR3_VECT9SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5b1aeefc0dc2f21f6f2beafbab70050">More...</a><br /></td></tr>
<tr class="separator:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657bd48c1982a779ff09413893883649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga657bd48c1982a779ff09413893883649">_ITC_SPR3_VECT9SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga657bd48c1982a779ff09413893883649"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga657bd48c1982a779ff09413893883649">More...</a><br /></td></tr>
<tr class="separator:ga657bd48c1982a779ff09413893883649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d46eb9d96707d2013613a2a39d64783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d46eb9d96707d2013613a2a39d64783">_ITC_SPR3_VECT10SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2d46eb9d96707d2013613a2a39d64783"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d46eb9d96707d2013613a2a39d64783">More...</a><br /></td></tr>
<tr class="separator:ga2d46eb9d96707d2013613a2a39d64783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39eeafc047c880119c1d5ef669d98e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga39eeafc047c880119c1d5ef669d98e50">_ITC_SPR3_VECT10SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga39eeafc047c880119c1d5ef669d98e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga39eeafc047c880119c1d5ef669d98e50">More...</a><br /></td></tr>
<tr class="separator:ga39eeafc047c880119c1d5ef669d98e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8048512d5900e6dad02e1a59f4f23a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8048512d5900e6dad02e1a59f4f23a96">_ITC_SPR3_VECT10SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8048512d5900e6dad02e1a59f4f23a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8048512d5900e6dad02e1a59f4f23a96">More...</a><br /></td></tr>
<tr class="separator:ga8048512d5900e6dad02e1a59f4f23a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686adf2602c3496df317ae70d56ac869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga686adf2602c3496df317ae70d56ac869">_ITC_SPR3_VECT11SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga686adf2602c3496df317ae70d56ac869"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga686adf2602c3496df317ae70d56ac869">More...</a><br /></td></tr>
<tr class="separator:ga686adf2602c3496df317ae70d56ac869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf91c8e599db8fb13d834e92bb246e1f0">_ITC_SPR3_VECT11SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf91c8e599db8fb13d834e92bb246e1f0">More...</a><br /></td></tr>
<tr class="separator:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b7fec6ca31586d8de402ecf0cc08e89">_ITC_SPR3_VECT11SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b7fec6ca31586d8de402ecf0cc08e89">More...</a><br /></td></tr>
<tr class="separator:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788c12947e79fc99755f78be561cc6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga788c12947e79fc99755f78be561cc6da">_ITC_SPR4_VECT12SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga788c12947e79fc99755f78be561cc6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga788c12947e79fc99755f78be561cc6da">More...</a><br /></td></tr>
<tr class="separator:ga788c12947e79fc99755f78be561cc6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507faf88fd2e5528f88851ac9fb58640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga507faf88fd2e5528f88851ac9fb58640">_ITC_SPR4_VECT12SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga507faf88fd2e5528f88851ac9fb58640"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga507faf88fd2e5528f88851ac9fb58640">More...</a><br /></td></tr>
<tr class="separator:ga507faf88fd2e5528f88851ac9fb58640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bde8839face988174f38c5c129ccdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8bde8839face988174f38c5c129ccdf3">_ITC_SPR4_VECT12SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8bde8839face988174f38c5c129ccdf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8bde8839face988174f38c5c129ccdf3">More...</a><br /></td></tr>
<tr class="separator:ga8bde8839face988174f38c5c129ccdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255e876f3eb0392f94bd278a2569d922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga255e876f3eb0392f94bd278a2569d922">_ITC_SPR4_VECT13SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga255e876f3eb0392f94bd278a2569d922"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga255e876f3eb0392f94bd278a2569d922">More...</a><br /></td></tr>
<tr class="separator:ga255e876f3eb0392f94bd278a2569d922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d4c84b06c8ce434e28ab2f418090aa3">_ITC_SPR4_VECT13SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d4c84b06c8ce434e28ab2f418090aa3">More...</a><br /></td></tr>
<tr class="separator:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9590854ab8fffbaaa0eaead3565d529c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9590854ab8fffbaaa0eaead3565d529c">_ITC_SPR4_VECT13SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9590854ab8fffbaaa0eaead3565d529c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9590854ab8fffbaaa0eaead3565d529c">More...</a><br /></td></tr>
<tr class="separator:ga9590854ab8fffbaaa0eaead3565d529c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bf8c36061ce0d799cdb68b9a7ef3f12">_ITC_SPR4_VECT14SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bf8c36061ce0d799cdb68b9a7ef3f12">More...</a><br /></td></tr>
<tr class="separator:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc018c6829fd741532d8ed28c354547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaacc018c6829fd741532d8ed28c354547">_ITC_SPR4_VECT14SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaacc018c6829fd741532d8ed28c354547"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaacc018c6829fd741532d8ed28c354547">More...</a><br /></td></tr>
<tr class="separator:gaacc018c6829fd741532d8ed28c354547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf1643f99876955751bab330299befc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6cf1643f99876955751bab330299befc">_ITC_SPR4_VECT14SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6cf1643f99876955751bab330299befc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6cf1643f99876955751bab330299befc">More...</a><br /></td></tr>
<tr class="separator:ga6cf1643f99876955751bab330299befc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a9034b7a1a6a326df6134c73436941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69a9034b7a1a6a326df6134c73436941">_ITC_SPR4_VECT15SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga69a9034b7a1a6a326df6134c73436941"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga69a9034b7a1a6a326df6134c73436941">More...</a><br /></td></tr>
<tr class="separator:ga69a9034b7a1a6a326df6134c73436941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf885ca8b9d889f0294871dd2cec5dbe5">_ITC_SPR4_VECT15SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf885ca8b9d889f0294871dd2cec5dbe5">More...</a><br /></td></tr>
<tr class="separator:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb8122c0b04795b530cd3005fd861c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7eb8122c0b04795b530cd3005fd861c8">_ITC_SPR4_VECT15SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7eb8122c0b04795b530cd3005fd861c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7eb8122c0b04795b530cd3005fd861c8">More...</a><br /></td></tr>
<tr class="separator:ga7eb8122c0b04795b530cd3005fd861c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2de3df8f8d88d23bfb71059d1713c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a2de3df8f8d88d23bfb71059d1713c3">_ITC_SPR5_VECT16SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5a2de3df8f8d88d23bfb71059d1713c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a2de3df8f8d88d23bfb71059d1713c3">More...</a><br /></td></tr>
<tr class="separator:ga5a2de3df8f8d88d23bfb71059d1713c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268d6ed248eb1ed81e1bd818711e5f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga268d6ed248eb1ed81e1bd818711e5f8d">_ITC_SPR5_VECT16SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga268d6ed248eb1ed81e1bd818711e5f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga268d6ed248eb1ed81e1bd818711e5f8d">More...</a><br /></td></tr>
<tr class="separator:ga268d6ed248eb1ed81e1bd818711e5f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6b00a79c12da800655bd1276d01937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad6b00a79c12da800655bd1276d01937">_ITC_SPR5_VECT16SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaad6b00a79c12da800655bd1276d01937"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaad6b00a79c12da800655bd1276d01937">More...</a><br /></td></tr>
<tr class="separator:gaad6b00a79c12da800655bd1276d01937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759a2875dd529810ede5ec8c5c21932f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga759a2875dd529810ede5ec8c5c21932f">_ITC_SPR5_VECT17SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga759a2875dd529810ede5ec8c5c21932f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga759a2875dd529810ede5ec8c5c21932f">More...</a><br /></td></tr>
<tr class="separator:ga759a2875dd529810ede5ec8c5c21932f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07d5501fbb235d68a4a0b492f530431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac07d5501fbb235d68a4a0b492f530431">_ITC_SPR5_VECT17SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac07d5501fbb235d68a4a0b492f530431"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac07d5501fbb235d68a4a0b492f530431">More...</a><br /></td></tr>
<tr class="separator:gac07d5501fbb235d68a4a0b492f530431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02bfd10746dd009972eb818d7332b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae02bfd10746dd009972eb818d7332b54">_ITC_SPR5_VECT17SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae02bfd10746dd009972eb818d7332b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae02bfd10746dd009972eb818d7332b54">More...</a><br /></td></tr>
<tr class="separator:gae02bfd10746dd009972eb818d7332b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088e27958d83586a89a4f9895f36d5d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga088e27958d83586a89a4f9895f36d5d2">_ITC_SPR5_VECT18SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga088e27958d83586a89a4f9895f36d5d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga088e27958d83586a89a4f9895f36d5d2">More...</a><br /></td></tr>
<tr class="separator:ga088e27958d83586a89a4f9895f36d5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363d37257ce80cc6947cdb12369f4778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga363d37257ce80cc6947cdb12369f4778">_ITC_SPR5_VECT18SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga363d37257ce80cc6947cdb12369f4778"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga363d37257ce80cc6947cdb12369f4778">More...</a><br /></td></tr>
<tr class="separator:ga363d37257ce80cc6947cdb12369f4778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ed820ec7f9bcbd679c8e79990d0baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3ed820ec7f9bcbd679c8e79990d0baa">_ITC_SPR5_VECT18SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf3ed820ec7f9bcbd679c8e79990d0baa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3ed820ec7f9bcbd679c8e79990d0baa">More...</a><br /></td></tr>
<tr class="separator:gaf3ed820ec7f9bcbd679c8e79990d0baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91553df8bba8e364881ba05b3e5dfd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga91553df8bba8e364881ba05b3e5dfd74">_ITC_SPR5_VECT19SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga91553df8bba8e364881ba05b3e5dfd74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga91553df8bba8e364881ba05b3e5dfd74">More...</a><br /></td></tr>
<tr class="separator:ga91553df8bba8e364881ba05b3e5dfd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0a367a7ec947969ace1b22aa341e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a0a367a7ec947969ace1b22aa341e98">_ITC_SPR5_VECT19SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0a0a367a7ec947969ace1b22aa341e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a0a367a7ec947969ace1b22aa341e98">More...</a><br /></td></tr>
<tr class="separator:ga0a0a367a7ec947969ace1b22aa341e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c79ab702fa418cc5345acf5666a05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3c79ab702fa418cc5345acf5666a05c">_ITC_SPR5_VECT19SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa3c79ab702fa418cc5345acf5666a05c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3c79ab702fa418cc5345acf5666a05c">More...</a><br /></td></tr>
<tr class="separator:gaa3c79ab702fa418cc5345acf5666a05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45220e487702efe5e4e62b2c22a3e286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga45220e487702efe5e4e62b2c22a3e286">_ITC_SPR6_VECT20SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga45220e487702efe5e4e62b2c22a3e286"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga45220e487702efe5e4e62b2c22a3e286">More...</a><br /></td></tr>
<tr class="separator:ga45220e487702efe5e4e62b2c22a3e286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3f9d1e7094ac9e05c619bd4f6ae552c">_ITC_SPR6_VECT20SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab3f9d1e7094ac9e05c619bd4f6ae552c">More...</a><br /></td></tr>
<tr class="separator:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752e4a664caa59118f628dcef7d81f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga752e4a664caa59118f628dcef7d81f92">_ITC_SPR6_VECT20SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga752e4a664caa59118f628dcef7d81f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga752e4a664caa59118f628dcef7d81f92">More...</a><br /></td></tr>
<tr class="separator:ga752e4a664caa59118f628dcef7d81f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e1bf9b062d181ea7ec6ce464de84042">_ITC_SPR6_VECT21SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e1bf9b062d181ea7ec6ce464de84042">More...</a><br /></td></tr>
<tr class="separator:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31c818420132f1c1252ab6a16964d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa31c818420132f1c1252ab6a16964d31">_ITC_SPR6_VECT21SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa31c818420132f1c1252ab6a16964d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa31c818420132f1c1252ab6a16964d31">More...</a><br /></td></tr>
<tr class="separator:gaa31c818420132f1c1252ab6a16964d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891e8bbd278220ec0c119f6f1c72a515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga891e8bbd278220ec0c119f6f1c72a515">_ITC_SPR6_VECT21SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga891e8bbd278220ec0c119f6f1c72a515"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga891e8bbd278220ec0c119f6f1c72a515">More...</a><br /></td></tr>
<tr class="separator:ga891e8bbd278220ec0c119f6f1c72a515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5d6f192bd1ae0d9dc343c6f9593be09">_ITC_SPR6_VECT22SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5d6f192bd1ae0d9dc343c6f9593be09">More...</a><br /></td></tr>
<tr class="separator:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07922029668d1e5cd7b54327c6d8bd5c">_ITC_SPR6_VECT22SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07922029668d1e5cd7b54327c6d8bd5c">More...</a><br /></td></tr>
<tr class="separator:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ead1d02078362b22810b9877b3494a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8ead1d02078362b22810b9877b3494a">_ITC_SPR6_VECT22SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa8ead1d02078362b22810b9877b3494a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8ead1d02078362b22810b9877b3494a">More...</a><br /></td></tr>
<tr class="separator:gaa8ead1d02078362b22810b9877b3494a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ad56c63ae8107acfd54a69f52e2a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga21ad56c63ae8107acfd54a69f52e2a33">_ITC_SPR6_VECT23SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga21ad56c63ae8107acfd54a69f52e2a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga21ad56c63ae8107acfd54a69f52e2a33">More...</a><br /></td></tr>
<tr class="separator:ga21ad56c63ae8107acfd54a69f52e2a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ffe1f4bd8b7ebc2d760701022da7a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ffe1f4bd8b7ebc2d760701022da7a93">_ITC_SPR6_VECT23SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1ffe1f4bd8b7ebc2d760701022da7a93"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ffe1f4bd8b7ebc2d760701022da7a93">More...</a><br /></td></tr>
<tr class="separator:ga1ffe1f4bd8b7ebc2d760701022da7a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b8eb9904c07541ec46c597c7ee7e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01b8eb9904c07541ec46c597c7ee7e25">_ITC_SPR6_VECT23SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga01b8eb9904c07541ec46c597c7ee7e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga01b8eb9904c07541ec46c597c7ee7e25">More...</a><br /></td></tr>
<tr class="separator:ga01b8eb9904c07541ec46c597c7ee7e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2453e9dafc4d4b90eea20c60960419ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2453e9dafc4d4b90eea20c60960419ec">_ITC_SPR7_VECT24SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2453e9dafc4d4b90eea20c60960419ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2453e9dafc4d4b90eea20c60960419ec">More...</a><br /></td></tr>
<tr class="separator:ga2453e9dafc4d4b90eea20c60960419ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab860872d61419911026b12435f3a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabab860872d61419911026b12435f3a83">_ITC_SPR7_VECT24SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabab860872d61419911026b12435f3a83"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabab860872d61419911026b12435f3a83">More...</a><br /></td></tr>
<tr class="separator:gabab860872d61419911026b12435f3a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a410d993db3634c310b7fb149b0d447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a410d993db3634c310b7fb149b0d447">_ITC_SPR7_VECT24SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7a410d993db3634c310b7fb149b0d447"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a410d993db3634c310b7fb149b0d447">More...</a><br /></td></tr>
<tr class="separator:ga7a410d993db3634c310b7fb149b0d447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga94ac28cf8e66e23e0d775ebdcf18d434">_ITC_SPR7_VECT25SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga94ac28cf8e66e23e0d775ebdcf18d434">More...</a><br /></td></tr>
<tr class="separator:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf80fc7db3c7e8118820177475b3f0b9e">_ITC_SPR7_VECT25SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf80fc7db3c7e8118820177475b3f0b9e">More...</a><br /></td></tr>
<tr class="separator:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b8ffb6f75c3a95de74a9eb2fff26829">_ITC_SPR7_VECT25SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b8ffb6f75c3a95de74a9eb2fff26829">More...</a><br /></td></tr>
<tr class="separator:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558d9205ba54d2cc25816c100d6c4823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga558d9205ba54d2cc25816c100d6c4823">_ITC_SPR7_VECT26SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga558d9205ba54d2cc25816c100d6c4823"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga558d9205ba54d2cc25816c100d6c4823">More...</a><br /></td></tr>
<tr class="separator:ga558d9205ba54d2cc25816c100d6c4823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61d41a1cd2c283edebbe43c9ad85fb00">_ITC_SPR7_VECT26SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga61d41a1cd2c283edebbe43c9ad85fb00">More...</a><br /></td></tr>
<tr class="separator:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc96be209517a3af3c348fc3482fdcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bc96be209517a3af3c348fc3482fdcf">_ITC_SPR7_VECT26SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9bc96be209517a3af3c348fc3482fdcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bc96be209517a3af3c348fc3482fdcf">More...</a><br /></td></tr>
<tr class="separator:ga9bc96be209517a3af3c348fc3482fdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42e55c11a1eae803624c4a7e38cd79c6">_ITC_SPR7_VECT27SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga42e55c11a1eae803624c4a7e38cd79c6">More...</a><br /></td></tr>
<tr class="separator:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8395146065c304f285ee6fb7b3a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad7e8395146065c304f285ee6fb7b3a8a">_ITC_SPR7_VECT27SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad7e8395146065c304f285ee6fb7b3a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad7e8395146065c304f285ee6fb7b3a8a">More...</a><br /></td></tr>
<tr class="separator:gad7e8395146065c304f285ee6fb7b3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b12f2779e9bd3a72087a505c5f0460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95b12f2779e9bd3a72087a505c5f0460">_ITC_SPR7_VECT27SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga95b12f2779e9bd3a72087a505c5f0460"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95b12f2779e9bd3a72087a505c5f0460">More...</a><br /></td></tr>
<tr class="separator:ga95b12f2779e9bd3a72087a505c5f0460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64405073e520d2492ad07763a778632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac64405073e520d2492ad07763a778632">_ITC_SPR8_VECT28SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac64405073e520d2492ad07763a778632"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac64405073e520d2492ad07763a778632">More...</a><br /></td></tr>
<tr class="separator:gac64405073e520d2492ad07763a778632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94072efe17587735b616c44e4995cf9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga94072efe17587735b616c44e4995cf9f">_ITC_SPR8_VECT28SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga94072efe17587735b616c44e4995cf9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga94072efe17587735b616c44e4995cf9f">More...</a><br /></td></tr>
<tr class="separator:ga94072efe17587735b616c44e4995cf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d74a148e3d49fd15d34daec2647ecdc">_ITC_SPR8_VECT28SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d74a148e3d49fd15d34daec2647ecdc">More...</a><br /></td></tr>
<tr class="separator:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b05aaf18f65b0246dea0362ac8beffe">_ITC_SPR8_VECT29SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1:0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b05aaf18f65b0246dea0362ac8beffe">More...</a><br /></td></tr>
<tr class="separator:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac167fd77d4dfc0efbb2de61b482e2a2d">_ITC_SPR8_VECT29SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac167fd77d4dfc0efbb2de61b482e2a2d">More...</a><br /></td></tr>
<tr class="separator:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd8380bb80a46ecbec30708acab512f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5fd8380bb80a46ecbec30708acab512f">_ITC_SPR8_VECT29SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5fd8380bb80a46ecbec30708acab512f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5fd8380bb80a46ecbec30708acab512f">More...</a><br /></td></tr>
<tr class="separator:ga5fd8380bb80a46ecbec30708acab512f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_25096823495616c066256babbf372c7d.html">stm8</a></li><li class="navelem"><a class="el" href="dir_469f908c52490a5ec5adb796ebfdc9b0.html">stm8af_stm8s</a></li><li class="navelem"><a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h.html">STM8AF_STM8S.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
