From 93bb79f8574d53fc47ea865a769e9cb0b533d1fa Mon Sep 17 00:00:00 2001
From: Pramod Kumar <pramod.kumar_1@nxp.com>
Date: Wed, 30 May 2018 16:55:33 +0530
Subject: [PATCH 060/107] board: freescale: ls1012afrwy: Add LS1012A-FRWY board support.

Add board support for LS1012A-FRWY board,
sharing many common functionalities with LS1012A-FRDM.

Signed-off-by: Pramod Kumar <pramod.kumar_1@nxp.com>
---
 board/freescale/ls1012afrwy/Kconfig     |   31 ++++++++++++++++
 board/freescale/ls1012afrwy/MAINTAINERS |   10 +++++
 board/freescale/ls1012afrwy/Makefile    |    8 ++++
 board/freescale/ls1012afrwy/README      |   58 +++++++++++++++++++++++++++++++
 4 files changed, 107 insertions(+), 0 deletions(-)
 create mode 100644 board/freescale/ls1012afrwy/Kconfig
 create mode 100644 board/freescale/ls1012afrwy/MAINTAINERS
 create mode 100644 board/freescale/ls1012afrwy/Makefile
 create mode 100644 board/freescale/ls1012afrwy/README

diff --git a/board/freescale/ls1012afrwy/Kconfig b/board/freescale/ls1012afrwy/Kconfig
new file mode 100644
index 0000000..ccad7f0
--- /dev/null
+++ b/board/freescale/ls1012afrwy/Kconfig
@@ -0,0 +1,31 @@
+if TARGET_LS1012AFRWY
+
+config SYS_BOARD
+	default "ls1012afrwy"
+
+config SYS_VENDOR
+	default "freescale"
+
+config SYS_SOC
+	default "fsl-layerscape"
+
+config SYS_CONFIG_NAME
+	default "ls1012afrwy"
+
+config SYS_LS_PFE_FW_ADDR
+	hex "Flash address of PFE firmware"
+	default 0x40020000
+
+config SYS_LS_PPA_FW_ADDR
+	hex "PPA Firmware Addr"
+	default 0x40060000
+
+config SYS_LS_PPA_ESBC_ADDR
+	hex "PPA Firmware HDR Addr"
+	default 0x401f4000
+
+config SYS_LS_PFE_ESBC_ADDR
+	hex "PFE Firmware HDR Addr"
+	default 0x401f8000
+
+endif
diff --git a/board/freescale/ls1012afrwy/MAINTAINERS b/board/freescale/ls1012afrwy/MAINTAINERS
new file mode 100644
index 0000000..1638ef8
--- /dev/null
+++ b/board/freescale/ls1012afrwy/MAINTAINERS
@@ -0,0 +1,10 @@
+LS1012AFRWY BOARD
+M:      Bhaskar Upadhaya <bhaskar.upadhaya@nxp.com>
+S:      Maintained
+F:      board/freescale/ls1012afrwy/
+F:      include/configs/ls1012afrwy.h
+F:      configs/ls1012afrwy_qspi_defconfig
+
+M:	Vinitha V Pillai <vinitha.pillai@nxp.com>
+S:	Maintained
+F:	configs/ls1012afrwy_qspi_SECURE_BOOT_defconfig
diff --git a/board/freescale/ls1012afrwy/Makefile b/board/freescale/ls1012afrwy/Makefile
new file mode 100644
index 0000000..a318506
--- /dev/null
+++ b/board/freescale/ls1012afrwy/Makefile
@@ -0,0 +1,8 @@
+#
+# Copyright 2016 Freescale Semiconductor, Inc.
+#
+# SPDX-License-Identifier:      GPL-2.0+
+#
+
+obj-y += ../ls1012afrx/ls1012afrx.o
+obj-$(CONFIG_FSL_PFE) += ../ls1012afrx/eth.o
diff --git a/board/freescale/ls1012afrwy/README b/board/freescale/ls1012afrwy/README
new file mode 100644
index 0000000..d95961e
--- /dev/null
+++ b/board/freescale/ls1012afrwy/README
@@ -0,0 +1,58 @@
+Overview
+--------
+QorIQ LS1012A FREEWAY (LS1012AFRWY) is a high-performance development
+platform, with a complete debugging environment. The LS1012AFRDM board
+supports the QorIQ LS1012A processor and is optimized to support the
+high-bandwidth DDR3L memory and a full complement of high-speed SerDes ports.
+
+LS1012A SoC Overview
+--------------------
+Please refer arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc for LS2080A
+SoC overview.
+
+ LS1012AFRDM board Overview
+ -----------------------
+ - SERDES Connections, 2 lanes supportingspeeds upto 1 Gbit/s
+     - 2 SGMII 1G PHYs
+ - DDR Controller
+     - 4 Gb DDR3L SDRAM memory, running at data rates up to 1 GT/s
+	operating at 1.35 V
+ - QSPI
+     - Onboard 512 Mbit QSPI flash memory running at speed up
+      to 108/54 MHz
+ - One high-speed USB 2.0/3.0 port, one USB 2.0 port
+     - USB 2.0/3.0 port is configured as On-The-Go (OTG) with a
+       Micro-AB connector.
+     - USB 2.0 port is a debug port (CMSIS DAP) and is configured
+       as a Micro-AB device.
+ - I2C controller
+     - One I2C bus with connectivity to Arduino headers
+ - UART
+     - UART (Console): UART1 (Without flow control) for console
+ - ARM JTAG support
+     - ARM CortexÂ® 10-pin JTAG connector for LS1012A
+     - CMSIS DAP through K20 microcontroller
+ - SAI Audio interface
+     - One SAI port, SAI 2 with full duplex support
+ - Clocks
+     - 25 MHz crystal for LS1012A
+     - 8 MHz Crystal for K20
+     - 24 MHz for SC16IS740IPW SPI to Dual UART bridge
+ - Power Supplies
+     - 5 V input supply from USB
+     - 0.9 V, 1.35 V, and 1.8 V for VDD/Core, DDR, I/O, and
+       other board interfaces
+
+Booting Options
+---------------
+QSPI Flash 1
+
+QSPI flash map
+--------------
+Images		| Size	|QSPI Flash Address
+------------------------------------------
+RCW + PBI	| 1MB	| 0x4000_0000
+U-boot 		| 1MB	| 0x4010_0000
+U-boot Env 	| 1MB	| 0x4020_0000
+PPA FIT image	| 2MB	| 0x4050_0000
+Linux ITB	| ~53MB | 0x40A0_0000
-- 
1.7.1

