Determining the location of the ModelSim executable...

Using: C:\InstallModelSim\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ProjetoSD1 -c ProjetoSD1 --vector_source="D:/Users/lfpab/Downloads/ProjetoULA_SD-main/ProjetoULA_SD-main/ProjetoSD1/Waveform3.vwf" --testbench_file="D:/Users/lfpab/Downloads/ProjetoULA_SD-main/ProjetoULA_SD-main/ProjetoSD1/simulation/qsim/Waveform3.vwf.vt"

Warning (292006): Can't contact license server "27200@pesqueira.cin.ufpe.br" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Thu Jun 26 10:13:20 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ProjetoSD1 -c ProjetoSD1 --vector_source=D:/Users/lfpab/Downloads/ProjetoULA_SD-main/ProjetoULA_SD-main/ProjetoSD1/Waveform3.vwf --testbench_file=D:/Users/lfpab/Downloads/ProjetoULA_SD-main/ProjetoULA_SD-main/ProjetoSD1/simulation/qsim/Waveform3.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Users/lfpab/Downloads/ProjetoULA_SD-main/ProjetoULA_SD-main/ProjetoSD1/simulation/qsim/" ProjetoSD1 -c ProjetoSD1

Warning (292006): Can't contact license server "27200@pesqueira.cin.ufpe.br" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Thu Jun 26 10:13:21 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/Users/lfpab/Downloads/ProjetoULA_SD-main/ProjetoULA_SD-main/ProjetoSD1/simulation/qsim/ ProjetoSD1 -c ProjetoSD1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file ProjetoSD1.vo in folder "D:/Users/lfpab/Downloads/ProjetoULA_SD-main/ProjetoULA_SD-main/ProjetoSD1/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4647 megabytes
    Info: Processing ended: Thu Jun 26 10:13:22 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Users/lfpab/Downloads/ProjetoULA_SD-main/ProjetoULA_SD-main/ProjetoSD1/simulation/qsim/ProjetoSD1.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/InstallModelSim/modelsim_ase/win32aloem/vsim -c -do ProjetoSD1.do

Reading pref.tcl

# 2020.1

# do ProjetoSD1.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:13:22 on Jun 26,2025
# vlog -work work ProjetoSD1.vo 
# -- Compiling module complemento2

# -- Compiling module hard_block
# 
# Top level modules:
# 	complemento2
# End time: 10:13:22 on Jun 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:13:22 on Jun 26,2025
# vlog -work work Waveform3.vwf.vt 
# -- Compiling module complemento2_vlg_vec_tst
# 
# Top level modules:
# 	complemento2_vlg_vec_tst
# End time: 10:13:22 on Jun 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.complemento2_vlg_vec_tst 
# Start time: 10:13:22 on Jun 26,2025
# Loading work.complemento2_vlg_vec_tst
# Loading work.complemento2
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#26

# ** Note: $finish    : Waveform3.vwf.vt(44)
#    Time: 1 us  Iteration: 0  Instance: /complemento2_vlg_vec_tst
# End time: 10:13:23 on Jun 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Users/lfpab/Downloads/ProjetoULA_SD-main/ProjetoULA_SD-main/ProjetoSD1/Waveform3.vwf...

Reading D:/Users/lfpab/Downloads/ProjetoULA_SD-main/ProjetoULA_SD-main/ProjetoSD1/simulation/qsim/ProjetoSD1.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Users/lfpab/Downloads/ProjetoULA_SD-main/ProjetoULA_SD-main/ProjetoSD1/simulation/qsim/ProjetoSD1_20250626101323.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.