Release 13.3 - xst O.76xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> 
Reading design: topmodule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topmodule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topmodule"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : topmodule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/lifo.v" into library work
Parsing module <lifo>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/display.v" into library work
Parsing module <display>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/debouncer.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v" into library work
Parsing module <topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <topmodule>.

Elaborating module <clkdiv>.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/LAB2/lab2/debouncer.v" Line 33: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/LAB2/lab2/debouncer.v" Line 45: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <decoder>.

Elaborating module <ALU>.

Elaborating module <lifo>.

Elaborating module <display>.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/LAB2/lab2/display.v" Line 83: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "/home/hpw/Documents/EC551/LAB2/lab2/display.v" Line 93: Signal <opcodesel> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topmodule>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v".
    Found 3-bit register for signal <B>.
    Found 3-bit register for signal <opcodein>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <topmodule> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/clkdiv.v".
    Found 1-bit register for signal <clk_300hz>.
    Found 18-bit register for signal <counter_300hz>.
    Found 18-bit adder for signal <counter_300hz[17]_GND_2_o_add_2_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/debouncer.v".
        NDELAY = 150
    Found 8-bit register for signal <countpushed>.
    Found 8-bit register for signal <countstill>.
    Found 1-bit register for signal <clean>.
    Found 1-bit register for signal <still>.
    Found 1-bit register for signal <pushed>.
    Found 8-bit adder for signal <countpushed[7]_GND_3_o_add_4_OUT> created at line 33.
    Found 8-bit adder for signal <countstill[7]_GND_3_o_add_9_OUT> created at line 45.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <debounce> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v".
    Found 8x3-bit Read Only RAM for signal <opcodeout>
    Summary:
	inferred   1 RAM(s).
Unit <decoder> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v".
        ADD = 3'b001
        SUB = 3'b010
        MUL = 3'b011
        SHR = 3'b100
        SHL = 3'b101
        XNOR = 3'b110
        SGT = 3'b111
        NOTHING = 3'b000
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_2_OUT> created at line 45.
    Found 4-bit adder for signal <n0033[3:0]> created at line 44.
    Found 3x3-bit multiplier for signal <a[2]_b[2]_MuLt_2_OUT> created at line 46.
    Found 6-bit shifter logical right for signal <GND_5_o_b[2]_shift_right_3_OUT> created at line 47
    Found 6-bit shifter logical left for signal <GND_5_o_b[2]_shift_left_4_OUT> created at line 48
    Found 6-bit 8-to-1 multiplexer for signal <f> created at line 43.
    Found 3-bit comparator greater for signal <b[2]_a[2]_LessThan_7_o> created at line 50
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <lifo>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/lifo.v".
    Found 36-bit register for signal <n0066[35:0]>.
    Found 18-bit register for signal <n0067[17:0]>.
    Found 6-bit register for signal <data_out>.
    Found 3-bit register for signal <pointer>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <readflag>.
    Found 3-bit register for signal <opcodedata_out>.
    Found 3-bit subtractor for signal <pointer[2]_GND_7_o_sub_29_OUT> created at line 104.
    Found 3-bit adder for signal <pointer[2]_GND_7_o_add_20_OUT> created at line 97.
    Found 6-bit 6-to-1 multiplexer for signal <GND_7_o_X_6_o_wide_mux_25_OUT> created at line 102.
    Found 3-bit 6-to-1 multiplexer for signal <GND_7_o_X_6_o_wide_mux_27_OUT> created at line 103.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <lifo> synthesized.

Synthesizing Unit <display>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/display.v".
WARNING:Xst:647 - Input <result<3:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <counter>.
    Found 4-bit register for signal <ctl>.
    Found 4-bit register for signal <currentdigit>.
    Found 6-bit subtractor for signal <result[5]_unary_minus_19_OUT> created at line 80.
    Found 2-bit adder for signal <counter[1]_GND_8_o_add_1_OUT> created at line 45.
    Found 4x4-bit Read Only RAM for signal <counter[1]_PWR_10_o_wide_mux_9_OUT>
    Found 16x8-bit Read Only RAM for signal <segments>
    Found 4-bit 4-to-1 multiplexer for signal <counter[1]_PWR_10_o_wide_mux_10_OUT> created at line 47.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <display> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_10_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_10_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_10_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_10_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_10_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_11_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_11_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_11_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_11_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_11_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_11_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
 8x3-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 24
 10-bit adder                                          : 2
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 6-bit adder                                           : 5
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 6
 9-bit adder                                           : 2
# Registers                                            : 24
 1-bit register                                        : 9
 18-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 4
 36-bit register                                       : 1
 4-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 15
 10-bit comparator lessequal                           : 2
 3-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 89
 1-bit 2-to-1 multiplexer                              : 58
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 6
 3-bit 6-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 4-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 10
 6-bit 6-to-1 multiplexer                              : 1
 6-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 2
 6-bit shifter logical left                            : 1
 6-bit shifter logical right                           : 1
# Xors                                                 : 1
 6-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <counter_300hz>: 1 register on signal <counter_300hz>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <countpushed>: 1 register on signal <countpushed>.
The following registers are absorbed into counter <countstill>: 1 register on signal <countstill>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_opcodeout> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcodein>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <opcodeout>     |          |
    -----------------------------------------------------------------------
Unit <decoder> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_segments> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <currentdigit>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segments>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_counter[1]_PWR_10_o_wide_mux_9_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <lifo>.
The following registers are absorbed into counter <pointer>: 1 register on signal <pointer>.
Unit <lifo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 17
 3-bit subtractor                                      : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 6-bit adder                                           : 12
 6-bit subtractor                                      : 1
# Counters                                             : 7
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit updown counter                                  : 1
 8-bit up counter                                      : 4
# Registers                                            : 86
 Flip-Flops                                            : 86
# Comparators                                          : 15
 10-bit comparator lessequal                           : 2
 3-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 133
 1-bit 2-to-1 multiplexer                              : 112
 1-bit 6-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 4-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4
 6-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 6-bit shifter logical left                            : 1
 6-bit shifter logical right                           : 1
# Xors                                                 : 1
 6-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ctl_0> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <topmodule> ...

Optimizing unit <ALU> ...

Optimizing unit <debounce> ...

Optimizing unit <lifo> ...

Optimizing unit <display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topmodule, actual ratio is 3.
FlipFlop B_0 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop B_0 connected to a primary input has been replicated
FlipFlop lifo2/pointer_0 has been replicated 2 time(s)
FlipFlop lifo2/pointer_1 has been replicated 1 time(s)
FlipFlop lifo2/pointer_2 has been replicated 1 time(s)
FlipFlop opcodein_2 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop opcodein_2 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 146
 Flip-Flops                                            : 146

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topmodule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 387
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 17
#      LUT2                        : 32
#      LUT3                        : 36
#      LUT4                        : 34
#      LUT5                        : 62
#      LUT6                        : 100
#      MUXCY                       : 45
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 146
#      FDC                         : 10
#      FDCE                        : 107
#      FDE                         : 10
#      FDR                         : 18
#      FDRE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 12
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             146  out of  18224     0%  
 Number of Slice LUTs:                  287  out of   9112     3%  
    Number used as Logic:               287  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    295
   Number with an unused Flip Flop:     149  out of    295    50%  
   Number with an unused LUT:             8  out of    295     2%  
   Number of fully used LUT-FF pairs:   138  out of    295    46%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkdiv1/clk_300hz                  | BUFG                   | 127   |
clk                                | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.996ns (Maximum Frequency: 200.172MHz)
   Minimum input arrival time before clock: 5.981ns
   Maximum output required time after clock: 5.837ns
   Maximum combinational path delay: 5.642ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.160ns (frequency: 240.362MHz)
  Total number of paths / destination ports: 514 / 38
-------------------------------------------------------------------------
Delay:               4.160ns (Levels of Logic = 2)
  Source:            clkdiv1/counter_300hz_0 (FF)
  Destination:       clkdiv1/counter_300hz_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clkdiv1/counter_300hz_0 to clkdiv1/counter_300hz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  clkdiv1/counter_300hz_0 (clkdiv1/counter_300hz_0)
     LUT6:I0->O            2   0.203   0.845  clkdiv1/GND_2_o_GND_2_o_equal_5_o<17>2 (clkdiv1/GND_2_o_GND_2_o_equal_5_o<17>1)
     LUT4:I1->O           18   0.205   1.049  clkdiv1/Mcount_counter_300hz_val1 (clkdiv1/Mcount_counter_300hz_val)
     FDR:R                     0.430          clkdiv1/counter_300hz_0
    ----------------------------------------
    Total                      4.160ns (1.285ns logic, 2.875ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv1/clk_300hz'
  Clock period: 4.996ns (frequency: 200.172MHz)
  Total number of paths / destination ports: 2916 / 221
-------------------------------------------------------------------------
Delay:               4.996ns (Levels of Logic = 4)
  Source:            opcodein_2 (FF)
  Destination:       lifo2/lifo_5_35 (FF)
  Source Clock:      clkdiv1/clk_300hz rising
  Destination Clock: clkdiv1/clk_300hz rising

  Data Path: opcodein_2 to lifo2/lifo_5_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            21   0.447   1.114  opcodein_2 (opcodein_2)
     LUT3:I2->O           11   0.205   0.883  decoder1/Mram_opcodeout12 (decoder1/Mram_opcodeout)
     LUT6:I5->O           18   0.205   1.050  alu1/Mmux_f421 (alu1/Mmux_f42)
     LUT6:I5->O            1   0.205   0.580  alu1/Mmux_f64_SW0 (N36)
     LUT6:I5->O            1   0.205   0.000  lifo2/mux2911 (lifo2/lifo[1][5]_data[5]_mux_11_OUT<5>)
     FDCE:D                    0.102          lifo2/lifo_5_29
    ----------------------------------------
    Total                      4.996ns (1.369ns logic, 3.627ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv1/clk_300hz'
  Total number of paths / destination ports: 892 / 335
-------------------------------------------------------------------------
Offset:              5.981ns (Levels of Logic = 5)
  Source:            A<0> (PAD)
  Destination:       lifo2/lifo_5_35 (FF)
  Destination Clock: clkdiv1/clk_300hz rising

  Data Path: A<0> to lifo2/lifo_5_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.401  A_0_IBUF (A_0_IBUF)
     LUT4:I0->O            1   0.203   0.808  alu1/Msub_GND_5_o_GND_5_o_sub_2_OUT_cy<1>11 (alu1/Msub_GND_5_o_GND_5_o_sub_2_OUT_cy<1>)
     LUT6:I3->O           18   0.205   1.050  alu1/Mmux_f421 (alu1/Mmux_f42)
     LUT6:I5->O            1   0.205   0.580  alu1/Mmux_f64_SW0 (N36)
     LUT6:I5->O            1   0.205   0.000  lifo2/mux2911 (lifo2/lifo[1][5]_data[5]_mux_11_OUT<5>)
     FDCE:D                    0.102          lifo2/lifo_5_29
    ----------------------------------------
    Total                      5.981ns (2.142ns logic, 3.839ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              4.809ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       clkdiv1/clk_300hz (FF)
  Destination Clock: clk rising

  Data Path: reset_n to clkdiv1/clk_300hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.027  reset_n_IBUF (reset_n_IBUF)
     INV:I->O            118   0.206   1.924  clkdiv1/reset_n_inv1_INV_0 (LED/reset_n_inv)
     FDRE:R                    0.430          clkdiv1/clk_300hz
    ----------------------------------------
    Total                      4.809ns (1.858ns logic, 2.951ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv1/clk_300hz'
  Total number of paths / destination ports: 39 / 14
-------------------------------------------------------------------------
Offset:              5.837ns (Levels of Logic = 2)
  Source:            lifo2/pointer_2 (FF)
  Destination:       empty (PAD)
  Source Clock:      clkdiv1/clk_300hz rising

  Data Path: lifo2/pointer_2 to empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            81   0.447   1.999  lifo2/pointer_2 (lifo2/pointer_2)
     LUT4:I0->O            2   0.203   0.616  lifo2/Mmux_empty11 (empty_OBUF)
     OBUF:I->O                 2.571          empty_OBUF (empty)
    ----------------------------------------
    Total                      5.837ns (3.221ns logic, 2.616ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.642ns (Levels of Logic = 3)
  Source:            reset_n (PAD)
  Destination:       empty (PAD)

  Data Path: reset_n to empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.028  reset_n_IBUF (reset_n_IBUF)
     LUT4:I3->O            2   0.205   0.616  lifo2/Mmux_empty11 (empty_OBUF)
     OBUF:I->O                 2.571          empty_OBUF (empty)
    ----------------------------------------
    Total                      5.642ns (3.998ns logic, 1.644ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.160|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv1/clk_300hz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clkdiv1/clk_300hz|    4.996|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 16.47 secs
 
--> 


Total memory usage is 128668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    6 (   0 filtered)

