<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::PostGenericScheduler Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1PostGenericScheduler.html">PostGenericScheduler</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PostGenericScheduler Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::PostGenericScheduler" --><!-- doxytag: inherits="llvm::GenericSchedulerBase" -->
<p><a class="el" href="classllvm_1_1PostGenericScheduler.html" title="PostGenericScheduler - Interface to the scheduling algorithm used by ScheduleDAGMI.">PostGenericScheduler</a> - Interface to the scheduling algorithm used by <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>.  
 <a href="classllvm_1_1PostGenericScheduler.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::PostGenericScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1PostGenericScheduler__inherit__graph.png" border="0" usemap="#llvm_1_1PostGenericScheduler_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1PostGenericScheduler_inherit__map" id="llvm_1_1PostGenericScheduler_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1GenericSchedulerBase.html" title="Base class for GenericScheduler." alt="" coords="7,83,207,112"/><area shape="rect" id="node4" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="5,5,208,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::PostGenericScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1PostGenericScheduler__coll__graph.png" border="0" usemap="#llvm_1_1PostGenericScheduler_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1PostGenericScheduler_coll__map" id="llvm_1_1PostGenericScheduler_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1GenericSchedulerBase.html" title="Base class for GenericScheduler." alt="" coords="3785,519,3985,548"/><area shape="rect" id="node4" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="3449,416,3652,445"/><area shape="rect" id="node6" href="structllvm_1_1SchedRemainder.html" title="Summarize the unscheduled region." alt="" coords="2645,319,2808,348"/><area shape="rect" id="node8" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; unsigned, 16 \&gt;" alt="" coords="1884,51,2129,80"/><area shape="rect" id="node10" href="classllvm_1_1SmallVectorImpl.html" title="llvm::SmallVectorImpl\&lt; unsigned \&gt;" alt="" coords="1045,19,1293,48"/><area shape="rect" id="node12" href="classllvm_1_1SmallVectorTemplateBase.html" title="llvm::SmallVectorTemplateBase\&lt; unsigned, isPodLike\&lt; unsigned \&gt;::value \&gt;" alt="" coords="396,5,903,35"/><area shape="rect" id="node14" href="classllvm_1_1SmallVectorTemplateCommon.html" title="llvm::SmallVectorTemplateCommon\&lt; unsigned \&gt;" alt="" coords="5,5,344,35"/><area shape="rect" id="node16" href="classllvm_1_1SmallVectorImpl.html" title="This class consists of common code factored out of the SmallVector class to reduce code duplication b..." alt="" coords="551,72,748,101"/><area shape="rect" id="node18" href="classllvm_1_1SmallVector.html" title="This is a &#39;vector&#39; (really, a variable&#45;sized array), optimized for the case when the array is small..." alt="" coords="1076,87,1263,116"/><area shape="rect" id="node68" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; std::pair\&lt; AnalysisID, IdentifyingPassPtr \&gt;, 4 \&gt;" alt="" coords="1784,104,2229,133"/><area shape="rect" id="node21" href="classbool.html" title="bool" alt="" coords="1145,1099,1193,1128"/><area shape="rect" id="node27" href="classllvm_1_1TargetPassConfig.html" title="Target&#45;Independent Code Generator Pass Configuration Options." alt="" coords="3132,1024,3295,1053"/><area shape="rect" id="node54" href="classllvm_1_1MCAsmInfo.html" title="This class is intended to be used as a base class for asm properties and features specific to the tar..." alt="" coords="1943,897,2071,927"/><area shape="rect" id="node85" href="classllvm_1_1DominatorTreeBase.html" title="llvm::DominatorTreeBase\&lt; MachineBasicBlock \&gt;" alt="" coords="2560,1328,2893,1357"/><area shape="rect" id="node87" href="classllvm_1_1DominatorBase.html" title="llvm::DominatorBase\&lt; MachineBasicBlock \&gt;" alt="" coords="1853,1345,2160,1375"/><area shape="rect" id="node103" href="classllvm_1_1DominatorTreeBase.html" title="Core dominator tree base class." alt="" coords="1880,1069,2133,1099"/><area shape="rect" id="node23" href="classunsigned.html" title="unsigned" alt="" coords="1129,631,1209,660"/><area shape="rect" id="node33" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine." alt="" coords="2653,713,2800,743"/><area shape="rect" id="node35" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="1935,340,2079,369"/><area shape="rect" id="node25" href="structllvm_1_1MachineSchedContext.html" title="MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti..." alt="" coords="3452,1664,3649,1693"/><area shape="rect" id="node29" href="classllvm_1_1ImmutablePass.html" title="ImmutablePass class &#45; This class is used to provide information that does not need to be run..." alt="" coords="2649,964,2804,993"/><area shape="rect" id="node31" href="classllvm_1_1ModulePass.html" title="ModulePass class &#45; This class is used to implement unstructured interprocedural optimizations and ana..." alt="" coords="1941,951,2072,980"/><area shape="rect" id="node40" href="classllvm_1_1Target.html" title="Target &#45; Wrapper for Target specific information." alt="" coords="1960,631,2053,660"/><area shape="rect" id="node42" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="1928,684,2085,713"/><area shape="rect" id="node44" href="classllvm_1_1DataLayout.html" title="A parsed version of the target data layout string in and methods for querying it." alt="" coords="1941,1571,2072,1600"/><area shape="rect" id="node112" href="classllvm_1_1AliasAnalysis.html" title="llvm::AliasAnalysis" alt="" coords="2657,1880,2796,1909"/><area shape="rect" id="node47" href="classllvm_1_1MCInstrInfo.html" title="Interface to description of machine instruction set." alt="" coords="1944,737,2069,767"/><area shape="rect" id="node49" href="classllvm_1_1MCSubtargetInfo.html" title="MCSubtargetInfo &#45; Generic base class for all target subtargets." alt="" coords="1925,791,2088,820"/><area shape="rect" id="node51" href="classllvm_1_1Triple.html" title="Triple &#45; Helper class for working with autoconf configuration names." alt="" coords="1963,844,2051,873"/><area shape="rect" id="node71" href="classllvm_1_1MachineLoopInfo.html" title="llvm::MachineLoopInfo" alt="" coords="3132,1611,3295,1640"/><area shape="rect" id="node82" href="classllvm_1_1MachineDominatorTree.html" title="DominatorTree Class &#45; Concrete subclass of DominatorTreeBase that is used to compute a normal dominat..." alt="" coords="3112,1664,3315,1693"/><area shape="rect" id="node108" href="classllvm_1_1LiveIntervals.html" title="llvm::LiveIntervals" alt="" coords="3147,1824,3280,1853"/><area shape="rect" id="node60" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class &#45; We assume that the target defines a static array of MCRegisterDesc object..." alt="" coords="1932,459,2081,488"/><area shape="rect" id="node118" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="2919,511,3087,540"/><area shape="rect" id="node64" href="classllvm_1_1PassConfigImpl.html" title="llvm::PassConfigImpl" alt="" coords="2651,477,2803,507"/><area shape="rect" id="node66" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; AnalysisID, IdentifyingPassPtr \&gt;" alt="" coords="1837,512,2176,541"/><area shape="rect" id="node73" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="2632,1725,2821,1755"/><area shape="rect" id="node75" href="classllvm_1_1FunctionPass.html" title="FunctionPass class &#45; This class is used to implement most global optimizations." alt="" coords="1937,1725,2076,1755"/><area shape="rect" id="node78" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="3132,1717,3295,1747"/><area shape="rect" id="node80" href="classllvm_1_1RegisterClassInfo.html" title="llvm::RegisterClassInfo" alt="" coords="3132,1771,3295,1800"/><area shape="rect" id="node92" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; MachineBasicBlock *, MachineBasicBlock * \&gt;" alt="" coords="1793,1464,2220,1493"/><area shape="rect" id="node94" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; MachineBasicBlock *, std::unique_ptr\&lt; DomTreeNodeBase\&lt; MachineBasicBlock \&gt; \&gt; \&gt;" alt="" coords="1660,1517,2353,1547"/><area shape="rect" id="node96" href="classllvm_1_1DomTreeNodeBase.html" title="llvm::DomTreeNodeBase\&lt; MachineBasicBlock \&gt;" alt="" coords="1841,1173,2172,1203"/><area shape="rect" id="node100" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; MachineBasicBlock *, InfoRec \&gt;" alt="" coords="1837,1227,2176,1256"/><area shape="rect" id="node116" href="classllvm_1_1TargetLibraryInfo.html" title="Provides information about what library functions are available for the current target." alt="" coords="1927,1880,2087,1909"/><area shape="rect" id="node121" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="3464,1717,3637,1747"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1PostGenericScheduler-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb">PostGenericScheduler</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="namespacellvm.html#a0a0b5a87b02a31da6aa348f986ba1dada7f99889954c8c69be388fb1de5807aa4">C</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#aba311d5f99a7e56eb82cc4b8a35e192d">~PostGenericScheduler</a> () override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Optionally override the per-region scheduling policy.  <a href="#ae4758631028c5ed6276e33ac9dccb4bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PostRA scheduling does not track pressure.  <a href="#a166bd59cd27ad6b2986ca7d7482e3013"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *Dag) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="#a744ad04adf5ae507a33542ec18b0d97f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">registerRoots</a> () override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU).  <a href="#aee5ca47cbb46d1237ce496179411b03e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the next node to schedule.  <a href="#af8a37b0efa51cfd3f6b4729e3298de7f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">scheduleTree</a> (<a class="el" href="classunsigned.html">unsigned</a> SubtreeID) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <a href="#a1e662247e5a490eb442f3c3fdc03fc55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Called after <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes.  <a href="#a19c13266ab002ad2ce608573c4d2c98e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">When all predecessor dependencies have been resolved, free this node for top-down scheduling.  <a href="#a7b2207fcd69085e114fe45fb49276ff2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">When all successor dependencies have been resolved, free this node for bottom-up scheduling.  <a href="#ac32bc6bea26f0dc3cc421145f6c41af6"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ad9f7d64df62c7391f08ec630ea104e71">tryCandidate</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply a set of heursitics to a new candidate for PostRA scheduling.  <a href="#ad9f7d64df62c7391f08ec630ea104e71"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ac0ed66e777f4e48ebe10a98a82db746b">pickNodeFromQueue</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand)</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1PostGenericScheduler.html" title="PostGenericScheduler - Interface to the scheduling algorithm used by ScheduleDAGMI.">PostGenericScheduler</a> - Interface to the scheduling algorithm used by <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>. </p>
<p>Callbacks from <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>: initPolicy -&gt; initialize(DAG) -&gt; registerRoots -&gt; pickNode ... </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00904">904</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ac8d3e1ce009ee1e50dfd8897346404bb"></a><!-- doxytag: member="llvm::PostGenericScheduler::PostGenericScheduler" ref="ac8d3e1ce009ee1e50dfd8897346404bb" args="(const MachineSchedContext *C)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb">llvm::PostGenericScheduler::PostGenericScheduler</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00909">909</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba311d5f99a7e56eb82cc4b8a35e192d"></a><!-- doxytag: member="llvm::PostGenericScheduler::~PostGenericScheduler" ref="aba311d5f99a7e56eb82cc4b8a35e192d" args="() override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PostGenericScheduler.html#aba311d5f99a7e56eb82cc4b8a35e192d">llvm::PostGenericScheduler::~PostGenericScheduler</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00912">912</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a744ad04adf5ae507a33542ec18b0d97f"></a><!-- doxytag: member="llvm::PostGenericScheduler::initialize" ref="a744ad04adf5ae507a33542ec18b0d97f" args="(ScheduleDAGMI *Dag) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">PostGenericScheduler::initialize</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02902">2902</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00711">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer()</a>, <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Dag</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00068">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00078">llvm::TargetSchedModel::getInstrItineraries()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00169">llvm::ScheduleDAGInstrs::getSchedModel()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01620">llvm::SchedRemainder::init()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::MF</a>, <a class="el" href="MachineScheduler_8h_source.html#l00829">llvm::GenericSchedulerBase::Rem</a>, <a class="el" href="MachineScheduler_8h_source.html#l00826">llvm::GenericSchedulerBase::SchedModel</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00827">llvm::GenericSchedulerBase::TRI</a>.</p>

</div>
</div>
<a class="anchor" id="ae4758631028c5ed6276e33ac9dccb4bf"></a><!-- doxytag: member="llvm::PostGenericScheduler::initPolicy" ref="ae4758631028c5ed6276e33ac9dccb4bf" args="(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">llvm::PostGenericScheduler::initPolicy</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>Begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumRegionInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Optionally override the per-region scheduling policy. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00914">914</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="af8a37b0efa51cfd3f6b4729e3298de7f"></a><!-- doxytag: member="llvm::PostGenericScheduler::pickNode" ref="af8a37b0efa51cfd3f6b4729e3298de7f" args="(bool &amp;IsTopNode) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * <a class="el" href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">PostGenericScheduler::pickNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pick the next node to schedule. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02992">2992</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00288">llvm::ScheduleDAGMI::bottom()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">llvm::GenericSchedulerBase::NoCand</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, <a class="el" href="MachineScheduler_8h_source.html#l00786">llvm::GenericSchedulerBase::SchedCandidate::Policy</a>, <a class="el" href="MachineScheduler_8h_source.html#l00792">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02149">llvm::GenericSchedulerBase::setPolicy()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00789">llvm::GenericSchedulerBase::SchedCandidate::SU</a>, <a class="el" href="MachineScheduler_8h_source.html#l00287">llvm::ScheduleDAGMI::top()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02359">tracePick()</a>.</p>

</div>
</div>
<a class="anchor" id="ac0ed66e777f4e48ebe10a98a82db746b"></a><!-- doxytag: member="llvm::PostGenericScheduler::pickNodeFromQueue" ref="ac0ed66e777f4e48ebe10a98a82db746b" args="(SchedCandidate &amp;Cand)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PostGenericScheduler.html#ac0ed66e777f4e48ebe10a98a82db746b">PostGenericScheduler::pickNodeFromQueue</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02974">2974</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00497">llvm::ReadyQueue::begin()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00501">llvm::ReadyQueue::dump()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00499">llvm::ReadyQueue::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02131">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">llvm::GenericSchedulerBase::NoCand</a>, <a class="el" href="MachineScheduler_8h_source.html#l00786">llvm::GenericSchedulerBase::SchedCandidate::Policy</a>, <a class="el" href="MachineScheduler_8h_source.html#l00792">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, <a class="el" href="MachineScheduler_8h_source.html#l00826">llvm::GenericSchedulerBase::SchedModel</a>, <a class="el" href="MachineScheduler_8h_source.html#l00809">llvm::GenericSchedulerBase::SchedCandidate::setBest()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00789">llvm::GenericSchedulerBase::SchedCandidate::SU</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02245">llvm::GenericSchedulerBase::traceCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="aee5ca47cbb46d1237ce496179411b03e"></a><!-- doxytag: member="llvm::PostGenericScheduler::registerRoots" ref="aee5ca47cbb46d1237ce496179411b03e" args="() override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">PostGenericScheduler::registerRoots</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02922">2922</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00526">llvm::SchedRemainder::CriticalPath</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="namespacellvm.html#a455ac3fd012d8bacf625cd1982bd5a7e">llvm::DumpCriticalPathLength</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00729">llvm::errs()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00423">llvm::SUnit::getDepth()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00829">llvm::GenericSchedulerBase::Rem</a>.</p>

</div>
</div>
<a class="anchor" id="ac32bc6bea26f0dc3cc421145f6c41af6"></a><!-- doxytag: member="llvm::PostGenericScheduler::releaseBottomNode" ref="ac32bc6bea26f0dc3cc421145f6c41af6" args="(SUnit *SU) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">llvm::PostGenericScheduler::releaseBottomNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td><code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00940">940</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a7b2207fcd69085e114fe45fb49276ff2"></a><!-- doxytag: member="llvm::PostGenericScheduler::releaseTopNode" ref="a7b2207fcd69085e114fe45fb49276ff2" args="(SUnit *SU) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">llvm::PostGenericScheduler::releaseTopNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td><code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00935">935</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8cpp_source.html#l01802">llvm::SchedBoundary::releaseTopNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a19c13266ab002ad2ce608573c4d2c98e"></a><!-- doxytag: member="llvm::PostGenericScheduler::schedNode" ref="a19c13266ab002ad2ce608573c4d2c98e" args="(SUnit *SU, bool IsTopNode) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">PostGenericScheduler::schedNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Called after <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03022">3022</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00317">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a class="anchor" id="a1e662247e5a490eb442f3c3fdc03fc55"></a><!-- doxytag: member="llvm::PostGenericScheduler::scheduleTree" ref="a1e662247e5a490eb442f3c3fdc03fc55" args="(unsigned SubtreeID) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">llvm::PostGenericScheduler::scheduleTree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubtreeID</em></td><td>)</td>
          <td><code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Scheduler callback to notify that a new subtree is scheduled. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00929">929</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a166bd59cd27ad6b2986ca7d7482e3013"></a><!-- doxytag: member="llvm::PostGenericScheduler::shouldTrackPressure" ref="a166bd59cd27ad6b2986ca7d7482e3013" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">llvm::PostGenericScheduler::shouldTrackPressure</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PostRA scheduling does not track pressure. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1d54e917bcbe822353364a34648f5840">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00921">921</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9f7d64df62c7391f08ec630ea104e71"></a><!-- doxytag: member="llvm::PostGenericScheduler::tryCandidate" ref="ad9f7d64df62c7391f08ec630ea104e71" args="(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PostGenericScheduler.html#ad9f7d64df62c7391f08ec630ea104e71">PostGenericScheduler::tryCandidate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Apply a set of heursitics to a new candidate for PostRA scheduling. </p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">Cand</td><td>provides the policy and current best candidate. </td></tr>
    <tr><td class="paramname">TryCand</td><td>refers to the next <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> candidate, otherwise uninitialized. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02941">2941</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00767">llvm::GenericSchedulerBase::SchedResourceDelta::CritResources</a>, <a class="el" href="MachineScheduler_8h_source.html#l00770">llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources</a>, <a class="el" href="MachineScheduler_8h_source.html#l00806">llvm::GenericSchedulerBase::SchedCandidate::isValid()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, <a class="el" href="MachineScheduler_8h_source.html#l00749">llvm::GenericSchedulerBase::NodeOrder</a>, <a class="el" href="MachineScheduler_8h_source.html#l00792">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, <a class="el" href="MachineScheduler_8h_source.html#l00801">llvm::GenericSchedulerBase::SchedCandidate::ResDelta</a>, <a class="el" href="MachineScheduler_8h_source.html#l00748">llvm::GenericSchedulerBase::ResourceDemand</a>, <a class="el" href="MachineScheduler_8h_source.html#l00748">llvm::GenericSchedulerBase::ResourceReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">llvm::GenericSchedulerBase::Stall</a>, <a class="el" href="MachineScheduler_8h_source.html#l00789">llvm::GenericSchedulerBase::SchedCandidate::SU</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02316">tryGreater()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02333">tryLatency()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02299">tryLess()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li><a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:34:30 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
