
.\files\threadx.out:	file format elf32-littlearm

Disassembly of section .vectors:

00000000 <_vectors>:
       0: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x20 <reset_addr>
       4: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x24 <undefined_addr>
       8: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x28 <svc_addr>
       c: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x2c <prefetch_abort_addr>
      10: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x30 <data_abort_addr>
      14: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x34 <reserved_addr>
      18: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x38 <irq_addr>
      1c: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x3c <fiq_addr>

00000020 <reset_addr>:
      20: 94 69 0b 70  	.word	0x700b6994

00000024 <undefined_addr>:
      24: c1 5c 0b 70  	.word	0x700b5cc1

00000028 <svc_addr>:
      28: 00 60 0b 70  	.word	0x700b6000

0000002c <prefetch_abort_addr>:
      2c: 01 5d 0b 70  	.word	0x700b5d01

00000030 <data_abort_addr>:
      30: 00 5e 0b 70  	.word	0x700b5e00

00000034 <reserved_addr>:
      34: 81 5c 0b 70  	.word	0x700b5c81

00000038 <irq_addr>:
      38: 00 5f 0b 70  	.word	0x700b5f00

0000003c <fiq_addr>:
      3c: 11 5b 0b 70  	.word	0x700b5b11

Disassembly of section .text.hwi:

700b5400 <HwiP_enableInt>:
700b5400: b580         	push	{r7, lr}
700b5402: b084         	sub	sp, #0x10
700b5404: 9003         	str	r0, [sp, #0xc]
700b5406: f7ff ff73    	bl	0x700b52f0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x11a
700b540a: f248 1058    	movw	r0, #0x8158
700b540e: f2c7 000b    	movt	r0, #0x700b
700b5412: 6801         	ldr	r1, [r0]
700b5414: 9803         	ldr	r0, [sp, #0xc]
700b5416: f400 70f0    	and	r0, r0, #0x1e0
700b541a: 4408         	add	r0, r1
700b541c: f500 6081    	add.w	r0, r0, #0x408
700b5420: 9002         	str	r0, [sp, #0x8]
700b5422: 9803         	ldr	r0, [sp, #0xc]
700b5424: f000 001f    	and	r0, r0, #0x1f
700b5428: 9001         	str	r0, [sp, #0x4]
700b542a: 9901         	ldr	r1, [sp, #0x4]
700b542c: 2001         	movs	r0, #0x1
700b542e: 4088         	lsls	r0, r1
700b5430: 9902         	ldr	r1, [sp, #0x8]
700b5432: 6008         	str	r0, [r1]
700b5434: b004         	add	sp, #0x10
700b5436: bd80         	pop	{r7, pc}
700b5438: bf00         	nop
700b543a: bf00         	nop
700b543c: bf00         	nop
700b543e: bf00         	nop

700b5440 <HwiP_disableInt>:
700b5440: b580         	push	{r7, lr}
700b5442: b084         	sub	sp, #0x10
700b5444: 9003         	str	r0, [sp, #0xc]
700b5446: 2000         	movs	r0, #0x0
700b5448: 9000         	str	r0, [sp]
700b544a: f248 1058    	movw	r0, #0x8158
700b544e: f2c7 000b    	movt	r0, #0x700b
700b5452: 6801         	ldr	r1, [r0]
700b5454: 9803         	ldr	r0, [sp, #0xc]
700b5456: f400 70f0    	and	r0, r0, #0x1e0
700b545a: 4408         	add	r0, r1
700b545c: f200 400c    	addw	r0, r0, #0x40c
700b5460: 9002         	str	r0, [sp, #0x8]
700b5462: 9803         	ldr	r0, [sp, #0xc]
700b5464: f000 001f    	and	r0, r0, #0x1f
700b5468: 9001         	str	r0, [sp, #0x4]
700b546a: 9802         	ldr	r0, [sp, #0x8]
700b546c: 6800         	ldr	r0, [r0]
700b546e: 9901         	ldr	r1, [sp, #0x4]
700b5470: 40c8         	lsrs	r0, r1
700b5472: 07c0         	lsls	r0, r0, #0x1f
700b5474: b118         	cbz	r0, 0x700b547e <HwiP_disableInt+0x3e> @ imm = #0x6
700b5476: e7ff         	b	0x700b5478 <HwiP_disableInt+0x38> @ imm = #-0x2
700b5478: 2001         	movs	r0, #0x1
700b547a: 9000         	str	r0, [sp]
700b547c: e7ff         	b	0x700b547e <HwiP_disableInt+0x3e> @ imm = #-0x2
700b547e: 9901         	ldr	r1, [sp, #0x4]
700b5480: 2001         	movs	r0, #0x1
700b5482: 4088         	lsls	r0, r1
700b5484: 9902         	ldr	r1, [sp, #0x8]
700b5486: 6008         	str	r0, [r1]
700b5488: f7ff ff32    	bl	0x700b52f0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x19c
700b548c: 9800         	ldr	r0, [sp]
700b548e: b004         	add	sp, #0x10
700b5490: bd80         	pop	{r7, pc}
700b5492: bf00         	nop
700b5494: bf00         	nop
700b5496: bf00         	nop
700b5498: bf00         	nop
700b549a: bf00         	nop
700b549c: bf00         	nop
700b549e: bf00         	nop

700b54a0 <HwiP_restoreInt>:
700b54a0: b580         	push	{r7, lr}
700b54a2: b082         	sub	sp, #0x8
700b54a4: 9001         	str	r0, [sp, #0x4]
700b54a6: 9100         	str	r1, [sp]
700b54a8: 9800         	ldr	r0, [sp]
700b54aa: b120         	cbz	r0, 0x700b54b6 <HwiP_restoreInt+0x16> @ imm = #0x8
700b54ac: e7ff         	b	0x700b54ae <HwiP_restoreInt+0xe> @ imm = #-0x2
700b54ae: 9801         	ldr	r0, [sp, #0x4]
700b54b0: f7ff ffa6    	bl	0x700b5400 <HwiP_enableInt> @ imm = #-0xb4
700b54b4: e003         	b	0x700b54be <HwiP_restoreInt+0x1e> @ imm = #0x6
700b54b6: 9801         	ldr	r0, [sp, #0x4]
700b54b8: f7ff ffc2    	bl	0x700b5440 <HwiP_disableInt> @ imm = #-0x7c
700b54bc: e7ff         	b	0x700b54be <HwiP_restoreInt+0x1e> @ imm = #-0x2
700b54be: b002         	add	sp, #0x8
700b54c0: bd80         	pop	{r7, pc}
700b54c2: bf00         	nop
700b54c4: bf00         	nop
700b54c6: bf00         	nop
700b54c8: bf00         	nop
700b54ca: bf00         	nop
700b54cc: bf00         	nop
700b54ce: bf00         	nop

700b54d0 <HwiP_clearInt>:
700b54d0: b083         	sub	sp, #0xc
700b54d2: 9002         	str	r0, [sp, #0x8]
700b54d4: f248 1058    	movw	r0, #0x8158
700b54d8: f2c7 000b    	movt	r0, #0x700b
700b54dc: 6801         	ldr	r1, [r0]
700b54de: 9802         	ldr	r0, [sp, #0x8]
700b54e0: f400 70f0    	and	r0, r0, #0x1e0
700b54e4: 4408         	add	r0, r1
700b54e6: f200 4004    	addw	r0, r0, #0x404
700b54ea: 9001         	str	r0, [sp, #0x4]
700b54ec: 9802         	ldr	r0, [sp, #0x8]
700b54ee: f000 001f    	and	r0, r0, #0x1f
700b54f2: 9000         	str	r0, [sp]
700b54f4: 9900         	ldr	r1, [sp]
700b54f6: 2001         	movs	r0, #0x1
700b54f8: 4088         	lsls	r0, r1
700b54fa: 9901         	ldr	r1, [sp, #0x4]
700b54fc: 6008         	str	r0, [r1]
700b54fe: b003         	add	sp, #0xc
700b5500: 4770         	bx	lr
700b5502: bf00         	nop
700b5504: bf00         	nop
700b5506: bf00         	nop
700b5508: bf00         	nop
700b550a: bf00         	nop
700b550c: bf00         	nop
700b550e: bf00         	nop

700b5510 <HwiP_post>:
700b5510: b580         	push	{r7, lr}
700b5512: b084         	sub	sp, #0x10
700b5514: 9003         	str	r0, [sp, #0xc]
700b5516: f248 1058    	movw	r0, #0x8158
700b551a: f2c7 000b    	movt	r0, #0x700b
700b551e: 6801         	ldr	r1, [r0]
700b5520: 9803         	ldr	r0, [sp, #0xc]
700b5522: f400 70f0    	and	r0, r0, #0x1e0
700b5526: 4408         	add	r0, r1
700b5528: f500 6080    	add.w	r0, r0, #0x400
700b552c: 9002         	str	r0, [sp, #0x8]
700b552e: 9803         	ldr	r0, [sp, #0xc]
700b5530: f000 001f    	and	r0, r0, #0x1f
700b5534: 9001         	str	r0, [sp, #0x4]
700b5536: 9901         	ldr	r1, [sp, #0x4]
700b5538: 2001         	movs	r0, #0x1
700b553a: 4088         	lsls	r0, r1
700b553c: 9902         	ldr	r1, [sp, #0x8]
700b553e: 6008         	str	r0, [r1]
700b5540: f7ff fed6    	bl	0x700b52f0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x254
700b5544: b004         	add	sp, #0x10
700b5546: bd80         	pop	{r7, pc}
700b5548: bf00         	nop
700b554a: bf00         	nop
700b554c: bf00         	nop
700b554e: bf00         	nop

700b5550 <HwiP_Params_init>:
700b5550: b081         	sub	sp, #0x4
700b5552: 9000         	str	r0, [sp]
700b5554: 9900         	ldr	r1, [sp]
700b5556: 2000         	movs	r0, #0x0
700b5558: 6008         	str	r0, [r1]
700b555a: 9900         	ldr	r1, [sp]
700b555c: 6048         	str	r0, [r1, #0x4]
700b555e: 9900         	ldr	r1, [sp]
700b5560: 6088         	str	r0, [r1, #0x8]
700b5562: 9900         	ldr	r1, [sp]
700b5564: 8188         	strh	r0, [r1, #0xc]
700b5566: 9a00         	ldr	r2, [sp]
700b5568: 210f         	movs	r1, #0xf
700b556a: 7391         	strb	r1, [r2, #0xe]
700b556c: 9900         	ldr	r1, [sp]
700b556e: 73c8         	strb	r0, [r1, #0xf]
700b5570: 9900         	ldr	r1, [sp]
700b5572: 7408         	strb	r0, [r1, #0x10]
700b5574: b001         	add	sp, #0x4
700b5576: 4770         	bx	lr
700b5578: bf00         	nop
700b557a: bf00         	nop
700b557c: bf00         	nop
700b557e: bf00         	nop

700b5580 <HwiP_construct>:
700b5580: b580         	push	{r7, lr}
700b5582: b084         	sub	sp, #0x10
700b5584: 9003         	str	r0, [sp, #0xc]
700b5586: 9102         	str	r1, [sp, #0x8]
700b5588: 9803         	ldr	r0, [sp, #0xc]
700b558a: 9001         	str	r0, [sp, #0x4]
700b558c: 2001         	movs	r0, #0x1
700b558e: f001 fa97    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x152e
700b5592: 9802         	ldr	r0, [sp, #0x8]
700b5594: 6840         	ldr	r0, [r0, #0x4]
700b5596: 2800         	cmp	r0, #0x0
700b5598: bf18         	it	ne
700b559a: 2001         	movne	r0, #0x1
700b559c: f001 fa90    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x1520
700b55a0: 9802         	ldr	r0, [sp, #0x8]
700b55a2: 6801         	ldr	r1, [r0]
700b55a4: 2000         	movs	r0, #0x0
700b55a6: 9000         	str	r0, [sp]
700b55a8: f5b1 7f80    	cmp.w	r1, #0x100
700b55ac: bf38         	it	lo
700b55ae: 2001         	movlo	r0, #0x1
700b55b0: f001 fa86    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x150c
700b55b4: 9800         	ldr	r0, [sp]
700b55b6: 9902         	ldr	r1, [sp, #0x8]
700b55b8: 7b89         	ldrb	r1, [r1, #0xe]
700b55ba: 2910         	cmp	r1, #0x10
700b55bc: bf38         	it	lo
700b55be: 2001         	movlo	r0, #0x1
700b55c0: f001 fa7e    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x14fc
700b55c4: 9802         	ldr	r0, [sp, #0x8]
700b55c6: 6800         	ldr	r0, [r0]
700b55c8: f7ff ff3a    	bl	0x700b5440 <HwiP_disableInt> @ imm = #-0x18c
700b55cc: 9802         	ldr	r0, [sp, #0x8]
700b55ce: 6800         	ldr	r0, [r0]
700b55d0: f7ff ff7e    	bl	0x700b54d0 <HwiP_clearInt> @ imm = #-0x104
700b55d4: 9902         	ldr	r1, [sp, #0x8]
700b55d6: 6808         	ldr	r0, [r1]
700b55d8: 7bc9         	ldrb	r1, [r1, #0xf]
700b55da: f000 f841    	bl	0x700b5660 <HwiP_setAsFIQ> @ imm = #0x82
700b55de: 9902         	ldr	r1, [sp, #0x8]
700b55e0: 6808         	ldr	r0, [r1]
700b55e2: 7b89         	ldrb	r1, [r1, #0xe]
700b55e4: f000 f86c    	bl	0x700b56c0 <HwiP_setPri> @ imm = #0xd8
700b55e8: 9902         	ldr	r1, [sp, #0x8]
700b55ea: 6808         	ldr	r0, [r1]
700b55ec: 7c09         	ldrb	r1, [r1, #0x10]
700b55ee: f000 f87f    	bl	0x700b56f0 <HwiP_setAsPulse> @ imm = #0xfe
700b55f2: 9802         	ldr	r0, [sp, #0x8]
700b55f4: 7bc0         	ldrb	r0, [r0, #0xf]
700b55f6: b148         	cbz	r0, 0x700b560c <HwiP_construct+0x8c> @ imm = #0x12
700b55f8: e7ff         	b	0x700b55fa <HwiP_construct+0x7a> @ imm = #-0x2
700b55fa: 9802         	ldr	r0, [sp, #0x8]
700b55fc: 6800         	ldr	r0, [r0]
700b55fe: f645 3111    	movw	r1, #0x5b11
700b5602: f2c7 010b    	movt	r1, #0x700b
700b5606: f000 f8a3    	bl	0x700b5750 <HwiP_setVecAddr> @ imm = #0x146
700b560a: e008         	b	0x700b561e <HwiP_construct+0x9e> @ imm = #0x10
700b560c: 9802         	ldr	r0, [sp, #0x8]
700b560e: 6800         	ldr	r0, [r0]
700b5610: f645 7100    	movw	r1, #0x5f00
700b5614: f2c7 010b    	movt	r1, #0x700b
700b5618: f000 f89a    	bl	0x700b5750 <HwiP_setVecAddr> @ imm = #0x134
700b561c: e7ff         	b	0x700b561e <HwiP_construct+0x9e> @ imm = #-0x2
700b561e: 9802         	ldr	r0, [sp, #0x8]
700b5620: 6802         	ldr	r2, [r0]
700b5622: 6840         	ldr	r0, [r0, #0x4]
700b5624: f648 710c    	movw	r1, #0x8f0c
700b5628: f2c7 0108    	movt	r1, #0x7008
700b562c: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b5630: 9802         	ldr	r0, [sp, #0x8]
700b5632: 6802         	ldr	r2, [r0]
700b5634: 6880         	ldr	r0, [r0, #0x8]
700b5636: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b563a: f8c1 0400    	str.w	r0, [r1, #0x400]
700b563e: 9802         	ldr	r0, [sp, #0x8]
700b5640: 6800         	ldr	r0, [r0]
700b5642: 9901         	ldr	r1, [sp, #0x4]
700b5644: 6008         	str	r0, [r1]
700b5646: 9802         	ldr	r0, [sp, #0x8]
700b5648: 6800         	ldr	r0, [r0]
700b564a: f7ff fed9    	bl	0x700b5400 <HwiP_enableInt> @ imm = #-0x24e
700b564e: 2000         	movs	r0, #0x0
700b5650: b004         	add	sp, #0x10
700b5652: bd80         	pop	{r7, pc}
700b5654: bf00         	nop
700b5656: bf00         	nop
700b5658: bf00         	nop
700b565a: bf00         	nop
700b565c: bf00         	nop
700b565e: bf00         	nop

700b5660 <HwiP_setAsFIQ>:
700b5660: b084         	sub	sp, #0x10
700b5662: 9003         	str	r0, [sp, #0xc]
700b5664: 9102         	str	r1, [sp, #0x8]
700b5666: f248 1058    	movw	r0, #0x8158
700b566a: f2c7 000b    	movt	r0, #0x700b
700b566e: 6801         	ldr	r1, [r0]
700b5670: 9803         	ldr	r0, [sp, #0xc]
700b5672: f400 70f0    	and	r0, r0, #0x1e0
700b5676: 4408         	add	r0, r1
700b5678: f500 6083    	add.w	r0, r0, #0x418
700b567c: 9001         	str	r0, [sp, #0x4]
700b567e: 9803         	ldr	r0, [sp, #0xc]
700b5680: f000 001f    	and	r0, r0, #0x1f
700b5684: 9000         	str	r0, [sp]
700b5686: 9802         	ldr	r0, [sp, #0x8]
700b5688: b148         	cbz	r0, 0x700b569e <HwiP_setAsFIQ+0x3e> @ imm = #0x12
700b568a: e7ff         	b	0x700b568c <HwiP_setAsFIQ+0x2c> @ imm = #-0x2
700b568c: 9900         	ldr	r1, [sp]
700b568e: 2001         	movs	r0, #0x1
700b5690: fa00 f201    	lsl.w	r2, r0, r1
700b5694: 9901         	ldr	r1, [sp, #0x4]
700b5696: 6808         	ldr	r0, [r1]
700b5698: 4310         	orrs	r0, r2
700b569a: 6008         	str	r0, [r1]
700b569c: e008         	b	0x700b56b0 <HwiP_setAsFIQ+0x50> @ imm = #0x10
700b569e: 9900         	ldr	r1, [sp]
700b56a0: 2001         	movs	r0, #0x1
700b56a2: fa00 f201    	lsl.w	r2, r0, r1
700b56a6: 9901         	ldr	r1, [sp, #0x4]
700b56a8: 6808         	ldr	r0, [r1]
700b56aa: 4390         	bics	r0, r2
700b56ac: 6008         	str	r0, [r1]
700b56ae: e7ff         	b	0x700b56b0 <HwiP_setAsFIQ+0x50> @ imm = #-0x2
700b56b0: b004         	add	sp, #0x10
700b56b2: 4770         	bx	lr
700b56b4: bf00         	nop
700b56b6: bf00         	nop
700b56b8: bf00         	nop
700b56ba: bf00         	nop
700b56bc: bf00         	nop
700b56be: bf00         	nop

700b56c0 <HwiP_setPri>:
700b56c0: b083         	sub	sp, #0xc
700b56c2: 9002         	str	r0, [sp, #0x8]
700b56c4: 9101         	str	r1, [sp, #0x4]
700b56c6: f248 1058    	movw	r0, #0x8158
700b56ca: f2c7 000b    	movt	r0, #0x700b
700b56ce: 6800         	ldr	r0, [r0]
700b56d0: 9902         	ldr	r1, [sp, #0x8]
700b56d2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b56d6: f500 5080    	add.w	r0, r0, #0x1000
700b56da: 9000         	str	r0, [sp]
700b56dc: 9801         	ldr	r0, [sp, #0x4]
700b56de: f000 000f    	and	r0, r0, #0xf
700b56e2: 9900         	ldr	r1, [sp]
700b56e4: 6008         	str	r0, [r1]
700b56e6: b003         	add	sp, #0xc
700b56e8: 4770         	bx	lr
700b56ea: bf00         	nop
700b56ec: bf00         	nop
700b56ee: bf00         	nop

700b56f0 <HwiP_setAsPulse>:
700b56f0: b084         	sub	sp, #0x10
700b56f2: 9003         	str	r0, [sp, #0xc]
700b56f4: 9102         	str	r1, [sp, #0x8]
700b56f6: f248 1058    	movw	r0, #0x8158
700b56fa: f2c7 000b    	movt	r0, #0x700b
700b56fe: 6801         	ldr	r1, [r0]
700b5700: 9803         	ldr	r0, [sp, #0xc]
700b5702: f400 70f0    	and	r0, r0, #0x1e0
700b5706: 4408         	add	r0, r1
700b5708: f200 401c    	addw	r0, r0, #0x41c
700b570c: 9001         	str	r0, [sp, #0x4]
700b570e: 9803         	ldr	r0, [sp, #0xc]
700b5710: f000 001f    	and	r0, r0, #0x1f
700b5714: 9000         	str	r0, [sp]
700b5716: 9802         	ldr	r0, [sp, #0x8]
700b5718: b148         	cbz	r0, 0x700b572e <HwiP_setAsPulse+0x3e> @ imm = #0x12
700b571a: e7ff         	b	0x700b571c <HwiP_setAsPulse+0x2c> @ imm = #-0x2
700b571c: 9900         	ldr	r1, [sp]
700b571e: 2001         	movs	r0, #0x1
700b5720: fa00 f201    	lsl.w	r2, r0, r1
700b5724: 9901         	ldr	r1, [sp, #0x4]
700b5726: 6808         	ldr	r0, [r1]
700b5728: 4310         	orrs	r0, r2
700b572a: 6008         	str	r0, [r1]
700b572c: e008         	b	0x700b5740 <HwiP_setAsPulse+0x50> @ imm = #0x10
700b572e: 9900         	ldr	r1, [sp]
700b5730: 2001         	movs	r0, #0x1
700b5732: fa00 f201    	lsl.w	r2, r0, r1
700b5736: 9901         	ldr	r1, [sp, #0x4]
700b5738: 6808         	ldr	r0, [r1]
700b573a: 4390         	bics	r0, r2
700b573c: 6008         	str	r0, [r1]
700b573e: e7ff         	b	0x700b5740 <HwiP_setAsPulse+0x50> @ imm = #-0x2
700b5740: b004         	add	sp, #0x10
700b5742: 4770         	bx	lr
700b5744: bf00         	nop
700b5746: bf00         	nop
700b5748: bf00         	nop
700b574a: bf00         	nop
700b574c: bf00         	nop
700b574e: bf00         	nop

700b5750 <HwiP_setVecAddr>:
700b5750: b083         	sub	sp, #0xc
700b5752: 9002         	str	r0, [sp, #0x8]
700b5754: 9101         	str	r1, [sp, #0x4]
700b5756: f248 1058    	movw	r0, #0x8158
700b575a: f2c7 000b    	movt	r0, #0x700b
700b575e: 6800         	ldr	r0, [r0]
700b5760: 9902         	ldr	r1, [sp, #0x8]
700b5762: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b5766: f500 5000    	add.w	r0, r0, #0x2000
700b576a: 9000         	str	r0, [sp]
700b576c: 9801         	ldr	r0, [sp, #0x4]
700b576e: f020 0003    	bic	r0, r0, #0x3
700b5772: 9900         	ldr	r1, [sp]
700b5774: 6008         	str	r0, [r1]
700b5776: b003         	add	sp, #0xc
700b5778: 4770         	bx	lr
700b577a: bf00         	nop
700b577c: bf00         	nop
700b577e: bf00         	nop

700b5780 <HwiP_destruct>:
700b5780: b580         	push	{r7, lr}
700b5782: b084         	sub	sp, #0x10
700b5784: 9003         	str	r0, [sp, #0xc]
700b5786: 9803         	ldr	r0, [sp, #0xc]
700b5788: 9002         	str	r0, [sp, #0x8]
700b578a: 9802         	ldr	r0, [sp, #0x8]
700b578c: 6800         	ldr	r0, [r0]
700b578e: f7ff fe57    	bl	0x700b5440 <HwiP_disableInt> @ imm = #-0x352
700b5792: 9802         	ldr	r0, [sp, #0x8]
700b5794: 6800         	ldr	r0, [r0]
700b5796: f7ff fe9b    	bl	0x700b54d0 <HwiP_clearInt> @ imm = #-0x2ca
700b579a: 9802         	ldr	r0, [sp, #0x8]
700b579c: 6800         	ldr	r0, [r0]
700b579e: 2100         	movs	r1, #0x0
700b57a0: 9101         	str	r1, [sp, #0x4]
700b57a2: f7ff ff5d    	bl	0x700b5660 <HwiP_setAsFIQ> @ imm = #-0x146
700b57a6: 9802         	ldr	r0, [sp, #0x8]
700b57a8: 6800         	ldr	r0, [r0]
700b57aa: 210f         	movs	r1, #0xf
700b57ac: f7ff ff88    	bl	0x700b56c0 <HwiP_setPri> @ imm = #-0xf0
700b57b0: 9901         	ldr	r1, [sp, #0x4]
700b57b2: 9802         	ldr	r0, [sp, #0x8]
700b57b4: 6800         	ldr	r0, [r0]
700b57b6: f7ff ff9b    	bl	0x700b56f0 <HwiP_setAsPulse> @ imm = #-0xca
700b57ba: 9802         	ldr	r0, [sp, #0x8]
700b57bc: 6800         	ldr	r0, [r0]
700b57be: f645 7100    	movw	r1, #0x5f00
700b57c2: f2c7 010b    	movt	r1, #0x700b
700b57c6: f7ff ffc3    	bl	0x700b5750 <HwiP_setVecAddr> @ imm = #-0x7a
700b57ca: 9801         	ldr	r0, [sp, #0x4]
700b57cc: 9902         	ldr	r1, [sp, #0x8]
700b57ce: 680a         	ldr	r2, [r1]
700b57d0: f648 710c    	movw	r1, #0x8f0c
700b57d4: f2c7 0108    	movt	r1, #0x7008
700b57d8: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b57dc: 9a02         	ldr	r2, [sp, #0x8]
700b57de: 6812         	ldr	r2, [r2]
700b57e0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b57e4: f8c1 0400    	str.w	r0, [r1, #0x400]
700b57e8: b004         	add	sp, #0x10
700b57ea: bd80         	pop	{r7, pc}
700b57ec: bf00         	nop
700b57ee: bf00         	nop

700b57f0 <HwiP_init>:
700b57f0: b580         	push	{r7, lr}
700b57f2: b084         	sub	sp, #0x10
700b57f4: f000 eabe    	blx	0x700b5d74 <HwiP_disable> @ imm = #0x57c
700b57f8: f000 eac4    	blx	0x700b5d84 <HwiP_disableFIQ> @ imm = #0x588
700b57fc: f248 1058    	movw	r0, #0x8158
700b5800: f2c7 000b    	movt	r0, #0x700b
700b5804: 6800         	ldr	r0, [r0]
700b5806: 2800         	cmp	r0, #0x0
700b5808: bf18         	it	ne
700b580a: 2001         	movne	r0, #0x1
700b580c: f001 f958    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x12b0
700b5810: f648 710c    	movw	r1, #0x8f0c
700b5814: f2c7 0108    	movt	r1, #0x7008
700b5818: 2000         	movs	r0, #0x0
700b581a: f8c1 0800    	str.w	r0, [r1, #0x800]
700b581e: f8c1 0804    	str.w	r0, [r1, #0x804]
700b5822: 9003         	str	r0, [sp, #0xc]
700b5824: e7ff         	b	0x700b5826 <HwiP_init+0x36> @ imm = #-0x2
700b5826: 9803         	ldr	r0, [sp, #0xc]
700b5828: 28ff         	cmp	r0, #0xff
700b582a: d81d         	bhi	0x700b5868 <HwiP_init+0x78> @ imm = #0x3a
700b582c: e7ff         	b	0x700b582e <HwiP_init+0x3e> @ imm = #-0x2
700b582e: 9a03         	ldr	r2, [sp, #0xc]
700b5830: f648 710c    	movw	r1, #0x8f0c
700b5834: f2c7 0108    	movt	r1, #0x7008
700b5838: 2000         	movs	r0, #0x0
700b583a: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b583e: 9a03         	ldr	r2, [sp, #0xc]
700b5840: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b5844: f8c1 0400    	str.w	r0, [r1, #0x400]
700b5848: 9803         	ldr	r0, [sp, #0xc]
700b584a: 210f         	movs	r1, #0xf
700b584c: f7ff ff38    	bl	0x700b56c0 <HwiP_setPri> @ imm = #-0x190
700b5850: 9803         	ldr	r0, [sp, #0xc]
700b5852: f645 7100    	movw	r1, #0x5f00
700b5856: f2c7 010b    	movt	r1, #0x700b
700b585a: f7ff ff79    	bl	0x700b5750 <HwiP_setVecAddr> @ imm = #-0x10e
700b585e: e7ff         	b	0x700b5860 <HwiP_init+0x70> @ imm = #-0x2
700b5860: 9803         	ldr	r0, [sp, #0xc]
700b5862: 3001         	adds	r0, #0x1
700b5864: 9003         	str	r0, [sp, #0xc]
700b5866: e7de         	b	0x700b5826 <HwiP_init+0x36> @ imm = #-0x44
700b5868: 2000         	movs	r0, #0x0
700b586a: 9003         	str	r0, [sp, #0xc]
700b586c: e7ff         	b	0x700b586e <HwiP_init+0x7e> @ imm = #-0x2
700b586e: 9803         	ldr	r0, [sp, #0xc]
700b5870: 2807         	cmp	r0, #0x7
700b5872: d838         	bhi	0x700b58e6 <HwiP_init+0xf6> @ imm = #0x70
700b5874: e7ff         	b	0x700b5876 <HwiP_init+0x86> @ imm = #-0x2
700b5876: f248 1158    	movw	r1, #0x8158
700b587a: f2c7 010b    	movt	r1, #0x700b
700b587e: 6808         	ldr	r0, [r1]
700b5880: 9a03         	ldr	r2, [sp, #0xc]
700b5882: f002 020f    	and	r2, r2, #0xf
700b5886: eb00 1042    	add.w	r0, r0, r2, lsl #5
700b588a: f200 400c    	addw	r0, r0, #0x40c
700b588e: 9002         	str	r0, [sp, #0x8]
700b5890: 9a02         	ldr	r2, [sp, #0x8]
700b5892: f04f 30ff    	mov.w	r0, #0xffffffff
700b5896: 6010         	str	r0, [r2]
700b5898: 680a         	ldr	r2, [r1]
700b589a: 9b03         	ldr	r3, [sp, #0xc]
700b589c: f003 030f    	and	r3, r3, #0xf
700b58a0: eb02 1243    	add.w	r2, r2, r3, lsl #5
700b58a4: f202 4204    	addw	r2, r2, #0x404
700b58a8: 9202         	str	r2, [sp, #0x8]
700b58aa: 9a02         	ldr	r2, [sp, #0x8]
700b58ac: 6010         	str	r0, [r2]
700b58ae: 6808         	ldr	r0, [r1]
700b58b0: 9a03         	ldr	r2, [sp, #0xc]
700b58b2: f002 020f    	and	r2, r2, #0xf
700b58b6: eb00 1042    	add.w	r0, r0, r2, lsl #5
700b58ba: f200 401c    	addw	r0, r0, #0x41c
700b58be: 9002         	str	r0, [sp, #0x8]
700b58c0: 9a02         	ldr	r2, [sp, #0x8]
700b58c2: 2000         	movs	r0, #0x0
700b58c4: 6010         	str	r0, [r2]
700b58c6: 6809         	ldr	r1, [r1]
700b58c8: 9a03         	ldr	r2, [sp, #0xc]
700b58ca: f002 020f    	and	r2, r2, #0xf
700b58ce: eb01 1142    	add.w	r1, r1, r2, lsl #5
700b58d2: f501 6183    	add.w	r1, r1, #0x418
700b58d6: 9102         	str	r1, [sp, #0x8]
700b58d8: 9902         	ldr	r1, [sp, #0x8]
700b58da: 6008         	str	r0, [r1]
700b58dc: e7ff         	b	0x700b58de <HwiP_init+0xee> @ imm = #-0x2
700b58de: 9803         	ldr	r0, [sp, #0xc]
700b58e0: 3001         	adds	r0, #0x1
700b58e2: 9003         	str	r0, [sp, #0xc]
700b58e4: e7c3         	b	0x700b586e <HwiP_init+0x7e> @ imm = #-0x7a
700b58e6: f000 f81b    	bl	0x700b5920 <HwiP_getIRQVecAddr> @ imm = #0x36
700b58ea: f247 11e4    	movw	r1, #0x71e4
700b58ee: f2c7 0108    	movt	r1, #0x7008
700b58f2: 9100         	str	r1, [sp]
700b58f4: 6008         	str	r0, [r1]
700b58f6: f000 f823    	bl	0x700b5940 <HwiP_getFIQVecAddr> @ imm = #0x46
700b58fa: 9900         	ldr	r1, [sp]
700b58fc: 6008         	str	r0, [r1]
700b58fe: 2000         	movs	r0, #0x0
700b5900: 9001         	str	r0, [sp, #0x4]
700b5902: f000 f82d    	bl	0x700b5960 <HwiP_ackIRQ> @ imm = #0x5a
700b5906: 9801         	ldr	r0, [sp, #0x4]
700b5908: f000 f83a    	bl	0x700b5980 <HwiP_ackFIQ> @ imm = #0x74
700b590c: f000 ea56    	blx	0x700b5dbc <HwiP_enableVIC> @ imm = #0x4ac
700b5910: f000 ea48    	blx	0x700b5da4 <HwiP_enableFIQ> @ imm = #0x490
700b5914: b004         	add	sp, #0x10
700b5916: bd80         	pop	{r7, pc}
700b5918: bf00         	nop
700b591a: bf00         	nop
700b591c: bf00         	nop
700b591e: bf00         	nop

700b5920 <HwiP_getIRQVecAddr>:
700b5920: b081         	sub	sp, #0x4
700b5922: f248 1058    	movw	r0, #0x8158
700b5926: f2c7 000b    	movt	r0, #0x700b
700b592a: 6800         	ldr	r0, [r0]
700b592c: 3018         	adds	r0, #0x18
700b592e: 9000         	str	r0, [sp]
700b5930: 9800         	ldr	r0, [sp]
700b5932: 6800         	ldr	r0, [r0]
700b5934: b001         	add	sp, #0x4
700b5936: 4770         	bx	lr
700b5938: bf00         	nop
700b593a: bf00         	nop
700b593c: bf00         	nop
700b593e: bf00         	nop

700b5940 <HwiP_getFIQVecAddr>:
700b5940: b081         	sub	sp, #0x4
700b5942: f248 1058    	movw	r0, #0x8158
700b5946: f2c7 000b    	movt	r0, #0x700b
700b594a: 6800         	ldr	r0, [r0]
700b594c: 301c         	adds	r0, #0x1c
700b594e: 9000         	str	r0, [sp]
700b5950: 9800         	ldr	r0, [sp]
700b5952: 6800         	ldr	r0, [r0]
700b5954: b001         	add	sp, #0x4
700b5956: 4770         	bx	lr
700b5958: bf00         	nop
700b595a: bf00         	nop
700b595c: bf00         	nop
700b595e: bf00         	nop

700b5960 <HwiP_ackIRQ>:
700b5960: b082         	sub	sp, #0x8
700b5962: 9001         	str	r0, [sp, #0x4]
700b5964: f248 1058    	movw	r0, #0x8158
700b5968: f2c7 000b    	movt	r0, #0x700b
700b596c: 6800         	ldr	r0, [r0]
700b596e: 3018         	adds	r0, #0x18
700b5970: 9000         	str	r0, [sp]
700b5972: 9801         	ldr	r0, [sp, #0x4]
700b5974: 9900         	ldr	r1, [sp]
700b5976: 6008         	str	r0, [r1]
700b5978: b002         	add	sp, #0x8
700b597a: 4770         	bx	lr
700b597c: bf00         	nop
700b597e: bf00         	nop

700b5980 <HwiP_ackFIQ>:
700b5980: b082         	sub	sp, #0x8
700b5982: 9001         	str	r0, [sp, #0x4]
700b5984: f248 1058    	movw	r0, #0x8158
700b5988: f2c7 000b    	movt	r0, #0x700b
700b598c: 6800         	ldr	r0, [r0]
700b598e: 301c         	adds	r0, #0x1c
700b5990: 9000         	str	r0, [sp]
700b5992: 9801         	ldr	r0, [sp, #0x4]
700b5994: 9900         	ldr	r1, [sp]
700b5996: 6008         	str	r0, [r1]
700b5998: b002         	add	sp, #0x8
700b599a: 4770         	bx	lr
700b599c: bf00         	nop
700b599e: bf00         	nop

700b59a0 <HwiP_inISR>:
700b59a0: b580         	push	{r7, lr}
700b59a2: b082         	sub	sp, #0x8
700b59a4: f000 ea1a    	blx	0x700b5ddc <HwiP_getCPSR> @ imm = #0x434
700b59a8: f000 001f    	and	r0, r0, #0x1f
700b59ac: 9001         	str	r0, [sp, #0x4]
700b59ae: 2000         	movs	r0, #0x0
700b59b0: 9000         	str	r0, [sp]
700b59b2: 9801         	ldr	r0, [sp, #0x4]
700b59b4: 281f         	cmp	r0, #0x1f
700b59b6: d003         	beq	0x700b59c0 <HwiP_inISR+0x20> @ imm = #0x6
700b59b8: e7ff         	b	0x700b59ba <HwiP_inISR+0x1a> @ imm = #-0x2
700b59ba: 2001         	movs	r0, #0x1
700b59bc: 9000         	str	r0, [sp]
700b59be: e7ff         	b	0x700b59c0 <HwiP_inISR+0x20> @ imm = #-0x2
700b59c0: 9800         	ldr	r0, [sp]
700b59c2: b002         	add	sp, #0x8
700b59c4: bd80         	pop	{r7, pc}
		...
700b59ce: 0000         	movs	r0, r0

700b59d0 <HwiP_irq_handler_c>:
700b59d0: b580         	push	{r7, lr}
700b59d2: b086         	sub	sp, #0x18
700b59d4: a804         	add	r0, sp, #0x10
700b59d6: f000 f843    	bl	0x700b5a60 <HwiP_getIRQ> @ imm = #0x86
700b59da: 9005         	str	r0, [sp, #0x14]
700b59dc: 9805         	ldr	r0, [sp, #0x14]
700b59de: bb68         	cbnz	r0, 0x700b5a3c <HwiP_irq_handler_c+0x6c> @ imm = #0x5a
700b59e0: e7ff         	b	0x700b59e2 <HwiP_irq_handler_c+0x12> @ imm = #-0x2
700b59e2: 9804         	ldr	r0, [sp, #0x10]
700b59e4: f000 f864    	bl	0x700b5ab0 <HwiP_isPulse> @ imm = #0xc8
700b59e8: 9003         	str	r0, [sp, #0xc]
700b59ea: 9803         	ldr	r0, [sp, #0xc]
700b59ec: b120         	cbz	r0, 0x700b59f8 <HwiP_irq_handler_c+0x28> @ imm = #0x8
700b59ee: e7ff         	b	0x700b59f0 <HwiP_irq_handler_c+0x20> @ imm = #-0x2
700b59f0: 9804         	ldr	r0, [sp, #0x10]
700b59f2: f7ff fd6d    	bl	0x700b54d0 <HwiP_clearInt> @ imm = #-0x526
700b59f6: e7ff         	b	0x700b59f8 <HwiP_irq_handler_c+0x28> @ imm = #-0x2
700b59f8: 9904         	ldr	r1, [sp, #0x10]
700b59fa: f648 700c    	movw	r0, #0x8f0c
700b59fe: f2c7 0008    	movt	r0, #0x7008
700b5a02: f850 1021    	ldr.w	r1, [r0, r1, lsl #2]
700b5a06: 9102         	str	r1, [sp, #0x8]
700b5a08: 9904         	ldr	r1, [sp, #0x10]
700b5a0a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b5a0e: f8d0 0400    	ldr.w	r0, [r0, #0x400]
700b5a12: 9001         	str	r0, [sp, #0x4]
700b5a14: 9802         	ldr	r0, [sp, #0x8]
700b5a16: b120         	cbz	r0, 0x700b5a22 <HwiP_irq_handler_c+0x52> @ imm = #0x8
700b5a18: e7ff         	b	0x700b5a1a <HwiP_irq_handler_c+0x4a> @ imm = #-0x2
700b5a1a: 9902         	ldr	r1, [sp, #0x8]
700b5a1c: 9801         	ldr	r0, [sp, #0x4]
700b5a1e: 4788         	blx	r1
700b5a20: e7ff         	b	0x700b5a22 <HwiP_irq_handler_c+0x52> @ imm = #-0x2
700b5a22: f000 e9a8    	blx	0x700b5d74 <HwiP_disable> @ imm = #0x350
700b5a26: 9803         	ldr	r0, [sp, #0xc]
700b5a28: b920         	cbnz	r0, 0x700b5a34 <HwiP_irq_handler_c+0x64> @ imm = #0x8
700b5a2a: e7ff         	b	0x700b5a2c <HwiP_irq_handler_c+0x5c> @ imm = #-0x2
700b5a2c: 9804         	ldr	r0, [sp, #0x10]
700b5a2e: f7ff fd4f    	bl	0x700b54d0 <HwiP_clearInt> @ imm = #-0x562
700b5a32: e7ff         	b	0x700b5a34 <HwiP_irq_handler_c+0x64> @ imm = #-0x2
700b5a34: 9804         	ldr	r0, [sp, #0x10]
700b5a36: f000 f85b    	bl	0x700b5af0 <HwiP_ackIRQ> @ imm = #0xb6
700b5a3a: e00c         	b	0x700b5a56 <HwiP_irq_handler_c+0x86> @ imm = #0x18
700b5a3c: f648 710c    	movw	r1, #0x8f0c
700b5a40: f2c7 0108    	movt	r1, #0x7008
700b5a44: f8d1 0800    	ldr.w	r0, [r1, #0x800]
700b5a48: 3001         	adds	r0, #0x1
700b5a4a: f8c1 0800    	str.w	r0, [r1, #0x800]
700b5a4e: 2000         	movs	r0, #0x0
700b5a50: f000 f84e    	bl	0x700b5af0 <HwiP_ackIRQ> @ imm = #0x9c
700b5a54: e7ff         	b	0x700b5a56 <HwiP_irq_handler_c+0x86> @ imm = #-0x2
700b5a56: b006         	add	sp, #0x18
700b5a58: bd80         	pop	{r7, pc}
700b5a5a: bf00         	nop
700b5a5c: bf00         	nop
700b5a5e: bf00         	nop

700b5a60 <HwiP_getIRQ>:
700b5a60: b084         	sub	sp, #0x10
700b5a62: 9003         	str	r0, [sp, #0xc]
700b5a64: f04f 30ff    	mov.w	r0, #0xffffffff
700b5a68: 9001         	str	r0, [sp, #0x4]
700b5a6a: 9903         	ldr	r1, [sp, #0xc]
700b5a6c: 2000         	movs	r0, #0x0
700b5a6e: 6008         	str	r0, [r1]
700b5a70: f248 1058    	movw	r0, #0x8158
700b5a74: f2c7 000b    	movt	r0, #0x700b
700b5a78: 6800         	ldr	r0, [r0]
700b5a7a: 3020         	adds	r0, #0x20
700b5a7c: 9002         	str	r0, [sp, #0x8]
700b5a7e: 9802         	ldr	r0, [sp, #0x8]
700b5a80: 6800         	ldr	r0, [r0]
700b5a82: 9000         	str	r0, [sp]
700b5a84: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b5a88: 0600         	lsls	r0, r0, #0x18
700b5a8a: 2800         	cmp	r0, #0x0
700b5a8c: d507         	bpl	0x700b5a9e <HwiP_getIRQ+0x3e> @ imm = #0xe
700b5a8e: e7ff         	b	0x700b5a90 <HwiP_getIRQ+0x30> @ imm = #-0x2
700b5a90: f89d 0000    	ldrb.w	r0, [sp]
700b5a94: 9903         	ldr	r1, [sp, #0xc]
700b5a96: 6008         	str	r0, [r1]
700b5a98: 2000         	movs	r0, #0x0
700b5a9a: 9001         	str	r0, [sp, #0x4]
700b5a9c: e7ff         	b	0x700b5a9e <HwiP_getIRQ+0x3e> @ imm = #-0x2
700b5a9e: 9801         	ldr	r0, [sp, #0x4]
700b5aa0: b004         	add	sp, #0x10
700b5aa2: 4770         	bx	lr
700b5aa4: bf00         	nop
700b5aa6: bf00         	nop
700b5aa8: bf00         	nop
700b5aaa: bf00         	nop
700b5aac: bf00         	nop
700b5aae: bf00         	nop

700b5ab0 <HwiP_isPulse>:
700b5ab0: b083         	sub	sp, #0xc
700b5ab2: 9002         	str	r0, [sp, #0x8]
700b5ab4: f248 1058    	movw	r0, #0x8158
700b5ab8: f2c7 000b    	movt	r0, #0x700b
700b5abc: 6801         	ldr	r1, [r0]
700b5abe: 9802         	ldr	r0, [sp, #0x8]
700b5ac0: f400 70f0    	and	r0, r0, #0x1e0
700b5ac4: 4408         	add	r0, r1
700b5ac6: f200 401c    	addw	r0, r0, #0x41c
700b5aca: 9001         	str	r0, [sp, #0x4]
700b5acc: 9802         	ldr	r0, [sp, #0x8]
700b5ace: f000 001f    	and	r0, r0, #0x1f
700b5ad2: 9000         	str	r0, [sp]
700b5ad4: 9801         	ldr	r0, [sp, #0x4]
700b5ad6: 6800         	ldr	r0, [r0]
700b5ad8: 9900         	ldr	r1, [sp]
700b5ada: 40c8         	lsrs	r0, r1
700b5adc: f000 0001    	and	r0, r0, #0x1
700b5ae0: b003         	add	sp, #0xc
700b5ae2: 4770         	bx	lr
700b5ae4: bf00         	nop
700b5ae6: bf00         	nop
700b5ae8: bf00         	nop
700b5aea: bf00         	nop
700b5aec: bf00         	nop
700b5aee: bf00         	nop

700b5af0 <HwiP_ackIRQ>:
700b5af0: b082         	sub	sp, #0x8
700b5af2: 9001         	str	r0, [sp, #0x4]
700b5af4: f248 1058    	movw	r0, #0x8158
700b5af8: f2c7 000b    	movt	r0, #0x700b
700b5afc: 6800         	ldr	r0, [r0]
700b5afe: 3018         	adds	r0, #0x18
700b5b00: 9000         	str	r0, [sp]
700b5b02: 9801         	ldr	r0, [sp, #0x4]
700b5b04: 9900         	ldr	r1, [sp]
700b5b06: 6008         	str	r0, [r1]
700b5b08: b002         	add	sp, #0x8
700b5b0a: 4770         	bx	lr
700b5b0c: bf00         	nop
700b5b0e: bf00         	nop

700b5b10 <HwiP_fiq_handler>:
700b5b10: b5df         	push	{r0, r1, r2, r3, r4, r6, r7, lr}
700b5b12: af06         	add	r7, sp, #0x18
700b5b14: b086         	sub	sp, #0x18
700b5b16: 466c         	mov	r4, sp
700b5b18: f36f 0402    	bfc	r4, #0, #3
700b5b1c: 46a5         	mov	sp, r4
700b5b1e: f000 f867    	bl	0x700b5bf0 <HwiP_getFIQVecAddr> @ imm = #0xce
700b5b22: f247 18e0    	movw	r8, #0x71e0
700b5b26: f2c7 0808    	movt	r8, #0x7008
700b5b2a: f8c8 0000    	str.w	r0, [r8]
700b5b2e: a804         	add	r0, sp, #0x10
700b5b30: f000 f86e    	bl	0x700b5c10 <HwiP_getFIQ> @ imm = #0xdc
700b5b34: 9005         	str	r0, [sp, #0x14]
700b5b36: f8dd 8014    	ldr.w	r8, [sp, #0x14]
700b5b3a: f1b8 0f00    	cmp.w	r8, #0x0
700b5b3e: d13b         	bne	0x700b5bb8 <HwiP_fiq_handler+0xa8> @ imm = #0x76
700b5b40: e7ff         	b	0x700b5b42 <HwiP_fiq_handler+0x32> @ imm = #-0x2
700b5b42: 9804         	ldr	r0, [sp, #0x10]
700b5b44: f7ff ffb4    	bl	0x700b5ab0 <HwiP_isPulse> @ imm = #-0x98
700b5b48: 9003         	str	r0, [sp, #0xc]
700b5b4a: f8dd 800c    	ldr.w	r8, [sp, #0xc]
700b5b4e: f1b8 0f00    	cmp.w	r8, #0x0
700b5b52: d004         	beq	0x700b5b5e <HwiP_fiq_handler+0x4e> @ imm = #0x8
700b5b54: e7ff         	b	0x700b5b56 <HwiP_fiq_handler+0x46> @ imm = #-0x2
700b5b56: 9804         	ldr	r0, [sp, #0x10]
700b5b58: f7ff fcba    	bl	0x700b54d0 <HwiP_clearInt> @ imm = #-0x68c
700b5b5c: e7ff         	b	0x700b5b5e <HwiP_fiq_handler+0x4e> @ imm = #-0x2
700b5b5e: f8dd 9010    	ldr.w	r9, [sp, #0x10]
700b5b62: f648 780c    	movw	r8, #0x8f0c
700b5b66: f2c7 0808    	movt	r8, #0x7008
700b5b6a: f858 9029    	ldr.w	r9, [r8, r9, lsl #2]
700b5b6e: f8cd 9008    	str.w	r9, [sp, #0x8]
700b5b72: f8dd 9010    	ldr.w	r9, [sp, #0x10]
700b5b76: eb08 0889    	add.w	r8, r8, r9, lsl #2
700b5b7a: f8d8 8400    	ldr.w	r8, [r8, #0x400]
700b5b7e: f8cd 8004    	str.w	r8, [sp, #0x4]
700b5b82: f8dd 8008    	ldr.w	r8, [sp, #0x8]
700b5b86: f1b8 0f00    	cmp.w	r8, #0x0
700b5b8a: d005         	beq	0x700b5b98 <HwiP_fiq_handler+0x88> @ imm = #0xa
700b5b8c: e7ff         	b	0x700b5b8e <HwiP_fiq_handler+0x7e> @ imm = #-0x2
700b5b8e: f8dd 8008    	ldr.w	r8, [sp, #0x8]
700b5b92: 9801         	ldr	r0, [sp, #0x4]
700b5b94: 47c0         	blx	r8
700b5b96: e7ff         	b	0x700b5b98 <HwiP_fiq_handler+0x88> @ imm = #-0x2
700b5b98: f000 e8f4    	blx	0x700b5d84 <HwiP_disableFIQ> @ imm = #0x1e8
700b5b9c: f8dd 800c    	ldr.w	r8, [sp, #0xc]
700b5ba0: f1b8 0f00    	cmp.w	r8, #0x0
700b5ba4: d104         	bne	0x700b5bb0 <HwiP_fiq_handler+0xa0> @ imm = #0x8
700b5ba6: e7ff         	b	0x700b5ba8 <HwiP_fiq_handler+0x98> @ imm = #-0x2
700b5ba8: 9804         	ldr	r0, [sp, #0x10]
700b5baa: f7ff fc91    	bl	0x700b54d0 <HwiP_clearInt> @ imm = #-0x6de
700b5bae: e7ff         	b	0x700b5bb0 <HwiP_fiq_handler+0xa0> @ imm = #-0x2
700b5bb0: 9804         	ldr	r0, [sp, #0x10]
700b5bb2: f000 f855    	bl	0x700b5c60 <HwiP_ackFIQ> @ imm = #0xaa
700b5bb6: e00d         	b	0x700b5bd4 <HwiP_fiq_handler+0xc4> @ imm = #0x1a
700b5bb8: f648 790c    	movw	r9, #0x8f0c
700b5bbc: f2c7 0908    	movt	r9, #0x7008
700b5bc0: f8d9 8804    	ldr.w	r8, [r9, #0x804]
700b5bc4: f108 0801    	add.w	r8, r8, #0x1
700b5bc8: f8c9 8804    	str.w	r8, [r9, #0x804]
700b5bcc: 2000         	movs	r0, #0x0
700b5bce: f000 f847    	bl	0x700b5c60 <HwiP_ackFIQ> @ imm = #0x8e
700b5bd2: e7ff         	b	0x700b5bd4 <HwiP_fiq_handler+0xc4> @ imm = #-0x2
700b5bd4: f1a7 0418    	sub.w	r4, r7, #0x18
700b5bd8: 46a5         	mov	sp, r4
700b5bda: e8bd 40df    	pop.w	{r0, r1, r2, r3, r4, r6, r7, lr}
700b5bde: f3de 8f04    	subs	pc, lr, #0x4
700b5be2: bf00         	nop
700b5be4: bf00         	nop
700b5be6: bf00         	nop
700b5be8: bf00         	nop
700b5bea: bf00         	nop
700b5bec: bf00         	nop
700b5bee: bf00         	nop

700b5bf0 <HwiP_getFIQVecAddr>:
700b5bf0: b081         	sub	sp, #0x4
700b5bf2: f248 1058    	movw	r0, #0x8158
700b5bf6: f2c7 000b    	movt	r0, #0x700b
700b5bfa: 6800         	ldr	r0, [r0]
700b5bfc: 301c         	adds	r0, #0x1c
700b5bfe: 9000         	str	r0, [sp]
700b5c00: 9800         	ldr	r0, [sp]
700b5c02: 6800         	ldr	r0, [r0]
700b5c04: b001         	add	sp, #0x4
700b5c06: 4770         	bx	lr
700b5c08: bf00         	nop
700b5c0a: bf00         	nop
700b5c0c: bf00         	nop
700b5c0e: bf00         	nop

700b5c10 <HwiP_getFIQ>:
700b5c10: b084         	sub	sp, #0x10
700b5c12: 9003         	str	r0, [sp, #0xc]
700b5c14: f04f 30ff    	mov.w	r0, #0xffffffff
700b5c18: 9001         	str	r0, [sp, #0x4]
700b5c1a: 9903         	ldr	r1, [sp, #0xc]
700b5c1c: 2000         	movs	r0, #0x0
700b5c1e: 6008         	str	r0, [r1]
700b5c20: f248 1058    	movw	r0, #0x8158
700b5c24: f2c7 000b    	movt	r0, #0x700b
700b5c28: 6800         	ldr	r0, [r0]
700b5c2a: 3024         	adds	r0, #0x24
700b5c2c: 9002         	str	r0, [sp, #0x8]
700b5c2e: 9802         	ldr	r0, [sp, #0x8]
700b5c30: 6800         	ldr	r0, [r0]
700b5c32: 9000         	str	r0, [sp]
700b5c34: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b5c38: 0600         	lsls	r0, r0, #0x18
700b5c3a: 2800         	cmp	r0, #0x0
700b5c3c: d508         	bpl	0x700b5c50 <HwiP_getFIQ+0x40> @ imm = #0x10
700b5c3e: e7ff         	b	0x700b5c40 <HwiP_getFIQ+0x30> @ imm = #-0x2
700b5c40: 9800         	ldr	r0, [sp]
700b5c42: f36f 209f    	bfc	r0, #10, #22
700b5c46: 9903         	ldr	r1, [sp, #0xc]
700b5c48: 6008         	str	r0, [r1]
700b5c4a: 2000         	movs	r0, #0x0
700b5c4c: 9001         	str	r0, [sp, #0x4]
700b5c4e: e7ff         	b	0x700b5c50 <HwiP_getFIQ+0x40> @ imm = #-0x2
700b5c50: 9801         	ldr	r0, [sp, #0x4]
700b5c52: b004         	add	sp, #0x10
700b5c54: 4770         	bx	lr
700b5c56: bf00         	nop
700b5c58: bf00         	nop
700b5c5a: bf00         	nop
700b5c5c: bf00         	nop
700b5c5e: bf00         	nop

700b5c60 <HwiP_ackFIQ>:
700b5c60: b082         	sub	sp, #0x8
700b5c62: 9001         	str	r0, [sp, #0x4]
700b5c64: f248 1058    	movw	r0, #0x8158
700b5c68: f2c7 000b    	movt	r0, #0x700b
700b5c6c: 6800         	ldr	r0, [r0]
700b5c6e: 301c         	adds	r0, #0x1c
700b5c70: 9000         	str	r0, [sp]
700b5c72: 9801         	ldr	r0, [sp, #0x4]
700b5c74: 9900         	ldr	r1, [sp]
700b5c76: 6008         	str	r0, [r1]
700b5c78: b002         	add	sp, #0x8
700b5c7a: 4770         	bx	lr
700b5c7c: bf00         	nop
700b5c7e: bf00         	nop

700b5c80 <HwiP_reserved_handler>:
700b5c80: b5d0         	push	{r4, r6, r7, lr}
700b5c82: af02         	add	r7, sp, #0x8
700b5c84: b082         	sub	sp, #0x8
700b5c86: 466c         	mov	r4, sp
700b5c88: f36f 0402    	bfc	r4, #0, #3
700b5c8c: 46a5         	mov	sp, r4
700b5c8e: f04f 0e01    	mov.w	lr, #0x1
700b5c92: f8cd e004    	str.w	lr, [sp, #0x4]
700b5c96: e7ff         	b	0x700b5c98 <HwiP_reserved_handler+0x18> @ imm = #-0x2
700b5c98: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b5c9c: f1be 0f00    	cmp.w	lr, #0x0
700b5ca0: d001         	beq	0x700b5ca6 <HwiP_reserved_handler+0x26> @ imm = #0x2
700b5ca2: e7ff         	b	0x700b5ca4 <HwiP_reserved_handler+0x24> @ imm = #-0x2
700b5ca4: e7f8         	b	0x700b5c98 <HwiP_reserved_handler+0x18> @ imm = #-0x10
700b5ca6: f1a7 0408    	sub.w	r4, r7, #0x8
700b5caa: 46a5         	mov	sp, r4
700b5cac: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b5cb0: f3de 8f00    	subs	pc, lr, #0x0
700b5cb4: bf00         	nop
700b5cb6: bf00         	nop
700b5cb8: bf00         	nop
700b5cba: bf00         	nop
700b5cbc: bf00         	nop
700b5cbe: bf00         	nop

700b5cc0 <HwiP_undefined_handler>:
700b5cc0: b5d0         	push	{r4, r6, r7, lr}
700b5cc2: af02         	add	r7, sp, #0x8
700b5cc4: b082         	sub	sp, #0x8
700b5cc6: 466c         	mov	r4, sp
700b5cc8: f36f 0402    	bfc	r4, #0, #3
700b5ccc: 46a5         	mov	sp, r4
700b5cce: f04f 0e01    	mov.w	lr, #0x1
700b5cd2: f8cd e004    	str.w	lr, [sp, #0x4]
700b5cd6: e7ff         	b	0x700b5cd8 <HwiP_undefined_handler+0x18> @ imm = #-0x2
700b5cd8: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b5cdc: f1be 0f00    	cmp.w	lr, #0x0
700b5ce0: d001         	beq	0x700b5ce6 <HwiP_undefined_handler+0x26> @ imm = #0x2
700b5ce2: e7ff         	b	0x700b5ce4 <HwiP_undefined_handler+0x24> @ imm = #-0x2
700b5ce4: e7f8         	b	0x700b5cd8 <HwiP_undefined_handler+0x18> @ imm = #-0x10
700b5ce6: f1a7 0408    	sub.w	r4, r7, #0x8
700b5cea: 46a5         	mov	sp, r4
700b5cec: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b5cf0: f3de 8f00    	subs	pc, lr, #0x0
700b5cf4: bf00         	nop
700b5cf6: bf00         	nop
700b5cf8: bf00         	nop
700b5cfa: bf00         	nop
700b5cfc: bf00         	nop
700b5cfe: bf00         	nop

700b5d00 <HwiP_prefetch_abort_handler>:
700b5d00: b5d0         	push	{r4, r6, r7, lr}
700b5d02: af02         	add	r7, sp, #0x8
700b5d04: b082         	sub	sp, #0x8
700b5d06: 466c         	mov	r4, sp
700b5d08: f36f 0402    	bfc	r4, #0, #3
700b5d0c: 46a5         	mov	sp, r4
700b5d0e: f04f 0e01    	mov.w	lr, #0x1
700b5d12: f8cd e004    	str.w	lr, [sp, #0x4]
700b5d16: e7ff         	b	0x700b5d18 <HwiP_prefetch_abort_handler+0x18> @ imm = #-0x2
700b5d18: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b5d1c: f1be 0f00    	cmp.w	lr, #0x0
700b5d20: d001         	beq	0x700b5d26 <HwiP_prefetch_abort_handler+0x26> @ imm = #0x2
700b5d22: e7ff         	b	0x700b5d24 <HwiP_prefetch_abort_handler+0x24> @ imm = #-0x2
700b5d24: e7f8         	b	0x700b5d18 <HwiP_prefetch_abort_handler+0x18> @ imm = #-0x10
700b5d26: f1a7 0408    	sub.w	r4, r7, #0x8
700b5d2a: 46a5         	mov	sp, r4
700b5d2c: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b5d30: f3de 8f04    	subs	pc, lr, #0x4
700b5d34: bf00         	nop
700b5d36: bf00         	nop
700b5d38: bf00         	nop
700b5d3a: bf00         	nop
700b5d3c: bf00         	nop
700b5d3e: bf00         	nop

700b5d40 <HwiP_data_abort_handler_c>:
700b5d40: b5d0         	push	{r4, r6, r7, lr}
700b5d42: af02         	add	r7, sp, #0x8
700b5d44: b082         	sub	sp, #0x8
700b5d46: 466c         	mov	r4, sp
700b5d48: f36f 0402    	bfc	r4, #0, #3
700b5d4c: 46a5         	mov	sp, r4
700b5d4e: f04f 0e01    	mov.w	lr, #0x1
700b5d52: f8cd e004    	str.w	lr, [sp, #0x4]
700b5d56: e7ff         	b	0x700b5d58 <HwiP_data_abort_handler_c+0x18> @ imm = #-0x2
700b5d58: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b5d5c: f1be 0f00    	cmp.w	lr, #0x0
700b5d60: d001         	beq	0x700b5d66 <HwiP_data_abort_handler_c+0x26> @ imm = #0x2
700b5d62: e7ff         	b	0x700b5d64 <HwiP_data_abort_handler_c+0x24> @ imm = #-0x2
700b5d64: e7f8         	b	0x700b5d58 <HwiP_data_abort_handler_c+0x18> @ imm = #-0x10
700b5d66: f1a7 0408    	sub.w	r4, r7, #0x8
700b5d6a: 46a5         	mov	sp, r4
700b5d6c: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b5d70: f3de 8f04    	subs	pc, lr, #0x4

700b5d74 <HwiP_disable>:
700b5d74: e10f0000     	mrs	r0, apsr
700b5d78: e380c080     	orr	r12, r0, #128
700b5d7c: e129f00c     	msr	CPSR_fc, r12
700b5d80: e12fff1e     	bx	lr

700b5d84 <HwiP_disableFIQ>:
700b5d84: e10f0000     	mrs	r0, apsr
700b5d88: e380c040     	orr	r12, r0, #64
700b5d8c: e129f00c     	msr	CPSR_fc, r12
700b5d90: e12fff1e     	bx	lr

700b5d94 <HwiP_enable>:
700b5d94: e10f0000     	mrs	r0, apsr
700b5d98: e3c0c080     	bic	r12, r0, #128
700b5d9c: e129f00c     	msr	CPSR_fc, r12
700b5da0: e12fff1e     	bx	lr

700b5da4 <HwiP_enableFIQ>:
700b5da4: e10f0000     	mrs	r0, apsr
700b5da8: e3c0c040     	bic	r12, r0, #64
700b5dac: e129f00c     	msr	CPSR_fc, r12
700b5db0: e12fff1e     	bx	lr

700b5db4 <HwiP_restore>:
700b5db4: e129f000     	msr	CPSR_fc, r0
700b5db8: e12fff1e     	bx	lr

700b5dbc <HwiP_enableVIC>:
700b5dbc: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b5dc0: e3800401     	orr	r0, r0, #16777216
700b5dc4: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b5dc8: e12fff1e     	bx	lr

700b5dcc <HwiP_disableVIC>:
700b5dcc: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b5dd0: e3c00401     	bic	r0, r0, #16777216
700b5dd4: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b5dd8: e12fff1e     	bx	lr

700b5ddc <HwiP_getCPSR>:
700b5ddc: e10f0000     	mrs	r0, apsr
700b5de0: e12fff1e     	bx	lr
		...

700b5e00 <HwiP_data_abort_handler>:
700b5e00: e92d101f     	push	{r0, r1, r2, r3, r4, r12}
700b5e04: e14f0000     	mrs	r0, spsr
700b5e08: e2001020     	and	r1, r0, #32
700b5e0c: e3510000     	cmp	r1, #0
700b5e10: 0a000000     	beq	0x700b5e18 <ARM_STATE>  @ imm = #0x0
700b5e14: e24ee002     	sub	lr, lr, #2

700b5e18 <ARM_STATE>:
700b5e18: e24ee004     	sub	lr, lr, #4

700b5e1c <END>:
700b5e1c: e52de004     	str	lr, [sp, #-0x4]!
700b5e20: e14fe000     	mrs	lr, spsr
700b5e24: e52de004     	str	lr, [sp, #-0x4]!
700b5e28: e59f1014     	ldr	r1, [pc, #0x14]         @ 0x700b5e44 <HwiP_data_abort_handler_const>
700b5e2c: e12fff31     	blx	r1
700b5e30: e49de004     	ldr	lr, [sp], #4
700b5e34: e16ff00e     	msr	SPSR_fsxc, lr
700b5e38: e49de004     	ldr	lr, [sp], #4
700b5e3c: e8bd101f     	pop	{r0, r1, r2, r3, r4, r12}
700b5e40: e1b0f00e     	movs	pc, lr

700b5e44 <HwiP_data_abort_handler_const>:
700b5e44: 41 5d 0b 70  	.word	0x700b5d41
700b5e48: 00 f0 20 e3  	.word	0xe320f000
700b5e4c: 00 f0 20 e3  	.word	0xe320f000
700b5e50: 00 f0 20 e3  	.word	0xe320f000
700b5e54: 00 f0 20 e3  	.word	0xe320f000
700b5e58: 00 f0 20 e3  	.word	0xe320f000
700b5e5c: 00 f0 20 e3  	.word	0xe320f000
700b5e60: 00 f0 20 e3  	.word	0xe320f000
700b5e64: 00 f0 20 e3  	.word	0xe320f000
700b5e68: 00 f0 20 e3  	.word	0xe320f000
700b5e6c: 00 f0 20 e3  	.word	0xe320f000
700b5e70: 00 f0 20 e3  	.word	0xe320f000
700b5e74: 00 f0 20 e3  	.word	0xe320f000
700b5e78: 00 f0 20 e3  	.word	0xe320f000
700b5e7c: 00 f0 20 e3  	.word	0xe320f000
700b5e80: 00 f0 20 e3  	.word	0xe320f000
700b5e84: 00 f0 20 e3  	.word	0xe320f000
700b5e88: 00 f0 20 e3  	.word	0xe320f000
700b5e8c: 00 f0 20 e3  	.word	0xe320f000
700b5e90: 00 f0 20 e3  	.word	0xe320f000
700b5e94: 00 f0 20 e3  	.word	0xe320f000
700b5e98: 00 f0 20 e3  	.word	0xe320f000
700b5e9c: 00 f0 20 e3  	.word	0xe320f000
700b5ea0: 00 f0 20 e3  	.word	0xe320f000
700b5ea4: 00 f0 20 e3  	.word	0xe320f000
700b5ea8: 00 f0 20 e3  	.word	0xe320f000
700b5eac: 00 f0 20 e3  	.word	0xe320f000
700b5eb0: 00 f0 20 e3  	.word	0xe320f000
700b5eb4: 00 f0 20 e3  	.word	0xe320f000
700b5eb8: 00 f0 20 e3  	.word	0xe320f000
700b5ebc: 00 f0 20 e3  	.word	0xe320f000
700b5ec0: 00 f0 20 e3  	.word	0xe320f000
700b5ec4: 00 f0 20 e3  	.word	0xe320f000
700b5ec8: 00 f0 20 e3  	.word	0xe320f000
700b5ecc: 00 f0 20 e3  	.word	0xe320f000
700b5ed0: 00 f0 20 e3  	.word	0xe320f000
700b5ed4: 00 f0 20 e3  	.word	0xe320f000
700b5ed8: 00 f0 20 e3  	.word	0xe320f000
700b5edc: 00 f0 20 e3  	.word	0xe320f000
700b5ee0: 00 f0 20 e3  	.word	0xe320f000
700b5ee4: 00 f0 20 e3  	.word	0xe320f000
700b5ee8: 00 f0 20 e3  	.word	0xe320f000
700b5eec: 00 f0 20 e3  	.word	0xe320f000
700b5ef0: 00 f0 20 e3  	.word	0xe320f000
700b5ef4: 00 f0 20 e3  	.word	0xe320f000
700b5ef8: 00 f0 20 e3  	.word	0xe320f000
700b5efc: 00 f0 20 e3  	.word	0xe320f000

700b5f00 <HwiP_irq_handler>:
700b5f00: eaffed0e     	b	0x700b1340 <_tx_thread_context_save> @ imm = #-0x4bc8

700b5f04 <__tx_irq_processing_return>:
700b5f04: fafffeb1     	blx	0x700b59d0 <HwiP_irq_handler_c> @ imm = #-0x53c
700b5f08: eaffd57d     	b	0x700ab504 <_tx_thread_context_restore> @ imm = #-0xaa0c
700b5f0c: eafffffe     	b	0x700b5f0c <__tx_irq_processing_return+0x8> @ imm = #-0x8
700b5f10: e320f000     	nop
700b5f14: e320f000     	nop
700b5f18: e320f000     	nop
700b5f1c: e320f000     	nop
700b5f20: e320f000     	nop
700b5f24: e320f000     	nop
700b5f28: e320f000     	nop
700b5f2c: e320f000     	nop
700b5f30: e320f000     	nop
700b5f34: e320f000     	nop
700b5f38: e320f000     	nop
700b5f3c: e320f000     	nop
700b5f40: e320f000     	nop
700b5f44: e320f000     	nop
700b5f48: e320f000     	nop
700b5f4c: e320f000     	nop
700b5f50: e320f000     	nop
700b5f54: e320f000     	nop
700b5f58: e320f000     	nop
700b5f5c: e320f000     	nop
700b5f60: e320f000     	nop
700b5f64: e320f000     	nop
700b5f68: e320f000     	nop
700b5f6c: e320f000     	nop
700b5f70: e320f000     	nop
700b5f74: e320f000     	nop
700b5f78: e320f000     	nop
700b5f7c: e320f000     	nop
700b5f80: e320f000     	nop
700b5f84: e320f000     	nop
700b5f88: e320f000     	nop
700b5f8c: e320f000     	nop
700b5f90: e320f000     	nop
700b5f94: e320f000     	nop
700b5f98: e320f000     	nop
700b5f9c: e320f000     	nop
700b5fa0: e320f000     	nop
700b5fa4: e320f000     	nop
700b5fa8: e320f000     	nop
700b5fac: e320f000     	nop
700b5fb0: e320f000     	nop
700b5fb4: e320f000     	nop
700b5fb8: e320f000     	nop
700b5fbc: e320f000     	nop
700b5fc0: e320f000     	nop
700b5fc4: e320f000     	nop
700b5fc8: e320f000     	nop
700b5fcc: e320f000     	nop
700b5fd0: e320f000     	nop
700b5fd4: e320f000     	nop
700b5fd8: e320f000     	nop
700b5fdc: e320f000     	nop
700b5fe0: e320f000     	nop
700b5fe4: e320f000     	nop
700b5fe8: e320f000     	nop
700b5fec: e320f000     	nop
700b5ff0: e320f000     	nop
700b5ff4: e320f000     	nop
700b5ff8: e320f000     	nop
700b5ffc: e320f000     	nop

700b6000 <HwiP_svc_handler>:
700b6000: e320f000     	nop
700b6004: eafffffe     	b	0x700b6004 <HwiP_svc_handler+0x4> @ imm = #-0x8
700b6008: e320f000     	nop
700b600c: e12fff1e     	bx	lr
700b6010: e320f000     	nop
700b6014: e320f000     	nop
700b6018: e320f000     	nop
700b601c: e320f000     	nop
700b6020: e320f000     	nop
700b6024: e320f000     	nop
700b6028: e320f000     	nop
700b602c: e320f000     	nop
700b6030: e320f000     	nop
700b6034: e320f000     	nop
700b6038: e320f000     	nop
700b603c: e320f000     	nop
700b6040: e320f000     	nop
700b6044: e320f000     	nop
700b6048: e320f000     	nop
700b604c: e320f000     	nop
700b6050: e320f000     	nop
700b6054: e320f000     	nop
700b6058: e320f000     	nop
700b605c: e320f000     	nop
700b6060: e320f000     	nop
700b6064: e320f000     	nop
700b6068: e320f000     	nop
700b606c: e320f000     	nop
700b6070: e320f000     	nop
700b6074: e320f000     	nop
700b6078: e320f000     	nop
700b607c: e320f000     	nop
700b6080: e320f000     	nop
700b6084: e320f000     	nop
700b6088: e320f000     	nop
700b608c: e320f000     	nop
700b6090: e320f000     	nop
700b6094: e320f000     	nop
700b6098: e320f000     	nop
700b609c: e320f000     	nop
700b60a0: e320f000     	nop
700b60a4: e320f000     	nop
700b60a8: e320f000     	nop
700b60ac: e320f000     	nop
700b60b0: e320f000     	nop
700b60b4: e320f000     	nop
700b60b8: e320f000     	nop
700b60bc: e320f000     	nop
700b60c0: e320f000     	nop
700b60c4: e320f000     	nop
700b60c8: e320f000     	nop
700b60cc: e320f000     	nop
700b60d0: e320f000     	nop
700b60d4: e320f000     	nop
700b60d8: e320f000     	nop
700b60dc: e320f000     	nop
700b60e0: e320f000     	nop
700b60e4: e320f000     	nop
700b60e8: e320f000     	nop
700b60ec: e320f000     	nop
700b60f0: e320f000     	nop
700b60f4: e320f000     	nop
700b60f8: e320f000     	nop
700b60fc: e320f000     	nop

700b6100 <_tx_initialize_low_level>:
700b6100: e320f000     	nop
700b6104: e12fff1e     	bx	lr
		...

Disassembly of section .text.cache:

700b6200 <CacheP_disableL1d>:
700b6200: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6204: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6208: e3c00004     	bic	r0, r0, #4
700b620c: f57ff04f     	dsb	sy
700b6210: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6214: e306042c     	movw	r0, #0x642c
700b6218: e347000b     	movt	r0, #0x700b
700b621c: e12fff30     	blx	r0
700b6220: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6224: e12fff1e     	bx	lr

700b6228 <CacheP_disableL1p>:
700b6228: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b622c: e3c00a01     	bic	r0, r0, #4096
700b6230: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6234: ee071f15     	mcr	p15, #0x0, r1, c7, c5, #0x0
700b6238: f57ff06f     	isb	sy
700b623c: e12fff1e     	bx	lr

700b6240 <CacheP_enableL1d>:
700b6240: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6244: e3800004     	orr	r0, r0, #4
700b6248: f57ff04f     	dsb	sy
700b624c: ee0f1f15     	mcr	p15, #0x0, r1, c15, c5, #0x0
700b6250: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6254: e12fff1e     	bx	lr

700b6258 <CacheP_enableL1p>:
700b6258: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b625c: e3800a01     	orr	r0, r0, #4096
700b6260: ee071f15     	mcr	p15, #0x0, r1, c7, c5, #0x0
700b6264: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6268: f57ff06f     	isb	sy
700b626c: e12fff1e     	bx	lr

700b6270 <CacheP_invL1d>:
700b6270: e52d4004     	str	r4, [sp, #-0x4]!
700b6274: e0801001     	add	r1, r0, r1
700b6278: e59f3024     	ldr	r3, [pc, #0x24]         @ 0x700b62a4 <l1dCacheLineSizeInvL1dAddr>
700b627c: e5933000     	ldr	r3, [r3]
700b6280: e2434001     	sub	r4, r3, #1
700b6284: e1c00004     	bic	r0, r0, r4

700b6288 <invL1dCache_loop>:
700b6288: ee070f36     	mcr	p15, #0x0, r0, c7, c6, #0x1
700b628c: e0800003     	add	r0, r0, r3
700b6290: e1500001     	cmp	r0, r1
700b6294: 3afffffb     	blo	0x700b6288 <invL1dCache_loop> @ imm = #-0x14
700b6298: f57ff04f     	dsb	sy
700b629c: e49d4004     	ldr	r4, [sp], #4
700b62a0: e12fff1e     	bx	lr

700b62a4 <l1dCacheLineSizeInvL1dAddr>:
700b62a4: b8 7d 0b 70  	.word	0x700b7db8

700b62a8 <CacheP_invL1p>:
700b62a8: e52d4004     	str	r4, [sp, #-0x4]!
700b62ac: e0801001     	add	r1, r0, r1
700b62b0: e59f3028     	ldr	r3, [pc, #0x28]         @ 0x700b62e0 <l1pCacheLineSizeAddr>
700b62b4: e5933000     	ldr	r3, [r3]
700b62b8: e2434001     	sub	r4, r3, #1
700b62bc: e1c00004     	bic	r0, r0, r4

700b62c0 <invL1pCache_loop>:
700b62c0: ee070f35     	mcr	p15, #0x0, r0, c7, c5, #0x1
700b62c4: e0800003     	add	r0, r0, r3
700b62c8: e1500001     	cmp	r0, r1
700b62cc: 3afffffb     	blo	0x700b62c0 <invL1pCache_loop> @ imm = #-0x14
700b62d0: f57ff04f     	dsb	sy
700b62d4: f57ff06f     	isb	sy
700b62d8: e49d4004     	ldr	r4, [sp], #4
700b62dc: e12fff1e     	bx	lr

700b62e0 <l1pCacheLineSizeAddr>:
700b62e0: bc 7d 0b 70  	.word	0x700b7dbc

700b62e4 <CacheP_invL1dAll>:
700b62e4: ee0f0f15     	mcr	p15, #0x0, r0, c15, c5, #0x0
700b62e8: e12fff1e     	bx	lr

700b62ec <CacheP_invL1pAll>:
700b62ec: ee070f15     	mcr	p15, #0x0, r0, c7, c5, #0x0
700b62f0: e12fff1e     	bx	lr

700b62f4 <CacheP_wb>:
700b62f4: e92d0030     	push	{r4, r5}
700b62f8: f57ff05f     	dmb	sy
700b62fc: e0801001     	add	r1, r0, r1
700b6300: e59f4024     	ldr	r4, [pc, #0x24]         @ 0x700b632c <l1dCacheLineSizeWbAddr>
700b6304: e5944000     	ldr	r4, [r4]
700b6308: e2445001     	sub	r5, r4, #1
700b630c: e1c00005     	bic	r0, r0, r5

700b6310 <writeback>:
700b6310: ee070f3a     	mcr	p15, #0x0, r0, c7, c10, #0x1
700b6314: e0800004     	add	r0, r0, r4
700b6318: e1500001     	cmp	r0, r1
700b631c: 3afffffb     	blo	0x700b6310 <writeback>  @ imm = #-0x14
700b6320: f57ff04f     	dsb	sy
700b6324: e8bd0030     	pop	{r4, r5}
700b6328: e12fff1e     	bx	lr

700b632c <l1dCacheLineSizeWbAddr>:
700b632c: b8 7d 0b 70  	.word	0x700b7db8

700b6330 <CacheP_wbInv>:
700b6330: e92d0030     	push	{r4, r5}
700b6334: f57ff05f     	dmb	sy
700b6338: e0801001     	add	r1, r0, r1
700b633c: e59f4024     	ldr	r4, [pc, #0x24]         @ 0x700b6368 <l1dCacheLineSizeWbInvAddr>
700b6340: e5944000     	ldr	r4, [r4]
700b6344: e2445001     	sub	r5, r4, #1
700b6348: e1c00005     	bic	r0, r0, r5

700b634c <writebackInv>:
700b634c: ee070f3e     	mcr	p15, #0x0, r0, c7, c14, #0x1
700b6350: e0800004     	add	r0, r0, r4
700b6354: e1500001     	cmp	r0, r1
700b6358: 3afffffb     	blo	0x700b634c <writebackInv> @ imm = #-0x14
700b635c: f57ff04f     	dsb	sy
700b6360: e8bd0030     	pop	{r4, r5}
700b6364: e12fff1e     	bx	lr

700b6368 <l1dCacheLineSizeWbInvAddr>:
700b6368: b8 7d 0b 70  	.word	0x700b7db8

700b636c <CacheP_wbAll>:
700b636c: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6370: f57ff05f     	dmb	sy
700b6374: ee300f30     	mrc	p15, #0x1, r0, c0, c0, #0x1
700b6378: e2103407     	ands	r3, r0, #117440512
700b637c: e1a03ba3     	lsr	r3, r3, #23
700b6380: 0a00001d     	beq	0x700b63fc <wbafinished> @ imm = #0x74
700b6384: e3a0a000     	mov	r10, #0

700b6388 <wbaloop1>:
700b6388: e08a20aa     	add	r2, r10, r10, lsr #1
700b638c: e1a01230     	lsr	r1, r0, r2
700b6390: e2011007     	and	r1, r1, #7
700b6394: e3510002     	cmp	r1, #2
700b6398: ba000014     	blt	0x700b63f0 <wbaskip>    @ imm = #0x50
700b639c: e10f6000     	mrs	r6, apsr
700b63a0: f10c0080     	cpsid	i
700b63a4: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b63a8: f57ff06f     	isb	sy
700b63ac: ee301f10     	mrc	p15, #0x1, r1, c0, c0, #0x0
700b63b0: e121f006     	msr	CPSR_c, r6
700b63b4: e2012007     	and	r2, r1, #7
700b63b8: e2822004     	add	r2, r2, #4
700b63bc: e30043ff     	movw	r4, #0x3ff
700b63c0: e01441a1     	ands	r4, r4, r1, lsr #3
700b63c4: e16f5f14     	clz	r5, r4
700b63c8: e3077fff     	movw	r7, #0x7fff
700b63cc: e01776a1     	ands	r7, r7, r1, lsr #13

700b63d0 <wbaloop2>:
700b63d0: e1a09004     	mov	r9, r4

700b63d4 <wbaloop3>:
700b63d4: e18ab519     	orr	r11, r10, r9, lsl r5
700b63d8: e18bb217     	orr	r11, r11, r7, lsl r2
700b63dc: ee07bf5a     	mcr	p15, #0x0, r11, c7, c10, #0x2
700b63e0: e2599001     	subs	r9, r9, #1
700b63e4: aafffffa     	bge	0x700b63d4 <wbaloop3>   @ imm = #-0x18
700b63e8: e2577001     	subs	r7, r7, #1
700b63ec: aafffff7     	bge	0x700b63d0 <wbaloop2>   @ imm = #-0x24

700b63f0 <wbaskip>:
700b63f0: e28aa002     	add	r10, r10, #2
700b63f4: e153000a     	cmp	r3, r10
700b63f8: caffffe2     	bgt	0x700b6388 <wbaloop1>   @ imm = #-0x78

700b63fc <wbafinished>:
700b63fc: e3a0a000     	mov	r10, #0
700b6400: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b6404: f57ff04f     	dsb	sy
700b6408: f57ff06f     	isb	sy
700b640c: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6410: e12fff1e     	bx	lr

700b6414 <CacheP_wbInvAll>:
700b6414: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6418: e306042c     	movw	r0, #0x642c
700b641c: e347000b     	movt	r0, #0x700b
700b6420: e12fff30     	blx	r0
700b6424: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6428: e12fff1e     	bx	lr

700b642c <CacheP_wbInvAllAsm>:
700b642c: f57ff05f     	dmb	sy
700b6430: ee300f30     	mrc	p15, #0x1, r0, c0, c0, #0x1
700b6434: e2103407     	ands	r3, r0, #117440512
700b6438: e1a03ba3     	lsr	r3, r3, #23
700b643c: 0a00001d     	beq	0x700b64b8 <finished>   @ imm = #0x74
700b6440: e3a0a000     	mov	r10, #0

700b6444 <loop1>:
700b6444: e08a20aa     	add	r2, r10, r10, lsr #1
700b6448: e1a01230     	lsr	r1, r0, r2
700b644c: e2011007     	and	r1, r1, #7
700b6450: e3510002     	cmp	r1, #2
700b6454: ba000014     	blt	0x700b64ac <skip>       @ imm = #0x50
700b6458: e10f6000     	mrs	r6, apsr
700b645c: f10c0080     	cpsid	i
700b6460: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b6464: f57ff06f     	isb	sy
700b6468: ee301f10     	mrc	p15, #0x1, r1, c0, c0, #0x0
700b646c: e121f006     	msr	CPSR_c, r6
700b6470: e2012007     	and	r2, r1, #7
700b6474: e2822004     	add	r2, r2, #4
700b6478: e30043ff     	movw	r4, #0x3ff
700b647c: e01441a1     	ands	r4, r4, r1, lsr #3
700b6480: e16f5f14     	clz	r5, r4
700b6484: e3077fff     	movw	r7, #0x7fff
700b6488: e01776a1     	ands	r7, r7, r1, lsr #13

700b648c <loop2>:
700b648c: e1a09004     	mov	r9, r4

700b6490 <loop3>:
700b6490: e18ab519     	orr	r11, r10, r9, lsl r5
700b6494: e18bb217     	orr	r11, r11, r7, lsl r2
700b6498: ee07bf5e     	mcr	p15, #0x0, r11, c7, c14, #0x2
700b649c: e2599001     	subs	r9, r9, #1
700b64a0: aafffffa     	bge	0x700b6490 <loop3>      @ imm = #-0x18
700b64a4: e2577001     	subs	r7, r7, #1
700b64a8: aafffff7     	bge	0x700b648c <loop2>      @ imm = #-0x24

700b64ac <skip>:
700b64ac: e28aa002     	add	r10, r10, #2
700b64b0: e153000a     	cmp	r3, r10
700b64b4: caffffe2     	bgt	0x700b6444 <loop1>      @ imm = #-0x78

700b64b8 <finished>:
700b64b8: e3a0a000     	mov	r10, #0
700b64bc: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b64c0: f57ff04f     	dsb	sy
700b64c4: f57ff06f     	isb	sy
700b64c8: e12fff1e     	bx	lr

700b64cc <CacheP_getEnabled>:
700b64cc: e3a00000     	mov	r0, #0
700b64d0: ee111f10     	mrc	p15, #0x0, r1, c1, c0, #0x0
700b64d4: e3110a01     	tst	r1, #4096
700b64d8: 12800001     	addne	r0, r0, #1
700b64dc: e3110004     	tst	r1, #4
700b64e0: 12800002     	addne	r0, r0, #2
700b64e4: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b64e8: e3110002     	tst	r1, #2
700b64ec: 0a000003     	beq	0x700b6500 <getEnabledDone> @ imm = #0xc
700b64f0: e3100001     	tst	r0, #1
700b64f4: 12800004     	addne	r0, r0, #4
700b64f8: e3100002     	tst	r0, #2
700b64fc: 12800008     	addne	r0, r0, #8

700b6500 <getEnabledDone>:
700b6500: e12fff1e     	bx	lr

700b6504 <CacheP_getCacheLevelInfo>:
700b6504: ee400f10     	mcr	p15, #0x2, r0, c0, c0, #0x0
700b6508: ee300f10     	mrc	p15, #0x1, r0, c0, c0, #0x0
700b650c: e12fff1e     	bx	lr

700b6510 <CacheP_configForceWrThru>:
700b6510: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6514: e3500000     	cmp	r0, #0
700b6518: 0a000001     	beq	0x700b6524 <FWT_disable> @ imm = #0x4
700b651c: e3811c02     	orr	r1, r1, #512
700b6520: ea000000     	b	0x700b6528 <FWT_exit>   @ imm = #0x0

700b6524 <FWT_disable>:
700b6524: e3c11c02     	bic	r1, r1, #512

700b6528 <FWT_exit>:
700b6528: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b652c: e12fff1e     	bx	lr

700b6530 <CacheP_setDLFO>:
700b6530: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6534: e3811a02     	orr	r1, r1, #8192
700b6538: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b653c: e12fff1e     	bx	lr

700b6540 <CacheP_init>:
700b6540: b580         	push	{r7, lr}
700b6542: b084         	sub	sp, #0x10
700b6544: 2000         	movs	r0, #0x0
700b6546: f7ff efde    	blx	0x700b6504 <CacheP_getCacheLevelInfo> @ imm = #-0x44
700b654a: 9003         	str	r0, [sp, #0xc]
700b654c: 9803         	ldr	r0, [sp, #0xc]
700b654e: f000 0007    	and	r0, r0, #0x7
700b6552: 1c81         	adds	r1, r0, #0x2
700b6554: 2004         	movs	r0, #0x4
700b6556: 9001         	str	r0, [sp, #0x4]
700b6558: 4088         	lsls	r0, r1
700b655a: 3820         	subs	r0, #0x20
700b655c: fab0 f080    	clz	r0, r0
700b6560: 0940         	lsrs	r0, r0, #0x5
700b6562: f000 faad    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x55a
700b6566: 2001         	movs	r0, #0x1
700b6568: f7ff efcc    	blx	0x700b6504 <CacheP_getCacheLevelInfo> @ imm = #-0x68
700b656c: 4601         	mov	r1, r0
700b656e: 9801         	ldr	r0, [sp, #0x4]
700b6570: 9103         	str	r1, [sp, #0xc]
700b6572: 9903         	ldr	r1, [sp, #0xc]
700b6574: f001 0107    	and	r1, r1, #0x7
700b6578: 3102         	adds	r1, #0x2
700b657a: 4088         	lsls	r0, r1
700b657c: 3820         	subs	r0, #0x20
700b657e: fab0 f080    	clz	r0, r0
700b6582: 0940         	lsrs	r0, r0, #0x5
700b6584: f000 fa9c    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x538
700b6588: f7ff efa0    	blx	0x700b64cc <CacheP_getEnabled> @ imm = #-0xc0
700b658c: 9002         	str	r0, [sp, #0x8]
700b658e: 9802         	ldr	r0, [sp, #0x8]
700b6590: b120         	cbz	r0, 0x700b659c <CacheP_init+0x5c> @ imm = #0x8
700b6592: e7ff         	b	0x700b6594 <CacheP_init+0x54> @ imm = #-0x2
700b6594: 200f         	movs	r0, #0xf
700b6596: f000 f81b    	bl	0x700b65d0 <CacheP_disable> @ imm = #0x36
700b659a: e7ff         	b	0x700b659c <CacheP_init+0x5c> @ imm = #-0x2
700b659c: f646 70e8    	movw	r0, #0x6fe8
700b65a0: f2c7 000b    	movt	r0, #0x700b
700b65a4: 6800         	ldr	r0, [r0]
700b65a6: b158         	cbz	r0, 0x700b65c0 <CacheP_init+0x80> @ imm = #0x16
700b65a8: e7ff         	b	0x700b65aa <CacheP_init+0x6a> @ imm = #-0x2
700b65aa: f646 70e8    	movw	r0, #0x6fe8
700b65ae: f2c7 000b    	movt	r0, #0x700b
700b65b2: 6840         	ldr	r0, [r0, #0x4]
700b65b4: f7ff efac    	blx	0x700b6510 <CacheP_configForceWrThru> @ imm = #-0xa8
700b65b8: 200f         	movs	r0, #0xf
700b65ba: f000 f831    	bl	0x700b6620 <CacheP_enable> @ imm = #0x62
700b65be: e7ff         	b	0x700b65c0 <CacheP_init+0x80> @ imm = #-0x2
700b65c0: b004         	add	sp, #0x10
700b65c2: bd80         	pop	{r7, pc}
700b65c4: bf00         	nop
700b65c6: bf00         	nop
700b65c8: bf00         	nop
700b65ca: bf00         	nop
700b65cc: bf00         	nop
700b65ce: bf00         	nop

700b65d0 <CacheP_disable>:
700b65d0: b580         	push	{r7, lr}
700b65d2: b084         	sub	sp, #0x10
700b65d4: 9003         	str	r0, [sp, #0xc]
700b65d6: f7ff ef7a    	blx	0x700b64cc <CacheP_getEnabled> @ imm = #-0x10c
700b65da: 9002         	str	r0, [sp, #0x8]
700b65dc: 9902         	ldr	r1, [sp, #0x8]
700b65de: 9803         	ldr	r0, [sp, #0xc]
700b65e0: 4008         	ands	r0, r1
700b65e2: 0780         	lsls	r0, r0, #0x1e
700b65e4: 2800         	cmp	r0, #0x0
700b65e6: d509         	bpl	0x700b65fc <CacheP_disable+0x2c> @ imm = #0x12
700b65e8: e7ff         	b	0x700b65ea <CacheP_disable+0x1a> @ imm = #-0x2
700b65ea: f7ff ebc4    	blx	0x700b5d74 <HwiP_disable> @ imm = #-0x878
700b65ee: 9001         	str	r0, [sp, #0x4]
700b65f0: f7ff ee06    	blx	0x700b6200 <CacheP_disableL1d> @ imm = #-0x3f4
700b65f4: 9801         	ldr	r0, [sp, #0x4]
700b65f6: f7ff ebde    	blx	0x700b5db4 <HwiP_restore> @ imm = #-0x844
700b65fa: e7ff         	b	0x700b65fc <CacheP_disable+0x2c> @ imm = #-0x2
700b65fc: 9902         	ldr	r1, [sp, #0x8]
700b65fe: 9803         	ldr	r0, [sp, #0xc]
700b6600: 4008         	ands	r0, r1
700b6602: 07c0         	lsls	r0, r0, #0x1f
700b6604: b148         	cbz	r0, 0x700b661a <CacheP_disable+0x4a> @ imm = #0x12
700b6606: e7ff         	b	0x700b6608 <CacheP_disable+0x38> @ imm = #-0x2
700b6608: f7ff ebb4    	blx	0x700b5d74 <HwiP_disable> @ imm = #-0x898
700b660c: 9001         	str	r0, [sp, #0x4]
700b660e: f7ff ee0c    	blx	0x700b6228 <CacheP_disableL1p> @ imm = #-0x3e8
700b6612: 9801         	ldr	r0, [sp, #0x4]
700b6614: f7ff ebce    	blx	0x700b5db4 <HwiP_restore> @ imm = #-0x864
700b6618: e7ff         	b	0x700b661a <CacheP_disable+0x4a> @ imm = #-0x2
700b661a: b004         	add	sp, #0x10
700b661c: bd80         	pop	{r7, pc}
700b661e: bf00         	nop

700b6620 <CacheP_enable>:
700b6620: b580         	push	{r7, lr}
700b6622: b082         	sub	sp, #0x8
700b6624: 9001         	str	r0, [sp, #0x4]
700b6626: f7ff ef52    	blx	0x700b64cc <CacheP_getEnabled> @ imm = #-0x15c
700b662a: 43c0         	mvns	r0, r0
700b662c: 9000         	str	r0, [sp]
700b662e: 9900         	ldr	r1, [sp]
700b6630: 9801         	ldr	r0, [sp, #0x4]
700b6632: 4008         	ands	r0, r1
700b6634: 0780         	lsls	r0, r0, #0x1e
700b6636: 2800         	cmp	r0, #0x0
700b6638: d503         	bpl	0x700b6642 <CacheP_enable+0x22> @ imm = #0x6
700b663a: e7ff         	b	0x700b663c <CacheP_enable+0x1c> @ imm = #-0x2
700b663c: f7ff ee00    	blx	0x700b6240 <CacheP_enableL1d> @ imm = #-0x400
700b6640: e7ff         	b	0x700b6642 <CacheP_enable+0x22> @ imm = #-0x2
700b6642: 9900         	ldr	r1, [sp]
700b6644: 9801         	ldr	r0, [sp, #0x4]
700b6646: 4008         	ands	r0, r1
700b6648: 07c0         	lsls	r0, r0, #0x1f
700b664a: b118         	cbz	r0, 0x700b6654 <CacheP_enable+0x34> @ imm = #0x6
700b664c: e7ff         	b	0x700b664e <CacheP_enable+0x2e> @ imm = #-0x2
700b664e: f7ff ee04    	blx	0x700b6258 <CacheP_enableL1p> @ imm = #-0x3f8
700b6652: e7ff         	b	0x700b6654 <CacheP_enable+0x34> @ imm = #-0x2
700b6654: b002         	add	sp, #0x8
700b6656: bd80         	pop	{r7, pc}
700b6658: bf00         	nop
700b665a: bf00         	nop
700b665c: bf00         	nop
700b665e: bf00         	nop

700b6660 <CacheP_inv>:
700b6660: b580         	push	{r7, lr}
700b6662: b084         	sub	sp, #0x10
700b6664: 9003         	str	r0, [sp, #0xc]
700b6666: 9102         	str	r1, [sp, #0x8]
700b6668: 9201         	str	r2, [sp, #0x4]
700b666a: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b666e: 07c0         	lsls	r0, r0, #0x1f
700b6670: b128         	cbz	r0, 0x700b667e <CacheP_inv+0x1e> @ imm = #0xa
700b6672: e7ff         	b	0x700b6674 <CacheP_inv+0x14> @ imm = #-0x2
700b6674: 9803         	ldr	r0, [sp, #0xc]
700b6676: 9902         	ldr	r1, [sp, #0x8]
700b6678: f7ff ee16    	blx	0x700b62a8 <CacheP_invL1p> @ imm = #-0x3d4
700b667c: e7ff         	b	0x700b667e <CacheP_inv+0x1e> @ imm = #-0x2
700b667e: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b6682: 0780         	lsls	r0, r0, #0x1e
700b6684: 2800         	cmp	r0, #0x0
700b6686: d505         	bpl	0x700b6694 <CacheP_inv+0x34> @ imm = #0xa
700b6688: e7ff         	b	0x700b668a <CacheP_inv+0x2a> @ imm = #-0x2
700b668a: 9803         	ldr	r0, [sp, #0xc]
700b668c: 9902         	ldr	r1, [sp, #0x8]
700b668e: f7ff edf0    	blx	0x700b6270 <CacheP_invL1d> @ imm = #-0x420
700b6692: e7ff         	b	0x700b6694 <CacheP_inv+0x34> @ imm = #-0x2
700b6694: b004         	add	sp, #0x10
700b6696: bd80         	pop	{r7, pc}
		...

Disassembly of section .text.mpu:

700b66a0 <MpuP_RegionAttrs_init>:
700b66a0: b081         	sub	sp, #0x4
700b66a2: 9000         	str	r0, [sp]
700b66a4: 9900         	ldr	r1, [sp]
700b66a6: 2000         	movs	r0, #0x0
700b66a8: 7108         	strb	r0, [r1, #0x4]
700b66aa: 9a00         	ldr	r2, [sp]
700b66ac: 2102         	movs	r1, #0x2
700b66ae: 7191         	strb	r1, [r2, #0x6]
700b66b0: 9900         	ldr	r1, [sp]
700b66b2: 7148         	strb	r0, [r1, #0x5]
700b66b4: 9a00         	ldr	r2, [sp]
700b66b6: 2101         	movs	r1, #0x1
700b66b8: 70d1         	strb	r1, [r2, #0x3]
700b66ba: 9900         	ldr	r1, [sp]
700b66bc: 7048         	strb	r0, [r1, #0x1]
700b66be: 9900         	ldr	r1, [sp]
700b66c0: 7088         	strb	r0, [r1, #0x2]
700b66c2: 9900         	ldr	r1, [sp]
700b66c4: 7008         	strb	r0, [r1]
700b66c6: 9900         	ldr	r1, [sp]
700b66c8: 71c8         	strb	r0, [r1, #0x7]
700b66ca: b001         	add	sp, #0x4
700b66cc: 4770         	bx	lr
700b66ce: bf00         	nop

700b66d0 <MpuP_setRegion>:
700b66d0: b580         	push	{r7, lr}
700b66d2: b08a         	sub	sp, #0x28
700b66d4: 9009         	str	r0, [sp, #0x24]
700b66d6: 9108         	str	r1, [sp, #0x20]
700b66d8: 9207         	str	r2, [sp, #0x1c]
700b66da: 9306         	str	r3, [sp, #0x18]
700b66dc: 9807         	ldr	r0, [sp, #0x1c]
700b66de: 9000         	str	r0, [sp]
700b66e0: 9909         	ldr	r1, [sp, #0x24]
700b66e2: 2000         	movs	r0, #0x0
700b66e4: 2910         	cmp	r1, #0x10
700b66e6: bf38         	it	lo
700b66e8: 2001         	movlo	r0, #0x1
700b66ea: f000 f9e9    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x3d2
700b66ee: 9800         	ldr	r0, [sp]
700b66f0: f000 001f    	and	r0, r0, #0x1f
700b66f4: 9000         	str	r0, [sp]
700b66f6: 9806         	ldr	r0, [sp, #0x18]
700b66f8: 7801         	ldrb	r1, [r0]
700b66fa: 79c0         	ldrb	r0, [r0, #0x7]
700b66fc: 0200         	lsls	r0, r0, #0x8
700b66fe: 9a00         	ldr	r2, [sp]
700b6700: f002 021f    	and	r2, r2, #0x1f
700b6704: ea40 0042    	orr.w	r0, r0, r2, lsl #1
700b6708: f001 0101    	and	r1, r1, #0x1
700b670c: 4408         	add	r0, r1
700b670e: 9004         	str	r0, [sp, #0x10]
700b6710: 9808         	ldr	r0, [sp, #0x20]
700b6712: 9900         	ldr	r1, [sp]
700b6714: 1c4a         	adds	r2, r1, #0x1
700b6716: 2101         	movs	r1, #0x1
700b6718: 4091         	lsls	r1, r2
700b671a: 4249         	rsbs	r1, r1, #0
700b671c: 4008         	ands	r0, r1
700b671e: 9005         	str	r0, [sp, #0x14]
700b6720: 9806         	ldr	r0, [sp, #0x18]
700b6722: f000 f81d    	bl	0x700b6760 <MpuP_getAttrs> @ imm = #0x3a
700b6726: 9003         	str	r0, [sp, #0xc]
700b6728: f000 f84a    	bl	0x700b67c0 <MpuP_isEnable> @ imm = #0x94
700b672c: 9002         	str	r0, [sp, #0x8]
700b672e: f000 f84f    	bl	0x700b67d0 <MpuP_disable> @ imm = #0x9e
700b6732: f7ff eb20    	blx	0x700b5d74 <HwiP_disable> @ imm = #-0x9c0
700b6736: 9001         	str	r0, [sp, #0x4]
700b6738: 9809         	ldr	r0, [sp, #0x24]
700b673a: 9905         	ldr	r1, [sp, #0x14]
700b673c: 9a04         	ldr	r2, [sp, #0x10]
700b673e: 9b03         	ldr	r3, [sp, #0xc]
700b6740: f000 e90c    	blx	0x700b695c <MpuP_setRegionAsm> @ imm = #0x218
700b6744: 9801         	ldr	r0, [sp, #0x4]
700b6746: f7ff eb36    	blx	0x700b5db4 <HwiP_restore> @ imm = #-0x994
700b674a: 9802         	ldr	r0, [sp, #0x8]
700b674c: b118         	cbz	r0, 0x700b6756 <MpuP_setRegion+0x86> @ imm = #0x6
700b674e: e7ff         	b	0x700b6750 <MpuP_setRegion+0x80> @ imm = #-0x2
700b6750: f000 f85e    	bl	0x700b6810 <MpuP_enable> @ imm = #0xbc
700b6754: e7ff         	b	0x700b6756 <MpuP_setRegion+0x86> @ imm = #-0x2
700b6756: b00a         	add	sp, #0x28
700b6758: bd80         	pop	{r7, pc}
700b675a: bf00         	nop
700b675c: bf00         	nop
700b675e: bf00         	nop

700b6760 <MpuP_getAttrs>:
700b6760: b580         	push	{r7, lr}
700b6762: b082         	sub	sp, #0x8
700b6764: 9001         	str	r0, [sp, #0x4]
700b6766: f8dd c004    	ldr.w	r12, [sp, #0x4]
700b676a: f89c 2001    	ldrb.w	r2, [r12, #0x1]
700b676e: f89c 1002    	ldrb.w	r1, [r12, #0x2]
700b6772: f89c 3003    	ldrb.w	r3, [r12, #0x3]
700b6776: f89c 0004    	ldrb.w	r0, [r12, #0x4]
700b677a: f000 0001    	and	r0, r0, #0x1
700b677e: 0300         	lsls	r0, r0, #0xc
700b6780: f89c e006    	ldrb.w	lr, [r12, #0x6]
700b6784: f00e 0e07    	and	lr, lr, #0x7
700b6788: ea40 200e    	orr.w	r0, r0, lr, lsl #8
700b678c: f89c c005    	ldrb.w	r12, [r12, #0x5]
700b6790: f00c 0c07    	and	r12, r12, #0x7
700b6794: ea40 00cc    	orr.w	r0, r0, r12, lsl #3
700b6798: f003 0301    	and	r3, r3, #0x1
700b679c: ea40 0083    	orr.w	r0, r0, r3, lsl #2
700b67a0: f002 0201    	and	r2, r2, #0x1
700b67a4: ea40 0042    	orr.w	r0, r0, r2, lsl #1
700b67a8: f001 0101    	and	r1, r1, #0x1
700b67ac: 4408         	add	r0, r1
700b67ae: 9000         	str	r0, [sp]
700b67b0: 9800         	ldr	r0, [sp]
700b67b2: b002         	add	sp, #0x8
700b67b4: bd80         	pop	{r7, pc}
700b67b6: bf00         	nop
700b67b8: bf00         	nop
700b67ba: bf00         	nop
700b67bc: bf00         	nop
700b67be: bf00         	nop

700b67c0 <MpuP_isEnable>:
700b67c0: b580         	push	{r7, lr}
700b67c2: f000 e8c2    	blx	0x700b6948 <MpuP_isEnableAsm> @ imm = #0x184
700b67c6: bd80         	pop	{r7, pc}
700b67c8: bf00         	nop
700b67ca: bf00         	nop
700b67cc: bf00         	nop
700b67ce: bf00         	nop

700b67d0 <MpuP_disable>:
700b67d0: b580         	push	{r7, lr}
700b67d2: b082         	sub	sp, #0x8
700b67d4: f7ff fff4    	bl	0x700b67c0 <MpuP_isEnable> @ imm = #-0x18
700b67d8: b1a0         	cbz	r0, 0x700b6804 <MpuP_disable+0x34> @ imm = #0x28
700b67da: e7ff         	b	0x700b67dc <MpuP_disable+0xc> @ imm = #-0x2
700b67dc: f7ff eaca    	blx	0x700b5d74 <HwiP_disable> @ imm = #-0xa6c
700b67e0: 9000         	str	r0, [sp]
700b67e2: f7ff ee74    	blx	0x700b64cc <CacheP_getEnabled> @ imm = #-0x318
700b67e6: 9001         	str	r0, [sp, #0x4]
700b67e8: 9801         	ldr	r0, [sp, #0x4]
700b67ea: f7ff fef1    	bl	0x700b65d0 <CacheP_disable> @ imm = #-0x21e
700b67ee: f3bf 8f4f    	dsb	sy
700b67f2: f000 e882    	blx	0x700b68f8 <MpuP_disableAsm> @ imm = #0x104
700b67f6: 9801         	ldr	r0, [sp, #0x4]
700b67f8: f7ff ff12    	bl	0x700b6620 <CacheP_enable> @ imm = #-0x1dc
700b67fc: 9800         	ldr	r0, [sp]
700b67fe: f7ff eada    	blx	0x700b5db4 <HwiP_restore> @ imm = #-0xa4c
700b6802: e7ff         	b	0x700b6804 <MpuP_disable+0x34> @ imm = #-0x2
700b6804: b002         	add	sp, #0x8
700b6806: bd80         	pop	{r7, pc}
700b6808: bf00         	nop
700b680a: bf00         	nop
700b680c: bf00         	nop
700b680e: bf00         	nop

700b6810 <MpuP_enable>:
700b6810: b580         	push	{r7, lr}
700b6812: b082         	sub	sp, #0x8
700b6814: f7ff ffd4    	bl	0x700b67c0 <MpuP_isEnable> @ imm = #-0x58
700b6818: b9e0         	cbnz	r0, 0x700b6854 <MpuP_enable+0x44> @ imm = #0x38
700b681a: e7ff         	b	0x700b681c <MpuP_enable+0xc> @ imm = #-0x2
700b681c: f7ff eaaa    	blx	0x700b5d74 <HwiP_disable> @ imm = #-0xaac
700b6820: 9000         	str	r0, [sp]
700b6822: f7ff ee54    	blx	0x700b64cc <CacheP_getEnabled> @ imm = #-0x358
700b6826: 9001         	str	r0, [sp, #0x4]
700b6828: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b682c: 0780         	lsls	r0, r0, #0x1e
700b682e: b120         	cbz	r0, 0x700b683a <MpuP_enable+0x2a> @ imm = #0x8
700b6830: e7ff         	b	0x700b6832 <MpuP_enable+0x22> @ imm = #-0x2
700b6832: 2003         	movs	r0, #0x3
700b6834: f7ff fecc    	bl	0x700b65d0 <CacheP_disable> @ imm = #-0x268
700b6838: e7ff         	b	0x700b683a <MpuP_enable+0x2a> @ imm = #-0x2
700b683a: f000 e872    	blx	0x700b6920 <MpuP_enableAsm> @ imm = #0xe4
700b683e: 9801         	ldr	r0, [sp, #0x4]
700b6840: f7ff feee    	bl	0x700b6620 <CacheP_enable> @ imm = #-0x224
700b6844: f3bf 8f4f    	dsb	sy
700b6848: f3bf 8f6f    	isb	sy
700b684c: 9800         	ldr	r0, [sp]
700b684e: f7ff eab2    	blx	0x700b5db4 <HwiP_restore> @ imm = #-0xa9c
700b6852: e7ff         	b	0x700b6854 <MpuP_enable+0x44> @ imm = #-0x2
700b6854: b002         	add	sp, #0x8
700b6856: bd80         	pop	{r7, pc}
700b6858: bf00         	nop
700b685a: bf00         	nop
700b685c: bf00         	nop
700b685e: bf00         	nop

700b6860 <MpuP_init>:
700b6860: b580         	push	{r7, lr}
700b6862: b082         	sub	sp, #0x8
700b6864: f7ff ffac    	bl	0x700b67c0 <MpuP_isEnable> @ imm = #-0xa8
700b6868: b118         	cbz	r0, 0x700b6872 <MpuP_init+0x12> @ imm = #0x6
700b686a: e7ff         	b	0x700b686c <MpuP_init+0xc> @ imm = #-0x2
700b686c: f7ff ffb0    	bl	0x700b67d0 <MpuP_disable> @ imm = #-0xa0
700b6870: e7ff         	b	0x700b6872 <MpuP_init+0x12> @ imm = #-0x2
700b6872: f000 e84e    	blx	0x700b6910 <MpuP_disableBRAsm> @ imm = #0x9c
700b6876: f646 70f0    	movw	r0, #0x6ff0
700b687a: f2c7 000b    	movt	r0, #0x700b
700b687e: 6801         	ldr	r1, [r0]
700b6880: 2000         	movs	r0, #0x0
700b6882: 9000         	str	r0, [sp]
700b6884: 2910         	cmp	r1, #0x10
700b6886: bf38         	it	lo
700b6888: 2001         	movlo	r0, #0x1
700b688a: f000 f919    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x232
700b688e: 9800         	ldr	r0, [sp]
700b6890: 9001         	str	r0, [sp, #0x4]
700b6892: e7ff         	b	0x700b6894 <MpuP_init+0x34> @ imm = #-0x2
700b6894: 9801         	ldr	r0, [sp, #0x4]
700b6896: f646 71f0    	movw	r1, #0x6ff0
700b689a: f2c7 010b    	movt	r1, #0x700b
700b689e: 6809         	ldr	r1, [r1]
700b68a0: 4288         	cmp	r0, r1
700b68a2: d212         	bhs	0x700b68ca <MpuP_init+0x6a> @ imm = #0x24
700b68a4: e7ff         	b	0x700b68a6 <MpuP_init+0x46> @ imm = #-0x2
700b68a6: 9801         	ldr	r0, [sp, #0x4]
700b68a8: f646 71fc    	movw	r1, #0x6ffc
700b68ac: f2c7 010b    	movt	r1, #0x700b
700b68b0: eb01 1300    	add.w	r3, r1, r0, lsl #4
700b68b4: 0102         	lsls	r2, r0, #0x4
700b68b6: 5889         	ldr	r1, [r1, r2]
700b68b8: 685a         	ldr	r2, [r3, #0x4]
700b68ba: 3308         	adds	r3, #0x8
700b68bc: f7ff ff08    	bl	0x700b66d0 <MpuP_setRegion> @ imm = #-0x1f0
700b68c0: e7ff         	b	0x700b68c2 <MpuP_init+0x62> @ imm = #-0x2
700b68c2: 9801         	ldr	r0, [sp, #0x4]
700b68c4: 3001         	adds	r0, #0x1
700b68c6: 9001         	str	r0, [sp, #0x4]
700b68c8: e7e4         	b	0x700b6894 <MpuP_init+0x34> @ imm = #-0x38
700b68ca: f646 70f0    	movw	r0, #0x6ff0
700b68ce: f2c7 000b    	movt	r0, #0x700b
700b68d2: 6840         	ldr	r0, [r0, #0x4]
700b68d4: b118         	cbz	r0, 0x700b68de <MpuP_init+0x7e> @ imm = #0x6
700b68d6: e7ff         	b	0x700b68d8 <MpuP_init+0x78> @ imm = #-0x2
700b68d8: f000 e82e    	blx	0x700b6938 <MpuP_enableBRAsm> @ imm = #0x5c
700b68dc: e7ff         	b	0x700b68de <MpuP_init+0x7e> @ imm = #-0x2
700b68de: f646 70f0    	movw	r0, #0x6ff0
700b68e2: f2c7 000b    	movt	r0, #0x700b
700b68e6: 6880         	ldr	r0, [r0, #0x8]
700b68e8: b118         	cbz	r0, 0x700b68f2 <MpuP_init+0x92> @ imm = #0x6
700b68ea: e7ff         	b	0x700b68ec <MpuP_init+0x8c> @ imm = #-0x2
700b68ec: f7ff ff90    	bl	0x700b6810 <MpuP_enable> @ imm = #-0xe0
700b68f0: e7ff         	b	0x700b68f2 <MpuP_init+0x92> @ imm = #-0x2
700b68f2: b002         	add	sp, #0x8
700b68f4: bd80         	pop	{r7, pc}
700b68f6: 0000         	movs	r0, r0

700b68f8 <MpuP_disableAsm>:
700b68f8: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b68fc: e3c00001     	bic	r0, r0, #1
700b6900: f57ff04f     	dsb	sy
700b6904: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6908: f57ff06f     	isb	sy
700b690c: e12fff1e     	bx	lr

700b6910 <MpuP_disableBRAsm>:
700b6910: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6914: e3c00802     	bic	r0, r0, #131072
700b6918: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b691c: e12fff1e     	bx	lr

700b6920 <MpuP_enableAsm>:
700b6920: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6924: e3800001     	orr	r0, r0, #1
700b6928: f57ff04f     	dsb	sy
700b692c: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6930: f57ff06f     	isb	sy
700b6934: e12fff1e     	bx	lr

700b6938 <MpuP_enableBRAsm>:
700b6938: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b693c: e3800802     	orr	r0, r0, #131072
700b6940: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6944: e12fff1e     	bx	lr

700b6948 <MpuP_isEnableAsm>:
700b6948: e3a00000     	mov	r0, #0
700b694c: ee111f10     	mrc	p15, #0x0, r1, c1, c0, #0x0
700b6950: e3110001     	tst	r1, #1
700b6954: 13a00001     	movne	r0, #1
700b6958: e12fff1e     	bx	lr

700b695c <MpuP_setRegionAsm>:
700b695c: ee060f12     	mcr	p15, #0x0, r0, c6, c2, #0x0
700b6960: ee061f11     	mcr	p15, #0x0, r1, c6, c1, #0x0
700b6964: ee062f51     	mcr	p15, #0x0, r2, c6, c1, #0x2
700b6968: ee063f91     	mcr	p15, #0x0, r3, c6, c1, #0x4
700b696c: e12fff1e     	bx	lr

Disassembly of section .text.boot:

700b6970 <_c_int00_sbl>:
700b6970: ee101fb0     	mrc	p15, #0x0, r1, c0, c0, #0x5
700b6974: e7df141f     	bfc	r1, #8, #24
700b6978: e3510000     	cmp	r1, #0
700b697c: 1a000001     	bne	0x700b6988 <_sblLoopForever> @ imm = #0x4
700b6980: e59f1008     	ldr	r1, [pc, #0x8]          @ 0x700b6990 <_c_int00_addr>
700b6984: e12fff31     	blx	r1

700b6988 <_sblLoopForever>:
700b6988: e320f003     	wfi
700b698c: eafffffd     	b	0x700b6988 <_sblLoopForever> @ imm = #-0xc

700b6990 <_c_int00_addr>:
700b6990: 94 69 0b 70  	.word	0x700b6994

700b6994 <_c_int00>:
700b6994: e10f0000     	mrs	r0, apsr
700b6998: e38000c0     	orr	r0, r0, #192
700b699c: e129f000     	msr	CPSR_fc, r0
700b69a0: ee110f50     	mrc	p15, #0x0, r0, c1, c0, #0x2
700b69a4: e3a0360f     	mov	r3, #15728640
700b69a8: e1800003     	orr	r0, r0, r3
700b69ac: ee010f50     	mcr	p15, #0x0, r0, c1, c0, #0x2
700b69b0: e3a00101     	mov	r0, #1073741824
700b69b4: eee80a10     	vmsr	fpexc, r0
700b69b8: e10f0000     	mrs	r0, apsr
700b69bc: e3c0001f     	bic	r0, r0, #31
700b69c0: e3800011     	orr	r0, r0, #17
700b69c4: e129f000     	msr	CPSR_fc, r0
700b69c8: e59fd0d4     	ldr	sp, [pc, #0xd4]         @ 0x700b6aa4 <c_FIQ_STACK_END>
700b69cc: e10f0000     	mrs	r0, apsr
700b69d0: e3c0001f     	bic	r0, r0, #31
700b69d4: e3800012     	orr	r0, r0, #18
700b69d8: e129f000     	msr	CPSR_fc, r0
700b69dc: e59fd0bc     	ldr	sp, [pc, #0xbc]         @ 0x700b6aa0 <c_IRQ_STACK_END>
700b69e0: e10f0000     	mrs	r0, apsr
700b69e4: e3c0001f     	bic	r0, r0, #31
700b69e8: e3800013     	orr	r0, r0, #19
700b69ec: e129f000     	msr	CPSR_fc, r0
700b69f0: e59fd0b0     	ldr	sp, [pc, #0xb0]         @ 0x700b6aa8 <c_SVC_STACK_END>
700b69f4: e10f0000     	mrs	r0, apsr
700b69f8: e3c0001f     	bic	r0, r0, #31
700b69fc: e3800017     	orr	r0, r0, #23
700b6a00: e129f000     	msr	CPSR_fc, r0
700b6a04: e59fd0a0     	ldr	sp, [pc, #0xa0]         @ 0x700b6aac <c_ABORT_STACK_END>
700b6a08: e10f0000     	mrs	r0, apsr
700b6a0c: e3c0001f     	bic	r0, r0, #31
700b6a10: e380001b     	orr	r0, r0, #27
700b6a14: e129f000     	msr	CPSR_fc, r0
700b6a18: e59fd090     	ldr	sp, [pc, #0x90]         @ 0x700b6ab0 <c_UNDEFINED_STACK_END>
700b6a1c: e10f0000     	mrs	r0, apsr
700b6a20: e3c0001f     	bic	r0, r0, #31
700b6a24: e380001f     	orr	r0, r0, #31
700b6a28: e129f000     	msr	CPSR_fc, r0
700b6a2c: e59fd068     	ldr	sp, [pc, #0x68]         @ 0x700b6a9c <c_STACK_END>
700b6a30: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6a34: e3c00004     	bic	r0, r0, #4
700b6a38: e3c00a01     	bic	r0, r0, #4096
700b6a3c: f57ff04f     	dsb	sy
700b6a40: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6a44: f57ff06f     	isb	sy
700b6a48: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6a4c: e3811008     	orr	r1, r1, #8
700b6a50: e3811020     	orr	r1, r1, #32
700b6a54: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b6a58: ee0f0f15     	mcr	p15, #0x0, r0, c15, c5, #0x0
700b6a5c: ee070f15     	mcr	p15, #0x0, r0, c7, c5, #0x0
700b6a60: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6a64: e3800004     	orr	r0, r0, #4
700b6a68: e3800a01     	orr	r0, r0, #4096
700b6a6c: f57ff04f     	dsb	sy
700b6a70: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6a74: f57ff06f     	isb	sy
700b6a78: fa000028     	blx	0x700b6b20 <__mpu_init> @ imm = #0xa0
700b6a7c: fa00001b     	blx	0x700b6af0 <_system_pre_init> @ imm = #0x6c
700b6a80: e3500000     	cmp	r0, #0
700b6a84: 0a000000     	beq	0x700b6a8c <bypass_auto_init> @ imm = #0x0
700b6a88: ebfff0b9     	bl	0x700b2d74 <__TI_auto_init_nobinit_nopinit> @ imm = #-0x3d1c

700b6a8c <bypass_auto_init>:
700b6a8c: fafffa37     	blx	0x700b5370 <main>       @ imm = #-0x1724
700b6a90: e3a00001     	mov	r0, #1
700b6a94: eb000025     	bl	0x700b6b30 <abort>      @ imm = #0x94

700b6a98 <L1>:
700b6a98: eafffffe     	b	0x700b6a98 <L1>         @ imm = #-0x8

700b6a9c <c_STACK_END>:
700b6a9c: 00 eb 09 70  	.word	0x7009eb00

700b6aa0 <c_IRQ_STACK_END>:
700b6aa0: 78 82 0b 70  	.word	0x700b8278

700b6aa4 <c_FIQ_STACK_END>:
700b6aa4: 78 83 0b 70  	.word	0x700b8378

700b6aa8 <c_SVC_STACK_END>:
700b6aa8: 78 93 0b 70  	.word	0x700b9378

700b6aac <c_ABORT_STACK_END>:
700b6aac: 78 94 0b 70  	.word	0x700b9478

700b6ab0 <c_UNDEFINED_STACK_END>:
700b6ab0: 78 95 0b 70  	.word	0x700b9578
700b6ab4: 00 00 00 00  	.word	0x00000000
700b6ab8: 00 00 00 00  	.word	0x00000000
700b6abc: 00 00 00 00  	.word	0x00000000

700b6ac0 <_DebugP_assertNoLog>:
700b6ac0: b580         	push	{r7, lr}
700b6ac2: b082         	sub	sp, #0x8
700b6ac4: 9001         	str	r0, [sp, #0x4]
700b6ac6: 9801         	ldr	r0, [sp, #0x4]
700b6ac8: b950         	cbnz	r0, 0x700b6ae0 <_DebugP_assertNoLog+0x20> @ imm = #0x14
700b6aca: e7ff         	b	0x700b6acc <_DebugP_assertNoLog+0xc> @ imm = #-0x2
700b6acc: 2001         	movs	r0, #0x1
700b6ace: 9000         	str	r0, [sp]
700b6ad0: f7ff e950    	blx	0x700b5d74 <HwiP_disable> @ imm = #-0xd60
700b6ad4: e7ff         	b	0x700b6ad6 <_DebugP_assertNoLog+0x16> @ imm = #-0x2
700b6ad6: 9800         	ldr	r0, [sp]
700b6ad8: b108         	cbz	r0, 0x700b6ade <_DebugP_assertNoLog+0x1e> @ imm = #0x2
700b6ada: e7ff         	b	0x700b6adc <_DebugP_assertNoLog+0x1c> @ imm = #-0x2
700b6adc: e7fb         	b	0x700b6ad6 <_DebugP_assertNoLog+0x16> @ imm = #-0xa
700b6ade: e7ff         	b	0x700b6ae0 <_DebugP_assertNoLog+0x20> @ imm = #-0x2
700b6ae0: b002         	add	sp, #0x8
700b6ae2: bd80         	pop	{r7, pc}
		...

700b6af0 <_system_pre_init>:
700b6af0: b580         	push	{r7, lr}
700b6af2: b082         	sub	sp, #0x8
700b6af4: f240 0000    	movw	r0, #0x0
700b6af8: f2c7 0008    	movt	r0, #0x7008
700b6afc: f64a 3100    	movw	r1, #0xab00
700b6b00: f2c7 0108    	movt	r1, #0x7008
700b6b04: 1a09         	subs	r1, r1, r0
700b6b06: 9101         	str	r1, [sp, #0x4]
700b6b08: 9901         	ldr	r1, [sp, #0x4]
700b6b0a: f7ea e9f4    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0x15c18
700b6b0e: 2001         	movs	r0, #0x1
700b6b10: b002         	add	sp, #0x8
700b6b12: bd80         	pop	{r7, pc}
		...

700b6b20 <__mpu_init>:
; {
700b6b20: b580         	push	{r7, lr}
;     MpuP_init();
700b6b22: f7ff fe9d    	bl	0x700b6860 <MpuP_init>  @ imm = #-0x2c6
;     CacheP_init();
700b6b26: e8bd 4080    	pop.w	{r7, lr}
700b6b2a: f7ff bd09    	b.w	0x700b6540 <CacheP_init> @ imm = #-0x5ee
700b6b2e: 0000         	movs	r0, r0

Disassembly of section .text:abort:

700b6b30 <abort>:
700b6b30: e320f000     	nop
700b6b34: eafffffe     	b	0x700b6b34 <abort+0x4>  @ imm = #-0x8

Disassembly of section .text:

7009eb00 <__TI_printfi_nofloat>:
7009eb00: e92d4ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009eb04: e24ddf89     	sub	sp, sp, #548
7009eb08: e5907000     	ldr	r7, [r0]
7009eb0c: e1a08000     	mov	r8, r0
7009eb10: e1a05003     	mov	r5, r3
7009eb14: e1a06002     	mov	r6, r2
7009eb18: e58d1220     	str	r1, [sp, #0x220]
7009eb1c: e1a00007     	mov	r0, r7
7009eb20: eb005855     	bl	0x700b4c7c <strlen>     @ imm = #0x16154
7009eb24: e0879000     	add	r9, r7, r0
7009eb28: e3a0a000     	mov	r10, #0
7009eb2c: e28dbf83     	add	r11, sp, #524
7009eb30: e3a04000     	mov	r4, #0
7009eb34: e3e00000     	mvn	r0, #0
7009eb38: e58da21c     	str	r10, [sp, #0x21c]
7009eb3c: e1570009     	cmp	r7, r9
7009eb40: 2a0000a0     	bhs	0x7009edc8 <__TI_printfi_nofloat+0x2c8> @ imm = #0x280
7009eb44: e2877001     	add	r7, r7, #1
7009eb48: e58da20c     	str	r10, [sp, #0x20c]
7009eb4c: e5cda218     	strb	r10, [sp, #0x218]
7009eb50: e58da210     	str	r10, [sp, #0x210]
7009eb54: e58d0214     	str	r0, [sp, #0x214]
7009eb58: e5570001     	ldrb	r0, [r7, #-0x1]
7009eb5c: e3500000     	cmp	r0, #0
7009eb60: 0a000098     	beq	0x7009edc8 <__TI_printfi_nofloat+0x2c8> @ imm = #0x260
7009eb64: e3500025     	cmp	r0, #37
7009eb68: 0a000005     	beq	0x7009eb84 <__TI_printfi_nofloat+0x84> @ imm = #0x14
7009eb6c: e1a01006     	mov	r1, r6
7009eb70: e5887000     	str	r7, [r8]
7009eb74: e12fff35     	blx	r5
7009eb78: e2844001     	add	r4, r4, #1
7009eb7c: e2877001     	add	r7, r7, #1
7009eb80: eafffff4     	b	0x7009eb58 <__TI_printfi_nofloat+0x58> @ imm = #-0x30
7009eb84: e1a0000b     	mov	r0, r11
7009eb88: e1a01008     	mov	r1, r8
7009eb8c: e58d421c     	str	r4, [sp, #0x21c]
7009eb90: e5887000     	str	r7, [r8]
7009eb94: eb00008e     	bl	0x7009edd4 <pproc_fflags___TI_printfi_nofloat> @ imm = #0x238
7009eb98: e1a0000b     	mov	r0, r11
7009eb9c: e1a01008     	mov	r1, r8
7009eba0: e28d2e22     	add	r2, sp, #544
7009eba4: eb0000a6     	bl	0x7009ee44 <_pproc_fwp___TI_printfi_nofloat> @ imm = #0x298
7009eba8: e5981000     	ldr	r1, [r8]
7009ebac: e5d12000     	ldrb	r2, [r1]
7009ebb0: e2420068     	sub	r0, r2, #104
7009ebb4: e1a030e0     	ror	r3, r0, #1
7009ebb8: e3530009     	cmp	r3, #9
7009ebbc: 8a00002b     	bhi	0x7009ec70 <__TI_printfi_nofloat+0x170> @ imm = #0xac
7009ebc0: e28f7004     	add	r7, pc, #4
7009ebc4: e2810001     	add	r0, r1, #1
7009ebc8: e797f103     	ldr	pc, [r7, r3, lsl #2]
7009ebcc: f4 eb 09 70  	.word	0x7009ebf4
7009ebd0: 34 ec 09 70  	.word	0x7009ec34
7009ebd4: 10 ec 09 70  	.word	0x7009ec10
7009ebd8: 70 ec 09 70  	.word	0x7009ec70
7009ebdc: 70 ec 09 70  	.word	0x7009ec70
7009ebe0: 70 ec 09 70  	.word	0x7009ec70
7009ebe4: 40 ec 09 70  	.word	0x7009ec40
7009ebe8: 70 ec 09 70  	.word	0x7009ec70
7009ebec: 70 ec 09 70  	.word	0x7009ec70
7009ebf0: 4c ec 09 70  	.word	0x7009ec4c
7009ebf4: e1a00001     	mov	r0, r1
7009ebf8: e59d220c     	ldr	r2, [sp, #0x20c]
7009ebfc: e5f03001     	ldrb	r3, [r0, #0x1]!
7009ec00: e3530068     	cmp	r3, #104
7009ec04: 1a000015     	bne	0x7009ec60 <__TI_printfi_nofloat+0x160> @ imm = #0x54
7009ec08: e3822c02     	orr	r2, r2, #512
7009ec0c: ea000005     	b	0x7009ec28 <__TI_printfi_nofloat+0x128> @ imm = #0x14
7009ec10: e1a00001     	mov	r0, r1
7009ec14: e59d220c     	ldr	r2, [sp, #0x20c]
7009ec18: e5f03001     	ldrb	r3, [r0, #0x1]!
7009ec1c: e353006c     	cmp	r3, #108
7009ec20: 1a00000c     	bne	0x7009ec58 <__TI_printfi_nofloat+0x158> @ imm = #0x30
7009ec24: e3822c01     	orr	r2, r2, #256
7009ec28: e2810002     	add	r0, r1, #2
7009ec2c: e58d220c     	str	r2, [sp, #0x20c]
7009ec30: ea00000c     	b	0x7009ec68 <__TI_printfi_nofloat+0x168> @ imm = #0x30
7009ec34: e59d120c     	ldr	r1, [sp, #0x20c]
7009ec38: e3811b02     	orr	r1, r1, #2048
7009ec3c: ea000008     	b	0x7009ec64 <__TI_printfi_nofloat+0x164> @ imm = #0x20
7009ec40: e59d120c     	ldr	r1, [sp, #0x20c]
7009ec44: e3811a02     	orr	r1, r1, #8192
7009ec48: ea000005     	b	0x7009ec64 <__TI_printfi_nofloat+0x164> @ imm = #0x14
7009ec4c: e59d120c     	ldr	r1, [sp, #0x20c]
7009ec50: e3811a01     	orr	r1, r1, #4096
7009ec54: ea000002     	b	0x7009ec64 <__TI_printfi_nofloat+0x164> @ imm = #0x8
7009ec58: e3821040     	orr	r1, r2, #64
7009ec5c: ea000000     	b	0x7009ec64 <__TI_printfi_nofloat+0x164> @ imm = #0x0
7009ec60: e3821020     	orr	r1, r2, #32
7009ec64: e58d120c     	str	r1, [sp, #0x20c]
7009ec68: e5d02000     	ldrb	r2, [r0]
7009ec6c: e1a01000     	mov	r1, r0
7009ec70: e2817001     	add	r7, r1, #1
7009ec74: e5cd2218     	strb	r2, [sp, #0x218]
7009ec78: e3520073     	cmp	r2, #115
7009ec7c: e5887000     	str	r7, [r8]
7009ec80: 0a00000e     	beq	0x7009ecc0 <__TI_printfi_nofloat+0x1c0> @ imm = #0x38
7009ec84: e352006e     	cmp	r2, #110
7009ec88: 1a000016     	bne	0x7009ece8 <__TI_printfi_nofloat+0x1e8> @ imm = #0x58
7009ec8c: e59d020c     	ldr	r0, [sp, #0x20c]
7009ec90: e3031f60     	movw	r1, #0x3f60
7009ec94: e0000001     	and	r0, r0, r1
7009ec98: e3500020     	cmp	r0, #32
7009ec9c: 0a00003b     	beq	0x7009ed90 <__TI_printfi_nofloat+0x290> @ imm = #0xec
7009eca0: e3500040     	cmp	r0, #64
7009eca4: 13500a02     	cmpne	r0, #8192
7009eca8: 1a000029     	bne	0x7009ed54 <__TI_printfi_nofloat+0x254> @ imm = #0xa4
7009ecac: e59d0220     	ldr	r0, [sp, #0x220]
7009ecb0: e4901004     	ldr	r1, [r0], #4
7009ecb4: e58d0220     	str	r0, [sp, #0x220]
7009ecb8: e5814000     	str	r4, [r1]
7009ecbc: ea00003c     	b	0x7009edb4 <__TI_printfi_nofloat+0x2b4> @ imm = #0xf0
7009ecc0: e5dd020c     	ldrb	r0, [sp, #0x20c]
7009ecc4: e3100040     	tst	r0, #64
7009ecc8: 1a00001a     	bne	0x7009ed38 <__TI_printfi_nofloat+0x238> @ imm = #0x68
7009eccc: e1a0000b     	mov	r0, r11
7009ecd0: e1a01006     	mov	r1, r6
7009ecd4: e28d2e22     	add	r2, sp, #544
7009ecd8: e28d3f87     	add	r3, sp, #540
7009ecdc: e58d5000     	str	r5, [sp]
7009ece0: eb0000fe     	bl	0x7009f0e0 <_pproc_str___TI_printfi_nofloat> @ imm = #0x3f8
7009ece4: ea000032     	b	0x7009edb4 <__TI_printfi_nofloat+0x2b4> @ imm = #0xc8
7009ece8: e1a0a009     	mov	r10, r9
7009ecec: e1a0900b     	mov	r9, r11
7009ecf0: e28db00e     	add	r11, sp, #14
7009ecf4: e28d2e22     	add	r2, sp, #544
7009ecf8: e1a01009     	mov	r1, r9
7009ecfc: e1a0000b     	mov	r0, r11
7009ed00: eb00013b     	bl	0x7009f1f4 <_setfield___TI_printfi_nofloat> @ imm = #0x4ec
7009ed04: e59d3248     	ldr	r3, [sp, #0x248]
7009ed08: e1a02000     	mov	r2, r0
7009ed0c: e1a0000b     	mov	r0, r11
7009ed10: e1a01006     	mov	r1, r6
7009ed14: e1a0b009     	mov	r11, r9
7009ed18: e1a0900a     	mov	r9, r10
7009ed1c: e3a0a000     	mov	r10, #0
7009ed20: e12fff33     	blx	r3
7009ed24: e3700001     	cmn	r0, #1
7009ed28: 10800004     	addne	r0, r0, r4
7009ed2c: e1a04000     	mov	r4, r0
7009ed30: e58d021c     	str	r0, [sp, #0x21c]
7009ed34: ea00001f     	b	0x7009edb8 <__TI_printfi_nofloat+0x2b8> @ imm = #0x7c
7009ed38: e1a0000b     	mov	r0, r11
7009ed3c: e1a01006     	mov	r1, r6
7009ed40: e28d2e22     	add	r2, sp, #544
7009ed44: e28d3f87     	add	r3, sp, #540
7009ed48: e58d5000     	str	r5, [sp]
7009ed4c: eb000093     	bl	0x7009efa0 <_pproc_wstr___TI_printfi_nofloat> @ imm = #0x24c
7009ed50: ea000017     	b	0x7009edb4 <__TI_printfi_nofloat+0x2b4> @ imm = #0x5c
7009ed54: e3500c02     	cmp	r0, #512
7009ed58: 0a000011     	beq	0x7009eda4 <__TI_printfi_nofloat+0x2a4> @ imm = #0x44
7009ed5c: e1a01fc4     	asr	r1, r4, #31
7009ed60: e3500b02     	cmp	r0, #2048
7009ed64: 0a000003     	beq	0x7009ed78 <__TI_printfi_nofloat+0x278> @ imm = #0xc
7009ed68: e3500a01     	cmp	r0, #4096
7009ed6c: 0affffce     	beq	0x7009ecac <__TI_printfi_nofloat+0x1ac> @ imm = #-0xc8
7009ed70: e3500c01     	cmp	r0, #256
7009ed74: 1affffcc     	bne	0x7009ecac <__TI_printfi_nofloat+0x1ac> @ imm = #-0xd0
7009ed78: e59d0220     	ldr	r0, [sp, #0x220]
7009ed7c: e4902004     	ldr	r2, [r0], #4
7009ed80: e58d0220     	str	r0, [sp, #0x220]
7009ed84: e5824000     	str	r4, [r2]
7009ed88: e5821004     	str	r1, [r2, #0x4]
7009ed8c: ea000008     	b	0x7009edb4 <__TI_printfi_nofloat+0x2b4> @ imm = #0x20
7009ed90: e59d0220     	ldr	r0, [sp, #0x220]
7009ed94: e4901004     	ldr	r1, [r0], #4
7009ed98: e58d0220     	str	r0, [sp, #0x220]
7009ed9c: e1c140b0     	strh	r4, [r1]
7009eda0: ea000003     	b	0x7009edb4 <__TI_printfi_nofloat+0x2b4> @ imm = #0xc
7009eda4: e59d0220     	ldr	r0, [sp, #0x220]
7009eda8: e4901004     	ldr	r1, [r0], #4
7009edac: e58d0220     	str	r0, [sp, #0x220]
7009edb0: e5c14000     	strb	r4, [r1]
7009edb4: e59d421c     	ldr	r4, [sp, #0x21c]
7009edb8: e3e00000     	mvn	r0, #0
7009edbc: e3740001     	cmn	r4, #1
7009edc0: 1affff5d     	bne	0x7009eb3c <__TI_printfi_nofloat+0x3c> @ imm = #-0x28c
7009edc4: e3e04000     	mvn	r4, #0
7009edc8: e1a00004     	mov	r0, r4
7009edcc: e28ddf89     	add	sp, sp, #548
7009edd0: e8bd8ff0     	pop	{r4, r5, r6, r7, r8, r9, r10, r11, pc}

7009edd4 <pproc_fflags___TI_printfi_nofloat>:
7009edd4: e5912000     	ldr	r2, [r1]
7009edd8: e2822001     	add	r2, r2, #1
7009eddc: e5523001     	ldrb	r3, [r2, #-0x1]
7009ede0: e3530030     	cmp	r3, #48
7009ede4: 0a00000f     	beq	0x7009ee28 <pproc_fflags___TI_printfi_nofloat+0x54> @ imm = #0x3c
7009ede8: e3530023     	cmp	r3, #35
7009edec: 0a000007     	beq	0x7009ee10 <pproc_fflags___TI_printfi_nofloat+0x3c> @ imm = #0x1c
7009edf0: e353002b     	cmp	r3, #43
7009edf4: 0a000009     	beq	0x7009ee20 <pproc_fflags___TI_printfi_nofloat+0x4c> @ imm = #0x24
7009edf8: e353002d     	cmp	r3, #45
7009edfc: 0a000005     	beq	0x7009ee18 <pproc_fflags___TI_printfi_nofloat+0x44> @ imm = #0x14
7009ee00: e3530020     	cmp	r3, #32
7009ee04: 112fff1e     	bxne	lr
7009ee08: e3a0c004     	mov	r12, #4
7009ee0c: ea000006     	b	0x7009ee2c <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x18
7009ee10: e3a0c008     	mov	r12, #8
7009ee14: ea000004     	b	0x7009ee2c <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x10
7009ee18: e3a0c001     	mov	r12, #1
7009ee1c: ea000002     	b	0x7009ee2c <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x8
7009ee20: e3a0c002     	mov	r12, #2
7009ee24: ea000000     	b	0x7009ee2c <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x0
7009ee28: e3a0c010     	mov	r12, #16
7009ee2c: e5903000     	ldr	r3, [r0]
7009ee30: e5812000     	str	r2, [r1]
7009ee34: e2822001     	add	r2, r2, #1
7009ee38: e183300c     	orr	r3, r3, r12
7009ee3c: e5803000     	str	r3, [r0]
7009ee40: eaffffe5     	b	0x7009eddc <pproc_fflags___TI_printfi_nofloat+0x8> @ imm = #-0x6c

7009ee44 <_pproc_fwp___TI_printfi_nofloat>:
7009ee44: e92d48ff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r11, lr}
7009ee48: e1a05001     	mov	r5, r1
7009ee4c: e5911000     	ldr	r1, [r1]
7009ee50: e1a06002     	mov	r6, r2
7009ee54: e1a04000     	mov	r4, r0
7009ee58: e5d13000     	ldrb	r3, [r1]
7009ee5c: e353002a     	cmp	r3, #42
7009ee60: 1a00000f     	bne	0x7009eea4 <_pproc_fwp___TI_printfi_nofloat+0x60> @ imm = #0x3c
7009ee64: e5960000     	ldr	r0, [r6]
7009ee68: e2801004     	add	r1, r0, #4
7009ee6c: e5861000     	str	r1, [r6]
7009ee70: e5900000     	ldr	r0, [r0]
7009ee74: e3700001     	cmn	r0, #1
7009ee78: e5840004     	str	r0, [r4, #0x4]
7009ee7c: ca000004     	bgt	0x7009ee94 <_pproc_fwp___TI_printfi_nofloat+0x50> @ imm = #0x10
7009ee80: e5941000     	ldr	r1, [r4]
7009ee84: e2600000     	rsb	r0, r0, #0
7009ee88: e3811001     	orr	r1, r1, #1
7009ee8c: e5840004     	str	r0, [r4, #0x4]
7009ee90: e5841000     	str	r1, [r4]
7009ee94: e5950000     	ldr	r0, [r5]
7009ee98: e2807001     	add	r7, r0, #1
7009ee9c: e5857000     	str	r7, [r5]
7009eea0: ea000015     	b	0x7009eefc <_pproc_fwp___TI_printfi_nofloat+0xb8> @ imm = #0x54
7009eea4: e3a00000     	mov	r0, #0
7009eea8: e28d2006     	add	r2, sp, #6
7009eeac: e2433030     	sub	r3, r3, #48
7009eeb0: e3530009     	cmp	r3, #9
7009eeb4: 8a000007     	bhi	0x7009eed8 <_pproc_fwp___TI_printfi_nofloat+0x94> @ imm = #0x1c
7009eeb8: e0813000     	add	r3, r1, r0
7009eebc: e2837001     	add	r7, r3, #1
7009eec0: e5857000     	str	r7, [r5]
7009eec4: e7d17000     	ldrb	r7, [r1, r0]
7009eec8: e5d33001     	ldrb	r3, [r3, #0x1]
7009eecc: e7c27000     	strb	r7, [r2, r0]
7009eed0: e2800001     	add	r0, r0, #1
7009eed4: eafffff4     	b	0x7009eeac <_pproc_fwp___TI_printfi_nofloat+0x68> @ imm = #-0x30
7009eed8: e3a03000     	mov	r3, #0
7009eedc: e0817000     	add	r7, r1, r0
7009eee0: e7c23000     	strb	r3, [r2, r0]
7009eee4: e5dd2006     	ldrb	r2, [sp, #0x6]
7009eee8: e3520000     	cmp	r2, #0
7009eeec: 0a000002     	beq	0x7009eefc <_pproc_fwp___TI_printfi_nofloat+0xb8> @ imm = #0x8
7009eef0: e28d0006     	add	r0, sp, #6
7009eef4: eb004a7b     	bl	0x700b18e8 <atoi>       @ imm = #0x129ec
7009eef8: e5840004     	str	r0, [r4, #0x4]
7009eefc: e5d70000     	ldrb	r0, [r7]
7009ef00: e350002e     	cmp	r0, #46
7009ef04: 18bd88ff     	popne	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009ef08: e2870001     	add	r0, r7, #1
7009ef0c: e5850000     	str	r0, [r5]
7009ef10: e5d72001     	ldrb	r2, [r7, #0x1]
7009ef14: e352002a     	cmp	r2, #42
7009ef18: 1a000008     	bne	0x7009ef40 <_pproc_fwp___TI_printfi_nofloat+0xfc> @ imm = #0x20
7009ef1c: e5960000     	ldr	r0, [r6]
7009ef20: e2801004     	add	r1, r0, #4
7009ef24: e5861000     	str	r1, [r6]
7009ef28: e5951000     	ldr	r1, [r5]
7009ef2c: e5900000     	ldr	r0, [r0]
7009ef30: e2811001     	add	r1, r1, #1
7009ef34: e5840008     	str	r0, [r4, #0x8]
7009ef38: e5851000     	str	r1, [r5]
7009ef3c: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009ef40: e3a00000     	mov	r0, #0
7009ef44: e28d1006     	add	r1, sp, #6
7009ef48: e2422030     	sub	r2, r2, #48
7009ef4c: e3520009     	cmp	r2, #9
7009ef50: 8a000007     	bhi	0x7009ef74 <_pproc_fwp___TI_printfi_nofloat+0x130> @ imm = #0x1c
7009ef54: e0872000     	add	r2, r7, r0
7009ef58: e2823002     	add	r3, r2, #2
7009ef5c: e5853000     	str	r3, [r5]
7009ef60: e5d23001     	ldrb	r3, [r2, #0x1]
7009ef64: e5d22002     	ldrb	r2, [r2, #0x2]
7009ef68: e7c13000     	strb	r3, [r1, r0]
7009ef6c: e2800001     	add	r0, r0, #1
7009ef70: eafffff4     	b	0x7009ef48 <_pproc_fwp___TI_printfi_nofloat+0x104> @ imm = #-0x30
7009ef74: e3a02000     	mov	r2, #0
7009ef78: e7c12000     	strb	r2, [r1, r0]
7009ef7c: e5dd0006     	ldrb	r0, [sp, #0x6]
7009ef80: e3500000     	cmp	r0, #0
7009ef84: 0a000003     	beq	0x7009ef98 <_pproc_fwp___TI_printfi_nofloat+0x154> @ imm = #0xc
7009ef88: e28d0006     	add	r0, sp, #6
7009ef8c: eb004a55     	bl	0x700b18e8 <atoi>       @ imm = #0x12954
7009ef90: e5840008     	str	r0, [r4, #0x8]
7009ef94: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009ef98: e5842008     	str	r2, [r4, #0x8]
7009ef9c: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}

7009efa0 <_pproc_wstr___TI_printfi_nofloat>:
7009efa0: e92d4ff8     	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009efa4: e5927000     	ldr	r7, [r2]
7009efa8: e1a04001     	mov	r4, r1
7009efac: e59dc028     	ldr	r12, [sp, #0x28]
7009efb0: e2876004     	add	r6, r7, #4
7009efb4: e5826000     	str	r6, [r2]
7009efb8: e5977000     	ldr	r7, [r7]
7009efbc: e3570000     	cmp	r7, #0
7009efc0: 0a00002d     	beq	0x7009f07c <_pproc_wstr___TI_printfi_nofloat+0xdc> @ imm = #0xb4
7009efc4: e5906008     	ldr	r6, [r0, #0x8]
7009efc8: e1a05003     	mov	r5, r3
7009efcc: e1a09000     	mov	r9, r0
7009efd0: e1a0800c     	mov	r8, r12
7009efd4: e3560000     	cmp	r6, #0
7009efd8: 4a000003     	bmi	0x7009efec <_pproc_wstr___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009efdc: e1a00007     	mov	r0, r7
7009efe0: eb0056d6     	bl	0x700b4b40 <wcslen>     @ imm = #0x15b58
7009efe4: e1560000     	cmp	r6, r0
7009efe8: 3a000002     	blo	0x7009eff8 <_pproc_wstr___TI_printfi_nofloat+0x58> @ imm = #0x8
7009efec: e1a00007     	mov	r0, r7
7009eff0: eb0056d2     	bl	0x700b4b40 <wcslen>     @ imm = #0x15b48
7009eff4: e1a06000     	mov	r6, r0
7009eff8: e599a004     	ldr	r10, [r9, #0x4]
7009effc: e1a0b006     	mov	r11, r6
7009f000: e5950000     	ldr	r0, [r5]
7009f004: e58d5000     	str	r5, [sp]
7009f008: e15a0006     	cmp	r10, r6
7009f00c: c1a0b00a     	movgt	r11, r10
7009f010: e080000b     	add	r0, r0, r11
7009f014: e5850000     	str	r0, [r5]
7009f018: da00000b     	ble	0x7009f04c <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x2c
7009f01c: e5d90000     	ldrb	r0, [r9]
7009f020: e3100001     	tst	r0, #1
7009f024: 1a000008     	bne	0x7009f04c <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x20
7009f028: e04b0006     	sub	r0, r11, r6
7009f02c: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f030: e3550000     	cmp	r5, #0
7009f034: 0a000004     	beq	0x7009f04c <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x10
7009f038: e3a00020     	mov	r0, #32
7009f03c: e1a01004     	mov	r1, r4
7009f040: e12fff38     	blx	r8
7009f044: e2455001     	sub	r5, r5, #1
7009f048: eafffff8     	b	0x7009f030 <_pproc_wstr___TI_printfi_nofloat+0x90> @ imm = #-0x20
7009f04c: e1c65fc6     	bic	r5, r6, r6, asr #31
7009f050: e3550000     	cmp	r5, #0
7009f054: 0a00000c     	beq	0x7009f08c <_pproc_wstr___TI_printfi_nofloat+0xec> @ imm = #0x30
7009f058: e5970000     	ldr	r0, [r7]
7009f05c: e3500c01     	cmp	r0, #256
7009f060: 2a000017     	bhs	0x7009f0c4 <_pproc_wstr___TI_printfi_nofloat+0x124> @ imm = #0x5c
7009f064: e6ef0070     	uxtb	r0, r0
7009f068: e1a01004     	mov	r1, r4
7009f06c: e2877004     	add	r7, r7, #4
7009f070: e12fff38     	blx	r8
7009f074: e2455001     	sub	r5, r5, #1
7009f078: eafffff4     	b	0x7009f050 <_pproc_wstr___TI_printfi_nofloat+0xb0> @ imm = #-0x30
7009f07c: e3a00000     	mov	r0, #0
7009f080: e1a01004     	mov	r1, r4
7009f084: e8bd4ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f088: e12fff1c     	bx	r12
7009f08c: e15a0006     	cmp	r10, r6
7009f090: da000011     	ble	0x7009f0dc <_pproc_wstr___TI_printfi_nofloat+0x13c> @ imm = #0x44
7009f094: e5d90000     	ldrb	r0, [r9]
7009f098: e3100001     	tst	r0, #1
7009f09c: 08bd8ff8     	popeq	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f0a0: e04b0006     	sub	r0, r11, r6
7009f0a4: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f0a8: e3550000     	cmp	r5, #0
7009f0ac: 0a00000a     	beq	0x7009f0dc <_pproc_wstr___TI_printfi_nofloat+0x13c> @ imm = #0x28
7009f0b0: e3a00020     	mov	r0, #32
7009f0b4: e1a01004     	mov	r1, r4
7009f0b8: e12fff38     	blx	r8
7009f0bc: e2455001     	sub	r5, r5, #1
7009f0c0: eafffff8     	b	0x7009f0a8 <_pproc_wstr___TI_printfi_nofloat+0x108> @ imm = #-0x20
7009f0c4: e3e00000     	mvn	r0, #0
7009f0c8: e59d1000     	ldr	r1, [sp]
7009f0cc: e5810000     	str	r0, [r1]
7009f0d0: eb00048f     	bl	0x700a0314 <__aeabi_errno_addr> @ imm = #0x123c
7009f0d4: e3a01058     	mov	r1, #88
7009f0d8: e5801000     	str	r1, [r0]
7009f0dc: e8bd8ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}

7009f0e0 <_pproc_str___TI_printfi_nofloat>:
7009f0e0: e92d4ff8     	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f0e4: e5927000     	ldr	r7, [r2]
7009f0e8: e1a04001     	mov	r4, r1
7009f0ec: e59dc028     	ldr	r12, [sp, #0x28]
7009f0f0: e2876004     	add	r6, r7, #4
7009f0f4: e5826000     	str	r6, [r2]
7009f0f8: e5976000     	ldr	r6, [r7]
7009f0fc: e3560000     	cmp	r6, #0
7009f100: 0a000037     	beq	0x7009f1e4 <_pproc_str___TI_printfi_nofloat+0x104> @ imm = #0xdc
7009f104: e590b008     	ldr	r11, [r0, #0x8]
7009f108: e1a05003     	mov	r5, r3
7009f10c: e1a08000     	mov	r8, r0
7009f110: e1a0700c     	mov	r7, r12
7009f114: e35b0000     	cmp	r11, #0
7009f118: 4a000003     	bmi	0x7009f12c <_pproc_str___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009f11c: e1a00006     	mov	r0, r6
7009f120: eb0056d5     	bl	0x700b4c7c <strlen>     @ imm = #0x15b54
7009f124: e15b0000     	cmp	r11, r0
7009f128: 3a000002     	blo	0x7009f138 <_pproc_str___TI_printfi_nofloat+0x58> @ imm = #0x8
7009f12c: e1a00006     	mov	r0, r6
7009f130: eb0056d1     	bl	0x700b4c7c <strlen>     @ imm = #0x15b44
7009f134: e1a0b000     	mov	r11, r0
7009f138: e598a004     	ldr	r10, [r8, #0x4]
7009f13c: e1a0900b     	mov	r9, r11
7009f140: e5950000     	ldr	r0, [r5]
7009f144: e15a000b     	cmp	r10, r11
7009f148: c1a0900a     	movgt	r9, r10
7009f14c: e0800009     	add	r0, r0, r9
7009f150: e5850000     	str	r0, [r5]
7009f154: da00000b     	ble	0x7009f188 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x2c
7009f158: e5d80000     	ldrb	r0, [r8]
7009f15c: e3100001     	tst	r0, #1
7009f160: 1a000008     	bne	0x7009f188 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x20
7009f164: e049000b     	sub	r0, r9, r11
7009f168: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f16c: e3550000     	cmp	r5, #0
7009f170: 0a000004     	beq	0x7009f188 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x10
7009f174: e3a00020     	mov	r0, #32
7009f178: e1a01004     	mov	r1, r4
7009f17c: e12fff37     	blx	r7
7009f180: e2455001     	sub	r5, r5, #1
7009f184: eafffff8     	b	0x7009f16c <_pproc_str___TI_printfi_nofloat+0x8c> @ imm = #-0x20
7009f188: e1cb5fcb     	bic	r5, r11, r11, asr #31
7009f18c: e3550000     	cmp	r5, #0
7009f190: 0a000004     	beq	0x7009f1a8 <_pproc_str___TI_printfi_nofloat+0xc8> @ imm = #0x10
7009f194: e4d60001     	ldrb	r0, [r6], #1
7009f198: e1a01004     	mov	r1, r4
7009f19c: e12fff37     	blx	r7
7009f1a0: e2455001     	sub	r5, r5, #1
7009f1a4: eafffff8     	b	0x7009f18c <_pproc_str___TI_printfi_nofloat+0xac> @ imm = #-0x20
7009f1a8: e15a000b     	cmp	r10, r11
7009f1ac: da00000b     	ble	0x7009f1e0 <_pproc_str___TI_printfi_nofloat+0x100> @ imm = #0x2c
7009f1b0: e5d80000     	ldrb	r0, [r8]
7009f1b4: e3100001     	tst	r0, #1
7009f1b8: 08bd8ff8     	popeq	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f1bc: e049000b     	sub	r0, r9, r11
7009f1c0: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f1c4: e3550000     	cmp	r5, #0
7009f1c8: 0a000004     	beq	0x7009f1e0 <_pproc_str___TI_printfi_nofloat+0x100> @ imm = #0x10
7009f1cc: e3a00020     	mov	r0, #32
7009f1d0: e1a01004     	mov	r1, r4
7009f1d4: e12fff37     	blx	r7
7009f1d8: e2455001     	sub	r5, r5, #1
7009f1dc: eafffff8     	b	0x7009f1c4 <_pproc_str___TI_printfi_nofloat+0xe4> @ imm = #-0x20
7009f1e0: e8bd8ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f1e4: e3a00000     	mov	r0, #0
7009f1e8: e1a01004     	mov	r1, r4
7009f1ec: e8bd4ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f1f0: e12fff1c     	bx	r12

7009f1f4 <_setfield___TI_printfi_nofloat>:
7009f1f4: e92d4ffe     	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f1f8: e1a05001     	mov	r5, r1
7009f1fc: e5918004     	ldr	r8, [r1, #0x4]
7009f200: e3a09000     	mov	r9, #0
7009f204: e1a06002     	mov	r6, r2
7009f208: e30011fd     	movw	r1, #0x1fd
7009f20c: e3a02020     	mov	r2, #32
7009f210: e1a04000     	mov	r4, r0
7009f214: e58d9004     	str	r9, [sp, #0x4]
7009f218: eb0057f8     	bl	0x700b5200 <__aeabi_memset8> @ imm = #0x15fe0
7009f21c: e1a0b004     	mov	r11, r4
7009f220: e2842f7f     	add	r2, r4, #508
7009f224: e5eb91fd     	strb	r9, [r11, #0x1fd]!
7009f228: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f22c: e58d2008     	str	r2, [sp, #0x8]
7009f230: e2401063     	sub	r1, r0, #99
7009f234: e3510015     	cmp	r1, #21
7009f238: 8a00002f     	bhi	0x7009f2fc <_setfield___TI_printfi_nofloat+0x108> @ imm = #0xbc
7009f23c: e59f2260     	ldr	r2, [pc, #0x260]        @ 0x7009f4a4 <_setfield___TI_printfi_nofloat+0x2b0>
7009f240: e3a03001     	mov	r3, #1
7009f244: e1120113     	tst	r2, r3, lsl r1
7009f248: 0a00001a     	beq	0x7009f2b8 <_setfield___TI_printfi_nofloat+0xc4> @ imm = #0x68
7009f24c: e28d1004     	add	r1, sp, #4
7009f250: e28d2008     	add	r2, sp, #8
7009f254: e1a00005     	mov	r0, r5
7009f258: e1a03006     	mov	r3, r6
7009f25c: eb000091     	bl	0x7009f4a8 <_pproc_diouxp___TI_printfi_nofloat> @ imm = #0x244
7009f260: e3a09000     	mov	r9, #0
7009f264: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f268: e3a0a000     	mov	r10, #0
7009f26c: e240106f     	sub	r1, r0, #111
7009f270: e3510009     	cmp	r1, #9
7009f274: 8a000003     	bhi	0x7009f288 <_setfield___TI_printfi_nofloat+0x94> @ imm = #0xc
7009f278: e3a02001     	mov	r2, #1
7009f27c: e3003243     	movw	r3, #0x243
7009f280: e1130112     	tst	r3, r2, lsl r1
7009f284: 1a000031     	bne	0x7009f350 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0xc4
7009f288: e3500058     	cmp	r0, #88
7009f28c: 0a00002f     	beq	0x7009f350 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0xbc
7009f290: e5950000     	ldr	r0, [r5]
7009f294: e59d1004     	ldr	r1, [sp, #0x4]
7009f298: e3510000     	cmp	r1, #0
7009f29c: 0a00001f     	beq	0x7009f320 <_setfield___TI_printfi_nofloat+0x12c> @ imm = #0x7c
7009f2a0: e3a0102d     	mov	r1, #45
7009f2a4: e59d2008     	ldr	r2, [sp, #0x8]
7009f2a8: e4421001     	strb	r1, [r2], #-1
7009f2ac: e58d2008     	str	r2, [sp, #0x8]
7009f2b0: e7e0a0d0     	ubfx	r10, r0, #0x1, #0x1
7009f2b4: ea000025     	b	0x7009f350 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0x94
7009f2b8: e3510000     	cmp	r1, #0
7009f2bc: 1a00000e     	bne	0x7009f2fc <_setfield___TI_printfi_nofloat+0x108> @ imm = #0x38
7009f2c0: e5960000     	ldr	r0, [r6]
7009f2c4: e2801004     	add	r1, r0, #4
7009f2c8: e5861000     	str	r1, [r6]
7009f2cc: e5900000     	ldr	r0, [r0]
7009f2d0: e6ef1070     	uxtb	r1, r0
7009f2d4: e5c401fc     	strb	r0, [r4, #0x1fc]
7009f2d8: e30001fb     	movw	r0, #0x1fb
7009f2dc: e5952000     	ldr	r2, [r5]
7009f2e0: e16f1f11     	clz	r1, r1
7009f2e4: e0840000     	add	r0, r4, r0
7009f2e8: e3c22002     	bic	r2, r2, #2
7009f2ec: e1a092a1     	lsr	r9, r1, #5
7009f2f0: e58d0008     	str	r0, [sp, #0x8]
7009f2f4: e5852000     	str	r2, [r5]
7009f2f8: eaffffd9     	b	0x7009f264 <_setfield___TI_printfi_nofloat+0x70> @ imm = #-0x9c
7009f2fc: e3500025     	cmp	r0, #37
7009f300: 0a000002     	beq	0x7009f310 <_setfield___TI_printfi_nofloat+0x11c> @ imm = #0x8
7009f304: e3500058     	cmp	r0, #88
7009f308: 0affffcf     	beq	0x7009f24c <_setfield___TI_printfi_nofloat+0x58> @ imm = #-0xc4
7009f30c: eaffffd5     	b	0x7009f268 <_setfield___TI_printfi_nofloat+0x74> @ imm = #-0xac
7009f310: e3a01025     	mov	r1, #37
7009f314: e3a00001     	mov	r0, #1
7009f318: e1c410b0     	strh	r1, [r4]
7009f31c: e8bd8ffe     	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f320: e3100002     	tst	r0, #2
7009f324: 1a000004     	bne	0x7009f33c <_setfield___TI_printfi_nofloat+0x148> @ imm = #0x10
7009f328: e3100004     	tst	r0, #4
7009f32c: 0a000007     	beq	0x7009f350 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0x1c
7009f330: e3a00020     	mov	r0, #32
7009f334: e59d1008     	ldr	r1, [sp, #0x8]
7009f338: ea000002     	b	0x7009f348 <_setfield___TI_printfi_nofloat+0x154> @ imm = #0x8
7009f33c: e3a0002b     	mov	r0, #43
7009f340: e59d1008     	ldr	r1, [sp, #0x8]
7009f344: e3a0a001     	mov	r10, #1
7009f348: e4410001     	strb	r0, [r1], #-1
7009f34c: e58d1008     	str	r1, [sp, #0x8]
7009f350: e5d51000     	ldrb	r1, [r5]
7009f354: e0847008     	add	r7, r4, r8
7009f358: e59d0008     	ldr	r0, [sp, #0x8]
7009f35c: e1a06004     	mov	r6, r4
7009f360: e3110001     	tst	r1, #1
7009f364: 1a000006     	bne	0x7009f384 <_setfield___TI_printfi_nofloat+0x190> @ imm = #0x18
7009f368: e5952004     	ldr	r2, [r5, #0x4]
7009f36c: e04b1000     	sub	r1, r11, r0
7009f370: e1a06004     	mov	r6, r4
7009f374: e1510002     	cmp	r1, r2
7009f378: ca000001     	bgt	0x7009f384 <_setfield___TI_printfi_nofloat+0x190> @ imm = #0x4
7009f37c: e0471001     	sub	r1, r7, r1
7009f380: e2816001     	add	r6, r1, #1
7009f384: e2801001     	add	r1, r0, #1
7009f388: e1a00006     	mov	r0, r6
7009f38c: e3a02000     	mov	r2, #0
7009f390: e30031fe     	movw	r3, #0x1fe
7009f394: e3a08000     	mov	r8, #0
7009f398: eb004f73     	bl	0x700b316c <memccpy>    @ imm = #0x13dcc
7009f39c: e58d0008     	str	r0, [sp, #0x8]
7009f3a0: e3590000     	cmp	r9, #0
7009f3a4: 0a000001     	beq	0x7009f3b0 <_setfield___TI_printfi_nofloat+0x1bc> @ imm = #0x4
7009f3a8: e4c08001     	strb	r8, [r0], #1
7009f3ac: e58d0008     	str	r0, [sp, #0x8]
7009f3b0: e1500007     	cmp	r0, r7
7009f3b4: 8a000006     	bhi	0x7009f3d4 <_setfield___TI_printfi_nofloat+0x1e0> @ imm = #0x18
7009f3b8: e0471000     	sub	r1, r7, r0
7009f3bc: e2400001     	sub	r0, r0, #1
7009f3c0: e3a02020     	mov	r2, #32
7009f3c4: e2811001     	add	r1, r1, #1
7009f3c8: eb00578c     	bl	0x700b5200 <__aeabi_memset8> @ imm = #0x15e30
7009f3cc: e3a00000     	mov	r0, #0
7009f3d0: e5c70000     	strb	r0, [r7]
7009f3d4: e5d50000     	ldrb	r0, [r5]
7009f3d8: e3100010     	tst	r0, #16
7009f3dc: 1a000004     	bne	0x7009f3f4 <_setfield___TI_printfi_nofloat+0x200> @ imm = #0x10
7009f3e0: e0461004     	sub	r1, r6, r4
7009f3e4: e1a00004     	mov	r0, r4
7009f3e8: e3a02020     	mov	r2, #32
7009f3ec: eb005783     	bl	0x700b5200 <__aeabi_memset8> @ imm = #0x15e0c
7009f3f0: ea000027     	b	0x7009f494 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x9c
7009f3f4: e1560004     	cmp	r6, r4
7009f3f8: 0a000025     	beq	0x7009f494 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x94
7009f3fc: e0461004     	sub	r1, r6, r4
7009f400: e1a00004     	mov	r0, r4
7009f404: e3a02030     	mov	r2, #48
7009f408: e3a07030     	mov	r7, #48
7009f40c: eb00577b     	bl	0x700b5200 <__aeabi_memset8> @ imm = #0x15dec
7009f410: e59d0004     	ldr	r0, [sp, #0x4]
7009f414: e3500000     	cmp	r0, #0
7009f418: 13000001     	movwne	r0, #0x1
7009f41c: e190000a     	orrs	r0, r0, r10
7009f420: 1a000004     	bne	0x7009f438 <_setfield___TI_printfi_nofloat+0x244> @ imm = #0x10
7009f424: e5d50000     	ldrb	r0, [r5]
7009f428: e3100004     	tst	r0, #4
7009f42c: 1a000001     	bne	0x7009f438 <_setfield___TI_printfi_nofloat+0x244> @ imm = #0x4
7009f430: e1a00004     	mov	r0, r4
7009f434: ea000003     	b	0x7009f448 <_setfield___TI_printfi_nofloat+0x254> @ imm = #0xc
7009f438: e5d61000     	ldrb	r1, [r6]
7009f43c: e1a00004     	mov	r0, r4
7009f440: e4c01001     	strb	r1, [r0], #1
7009f444: e4c67001     	strb	r7, [r6], #1
7009f448: e5d5100c     	ldrb	r1, [r5, #0xc]
7009f44c: e3510041     	cmp	r1, #65
7009f450: 0a00000b     	beq	0x7009f484 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x2c
7009f454: e3510058     	cmp	r1, #88
7009f458: 0a000004     	beq	0x7009f470 <_setfield___TI_printfi_nofloat+0x27c> @ imm = #0x10
7009f45c: e3510061     	cmp	r1, #97
7009f460: 0a000007     	beq	0x7009f484 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x1c
7009f464: e3510078     	cmp	r1, #120
7009f468: 13510070     	cmpne	r1, #112
7009f46c: 1a000008     	bne	0x7009f494 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x20
7009f470: e5d52000     	ldrb	r2, [r5]
7009f474: e3120008     	tst	r2, #8
7009f478: 1a000001     	bne	0x7009f484 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x4
7009f47c: e3510061     	cmp	r1, #97
7009f480: 1a000003     	bne	0x7009f494 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0xc
7009f484: e5d61001     	ldrb	r1, [r6, #0x1]
7009f488: e3a02030     	mov	r2, #48
7009f48c: e5c01001     	strb	r1, [r0, #0x1]
7009f490: e5c62001     	strb	r2, [r6, #0x1]
7009f494: e1a00004     	mov	r0, r4
7009f498: eb0055f7     	bl	0x700b4c7c <strlen>     @ imm = #0x157dc
7009f49c: e0800009     	add	r0, r0, r9
7009f4a0: e8bd8ffe     	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f4a4: 42 30 24 00  	.word	0x00243042

7009f4a8 <_pproc_diouxp___TI_printfi_nofloat>:
7009f4a8: e92d48fc     	push	{r2, r3, r4, r5, r6, r7, r11, lr}
7009f4ac: e1a05000     	mov	r5, r0
7009f4b0: e5900008     	ldr	r0, [r0, #0x8]
7009f4b4: e1a04002     	mov	r4, r2
7009f4b8: e1a07001     	mov	r7, r1
7009f4bc: e3a06010     	mov	r6, #16
7009f4c0: e3700001     	cmn	r0, #1
7009f4c4: c5950000     	ldrgt	r0, [r5]
7009f4c8: c3c00010     	bicgt	r0, r0, #16
7009f4cc: c5850000     	strgt	r0, [r5]
7009f4d0: d3a00001     	movle	r0, #1
7009f4d4: d5850008     	strle	r0, [r5, #0x8]
7009f4d8: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f4dc: e3500058     	cmp	r0, #88
7009f4e0: 0a000005     	beq	0x7009f4fc <_pproc_diouxp___TI_printfi_nofloat+0x54> @ imm = #0x14
7009f4e4: e3500078     	cmp	r0, #120
7009f4e8: 13500070     	cmpne	r0, #112
7009f4ec: 0a000002     	beq	0x7009f4fc <_pproc_diouxp___TI_printfi_nofloat+0x54> @ imm = #0x8
7009f4f0: e350006f     	cmp	r0, #111
7009f4f4: 13a0600a     	movne	r6, #10
7009f4f8: 03a06008     	moveq	r6, #8
7009f4fc: e1a00005     	mov	r0, r5
7009f500: e1a01003     	mov	r1, r3
7009f504: eb00004d     	bl	0x7009f640 <_getarg_diouxp___TI_printfi_nofloat> @ imm = #0x134
7009f508: e5952008     	ldr	r2, [r5, #0x8]
7009f50c: e3520000     	cmp	r2, #0
7009f510: 01902001     	orrseq	r2, r0, r1
7009f514: 0a000007     	beq	0x7009f538 <_pproc_diouxp___TI_printfi_nofloat+0x90> @ imm = #0x1c
7009f518: e5d5300c     	ldrb	r3, [r5, #0xc]
7009f51c: e3530064     	cmp	r3, #100
7009f520: 1a00000b     	bne	0x7009f554 <_pproc_diouxp___TI_printfi_nofloat+0xac> @ imm = #0x2c
7009f524: e3a02064     	mov	r2, #100
7009f528: e3a03064     	mov	r3, #100
7009f52c: e3710001     	cmn	r1, #1
7009f530: ca000011     	bgt	0x7009f57c <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x44
7009f534: ea00000b     	b	0x7009f568 <_pproc_diouxp___TI_printfi_nofloat+0xc0> @ imm = #0x2c
7009f538: e5d50000     	ldrb	r0, [r5]
7009f53c: e3100008     	tst	r0, #8
7009f540: 0a00003d     	beq	0x7009f63c <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0xf4
7009f544: e5d5300c     	ldrb	r3, [r5, #0xc]
7009f548: e3a00000     	mov	r0, #0
7009f54c: e3a01000     	mov	r1, #0
7009f550: ea000009     	b	0x7009f57c <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x24
7009f554: e3530069     	cmp	r3, #105
7009f558: 1a000007     	bne	0x7009f57c <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x1c
7009f55c: e3a02069     	mov	r2, #105
7009f560: e3510000     	cmp	r1, #0
7009f564: 5a000004     	bpl	0x7009f57c <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x10
7009f568: e2700000     	rsbs	r0, r0, #0
7009f56c: e3a0c001     	mov	r12, #1
7009f570: e2e11000     	rsc	r1, r1, #0
7009f574: e1a03002     	mov	r3, r2
7009f578: e587c000     	str	r12, [r7]
7009f57c: e1a02006     	mov	r2, r6
7009f580: e58d4000     	str	r4, [sp]
7009f584: eb00009c     	bl	0x7009f7fc <_ltostr___TI_printfi_nofloat> @ imm = #0x270
7009f588: e3a01030     	mov	r1, #48
7009f58c: e5952008     	ldr	r2, [r5, #0x8]
7009f590: e1500002     	cmp	r0, r2
7009f594: aa000005     	bge	0x7009f5b0 <_pproc_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x14
7009f598: e5942000     	ldr	r2, [r4]
7009f59c: e2800001     	add	r0, r0, #1
7009f5a0: e2423001     	sub	r3, r2, #1
7009f5a4: e5843000     	str	r3, [r4]
7009f5a8: e5c21000     	strb	r1, [r2]
7009f5ac: eafffff6     	b	0x7009f58c <_pproc_diouxp___TI_printfi_nofloat+0xe4> @ imm = #-0x28
7009f5b0: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f5b4: e3500058     	cmp	r0, #88
7009f5b8: 13500078     	cmpne	r0, #120
7009f5bc: 1a00000f     	bne	0x7009f600 <_pproc_diouxp___TI_printfi_nofloat+0x158> @ imm = #0x3c
7009f5c0: e5d51000     	ldrb	r1, [r5]
7009f5c4: e3110008     	tst	r1, #8
7009f5c8: 0a00000e     	beq	0x7009f608 <_pproc_diouxp___TI_printfi_nofloat+0x160> @ imm = #0x38
7009f5cc: e5941000     	ldr	r1, [r4]
7009f5d0: e3500070     	cmp	r0, #112
7009f5d4: 03000078     	movweq	r0, #0x78
7009f5d8: e2412001     	sub	r2, r1, #1
7009f5dc: e5842000     	str	r2, [r4]
7009f5e0: e3a02030     	mov	r2, #48
7009f5e4: e5c10000     	strb	r0, [r1]
7009f5e8: e5940000     	ldr	r0, [r4]
7009f5ec: e2401001     	sub	r1, r0, #1
7009f5f0: e5841000     	str	r1, [r4]
7009f5f4: e5c02000     	strb	r2, [r0]
7009f5f8: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f5fc: ea000001     	b	0x7009f608 <_pproc_diouxp___TI_printfi_nofloat+0x160> @ imm = #0x4
7009f600: e3500070     	cmp	r0, #112
7009f604: 0affffed     	beq	0x7009f5c0 <_pproc_diouxp___TI_printfi_nofloat+0x118> @ imm = #-0x4c
7009f608: e350006f     	cmp	r0, #111
7009f60c: 1a00000a     	bne	0x7009f63c <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0x28
7009f610: e5d50000     	ldrb	r0, [r5]
7009f614: e3100008     	tst	r0, #8
7009f618: 0a000007     	beq	0x7009f63c <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0x1c
7009f61c: e5940000     	ldr	r0, [r4]
7009f620: e5d01001     	ldrb	r1, [r0, #0x1]
7009f624: e3510030     	cmp	r1, #48
7009f628: 08bd88fc     	popeq	{r2, r3, r4, r5, r6, r7, r11, pc}
7009f62c: e2401001     	sub	r1, r0, #1
7009f630: e3a02030     	mov	r2, #48
7009f634: e5841000     	str	r1, [r4]
7009f638: e5c02000     	strb	r2, [r0]
7009f63c: e8bd88fc     	pop	{r2, r3, r4, r5, r6, r7, r11, pc}

7009f640 <_getarg_diouxp___TI_printfi_nofloat>:
7009f640: e92d4800     	push	{r11, lr}
7009f644: e5d0200c     	ldrb	r2, [r0, #0xc]
7009f648: e3520070     	cmp	r2, #112
7009f64c: 1a000002     	bne	0x7009f65c <_getarg_diouxp___TI_printfi_nofloat+0x1c> @ imm = #0x8
7009f650: e5910000     	ldr	r0, [r1]
7009f654: e3a03000     	mov	r3, #0
7009f658: ea000037     	b	0x7009f73c <_getarg_diouxp___TI_printfi_nofloat+0xfc> @ imm = #0xdc
7009f65c: e5900000     	ldr	r0, [r0]
7009f660: e3033f60     	movw	r3, #0x3f60
7009f664: e0000003     	and	r0, r0, r3
7009f668: e3500a02     	cmp	r0, #8192
7009f66c: 13500040     	cmpne	r0, #64
7009f670: 1a000011     	bne	0x7009f6bc <_getarg_diouxp___TI_printfi_nofloat+0x7c> @ imm = #0x44
7009f674: e3a03000     	mov	r3, #0
7009f678: e242e064     	sub	lr, r2, #100
7009f67c: e35e0014     	cmp	lr, #20
7009f680: 8a00002a     	bhi	0x7009f730 <_getarg_diouxp___TI_printfi_nofloat+0xf0> @ imm = #0xa8
7009f684: e3000800     	movw	r0, #0x800
7009f688: e3a0c001     	mov	r12, #1
7009f68c: e3400012     	movt	r0, #0x12
7009f690: e1100e1c     	tst	r0, r12, lsl lr
7009f694: 1a000027     	bne	0x7009f738 <_getarg_diouxp___TI_printfi_nofloat+0xf8> @ imm = #0x9c
7009f698: e3a00021     	mov	r0, #33
7009f69c: e1100e1c     	tst	r0, r12, lsl lr
7009f6a0: 0a000022     	beq	0x7009f730 <_getarg_diouxp___TI_printfi_nofloat+0xf0> @ imm = #0x88
7009f6a4: e5910000     	ldr	r0, [r1]
7009f6a8: e2802004     	add	r2, r0, #4
7009f6ac: e5812000     	str	r2, [r1]
7009f6b0: e5900000     	ldr	r0, [r0]
7009f6b4: e1a03fc0     	asr	r3, r0, #31
7009f6b8: ea000022     	b	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x88
7009f6bc: e3500c01     	cmp	r0, #256
7009f6c0: 0a000022     	beq	0x7009f750 <_getarg_diouxp___TI_printfi_nofloat+0x110> @ imm = #0x88
7009f6c4: e3500c02     	cmp	r0, #512
7009f6c8: 0a000036     	beq	0x7009f7a8 <_getarg_diouxp___TI_printfi_nofloat+0x168> @ imm = #0xd8
7009f6cc: e3500b02     	cmp	r0, #2048
7009f6d0: 0a00001e     	beq	0x7009f750 <_getarg_diouxp___TI_printfi_nofloat+0x110> @ imm = #0x78
7009f6d4: e3a03000     	mov	r3, #0
7009f6d8: e242e064     	sub	lr, r2, #100
7009f6dc: e3500a01     	cmp	r0, #4096
7009f6e0: 0affffe5     	beq	0x7009f67c <_getarg_diouxp___TI_printfi_nofloat+0x3c> @ imm = #-0x6c
7009f6e4: e3500020     	cmp	r0, #32
7009f6e8: 1affffe3     	bne	0x7009f67c <_getarg_diouxp___TI_printfi_nofloat+0x3c> @ imm = #-0x74
7009f6ec: e35e0014     	cmp	lr, #20
7009f6f0: 8a000007     	bhi	0x7009f714 <_getarg_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x1c
7009f6f4: e3000800     	movw	r0, #0x800
7009f6f8: e3a0c001     	mov	r12, #1
7009f6fc: e3400012     	movt	r0, #0x12
7009f700: e1100e1c     	tst	r0, r12, lsl lr
7009f704: 1a000004     	bne	0x7009f71c <_getarg_diouxp___TI_printfi_nofloat+0xdc> @ imm = #0x10
7009f708: e3a00021     	mov	r0, #33
7009f70c: e1100e1c     	tst	r0, r12, lsl lr
7009f710: 1affffe3     	bne	0x7009f6a4 <_getarg_diouxp___TI_printfi_nofloat+0x64> @ imm = #-0x74
7009f714: e3520058     	cmp	r2, #88
7009f718: 1a000035     	bne	0x7009f7f4 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0xd4
7009f71c: e5910000     	ldr	r0, [r1]
7009f720: e2802004     	add	r2, r0, #4
7009f724: e5812000     	str	r2, [r1]
7009f728: e1d000b0     	ldrh	r0, [r0]
7009f72c: ea000005     	b	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x14
7009f730: e3520058     	cmp	r2, #88
7009f734: 1a00002e     	bne	0x7009f7f4 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0xb8
7009f738: e5910000     	ldr	r0, [r1]
7009f73c: e2802004     	add	r2, r0, #4
7009f740: e5812000     	str	r2, [r1]
7009f744: e5900000     	ldr	r0, [r0]
7009f748: e1a01003     	mov	r1, r3
7009f74c: e8bd8800     	pop	{r11, pc}
7009f750: e2420064     	sub	r0, r2, #100
7009f754: e3500014     	cmp	r0, #20
7009f758: 8a000007     	bhi	0x7009f77c <_getarg_diouxp___TI_printfi_nofloat+0x13c> @ imm = #0x1c
7009f75c: e3003800     	movw	r3, #0x800
7009f760: e3a0c001     	mov	r12, #1
7009f764: e3403012     	movt	r3, #0x12
7009f768: e113001c     	tst	r3, r12, lsl r0
7009f76c: 1a000006     	bne	0x7009f78c <_getarg_diouxp___TI_printfi_nofloat+0x14c> @ imm = #0x18
7009f770: e3a03021     	mov	r3, #33
7009f774: e113001c     	tst	r3, r12, lsl r0
7009f778: 1a000003     	bne	0x7009f78c <_getarg_diouxp___TI_printfi_nofloat+0x14c> @ imm = #0xc
7009f77c: e3a00000     	mov	r0, #0
7009f780: e3a03000     	mov	r3, #0
7009f784: e3520058     	cmp	r2, #88
7009f788: 1affffee     	bne	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0x48
7009f78c: e5910000     	ldr	r0, [r1]
7009f790: e2800007     	add	r0, r0, #7
7009f794: e3c00007     	bic	r0, r0, #7
7009f798: e2802008     	add	r2, r0, #8
7009f79c: e5812000     	str	r2, [r1]
7009f7a0: e8900009     	ldm	r0, {r0, r3}
7009f7a4: eaffffe7     	b	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0x64
7009f7a8: e3a03000     	mov	r3, #0
7009f7ac: e242e064     	sub	lr, r2, #100
7009f7b0: e35e0014     	cmp	lr, #20
7009f7b4: 8a000007     	bhi	0x7009f7d8 <_getarg_diouxp___TI_printfi_nofloat+0x198> @ imm = #0x1c
7009f7b8: e3000800     	movw	r0, #0x800
7009f7bc: e3a0c001     	mov	r12, #1
7009f7c0: e3400012     	movt	r0, #0x12
7009f7c4: e1100e1c     	tst	r0, r12, lsl lr
7009f7c8: 1a000004     	bne	0x7009f7e0 <_getarg_diouxp___TI_printfi_nofloat+0x1a0> @ imm = #0x10
7009f7cc: e3a00021     	mov	r0, #33
7009f7d0: e1100e1c     	tst	r0, r12, lsl lr
7009f7d4: 1affffb2     	bne	0x7009f6a4 <_getarg_diouxp___TI_printfi_nofloat+0x64> @ imm = #-0x138
7009f7d8: e3520058     	cmp	r2, #88
7009f7dc: 1a000004     	bne	0x7009f7f4 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0x10
7009f7e0: e5910000     	ldr	r0, [r1]
7009f7e4: e2802004     	add	r2, r0, #4
7009f7e8: e5812000     	str	r2, [r1]
7009f7ec: e5d00000     	ldrb	r0, [r0]
7009f7f0: eaffffd4     	b	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0xb0
7009f7f4: e3a00000     	mov	r0, #0
7009f7f8: eaffffd2     	b	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0xb8

7009f7fc <_ltostr___TI_printfi_nofloat>:
7009f7fc: e92d41f0     	push	{r4, r5, r6, r7, r8, lr}
7009f800: e59fc074     	ldr	r12, [pc, #0x74]        @ 0x7009f87c <_ltostr___TI_printfi_nofloat+0x80>
7009f804: e1a04002     	mov	r4, r2
7009f808: e59f8070     	ldr	r8, [pc, #0x70]         @ 0x7009f880 <_ltostr___TI_printfi_nofloat+0x84>
7009f80c: e1a05000     	mov	r5, r0
7009f810: e59d7018     	ldr	r7, [sp, #0x18]
7009f814: e3530058     	cmp	r3, #88
7009f818: 01a0800c     	moveq	r8, r12
7009f81c: e1900001     	orrs	r0, r0, r1
7009f820: 1a00000f     	bne	0x7009f864 <_ltostr___TI_printfi_nofloat+0x68> @ imm = #0x3c
7009f824: e5970000     	ldr	r0, [r7]
7009f828: e3a03030     	mov	r3, #48
7009f82c: e2402001     	sub	r2, r0, #1
7009f830: e5872000     	str	r2, [r7]
7009f834: e5c03000     	strb	r3, [r0]
7009f838: ea000009     	b	0x7009f864 <_ltostr___TI_printfi_nofloat+0x68> @ imm = #0x24
7009f83c: e1a00005     	mov	r0, r5
7009f840: e1a02004     	mov	r2, r4
7009f844: eb00000e     	bl	0x7009f884 <_div___TI_printfi_nofloat> @ imm = #0x38
7009f848: e0625490     	mls	r2, r0, r4, r5
7009f84c: e5973000     	ldr	r3, [r7]
7009f850: e1a05000     	mov	r5, r0
7009f854: e2436001     	sub	r6, r3, #1
7009f858: e7d82002     	ldrb	r2, [r8, r2]
7009f85c: e5876000     	str	r6, [r7]
7009f860: e5c32000     	strb	r2, [r3]
7009f864: e1950001     	orrs	r0, r5, r1
7009f868: 1afffff3     	bne	0x7009f83c <_ltostr___TI_printfi_nofloat+0x40> @ imm = #-0x34
7009f86c: e5970000     	ldr	r0, [r7]
7009f870: eb005501     	bl	0x700b4c7c <strlen>     @ imm = #0x15404
7009f874: e2400001     	sub	r0, r0, #1
7009f878: e8bd81f0     	pop	{r4, r5, r6, r7, r8, pc}
7009f87c: 00 78 0b 70  	.word	0x700b7800
7009f880: 11 78 0b 70  	.word	0x700b7811

7009f884 <_div___TI_printfi_nofloat>:
7009f884: e3520010     	cmp	r2, #16
7009f888: 0a000005     	beq	0x7009f8a4 <_div___TI_printfi_nofloat+0x20> @ imm = #0x14
7009f88c: e3520008     	cmp	r2, #8
7009f890: 1a000007     	bne	0x7009f8b4 <_div___TI_printfi_nofloat+0x30> @ imm = #0x1c
7009f894: e1a001a0     	lsr	r0, r0, #3
7009f898: e1800e81     	orr	r0, r0, r1, lsl #29
7009f89c: e1a011a1     	lsr	r1, r1, #3
7009f8a0: e12fff1e     	bx	lr
7009f8a4: e1a00220     	lsr	r0, r0, #4
7009f8a8: e1800e01     	orr	r0, r0, r1, lsl #28
7009f8ac: e1a01221     	lsr	r1, r1, #4
7009f8b0: e12fff1e     	bx	lr
7009f8b4: e92d4800     	push	{r11, lr}
7009f8b8: e3510000     	cmp	r1, #0
7009f8bc: 1a000003     	bne	0x7009f8d0 <_div___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009f8c0: e1a01002     	mov	r1, r2
7009f8c4: eb001a24     	bl	0x700a615c <__udivsi3>  @ imm = #0x6890
7009f8c8: e3a01000     	mov	r1, #0
7009f8cc: e8bd8800     	pop	{r11, pc}
7009f8d0: e3a03000     	mov	r3, #0
7009f8d4: eb005406     	bl	0x700b48f4 <__aeabi_uldivmod> @ imm = #0x15018
7009f8d8: e8bd8800     	pop	{r11, pc}

7009f8dc <__aeabi_idiv0>:
7009f8dc: e12fff1e     	bx	lr

7009f8e0 <_vsnprintf>:
7009f8e0: e92d 43f0    	push.w	{r4, r5, r6, r7, r8, r9, lr}
7009f8e4: b0c1         	sub	sp, #0x104
7009f8e6: f8dd c120    	ldr.w	r12, [sp, #0x120]
7009f8ea: f8cd c100    	str.w	r12, [sp, #0x100]
7009f8ee: 903f         	str	r0, [sp, #0xfc]
7009f8f0: 913e         	str	r1, [sp, #0xf8]
7009f8f2: 923d         	str	r2, [sp, #0xf4]
7009f8f4: 933c         	str	r3, [sp, #0xf0]
7009f8f6: 2000         	movs	r0, #0x0
7009f8f8: 9037         	str	r0, [sp, #0xdc]
7009f8fa: 983e         	ldr	r0, [sp, #0xf8]
7009f8fc: b930         	cbnz	r0, 0x7009f90c <_vsnprintf+0x2c> @ imm = #0xc
7009f8fe: e7ff         	b	0x7009f900 <_vsnprintf+0x20> @ imm = #-0x2
7009f900: f245 2011    	movw	r0, #0x5211
7009f904: f2c7 000b    	movt	r0, #0x700b
7009f908: 903f         	str	r0, [sp, #0xfc]
7009f90a: e7ff         	b	0x7009f90c <_vsnprintf+0x2c> @ imm = #-0x2
7009f90c: e7ff         	b	0x7009f90e <_vsnprintf+0x2e> @ imm = #-0x2
7009f90e: 983c         	ldr	r0, [sp, #0xf0]
7009f910: 7800         	ldrb	r0, [r0]
7009f912: 2800         	cmp	r0, #0x0
7009f914: f000 84e3    	beq.w	0x700a02de <_vsnprintf+0x9fe> @ imm = #0x9c6
7009f918: e7ff         	b	0x7009f91a <_vsnprintf+0x3a> @ imm = #-0x2
7009f91a: 983c         	ldr	r0, [sp, #0xf0]
7009f91c: 7800         	ldrb	r0, [r0]
7009f91e: 2825         	cmp	r0, #0x25
7009f920: d00e         	beq	0x7009f940 <_vsnprintf+0x60> @ imm = #0x1c
7009f922: e7ff         	b	0x7009f924 <_vsnprintf+0x44> @ imm = #-0x2
7009f924: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009f928: 983c         	ldr	r0, [sp, #0xf0]
7009f92a: 7800         	ldrb	r0, [r0]
7009f92c: 993e         	ldr	r1, [sp, #0xf8]
7009f92e: 9a37         	ldr	r2, [sp, #0xdc]
7009f930: 1c53         	adds	r3, r2, #0x1
7009f932: 9337         	str	r3, [sp, #0xdc]
7009f934: 9b3d         	ldr	r3, [sp, #0xf4]
7009f936: 47e0         	blx	r12
7009f938: 983c         	ldr	r0, [sp, #0xf0]
7009f93a: 3001         	adds	r0, #0x1
7009f93c: 903c         	str	r0, [sp, #0xf0]
7009f93e: e7e6         	b	0x7009f90e <_vsnprintf+0x2e> @ imm = #-0x34
7009f940: 983c         	ldr	r0, [sp, #0xf0]
7009f942: 3001         	adds	r0, #0x1
7009f944: 903c         	str	r0, [sp, #0xf0]
7009f946: e7ff         	b	0x7009f948 <_vsnprintf+0x68> @ imm = #-0x2
7009f948: 2000         	movs	r0, #0x0
7009f94a: 903b         	str	r0, [sp, #0xec]
7009f94c: e7ff         	b	0x7009f94e <_vsnprintf+0x6e> @ imm = #-0x2
7009f94e: 983c         	ldr	r0, [sp, #0xf0]
7009f950: 7800         	ldrb	r0, [r0]
7009f952: 3820         	subs	r0, #0x20
7009f954: 4601         	mov	r1, r0
7009f956: 912a         	str	r1, [sp, #0xa8]
7009f958: 2810         	cmp	r0, #0x10
7009f95a: d83d         	bhi	0x7009f9d8 <_vsnprintf+0xf8> @ imm = #0x7a
7009f95c: 992a         	ldr	r1, [sp, #0xa8]
7009f95e: e8df f001    	tbb	[pc, r1]
7009f962: 27 3b 3b 31  	.word	0x313b3b27
7009f966: 3b 3b 3b 3b  	.word	0x3b3b3b3b
7009f96a: 3b 3b 3b 1d  	.word	0x1d3b3b3b
7009f96e: 3b 13 3b 3b  	.word	0x3b3b133b
7009f972: 09 00        	.short	0x0009
7009f974: 983b         	ldr	r0, [sp, #0xec]
7009f976: f040 0001    	orr	r0, r0, #0x1
7009f97a: 903b         	str	r0, [sp, #0xec]
7009f97c: 983c         	ldr	r0, [sp, #0xf0]
7009f97e: 3001         	adds	r0, #0x1
7009f980: 903c         	str	r0, [sp, #0xf0]
7009f982: 2001         	movs	r0, #0x1
7009f984: 9038         	str	r0, [sp, #0xe0]
7009f986: e02a         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #0x54
7009f988: 983b         	ldr	r0, [sp, #0xec]
7009f98a: f040 0002    	orr	r0, r0, #0x2
7009f98e: 903b         	str	r0, [sp, #0xec]
7009f990: 983c         	ldr	r0, [sp, #0xf0]
7009f992: 3001         	adds	r0, #0x1
7009f994: 903c         	str	r0, [sp, #0xf0]
7009f996: 2001         	movs	r0, #0x1
7009f998: 9038         	str	r0, [sp, #0xe0]
7009f99a: e020         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #0x40
7009f99c: 983b         	ldr	r0, [sp, #0xec]
7009f99e: f040 0004    	orr	r0, r0, #0x4
7009f9a2: 903b         	str	r0, [sp, #0xec]
7009f9a4: 983c         	ldr	r0, [sp, #0xf0]
7009f9a6: 3001         	adds	r0, #0x1
7009f9a8: 903c         	str	r0, [sp, #0xf0]
7009f9aa: 2001         	movs	r0, #0x1
7009f9ac: 9038         	str	r0, [sp, #0xe0]
7009f9ae: e016         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #0x2c
7009f9b0: 983b         	ldr	r0, [sp, #0xec]
7009f9b2: f040 0008    	orr	r0, r0, #0x8
7009f9b6: 903b         	str	r0, [sp, #0xec]
7009f9b8: 983c         	ldr	r0, [sp, #0xf0]
7009f9ba: 3001         	adds	r0, #0x1
7009f9bc: 903c         	str	r0, [sp, #0xf0]
7009f9be: 2001         	movs	r0, #0x1
7009f9c0: 9038         	str	r0, [sp, #0xe0]
7009f9c2: e00c         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #0x18
7009f9c4: 983b         	ldr	r0, [sp, #0xec]
7009f9c6: f040 0010    	orr	r0, r0, #0x10
7009f9ca: 903b         	str	r0, [sp, #0xec]
7009f9cc: 983c         	ldr	r0, [sp, #0xf0]
7009f9ce: 3001         	adds	r0, #0x1
7009f9d0: 903c         	str	r0, [sp, #0xf0]
7009f9d2: 2001         	movs	r0, #0x1
7009f9d4: 9038         	str	r0, [sp, #0xe0]
7009f9d6: e002         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #0x4
7009f9d8: 2000         	movs	r0, #0x0
7009f9da: 9038         	str	r0, [sp, #0xe0]
7009f9dc: e7ff         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #-0x2
7009f9de: e7ff         	b	0x7009f9e0 <_vsnprintf+0x100> @ imm = #-0x2
7009f9e0: 9838         	ldr	r0, [sp, #0xe0]
7009f9e2: 2800         	cmp	r0, #0x0
7009f9e4: d1b3         	bne	0x7009f94e <_vsnprintf+0x6e> @ imm = #-0x9a
7009f9e6: e7ff         	b	0x7009f9e8 <_vsnprintf+0x108> @ imm = #-0x2
7009f9e8: 2000         	movs	r0, #0x0
7009f9ea: 903a         	str	r0, [sp, #0xe8]
7009f9ec: 983c         	ldr	r0, [sp, #0xf0]
7009f9ee: 7800         	ldrb	r0, [r0]
7009f9f0: f014 fcb6    	bl	0x700b4360 <_is_digit>  @ imm = #0x1496c
7009f9f4: b128         	cbz	r0, 0x7009fa02 <_vsnprintf+0x122> @ imm = #0xa
7009f9f6: e7ff         	b	0x7009f9f8 <_vsnprintf+0x118> @ imm = #-0x2
7009f9f8: a83c         	add	r0, sp, #0xf0
7009f9fa: f014 f989    	bl	0x700b3d10 <_atoi>      @ imm = #0x14312
7009f9fe: 903a         	str	r0, [sp, #0xe8]
7009fa00: e01e         	b	0x7009fa40 <_vsnprintf+0x160> @ imm = #0x3c
7009fa02: 983c         	ldr	r0, [sp, #0xf0]
7009fa04: 7800         	ldrb	r0, [r0]
7009fa06: 282a         	cmp	r0, #0x2a
7009fa08: d119         	bne	0x7009fa3e <_vsnprintf+0x15e> @ imm = #0x32
7009fa0a: e7ff         	b	0x7009fa0c <_vsnprintf+0x12c> @ imm = #-0x2
7009fa0c: 9840         	ldr	r0, [sp, #0x100]
7009fa0e: 1d01         	adds	r1, r0, #0x4
7009fa10: 9140         	str	r1, [sp, #0x100]
7009fa12: 6800         	ldr	r0, [r0]
7009fa14: 9036         	str	r0, [sp, #0xd8]
7009fa16: 9836         	ldr	r0, [sp, #0xd8]
7009fa18: f1b0 3fff    	cmp.w	r0, #0xffffffff
7009fa1c: dc08         	bgt	0x7009fa30 <_vsnprintf+0x150> @ imm = #0x10
7009fa1e: e7ff         	b	0x7009fa20 <_vsnprintf+0x140> @ imm = #-0x2
7009fa20: 983b         	ldr	r0, [sp, #0xec]
7009fa22: f040 0002    	orr	r0, r0, #0x2
7009fa26: 903b         	str	r0, [sp, #0xec]
7009fa28: 9836         	ldr	r0, [sp, #0xd8]
7009fa2a: 4240         	rsbs	r0, r0, #0
7009fa2c: 903a         	str	r0, [sp, #0xe8]
7009fa2e: e002         	b	0x7009fa36 <_vsnprintf+0x156> @ imm = #0x4
7009fa30: 9836         	ldr	r0, [sp, #0xd8]
7009fa32: 903a         	str	r0, [sp, #0xe8]
7009fa34: e7ff         	b	0x7009fa36 <_vsnprintf+0x156> @ imm = #-0x2
7009fa36: 983c         	ldr	r0, [sp, #0xf0]
7009fa38: 3001         	adds	r0, #0x1
7009fa3a: 903c         	str	r0, [sp, #0xf0]
7009fa3c: e7ff         	b	0x7009fa3e <_vsnprintf+0x15e> @ imm = #-0x2
7009fa3e: e7ff         	b	0x7009fa40 <_vsnprintf+0x160> @ imm = #-0x2
7009fa40: 2000         	movs	r0, #0x0
7009fa42: 9039         	str	r0, [sp, #0xe4]
7009fa44: 983c         	ldr	r0, [sp, #0xf0]
7009fa46: 7800         	ldrb	r0, [r0]
7009fa48: 282e         	cmp	r0, #0x2e
7009fa4a: d12e         	bne	0x7009faaa <_vsnprintf+0x1ca> @ imm = #0x5c
7009fa4c: e7ff         	b	0x7009fa4e <_vsnprintf+0x16e> @ imm = #-0x2
7009fa4e: 983b         	ldr	r0, [sp, #0xec]
7009fa50: f440 6080    	orr	r0, r0, #0x400
7009fa54: 903b         	str	r0, [sp, #0xec]
7009fa56: 983c         	ldr	r0, [sp, #0xf0]
7009fa58: 3001         	adds	r0, #0x1
7009fa5a: 903c         	str	r0, [sp, #0xf0]
7009fa5c: 983c         	ldr	r0, [sp, #0xf0]
7009fa5e: 7800         	ldrb	r0, [r0]
7009fa60: f014 fc7e    	bl	0x700b4360 <_is_digit>  @ imm = #0x148fc
7009fa64: b128         	cbz	r0, 0x7009fa72 <_vsnprintf+0x192> @ imm = #0xa
7009fa66: e7ff         	b	0x7009fa68 <_vsnprintf+0x188> @ imm = #-0x2
7009fa68: a83c         	add	r0, sp, #0xf0
7009fa6a: f014 f951    	bl	0x700b3d10 <_atoi>      @ imm = #0x142a2
7009fa6e: 9039         	str	r0, [sp, #0xe4]
7009fa70: e01a         	b	0x7009faa8 <_vsnprintf+0x1c8> @ imm = #0x34
7009fa72: 983c         	ldr	r0, [sp, #0xf0]
7009fa74: 7800         	ldrb	r0, [r0]
7009fa76: 282a         	cmp	r0, #0x2a
7009fa78: d115         	bne	0x7009faa6 <_vsnprintf+0x1c6> @ imm = #0x2a
7009fa7a: e7ff         	b	0x7009fa7c <_vsnprintf+0x19c> @ imm = #-0x2
7009fa7c: 9840         	ldr	r0, [sp, #0x100]
7009fa7e: 1d01         	adds	r1, r0, #0x4
7009fa80: 9140         	str	r1, [sp, #0x100]
7009fa82: 6800         	ldr	r0, [r0]
7009fa84: 9035         	str	r0, [sp, #0xd4]
7009fa86: 9835         	ldr	r0, [sp, #0xd4]
7009fa88: 2801         	cmp	r0, #0x1
7009fa8a: db03         	blt	0x7009fa94 <_vsnprintf+0x1b4> @ imm = #0x6
7009fa8c: e7ff         	b	0x7009fa8e <_vsnprintf+0x1ae> @ imm = #-0x2
7009fa8e: 9835         	ldr	r0, [sp, #0xd4]
7009fa90: 9029         	str	r0, [sp, #0xa4]
7009fa92: e002         	b	0x7009fa9a <_vsnprintf+0x1ba> @ imm = #0x4
7009fa94: 2000         	movs	r0, #0x0
7009fa96: 9029         	str	r0, [sp, #0xa4]
7009fa98: e7ff         	b	0x7009fa9a <_vsnprintf+0x1ba> @ imm = #-0x2
7009fa9a: 9829         	ldr	r0, [sp, #0xa4]
7009fa9c: 9039         	str	r0, [sp, #0xe4]
7009fa9e: 983c         	ldr	r0, [sp, #0xf0]
7009faa0: 3001         	adds	r0, #0x1
7009faa2: 903c         	str	r0, [sp, #0xf0]
7009faa4: e7ff         	b	0x7009faa6 <_vsnprintf+0x1c6> @ imm = #-0x2
7009faa6: e7ff         	b	0x7009faa8 <_vsnprintf+0x1c8> @ imm = #-0x2
7009faa8: e7ff         	b	0x7009faaa <_vsnprintf+0x1ca> @ imm = #-0x2
7009faaa: 983c         	ldr	r0, [sp, #0xf0]
7009faac: 7800         	ldrb	r0, [r0]
7009faae: 3868         	subs	r0, #0x68
7009fab0: 4601         	mov	r1, r0
7009fab2: 9128         	str	r1, [sp, #0xa0]
7009fab4: 2812         	cmp	r0, #0x12
7009fab6: d84e         	bhi	0x7009fb56 <_vsnprintf+0x276> @ imm = #0x9c
7009fab8: 9928         	ldr	r1, [sp, #0xa0]
7009faba: e8df f001    	tbb	[pc, r1]
7009fabe: 1f 4c 3c 4c  	.word	0x4c3c4c1f
7009fac2: 0a 4c 4c 4c  	.word	0x4c4c4c0a
7009fac6: 4c 4c 4c 4c  	.word	0x4c4c4c4c
7009faca: 34 4c 4c 4c  	.word	0x4c4c4c34
7009face: 4c 4c 44 00  	.word	0x00444c4c
7009fad2: 983b         	ldr	r0, [sp, #0xec]
7009fad4: f440 7080    	orr	r0, r0, #0x100
7009fad8: 903b         	str	r0, [sp, #0xec]
7009fada: 983c         	ldr	r0, [sp, #0xf0]
7009fadc: 3001         	adds	r0, #0x1
7009fade: 903c         	str	r0, [sp, #0xf0]
7009fae0: 983c         	ldr	r0, [sp, #0xf0]
7009fae2: 7800         	ldrb	r0, [r0]
7009fae4: 286c         	cmp	r0, #0x6c
7009fae6: d108         	bne	0x7009fafa <_vsnprintf+0x21a> @ imm = #0x10
7009fae8: e7ff         	b	0x7009faea <_vsnprintf+0x20a> @ imm = #-0x2
7009faea: 983b         	ldr	r0, [sp, #0xec]
7009faec: f440 7000    	orr	r0, r0, #0x200
7009faf0: 903b         	str	r0, [sp, #0xec]
7009faf2: 983c         	ldr	r0, [sp, #0xf0]
7009faf4: 3001         	adds	r0, #0x1
7009faf6: 903c         	str	r0, [sp, #0xf0]
7009faf8: e7ff         	b	0x7009fafa <_vsnprintf+0x21a> @ imm = #-0x2
7009fafa: e02d         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #0x5a
7009fafc: 983b         	ldr	r0, [sp, #0xec]
7009fafe: f040 0080    	orr	r0, r0, #0x80
7009fb02: 903b         	str	r0, [sp, #0xec]
7009fb04: 983c         	ldr	r0, [sp, #0xf0]
7009fb06: 3001         	adds	r0, #0x1
7009fb08: 903c         	str	r0, [sp, #0xf0]
7009fb0a: 983c         	ldr	r0, [sp, #0xf0]
7009fb0c: 7800         	ldrb	r0, [r0]
7009fb0e: 2868         	cmp	r0, #0x68
7009fb10: d108         	bne	0x7009fb24 <_vsnprintf+0x244> @ imm = #0x10
7009fb12: e7ff         	b	0x7009fb14 <_vsnprintf+0x234> @ imm = #-0x2
7009fb14: 983b         	ldr	r0, [sp, #0xec]
7009fb16: f040 0040    	orr	r0, r0, #0x40
7009fb1a: 903b         	str	r0, [sp, #0xec]
7009fb1c: 983c         	ldr	r0, [sp, #0xf0]
7009fb1e: 3001         	adds	r0, #0x1
7009fb20: 903c         	str	r0, [sp, #0xf0]
7009fb22: e7ff         	b	0x7009fb24 <_vsnprintf+0x244> @ imm = #-0x2
7009fb24: e018         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #0x30
7009fb26: 983b         	ldr	r0, [sp, #0xec]
7009fb28: f440 7080    	orr	r0, r0, #0x100
7009fb2c: 903b         	str	r0, [sp, #0xec]
7009fb2e: 983c         	ldr	r0, [sp, #0xf0]
7009fb30: 3001         	adds	r0, #0x1
7009fb32: 903c         	str	r0, [sp, #0xf0]
7009fb34: e010         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #0x20
7009fb36: 983b         	ldr	r0, [sp, #0xec]
7009fb38: f440 7000    	orr	r0, r0, #0x200
7009fb3c: 903b         	str	r0, [sp, #0xec]
7009fb3e: 983c         	ldr	r0, [sp, #0xf0]
7009fb40: 3001         	adds	r0, #0x1
7009fb42: 903c         	str	r0, [sp, #0xf0]
7009fb44: e008         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #0x10
7009fb46: 983b         	ldr	r0, [sp, #0xec]
7009fb48: f440 7080    	orr	r0, r0, #0x100
7009fb4c: 903b         	str	r0, [sp, #0xec]
7009fb4e: 983c         	ldr	r0, [sp, #0xf0]
7009fb50: 3001         	adds	r0, #0x1
7009fb52: 903c         	str	r0, [sp, #0xf0]
7009fb54: e000         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #0x0
7009fb56: e7ff         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #-0x2
7009fb58: 983c         	ldr	r0, [sp, #0xf0]
7009fb5a: 7800         	ldrb	r0, [r0]
7009fb5c: 3825         	subs	r0, #0x25
7009fb5e: 4601         	mov	r1, r0
7009fb60: 9127         	str	r1, [sp, #0x9c]
7009fb62: 2853         	cmp	r0, #0x53
7009fb64: f200 83ab    	bhi.w	0x700a02be <_vsnprintf+0x9de> @ imm = #0x756
7009fb68: 9927         	ldr	r1, [sp, #0x9c]
7009fb6a: e8df f011    	tbh	[pc, r1, lsl #1]
7009fb6e: 9b 03 a8 03  	.word	0x03a8039b
7009fb72: a8 03 a8 03  	.word	0x03a803a8
7009fb76: a8 03 a8 03  	.word	0x03a803a8
7009fb7a: a8 03 a8 03  	.word	0x03a803a8
7009fb7e: a8 03 a8 03  	.word	0x03a803a8
7009fb82: a8 03 a8 03  	.word	0x03a803a8
7009fb86: a8 03 a8 03  	.word	0x03a803a8
7009fb8a: a8 03 a8 03  	.word	0x03a803a8
7009fb8e: a8 03 a8 03  	.word	0x03a803a8
7009fb92: a8 03 a8 03  	.word	0x03a803a8
7009fb96: a8 03 a8 03  	.word	0x03a803a8
7009fb9a: a8 03 a8 03  	.word	0x03a803a8
7009fb9e: a8 03 a8 03  	.word	0x03a803a8
7009fba2: a8 03 a8 03  	.word	0x03a803a8
7009fba6: a8 03 a8 03  	.word	0x03a803a8
7009fbaa: a8 03 a8 03  	.word	0x03a803a8
7009fbae: 5e 02 32 02  	.word	0x0232025e
7009fbb2: 5e 02 a8 03  	.word	0x03a8025e
7009fbb6: a8 03 a8 03  	.word	0x03a803a8
7009fbba: a8 03 a8 03  	.word	0x03a803a8
7009fbbe: a8 03 a8 03  	.word	0x03a803a8
7009fbc2: a8 03 a8 03  	.word	0x03a803a8
7009fbc6: a8 03 a8 03  	.word	0x03a803a8
7009fbca: a8 03 a8 03  	.word	0x03a803a8
7009fbce: a8 03 a8 03  	.word	0x03a803a8
7009fbd2: a8 03 54 00  	.word	0x005403a8
7009fbd6: a8 03 a8 03  	.word	0x03a803a8
7009fbda: a8 03 a8 03  	.word	0x03a803a8
7009fbde: a8 03 a8 03  	.word	0x03a803a8
7009fbe2: a8 03 a8 03  	.word	0x03a803a8
7009fbe6: a8 03 54 00  	.word	0x005403a8
7009fbea: 9e 02 54 00  	.word	0x0054029e
7009fbee: 5e 02 32 02  	.word	0x0232025e
7009fbf2: 5e 02 a8 03  	.word	0x03a8025e
7009fbf6: 54 00 a8 03  	.word	0x03a80054
7009fbfa: a8 03 a8 03  	.word	0x03a803a8
7009fbfe: a8 03 a8 03  	.word	0x03a803a8
7009fc02: 54 00 6e 03  	.word	0x036e0054
7009fc06: a8 03 a8 03  	.word	0x03a803a8
7009fc0a: e2 02 a8 03  	.word	0x03a802e2
7009fc0e: 54 00 a8 03  	.word	0x03a80054
7009fc12: a8 03 54 00  	.word	0x005403a8
7009fc16: 983c         	ldr	r0, [sp, #0xf0]
7009fc18: 7800         	ldrb	r0, [r0]
7009fc1a: 2878         	cmp	r0, #0x78
7009fc1c: d005         	beq	0x7009fc2a <_vsnprintf+0x34a> @ imm = #0xa
7009fc1e: e7ff         	b	0x7009fc20 <_vsnprintf+0x340> @ imm = #-0x2
7009fc20: 983c         	ldr	r0, [sp, #0xf0]
7009fc22: 7800         	ldrb	r0, [r0]
7009fc24: 2858         	cmp	r0, #0x58
7009fc26: d103         	bne	0x7009fc30 <_vsnprintf+0x350> @ imm = #0x6
7009fc28: e7ff         	b	0x7009fc2a <_vsnprintf+0x34a> @ imm = #-0x2
7009fc2a: 2010         	movs	r0, #0x10
7009fc2c: 9034         	str	r0, [sp, #0xd0]
7009fc2e: e018         	b	0x7009fc62 <_vsnprintf+0x382> @ imm = #0x30
7009fc30: 983c         	ldr	r0, [sp, #0xf0]
7009fc32: 7800         	ldrb	r0, [r0]
7009fc34: 286f         	cmp	r0, #0x6f
7009fc36: d103         	bne	0x7009fc40 <_vsnprintf+0x360> @ imm = #0x6
7009fc38: e7ff         	b	0x7009fc3a <_vsnprintf+0x35a> @ imm = #-0x2
7009fc3a: 2008         	movs	r0, #0x8
7009fc3c: 9034         	str	r0, [sp, #0xd0]
7009fc3e: e00f         	b	0x7009fc60 <_vsnprintf+0x380> @ imm = #0x1e
7009fc40: 983c         	ldr	r0, [sp, #0xf0]
7009fc42: 7800         	ldrb	r0, [r0]
7009fc44: 2862         	cmp	r0, #0x62
7009fc46: d103         	bne	0x7009fc50 <_vsnprintf+0x370> @ imm = #0x6
7009fc48: e7ff         	b	0x7009fc4a <_vsnprintf+0x36a> @ imm = #-0x2
7009fc4a: 2002         	movs	r0, #0x2
7009fc4c: 9034         	str	r0, [sp, #0xd0]
7009fc4e: e006         	b	0x7009fc5e <_vsnprintf+0x37e> @ imm = #0xc
7009fc50: 200a         	movs	r0, #0xa
7009fc52: 9034         	str	r0, [sp, #0xd0]
7009fc54: 983b         	ldr	r0, [sp, #0xec]
7009fc56: f020 0010    	bic	r0, r0, #0x10
7009fc5a: 903b         	str	r0, [sp, #0xec]
7009fc5c: e7ff         	b	0x7009fc5e <_vsnprintf+0x37e> @ imm = #-0x2
7009fc5e: e7ff         	b	0x7009fc60 <_vsnprintf+0x380> @ imm = #-0x2
7009fc60: e7ff         	b	0x7009fc62 <_vsnprintf+0x382> @ imm = #-0x2
7009fc62: 983c         	ldr	r0, [sp, #0xf0]
7009fc64: 7800         	ldrb	r0, [r0]
7009fc66: 2858         	cmp	r0, #0x58
7009fc68: d105         	bne	0x7009fc76 <_vsnprintf+0x396> @ imm = #0xa
7009fc6a: e7ff         	b	0x7009fc6c <_vsnprintf+0x38c> @ imm = #-0x2
7009fc6c: 983b         	ldr	r0, [sp, #0xec]
7009fc6e: f040 0020    	orr	r0, r0, #0x20
7009fc72: 903b         	str	r0, [sp, #0xec]
7009fc74: e7ff         	b	0x7009fc76 <_vsnprintf+0x396> @ imm = #-0x2
7009fc76: 983c         	ldr	r0, [sp, #0xf0]
7009fc78: 7800         	ldrb	r0, [r0]
7009fc7a: 2869         	cmp	r0, #0x69
7009fc7c: d00a         	beq	0x7009fc94 <_vsnprintf+0x3b4> @ imm = #0x14
7009fc7e: e7ff         	b	0x7009fc80 <_vsnprintf+0x3a0> @ imm = #-0x2
7009fc80: 983c         	ldr	r0, [sp, #0xf0]
7009fc82: 7800         	ldrb	r0, [r0]
7009fc84: 2864         	cmp	r0, #0x64
7009fc86: d005         	beq	0x7009fc94 <_vsnprintf+0x3b4> @ imm = #0xa
7009fc88: e7ff         	b	0x7009fc8a <_vsnprintf+0x3aa> @ imm = #-0x2
7009fc8a: 983b         	ldr	r0, [sp, #0xec]
7009fc8c: f020 000c    	bic	r0, r0, #0xc
7009fc90: 903b         	str	r0, [sp, #0xec]
7009fc92: e7ff         	b	0x7009fc94 <_vsnprintf+0x3b4> @ imm = #-0x2
7009fc94: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fc98: 0740         	lsls	r0, r0, #0x1d
7009fc9a: 2800         	cmp	r0, #0x0
7009fc9c: d505         	bpl	0x7009fcaa <_vsnprintf+0x3ca> @ imm = #0xa
7009fc9e: e7ff         	b	0x7009fca0 <_vsnprintf+0x3c0> @ imm = #-0x2
7009fca0: 983b         	ldr	r0, [sp, #0xec]
7009fca2: f020 0001    	bic	r0, r0, #0x1
7009fca6: 903b         	str	r0, [sp, #0xec]
7009fca8: e7ff         	b	0x7009fcaa <_vsnprintf+0x3ca> @ imm = #-0x2
7009fcaa: 983c         	ldr	r0, [sp, #0xf0]
7009fcac: 7800         	ldrb	r0, [r0]
7009fcae: 2869         	cmp	r0, #0x69
7009fcb0: d006         	beq	0x7009fcc0 <_vsnprintf+0x3e0> @ imm = #0xc
7009fcb2: e7ff         	b	0x7009fcb4 <_vsnprintf+0x3d4> @ imm = #-0x2
7009fcb4: 983c         	ldr	r0, [sp, #0xf0]
7009fcb6: 7800         	ldrb	r0, [r0]
7009fcb8: 2864         	cmp	r0, #0x64
7009fcba: f040 80e9    	bne.w	0x7009fe90 <_vsnprintf+0x5b0> @ imm = #0x1d2
7009fcbe: e7ff         	b	0x7009fcc0 <_vsnprintf+0x3e0> @ imm = #-0x2
7009fcc0: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fcc4: 0780         	lsls	r0, r0, #0x1e
7009fcc6: 2800         	cmp	r0, #0x0
7009fcc8: d550         	bpl	0x7009fd6c <_vsnprintf+0x48c> @ imm = #0xa0
7009fcca: e7ff         	b	0x7009fccc <_vsnprintf+0x3ec> @ imm = #-0x2
7009fccc: 9840         	ldr	r0, [sp, #0x100]
7009fcce: 3007         	adds	r0, #0x7
7009fcd0: f020 0107    	bic	r1, r0, #0x7
7009fcd4: f101 0008    	add.w	r0, r1, #0x8
7009fcd8: 9040         	str	r0, [sp, #0x100]
7009fcda: 6808         	ldr	r0, [r1]
7009fcdc: 6849         	ldr	r1, [r1, #0x4]
7009fcde: 9133         	str	r1, [sp, #0xcc]
7009fce0: 9032         	str	r0, [sp, #0xc8]
7009fce2: 983f         	ldr	r0, [sp, #0xfc]
7009fce4: 9023         	str	r0, [sp, #0x8c]
7009fce6: 983e         	ldr	r0, [sp, #0xf8]
7009fce8: 9024         	str	r0, [sp, #0x90]
7009fcea: 9837         	ldr	r0, [sp, #0xdc]
7009fcec: 9025         	str	r0, [sp, #0x94]
7009fcee: 983d         	ldr	r0, [sp, #0xf4]
7009fcf0: 9026         	str	r0, [sp, #0x98]
7009fcf2: 9932         	ldr	r1, [sp, #0xc8]
7009fcf4: 9833         	ldr	r0, [sp, #0xcc]
7009fcf6: 3901         	subs	r1, #0x1
7009fcf8: f170 0000    	sbcs	r0, r0, #0x0
7009fcfc: db05         	blt	0x7009fd0a <_vsnprintf+0x42a> @ imm = #0xa
7009fcfe: e7ff         	b	0x7009fd00 <_vsnprintf+0x420> @ imm = #-0x2
7009fd00: 9932         	ldr	r1, [sp, #0xc8]
7009fd02: 9833         	ldr	r0, [sp, #0xcc]
7009fd04: 9121         	str	r1, [sp, #0x84]
7009fd06: 9022         	str	r0, [sp, #0x88]
7009fd08: e008         	b	0x7009fd1c <_vsnprintf+0x43c> @ imm = #0x10
7009fd0a: 9832         	ldr	r0, [sp, #0xc8]
7009fd0c: 9a33         	ldr	r2, [sp, #0xcc]
7009fd0e: 4241         	rsbs	r1, r0, #0
7009fd10: f04f 0000    	mov.w	r0, #0x0
7009fd14: 4190         	sbcs	r0, r2
7009fd16: 9121         	str	r1, [sp, #0x84]
7009fd18: 9022         	str	r0, [sp, #0x88]
7009fd1a: e7ff         	b	0x7009fd1c <_vsnprintf+0x43c> @ imm = #-0x2
7009fd1c: 9b26         	ldr	r3, [sp, #0x98]
7009fd1e: 9a25         	ldr	r2, [sp, #0x94]
7009fd20: 9924         	ldr	r1, [sp, #0x90]
7009fd22: 9823         	ldr	r0, [sp, #0x8c]
7009fd24: f8dd c084    	ldr.w	r12, [sp, #0x84]
7009fd28: 9c22         	ldr	r4, [sp, #0x88]
7009fd2a: 9d33         	ldr	r5, [sp, #0xcc]
7009fd2c: 9e34         	ldr	r6, [sp, #0xd0]
7009fd2e: 9f39         	ldr	r7, [sp, #0xe4]
7009fd30: f8dd 80e8    	ldr.w	r8, [sp, #0xe8]
7009fd34: f8dd 90ec    	ldr.w	r9, [sp, #0xec]
7009fd38: 46ee         	mov	lr, sp
7009fd3a: f8cd e080    	str.w	lr, [sp, #0x80]
7009fd3e: f8ce 9020    	str.w	r9, [lr, #0x20]
7009fd42: f8ce 801c    	str.w	r8, [lr, #0x1c]
7009fd46: f8ce 7018    	str.w	r7, [lr, #0x18]
7009fd4a: 2700         	movs	r7, #0x0
7009fd4c: f8ce 7014    	str.w	r7, [lr, #0x14]
7009fd50: f8ce 6010    	str.w	r6, [lr, #0x10]
7009fd54: ea4f 75d5    	lsr.w	r5, r5, #0x1f
7009fd58: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fd5c: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fd60: f8ce c000    	str.w	r12, [lr]
7009fd64: f009 fc9c    	bl	0x700a96a0 <_ntoa_long_long> @ imm = #0x9938
7009fd68: 9037         	str	r0, [sp, #0xdc]
7009fd6a: e090         	b	0x7009fe8e <_vsnprintf+0x5ae> @ imm = #0x120
7009fd6c: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fd70: 07c0         	lsls	r0, r0, #0x1f
7009fd72: b3b0         	cbz	r0, 0x7009fde2 <_vsnprintf+0x502> @ imm = #0x6c
7009fd74: e7ff         	b	0x7009fd76 <_vsnprintf+0x496> @ imm = #-0x2
7009fd76: 9840         	ldr	r0, [sp, #0x100]
7009fd78: 1d01         	adds	r1, r0, #0x4
7009fd7a: 9140         	str	r1, [sp, #0x100]
7009fd7c: 6800         	ldr	r0, [r0]
7009fd7e: 9031         	str	r0, [sp, #0xc4]
7009fd80: 983f         	ldr	r0, [sp, #0xfc]
7009fd82: 901c         	str	r0, [sp, #0x70]
7009fd84: 983e         	ldr	r0, [sp, #0xf8]
7009fd86: 901d         	str	r0, [sp, #0x74]
7009fd88: 9837         	ldr	r0, [sp, #0xdc]
7009fd8a: 901e         	str	r0, [sp, #0x78]
7009fd8c: 983d         	ldr	r0, [sp, #0xf4]
7009fd8e: 901f         	str	r0, [sp, #0x7c]
7009fd90: 9831         	ldr	r0, [sp, #0xc4]
7009fd92: 2801         	cmp	r0, #0x1
7009fd94: db03         	blt	0x7009fd9e <_vsnprintf+0x4be> @ imm = #0x6
7009fd96: e7ff         	b	0x7009fd98 <_vsnprintf+0x4b8> @ imm = #-0x2
7009fd98: 9831         	ldr	r0, [sp, #0xc4]
7009fd9a: 901b         	str	r0, [sp, #0x6c]
7009fd9c: e003         	b	0x7009fda6 <_vsnprintf+0x4c6> @ imm = #0x6
7009fd9e: 9831         	ldr	r0, [sp, #0xc4]
7009fda0: 4240         	rsbs	r0, r0, #0
7009fda2: 901b         	str	r0, [sp, #0x6c]
7009fda4: e7ff         	b	0x7009fda6 <_vsnprintf+0x4c6> @ imm = #-0x2
7009fda6: 9b1f         	ldr	r3, [sp, #0x7c]
7009fda8: 9a1e         	ldr	r2, [sp, #0x78]
7009fdaa: 991d         	ldr	r1, [sp, #0x74]
7009fdac: 981c         	ldr	r0, [sp, #0x70]
7009fdae: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
7009fdb2: 9c31         	ldr	r4, [sp, #0xc4]
7009fdb4: 9d34         	ldr	r5, [sp, #0xd0]
7009fdb6: 9e39         	ldr	r6, [sp, #0xe4]
7009fdb8: 9f3a         	ldr	r7, [sp, #0xe8]
7009fdba: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009fdbe: 46ee         	mov	lr, sp
7009fdc0: f8ce 8014    	str.w	r8, [lr, #0x14]
7009fdc4: f8ce 7010    	str.w	r7, [lr, #0x10]
7009fdc8: f8ce 600c    	str.w	r6, [lr, #0xc]
7009fdcc: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fdd0: 0fe4         	lsrs	r4, r4, #0x1f
7009fdd2: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fdd6: f8ce c000    	str.w	r12, [lr]
7009fdda: f00b fb09    	bl	0x700ab3f0 <_ntoa_long> @ imm = #0xb612
7009fdde: 9037         	str	r0, [sp, #0xdc]
7009fde0: e054         	b	0x7009fe8c <_vsnprintf+0x5ac> @ imm = #0xa8
7009fde2: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009fde6: 0640         	lsls	r0, r0, #0x19
7009fde8: 2800         	cmp	r0, #0x0
7009fdea: d506         	bpl	0x7009fdfa <_vsnprintf+0x51a> @ imm = #0xc
7009fdec: e7ff         	b	0x7009fdee <_vsnprintf+0x50e> @ imm = #-0x2
7009fdee: 9840         	ldr	r0, [sp, #0x100]
7009fdf0: 1d01         	adds	r1, r0, #0x4
7009fdf2: 9140         	str	r1, [sp, #0x100]
7009fdf4: 7800         	ldrb	r0, [r0]
7009fdf6: 901a         	str	r0, [sp, #0x68]
7009fdf8: e015         	b	0x7009fe26 <_vsnprintf+0x546> @ imm = #0x2a
7009fdfa: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009fdfe: 0600         	lsls	r0, r0, #0x18
7009fe00: 2800         	cmp	r0, #0x0
7009fe02: d507         	bpl	0x7009fe14 <_vsnprintf+0x534> @ imm = #0xe
7009fe04: e7ff         	b	0x7009fe06 <_vsnprintf+0x526> @ imm = #-0x2
7009fe06: 9840         	ldr	r0, [sp, #0x100]
7009fe08: 1d01         	adds	r1, r0, #0x4
7009fe0a: 9140         	str	r1, [sp, #0x100]
7009fe0c: f9b0 0000    	ldrsh.w	r0, [r0]
7009fe10: 9019         	str	r0, [sp, #0x64]
7009fe12: e005         	b	0x7009fe20 <_vsnprintf+0x540> @ imm = #0xa
7009fe14: 9840         	ldr	r0, [sp, #0x100]
7009fe16: 1d01         	adds	r1, r0, #0x4
7009fe18: 9140         	str	r1, [sp, #0x100]
7009fe1a: 6800         	ldr	r0, [r0]
7009fe1c: 9019         	str	r0, [sp, #0x64]
7009fe1e: e7ff         	b	0x7009fe20 <_vsnprintf+0x540> @ imm = #-0x2
7009fe20: 9819         	ldr	r0, [sp, #0x64]
7009fe22: 901a         	str	r0, [sp, #0x68]
7009fe24: e7ff         	b	0x7009fe26 <_vsnprintf+0x546> @ imm = #-0x2
7009fe26: 981a         	ldr	r0, [sp, #0x68]
7009fe28: 9030         	str	r0, [sp, #0xc0]
7009fe2a: 983f         	ldr	r0, [sp, #0xfc]
7009fe2c: 9015         	str	r0, [sp, #0x54]
7009fe2e: 983e         	ldr	r0, [sp, #0xf8]
7009fe30: 9016         	str	r0, [sp, #0x58]
7009fe32: 9837         	ldr	r0, [sp, #0xdc]
7009fe34: 9017         	str	r0, [sp, #0x5c]
7009fe36: 983d         	ldr	r0, [sp, #0xf4]
7009fe38: 9018         	str	r0, [sp, #0x60]
7009fe3a: 9830         	ldr	r0, [sp, #0xc0]
7009fe3c: 2801         	cmp	r0, #0x1
7009fe3e: db03         	blt	0x7009fe48 <_vsnprintf+0x568> @ imm = #0x6
7009fe40: e7ff         	b	0x7009fe42 <_vsnprintf+0x562> @ imm = #-0x2
7009fe42: 9830         	ldr	r0, [sp, #0xc0]
7009fe44: 9014         	str	r0, [sp, #0x50]
7009fe46: e003         	b	0x7009fe50 <_vsnprintf+0x570> @ imm = #0x6
7009fe48: 9830         	ldr	r0, [sp, #0xc0]
7009fe4a: 4240         	rsbs	r0, r0, #0
7009fe4c: 9014         	str	r0, [sp, #0x50]
7009fe4e: e7ff         	b	0x7009fe50 <_vsnprintf+0x570> @ imm = #-0x2
7009fe50: 9b18         	ldr	r3, [sp, #0x60]
7009fe52: 9a17         	ldr	r2, [sp, #0x5c]
7009fe54: 9916         	ldr	r1, [sp, #0x58]
7009fe56: 9815         	ldr	r0, [sp, #0x54]
7009fe58: f8dd c050    	ldr.w	r12, [sp, #0x50]
7009fe5c: 9c30         	ldr	r4, [sp, #0xc0]
7009fe5e: 9d34         	ldr	r5, [sp, #0xd0]
7009fe60: 9e39         	ldr	r6, [sp, #0xe4]
7009fe62: 9f3a         	ldr	r7, [sp, #0xe8]
7009fe64: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009fe68: 46ee         	mov	lr, sp
7009fe6a: f8ce 8014    	str.w	r8, [lr, #0x14]
7009fe6e: f8ce 7010    	str.w	r7, [lr, #0x10]
7009fe72: f8ce 600c    	str.w	r6, [lr, #0xc]
7009fe76: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fe7a: 0fe4         	lsrs	r4, r4, #0x1f
7009fe7c: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fe80: f8ce c000    	str.w	r12, [lr]
7009fe84: f00b fab4    	bl	0x700ab3f0 <_ntoa_long> @ imm = #0xb568
7009fe88: 9037         	str	r0, [sp, #0xdc]
7009fe8a: e7ff         	b	0x7009fe8c <_vsnprintf+0x5ac> @ imm = #-0x2
7009fe8c: e7ff         	b	0x7009fe8e <_vsnprintf+0x5ae> @ imm = #-0x2
7009fe8e: e09c         	b	0x7009ffca <_vsnprintf+0x6ea> @ imm = #0x138
7009fe90: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fe94: 0780         	lsls	r0, r0, #0x1e
7009fe96: 2800         	cmp	r0, #0x0
7009fe98: d52f         	bpl	0x7009fefa <_vsnprintf+0x61a> @ imm = #0x5e
7009fe9a: e7ff         	b	0x7009fe9c <_vsnprintf+0x5bc> @ imm = #-0x2
7009fe9c: 983f         	ldr	r0, [sp, #0xfc]
7009fe9e: 993e         	ldr	r1, [sp, #0xf8]
7009fea0: 9a37         	ldr	r2, [sp, #0xdc]
7009fea2: 9b3d         	ldr	r3, [sp, #0xf4]
7009fea4: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009fea8: f10c 0c07    	add.w	r12, r12, #0x7
7009feac: f02c 0e07    	bic	lr, r12, #0x7
7009feb0: f10e 0c08    	add.w	r12, lr, #0x8
7009feb4: f8cd c100    	str.w	r12, [sp, #0x100]
7009feb8: f8de c000    	ldr.w	r12, [lr]
7009febc: f8de 4004    	ldr.w	r4, [lr, #0x4]
7009fec0: 9e34         	ldr	r6, [sp, #0xd0]
7009fec2: 9d39         	ldr	r5, [sp, #0xe4]
7009fec4: 9f3a         	ldr	r7, [sp, #0xe8]
7009fec6: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009feca: 46ee         	mov	lr, sp
7009fecc: f8cd e04c    	str.w	lr, [sp, #0x4c]
7009fed0: f8ce 8020    	str.w	r8, [lr, #0x20]
7009fed4: f8ce 701c    	str.w	r7, [lr, #0x1c]
7009fed8: f8ce 5018    	str.w	r5, [lr, #0x18]
7009fedc: 2500         	movs	r5, #0x0
7009fede: f8ce 5014    	str.w	r5, [lr, #0x14]
7009fee2: f8ce 6010    	str.w	r6, [lr, #0x10]
7009fee6: f8ce 5008    	str.w	r5, [lr, #0x8]
7009feea: f8ce 4004    	str.w	r4, [lr, #0x4]
7009feee: f8ce c000    	str.w	r12, [lr]
7009fef2: f009 fbd5    	bl	0x700a96a0 <_ntoa_long_long> @ imm = #0x97aa
7009fef6: 9037         	str	r0, [sp, #0xdc]
7009fef8: e066         	b	0x7009ffc8 <_vsnprintf+0x6e8> @ imm = #0xcc
7009fefa: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fefe: 07c0         	lsls	r0, r0, #0x1f
7009ff00: b310         	cbz	r0, 0x7009ff48 <_vsnprintf+0x668> @ imm = #0x44
7009ff02: e7ff         	b	0x7009ff04 <_vsnprintf+0x624> @ imm = #-0x2
7009ff04: 983f         	ldr	r0, [sp, #0xfc]
7009ff06: 993e         	ldr	r1, [sp, #0xf8]
7009ff08: 9a37         	ldr	r2, [sp, #0xdc]
7009ff0a: 9b3d         	ldr	r3, [sp, #0xf4]
7009ff0c: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009ff10: f10c 0e04    	add.w	lr, r12, #0x4
7009ff14: f8cd e100    	str.w	lr, [sp, #0x100]
7009ff18: f8dc c000    	ldr.w	r12, [r12]
7009ff1c: 9c34         	ldr	r4, [sp, #0xd0]
7009ff1e: 9d39         	ldr	r5, [sp, #0xe4]
7009ff20: 9e3a         	ldr	r6, [sp, #0xe8]
7009ff22: 9f3b         	ldr	r7, [sp, #0xec]
7009ff24: 46ee         	mov	lr, sp
7009ff26: f8ce 7014    	str.w	r7, [lr, #0x14]
7009ff2a: f8ce 6010    	str.w	r6, [lr, #0x10]
7009ff2e: f8ce 500c    	str.w	r5, [lr, #0xc]
7009ff32: f8ce 4008    	str.w	r4, [lr, #0x8]
7009ff36: 2400         	movs	r4, #0x0
7009ff38: f8ce 4004    	str.w	r4, [lr, #0x4]
7009ff3c: f8ce c000    	str.w	r12, [lr]
7009ff40: f00b fa56    	bl	0x700ab3f0 <_ntoa_long> @ imm = #0xb4ac
7009ff44: 9037         	str	r0, [sp, #0xdc]
7009ff46: e03e         	b	0x7009ffc6 <_vsnprintf+0x6e6> @ imm = #0x7c
7009ff48: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009ff4c: 0640         	lsls	r0, r0, #0x19
7009ff4e: 2800         	cmp	r0, #0x0
7009ff50: d506         	bpl	0x7009ff60 <_vsnprintf+0x680> @ imm = #0xc
7009ff52: e7ff         	b	0x7009ff54 <_vsnprintf+0x674> @ imm = #-0x2
7009ff54: 9840         	ldr	r0, [sp, #0x100]
7009ff56: 1d01         	adds	r1, r0, #0x4
7009ff58: 9140         	str	r1, [sp, #0x100]
7009ff5a: 7800         	ldrb	r0, [r0]
7009ff5c: 9012         	str	r0, [sp, #0x48]
7009ff5e: e014         	b	0x7009ff8a <_vsnprintf+0x6aa> @ imm = #0x28
7009ff60: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009ff64: 0600         	lsls	r0, r0, #0x18
7009ff66: 2800         	cmp	r0, #0x0
7009ff68: d506         	bpl	0x7009ff78 <_vsnprintf+0x698> @ imm = #0xc
7009ff6a: e7ff         	b	0x7009ff6c <_vsnprintf+0x68c> @ imm = #-0x2
7009ff6c: 9840         	ldr	r0, [sp, #0x100]
7009ff6e: 1d01         	adds	r1, r0, #0x4
7009ff70: 9140         	str	r1, [sp, #0x100]
7009ff72: 8800         	ldrh	r0, [r0]
7009ff74: 9011         	str	r0, [sp, #0x44]
7009ff76: e005         	b	0x7009ff84 <_vsnprintf+0x6a4> @ imm = #0xa
7009ff78: 9840         	ldr	r0, [sp, #0x100]
7009ff7a: 1d01         	adds	r1, r0, #0x4
7009ff7c: 9140         	str	r1, [sp, #0x100]
7009ff7e: 6800         	ldr	r0, [r0]
7009ff80: 9011         	str	r0, [sp, #0x44]
7009ff82: e7ff         	b	0x7009ff84 <_vsnprintf+0x6a4> @ imm = #-0x2
7009ff84: 9811         	ldr	r0, [sp, #0x44]
7009ff86: 9012         	str	r0, [sp, #0x48]
7009ff88: e7ff         	b	0x7009ff8a <_vsnprintf+0x6aa> @ imm = #-0x2
7009ff8a: 9812         	ldr	r0, [sp, #0x48]
7009ff8c: 902f         	str	r0, [sp, #0xbc]
7009ff8e: 983f         	ldr	r0, [sp, #0xfc]
7009ff90: 993e         	ldr	r1, [sp, #0xf8]
7009ff92: 9a37         	ldr	r2, [sp, #0xdc]
7009ff94: 9b3d         	ldr	r3, [sp, #0xf4]
7009ff96: f8dd c0bc    	ldr.w	r12, [sp, #0xbc]
7009ff9a: 9c34         	ldr	r4, [sp, #0xd0]
7009ff9c: 9d39         	ldr	r5, [sp, #0xe4]
7009ff9e: 9e3a         	ldr	r6, [sp, #0xe8]
7009ffa0: 9f3b         	ldr	r7, [sp, #0xec]
7009ffa2: 46ee         	mov	lr, sp
7009ffa4: f8ce 7014    	str.w	r7, [lr, #0x14]
7009ffa8: f8ce 6010    	str.w	r6, [lr, #0x10]
7009ffac: f8ce 500c    	str.w	r5, [lr, #0xc]
7009ffb0: f8ce 4008    	str.w	r4, [lr, #0x8]
7009ffb4: 2400         	movs	r4, #0x0
7009ffb6: f8ce 4004    	str.w	r4, [lr, #0x4]
7009ffba: f8ce c000    	str.w	r12, [lr]
7009ffbe: f00b fa17    	bl	0x700ab3f0 <_ntoa_long> @ imm = #0xb42e
7009ffc2: 9037         	str	r0, [sp, #0xdc]
7009ffc4: e7ff         	b	0x7009ffc6 <_vsnprintf+0x6e6> @ imm = #-0x2
7009ffc6: e7ff         	b	0x7009ffc8 <_vsnprintf+0x6e8> @ imm = #-0x2
7009ffc8: e7ff         	b	0x7009ffca <_vsnprintf+0x6ea> @ imm = #-0x2
7009ffca: 983c         	ldr	r0, [sp, #0xf0]
7009ffcc: 3001         	adds	r0, #0x1
7009ffce: 903c         	str	r0, [sp, #0xf0]
7009ffd0: e183         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x306
7009ffd2: 983c         	ldr	r0, [sp, #0xf0]
7009ffd4: 7800         	ldrb	r0, [r0]
7009ffd6: 2846         	cmp	r0, #0x46
7009ffd8: d105         	bne	0x7009ffe6 <_vsnprintf+0x706> @ imm = #0xa
7009ffda: e7ff         	b	0x7009ffdc <_vsnprintf+0x6fc> @ imm = #-0x2
7009ffdc: 983b         	ldr	r0, [sp, #0xec]
7009ffde: f040 0020    	orr	r0, r0, #0x20
7009ffe2: 903b         	str	r0, [sp, #0xec]
7009ffe4: e7ff         	b	0x7009ffe6 <_vsnprintf+0x706> @ imm = #-0x2
7009ffe6: 983f         	ldr	r0, [sp, #0xfc]
7009ffe8: 993e         	ldr	r1, [sp, #0xf8]
7009ffea: 9a37         	ldr	r2, [sp, #0xdc]
7009ffec: 9b3d         	ldr	r3, [sp, #0xf4]
7009ffee: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009fff2: f10c 0c07    	add.w	r12, r12, #0x7
7009fff6: f02c 0c07    	bic	r12, r12, #0x7
7009fffa: f10c 0e08    	add.w	lr, r12, #0x8
7009fffe: f8cd e100    	str.w	lr, [sp, #0x100]
700a0002: ed9c 0b00    	vldr	d0, [r12]
700a0006: f8dd c0e4    	ldr.w	r12, [sp, #0xe4]
700a000a: 9c3a         	ldr	r4, [sp, #0xe8]
700a000c: 9d3b         	ldr	r5, [sp, #0xec]
700a000e: 46ee         	mov	lr, sp
700a0010: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0014: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0018: f8ce c000    	str.w	r12, [lr]
700a001c: f000 fc78    	bl	0x700a0910 <_ftoa>      @ imm = #0x8f0
700a0020: 9037         	str	r0, [sp, #0xdc]
700a0022: 983c         	ldr	r0, [sp, #0xf0]
700a0024: 3001         	adds	r0, #0x1
700a0026: 903c         	str	r0, [sp, #0xf0]
700a0028: e157         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x2ae
700a002a: 983c         	ldr	r0, [sp, #0xf0]
700a002c: 7800         	ldrb	r0, [r0]
700a002e: 2867         	cmp	r0, #0x67
700a0030: d005         	beq	0x700a003e <_vsnprintf+0x75e> @ imm = #0xa
700a0032: e7ff         	b	0x700a0034 <_vsnprintf+0x754> @ imm = #-0x2
700a0034: 983c         	ldr	r0, [sp, #0xf0]
700a0036: 7800         	ldrb	r0, [r0]
700a0038: 2847         	cmp	r0, #0x47
700a003a: d105         	bne	0x700a0048 <_vsnprintf+0x768> @ imm = #0xa
700a003c: e7ff         	b	0x700a003e <_vsnprintf+0x75e> @ imm = #-0x2
700a003e: 983b         	ldr	r0, [sp, #0xec]
700a0040: f440 6000    	orr	r0, r0, #0x800
700a0044: 903b         	str	r0, [sp, #0xec]
700a0046: e7ff         	b	0x700a0048 <_vsnprintf+0x768> @ imm = #-0x2
700a0048: 983c         	ldr	r0, [sp, #0xf0]
700a004a: 7800         	ldrb	r0, [r0]
700a004c: 2845         	cmp	r0, #0x45
700a004e: d005         	beq	0x700a005c <_vsnprintf+0x77c> @ imm = #0xa
700a0050: e7ff         	b	0x700a0052 <_vsnprintf+0x772> @ imm = #-0x2
700a0052: 983c         	ldr	r0, [sp, #0xf0]
700a0054: 7800         	ldrb	r0, [r0]
700a0056: 2847         	cmp	r0, #0x47
700a0058: d105         	bne	0x700a0066 <_vsnprintf+0x786> @ imm = #0xa
700a005a: e7ff         	b	0x700a005c <_vsnprintf+0x77c> @ imm = #-0x2
700a005c: 983b         	ldr	r0, [sp, #0xec]
700a005e: f040 0020    	orr	r0, r0, #0x20
700a0062: 903b         	str	r0, [sp, #0xec]
700a0064: e7ff         	b	0x700a0066 <_vsnprintf+0x786> @ imm = #-0x2
700a0066: 983f         	ldr	r0, [sp, #0xfc]
700a0068: 993e         	ldr	r1, [sp, #0xf8]
700a006a: 9a37         	ldr	r2, [sp, #0xdc]
700a006c: 9b3d         	ldr	r3, [sp, #0xf4]
700a006e: f8dd c100    	ldr.w	r12, [sp, #0x100]
700a0072: f10c 0c07    	add.w	r12, r12, #0x7
700a0076: f02c 0c07    	bic	r12, r12, #0x7
700a007a: f10c 0e08    	add.w	lr, r12, #0x8
700a007e: f8cd e100    	str.w	lr, [sp, #0x100]
700a0082: ed9c 0b00    	vldr	d0, [r12]
700a0086: f8dd c0e4    	ldr.w	r12, [sp, #0xe4]
700a008a: 9c3a         	ldr	r4, [sp, #0xe8]
700a008c: 9d3b         	ldr	r5, [sp, #0xec]
700a008e: 46ee         	mov	lr, sp
700a0090: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0094: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0098: f8ce c000    	str.w	r12, [lr]
700a009c: f000 ff30    	bl	0x700a0f00 <_etoa>      @ imm = #0xe60
700a00a0: 9037         	str	r0, [sp, #0xdc]
700a00a2: 983c         	ldr	r0, [sp, #0xf0]
700a00a4: 3001         	adds	r0, #0x1
700a00a6: 903c         	str	r0, [sp, #0xf0]
700a00a8: e117         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x22e
700a00aa: 2001         	movs	r0, #0x1
700a00ac: 902e         	str	r0, [sp, #0xb8]
700a00ae: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a00b2: 0780         	lsls	r0, r0, #0x1e
700a00b4: 2800         	cmp	r0, #0x0
700a00b6: d413         	bmi	0x700a00e0 <_vsnprintf+0x800> @ imm = #0x26
700a00b8: e7ff         	b	0x700a00ba <_vsnprintf+0x7da> @ imm = #-0x2
700a00ba: e7ff         	b	0x700a00bc <_vsnprintf+0x7dc> @ imm = #-0x2
700a00bc: 982e         	ldr	r0, [sp, #0xb8]
700a00be: 1c41         	adds	r1, r0, #0x1
700a00c0: 912e         	str	r1, [sp, #0xb8]
700a00c2: 993a         	ldr	r1, [sp, #0xe8]
700a00c4: 4288         	cmp	r0, r1
700a00c6: d20a         	bhs	0x700a00de <_vsnprintf+0x7fe> @ imm = #0x14
700a00c8: e7ff         	b	0x700a00ca <_vsnprintf+0x7ea> @ imm = #-0x2
700a00ca: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a00ce: 993e         	ldr	r1, [sp, #0xf8]
700a00d0: 9a37         	ldr	r2, [sp, #0xdc]
700a00d2: 1c50         	adds	r0, r2, #0x1
700a00d4: 9037         	str	r0, [sp, #0xdc]
700a00d6: 9b3d         	ldr	r3, [sp, #0xf4]
700a00d8: 2020         	movs	r0, #0x20
700a00da: 47e0         	blx	r12
700a00dc: e7ee         	b	0x700a00bc <_vsnprintf+0x7dc> @ imm = #-0x24
700a00de: e7ff         	b	0x700a00e0 <_vsnprintf+0x800> @ imm = #-0x2
700a00e0: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a00e4: 9840         	ldr	r0, [sp, #0x100]
700a00e6: 1d01         	adds	r1, r0, #0x4
700a00e8: 9140         	str	r1, [sp, #0x100]
700a00ea: 7800         	ldrb	r0, [r0]
700a00ec: 993e         	ldr	r1, [sp, #0xf8]
700a00ee: 9a37         	ldr	r2, [sp, #0xdc]
700a00f0: 1c53         	adds	r3, r2, #0x1
700a00f2: 9337         	str	r3, [sp, #0xdc]
700a00f4: 9b3d         	ldr	r3, [sp, #0xf4]
700a00f6: 47e0         	blx	r12
700a00f8: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a00fc: 0780         	lsls	r0, r0, #0x1e
700a00fe: 2800         	cmp	r0, #0x0
700a0100: d513         	bpl	0x700a012a <_vsnprintf+0x84a> @ imm = #0x26
700a0102: e7ff         	b	0x700a0104 <_vsnprintf+0x824> @ imm = #-0x2
700a0104: e7ff         	b	0x700a0106 <_vsnprintf+0x826> @ imm = #-0x2
700a0106: 982e         	ldr	r0, [sp, #0xb8]
700a0108: 1c41         	adds	r1, r0, #0x1
700a010a: 912e         	str	r1, [sp, #0xb8]
700a010c: 993a         	ldr	r1, [sp, #0xe8]
700a010e: 4288         	cmp	r0, r1
700a0110: d20a         	bhs	0x700a0128 <_vsnprintf+0x848> @ imm = #0x14
700a0112: e7ff         	b	0x700a0114 <_vsnprintf+0x834> @ imm = #-0x2
700a0114: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0118: 993e         	ldr	r1, [sp, #0xf8]
700a011a: 9a37         	ldr	r2, [sp, #0xdc]
700a011c: 1c50         	adds	r0, r2, #0x1
700a011e: 9037         	str	r0, [sp, #0xdc]
700a0120: 9b3d         	ldr	r3, [sp, #0xf4]
700a0122: 2020         	movs	r0, #0x20
700a0124: 47e0         	blx	r12
700a0126: e7ee         	b	0x700a0106 <_vsnprintf+0x826> @ imm = #-0x24
700a0128: e7ff         	b	0x700a012a <_vsnprintf+0x84a> @ imm = #-0x2
700a012a: 983c         	ldr	r0, [sp, #0xf0]
700a012c: 3001         	adds	r0, #0x1
700a012e: 903c         	str	r0, [sp, #0xf0]
700a0130: e0d3         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x1a6
700a0132: 9840         	ldr	r0, [sp, #0x100]
700a0134: 1d01         	adds	r1, r0, #0x4
700a0136: 9140         	str	r1, [sp, #0x100]
700a0138: 6800         	ldr	r0, [r0]
700a013a: 902d         	str	r0, [sp, #0xb4]
700a013c: 982d         	ldr	r0, [sp, #0xb4]
700a013e: 9010         	str	r0, [sp, #0x40]
700a0140: 9839         	ldr	r0, [sp, #0xe4]
700a0142: b118         	cbz	r0, 0x700a014c <_vsnprintf+0x86c> @ imm = #0x6
700a0144: e7ff         	b	0x700a0146 <_vsnprintf+0x866> @ imm = #-0x2
700a0146: 9839         	ldr	r0, [sp, #0xe4]
700a0148: 900f         	str	r0, [sp, #0x3c]
700a014a: e003         	b	0x700a0154 <_vsnprintf+0x874> @ imm = #0x6
700a014c: f04f 30ff    	mov.w	r0, #0xffffffff
700a0150: 900f         	str	r0, [sp, #0x3c]
700a0152: e7ff         	b	0x700a0154 <_vsnprintf+0x874> @ imm = #-0x2
700a0154: 9810         	ldr	r0, [sp, #0x40]
700a0156: 990f         	ldr	r1, [sp, #0x3c]
700a0158: f013 fa12    	bl	0x700b3580 <_strnlen_s> @ imm = #0x13424
700a015c: 902c         	str	r0, [sp, #0xb0]
700a015e: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
700a0162: 0740         	lsls	r0, r0, #0x1d
700a0164: 2800         	cmp	r0, #0x0
700a0166: d50e         	bpl	0x700a0186 <_vsnprintf+0x8a6> @ imm = #0x1c
700a0168: e7ff         	b	0x700a016a <_vsnprintf+0x88a> @ imm = #-0x2
700a016a: 982c         	ldr	r0, [sp, #0xb0]
700a016c: 9939         	ldr	r1, [sp, #0xe4]
700a016e: 4288         	cmp	r0, r1
700a0170: d203         	bhs	0x700a017a <_vsnprintf+0x89a> @ imm = #0x6
700a0172: e7ff         	b	0x700a0174 <_vsnprintf+0x894> @ imm = #-0x2
700a0174: 982c         	ldr	r0, [sp, #0xb0]
700a0176: 900e         	str	r0, [sp, #0x38]
700a0178: e002         	b	0x700a0180 <_vsnprintf+0x8a0> @ imm = #0x4
700a017a: 9839         	ldr	r0, [sp, #0xe4]
700a017c: 900e         	str	r0, [sp, #0x38]
700a017e: e7ff         	b	0x700a0180 <_vsnprintf+0x8a0> @ imm = #-0x2
700a0180: 980e         	ldr	r0, [sp, #0x38]
700a0182: 902c         	str	r0, [sp, #0xb0]
700a0184: e7ff         	b	0x700a0186 <_vsnprintf+0x8a6> @ imm = #-0x2
700a0186: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a018a: 0780         	lsls	r0, r0, #0x1e
700a018c: 2800         	cmp	r0, #0x0
700a018e: d413         	bmi	0x700a01b8 <_vsnprintf+0x8d8> @ imm = #0x26
700a0190: e7ff         	b	0x700a0192 <_vsnprintf+0x8b2> @ imm = #-0x2
700a0192: e7ff         	b	0x700a0194 <_vsnprintf+0x8b4> @ imm = #-0x2
700a0194: 982c         	ldr	r0, [sp, #0xb0]
700a0196: 1c41         	adds	r1, r0, #0x1
700a0198: 912c         	str	r1, [sp, #0xb0]
700a019a: 993a         	ldr	r1, [sp, #0xe8]
700a019c: 4288         	cmp	r0, r1
700a019e: d20a         	bhs	0x700a01b6 <_vsnprintf+0x8d6> @ imm = #0x14
700a01a0: e7ff         	b	0x700a01a2 <_vsnprintf+0x8c2> @ imm = #-0x2
700a01a2: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a01a6: 993e         	ldr	r1, [sp, #0xf8]
700a01a8: 9a37         	ldr	r2, [sp, #0xdc]
700a01aa: 1c50         	adds	r0, r2, #0x1
700a01ac: 9037         	str	r0, [sp, #0xdc]
700a01ae: 9b3d         	ldr	r3, [sp, #0xf4]
700a01b0: 2020         	movs	r0, #0x20
700a01b2: 47e0         	blx	r12
700a01b4: e7ee         	b	0x700a0194 <_vsnprintf+0x8b4> @ imm = #-0x24
700a01b6: e7ff         	b	0x700a01b8 <_vsnprintf+0x8d8> @ imm = #-0x2
700a01b8: e7ff         	b	0x700a01ba <_vsnprintf+0x8da> @ imm = #-0x2
700a01ba: 982d         	ldr	r0, [sp, #0xb4]
700a01bc: 7801         	ldrb	r1, [r0]
700a01be: 2000         	movs	r0, #0x0
700a01c0: 900d         	str	r0, [sp, #0x34]
700a01c2: b1a1         	cbz	r1, 0x700a01ee <_vsnprintf+0x90e> @ imm = #0x28
700a01c4: e7ff         	b	0x700a01c6 <_vsnprintf+0x8e6> @ imm = #-0x2
700a01c6: 2001         	movs	r0, #0x1
700a01c8: f89d 10ed    	ldrb.w	r1, [sp, #0xed]
700a01cc: ea4f 7141    	lsl.w	r1, r1, #0x1d
700a01d0: 2900         	cmp	r1, #0x0
700a01d2: 900c         	str	r0, [sp, #0x30]
700a01d4: d508         	bpl	0x700a01e8 <_vsnprintf+0x908> @ imm = #0x10
700a01d6: e7ff         	b	0x700a01d8 <_vsnprintf+0x8f8> @ imm = #-0x2
700a01d8: 9839         	ldr	r0, [sp, #0xe4]
700a01da: 1e41         	subs	r1, r0, #0x1
700a01dc: 9139         	str	r1, [sp, #0xe4]
700a01de: 2800         	cmp	r0, #0x0
700a01e0: bf18         	it	ne
700a01e2: 2001         	movne	r0, #0x1
700a01e4: 900c         	str	r0, [sp, #0x30]
700a01e6: e7ff         	b	0x700a01e8 <_vsnprintf+0x908> @ imm = #-0x2
700a01e8: 980c         	ldr	r0, [sp, #0x30]
700a01ea: 900d         	str	r0, [sp, #0x34]
700a01ec: e7ff         	b	0x700a01ee <_vsnprintf+0x90e> @ imm = #-0x2
700a01ee: 980d         	ldr	r0, [sp, #0x34]
700a01f0: 07c0         	lsls	r0, r0, #0x1f
700a01f2: b168         	cbz	r0, 0x700a0210 <_vsnprintf+0x930> @ imm = #0x1a
700a01f4: e7ff         	b	0x700a01f6 <_vsnprintf+0x916> @ imm = #-0x2
700a01f6: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a01fa: 982d         	ldr	r0, [sp, #0xb4]
700a01fc: 1c41         	adds	r1, r0, #0x1
700a01fe: 912d         	str	r1, [sp, #0xb4]
700a0200: 7800         	ldrb	r0, [r0]
700a0202: 993e         	ldr	r1, [sp, #0xf8]
700a0204: 9a37         	ldr	r2, [sp, #0xdc]
700a0206: 1c53         	adds	r3, r2, #0x1
700a0208: 9337         	str	r3, [sp, #0xdc]
700a020a: 9b3d         	ldr	r3, [sp, #0xf4]
700a020c: 47e0         	blx	r12
700a020e: e7d4         	b	0x700a01ba <_vsnprintf+0x8da> @ imm = #-0x58
700a0210: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a0214: 0780         	lsls	r0, r0, #0x1e
700a0216: 2800         	cmp	r0, #0x0
700a0218: d513         	bpl	0x700a0242 <_vsnprintf+0x962> @ imm = #0x26
700a021a: e7ff         	b	0x700a021c <_vsnprintf+0x93c> @ imm = #-0x2
700a021c: e7ff         	b	0x700a021e <_vsnprintf+0x93e> @ imm = #-0x2
700a021e: 982c         	ldr	r0, [sp, #0xb0]
700a0220: 1c41         	adds	r1, r0, #0x1
700a0222: 912c         	str	r1, [sp, #0xb0]
700a0224: 993a         	ldr	r1, [sp, #0xe8]
700a0226: 4288         	cmp	r0, r1
700a0228: d20a         	bhs	0x700a0240 <_vsnprintf+0x960> @ imm = #0x14
700a022a: e7ff         	b	0x700a022c <_vsnprintf+0x94c> @ imm = #-0x2
700a022c: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0230: 993e         	ldr	r1, [sp, #0xf8]
700a0232: 9a37         	ldr	r2, [sp, #0xdc]
700a0234: 1c50         	adds	r0, r2, #0x1
700a0236: 9037         	str	r0, [sp, #0xdc]
700a0238: 9b3d         	ldr	r3, [sp, #0xf4]
700a023a: 2020         	movs	r0, #0x20
700a023c: 47e0         	blx	r12
700a023e: e7ee         	b	0x700a021e <_vsnprintf+0x93e> @ imm = #-0x24
700a0240: e7ff         	b	0x700a0242 <_vsnprintf+0x962> @ imm = #-0x2
700a0242: 983c         	ldr	r0, [sp, #0xf0]
700a0244: 3001         	adds	r0, #0x1
700a0246: 903c         	str	r0, [sp, #0xf0]
700a0248: e047         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x8e
700a024a: 2008         	movs	r0, #0x8
700a024c: 903a         	str	r0, [sp, #0xe8]
700a024e: 983b         	ldr	r0, [sp, #0xec]
700a0250: f040 0021    	orr	r0, r0, #0x21
700a0254: 903b         	str	r0, [sp, #0xec]
700a0256: 2400         	movs	r4, #0x0
700a0258: f88d 40af    	strb.w	r4, [sp, #0xaf]
700a025c: 983f         	ldr	r0, [sp, #0xfc]
700a025e: 993e         	ldr	r1, [sp, #0xf8]
700a0260: 9a37         	ldr	r2, [sp, #0xdc]
700a0262: 9b3d         	ldr	r3, [sp, #0xf4]
700a0264: f8dd c100    	ldr.w	r12, [sp, #0x100]
700a0268: f10c 0e04    	add.w	lr, r12, #0x4
700a026c: f8cd e100    	str.w	lr, [sp, #0x100]
700a0270: f8dc c000    	ldr.w	r12, [r12]
700a0274: 9d39         	ldr	r5, [sp, #0xe4]
700a0276: 9e3a         	ldr	r6, [sp, #0xe8]
700a0278: 9f3b         	ldr	r7, [sp, #0xec]
700a027a: 46ee         	mov	lr, sp
700a027c: f8ce 7014    	str.w	r7, [lr, #0x14]
700a0280: f8ce 6010    	str.w	r6, [lr, #0x10]
700a0284: f8ce 500c    	str.w	r5, [lr, #0xc]
700a0288: 2510         	movs	r5, #0x10
700a028a: f8ce 5008    	str.w	r5, [lr, #0x8]
700a028e: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0292: f8ce c000    	str.w	r12, [lr]
700a0296: f00b f8ab    	bl	0x700ab3f0 <_ntoa_long> @ imm = #0xb156
700a029a: 9037         	str	r0, [sp, #0xdc]
700a029c: 983c         	ldr	r0, [sp, #0xf0]
700a029e: 3001         	adds	r0, #0x1
700a02a0: 903c         	str	r0, [sp, #0xf0]
700a02a2: e01a         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x34
700a02a4: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a02a8: 993e         	ldr	r1, [sp, #0xf8]
700a02aa: 9a37         	ldr	r2, [sp, #0xdc]
700a02ac: 1c50         	adds	r0, r2, #0x1
700a02ae: 9037         	str	r0, [sp, #0xdc]
700a02b0: 9b3d         	ldr	r3, [sp, #0xf4]
700a02b2: 2025         	movs	r0, #0x25
700a02b4: 47e0         	blx	r12
700a02b6: 983c         	ldr	r0, [sp, #0xf0]
700a02b8: 3001         	adds	r0, #0x1
700a02ba: 903c         	str	r0, [sp, #0xf0]
700a02bc: e00d         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x1a
700a02be: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a02c2: 983c         	ldr	r0, [sp, #0xf0]
700a02c4: 7800         	ldrb	r0, [r0]
700a02c6: 993e         	ldr	r1, [sp, #0xf8]
700a02c8: 9a37         	ldr	r2, [sp, #0xdc]
700a02ca: 1c53         	adds	r3, r2, #0x1
700a02cc: 9337         	str	r3, [sp, #0xdc]
700a02ce: 9b3d         	ldr	r3, [sp, #0xf4]
700a02d0: 47e0         	blx	r12
700a02d2: 983c         	ldr	r0, [sp, #0xf0]
700a02d4: 3001         	adds	r0, #0x1
700a02d6: 903c         	str	r0, [sp, #0xf0]
700a02d8: e7ff         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #-0x2
700a02da: f7ff bb18    	b.w	0x7009f90e <_vsnprintf+0x2e> @ imm = #-0x9d0
700a02de: 983f         	ldr	r0, [sp, #0xfc]
700a02e0: 900a         	str	r0, [sp, #0x28]
700a02e2: 983e         	ldr	r0, [sp, #0xf8]
700a02e4: 900b         	str	r0, [sp, #0x2c]
700a02e6: 9837         	ldr	r0, [sp, #0xdc]
700a02e8: 993d         	ldr	r1, [sp, #0xf4]
700a02ea: 4288         	cmp	r0, r1
700a02ec: d203         	bhs	0x700a02f6 <_vsnprintf+0xa16> @ imm = #0x6
700a02ee: e7ff         	b	0x700a02f0 <_vsnprintf+0xa10> @ imm = #-0x2
700a02f0: 9837         	ldr	r0, [sp, #0xdc]
700a02f2: 9009         	str	r0, [sp, #0x24]
700a02f4: e003         	b	0x700a02fe <_vsnprintf+0xa1e> @ imm = #0x6
700a02f6: 983d         	ldr	r0, [sp, #0xf4]
700a02f8: 3801         	subs	r0, #0x1
700a02fa: 9009         	str	r0, [sp, #0x24]
700a02fc: e7ff         	b	0x700a02fe <_vsnprintf+0xa1e> @ imm = #-0x2
700a02fe: f8dd c028    	ldr.w	r12, [sp, #0x28]
700a0302: 990b         	ldr	r1, [sp, #0x2c]
700a0304: 9a09         	ldr	r2, [sp, #0x24]
700a0306: 9b3d         	ldr	r3, [sp, #0xf4]
700a0308: 2000         	movs	r0, #0x0
700a030a: 47e0         	blx	r12
700a030c: 9837         	ldr	r0, [sp, #0xdc]
700a030e: b041         	add	sp, #0x104
700a0310: e8bd 83f0    	pop.w	{r4, r5, r6, r7, r8, r9, pc}

700a0314 <__aeabi_errno_addr>:
700a0314: e59f0000     	ldr	r0, [pc]                @ 0x700a031c <__aeabi_errno_addr+0x8>
700a0318: e12fff1e     	bx	lr
700a031c: 2c 81 0b 70  	.word	0x700b812c

700a0320 <Sciclient_rmIrqRouteValidate>:
700a0320: b580         	push	{r7, lr}
700a0322: b09e         	sub	sp, #0x78
700a0324: 901d         	str	r0, [sp, #0x74]
700a0326: 2001         	movs	r0, #0x1
700a0328: f88d 0073    	strb.w	r0, [sp, #0x73]
700a032c: 2000         	movs	r0, #0x0
700a032e: 9009         	str	r0, [sp, #0x24]
700a0330: 9019         	str	r0, [sp, #0x64]
700a0332: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0336: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a033a: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a033e: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a0342: 9014         	str	r0, [sp, #0x50]
700a0344: 9013         	str	r0, [sp, #0x4c]
700a0346: 9012         	str	r0, [sp, #0x48]
700a0348: 9011         	str	r0, [sp, #0x44]
700a034a: 9010         	str	r0, [sp, #0x40]
700a034c: 900f         	str	r0, [sp, #0x3c]
700a034e: 900e         	str	r0, [sp, #0x38]
700a0350: 900d         	str	r0, [sp, #0x34]
700a0352: 900c         	str	r0, [sp, #0x30]
700a0354: 900b         	str	r0, [sp, #0x2c]
700a0356: 900a         	str	r0, [sp, #0x28]
700a0358: 981d         	ldr	r0, [sp, #0x74]
700a035a: 8a00         	ldrh	r0, [r0, #0x10]
700a035c: 28ff         	cmp	r0, #0xff
700a035e: d12c         	bne	0x700a03ba <Sciclient_rmIrqRouteValidate+0x9a> @ imm = #0x58
700a0360: e7ff         	b	0x700a0362 <Sciclient_rmIrqRouteValidate+0x42> @ imm = #-0x2
700a0362: 2000         	movs	r0, #0x0
700a0364: f014 fc0c    	bl	0x700b4b80 <Sciclient_rmPsGetIrqNode> @ imm = #0x14818
700a0368: 901a         	str	r0, [sp, #0x68]
700a036a: 981a         	ldr	r0, [sp, #0x68]
700a036c: b920         	cbnz	r0, 0x700a0378 <Sciclient_rmIrqRouteValidate+0x58> @ imm = #0x8
700a036e: e7ff         	b	0x700a0370 <Sciclient_rmIrqRouteValidate+0x50> @ imm = #-0x2
700a0370: 2000         	movs	r0, #0x0
700a0372: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0376: e01f         	b	0x700a03b8 <Sciclient_rmIrqRouteValidate+0x98> @ imm = #0x3e
700a0378: 981a         	ldr	r0, [sp, #0x68]
700a037a: 6840         	ldr	r0, [r0, #0x4]
700a037c: 9008         	str	r0, [sp, #0x20]
700a037e: 2000         	movs	r0, #0x0
700a0380: f013 fa06    	bl	0x700b3790 <Sciclient_rmPsGetIfIdx> @ imm = #0x1340c
700a0384: 4601         	mov	r1, r0
700a0386: 9808         	ldr	r0, [sp, #0x20]
700a0388: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a038c: 9018         	str	r0, [sp, #0x60]
700a038e: 981d         	ldr	r0, [sp, #0x74]
700a0390: 8900         	ldrh	r0, [r0, #0x8]
700a0392: 9918         	ldr	r1, [sp, #0x60]
700a0394: 8809         	ldrh	r1, [r1]
700a0396: 4288         	cmp	r0, r1
700a0398: db09         	blt	0x700a03ae <Sciclient_rmIrqRouteValidate+0x8e> @ imm = #0x12
700a039a: e7ff         	b	0x700a039c <Sciclient_rmIrqRouteValidate+0x7c> @ imm = #-0x2
700a039c: 981d         	ldr	r0, [sp, #0x74]
700a039e: 8900         	ldrh	r0, [r0, #0x8]
700a03a0: 9a18         	ldr	r2, [sp, #0x60]
700a03a2: 8811         	ldrh	r1, [r2]
700a03a4: 8892         	ldrh	r2, [r2, #0x4]
700a03a6: 4411         	add	r1, r2
700a03a8: 4288         	cmp	r0, r1
700a03aa: db04         	blt	0x700a03b6 <Sciclient_rmIrqRouteValidate+0x96> @ imm = #0x8
700a03ac: e7ff         	b	0x700a03ae <Sciclient_rmIrqRouteValidate+0x8e> @ imm = #-0x2
700a03ae: 2000         	movs	r0, #0x0
700a03b0: f88d 0073    	strb.w	r0, [sp, #0x73]
700a03b4: e7ff         	b	0x700a03b6 <Sciclient_rmIrqRouteValidate+0x96> @ imm = #-0x2
700a03b6: e7ff         	b	0x700a03b8 <Sciclient_rmIrqRouteValidate+0x98> @ imm = #-0x2
700a03b8: e7ff         	b	0x700a03ba <Sciclient_rmIrqRouteValidate+0x9a> @ imm = #-0x2
700a03ba: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a03be: 07c0         	lsls	r0, r0, #0x1f
700a03c0: b148         	cbz	r0, 0x700a03d6 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #0x12
700a03c2: e7ff         	b	0x700a03c4 <Sciclient_rmIrqRouteValidate+0xa4> @ imm = #-0x2
700a03c4: f014 ff74    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0x14ee8
700a03c8: 2801         	cmp	r0, #0x1
700a03ca: d804         	bhi	0x700a03d6 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #0x8
700a03cc: e7ff         	b	0x700a03ce <Sciclient_rmIrqRouteValidate+0xae> @ imm = #-0x2
700a03ce: 2000         	movs	r0, #0x0
700a03d0: f88d 0073    	strb.w	r0, [sp, #0x73]
700a03d4: e7ff         	b	0x700a03d6 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #-0x2
700a03d6: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a03da: 07c0         	lsls	r0, r0, #0x1f
700a03dc: b150         	cbz	r0, 0x700a03f4 <Sciclient_rmIrqRouteValidate+0xd4> @ imm = #0x14
700a03de: e7ff         	b	0x700a03e0 <Sciclient_rmIrqRouteValidate+0xc0> @ imm = #-0x2
700a03e0: 981d         	ldr	r0, [sp, #0x74]
700a03e2: f00e fad5    	bl	0x700ae990 <Sciclient_rmIrqCheckLoop> @ imm = #0xe5aa
700a03e6: b120         	cbz	r0, 0x700a03f2 <Sciclient_rmIrqRouteValidate+0xd2> @ imm = #0x8
700a03e8: e7ff         	b	0x700a03ea <Sciclient_rmIrqRouteValidate+0xca> @ imm = #-0x2
700a03ea: 2000         	movs	r0, #0x0
700a03ec: f88d 0073    	strb.w	r0, [sp, #0x73]
700a03f0: e7ff         	b	0x700a03f2 <Sciclient_rmIrqRouteValidate+0xd2> @ imm = #-0x2
700a03f2: e7ff         	b	0x700a03f4 <Sciclient_rmIrqRouteValidate+0xd4> @ imm = #-0x2
700a03f4: 2000         	movs	r0, #0x0
700a03f6: f8ad 0070    	strh.w	r0, [sp, #0x70]
700a03fa: e7ff         	b	0x700a03fc <Sciclient_rmIrqRouteValidate+0xdc> @ imm = #-0x2
700a03fc: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0400: 9006         	str	r0, [sp, #0x18]
700a0402: f014 ff55    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0x14eaa
700a0406: 9906         	ldr	r1, [sp, #0x18]
700a0408: 4602         	mov	r2, r0
700a040a: 2000         	movs	r0, #0x0
700a040c: 4291         	cmp	r1, r2
700a040e: 9007         	str	r0, [sp, #0x1c]
700a0410: da04         	bge	0x700a041c <Sciclient_rmIrqRouteValidate+0xfc> @ imm = #0x8
700a0412: e7ff         	b	0x700a0414 <Sciclient_rmIrqRouteValidate+0xf4> @ imm = #-0x2
700a0414: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a0418: 9007         	str	r0, [sp, #0x1c]
700a041a: e7ff         	b	0x700a041c <Sciclient_rmIrqRouteValidate+0xfc> @ imm = #-0x2
700a041c: 9807         	ldr	r0, [sp, #0x1c]
700a041e: 07c0         	lsls	r0, r0, #0x1f
700a0420: 2800         	cmp	r0, #0x0
700a0422: f000 826f    	beq.w	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x4de
700a0426: e7ff         	b	0x700a0428 <Sciclient_rmIrqRouteValidate+0x108> @ imm = #-0x2
700a0428: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a042c: f014 fba8    	bl	0x700b4b80 <Sciclient_rmPsGetIrqNode> @ imm = #0x14750
700a0430: 901a         	str	r0, [sp, #0x68]
700a0432: 981a         	ldr	r0, [sp, #0x68]
700a0434: 6840         	ldr	r0, [r0, #0x4]
700a0436: 9004         	str	r0, [sp, #0x10]
700a0438: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a043c: f013 f9a8    	bl	0x700b3790 <Sciclient_rmPsGetIfIdx> @ imm = #0x13350
700a0440: 4601         	mov	r1, r0
700a0442: 9804         	ldr	r0, [sp, #0x10]
700a0444: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a0448: 9018         	str	r0, [sp, #0x60]
700a044a: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a044e: 9005         	str	r0, [sp, #0x14]
700a0450: f014 ff2e    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0x14e5c
700a0454: 4601         	mov	r1, r0
700a0456: 9805         	ldr	r0, [sp, #0x14]
700a0458: 3901         	subs	r1, #0x1
700a045a: 4288         	cmp	r0, r1
700a045c: d20f         	bhs	0x700a047e <Sciclient_rmIrqRouteValidate+0x15e> @ imm = #0x1e
700a045e: e7ff         	b	0x700a0460 <Sciclient_rmIrqRouteValidate+0x140> @ imm = #-0x2
700a0460: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0464: 3001         	adds	r0, #0x1
700a0466: b280         	uxth	r0, r0
700a0468: f014 fb8a    	bl	0x700b4b80 <Sciclient_rmPsGetIrqNode> @ imm = #0x14714
700a046c: 9019         	str	r0, [sp, #0x64]
700a046e: 9819         	ldr	r0, [sp, #0x64]
700a0470: b920         	cbnz	r0, 0x700a047c <Sciclient_rmIrqRouteValidate+0x15c> @ imm = #0x8
700a0472: e7ff         	b	0x700a0474 <Sciclient_rmIrqRouteValidate+0x154> @ imm = #-0x2
700a0474: 2000         	movs	r0, #0x0
700a0476: f88d 0073    	strb.w	r0, [sp, #0x73]
700a047a: e243         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x486
700a047c: e7ff         	b	0x700a047e <Sciclient_rmIrqRouteValidate+0x15e> @ imm = #-0x2
700a047e: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0482: b158         	cbz	r0, 0x700a049c <Sciclient_rmIrqRouteValidate+0x17c> @ imm = #0x16
700a0484: e7ff         	b	0x700a0486 <Sciclient_rmIrqRouteValidate+0x166> @ imm = #-0x2
700a0486: 981a         	ldr	r0, [sp, #0x68]
700a0488: 8800         	ldrh	r0, [r0]
700a048a: f013 ff21    	bl	0x700b42d0 <Sciclient_rmIrIsIr> @ imm = #0x13e42
700a048e: b920         	cbnz	r0, 0x700a049a <Sciclient_rmIrqRouteValidate+0x17a> @ imm = #0x8
700a0490: e7ff         	b	0x700a0492 <Sciclient_rmIrqRouteValidate+0x172> @ imm = #-0x2
700a0492: 2000         	movs	r0, #0x0
700a0494: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0498: e234         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x468
700a049a: e7ff         	b	0x700a049c <Sciclient_rmIrqRouteValidate+0x17c> @ imm = #-0x2
700a049c: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a04a0: 2800         	cmp	r0, #0x0
700a04a2: f040 8080    	bne.w	0x700a05a6 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #0x100
700a04a6: e7ff         	b	0x700a04a8 <Sciclient_rmIrqRouteValidate+0x188> @ imm = #-0x2
700a04a8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a04ac: 9003         	str	r0, [sp, #0xc]
700a04ae: f014 feff    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0x14dfe
700a04b2: 4601         	mov	r1, r0
700a04b4: 9803         	ldr	r0, [sp, #0xc]
700a04b6: 3901         	subs	r1, #0x1
700a04b8: 4288         	cmp	r0, r1
700a04ba: d274         	bhs	0x700a05a6 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #0xe8
700a04bc: e7ff         	b	0x700a04be <Sciclient_rmIrqRouteValidate+0x19e> @ imm = #-0x2
700a04be: 981a         	ldr	r0, [sp, #0x68]
700a04c0: 8800         	ldrh	r0, [r0]
700a04c2: f013 feed    	bl	0x700b42a0 <Sciclient_rmIaIsIa> @ imm = #0x13dda
700a04c6: 2800         	cmp	r0, #0x0
700a04c8: d049         	beq	0x700a055e <Sciclient_rmIrqRouteValidate+0x23e> @ imm = #0x92
700a04ca: e7ff         	b	0x700a04cc <Sciclient_rmIrqRouteValidate+0x1ac> @ imm = #-0x2
700a04cc: 2000         	movs	r0, #0x0
700a04ce: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a04d2: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a04d6: 9a18         	ldr	r2, [sp, #0x60]
700a04d8: 8850         	ldrh	r0, [r2, #0x2]
700a04da: 991d         	ldr	r1, [sp, #0x74]
700a04dc: 8a49         	ldrh	r1, [r1, #0x12]
700a04de: 8812         	ldrh	r2, [r2]
700a04e0: 1a89         	subs	r1, r1, r2
700a04e2: 4408         	add	r0, r1
700a04e4: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a04e8: 981d         	ldr	r0, [sp, #0x74]
700a04ea: 8a40         	ldrh	r0, [r0, #0x12]
700a04ec: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a04f0: 2001         	movs	r0, #0x1
700a04f2: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a04f6: 9819         	ldr	r0, [sp, #0x64]
700a04f8: b160         	cbz	r0, 0x700a0514 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #0x18
700a04fa: e7ff         	b	0x700a04fc <Sciclient_rmIrqRouteValidate+0x1dc> @ imm = #-0x2
700a04fc: 9819         	ldr	r0, [sp, #0x64]
700a04fe: 8800         	ldrh	r0, [r0]
700a0500: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0504: f00c f9bc    	bl	0x700ac880 <Sciclient_rmIrInpIsFree> @ imm = #0xc378
700a0508: b920         	cbnz	r0, 0x700a0514 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #0x8
700a050a: e7ff         	b	0x700a050c <Sciclient_rmIrqRouteValidate+0x1ec> @ imm = #-0x2
700a050c: 2001         	movs	r0, #0x1
700a050e: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a0512: e7ff         	b	0x700a0514 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #-0x2
700a0514: 981d         	ldr	r0, [sp, #0x74]
700a0516: 6800         	ldr	r0, [r0]
700a0518: 2110         	movs	r1, #0x10
700a051a: f013 ffe1    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x13fc2
700a051e: b1e8         	cbz	r0, 0x700a055c <Sciclient_rmIrqRouteValidate+0x23c> @ imm = #0x3a
700a0520: e7ff         	b	0x700a0522 <Sciclient_rmIrqRouteValidate+0x202> @ imm = #-0x2
700a0522: 981d         	ldr	r0, [sp, #0x74]
700a0524: 89c0         	ldrh	r0, [r0, #0xe]
700a0526: 9016         	str	r0, [sp, #0x58]
700a0528: 981a         	ldr	r0, [sp, #0x68]
700a052a: 8800         	ldrh	r0, [r0]
700a052c: f8bd 1058    	ldrh.w	r1, [sp, #0x58]
700a0530: f011 ffae    	bl	0x700b2490 <Sciclient_rmIaValidateGlobalEvt> @ imm = #0x11f5c
700a0534: b968         	cbnz	r0, 0x700a0552 <Sciclient_rmIrqRouteValidate+0x232> @ imm = #0x1a
700a0536: e7ff         	b	0x700a0538 <Sciclient_rmIrqRouteValidate+0x218> @ imm = #-0x2
700a0538: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a053c: f8bd 1058    	ldrh.w	r1, [sp, #0x58]
700a0540: f012 fd9e    	bl	0x700b3080 <Sciclient_rmPsSetInp> @ imm = #0x12b3c
700a0544: b120         	cbz	r0, 0x700a0550 <Sciclient_rmIrqRouteValidate+0x230> @ imm = #0x8
700a0546: e7ff         	b	0x700a0548 <Sciclient_rmIrqRouteValidate+0x228> @ imm = #-0x2
700a0548: 2000         	movs	r0, #0x0
700a054a: f88d 0073    	strb.w	r0, [sp, #0x73]
700a054e: e1d9         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x3b2
700a0550: e003         	b	0x700a055a <Sciclient_rmIrqRouteValidate+0x23a> @ imm = #0x6
700a0552: 2000         	movs	r0, #0x0
700a0554: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0558: e1d4         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x3a8
700a055a: e7ff         	b	0x700a055c <Sciclient_rmIrqRouteValidate+0x23c> @ imm = #-0x2
700a055c: e022         	b	0x700a05a4 <Sciclient_rmIrqRouteValidate+0x284> @ imm = #0x44
700a055e: 2001         	movs	r0, #0x1
700a0560: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0564: 2000         	movs	r0, #0x0
700a0566: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a056a: 981d         	ldr	r0, [sp, #0x74]
700a056c: 8900         	ldrh	r0, [r0, #0x8]
700a056e: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a0572: 9a18         	ldr	r2, [sp, #0x60]
700a0574: 8850         	ldrh	r0, [r2, #0x2]
700a0576: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a057a: 8812         	ldrh	r2, [r2]
700a057c: 1a89         	subs	r1, r1, r2
700a057e: 4408         	add	r0, r1
700a0580: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a0584: 9819         	ldr	r0, [sp, #0x64]
700a0586: b160         	cbz	r0, 0x700a05a2 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #0x18
700a0588: e7ff         	b	0x700a058a <Sciclient_rmIrqRouteValidate+0x26a> @ imm = #-0x2
700a058a: 9819         	ldr	r0, [sp, #0x64]
700a058c: 8800         	ldrh	r0, [r0]
700a058e: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0592: f00c f975    	bl	0x700ac880 <Sciclient_rmIrInpIsFree> @ imm = #0xc2ea
700a0596: b920         	cbnz	r0, 0x700a05a2 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #0x8
700a0598: e7ff         	b	0x700a059a <Sciclient_rmIrqRouteValidate+0x27a> @ imm = #-0x2
700a059a: 2001         	movs	r0, #0x1
700a059c: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a05a0: e7ff         	b	0x700a05a2 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #-0x2
700a05a2: e7ff         	b	0x700a05a4 <Sciclient_rmIrqRouteValidate+0x284> @ imm = #-0x2
700a05a4: e7ff         	b	0x700a05a6 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #-0x2
700a05a6: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a05aa: 2800         	cmp	r0, #0x0
700a05ac: f000 80c4    	beq.w	0x700a0738 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #0x188
700a05b0: e7ff         	b	0x700a05b2 <Sciclient_rmIrqRouteValidate+0x292> @ imm = #-0x2
700a05b2: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a05b6: 9002         	str	r0, [sp, #0x8]
700a05b8: f014 fe7a    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0x14cf4
700a05bc: 4601         	mov	r1, r0
700a05be: 9802         	ldr	r0, [sp, #0x8]
700a05c0: 3901         	subs	r1, #0x1
700a05c2: 4288         	cmp	r0, r1
700a05c4: f080 80b8    	bhs.w	0x700a0738 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #0x170
700a05c8: e7ff         	b	0x700a05ca <Sciclient_rmIrqRouteValidate+0x2aa> @ imm = #-0x2
700a05ca: 981d         	ldr	r0, [sp, #0x74]
700a05cc: 7900         	ldrb	r0, [r0, #0x4]
700a05ce: f88d 0053    	strb.w	r0, [sp, #0x53]
700a05d2: 981a         	ldr	r0, [sp, #0x68]
700a05d4: 8800         	ldrh	r0, [r0]
700a05d6: f8ad 0050    	strh.w	r0, [sp, #0x50]
700a05da: 2000         	movs	r0, #0x0
700a05dc: f88d 0052    	strb.w	r0, [sp, #0x52]
700a05e0: a812         	add	r0, sp, #0x48
700a05e2: a90e         	add	r1, sp, #0x38
700a05e4: f04f 32ff    	mov.w	r2, #0xffffffff
700a05e8: f010 fdca    	bl	0x700b1180 <Sciclient_rmGetResourceRange> @ imm = #0x10b94
700a05ec: b120         	cbz	r0, 0x700a05f8 <Sciclient_rmIrqRouteValidate+0x2d8> @ imm = #0x8
700a05ee: e7ff         	b	0x700a05f0 <Sciclient_rmIrqRouteValidate+0x2d0> @ imm = #-0x2
700a05f0: 2000         	movs	r0, #0x0
700a05f2: f88d 0073    	strb.w	r0, [sp, #0x73]
700a05f6: e185         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x30a
700a05f8: 2080         	movs	r0, #0x80
700a05fa: f88d 0053    	strb.w	r0, [sp, #0x53]
700a05fe: a812         	add	r0, sp, #0x48
700a0600: a90a         	add	r1, sp, #0x28
700a0602: f04f 32ff    	mov.w	r2, #0xffffffff
700a0606: f010 fdbb    	bl	0x700b1180 <Sciclient_rmGetResourceRange> @ imm = #0x10b76
700a060a: b120         	cbz	r0, 0x700a0616 <Sciclient_rmIrqRouteValidate+0x2f6> @ imm = #0x8
700a060c: e7ff         	b	0x700a060e <Sciclient_rmIrqRouteValidate+0x2ee> @ imm = #-0x2
700a060e: 2000         	movs	r0, #0x0
700a0610: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0614: e176         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x2ec
700a0616: 9818         	ldr	r0, [sp, #0x60]
700a0618: 8800         	ldrh	r0, [r0]
700a061a: f8ad 006e    	strh.w	r0, [sp, #0x6e]
700a061e: e7ff         	b	0x700a0620 <Sciclient_rmIrqRouteValidate+0x300> @ imm = #-0x2
700a0620: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a0624: 9a18         	ldr	r2, [sp, #0x60]
700a0626: 8811         	ldrh	r1, [r2]
700a0628: 8892         	ldrh	r2, [r2, #0x4]
700a062a: 4411         	add	r1, r2
700a062c: 4288         	cmp	r0, r1
700a062e: f280 8082    	bge.w	0x700a0736 <Sciclient_rmIrqRouteValidate+0x416> @ imm = #0x104
700a0632: e7ff         	b	0x700a0634 <Sciclient_rmIrqRouteValidate+0x314> @ imm = #-0x2
700a0634: 2000         	movs	r0, #0x0
700a0636: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a063a: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a063e: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a0642: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a0646: 9a18         	ldr	r2, [sp, #0x60]
700a0648: 8850         	ldrh	r0, [r2, #0x2]
700a064a: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a064e: 8812         	ldrh	r2, [r2]
700a0650: 1a89         	subs	r1, r1, r2
700a0652: 4408         	add	r0, r1
700a0654: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a0658: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a065c: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a0660: 4288         	cmp	r0, r1
700a0662: db0a         	blt	0x700a067a <Sciclient_rmIrqRouteValidate+0x35a> @ imm = #0x14
700a0664: e7ff         	b	0x700a0666 <Sciclient_rmIrqRouteValidate+0x346> @ imm = #-0x2
700a0666: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a066a: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a066e: f8bd 2042    	ldrh.w	r2, [sp, #0x42]
700a0672: 4411         	add	r1, r2
700a0674: 4288         	cmp	r0, r1
700a0676: db33         	blt	0x700a06e0 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x66
700a0678: e7ff         	b	0x700a067a <Sciclient_rmIrqRouteValidate+0x35a> @ imm = #-0x2
700a067a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a067e: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0682: 4288         	cmp	r0, r1
700a0684: db0a         	blt	0x700a069c <Sciclient_rmIrqRouteValidate+0x37c> @ imm = #0x14
700a0686: e7ff         	b	0x700a0688 <Sciclient_rmIrqRouteValidate+0x368> @ imm = #-0x2
700a0688: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a068c: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0690: f8bd 2046    	ldrh.w	r2, [sp, #0x46]
700a0694: 4411         	add	r1, r2
700a0696: 4288         	cmp	r0, r1
700a0698: db22         	blt	0x700a06e0 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x44
700a069a: e7ff         	b	0x700a069c <Sciclient_rmIrqRouteValidate+0x37c> @ imm = #-0x2
700a069c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a06a0: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a06a4: 4288         	cmp	r0, r1
700a06a6: db0a         	blt	0x700a06be <Sciclient_rmIrqRouteValidate+0x39e> @ imm = #0x14
700a06a8: e7ff         	b	0x700a06aa <Sciclient_rmIrqRouteValidate+0x38a> @ imm = #-0x2
700a06aa: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a06ae: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a06b2: f8bd 2032    	ldrh.w	r2, [sp, #0x32]
700a06b6: 4411         	add	r1, r2
700a06b8: 4288         	cmp	r0, r1
700a06ba: db11         	blt	0x700a06e0 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x22
700a06bc: e7ff         	b	0x700a06be <Sciclient_rmIrqRouteValidate+0x39e> @ imm = #-0x2
700a06be: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a06c2: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a06c6: 4288         	cmp	r0, r1
700a06c8: db2e         	blt	0x700a0728 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #0x5c
700a06ca: e7ff         	b	0x700a06cc <Sciclient_rmIrqRouteValidate+0x3ac> @ imm = #-0x2
700a06cc: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a06d0: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a06d4: f8bd 2036    	ldrh.w	r2, [sp, #0x36]
700a06d8: 4411         	add	r1, r2
700a06da: 4288         	cmp	r0, r1
700a06dc: da24         	bge	0x700a0728 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #0x48
700a06de: e7ff         	b	0x700a06e0 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #-0x2
700a06e0: 981a         	ldr	r0, [sp, #0x68]
700a06e2: 8800         	ldrh	r0, [r0]
700a06e4: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a06e8: f00e fd2a    	bl	0x700af140 <Sciclient_rmIrOutpIsFree> @ imm = #0xea54
700a06ec: b920         	cbnz	r0, 0x700a06f8 <Sciclient_rmIrqRouteValidate+0x3d8> @ imm = #0x8
700a06ee: e7ff         	b	0x700a06f0 <Sciclient_rmIrqRouteValidate+0x3d0> @ imm = #-0x2
700a06f0: 2001         	movs	r0, #0x1
700a06f2: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a06f6: e7ff         	b	0x700a06f8 <Sciclient_rmIrqRouteValidate+0x3d8> @ imm = #-0x2
700a06f8: 9819         	ldr	r0, [sp, #0x64]
700a06fa: 8800         	ldrh	r0, [r0]
700a06fc: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0700: f00c f8be    	bl	0x700ac880 <Sciclient_rmIrInpIsFree> @ imm = #0xc17c
700a0704: b920         	cbnz	r0, 0x700a0710 <Sciclient_rmIrqRouteValidate+0x3f0> @ imm = #0x8
700a0706: e7ff         	b	0x700a0708 <Sciclient_rmIrqRouteValidate+0x3e8> @ imm = #-0x2
700a0708: 2001         	movs	r0, #0x1
700a070a: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a070e: e7ff         	b	0x700a0710 <Sciclient_rmIrqRouteValidate+0x3f0> @ imm = #-0x2
700a0710: f89d 005f    	ldrb.w	r0, [sp, #0x5f]
700a0714: 07c0         	lsls	r0, r0, #0x1f
700a0716: b130         	cbz	r0, 0x700a0726 <Sciclient_rmIrqRouteValidate+0x406> @ imm = #0xc
700a0718: e7ff         	b	0x700a071a <Sciclient_rmIrqRouteValidate+0x3fa> @ imm = #-0x2
700a071a: f89d 005e    	ldrb.w	r0, [sp, #0x5e]
700a071e: 07c0         	lsls	r0, r0, #0x1f
700a0720: b108         	cbz	r0, 0x700a0726 <Sciclient_rmIrqRouteValidate+0x406> @ imm = #0x2
700a0722: e7ff         	b	0x700a0724 <Sciclient_rmIrqRouteValidate+0x404> @ imm = #-0x2
700a0724: e007         	b	0x700a0736 <Sciclient_rmIrqRouteValidate+0x416> @ imm = #0xe
700a0726: e7ff         	b	0x700a0728 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #-0x2
700a0728: e7ff         	b	0x700a072a <Sciclient_rmIrqRouteValidate+0x40a> @ imm = #-0x2
700a072a: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a072e: 3001         	adds	r0, #0x1
700a0730: f8ad 006e    	strh.w	r0, [sp, #0x6e]
700a0734: e774         	b	0x700a0620 <Sciclient_rmIrqRouteValidate+0x300> @ imm = #-0x118
700a0736: e7ff         	b	0x700a0738 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #-0x2
700a0738: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a073c: 9001         	str	r0, [sp, #0x4]
700a073e: f014 fdb7    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0x14b6e
700a0742: 4601         	mov	r1, r0
700a0744: 9801         	ldr	r0, [sp, #0x4]
700a0746: 3901         	subs	r1, #0x1
700a0748: 4288         	cmp	r0, r1
700a074a: f040 809f    	bne.w	0x700a088c <Sciclient_rmIrqRouteValidate+0x56c> @ imm = #0x13e
700a074e: e7ff         	b	0x700a0750 <Sciclient_rmIrqRouteValidate+0x430> @ imm = #-0x2
700a0750: 2000         	movs	r0, #0x0
700a0752: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0756: 2101         	movs	r1, #0x1
700a0758: f88d 105e    	strb.w	r1, [sp, #0x5e]
700a075c: 991d         	ldr	r1, [sp, #0x74]
700a075e: 7909         	ldrb	r1, [r1, #0x4]
700a0760: f88d 1053    	strb.w	r1, [sp, #0x53]
700a0764: 991a         	ldr	r1, [sp, #0x68]
700a0766: 8809         	ldrh	r1, [r1]
700a0768: f8ad 1050    	strh.w	r1, [sp, #0x50]
700a076c: f88d 0052    	strb.w	r0, [sp, #0x52]
700a0770: a812         	add	r0, sp, #0x48
700a0772: a90e         	add	r1, sp, #0x38
700a0774: f04f 32ff    	mov.w	r2, #0xffffffff
700a0778: f010 fd02    	bl	0x700b1180 <Sciclient_rmGetResourceRange> @ imm = #0x10a04
700a077c: b120         	cbz	r0, 0x700a0788 <Sciclient_rmIrqRouteValidate+0x468> @ imm = #0x8
700a077e: e7ff         	b	0x700a0780 <Sciclient_rmIrqRouteValidate+0x460> @ imm = #-0x2
700a0780: 2000         	movs	r0, #0x0
700a0782: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0786: e0bd         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x17a
700a0788: 2080         	movs	r0, #0x80
700a078a: f88d 0053    	strb.w	r0, [sp, #0x53]
700a078e: a812         	add	r0, sp, #0x48
700a0790: a90a         	add	r1, sp, #0x28
700a0792: f04f 32ff    	mov.w	r2, #0xffffffff
700a0796: f010 fcf3    	bl	0x700b1180 <Sciclient_rmGetResourceRange> @ imm = #0x109e6
700a079a: b120         	cbz	r0, 0x700a07a6 <Sciclient_rmIrqRouteValidate+0x486> @ imm = #0x8
700a079c: e7ff         	b	0x700a079e <Sciclient_rmIrqRouteValidate+0x47e> @ imm = #-0x2
700a079e: 2000         	movs	r0, #0x0
700a07a0: f88d 0073    	strb.w	r0, [sp, #0x73]
700a07a4: e0ae         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x15c
700a07a6: 9a18         	ldr	r2, [sp, #0x60]
700a07a8: 8810         	ldrh	r0, [r2]
700a07aa: 991d         	ldr	r1, [sp, #0x74]
700a07ac: 8989         	ldrh	r1, [r1, #0xc]
700a07ae: 8852         	ldrh	r2, [r2, #0x2]
700a07b0: 1a89         	subs	r1, r1, r2
700a07b2: 4408         	add	r0, r1
700a07b4: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a07b8: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a07bc: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a07c0: 4288         	cmp	r0, r1
700a07c2: db0a         	blt	0x700a07da <Sciclient_rmIrqRouteValidate+0x4ba> @ imm = #0x14
700a07c4: e7ff         	b	0x700a07c6 <Sciclient_rmIrqRouteValidate+0x4a6> @ imm = #-0x2
700a07c6: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a07ca: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a07ce: f8bd 2042    	ldrh.w	r2, [sp, #0x42]
700a07d2: 4411         	add	r1, r2
700a07d4: 4288         	cmp	r0, r1
700a07d6: db33         	blt	0x700a0840 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x66
700a07d8: e7ff         	b	0x700a07da <Sciclient_rmIrqRouteValidate+0x4ba> @ imm = #-0x2
700a07da: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a07de: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a07e2: 4288         	cmp	r0, r1
700a07e4: db0a         	blt	0x700a07fc <Sciclient_rmIrqRouteValidate+0x4dc> @ imm = #0x14
700a07e6: e7ff         	b	0x700a07e8 <Sciclient_rmIrqRouteValidate+0x4c8> @ imm = #-0x2
700a07e8: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a07ec: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a07f0: f8bd 2046    	ldrh.w	r2, [sp, #0x46]
700a07f4: 4411         	add	r1, r2
700a07f6: 4288         	cmp	r0, r1
700a07f8: db22         	blt	0x700a0840 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x44
700a07fa: e7ff         	b	0x700a07fc <Sciclient_rmIrqRouteValidate+0x4dc> @ imm = #-0x2
700a07fc: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0800: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0804: 4288         	cmp	r0, r1
700a0806: db0a         	blt	0x700a081e <Sciclient_rmIrqRouteValidate+0x4fe> @ imm = #0x14
700a0808: e7ff         	b	0x700a080a <Sciclient_rmIrqRouteValidate+0x4ea> @ imm = #-0x2
700a080a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a080e: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0812: f8bd 2032    	ldrh.w	r2, [sp, #0x32]
700a0816: 4411         	add	r1, r2
700a0818: 4288         	cmp	r0, r1
700a081a: db11         	blt	0x700a0840 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x22
700a081c: e7ff         	b	0x700a081e <Sciclient_rmIrqRouteValidate+0x4fe> @ imm = #-0x2
700a081e: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0822: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a0826: 4288         	cmp	r0, r1
700a0828: db2f         	blt	0x700a088a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #0x5e
700a082a: e7ff         	b	0x700a082c <Sciclient_rmIrqRouteValidate+0x50c> @ imm = #-0x2
700a082c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0830: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a0834: f8bd 2036    	ldrh.w	r2, [sp, #0x36]
700a0838: 4411         	add	r1, r2
700a083a: 4288         	cmp	r0, r1
700a083c: da25         	bge	0x700a088a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #0x4a
700a083e: e7ff         	b	0x700a0840 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #-0x2
700a0840: 9818         	ldr	r0, [sp, #0x60]
700a0842: 88c0         	ldrh	r0, [r0, #0x6]
700a0844: 991d         	ldr	r1, [sp, #0x74]
700a0846: 8949         	ldrh	r1, [r1, #0xa]
700a0848: 4288         	cmp	r0, r1
700a084a: d11d         	bne	0x700a0888 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x3a
700a084c: e7ff         	b	0x700a084e <Sciclient_rmIrqRouteValidate+0x52e> @ imm = #-0x2
700a084e: 981d         	ldr	r0, [sp, #0x74]
700a0850: 8980         	ldrh	r0, [r0, #0xc]
700a0852: 9918         	ldr	r1, [sp, #0x60]
700a0854: 8849         	ldrh	r1, [r1, #0x2]
700a0856: 4288         	cmp	r0, r1
700a0858: db16         	blt	0x700a0888 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x2c
700a085a: e7ff         	b	0x700a085c <Sciclient_rmIrqRouteValidate+0x53c> @ imm = #-0x2
700a085c: 981d         	ldr	r0, [sp, #0x74]
700a085e: 8980         	ldrh	r0, [r0, #0xc]
700a0860: 9a18         	ldr	r2, [sp, #0x60]
700a0862: 8851         	ldrh	r1, [r2, #0x2]
700a0864: 8892         	ldrh	r2, [r2, #0x4]
700a0866: 4411         	add	r1, r2
700a0868: 4288         	cmp	r0, r1
700a086a: da0d         	bge	0x700a0888 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x1a
700a086c: e7ff         	b	0x700a086e <Sciclient_rmIrqRouteValidate+0x54e> @ imm = #-0x2
700a086e: 981a         	ldr	r0, [sp, #0x68]
700a0870: 8800         	ldrh	r0, [r0]
700a0872: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a0876: f00e fc63    	bl	0x700af140 <Sciclient_rmIrOutpIsFree> @ imm = #0xe8c6
700a087a: b920         	cbnz	r0, 0x700a0886 <Sciclient_rmIrqRouteValidate+0x566> @ imm = #0x8
700a087c: e7ff         	b	0x700a087e <Sciclient_rmIrqRouteValidate+0x55e> @ imm = #-0x2
700a087e: 2001         	movs	r0, #0x1
700a0880: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0884: e7ff         	b	0x700a0886 <Sciclient_rmIrqRouteValidate+0x566> @ imm = #-0x2
700a0886: e7ff         	b	0x700a0888 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #-0x2
700a0888: e7ff         	b	0x700a088a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #-0x2
700a088a: e7ff         	b	0x700a088c <Sciclient_rmIrqRouteValidate+0x56c> @ imm = #-0x2
700a088c: f89d 005f    	ldrb.w	r0, [sp, #0x5f]
700a0890: 07c0         	lsls	r0, r0, #0x1f
700a0892: b360         	cbz	r0, 0x700a08ee <Sciclient_rmIrqRouteValidate+0x5ce> @ imm = #0x58
700a0894: e7ff         	b	0x700a0896 <Sciclient_rmIrqRouteValidate+0x576> @ imm = #-0x2
700a0896: f89d 005e    	ldrb.w	r0, [sp, #0x5e]
700a089a: 07c0         	lsls	r0, r0, #0x1f
700a089c: b338         	cbz	r0, 0x700a08ee <Sciclient_rmIrqRouteValidate+0x5ce> @ imm = #0x4e
700a089e: e7ff         	b	0x700a08a0 <Sciclient_rmIrqRouteValidate+0x580> @ imm = #-0x2
700a08a0: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a08a4: 9000         	str	r0, [sp]
700a08a6: f014 fd03    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0x14a06
700a08aa: 4601         	mov	r1, r0
700a08ac: 9800         	ldr	r0, [sp]
700a08ae: 3901         	subs	r1, #0x1
700a08b0: 4288         	cmp	r0, r1
700a08b2: d20f         	bhs	0x700a08d4 <Sciclient_rmIrqRouteValidate+0x5b4> @ imm = #0x1e
700a08b4: e7ff         	b	0x700a08b6 <Sciclient_rmIrqRouteValidate+0x596> @ imm = #-0x2
700a08b6: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a08ba: 3001         	adds	r0, #0x1
700a08bc: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a08c0: b280         	uxth	r0, r0
700a08c2: f012 fbdd    	bl	0x700b3080 <Sciclient_rmPsSetInp> @ imm = #0x127ba
700a08c6: b120         	cbz	r0, 0x700a08d2 <Sciclient_rmIrqRouteValidate+0x5b2> @ imm = #0x8
700a08c8: e7ff         	b	0x700a08ca <Sciclient_rmIrqRouteValidate+0x5aa> @ imm = #-0x2
700a08ca: 2000         	movs	r0, #0x0
700a08cc: f88d 0073    	strb.w	r0, [sp, #0x73]
700a08d0: e018         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x30
700a08d2: e7ff         	b	0x700a08d4 <Sciclient_rmIrqRouteValidate+0x5b4> @ imm = #-0x2
700a08d4: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a08d8: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a08dc: f012 fbf8    	bl	0x700b30d0 <Sciclient_rmPsSetOutp> @ imm = #0x127f0
700a08e0: b120         	cbz	r0, 0x700a08ec <Sciclient_rmIrqRouteValidate+0x5cc> @ imm = #0x8
700a08e2: e7ff         	b	0x700a08e4 <Sciclient_rmIrqRouteValidate+0x5c4> @ imm = #-0x2
700a08e4: 2000         	movs	r0, #0x0
700a08e6: f88d 0073    	strb.w	r0, [sp, #0x73]
700a08ea: e00b         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x16
700a08ec: e003         	b	0x700a08f6 <Sciclient_rmIrqRouteValidate+0x5d6> @ imm = #0x6
700a08ee: 2000         	movs	r0, #0x0
700a08f0: f88d 0073    	strb.w	r0, [sp, #0x73]
700a08f4: e006         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0xc
700a08f6: e7ff         	b	0x700a08f8 <Sciclient_rmIrqRouteValidate+0x5d8> @ imm = #-0x2
700a08f8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a08fc: 3001         	adds	r0, #0x1
700a08fe: f8ad 0070    	strh.w	r0, [sp, #0x70]
700a0902: e57b         	b	0x700a03fc <Sciclient_rmIrqRouteValidate+0xdc> @ imm = #-0x50a
700a0904: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a0908: f000 0001    	and	r0, r0, #0x1
700a090c: b01e         	add	sp, #0x78
700a090e: bd80         	pop	{r7, pc}

700a0910 <_ftoa>:
700a0910: b570         	push	{r4, r5, r6, lr}
700a0912: b0a6         	sub	sp, #0x98
700a0914: f10d 0c34    	add.w	r12, sp, #0x34
700a0918: f8cd c020    	str.w	r12, [sp, #0x20]
700a091c: 4684         	mov	r12, r0
700a091e: 9808         	ldr	r0, [sp, #0x20]
700a0920: f8dd e0b0    	ldr.w	lr, [sp, #0xb0]
700a0924: f8dd e0ac    	ldr.w	lr, [sp, #0xac]
700a0928: f8dd e0a8    	ldr.w	lr, [sp, #0xa8]
700a092c: f8cd c090    	str.w	r12, [sp, #0x90]
700a0930: 9123         	str	r1, [sp, #0x8c]
700a0932: 9222         	str	r2, [sp, #0x88]
700a0934: 9321         	str	r3, [sp, #0x84]
700a0936: ed80 0b11    	vstr	d0, [r0, #68]
700a093a: 2100         	movs	r1, #0x0
700a093c: 9115         	str	r1, [sp, #0x54]
700a093e: 9113         	str	r1, [sp, #0x4c]
700a0940: 9112         	str	r1, [sp, #0x48]
700a0942: ed90 0b11    	vldr	d0, [r0, #68]
700a0946: eeb4 0b40    	vcmp.f64	d0, d0
700a094a: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a094e: d71a         	bvc	0x700a0986 <_ftoa+0x76> @ imm = #0x34
700a0950: e7ff         	b	0x700a0952 <_ftoa+0x42> @ imm = #-0x2
700a0952: 9824         	ldr	r0, [sp, #0x90]
700a0954: 9923         	ldr	r1, [sp, #0x8c]
700a0956: 9a22         	ldr	r2, [sp, #0x88]
700a0958: 9b21         	ldr	r3, [sp, #0x84]
700a095a: f8dd c0ac    	ldr.w	r12, [sp, #0xac]
700a095e: 9c2c         	ldr	r4, [sp, #0xb0]
700a0960: 46ee         	mov	lr, sp
700a0962: f8ce 400c    	str.w	r4, [lr, #0xc]
700a0966: f8ce c008    	str.w	r12, [lr, #0x8]
700a096a: f04f 0c03    	mov.w	r12, #0x3
700a096e: f8ce c004    	str.w	r12, [lr, #0x4]
700a0972: f647 5cc8    	movw	r12, #0x7dc8
700a0976: f2c7 0c0b    	movt	r12, #0x700b
700a097a: f8ce c000    	str.w	r12, [lr]
700a097e: f00d f8a7    	bl	0x700adad0 <_out_rev>   @ imm = #0xd14e
700a0982: 9025         	str	r0, [sp, #0x94]
700a0984: e2b2         	b	0x700a0eec <_ftoa+0x5dc> @ imm = #0x564
700a0986: 9808         	ldr	r0, [sp, #0x20]
700a0988: ed90 0b11    	vldr	d0, [r0, #68]
700a098c: ed9f 1bce    	vldr	d1, [pc, #824]          @ 0x700a0cc8 <_ftoa+0x3b8>
700a0990: eeb4 0b41    	vcmp.f64	d0, d1
700a0994: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0998: d51a         	bpl	0x700a09d0 <_ftoa+0xc0> @ imm = #0x34
700a099a: e7ff         	b	0x700a099c <_ftoa+0x8c> @ imm = #-0x2
700a099c: 9824         	ldr	r0, [sp, #0x90]
700a099e: 9923         	ldr	r1, [sp, #0x8c]
700a09a0: 9a22         	ldr	r2, [sp, #0x88]
700a09a2: 9b21         	ldr	r3, [sp, #0x84]
700a09a4: f8dd c0ac    	ldr.w	r12, [sp, #0xac]
700a09a8: 9c2c         	ldr	r4, [sp, #0xb0]
700a09aa: 46ee         	mov	lr, sp
700a09ac: f8ce 400c    	str.w	r4, [lr, #0xc]
700a09b0: f8ce c008    	str.w	r12, [lr, #0x8]
700a09b4: f04f 0c04    	mov.w	r12, #0x4
700a09b8: f8ce c004    	str.w	r12, [lr, #0x4]
700a09bc: f647 5cab    	movw	r12, #0x7dab
700a09c0: f2c7 0c0b    	movt	r12, #0x700b
700a09c4: f8ce c000    	str.w	r12, [lr]
700a09c8: f00d f882    	bl	0x700adad0 <_out_rev>   @ imm = #0xd104
700a09cc: 9025         	str	r0, [sp, #0x94]
700a09ce: e28d         	b	0x700a0eec <_ftoa+0x5dc> @ imm = #0x51a
700a09d0: 9808         	ldr	r0, [sp, #0x20]
700a09d2: ed90 0b11    	vldr	d0, [r0, #68]
700a09d6: ed9f 1bbe    	vldr	d1, [pc, #760]          @ 0x700a0cd0 <_ftoa+0x3c0>
700a09da: eeb4 0b41    	vcmp.f64	d0, d1
700a09de: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a09e2: dd26         	ble	0x700a0a32 <_ftoa+0x122> @ imm = #0x4c
700a09e4: e7ff         	b	0x700a09e6 <_ftoa+0xd6> @ imm = #-0x2
700a09e6: 9824         	ldr	r0, [sp, #0x90]
700a09e8: 9923         	ldr	r1, [sp, #0x8c]
700a09ea: 9a22         	ldr	r2, [sp, #0x88]
700a09ec: 9b21         	ldr	r3, [sp, #0x84]
700a09ee: 9e2c         	ldr	r6, [sp, #0xb0]
700a09f0: f006 0e04    	and	lr, r6, #0x4
700a09f4: f647 54b0    	movw	r4, #0x7db0
700a09f8: f2c7 040b    	movt	r4, #0x700b
700a09fc: f647 5cc4    	movw	r12, #0x7dc4
700a0a00: f2c7 0c0b    	movt	r12, #0x700b
700a0a04: f1be 0f00    	cmp.w	lr, #0x0
700a0a08: bf18         	it	ne
700a0a0a: 46a4         	movne	r12, r4
700a0a0c: 2403         	movs	r4, #0x3
700a0a0e: f1be 0f00    	cmp.w	lr, #0x0
700a0a12: bf18         	it	ne
700a0a14: 2404         	movne	r4, #0x4
700a0a16: 9d2b         	ldr	r5, [sp, #0xac]
700a0a18: 46ee         	mov	lr, sp
700a0a1a: f8ce 600c    	str.w	r6, [lr, #0xc]
700a0a1e: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0a22: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0a26: f8ce c000    	str.w	r12, [lr]
700a0a2a: f00d f851    	bl	0x700adad0 <_out_rev>   @ imm = #0xd0a2
700a0a2e: 9025         	str	r0, [sp, #0x94]
700a0a30: e25c         	b	0x700a0eec <_ftoa+0x5dc> @ imm = #0x4b8
700a0a32: 9808         	ldr	r0, [sp, #0x20]
700a0a34: ed90 0b11    	vldr	d0, [r0, #68]
700a0a38: ed9f 1ba7    	vldr	d1, [pc, #668]          @ 0x700a0cd8 <_ftoa+0x3c8>
700a0a3c: eeb4 0b41    	vcmp.f64	d0, d1
700a0a40: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0a44: dc0b         	bgt	0x700a0a5e <_ftoa+0x14e> @ imm = #0x16
700a0a46: e7ff         	b	0x700a0a48 <_ftoa+0x138> @ imm = #-0x2
700a0a48: 9808         	ldr	r0, [sp, #0x20]
700a0a4a: ed90 0b11    	vldr	d0, [r0, #68]
700a0a4e: ed9f 1ba4    	vldr	d1, [pc, #656]          @ 0x700a0ce0 <_ftoa+0x3d0>
700a0a52: eeb4 0b41    	vcmp.f64	d0, d1
700a0a56: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0a5a: d517         	bpl	0x700a0a8c <_ftoa+0x17c> @ imm = #0x2e
700a0a5c: e7ff         	b	0x700a0a5e <_ftoa+0x14e> @ imm = #-0x2
700a0a5e: f8dd c020    	ldr.w	r12, [sp, #0x20]
700a0a62: 9824         	ldr	r0, [sp, #0x90]
700a0a64: 9923         	ldr	r1, [sp, #0x8c]
700a0a66: 9a22         	ldr	r2, [sp, #0x88]
700a0a68: 9b21         	ldr	r3, [sp, #0x84]
700a0a6a: ed9c 0b11    	vldr	d0, [r12, #68]
700a0a6e: f8dd c0a8    	ldr.w	r12, [sp, #0xa8]
700a0a72: 9c2b         	ldr	r4, [sp, #0xac]
700a0a74: 9d2c         	ldr	r5, [sp, #0xb0]
700a0a76: 46ee         	mov	lr, sp
700a0a78: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0a7c: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0a80: f8ce c000    	str.w	r12, [lr]
700a0a84: f000 fa3c    	bl	0x700a0f00 <_etoa>      @ imm = #0x478
700a0a88: 9025         	str	r0, [sp, #0x94]
700a0a8a: e22f         	b	0x700a0eec <_ftoa+0x5dc> @ imm = #0x45e
700a0a8c: 9808         	ldr	r0, [sp, #0x20]
700a0a8e: f04f 0100    	mov.w	r1, #0x0
700a0a92: f88d 1047    	strb.w	r1, [sp, #0x47]
700a0a96: ed90 0b11    	vldr	d0, [r0, #68]
700a0a9a: eeb5 0b40    	vcmp.f64	d0, #0
700a0a9e: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0aa2: d50e         	bpl	0x700a0ac2 <_ftoa+0x1b2> @ imm = #0x1c
700a0aa4: e7ff         	b	0x700a0aa6 <_ftoa+0x196> @ imm = #-0x2
700a0aa6: 9808         	ldr	r0, [sp, #0x20]
700a0aa8: f04f 0101    	mov.w	r1, #0x1
700a0aac: f88d 1047    	strb.w	r1, [sp, #0x47]
700a0ab0: ed90 1b11    	vldr	d1, [r0, #68]
700a0ab4: ed9f 0b8c    	vldr	d0, [pc, #560]          @ 0x700a0ce8 <_ftoa+0x3d8>
700a0ab8: ee30 0b41    	vsub.f64	d0, d0, d1
700a0abc: ed80 0b11    	vstr	d0, [r0, #68]
700a0ac0: e7ff         	b	0x700a0ac2 <_ftoa+0x1b2> @ imm = #-0x2
700a0ac2: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0ac6: ea4f 7040    	lsl.w	r0, r0, #0x1d
700a0aca: 2800         	cmp	r0, #0x0
700a0acc: d403         	bmi	0x700a0ad6 <_ftoa+0x1c6> @ imm = #0x6
700a0ace: e7ff         	b	0x700a0ad0 <_ftoa+0x1c0> @ imm = #-0x2
700a0ad0: 2006         	movs	r0, #0x6
700a0ad2: 902a         	str	r0, [sp, #0xa8]
700a0ad4: e7ff         	b	0x700a0ad6 <_ftoa+0x1c6> @ imm = #-0x2
700a0ad6: e7ff         	b	0x700a0ad8 <_ftoa+0x1c8> @ imm = #-0x2
700a0ad8: 9915         	ldr	r1, [sp, #0x54]
700a0ada: 2000         	movs	r0, #0x0
700a0adc: 291f         	cmp	r1, #0x1f
700a0ade: 9007         	str	r0, [sp, #0x1c]
700a0ae0: d807         	bhi	0x700a0af2 <_ftoa+0x1e2> @ imm = #0xe
700a0ae2: e7ff         	b	0x700a0ae4 <_ftoa+0x1d4> @ imm = #-0x2
700a0ae4: 992a         	ldr	r1, [sp, #0xa8]
700a0ae6: 2000         	movs	r0, #0x0
700a0ae8: 2909         	cmp	r1, #0x9
700a0aea: bf88         	it	hi
700a0aec: 2001         	movhi	r0, #0x1
700a0aee: 9007         	str	r0, [sp, #0x1c]
700a0af0: e7ff         	b	0x700a0af2 <_ftoa+0x1e2> @ imm = #-0x2
700a0af2: 9807         	ldr	r0, [sp, #0x1c]
700a0af4: 07c0         	lsls	r0, r0, #0x1f
700a0af6: b150         	cbz	r0, 0x700a0b0e <_ftoa+0x1fe> @ imm = #0x14
700a0af8: e7ff         	b	0x700a0afa <_ftoa+0x1ea> @ imm = #-0x2
700a0afa: 9a15         	ldr	r2, [sp, #0x54]
700a0afc: 1c50         	adds	r0, r2, #0x1
700a0afe: 9015         	str	r0, [sp, #0x54]
700a0b00: a916         	add	r1, sp, #0x58
700a0b02: 2030         	movs	r0, #0x30
700a0b04: 5488         	strb	r0, [r1, r2]
700a0b06: 982a         	ldr	r0, [sp, #0xa8]
700a0b08: 3801         	subs	r0, #0x1
700a0b0a: 902a         	str	r0, [sp, #0xa8]
700a0b0c: e7e4         	b	0x700a0ad8 <_ftoa+0x1c8> @ imm = #-0x38
700a0b0e: 9808         	ldr	r0, [sp, #0x20]
700a0b10: ed90 0b11    	vldr	d0, [r0, #68]
700a0b14: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a0b18: ed80 0a03    	vstr	s0, [r0, #12]
700a0b1c: ed90 0b11    	vldr	d0, [r0, #68]
700a0b20: ed90 1a03    	vldr	s2, [r0, #12]
700a0b24: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a0b28: ee30 0b41    	vsub.f64	d0, d0, d1
700a0b2c: 9a2a         	ldr	r2, [sp, #0xa8]
700a0b2e: f247 11b0    	movw	r1, #0x71b0
700a0b32: f2c7 010b    	movt	r1, #0x700b
700a0b36: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700a0b3a: ed91 1b00    	vldr	d1, [r1]
700a0b3e: ee20 0b01    	vmul.f64	d0, d0, d1
700a0b42: ed80 0b01    	vstr	d0, [r0, #4]
700a0b46: ed90 0b01    	vldr	d0, [r0, #4]
700a0b4a: eebc 0bc0    	vcvt.u32.f64	s0, d0
700a0b4e: ed80 0a00    	vstr	s0, [r0]
700a0b52: ed90 0b01    	vldr	d0, [r0, #4]
700a0b56: ed90 1a00    	vldr	s2, [r0]
700a0b5a: eeb8 1b41    	vcvt.f64.u32	d1, s2
700a0b5e: ee30 0b41    	vsub.f64	d0, d0, d1
700a0b62: ed80 0b05    	vstr	d0, [r0, #20]
700a0b66: ed90 0b05    	vldr	d0, [r0, #20]
700a0b6a: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0b6e: eeb4 0b41    	vcmp.f64	d0, d1
700a0b72: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0b76: dd1f         	ble	0x700a0bb8 <_ftoa+0x2a8> @ imm = #0x3e
700a0b78: e7ff         	b	0x700a0b7a <_ftoa+0x26a> @ imm = #-0x2
700a0b7a: 9808         	ldr	r0, [sp, #0x20]
700a0b7c: 990d         	ldr	r1, [sp, #0x34]
700a0b7e: 3101         	adds	r1, #0x1
700a0b80: 910d         	str	r1, [sp, #0x34]
700a0b82: ed90 0a00    	vldr	s0, [r0]
700a0b86: eeb8 0b40    	vcvt.f64.u32	d0, s0
700a0b8a: 992a         	ldr	r1, [sp, #0xa8]
700a0b8c: f247 10b0    	movw	r0, #0x71b0
700a0b90: f2c7 000b    	movt	r0, #0x700b
700a0b94: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a0b98: ed90 1b00    	vldr	d1, [r0]
700a0b9c: eeb4 0b41    	vcmp.f64	d0, d1
700a0ba0: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0ba4: db07         	blt	0x700a0bb6 <_ftoa+0x2a6> @ imm = #0xe
700a0ba6: e7ff         	b	0x700a0ba8 <_ftoa+0x298> @ imm = #-0x2
700a0ba8: f04f 0000    	mov.w	r0, #0x0
700a0bac: 900d         	str	r0, [sp, #0x34]
700a0bae: 9810         	ldr	r0, [sp, #0x40]
700a0bb0: 3001         	adds	r0, #0x1
700a0bb2: 9010         	str	r0, [sp, #0x40]
700a0bb4: e7ff         	b	0x700a0bb6 <_ftoa+0x2a6> @ imm = #-0x2
700a0bb6: e019         	b	0x700a0bec <_ftoa+0x2dc> @ imm = #0x32
700a0bb8: 9808         	ldr	r0, [sp, #0x20]
700a0bba: ed90 0b05    	vldr	d0, [r0, #20]
700a0bbe: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0bc2: eeb4 0b41    	vcmp.f64	d0, d1
700a0bc6: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0bca: d501         	bpl	0x700a0bd0 <_ftoa+0x2c0> @ imm = #0x2
700a0bcc: e7ff         	b	0x700a0bce <_ftoa+0x2be> @ imm = #-0x2
700a0bce: e00c         	b	0x700a0bea <_ftoa+0x2da> @ imm = #0x18
700a0bd0: 980d         	ldr	r0, [sp, #0x34]
700a0bd2: b128         	cbz	r0, 0x700a0be0 <_ftoa+0x2d0> @ imm = #0xa
700a0bd4: e7ff         	b	0x700a0bd6 <_ftoa+0x2c6> @ imm = #-0x2
700a0bd6: f89d 0034    	ldrb.w	r0, [sp, #0x34]
700a0bda: 07c0         	lsls	r0, r0, #0x1f
700a0bdc: b120         	cbz	r0, 0x700a0be8 <_ftoa+0x2d8> @ imm = #0x8
700a0bde: e7ff         	b	0x700a0be0 <_ftoa+0x2d0> @ imm = #-0x2
700a0be0: 980d         	ldr	r0, [sp, #0x34]
700a0be2: 3001         	adds	r0, #0x1
700a0be4: 900d         	str	r0, [sp, #0x34]
700a0be6: e7ff         	b	0x700a0be8 <_ftoa+0x2d8> @ imm = #-0x2
700a0be8: e7ff         	b	0x700a0bea <_ftoa+0x2da> @ imm = #-0x2
700a0bea: e7ff         	b	0x700a0bec <_ftoa+0x2dc> @ imm = #-0x2
700a0bec: 982a         	ldr	r0, [sp, #0xa8]
700a0bee: bb58         	cbnz	r0, 0x700a0c48 <_ftoa+0x338> @ imm = #0x56
700a0bf0: e7ff         	b	0x700a0bf2 <_ftoa+0x2e2> @ imm = #-0x2
700a0bf2: 9808         	ldr	r0, [sp, #0x20]
700a0bf4: ed90 0b11    	vldr	d0, [r0, #68]
700a0bf8: ed90 1a03    	vldr	s2, [r0, #12]
700a0bfc: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a0c00: ee30 0b41    	vsub.f64	d0, d0, d1
700a0c04: ed80 0b05    	vstr	d0, [r0, #20]
700a0c08: ed90 0b05    	vldr	d0, [r0, #20]
700a0c0c: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0c10: eeb4 0b41    	vcmp.f64	d0, d1
700a0c14: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0c18: d50b         	bpl	0x700a0c32 <_ftoa+0x322> @ imm = #0x16
700a0c1a: e7ff         	b	0x700a0c1c <_ftoa+0x30c> @ imm = #-0x2
700a0c1c: 9808         	ldr	r0, [sp, #0x20]
700a0c1e: ed90 0b05    	vldr	d0, [r0, #20]
700a0c22: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0c26: eeb4 0b41    	vcmp.f64	d0, d1
700a0c2a: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0c2e: dd0a         	ble	0x700a0c46 <_ftoa+0x336> @ imm = #0x14
700a0c30: e7ff         	b	0x700a0c32 <_ftoa+0x322> @ imm = #-0x2
700a0c32: f89d 0040    	ldrb.w	r0, [sp, #0x40]
700a0c36: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700a0c3a: b120         	cbz	r0, 0x700a0c46 <_ftoa+0x336> @ imm = #0x8
700a0c3c: e7ff         	b	0x700a0c3e <_ftoa+0x32e> @ imm = #-0x2
700a0c3e: 9810         	ldr	r0, [sp, #0x40]
700a0c40: 3001         	adds	r0, #0x1
700a0c42: 9010         	str	r0, [sp, #0x40]
700a0c44: e7ff         	b	0x700a0c46 <_ftoa+0x336> @ imm = #-0x2
700a0c46: e0b0         	b	0x700a0daa <_ftoa+0x49a> @ imm = #0x160
700a0c48: 982a         	ldr	r0, [sp, #0xa8]
700a0c4a: 900c         	str	r0, [sp, #0x30]
700a0c4c: 2001         	movs	r0, #0x1
700a0c4e: 900b         	str	r0, [sp, #0x2c]
700a0c50: 900a         	str	r0, [sp, #0x28]
700a0c52: e7ff         	b	0x700a0c54 <_ftoa+0x344> @ imm = #-0x2
700a0c54: 9815         	ldr	r0, [sp, #0x54]
700a0c56: 281f         	cmp	r0, #0x1f
700a0c58: d85f         	bhi	0x700a0d1a <_ftoa+0x40a> @ imm = #0xbe
700a0c5a: e7ff         	b	0x700a0c5c <_ftoa+0x34c> @ imm = #-0x2
700a0c5c: 980c         	ldr	r0, [sp, #0x30]
700a0c5e: 3801         	subs	r0, #0x1
700a0c60: 900c         	str	r0, [sp, #0x30]
700a0c62: 980d         	ldr	r0, [sp, #0x34]
700a0c64: f64c 41cd    	movw	r1, #0xcccd
700a0c68: f6cc 41cc    	movt	r1, #0xcccc
700a0c6c: fba0 2101    	umull	r2, r1, r0, r1
700a0c70: ea4f 01d1    	lsr.w	r1, r1, #0x3
700a0c74: eb01 0181    	add.w	r1, r1, r1, lsl #2
700a0c78: eba0 0041    	sub.w	r0, r0, r1, lsl #1
700a0c7c: f040 0030    	orr	r0, r0, #0x30
700a0c80: f88d 0027    	strb.w	r0, [sp, #0x27]
700a0c84: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0c88: 0700         	lsls	r0, r0, #0x1c
700a0c8a: 2800         	cmp	r0, #0x0
700a0c8c: d518         	bpl	0x700a0cc0 <_ftoa+0x3b0> @ imm = #0x30
700a0c8e: e7ff         	b	0x700a0c90 <_ftoa+0x380> @ imm = #-0x2
700a0c90: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0c94: 06c0         	lsls	r0, r0, #0x1b
700a0c96: 2800         	cmp	r0, #0x0
700a0c98: d412         	bmi	0x700a0cc0 <_ftoa+0x3b0> @ imm = #0x24
700a0c9a: e7ff         	b	0x700a0c9c <_ftoa+0x38c> @ imm = #-0x2
700a0c9c: 980b         	ldr	r0, [sp, #0x2c]
700a0c9e: b170         	cbz	r0, 0x700a0cbe <_ftoa+0x3ae> @ imm = #0x1c
700a0ca0: e7ff         	b	0x700a0ca2 <_ftoa+0x392> @ imm = #-0x2
700a0ca2: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a0ca6: 2830         	cmp	r0, #0x30
700a0ca8: d103         	bne	0x700a0cb2 <_ftoa+0x3a2> @ imm = #0x6
700a0caa: e7ff         	b	0x700a0cac <_ftoa+0x39c> @ imm = #-0x2
700a0cac: 2000         	movs	r0, #0x0
700a0cae: 900a         	str	r0, [sp, #0x28]
700a0cb0: e004         	b	0x700a0cbc <_ftoa+0x3ac> @ imm = #0x8
700a0cb2: 2000         	movs	r0, #0x0
700a0cb4: 900b         	str	r0, [sp, #0x2c]
700a0cb6: 2001         	movs	r0, #0x1
700a0cb8: 900a         	str	r0, [sp, #0x28]
700a0cba: e7ff         	b	0x700a0cbc <_ftoa+0x3ac> @ imm = #-0x2
700a0cbc: e7ff         	b	0x700a0cbe <_ftoa+0x3ae> @ imm = #-0x2
700a0cbe: e7ff         	b	0x700a0cc0 <_ftoa+0x3b0> @ imm = #-0x2
700a0cc0: 980a         	ldr	r0, [sp, #0x28]
700a0cc2: b1e8         	cbz	r0, 0x700a0d00 <_ftoa+0x3f0> @ imm = #0x3a
700a0cc4: e014         	b	0x700a0cf0 <_ftoa+0x3e0> @ imm = #0x28
700a0cc6: bf00         	nop
700a0cc8: ff ff ff ff  	.word	0xffffffff
700a0ccc: ff ff ef ff  	.word	0xffefffff
700a0cd0: ff ff ff ff  	.word	0xffffffff
700a0cd4: ff ff ef 7f  	.word	0x7fefffff
700a0cd8: 00 00 00 00  	.word	0x00000000
700a0cdc: 65 cd cd 41  	.word	0x41cdcd65
700a0ce0: 00 00 00 00  	.word	0x00000000
700a0ce4: 65 cd cd c1  	.word	0xc1cdcd65
700a0ce8: 00 00 00 00  	.word	0x00000000
700a0cec: 00 00 00 00  	.word	0x00000000
700a0cf0: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a0cf4: 9a15         	ldr	r2, [sp, #0x54]
700a0cf6: 1c51         	adds	r1, r2, #0x1
700a0cf8: 9115         	str	r1, [sp, #0x54]
700a0cfa: a916         	add	r1, sp, #0x58
700a0cfc: 5488         	strb	r0, [r1, r2]
700a0cfe: e7ff         	b	0x700a0d00 <_ftoa+0x3f0> @ imm = #-0x2
700a0d00: 980d         	ldr	r0, [sp, #0x34]
700a0d02: f64c 41cd    	movw	r1, #0xcccd
700a0d06: f6cc 41cc    	movt	r1, #0xcccc
700a0d0a: fba0 1001    	umull	r1, r0, r0, r1
700a0d0e: 08c0         	lsrs	r0, r0, #0x3
700a0d10: 900d         	str	r0, [sp, #0x34]
700a0d12: b908         	cbnz	r0, 0x700a0d18 <_ftoa+0x408> @ imm = #0x2
700a0d14: e7ff         	b	0x700a0d16 <_ftoa+0x406> @ imm = #-0x2
700a0d16: e000         	b	0x700a0d1a <_ftoa+0x40a> @ imm = #0x0
700a0d18: e79c         	b	0x700a0c54 <_ftoa+0x344> @ imm = #-0xc8
700a0d1a: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0d1e: 0700         	lsls	r0, r0, #0x1c
700a0d20: 2800         	cmp	r0, #0x0
700a0d22: d50a         	bpl	0x700a0d3a <_ftoa+0x42a> @ imm = #0x14
700a0d24: e7ff         	b	0x700a0d26 <_ftoa+0x416> @ imm = #-0x2
700a0d26: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0d2a: 06c0         	lsls	r0, r0, #0x1b
700a0d2c: 2800         	cmp	r0, #0x0
700a0d2e: d404         	bmi	0x700a0d3a <_ftoa+0x42a> @ imm = #0x8
700a0d30: e7ff         	b	0x700a0d32 <_ftoa+0x422> @ imm = #-0x2
700a0d32: 980b         	ldr	r0, [sp, #0x2c]
700a0d34: b108         	cbz	r0, 0x700a0d3a <_ftoa+0x42a> @ imm = #0x2
700a0d36: e7ff         	b	0x700a0d38 <_ftoa+0x428> @ imm = #-0x2
700a0d38: e01a         	b	0x700a0d70 <_ftoa+0x460> @ imm = #0x34
700a0d3a: e7ff         	b	0x700a0d3c <_ftoa+0x42c> @ imm = #-0x2
700a0d3c: 9915         	ldr	r1, [sp, #0x54]
700a0d3e: 2000         	movs	r0, #0x0
700a0d40: 291f         	cmp	r1, #0x1f
700a0d42: 9006         	str	r0, [sp, #0x18]
700a0d44: d808         	bhi	0x700a0d58 <_ftoa+0x448> @ imm = #0x10
700a0d46: e7ff         	b	0x700a0d48 <_ftoa+0x438> @ imm = #-0x2
700a0d48: 980c         	ldr	r0, [sp, #0x30]
700a0d4a: 1e41         	subs	r1, r0, #0x1
700a0d4c: 910c         	str	r1, [sp, #0x30]
700a0d4e: 2800         	cmp	r0, #0x0
700a0d50: bf18         	it	ne
700a0d52: 2001         	movne	r0, #0x1
700a0d54: 9006         	str	r0, [sp, #0x18]
700a0d56: e7ff         	b	0x700a0d58 <_ftoa+0x448> @ imm = #-0x2
700a0d58: 9806         	ldr	r0, [sp, #0x18]
700a0d5a: 07c0         	lsls	r0, r0, #0x1f
700a0d5c: b138         	cbz	r0, 0x700a0d6e <_ftoa+0x45e> @ imm = #0xe
700a0d5e: e7ff         	b	0x700a0d60 <_ftoa+0x450> @ imm = #-0x2
700a0d60: 9a15         	ldr	r2, [sp, #0x54]
700a0d62: 1c50         	adds	r0, r2, #0x1
700a0d64: 9015         	str	r0, [sp, #0x54]
700a0d66: a916         	add	r1, sp, #0x58
700a0d68: 2030         	movs	r0, #0x30
700a0d6a: 5488         	strb	r0, [r1, r2]
700a0d6c: e7e6         	b	0x700a0d3c <_ftoa+0x42c> @ imm = #-0x34
700a0d6e: e7ff         	b	0x700a0d70 <_ftoa+0x460> @ imm = #-0x2
700a0d70: 9815         	ldr	r0, [sp, #0x54]
700a0d72: 281f         	cmp	r0, #0x1f
700a0d74: d818         	bhi	0x700a0da8 <_ftoa+0x498> @ imm = #0x30
700a0d76: e7ff         	b	0x700a0d78 <_ftoa+0x468> @ imm = #-0x2
700a0d78: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0d7c: 0700         	lsls	r0, r0, #0x1c
700a0d7e: 2800         	cmp	r0, #0x0
700a0d80: d50a         	bpl	0x700a0d98 <_ftoa+0x488> @ imm = #0x14
700a0d82: e7ff         	b	0x700a0d84 <_ftoa+0x474> @ imm = #-0x2
700a0d84: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0d88: 06c0         	lsls	r0, r0, #0x1b
700a0d8a: 2800         	cmp	r0, #0x0
700a0d8c: d404         	bmi	0x700a0d98 <_ftoa+0x488> @ imm = #0x8
700a0d8e: e7ff         	b	0x700a0d90 <_ftoa+0x480> @ imm = #-0x2
700a0d90: 980b         	ldr	r0, [sp, #0x2c]
700a0d92: b108         	cbz	r0, 0x700a0d98 <_ftoa+0x488> @ imm = #0x2
700a0d94: e7ff         	b	0x700a0d96 <_ftoa+0x486> @ imm = #-0x2
700a0d96: e006         	b	0x700a0da6 <_ftoa+0x496> @ imm = #0xc
700a0d98: 9a15         	ldr	r2, [sp, #0x54]
700a0d9a: 1c50         	adds	r0, r2, #0x1
700a0d9c: 9015         	str	r0, [sp, #0x54]
700a0d9e: a916         	add	r1, sp, #0x58
700a0da0: 202e         	movs	r0, #0x2e
700a0da2: 5488         	strb	r0, [r1, r2]
700a0da4: e7ff         	b	0x700a0da6 <_ftoa+0x496> @ imm = #-0x2
700a0da6: e7ff         	b	0x700a0da8 <_ftoa+0x498> @ imm = #-0x2
700a0da8: e7ff         	b	0x700a0daa <_ftoa+0x49a> @ imm = #-0x2
700a0daa: e7ff         	b	0x700a0dac <_ftoa+0x49c> @ imm = #-0x2
700a0dac: 9815         	ldr	r0, [sp, #0x54]
700a0dae: 281f         	cmp	r0, #0x1f
700a0db0: d820         	bhi	0x700a0df4 <_ftoa+0x4e4> @ imm = #0x40
700a0db2: e7ff         	b	0x700a0db4 <_ftoa+0x4a4> @ imm = #-0x2
700a0db4: 9810         	ldr	r0, [sp, #0x40]
700a0db6: f246 6167    	movw	r1, #0x6667
700a0dba: f2c6 6166    	movt	r1, #0x6666
700a0dbe: fb50 f301    	smmul	r3, r0, r1
700a0dc2: 089a         	lsrs	r2, r3, #0x2
700a0dc4: eb02 72d3    	add.w	r2, r2, r3, lsr #31
700a0dc8: eb02 0282    	add.w	r2, r2, r2, lsl #2
700a0dcc: eba0 0042    	sub.w	r0, r0, r2, lsl #1
700a0dd0: 3030         	adds	r0, #0x30
700a0dd2: 9b15         	ldr	r3, [sp, #0x54]
700a0dd4: 1c5a         	adds	r2, r3, #0x1
700a0dd6: 9215         	str	r2, [sp, #0x54]
700a0dd8: aa16         	add	r2, sp, #0x58
700a0dda: 54d0         	strb	r0, [r2, r3]
700a0ddc: 9810         	ldr	r0, [sp, #0x40]
700a0dde: fb50 f101    	smmul	r1, r0, r1
700a0de2: ea4f 00a1    	asr.w	r0, r1, #0x2
700a0de6: eb00 70d1    	add.w	r0, r0, r1, lsr #31
700a0dea: 9010         	str	r0, [sp, #0x40]
700a0dec: b908         	cbnz	r0, 0x700a0df2 <_ftoa+0x4e2> @ imm = #0x2
700a0dee: e7ff         	b	0x700a0df0 <_ftoa+0x4e0> @ imm = #-0x2
700a0df0: e000         	b	0x700a0df4 <_ftoa+0x4e4> @ imm = #0x0
700a0df2: e7db         	b	0x700a0dac <_ftoa+0x49c> @ imm = #-0x4a
700a0df4: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0df8: 0780         	lsls	r0, r0, #0x1e
700a0dfa: 2800         	cmp	r0, #0x0
700a0dfc: d432         	bmi	0x700a0e64 <_ftoa+0x554> @ imm = #0x64
700a0dfe: e7ff         	b	0x700a0e00 <_ftoa+0x4f0> @ imm = #-0x2
700a0e00: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0e04: 07c0         	lsls	r0, r0, #0x1f
700a0e06: b368         	cbz	r0, 0x700a0e64 <_ftoa+0x554> @ imm = #0x5a
700a0e08: e7ff         	b	0x700a0e0a <_ftoa+0x4fa> @ imm = #-0x2
700a0e0a: 982b         	ldr	r0, [sp, #0xac]
700a0e0c: b178         	cbz	r0, 0x700a0e2e <_ftoa+0x51e> @ imm = #0x1e
700a0e0e: e7ff         	b	0x700a0e10 <_ftoa+0x500> @ imm = #-0x2
700a0e10: f89d 0047    	ldrb.w	r0, [sp, #0x47]
700a0e14: 07c0         	lsls	r0, r0, #0x1f
700a0e16: b930         	cbnz	r0, 0x700a0e26 <_ftoa+0x516> @ imm = #0xc
700a0e18: e7ff         	b	0x700a0e1a <_ftoa+0x50a> @ imm = #-0x2
700a0e1a: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0e1e: f010 0f0c    	tst.w	r0, #0xc
700a0e22: d004         	beq	0x700a0e2e <_ftoa+0x51e> @ imm = #0x8
700a0e24: e7ff         	b	0x700a0e26 <_ftoa+0x516> @ imm = #-0x2
700a0e26: 982b         	ldr	r0, [sp, #0xac]
700a0e28: 3801         	subs	r0, #0x1
700a0e2a: 902b         	str	r0, [sp, #0xac]
700a0e2c: e7ff         	b	0x700a0e2e <_ftoa+0x51e> @ imm = #-0x2
700a0e2e: e7ff         	b	0x700a0e30 <_ftoa+0x520> @ imm = #-0x2
700a0e30: 9915         	ldr	r1, [sp, #0x54]
700a0e32: 9a2b         	ldr	r2, [sp, #0xac]
700a0e34: 2000         	movs	r0, #0x0
700a0e36: 4291         	cmp	r1, r2
700a0e38: 9005         	str	r0, [sp, #0x14]
700a0e3a: d207         	bhs	0x700a0e4c <_ftoa+0x53c> @ imm = #0xe
700a0e3c: e7ff         	b	0x700a0e3e <_ftoa+0x52e> @ imm = #-0x2
700a0e3e: 9915         	ldr	r1, [sp, #0x54]
700a0e40: 2000         	movs	r0, #0x0
700a0e42: 2920         	cmp	r1, #0x20
700a0e44: bf38         	it	lo
700a0e46: 2001         	movlo	r0, #0x1
700a0e48: 9005         	str	r0, [sp, #0x14]
700a0e4a: e7ff         	b	0x700a0e4c <_ftoa+0x53c> @ imm = #-0x2
700a0e4c: 9805         	ldr	r0, [sp, #0x14]
700a0e4e: 07c0         	lsls	r0, r0, #0x1f
700a0e50: b138         	cbz	r0, 0x700a0e62 <_ftoa+0x552> @ imm = #0xe
700a0e52: e7ff         	b	0x700a0e54 <_ftoa+0x544> @ imm = #-0x2
700a0e54: 9a15         	ldr	r2, [sp, #0x54]
700a0e56: 1c50         	adds	r0, r2, #0x1
700a0e58: 9015         	str	r0, [sp, #0x54]
700a0e5a: a916         	add	r1, sp, #0x58
700a0e5c: 2030         	movs	r0, #0x30
700a0e5e: 5488         	strb	r0, [r1, r2]
700a0e60: e7e6         	b	0x700a0e30 <_ftoa+0x520> @ imm = #-0x34
700a0e62: e7ff         	b	0x700a0e64 <_ftoa+0x554> @ imm = #-0x2
700a0e64: 9815         	ldr	r0, [sp, #0x54]
700a0e66: 281f         	cmp	r0, #0x1f
700a0e68: d829         	bhi	0x700a0ebe <_ftoa+0x5ae> @ imm = #0x52
700a0e6a: e7ff         	b	0x700a0e6c <_ftoa+0x55c> @ imm = #-0x2
700a0e6c: f89d 0047    	ldrb.w	r0, [sp, #0x47]
700a0e70: 07c0         	lsls	r0, r0, #0x1f
700a0e72: b138         	cbz	r0, 0x700a0e84 <_ftoa+0x574> @ imm = #0xe
700a0e74: e7ff         	b	0x700a0e76 <_ftoa+0x566> @ imm = #-0x2
700a0e76: 9a15         	ldr	r2, [sp, #0x54]
700a0e78: 1c50         	adds	r0, r2, #0x1
700a0e7a: 9015         	str	r0, [sp, #0x54]
700a0e7c: a916         	add	r1, sp, #0x58
700a0e7e: 202d         	movs	r0, #0x2d
700a0e80: 5488         	strb	r0, [r1, r2]
700a0e82: e01b         	b	0x700a0ebc <_ftoa+0x5ac> @ imm = #0x36
700a0e84: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0e88: 0740         	lsls	r0, r0, #0x1d
700a0e8a: 2800         	cmp	r0, #0x0
700a0e8c: d507         	bpl	0x700a0e9e <_ftoa+0x58e> @ imm = #0xe
700a0e8e: e7ff         	b	0x700a0e90 <_ftoa+0x580> @ imm = #-0x2
700a0e90: 9a15         	ldr	r2, [sp, #0x54]
700a0e92: 1c50         	adds	r0, r2, #0x1
700a0e94: 9015         	str	r0, [sp, #0x54]
700a0e96: a916         	add	r1, sp, #0x58
700a0e98: 202b         	movs	r0, #0x2b
700a0e9a: 5488         	strb	r0, [r1, r2]
700a0e9c: e00d         	b	0x700a0eba <_ftoa+0x5aa> @ imm = #0x1a
700a0e9e: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0ea2: 0700         	lsls	r0, r0, #0x1c
700a0ea4: 2800         	cmp	r0, #0x0
700a0ea6: d507         	bpl	0x700a0eb8 <_ftoa+0x5a8> @ imm = #0xe
700a0ea8: e7ff         	b	0x700a0eaa <_ftoa+0x59a> @ imm = #-0x2
700a0eaa: 9a15         	ldr	r2, [sp, #0x54]
700a0eac: 1c50         	adds	r0, r2, #0x1
700a0eae: 9015         	str	r0, [sp, #0x54]
700a0eb0: a916         	add	r1, sp, #0x58
700a0eb2: 2020         	movs	r0, #0x20
700a0eb4: 5488         	strb	r0, [r1, r2]
700a0eb6: e7ff         	b	0x700a0eb8 <_ftoa+0x5a8> @ imm = #-0x2
700a0eb8: e7ff         	b	0x700a0eba <_ftoa+0x5aa> @ imm = #-0x2
700a0eba: e7ff         	b	0x700a0ebc <_ftoa+0x5ac> @ imm = #-0x2
700a0ebc: e7ff         	b	0x700a0ebe <_ftoa+0x5ae> @ imm = #-0x2
700a0ebe: 9824         	ldr	r0, [sp, #0x90]
700a0ec0: 9923         	ldr	r1, [sp, #0x8c]
700a0ec2: 9a22         	ldr	r2, [sp, #0x88]
700a0ec4: 9b21         	ldr	r3, [sp, #0x84]
700a0ec6: f8dd c054    	ldr.w	r12, [sp, #0x54]
700a0eca: 9c2b         	ldr	r4, [sp, #0xac]
700a0ecc: 9d2c         	ldr	r5, [sp, #0xb0]
700a0ece: 46ee         	mov	lr, sp
700a0ed0: f8ce 500c    	str.w	r5, [lr, #0xc]
700a0ed4: f8ce 4008    	str.w	r4, [lr, #0x8]
700a0ed8: f8ce c004    	str.w	r12, [lr, #0x4]
700a0edc: f10d 0c58    	add.w	r12, sp, #0x58
700a0ee0: f8ce c000    	str.w	r12, [lr]
700a0ee4: f00c fdf4    	bl	0x700adad0 <_out_rev>   @ imm = #0xcbe8
700a0ee8: 9025         	str	r0, [sp, #0x94]
700a0eea: e7ff         	b	0x700a0eec <_ftoa+0x5dc> @ imm = #-0x2
700a0eec: 9825         	ldr	r0, [sp, #0x94]
700a0eee: b026         	add	sp, #0x98
700a0ef0: bd70         	pop	{r4, r5, r6, pc}
700a0ef2: 0000         	movs	r0, r0

700a0ef4 <__aeabi_memclr8>:
700a0ef4: e1a02001     	mov	r2, r1
700a0ef8: e3b01000     	movs	r1, #0
700a0efc: ea004fd5     	b	0x700b4e58 <TI_memset_small> @ imm = #0x13f54

700a0f00 <_etoa>:
700a0f00: b570         	push	{r4, r5, r6, lr}
700a0f02: b0a8         	sub	sp, #0xa0
700a0f04: f8dd c0b8    	ldr.w	r12, [sp, #0xb8]
700a0f08: f8dd c0b4    	ldr.w	r12, [sp, #0xb4]
700a0f0c: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a0f10: 9026         	str	r0, [sp, #0x98]
700a0f12: 9125         	str	r1, [sp, #0x94]
700a0f14: 9224         	str	r2, [sp, #0x90]
700a0f16: 9323         	str	r3, [sp, #0x8c]
700a0f18: ed8d 0b20    	vstr	d0, [sp, #128]
700a0f1c: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f20: eeb4 0b40    	vcmp.f64	d0, d0
700a0f24: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0f28: d623         	bvs	0x700a0f72 <_etoa+0x72> @ imm = #0x46
700a0f2a: e7ff         	b	0x700a0f2c <_etoa+0x2c> @ imm = #-0x2
700a0f2c: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f30: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a1298 <_etoa+0x398>
700a0f34: eeb4 0b41    	vcmp.f64	d0, d1
700a0f38: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0f3c: dc19         	bgt	0x700a0f72 <_etoa+0x72> @ imm = #0x32
700a0f3e: e7ff         	b	0x700a0f40 <_etoa+0x40> @ imm = #-0x2
700a0f40: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f44: ed9f 1bd6    	vldr	d1, [pc, #856]          @ 0x700a12a0 <_etoa+0x3a0>
700a0f48: eeb4 0b41    	vcmp.f64	d0, d1
700a0f4c: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0f50: d40f         	bmi	0x700a0f72 <_etoa+0x72> @ imm = #0x1e
700a0f52: e7ff         	b	0x700a0f54 <_etoa+0x54> @ imm = #-0x2
700a0f54: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f58: eeb5 0b40    	vcmp.f64	d0, #0
700a0f5c: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0f60: d11c         	bne	0x700a0f9c <_etoa+0x9c> @ imm = #0x38
700a0f62: e7ff         	b	0x700a0f64 <_etoa+0x64> @ imm = #-0x2
700a0f64: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a0f68: ea4f 7000    	lsl.w	r0, r0, #0x1c
700a0f6c: 2800         	cmp	r0, #0x0
700a0f6e: d515         	bpl	0x700a0f9c <_etoa+0x9c> @ imm = #0x2a
700a0f70: e7ff         	b	0x700a0f72 <_etoa+0x72> @ imm = #-0x2
700a0f72: 9826         	ldr	r0, [sp, #0x98]
700a0f74: 9925         	ldr	r1, [sp, #0x94]
700a0f76: 9a24         	ldr	r2, [sp, #0x90]
700a0f78: 9b23         	ldr	r3, [sp, #0x8c]
700a0f7a: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f7e: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a0f82: 9c2d         	ldr	r4, [sp, #0xb4]
700a0f84: 9d2e         	ldr	r5, [sp, #0xb8]
700a0f86: 46ee         	mov	lr, sp
700a0f88: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0f8c: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0f90: f8ce c000    	str.w	r12, [lr]
700a0f94: f7ff fcbc    	bl	0x700a0910 <_ftoa>      @ imm = #-0x688
700a0f98: 9027         	str	r0, [sp, #0x9c]
700a0f9a: e1e4         	b	0x700a1366 <_etoa+0x466> @ imm = #0x3c8
700a0f9c: ed9d 0b20    	vldr	d0, [sp, #128]
700a0fa0: f04f 0000    	mov.w	r0, #0x0
700a0fa4: eeb5 0b40    	vcmp.f64	d0, #0
700a0fa8: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0fac: bf48         	it	mi
700a0fae: 2001         	movmi	r0, #0x1
700a0fb0: f88d 007f    	strb.w	r0, [sp, #0x7f]
700a0fb4: f89d 007f    	ldrb.w	r0, [sp, #0x7f]
700a0fb8: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700a0fbc: b138         	cbz	r0, 0x700a0fce <_etoa+0xce> @ imm = #0xe
700a0fbe: e7ff         	b	0x700a0fc0 <_etoa+0xc0> @ imm = #-0x2
700a0fc0: ed9d 0b20    	vldr	d0, [sp, #128]
700a0fc4: eeb1 0b40    	vneg.f64	d0, d0
700a0fc8: ed8d 0b20    	vstr	d0, [sp, #128]
700a0fcc: e7ff         	b	0x700a0fce <_etoa+0xce> @ imm = #-0x2
700a0fce: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a0fd2: 0740         	lsls	r0, r0, #0x1d
700a0fd4: 2800         	cmp	r0, #0x0
700a0fd6: d403         	bmi	0x700a0fe0 <_etoa+0xe0> @ imm = #0x6
700a0fd8: e7ff         	b	0x700a0fda <_etoa+0xda> @ imm = #-0x2
700a0fda: 2006         	movs	r0, #0x6
700a0fdc: 902c         	str	r0, [sp, #0xb0]
700a0fde: e7ff         	b	0x700a0fe0 <_etoa+0xe0> @ imm = #-0x2
700a0fe0: ed9d 0b20    	vldr	d0, [sp, #128]
700a0fe4: ed8d 0b1c    	vstr	d0, [sp, #112]
700a0fe8: 981d         	ldr	r0, [sp, #0x74]
700a0fea: f3c0 500a    	ubfx	r0, r0, #0x14, #0xb
700a0fee: f2a0 30ff    	subw	r0, r0, #0x3ff
700a0ff2: 901b         	str	r0, [sp, #0x6c]
700a0ff4: 981d         	ldr	r0, [sp, #0x74]
700a0ff6: f240 31ff    	movw	r1, #0x3ff
700a0ffa: f361 501f    	bfi	r0, r1, #20, #12
700a0ffe: 901d         	str	r0, [sp, #0x74]
700a1000: ed9d 0a1b    	vldr	s0, [sp, #108]
700a1004: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a1008: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a1370 <_etoa+0x470>
700a100c: ee20 0b01    	vmul.f64	d0, d0, d1
700a1010: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a1378 <_etoa+0x478>
700a1014: ee30 1b01    	vadd.f64	d1, d0, d1
700a1018: ed9d 0b1c    	vldr	d0, [sp, #112]
700a101c: eebf 2b08    	vmov.f64	d2, #-1.500000e+00
700a1020: ee30 0b02    	vadd.f64	d0, d0, d2
700a1024: ed9f 2bd6    	vldr	d2, [pc, #856]          @ 0x700a1380 <_etoa+0x480>
700a1028: ee20 0b02    	vmul.f64	d0, d0, d2
700a102c: ee30 0b01    	vadd.f64	d0, d0, d1
700a1030: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a1034: ed8d 0a1a    	vstr	s0, [sp, #104]
700a1038: ed9d 0a1a    	vldr	s0, [sp, #104]
700a103c: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a1040: ed9f 1bd1    	vldr	d1, [pc, #836]          @ 0x700a1388 <_etoa+0x488>
700a1044: ee20 0b01    	vmul.f64	d0, d0, d1
700a1048: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a104c: ee30 0b01    	vadd.f64	d0, d0, d1
700a1050: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a1054: ed8d 0a1b    	vstr	s0, [sp, #108]
700a1058: ed9d 0a1a    	vldr	s0, [sp, #104]
700a105c: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a1060: ed9d 1a1b    	vldr	s2, [sp, #108]
700a1064: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a1068: ed9f 2bc9    	vldr	d2, [pc, #804]          @ 0x700a1390 <_etoa+0x490>
700a106c: ee21 1b02    	vmul.f64	d1, d1, d2
700a1070: ed9f 2bc9    	vldr	d2, [pc, #804]          @ 0x700a1398 <_etoa+0x498>
700a1074: ee20 0b02    	vmul.f64	d0, d0, d2
700a1078: ee30 0b01    	vadd.f64	d0, d0, d1
700a107c: ed8d 0b18    	vstr	d0, [sp, #96]
700a1080: ed9d 0b18    	vldr	d0, [sp, #96]
700a1084: ee20 0b00    	vmul.f64	d0, d0, d0
700a1088: ed8d 0b16    	vstr	d0, [sp, #88]
700a108c: 991b         	ldr	r1, [sp, #0x6c]
700a108e: 2000         	movs	r0, #0x0
700a1090: f6c3 70f0    	movt	r0, #0x3ff0
700a1094: eb00 5001    	add.w	r0, r0, r1, lsl #20
700a1098: 2100         	movs	r1, #0x0
700a109a: 911c         	str	r1, [sp, #0x70]
700a109c: 901d         	str	r0, [sp, #0x74]
700a109e: ed9d 2b18    	vldr	d2, [sp, #96]
700a10a2: ee32 0b02    	vadd.f64	d0, d2, d2
700a10a6: eeb0 1b00    	vmov.f64	d1, #2.000000e+00
700a10aa: ee31 1b42    	vsub.f64	d1, d1, d2
700a10ae: ed9d 2b16    	vldr	d2, [sp, #88]
700a10b2: eeb2 3b0c    	vmov.f64	d3, #1.400000e+01
700a10b6: ee82 3b03    	vdiv.f64	d3, d2, d3
700a10ba: eeb2 4b04    	vmov.f64	d4, #1.000000e+01
700a10be: ee33 3b04    	vadd.f64	d3, d3, d4
700a10c2: ee82 3b03    	vdiv.f64	d3, d2, d3
700a10c6: eeb1 4b08    	vmov.f64	d4, #6.000000e+00
700a10ca: ee33 3b04    	vadd.f64	d3, d3, d4
700a10ce: ee82 2b03    	vdiv.f64	d2, d2, d3
700a10d2: ee31 1b02    	vadd.f64	d1, d1, d2
700a10d6: ee80 0b01    	vdiv.f64	d0, d0, d1
700a10da: eeb7 1b00    	vmov.f64	d1, #1.000000e+00
700a10de: ee30 1b01    	vadd.f64	d1, d0, d1
700a10e2: ed9d 0b1c    	vldr	d0, [sp, #112]
700a10e6: ee20 0b01    	vmul.f64	d0, d0, d1
700a10ea: ed8d 0b1c    	vstr	d0, [sp, #112]
700a10ee: ed9d 0b20    	vldr	d0, [sp, #128]
700a10f2: ed9d 1b1c    	vldr	d1, [sp, #112]
700a10f6: eeb4 0b41    	vcmp.f64	d0, d1
700a10fa: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a10fe: d50c         	bpl	0x700a111a <_etoa+0x21a> @ imm = #0x18
700a1100: e7ff         	b	0x700a1102 <_etoa+0x202> @ imm = #-0x2
700a1102: 981a         	ldr	r0, [sp, #0x68]
700a1104: 3801         	subs	r0, #0x1
700a1106: 901a         	str	r0, [sp, #0x68]
700a1108: ed9d 0b1c    	vldr	d0, [sp, #112]
700a110c: eeb2 1b04    	vmov.f64	d1, #1.000000e+01
700a1110: ee80 0b01    	vdiv.f64	d0, d0, d1
700a1114: ed8d 0b1c    	vstr	d0, [sp, #112]
700a1118: e7ff         	b	0x700a111a <_etoa+0x21a> @ imm = #-0x2
700a111a: ed9d 0b20    	vldr	d0, [sp, #128]
700a111e: eeb5 0b40    	vcmp.f64	d0, #0
700a1122: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a1126: d104         	bne	0x700a1132 <_etoa+0x232> @ imm = #0x8
700a1128: e7ff         	b	0x700a112a <_etoa+0x22a> @ imm = #-0x2
700a112a: f04f 0000    	mov.w	r0, #0x0
700a112e: 901a         	str	r0, [sp, #0x68]
700a1130: e7ff         	b	0x700a1132 <_etoa+0x232> @ imm = #-0x2
700a1132: 991a         	ldr	r1, [sp, #0x68]
700a1134: f04f 0000    	mov.w	r0, #0x0
700a1138: 2963         	cmp	r1, #0x63
700a113a: 9012         	str	r0, [sp, #0x48]
700a113c: dc08         	bgt	0x700a1150 <_etoa+0x250> @ imm = #0x10
700a113e: e7ff         	b	0x700a1140 <_etoa+0x240> @ imm = #-0x2
700a1140: 991a         	ldr	r1, [sp, #0x68]
700a1142: 2000         	movs	r0, #0x0
700a1144: f111 0f64    	cmn.w	r1, #0x64
700a1148: bfc8         	it	gt
700a114a: 2001         	movgt	r0, #0x1
700a114c: 9012         	str	r0, [sp, #0x48]
700a114e: e7ff         	b	0x700a1150 <_etoa+0x250> @ imm = #-0x2
700a1150: 9812         	ldr	r0, [sp, #0x48]
700a1152: 07c1         	lsls	r1, r0, #0x1f
700a1154: 2005         	movs	r0, #0x5
700a1156: 2900         	cmp	r1, #0x0
700a1158: bf18         	it	ne
700a115a: 2004         	movne	r0, #0x4
700a115c: 9015         	str	r0, [sp, #0x54]
700a115e: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a1162: ea4f 7000    	lsl.w	r0, r0, #0x1c
700a1166: 2800         	cmp	r0, #0x0
700a1168: d539         	bpl	0x700a11de <_etoa+0x2de> @ imm = #0x72
700a116a: e7ff         	b	0x700a116c <_etoa+0x26c> @ imm = #-0x2
700a116c: ed9d 0b20    	vldr	d0, [sp, #128]
700a1170: ed9f 1b8b    	vldr	d1, [pc, #556]          @ 0x700a13a0 <_etoa+0x4a0>
700a1174: eeb4 0b41    	vcmp.f64	d0, d1
700a1178: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a117c: db20         	blt	0x700a11c0 <_etoa+0x2c0> @ imm = #0x40
700a117e: e7ff         	b	0x700a1180 <_etoa+0x280> @ imm = #-0x2
700a1180: ed9d 0b20    	vldr	d0, [sp, #128]
700a1184: ed9f 1b88    	vldr	d1, [pc, #544]          @ 0x700a13a8 <_etoa+0x4a8>
700a1188: eeb4 0b41    	vcmp.f64	d0, d1
700a118c: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a1190: d516         	bpl	0x700a11c0 <_etoa+0x2c0> @ imm = #0x2c
700a1192: e7ff         	b	0x700a1194 <_etoa+0x294> @ imm = #-0x2
700a1194: 982c         	ldr	r0, [sp, #0xb0]
700a1196: 991a         	ldr	r1, [sp, #0x68]
700a1198: 4288         	cmp	r0, r1
700a119a: dd06         	ble	0x700a11aa <_etoa+0x2aa> @ imm = #0xc
700a119c: e7ff         	b	0x700a119e <_etoa+0x29e> @ imm = #-0x2
700a119e: 992c         	ldr	r1, [sp, #0xb0]
700a11a0: 981a         	ldr	r0, [sp, #0x68]
700a11a2: 43c0         	mvns	r0, r0
700a11a4: 4408         	add	r0, r1
700a11a6: 902c         	str	r0, [sp, #0xb0]
700a11a8: e002         	b	0x700a11b0 <_etoa+0x2b0> @ imm = #0x4
700a11aa: 2000         	movs	r0, #0x0
700a11ac: 902c         	str	r0, [sp, #0xb0]
700a11ae: e7ff         	b	0x700a11b0 <_etoa+0x2b0> @ imm = #-0x2
700a11b0: 982e         	ldr	r0, [sp, #0xb8]
700a11b2: f440 6080    	orr	r0, r0, #0x400
700a11b6: 902e         	str	r0, [sp, #0xb8]
700a11b8: 2000         	movs	r0, #0x0
700a11ba: 9015         	str	r0, [sp, #0x54]
700a11bc: 901a         	str	r0, [sp, #0x68]
700a11be: e00d         	b	0x700a11dc <_etoa+0x2dc> @ imm = #0x1a
700a11c0: 982c         	ldr	r0, [sp, #0xb0]
700a11c2: b150         	cbz	r0, 0x700a11da <_etoa+0x2da> @ imm = #0x14
700a11c4: e7ff         	b	0x700a11c6 <_etoa+0x2c6> @ imm = #-0x2
700a11c6: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a11ca: 0740         	lsls	r0, r0, #0x1d
700a11cc: 2800         	cmp	r0, #0x0
700a11ce: d504         	bpl	0x700a11da <_etoa+0x2da> @ imm = #0x8
700a11d0: e7ff         	b	0x700a11d2 <_etoa+0x2d2> @ imm = #-0x2
700a11d2: 982c         	ldr	r0, [sp, #0xb0]
700a11d4: 3801         	subs	r0, #0x1
700a11d6: 902c         	str	r0, [sp, #0xb0]
700a11d8: e7ff         	b	0x700a11da <_etoa+0x2da> @ imm = #-0x2
700a11da: e7ff         	b	0x700a11dc <_etoa+0x2dc> @ imm = #-0x2
700a11dc: e7ff         	b	0x700a11de <_etoa+0x2de> @ imm = #-0x2
700a11de: 982d         	ldr	r0, [sp, #0xb4]
700a11e0: 9014         	str	r0, [sp, #0x50]
700a11e2: 982d         	ldr	r0, [sp, #0xb4]
700a11e4: 9915         	ldr	r1, [sp, #0x54]
700a11e6: 4288         	cmp	r0, r1
700a11e8: d905         	bls	0x700a11f6 <_etoa+0x2f6> @ imm = #0xa
700a11ea: e7ff         	b	0x700a11ec <_etoa+0x2ec> @ imm = #-0x2
700a11ec: 9915         	ldr	r1, [sp, #0x54]
700a11ee: 9814         	ldr	r0, [sp, #0x50]
700a11f0: 1a40         	subs	r0, r0, r1
700a11f2: 9014         	str	r0, [sp, #0x50]
700a11f4: e002         	b	0x700a11fc <_etoa+0x2fc> @ imm = #0x4
700a11f6: 2000         	movs	r0, #0x0
700a11f8: 9014         	str	r0, [sp, #0x50]
700a11fa: e7ff         	b	0x700a11fc <_etoa+0x2fc> @ imm = #-0x2
700a11fc: f89d 00b8    	ldrb.w	r0, [sp, #0xb8]
700a1200: 0780         	lsls	r0, r0, #0x1e
700a1202: 2800         	cmp	r0, #0x0
700a1204: d506         	bpl	0x700a1214 <_etoa+0x314> @ imm = #0xc
700a1206: e7ff         	b	0x700a1208 <_etoa+0x308> @ imm = #-0x2
700a1208: 9815         	ldr	r0, [sp, #0x54]
700a120a: b118         	cbz	r0, 0x700a1214 <_etoa+0x314> @ imm = #0x6
700a120c: e7ff         	b	0x700a120e <_etoa+0x30e> @ imm = #-0x2
700a120e: 2000         	movs	r0, #0x0
700a1210: 9014         	str	r0, [sp, #0x50]
700a1212: e7ff         	b	0x700a1214 <_etoa+0x314> @ imm = #-0x2
700a1214: 981a         	ldr	r0, [sp, #0x68]
700a1216: b148         	cbz	r0, 0x700a122c <_etoa+0x32c> @ imm = #0x12
700a1218: e7ff         	b	0x700a121a <_etoa+0x31a> @ imm = #-0x2
700a121a: ed9d 1b1c    	vldr	d1, [sp, #112]
700a121e: ed9d 0b20    	vldr	d0, [sp, #128]
700a1222: ee80 0b01    	vdiv.f64	d0, d0, d1
700a1226: ed8d 0b20    	vstr	d0, [sp, #128]
700a122a: e7ff         	b	0x700a122c <_etoa+0x32c> @ imm = #-0x2
700a122c: 9824         	ldr	r0, [sp, #0x90]
700a122e: 9013         	str	r0, [sp, #0x4c]
700a1230: 9826         	ldr	r0, [sp, #0x98]
700a1232: 900e         	str	r0, [sp, #0x38]
700a1234: 9825         	ldr	r0, [sp, #0x94]
700a1236: 900f         	str	r0, [sp, #0x3c]
700a1238: 9824         	ldr	r0, [sp, #0x90]
700a123a: 9010         	str	r0, [sp, #0x40]
700a123c: 9823         	ldr	r0, [sp, #0x8c]
700a123e: 9011         	str	r0, [sp, #0x44]
700a1240: f89d 007f    	ldrb.w	r0, [sp, #0x7f]
700a1244: 07c0         	lsls	r0, r0, #0x1f
700a1246: b138         	cbz	r0, 0x700a1258 <_etoa+0x358> @ imm = #0xe
700a1248: e7ff         	b	0x700a124a <_etoa+0x34a> @ imm = #-0x2
700a124a: ed9d 0b20    	vldr	d0, [sp, #128]
700a124e: eeb1 0b40    	vneg.f64	d0, d0
700a1252: ed8d 0b0c    	vstr	d0, [sp, #48]
700a1256: e004         	b	0x700a1262 <_etoa+0x362> @ imm = #0x8
700a1258: ed9d 0b20    	vldr	d0, [sp, #128]
700a125c: ed8d 0b0c    	vstr	d0, [sp, #48]
700a1260: e7ff         	b	0x700a1262 <_etoa+0x362> @ imm = #-0x2
700a1262: 9b11         	ldr	r3, [sp, #0x44]
700a1264: 9a10         	ldr	r2, [sp, #0x40]
700a1266: 990f         	ldr	r1, [sp, #0x3c]
700a1268: 980e         	ldr	r0, [sp, #0x38]
700a126a: ed9d 0b0c    	vldr	d0, [sp, #48]
700a126e: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a1272: 9c14         	ldr	r4, [sp, #0x50]
700a1274: 9d2e         	ldr	r5, [sp, #0xb8]
700a1276: 46ee         	mov	lr, sp
700a1278: f8ce 5008    	str.w	r5, [lr, #0x8]
700a127c: f8ce 4004    	str.w	r4, [lr, #0x4]
700a1280: f8ce c000    	str.w	r12, [lr]
700a1284: f7ff fb44    	bl	0x700a0910 <_ftoa>      @ imm = #-0x978
700a1288: 9024         	str	r0, [sp, #0x90]
700a128a: 9815         	ldr	r0, [sp, #0x54]
700a128c: 2800         	cmp	r0, #0x0
700a128e: d067         	beq	0x700a1360 <_etoa+0x460> @ imm = #0xce
700a1290: e00a         	b	0x700a12a8 <_etoa+0x3a8> @ imm = #0x14
700a1292: bf00         	nop
700a1294: bf00         	nop
700a1296: bf00         	nop
700a1298: ff ff ff ff  	.word	0xffffffff
700a129c: ff ff ef 7f  	.word	0x7fefffff
700a12a0: ff ff ff ff  	.word	0xffffffff
700a12a4: ff ff ef ff  	.word	0xffefffff
700a12a8: f8dd c098    	ldr.w	r12, [sp, #0x98]
700a12ac: 982e         	ldr	r0, [sp, #0xb8]
700a12ae: 0681         	lsls	r1, r0, #0x1a
700a12b0: 2065         	movs	r0, #0x65
700a12b2: 2900         	cmp	r1, #0x0
700a12b4: bf48         	it	mi
700a12b6: 2045         	movmi	r0, #0x45
700a12b8: 9925         	ldr	r1, [sp, #0x94]
700a12ba: 9a24         	ldr	r2, [sp, #0x90]
700a12bc: 1c53         	adds	r3, r2, #0x1
700a12be: 9324         	str	r3, [sp, #0x90]
700a12c0: 9b23         	ldr	r3, [sp, #0x8c]
700a12c2: 47e0         	blx	r12
700a12c4: 9826         	ldr	r0, [sp, #0x98]
700a12c6: 9008         	str	r0, [sp, #0x20]
700a12c8: 9825         	ldr	r0, [sp, #0x94]
700a12ca: 9009         	str	r0, [sp, #0x24]
700a12cc: 9824         	ldr	r0, [sp, #0x90]
700a12ce: 900a         	str	r0, [sp, #0x28]
700a12d0: 9823         	ldr	r0, [sp, #0x8c]
700a12d2: 900b         	str	r0, [sp, #0x2c]
700a12d4: 981a         	ldr	r0, [sp, #0x68]
700a12d6: f1b0 3fff    	cmp.w	r0, #0xffffffff
700a12da: dc04         	bgt	0x700a12e6 <_etoa+0x3e6> @ imm = #0x8
700a12dc: e7ff         	b	0x700a12de <_etoa+0x3de> @ imm = #-0x2
700a12de: 981a         	ldr	r0, [sp, #0x68]
700a12e0: 4240         	rsbs	r0, r0, #0
700a12e2: 9007         	str	r0, [sp, #0x1c]
700a12e4: e002         	b	0x700a12ec <_etoa+0x3ec> @ imm = #0x4
700a12e6: 981a         	ldr	r0, [sp, #0x68]
700a12e8: 9007         	str	r0, [sp, #0x1c]
700a12ea: e7ff         	b	0x700a12ec <_etoa+0x3ec> @ imm = #-0x2
700a12ec: 9b0b         	ldr	r3, [sp, #0x2c]
700a12ee: 9a0a         	ldr	r2, [sp, #0x28]
700a12f0: 9909         	ldr	r1, [sp, #0x24]
700a12f2: 9808         	ldr	r0, [sp, #0x20]
700a12f4: f8dd c01c    	ldr.w	r12, [sp, #0x1c]
700a12f8: 9c1a         	ldr	r4, [sp, #0x68]
700a12fa: f8dd e054    	ldr.w	lr, [sp, #0x54]
700a12fe: f1ae 0501    	sub.w	r5, lr, #0x1
700a1302: 46ee         	mov	lr, sp
700a1304: 2605         	movs	r6, #0x5
700a1306: f8ce 6014    	str.w	r6, [lr, #0x14]
700a130a: f8ce 5010    	str.w	r5, [lr, #0x10]
700a130e: 2500         	movs	r5, #0x0
700a1310: f8ce 500c    	str.w	r5, [lr, #0xc]
700a1314: 250a         	movs	r5, #0xa
700a1316: f8ce 5008    	str.w	r5, [lr, #0x8]
700a131a: ea4f 74d4    	lsr.w	r4, r4, #0x1f
700a131e: f8ce 4004    	str.w	r4, [lr, #0x4]
700a1322: f8ce c000    	str.w	r12, [lr]
700a1326: f00a f863    	bl	0x700ab3f0 <_ntoa_long> @ imm = #0xa0c6
700a132a: 9024         	str	r0, [sp, #0x90]
700a132c: f89d 00b8    	ldrb.w	r0, [sp, #0xb8]
700a1330: 0780         	lsls	r0, r0, #0x1e
700a1332: 2800         	cmp	r0, #0x0
700a1334: d513         	bpl	0x700a135e <_etoa+0x45e> @ imm = #0x26
700a1336: e7ff         	b	0x700a1338 <_etoa+0x438> @ imm = #-0x2
700a1338: e7ff         	b	0x700a133a <_etoa+0x43a> @ imm = #-0x2
700a133a: 9824         	ldr	r0, [sp, #0x90]
700a133c: 9913         	ldr	r1, [sp, #0x4c]
700a133e: 1a40         	subs	r0, r0, r1
700a1340: 992d         	ldr	r1, [sp, #0xb4]
700a1342: 4288         	cmp	r0, r1
700a1344: d20a         	bhs	0x700a135c <_etoa+0x45c> @ imm = #0x14
700a1346: e7ff         	b	0x700a1348 <_etoa+0x448> @ imm = #-0x2
700a1348: f8dd c098    	ldr.w	r12, [sp, #0x98]
700a134c: 9925         	ldr	r1, [sp, #0x94]
700a134e: 9a24         	ldr	r2, [sp, #0x90]
700a1350: 1c50         	adds	r0, r2, #0x1
700a1352: 9024         	str	r0, [sp, #0x90]
700a1354: 9b23         	ldr	r3, [sp, #0x8c]
700a1356: 2020         	movs	r0, #0x20
700a1358: 47e0         	blx	r12
700a135a: e7ee         	b	0x700a133a <_etoa+0x43a> @ imm = #-0x24
700a135c: e7ff         	b	0x700a135e <_etoa+0x45e> @ imm = #-0x2
700a135e: e7ff         	b	0x700a1360 <_etoa+0x460> @ imm = #-0x2
700a1360: 9824         	ldr	r0, [sp, #0x90]
700a1362: 9027         	str	r0, [sp, #0x9c]
700a1364: e7ff         	b	0x700a1366 <_etoa+0x466> @ imm = #-0x2
700a1366: 9827         	ldr	r0, [sp, #0x9c]
700a1368: b028         	add	sp, #0xa0
700a136a: bd70         	pop	{r4, r5, r6, pc}
700a136c: bf00         	nop
700a136e: bf00         	nop
700a1370: fb 79 9f 50  	.word	0x509f79fb
700a1374: 13 44 d3 3f  	.word	0x3fd34413
700a1378: b3 c8 60 8b  	.word	0x8b60c8b3
700a137c: 28 8a c6 3f  	.word	0x3fc68a28
700a1380: 61 43 6f 63  	.word	0x636f4361
700a1384: a7 87 d2 3f  	.word	0x3fd287a7
700a1388: 71 a3 79 09  	.word	0x0979a371
700a138c: 4f 93 0a 40  	.word	0x400a934f
700a1390: ef 39 fa fe  	.word	0xfefa39ef
700a1394: 42 2e e6 bf  	.word	0xbfe62e42
700a1398: 16 55 b5 bb  	.word	0xbbb55516
700a139c: b1 6b 02 40  	.word	0x40026bb1
700a13a0: 2d 43 1c eb  	.word	0xeb1c432d
700a13a4: e2 36 1a 3f  	.word	0x3f1a36e2
700a13a8: 00 00 00 00  	.word	0x00000000
700a13ac: 80 84 2e 41  	.word	0x412e8480

700a13b0 <UART_open>:
700a13b0: b580         	push	{r7, lr}
700a13b2: b092         	sub	sp, #0x48
700a13b4: 9011         	str	r0, [sp, #0x44]
700a13b6: 9110         	str	r1, [sp, #0x40]
700a13b8: 2000         	movs	r0, #0x0
700a13ba: 900f         	str	r0, [sp, #0x3c]
700a13bc: 900e         	str	r0, [sp, #0x38]
700a13be: 900d         	str	r0, [sp, #0x34]
700a13c0: 900c         	str	r0, [sp, #0x30]
700a13c2: 9811         	ldr	r0, [sp, #0x44]
700a13c4: f248 115c    	movw	r1, #0x815c
700a13c8: f2c7 010b    	movt	r1, #0x700b
700a13cc: 6809         	ldr	r1, [r1]
700a13ce: 4288         	cmp	r0, r1
700a13d0: d304         	blo	0x700a13dc <UART_open+0x2c> @ imm = #0x8
700a13d2: e7ff         	b	0x700a13d4 <UART_open+0x24> @ imm = #-0x2
700a13d4: f04f 30ff    	mov.w	r0, #0xffffffff
700a13d8: 900f         	str	r0, [sp, #0x3c]
700a13da: e008         	b	0x700a13ee <UART_open+0x3e> @ imm = #0x10
700a13dc: 9911         	ldr	r1, [sp, #0x44]
700a13de: f248 1024    	movw	r0, #0x8124
700a13e2: f2c7 000b    	movt	r0, #0x700b
700a13e6: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a13ea: 900d         	str	r0, [sp, #0x34]
700a13ec: e7ff         	b	0x700a13ee <UART_open+0x3e> @ imm = #-0x2
700a13ee: f647 61a8    	movw	r1, #0x7ea8
700a13f2: f2c7 010b    	movt	r1, #0x700b
700a13f6: f851 0b04    	ldr	r0, [r1], #4
700a13fa: 9103         	str	r1, [sp, #0xc]
700a13fc: 2800         	cmp	r0, #0x0
700a13fe: bf18         	it	ne
700a1400: 2001         	movne	r0, #0x1
700a1402: f247 5191    	movw	r1, #0x7591
700a1406: f2c7 010b    	movt	r1, #0x700b
700a140a: 466a         	mov	r2, sp
700a140c: 6011         	str	r1, [r2]
700a140e: f247 71ee    	movw	r1, #0x77ee
700a1412: f2c7 010b    	movt	r1, #0x700b
700a1416: f647 02fc    	movw	r2, #0x78fc
700a141a: f2c7 020b    	movt	r2, #0x700b
700a141e: f240 1301    	movw	r3, #0x101
700a1422: f00f faf5    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xf5ea
700a1426: 9803         	ldr	r0, [sp, #0xc]
700a1428: f04f 31ff    	mov.w	r1, #0xffffffff
700a142c: f010 ffa0    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x10f40
700a1430: 980f         	ldr	r0, [sp, #0x3c]
700a1432: bb38         	cbnz	r0, 0x700a1484 <UART_open+0xd4> @ imm = #0x4e
700a1434: e7ff         	b	0x700a1436 <UART_open+0x86> @ imm = #-0x2
700a1436: 980d         	ldr	r0, [sp, #0x34]
700a1438: 6840         	ldr	r0, [r0, #0x4]
700a143a: 900c         	str	r0, [sp, #0x30]
700a143c: 980d         	ldr	r0, [sp, #0x34]
700a143e: 6800         	ldr	r0, [r0]
700a1440: 900b         	str	r0, [sp, #0x2c]
700a1442: 980c         	ldr	r0, [sp, #0x30]
700a1444: 2800         	cmp	r0, #0x0
700a1446: bf18         	it	ne
700a1448: 2001         	movne	r0, #0x1
700a144a: f247 7193    	movw	r1, #0x7793
700a144e: f2c7 010b    	movt	r1, #0x700b
700a1452: 466a         	mov	r2, sp
700a1454: 6011         	str	r1, [r2]
700a1456: f247 71ee    	movw	r1, #0x77ee
700a145a: f2c7 010b    	movt	r1, #0x700b
700a145e: f647 02fc    	movw	r2, #0x78fc
700a1462: f2c7 020b    	movt	r2, #0x700b
700a1466: f44f 7384    	mov.w	r3, #0x108
700a146a: f00f fad1    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xf5a2
700a146e: 980c         	ldr	r0, [sp, #0x30]
700a1470: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a1474: 2801         	cmp	r0, #0x1
700a1476: d104         	bne	0x700a1482 <UART_open+0xd2> @ imm = #0x8
700a1478: e7ff         	b	0x700a147a <UART_open+0xca> @ imm = #-0x2
700a147a: f04f 30ff    	mov.w	r0, #0xffffffff
700a147e: 900f         	str	r0, [sp, #0x3c]
700a1480: e7ff         	b	0x700a1482 <UART_open+0xd2> @ imm = #-0x2
700a1482: e7ff         	b	0x700a1484 <UART_open+0xd4> @ imm = #-0x2
700a1484: 980f         	ldr	r0, [sp, #0x3c]
700a1486: 2800         	cmp	r0, #0x0
700a1488: f040 80cd    	bne.w	0x700a1626 <UART_open+0x276> @ imm = #0x19a
700a148c: e7ff         	b	0x700a148e <UART_open+0xde> @ imm = #-0x2
700a148e: 980d         	ldr	r0, [sp, #0x34]
700a1490: 990c         	ldr	r1, [sp, #0x30]
700a1492: 6008         	str	r0, [r1]
700a1494: 9810         	ldr	r0, [sp, #0x40]
700a1496: b138         	cbz	r0, 0x700a14a8 <UART_open+0xf8> @ imm = #0xe
700a1498: e7ff         	b	0x700a149a <UART_open+0xea> @ imm = #-0x2
700a149a: 980c         	ldr	r0, [sp, #0x30]
700a149c: 3004         	adds	r0, #0x4
700a149e: 9910         	ldr	r1, [sp, #0x40]
700a14a0: 2258         	movs	r2, #0x58
700a14a2: f000 eb6c    	blx	0x700a1b7c <__aeabi_memcpy8> @ imm = #0x6d8
700a14a6: e004         	b	0x700a14b2 <UART_open+0x102> @ imm = #0x8
700a14a8: 980c         	ldr	r0, [sp, #0x30]
700a14aa: 3004         	adds	r0, #0x4
700a14ac: f00f fb70    	bl	0x700b0b90 <UART_Params_init> @ imm = #0xf6e0
700a14b0: e7ff         	b	0x700a14b2 <UART_open+0x102> @ imm = #-0x2
700a14b2: 990c         	ldr	r1, [sp, #0x30]
700a14b4: f501 7022    	add.w	r0, r1, #0x288
700a14b8: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a14bc: 980c         	ldr	r0, [sp, #0x30]
700a14be: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a14c2: 9005         	str	r0, [sp, #0x14]
700a14c4: 990c         	ldr	r1, [sp, #0x30]
700a14c6: f501 7040    	add.w	r0, r1, #0x300
700a14ca: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700a14ce: 980c         	ldr	r0, [sp, #0x30]
700a14d0: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700a14d4: 9004         	str	r0, [sp, #0x10]
700a14d6: 9804         	ldr	r0, [sp, #0x10]
700a14d8: 9905         	ldr	r1, [sp, #0x14]
700a14da: 6048         	str	r0, [r1, #0x4]
700a14dc: 980b         	ldr	r0, [sp, #0x2c]
700a14de: 6800         	ldr	r0, [r0]
700a14e0: 9905         	ldr	r1, [sp, #0x14]
700a14e2: 6008         	str	r0, [r1]
700a14e4: 980c         	ldr	r0, [sp, #0x30]
700a14e6: 6800         	ldr	r0, [r0]
700a14e8: 9905         	ldr	r1, [sp, #0x14]
700a14ea: 6608         	str	r0, [r1, #0x60]
700a14ec: 980c         	ldr	r0, [sp, #0x30]
700a14ee: 6dc0         	ldr	r0, [r0, #0x5c]
700a14f0: 9905         	ldr	r1, [sp, #0x14]
700a14f2: 6088         	str	r0, [r1, #0x8]
700a14f4: 980c         	ldr	r0, [sp, #0x30]
700a14f6: 6e00         	ldr	r0, [r0, #0x60]
700a14f8: 9905         	ldr	r1, [sp, #0x14]
700a14fa: 60c8         	str	r0, [r1, #0xc]
700a14fc: 980c         	ldr	r0, [sp, #0x30]
700a14fe: 6e40         	ldr	r0, [r0, #0x64]
700a1500: 9905         	ldr	r1, [sp, #0x14]
700a1502: 6108         	str	r0, [r1, #0x10]
700a1504: 980c         	ldr	r0, [sp, #0x30]
700a1506: 6e80         	ldr	r0, [r0, #0x68]
700a1508: 9905         	ldr	r1, [sp, #0x14]
700a150a: 6148         	str	r0, [r1, #0x14]
700a150c: 980c         	ldr	r0, [sp, #0x30]
700a150e: 6ec0         	ldr	r0, [r0, #0x6c]
700a1510: 9905         	ldr	r1, [sp, #0x14]
700a1512: 6188         	str	r0, [r1, #0x18]
700a1514: 980c         	ldr	r0, [sp, #0x30]
700a1516: 6f00         	ldr	r0, [r0, #0x70]
700a1518: 9905         	ldr	r1, [sp, #0x14]
700a151a: 61c8         	str	r0, [r1, #0x1c]
700a151c: 980c         	ldr	r0, [sp, #0x30]
700a151e: 6f40         	ldr	r0, [r0, #0x74]
700a1520: 9905         	ldr	r1, [sp, #0x14]
700a1522: 6208         	str	r0, [r1, #0x20]
700a1524: 980c         	ldr	r0, [sp, #0x30]
700a1526: 6f80         	ldr	r0, [r0, #0x78]
700a1528: 9905         	ldr	r1, [sp, #0x14]
700a152a: 6248         	str	r0, [r1, #0x24]
700a152c: 9905         	ldr	r1, [sp, #0x14]
700a152e: 2000         	movs	r0, #0x0
700a1530: 6548         	str	r0, [r1, #0x54]
700a1532: 990b         	ldr	r1, [sp, #0x2c]
700a1534: 6849         	ldr	r1, [r1, #0x4]
700a1536: 9a04         	ldr	r2, [sp, #0x10]
700a1538: 6011         	str	r1, [r2]
700a153a: 990c         	ldr	r1, [sp, #0x30]
700a153c: 6849         	ldr	r1, [r1, #0x4]
700a153e: 9a04         	ldr	r2, [sp, #0x10]
700a1540: 6051         	str	r1, [r2, #0x4]
700a1542: 990c         	ldr	r1, [sp, #0x30]
700a1544: 6849         	ldr	r1, [r1, #0x4]
700a1546: 9a04         	ldr	r2, [sp, #0x10]
700a1548: 6051         	str	r1, [r2, #0x4]
700a154a: 990c         	ldr	r1, [sp, #0x30]
700a154c: 6889         	ldr	r1, [r1, #0x8]
700a154e: 9a04         	ldr	r2, [sp, #0x10]
700a1550: 6091         	str	r1, [r2, #0x8]
700a1552: 990c         	ldr	r1, [sp, #0x30]
700a1554: 68c9         	ldr	r1, [r1, #0xc]
700a1556: 9a04         	ldr	r2, [sp, #0x10]
700a1558: 60d1         	str	r1, [r2, #0xc]
700a155a: 990c         	ldr	r1, [sp, #0x30]
700a155c: 6909         	ldr	r1, [r1, #0x10]
700a155e: 9a04         	ldr	r2, [sp, #0x10]
700a1560: 6111         	str	r1, [r2, #0x10]
700a1562: 990c         	ldr	r1, [sp, #0x30]
700a1564: 6989         	ldr	r1, [r1, #0x18]
700a1566: 9a04         	ldr	r2, [sp, #0x10]
700a1568: 6151         	str	r1, [r2, #0x14]
700a156a: 990c         	ldr	r1, [sp, #0x30]
700a156c: 6a89         	ldr	r1, [r1, #0x28]
700a156e: 9a04         	ldr	r2, [sp, #0x10]
700a1570: 6191         	str	r1, [r2, #0x18]
700a1572: 990c         	ldr	r1, [sp, #0x30]
700a1574: 6ac9         	ldr	r1, [r1, #0x2c]
700a1576: 9a04         	ldr	r2, [sp, #0x10]
700a1578: 61d1         	str	r1, [r2, #0x1c]
700a157a: 990c         	ldr	r1, [sp, #0x30]
700a157c: 6b49         	ldr	r1, [r1, #0x34]
700a157e: 9a04         	ldr	r2, [sp, #0x10]
700a1580: 6251         	str	r1, [r2, #0x24]
700a1582: 990c         	ldr	r1, [sp, #0x30]
700a1584: 6b09         	ldr	r1, [r1, #0x30]
700a1586: 9a04         	ldr	r2, [sp, #0x10]
700a1588: 6211         	str	r1, [r2, #0x20]
700a158a: 990c         	ldr	r1, [sp, #0x30]
700a158c: f891 1038    	ldrb.w	r1, [r1, #0x38]
700a1590: 9a04         	ldr	r2, [sp, #0x10]
700a1592: f882 1028    	strb.w	r1, [r2, #0x28]
700a1596: 990c         	ldr	r1, [sp, #0x30]
700a1598: 6c49         	ldr	r1, [r1, #0x44]
700a159a: 9a04         	ldr	r2, [sp, #0x10]
700a159c: 62d1         	str	r1, [r2, #0x2c]
700a159e: 990c         	ldr	r1, [sp, #0x30]
700a15a0: 6c89         	ldr	r1, [r1, #0x48]
700a15a2: 9a04         	ldr	r2, [sp, #0x10]
700a15a4: 6391         	str	r1, [r2, #0x38]
700a15a6: 990c         	ldr	r1, [sp, #0x30]
700a15a8: 6cc9         	ldr	r1, [r1, #0x4c]
700a15aa: 9a04         	ldr	r2, [sp, #0x10]
700a15ac: 63d1         	str	r1, [r2, #0x3c]
700a15ae: 9904         	ldr	r1, [sp, #0x10]
700a15b0: 6488         	str	r0, [r1, #0x48]
700a15b2: 9904         	ldr	r1, [sp, #0x10]
700a15b4: 64c8         	str	r0, [r1, #0x4c]
700a15b6: 980c         	ldr	r0, [sp, #0x30]
700a15b8: 6d00         	ldr	r0, [r0, #0x50]
700a15ba: 9904         	ldr	r1, [sp, #0x10]
700a15bc: 6408         	str	r0, [r1, #0x40]
700a15be: 980c         	ldr	r0, [sp, #0x30]
700a15c0: 6d40         	ldr	r0, [r0, #0x54]
700a15c2: 9904         	ldr	r1, [sp, #0x10]
700a15c4: 6448         	str	r0, [r1, #0x44]
700a15c6: 980c         	ldr	r0, [sp, #0x30]
700a15c8: 69c0         	ldr	r0, [r0, #0x1c]
700a15ca: 9904         	ldr	r1, [sp, #0x10]
700a15cc: 6348         	str	r0, [r1, #0x34]
700a15ce: 980c         	ldr	r0, [sp, #0x30]
700a15d0: 6940         	ldr	r0, [r0, #0x14]
700a15d2: 9904         	ldr	r1, [sp, #0x10]
700a15d4: 6308         	str	r0, [r1, #0x30]
700a15d6: 980c         	ldr	r0, [sp, #0x30]
700a15d8: 6d80         	ldr	r0, [r0, #0x58]
700a15da: 9904         	ldr	r1, [sp, #0x10]
700a15dc: 6508         	str	r0, [r1, #0x50]
700a15de: 9904         	ldr	r1, [sp, #0x10]
700a15e0: f245 3011    	movw	r0, #0x5311
700a15e4: f2c7 000b    	movt	r0, #0x700b
700a15e8: 6548         	str	r0, [r1, #0x54]
700a15ea: 9904         	ldr	r1, [sp, #0x10]
700a15ec: f644 20a1    	movw	r0, #0x4aa1
700a15f0: f2c7 000b    	movt	r0, #0x700b
700a15f4: 6588         	str	r0, [r1, #0x58]
700a15f6: 9904         	ldr	r1, [sp, #0x10]
700a15f8: f242 40f1    	movw	r0, #0x24f1
700a15fc: f2c7 000b    	movt	r0, #0x700b
700a1600: 65c8         	str	r0, [r1, #0x5c]
700a1602: 9904         	ldr	r1, [sp, #0x10]
700a1604: f242 4031    	movw	r0, #0x2431
700a1608: f2c7 000b    	movt	r0, #0x700b
700a160c: 6608         	str	r0, [r1, #0x60]
700a160e: 9904         	ldr	r1, [sp, #0x10]
700a1610: f245 3031    	movw	r0, #0x5331
700a1614: f2c7 000b    	movt	r0, #0x700b
700a1618: 6648         	str	r0, [r1, #0x64]
700a161a: 980c         	ldr	r0, [sp, #0x30]
700a161c: 3004         	adds	r0, #0x4
700a161e: f012 f827    	bl	0x700b3670 <UART_checkOpenParams> @ imm = #0x1204e
700a1622: 900f         	str	r0, [sp, #0x3c]
700a1624: e7ff         	b	0x700a1626 <UART_open+0x276> @ imm = #-0x2
700a1626: 980f         	ldr	r0, [sp, #0x3c]
700a1628: 2800         	cmp	r0, #0x0
700a162a: f040 80b8    	bne.w	0x700a179e <UART_open+0x3ee> @ imm = #0x170
700a162e: e7ff         	b	0x700a1630 <UART_open+0x280> @ imm = #-0x2
700a1630: 9905         	ldr	r1, [sp, #0x14]
700a1632: 2000         	movs	r0, #0x0
700a1634: 6548         	str	r0, [r1, #0x54]
700a1636: 980c         	ldr	r0, [sp, #0x30]
700a1638: 6b00         	ldr	r0, [r0, #0x30]
700a163a: 2803         	cmp	r0, #0x3
700a163c: d117         	bne	0x700a166e <UART_open+0x2be> @ imm = #0x2e
700a163e: e7ff         	b	0x700a1640 <UART_open+0x290> @ imm = #-0x2
700a1640: 9911         	ldr	r1, [sp, #0x44]
700a1642: f647 50f0    	movw	r0, #0x7df0
700a1646: f2c7 000b    	movt	r0, #0x700b
700a164a: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a164e: 9904         	ldr	r1, [sp, #0x10]
700a1650: 6488         	str	r0, [r1, #0x48]
700a1652: 9911         	ldr	r1, [sp, #0x44]
700a1654: f248 1060    	movw	r0, #0x8160
700a1658: f2c7 000b    	movt	r0, #0x700b
700a165c: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a1660: 9904         	ldr	r1, [sp, #0x10]
700a1662: 64c8         	str	r0, [r1, #0x4c]
700a1664: 9805         	ldr	r0, [sp, #0x14]
700a1666: f007 f9a3    	bl	0x700a89b0 <UART_lld_initDma> @ imm = #0x7346
700a166a: 900f         	str	r0, [sp, #0x3c]
700a166c: e008         	b	0x700a1680 <UART_open+0x2d0> @ imm = #0x10
700a166e: 9805         	ldr	r0, [sp, #0x14]
700a1670: f008 fb26    	bl	0x700a9cc0 <UART_lld_init> @ imm = #0x864c
700a1674: 900f         	str	r0, [sp, #0x3c]
700a1676: 990c         	ldr	r1, [sp, #0x30]
700a1678: 2000         	movs	r0, #0x0
700a167a: f8c1 0280    	str.w	r0, [r1, #0x280]
700a167e: e7ff         	b	0x700a1680 <UART_open+0x2d0> @ imm = #-0x2
700a1680: 980f         	ldr	r0, [sp, #0x3c]
700a1682: 2800         	cmp	r0, #0x0
700a1684: f040 808a    	bne.w	0x700a179c <UART_open+0x3ec> @ imm = #0x114
700a1688: e7ff         	b	0x700a168a <UART_open+0x2da> @ imm = #-0x2
700a168a: 980c         	ldr	r0, [sp, #0x30]
700a168c: 308c         	adds	r0, #0x8c
700a168e: f00e fc9f    	bl	0x700affd0 <SemaphoreP_constructMutex> @ imm = #0xe93e
700a1692: 900f         	str	r0, [sp, #0x3c]
700a1694: 980f         	ldr	r0, [sp, #0x3c]
700a1696: b930         	cbnz	r0, 0x700a16a6 <UART_open+0x2f6> @ imm = #0xc
700a1698: e7ff         	b	0x700a169a <UART_open+0x2ea> @ imm = #-0x2
700a169a: 990c         	ldr	r1, [sp, #0x30]
700a169c: f101 008c    	add.w	r0, r1, #0x8c
700a16a0: f8c1 0088    	str.w	r0, [r1, #0x88]
700a16a4: e7ff         	b	0x700a16a6 <UART_open+0x2f6> @ imm = #-0x2
700a16a6: 980c         	ldr	r0, [sp, #0x30]
700a16a8: f500 7094    	add.w	r0, r0, #0x128
700a16ac: 2100         	movs	r1, #0x0
700a16ae: f00e fbff    	bl	0x700afeb0 <SemaphoreP_constructBinary> @ imm = #0xe7fe
700a16b2: 4601         	mov	r1, r0
700a16b4: 980f         	ldr	r0, [sp, #0x3c]
700a16b6: 4408         	add	r0, r1
700a16b8: 900f         	str	r0, [sp, #0x3c]
700a16ba: 980f         	ldr	r0, [sp, #0x3c]
700a16bc: b958         	cbnz	r0, 0x700a16d6 <UART_open+0x326> @ imm = #0x16
700a16be: e7ff         	b	0x700a16c0 <UART_open+0x310> @ imm = #-0x2
700a16c0: 990c         	ldr	r1, [sp, #0x30]
700a16c2: f501 7094    	add.w	r0, r1, #0x128
700a16c6: f8c1 0124    	str.w	r0, [r1, #0x124]
700a16ca: 980c         	ldr	r0, [sp, #0x30]
700a16cc: f8d0 0124    	ldr.w	r0, [r0, #0x124]
700a16d0: 9905         	ldr	r1, [sp, #0x14]
700a16d2: 6588         	str	r0, [r1, #0x58]
700a16d4: e7ff         	b	0x700a16d6 <UART_open+0x326> @ imm = #-0x2
700a16d6: 980c         	ldr	r0, [sp, #0x30]
700a16d8: f500 70e2    	add.w	r0, r0, #0x1c4
700a16dc: 2100         	movs	r1, #0x0
700a16de: f00e fbe7    	bl	0x700afeb0 <SemaphoreP_constructBinary> @ imm = #0xe7ce
700a16e2: 4601         	mov	r1, r0
700a16e4: 980f         	ldr	r0, [sp, #0x3c]
700a16e6: 4408         	add	r0, r1
700a16e8: 900f         	str	r0, [sp, #0x3c]
700a16ea: 980f         	ldr	r0, [sp, #0x3c]
700a16ec: b958         	cbnz	r0, 0x700a1706 <UART_open+0x356> @ imm = #0x16
700a16ee: e7ff         	b	0x700a16f0 <UART_open+0x340> @ imm = #-0x2
700a16f0: 990c         	ldr	r1, [sp, #0x30]
700a16f2: f501 70e2    	add.w	r0, r1, #0x1c4
700a16f6: f8c1 01c0    	str.w	r0, [r1, #0x1c0]
700a16fa: 980c         	ldr	r0, [sp, #0x30]
700a16fc: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700a1700: 9905         	ldr	r1, [sp, #0x14]
700a1702: 65c8         	str	r0, [r1, #0x5c]
700a1704: e7ff         	b	0x700a1706 <UART_open+0x356> @ imm = #-0x2
700a1706: 980c         	ldr	r0, [sp, #0x30]
700a1708: 6b00         	ldr	r0, [r0, #0x30]
700a170a: 2801         	cmp	r0, #0x1
700a170c: d145         	bne	0x700a179a <UART_open+0x3ea> @ imm = #0x8a
700a170e: e7ff         	b	0x700a1710 <UART_open+0x360> @ imm = #-0x2
700a1710: 980c         	ldr	r0, [sp, #0x30]
700a1712: 6bc0         	ldr	r0, [r0, #0x3c]
700a1714: 2801         	cmp	r0, #0x1
700a1716: d040         	beq	0x700a179a <UART_open+0x3ea> @ imm = #0x80
700a1718: e7ff         	b	0x700a171a <UART_open+0x36a> @ imm = #-0x2
700a171a: 980c         	ldr	r0, [sp, #0x30]
700a171c: 6b40         	ldr	r0, [r0, #0x34]
700a171e: f64f 71ff    	movw	r1, #0xffff
700a1722: 1a40         	subs	r0, r0, r1
700a1724: bf18         	it	ne
700a1726: 2001         	movne	r0, #0x1
700a1728: f247 41f3    	movw	r1, #0x74f3
700a172c: f2c7 010b    	movt	r1, #0x700b
700a1730: 466a         	mov	r2, sp
700a1732: 6011         	str	r1, [r2]
700a1734: f247 71ee    	movw	r1, #0x77ee
700a1738: f2c7 010b    	movt	r1, #0x700b
700a173c: f647 02fc    	movw	r2, #0x78fc
700a1740: f2c7 020b    	movt	r2, #0x700b
700a1744: f44f 73bf    	mov.w	r3, #0x17e
700a1748: f00f f962    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xf2c4
700a174c: a806         	add	r0, sp, #0x18
700a174e: 9002         	str	r0, [sp, #0x8]
700a1750: f013 fefe    	bl	0x700b5550 <HwiP_Params_init> @ imm = #0x13dfc
700a1754: 9902         	ldr	r1, [sp, #0x8]
700a1756: 980c         	ldr	r0, [sp, #0x30]
700a1758: 6b40         	ldr	r0, [r0, #0x34]
700a175a: 9006         	str	r0, [sp, #0x18]
700a175c: f244 6051    	movw	r0, #0x4651
700a1760: f2c7 000a    	movt	r0, #0x700a
700a1764: 9007         	str	r0, [sp, #0x1c]
700a1766: 980c         	ldr	r0, [sp, #0x30]
700a1768: f890 0038    	ldrb.w	r0, [r0, #0x38]
700a176c: f88d 0026    	strb.w	r0, [sp, #0x26]
700a1770: 9805         	ldr	r0, [sp, #0x14]
700a1772: 9008         	str	r0, [sp, #0x20]
700a1774: 980c         	ldr	r0, [sp, #0x30]
700a1776: f500 7018    	add.w	r0, r0, #0x260
700a177a: f013 ff01    	bl	0x700b5580 <HwiP_construct> @ imm = #0x13e02
700a177e: 4601         	mov	r1, r0
700a1780: 980f         	ldr	r0, [sp, #0x3c]
700a1782: 4408         	add	r0, r1
700a1784: 900f         	str	r0, [sp, #0x3c]
700a1786: 980f         	ldr	r0, [sp, #0x3c]
700a1788: b930         	cbnz	r0, 0x700a1798 <UART_open+0x3e8> @ imm = #0xc
700a178a: e7ff         	b	0x700a178c <UART_open+0x3dc> @ imm = #-0x2
700a178c: 990c         	ldr	r1, [sp, #0x30]
700a178e: f501 7018    	add.w	r0, r1, #0x260
700a1792: f8c1 025c    	str.w	r0, [r1, #0x25c]
700a1796: e7ff         	b	0x700a1798 <UART_open+0x3e8> @ imm = #-0x2
700a1798: e7ff         	b	0x700a179a <UART_open+0x3ea> @ imm = #-0x2
700a179a: e7ff         	b	0x700a179c <UART_open+0x3ec> @ imm = #-0x2
700a179c: e7ff         	b	0x700a179e <UART_open+0x3ee> @ imm = #-0x2
700a179e: 980f         	ldr	r0, [sp, #0x3c]
700a17a0: b938         	cbnz	r0, 0x700a17b2 <UART_open+0x402> @ imm = #0xe
700a17a2: e7ff         	b	0x700a17a4 <UART_open+0x3f4> @ imm = #-0x2
700a17a4: 990c         	ldr	r1, [sp, #0x30]
700a17a6: 2001         	movs	r0, #0x1
700a17a8: f8c1 0084    	str.w	r0, [r1, #0x84]
700a17ac: 980d         	ldr	r0, [sp, #0x34]
700a17ae: 900e         	str	r0, [sp, #0x38]
700a17b0: e7ff         	b	0x700a17b2 <UART_open+0x402> @ imm = #-0x2
700a17b2: f647 60a8    	movw	r0, #0x7ea8
700a17b6: f2c7 000b    	movt	r0, #0x700b
700a17ba: 3004         	adds	r0, #0x4
700a17bc: f011 fe68    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x11cd0
700a17c0: 980f         	ldr	r0, [sp, #0x3c]
700a17c2: b140         	cbz	r0, 0x700a17d6 <UART_open+0x426> @ imm = #0x10
700a17c4: e7ff         	b	0x700a17c6 <UART_open+0x416> @ imm = #-0x2
700a17c6: 980d         	ldr	r0, [sp, #0x34]
700a17c8: b120         	cbz	r0, 0x700a17d4 <UART_open+0x424> @ imm = #0x8
700a17ca: e7ff         	b	0x700a17cc <UART_open+0x41c> @ imm = #-0x2
700a17cc: 980d         	ldr	r0, [sp, #0x34]
700a17ce: f005 f84f    	bl	0x700a6870 <UART_close> @ imm = #0x509e
700a17d2: e7ff         	b	0x700a17d4 <UART_open+0x424> @ imm = #-0x2
700a17d4: e7ff         	b	0x700a17d6 <UART_open+0x426> @ imm = #-0x2
700a17d6: 980e         	ldr	r0, [sp, #0x38]
700a17d8: b012         	add	sp, #0x48
700a17da: bd80         	pop	{r7, pc}

700a17dc <__aeabi_ldiv0>:
700a17dc: e12fff1e     	bx	lr

700a17e0 <Udma_chAllocResource>:
700a17e0: b580         	push	{r7, lr}
700a17e2: b088         	sub	sp, #0x20
700a17e4: 9007         	str	r0, [sp, #0x1c]
700a17e6: 2000         	movs	r0, #0x0
700a17e8: 9006         	str	r0, [sp, #0x18]
700a17ea: f64f 70ff    	movw	r0, #0xffff
700a17ee: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a17f2: 9807         	ldr	r0, [sp, #0x1c]
700a17f4: 6e80         	ldr	r0, [r0, #0x68]
700a17f6: 9004         	str	r0, [sp, #0x10]
700a17f8: 9807         	ldr	r0, [sp, #0x1c]
700a17fa: 7800         	ldrb	r0, [r0]
700a17fc: 0740         	lsls	r0, r0, #0x1d
700a17fe: 2800         	cmp	r0, #0x0
700a1800: d54d         	bpl	0x700a189e <Udma_chAllocResource+0xbe> @ imm = #0x9a
700a1802: e7ff         	b	0x700a1804 <Udma_chAllocResource+0x24> @ imm = #-0x2
700a1804: 9807         	ldr	r0, [sp, #0x1c]
700a1806: 7800         	ldrb	r0, [r0]
700a1808: 0640         	lsls	r0, r0, #0x19
700a180a: 2800         	cmp	r0, #0x0
700a180c: d508         	bpl	0x700a1820 <Udma_chAllocResource+0x40> @ imm = #0x10
700a180e: e7ff         	b	0x700a1810 <Udma_chAllocResource+0x30> @ imm = #-0x2
700a1810: 9807         	ldr	r0, [sp, #0x1c]
700a1812: 6840         	ldr	r0, [r0, #0x4]
700a1814: 9904         	ldr	r1, [sp, #0x10]
700a1816: f008 fc1b    	bl	0x700aa050 <Udma_rmAllocBlkCopyHcCh> @ imm = #0x8836
700a181a: 9907         	ldr	r1, [sp, #0x1c]
700a181c: 66c8         	str	r0, [r1, #0x6c]
700a181e: e016         	b	0x700a184e <Udma_chAllocResource+0x6e> @ imm = #0x2c
700a1820: 9807         	ldr	r0, [sp, #0x1c]
700a1822: 7800         	ldrb	r0, [r0]
700a1824: 0600         	lsls	r0, r0, #0x18
700a1826: 2800         	cmp	r0, #0x0
700a1828: d508         	bpl	0x700a183c <Udma_chAllocResource+0x5c> @ imm = #0x10
700a182a: e7ff         	b	0x700a182c <Udma_chAllocResource+0x4c> @ imm = #-0x2
700a182c: 9807         	ldr	r0, [sp, #0x1c]
700a182e: 6840         	ldr	r0, [r0, #0x4]
700a1830: 9904         	ldr	r1, [sp, #0x10]
700a1832: f008 fca5    	bl	0x700aa180 <Udma_rmAllocBlkCopyUhcCh> @ imm = #0x894a
700a1836: 9907         	ldr	r1, [sp, #0x1c]
700a1838: 66c8         	str	r0, [r1, #0x6c]
700a183a: e007         	b	0x700a184c <Udma_chAllocResource+0x6c> @ imm = #0xe
700a183c: 9807         	ldr	r0, [sp, #0x1c]
700a183e: 6840         	ldr	r0, [r0, #0x4]
700a1840: 9904         	ldr	r1, [sp, #0x10]
700a1842: f008 fb6d    	bl	0x700a9f20 <Udma_rmAllocBlkCopyCh> @ imm = #0x86da
700a1846: 9907         	ldr	r1, [sp, #0x1c]
700a1848: 66c8         	str	r0, [r1, #0x6c]
700a184a: e7ff         	b	0x700a184c <Udma_chAllocResource+0x6c> @ imm = #-0x2
700a184c: e7ff         	b	0x700a184e <Udma_chAllocResource+0x6e> @ imm = #-0x2
700a184e: 9807         	ldr	r0, [sp, #0x1c]
700a1850: 6ec0         	ldr	r0, [r0, #0x6c]
700a1852: f510 3f80    	cmn.w	r0, #0x10000
700a1856: d104         	bne	0x700a1862 <Udma_chAllocResource+0x82> @ imm = #0x8
700a1858: e7ff         	b	0x700a185a <Udma_chAllocResource+0x7a> @ imm = #-0x2
700a185a: f06f 0004    	mvn	r0, #0x4
700a185e: 9006         	str	r0, [sp, #0x18]
700a1860: e01c         	b	0x700a189c <Udma_chAllocResource+0xbc> @ imm = #0x38
700a1862: 9807         	ldr	r0, [sp, #0x1c]
700a1864: 6e80         	ldr	r0, [r0, #0x68]
700a1866: 6800         	ldr	r0, [r0]
700a1868: 2801         	cmp	r0, #0x1
700a186a: d10b         	bne	0x700a1884 <Udma_chAllocResource+0xa4> @ imm = #0x16
700a186c: e7ff         	b	0x700a186e <Udma_chAllocResource+0x8e> @ imm = #-0x2
700a186e: 9907         	ldr	r1, [sp, #0x1c]
700a1870: 2000         	movs	r0, #0x0
700a1872: f6cf 70ff    	movt	r0, #0xffff
700a1876: 6708         	str	r0, [r1, #0x70]
700a1878: 9907         	ldr	r1, [sp, #0x1c]
700a187a: 2004         	movs	r0, #0x4
700a187c: f6cf 70ff    	movt	r0, #0xffff
700a1880: 67c8         	str	r0, [r1, #0x7c]
700a1882: e00a         	b	0x700a189a <Udma_chAllocResource+0xba> @ imm = #0x14
700a1884: 9907         	ldr	r1, [sp, #0x1c]
700a1886: 6ec8         	ldr	r0, [r1, #0x6c]
700a1888: 6708         	str	r0, [r1, #0x70]
700a188a: 9907         	ldr	r1, [sp, #0x1c]
700a188c: 6f08         	ldr	r0, [r1, #0x70]
700a188e: 9a04         	ldr	r2, [sp, #0x10]
700a1890: f8d2 20d8    	ldr.w	r2, [r2, #0xd8]
700a1894: 4410         	add	r0, r2
700a1896: 67c8         	str	r0, [r1, #0x7c]
700a1898: e7ff         	b	0x700a189a <Udma_chAllocResource+0xba> @ imm = #-0x2
700a189a: e7ff         	b	0x700a189c <Udma_chAllocResource+0xbc> @ imm = #-0x2
700a189c: e0bd         	b	0x700a1a1a <Udma_chAllocResource+0x23a> @ imm = #0x17a
700a189e: 9807         	ldr	r0, [sp, #0x1c]
700a18a0: 7800         	ldrb	r0, [r0]
700a18a2: 07c0         	lsls	r0, r0, #0x1f
700a18a4: 2800         	cmp	r0, #0x0
700a18a6: d03f         	beq	0x700a1928 <Udma_chAllocResource+0x148> @ imm = #0x7e
700a18a8: e7ff         	b	0x700a18aa <Udma_chAllocResource+0xca> @ imm = #-0x2
700a18aa: 9807         	ldr	r0, [sp, #0x1c]
700a18ac: 7800         	ldrb	r0, [r0]
700a18ae: 0640         	lsls	r0, r0, #0x19
700a18b0: 2800         	cmp	r0, #0x0
700a18b2: d508         	bpl	0x700a18c6 <Udma_chAllocResource+0xe6> @ imm = #0x10
700a18b4: e7ff         	b	0x700a18b6 <Udma_chAllocResource+0xd6> @ imm = #-0x2
700a18b6: 9807         	ldr	r0, [sp, #0x1c]
700a18b8: 6840         	ldr	r0, [r0, #0x4]
700a18ba: 9904         	ldr	r1, [sp, #0x10]
700a18bc: f008 ff58    	bl	0x700aa770 <Udma_rmAllocTxHcCh> @ imm = #0x8eb0
700a18c0: 9907         	ldr	r1, [sp, #0x1c]
700a18c2: 66c8         	str	r0, [r1, #0x6c]
700a18c4: e025         	b	0x700a1912 <Udma_chAllocResource+0x132> @ imm = #0x4a
700a18c6: 9807         	ldr	r0, [sp, #0x1c]
700a18c8: 7840         	ldrb	r0, [r0, #0x1]
700a18ca: 07c0         	lsls	r0, r0, #0x1f
700a18cc: b148         	cbz	r0, 0x700a18e2 <Udma_chAllocResource+0x102> @ imm = #0x12
700a18ce: e7ff         	b	0x700a18d0 <Udma_chAllocResource+0xf0> @ imm = #-0x2
700a18d0: 9a07         	ldr	r2, [sp, #0x1c]
700a18d2: 9904         	ldr	r1, [sp, #0x10]
700a18d4: 6850         	ldr	r0, [r2, #0x4]
700a18d6: 68d2         	ldr	r2, [r2, #0xc]
700a18d8: f006 fe5a    	bl	0x700a8590 <Udma_rmAllocMappedTxCh> @ imm = #0x6cb4
700a18dc: 9907         	ldr	r1, [sp, #0x1c]
700a18de: 66c8         	str	r0, [r1, #0x6c]
700a18e0: e016         	b	0x700a1910 <Udma_chAllocResource+0x130> @ imm = #0x2c
700a18e2: 9807         	ldr	r0, [sp, #0x1c]
700a18e4: 7800         	ldrb	r0, [r0]
700a18e6: 0600         	lsls	r0, r0, #0x18
700a18e8: 2800         	cmp	r0, #0x0
700a18ea: d508         	bpl	0x700a18fe <Udma_chAllocResource+0x11e> @ imm = #0x10
700a18ec: e7ff         	b	0x700a18ee <Udma_chAllocResource+0x10e> @ imm = #-0x2
700a18ee: 9807         	ldr	r0, [sp, #0x1c]
700a18f0: 6840         	ldr	r0, [r0, #0x4]
700a18f2: 9904         	ldr	r1, [sp, #0x10]
700a18f4: f008 ffd4    	bl	0x700aa8a0 <Udma_rmAllocTxUhcCh> @ imm = #0x8fa8
700a18f8: 9907         	ldr	r1, [sp, #0x1c]
700a18fa: 66c8         	str	r0, [r1, #0x6c]
700a18fc: e007         	b	0x700a190e <Udma_chAllocResource+0x12e> @ imm = #0xe
700a18fe: 9807         	ldr	r0, [sp, #0x1c]
700a1900: 6840         	ldr	r0, [r0, #0x4]
700a1902: 9904         	ldr	r1, [sp, #0x10]
700a1904: f008 fe9c    	bl	0x700aa640 <Udma_rmAllocTxCh> @ imm = #0x8d38
700a1908: 9907         	ldr	r1, [sp, #0x1c]
700a190a: 66c8         	str	r0, [r1, #0x6c]
700a190c: e7ff         	b	0x700a190e <Udma_chAllocResource+0x12e> @ imm = #-0x2
700a190e: e7ff         	b	0x700a1910 <Udma_chAllocResource+0x130> @ imm = #-0x2
700a1910: e7ff         	b	0x700a1912 <Udma_chAllocResource+0x132> @ imm = #-0x2
700a1912: 9807         	ldr	r0, [sp, #0x1c]
700a1914: 6ec0         	ldr	r0, [r0, #0x6c]
700a1916: f510 3f80    	cmn.w	r0, #0x10000
700a191a: d104         	bne	0x700a1926 <Udma_chAllocResource+0x146> @ imm = #0x8
700a191c: e7ff         	b	0x700a191e <Udma_chAllocResource+0x13e> @ imm = #-0x2
700a191e: f06f 0004    	mvn	r0, #0x4
700a1922: 9006         	str	r0, [sp, #0x18]
700a1924: e7ff         	b	0x700a1926 <Udma_chAllocResource+0x146> @ imm = #-0x2
700a1926: e05c         	b	0x700a19e2 <Udma_chAllocResource+0x202> @ imm = #0xb8
700a1928: 9807         	ldr	r0, [sp, #0x1c]
700a192a: 7800         	ldrb	r0, [r0]
700a192c: 0640         	lsls	r0, r0, #0x19
700a192e: 2800         	cmp	r0, #0x0
700a1930: d508         	bpl	0x700a1944 <Udma_chAllocResource+0x164> @ imm = #0x10
700a1932: e7ff         	b	0x700a1934 <Udma_chAllocResource+0x154> @ imm = #-0x2
700a1934: 9807         	ldr	r0, [sp, #0x1c]
700a1936: 6840         	ldr	r0, [r0, #0x4]
700a1938: 9904         	ldr	r1, [sp, #0x10]
700a193a: f008 fd51    	bl	0x700aa3e0 <Udma_rmAllocRxHcCh> @ imm = #0x8aa2
700a193e: 9907         	ldr	r1, [sp, #0x1c]
700a1940: 6708         	str	r0, [r1, #0x70]
700a1942: e026         	b	0x700a1992 <Udma_chAllocResource+0x1b2> @ imm = #0x4c
700a1944: 9807         	ldr	r0, [sp, #0x1c]
700a1946: 7840         	ldrb	r0, [r0, #0x1]
700a1948: 07c0         	lsls	r0, r0, #0x1f
700a194a: b150         	cbz	r0, 0x700a1962 <Udma_chAllocResource+0x182> @ imm = #0x14
700a194c: e7ff         	b	0x700a194e <Udma_chAllocResource+0x16e> @ imm = #-0x2
700a194e: 9a07         	ldr	r2, [sp, #0x1c]
700a1950: 9904         	ldr	r1, [sp, #0x10]
700a1952: 6850         	ldr	r0, [r2, #0x4]
700a1954: 68d2         	ldr	r2, [r2, #0xc]
700a1956: 3a04         	subs	r2, #0x4
700a1958: f006 fd6a    	bl	0x700a8430 <Udma_rmAllocMappedRxCh> @ imm = #0x6ad4
700a195c: 9907         	ldr	r1, [sp, #0x1c]
700a195e: 6708         	str	r0, [r1, #0x70]
700a1960: e016         	b	0x700a1990 <Udma_chAllocResource+0x1b0> @ imm = #0x2c
700a1962: 9807         	ldr	r0, [sp, #0x1c]
700a1964: 7800         	ldrb	r0, [r0]
700a1966: 0600         	lsls	r0, r0, #0x18
700a1968: 2800         	cmp	r0, #0x0
700a196a: d508         	bpl	0x700a197e <Udma_chAllocResource+0x19e> @ imm = #0x10
700a196c: e7ff         	b	0x700a196e <Udma_chAllocResource+0x18e> @ imm = #-0x2
700a196e: 9807         	ldr	r0, [sp, #0x1c]
700a1970: 6840         	ldr	r0, [r0, #0x4]
700a1972: 9904         	ldr	r1, [sp, #0x10]
700a1974: f008 fdcc    	bl	0x700aa510 <Udma_rmAllocRxUhcCh> @ imm = #0x8b98
700a1978: 9907         	ldr	r1, [sp, #0x1c]
700a197a: 6708         	str	r0, [r1, #0x70]
700a197c: e007         	b	0x700a198e <Udma_chAllocResource+0x1ae> @ imm = #0xe
700a197e: 9807         	ldr	r0, [sp, #0x1c]
700a1980: 6840         	ldr	r0, [r0, #0x4]
700a1982: 9904         	ldr	r1, [sp, #0x10]
700a1984: f008 fc94    	bl	0x700aa2b0 <Udma_rmAllocRxCh> @ imm = #0x8928
700a1988: 9907         	ldr	r1, [sp, #0x1c]
700a198a: 6708         	str	r0, [r1, #0x70]
700a198c: e7ff         	b	0x700a198e <Udma_chAllocResource+0x1ae> @ imm = #-0x2
700a198e: e7ff         	b	0x700a1990 <Udma_chAllocResource+0x1b0> @ imm = #-0x2
700a1990: e7ff         	b	0x700a1992 <Udma_chAllocResource+0x1b2> @ imm = #-0x2
700a1992: 9807         	ldr	r0, [sp, #0x1c]
700a1994: 6f00         	ldr	r0, [r0, #0x70]
700a1996: f510 3f80    	cmn.w	r0, #0x10000
700a199a: d104         	bne	0x700a19a6 <Udma_chAllocResource+0x1c6> @ imm = #0x8
700a199c: e7ff         	b	0x700a199e <Udma_chAllocResource+0x1be> @ imm = #-0x2
700a199e: f06f 0004    	mvn	r0, #0x4
700a19a2: 9006         	str	r0, [sp, #0x18]
700a19a4: e01c         	b	0x700a19e0 <Udma_chAllocResource+0x200> @ imm = #0x38
700a19a6: 9907         	ldr	r1, [sp, #0x1c]
700a19a8: f501 70e6    	add.w	r0, r1, #0x1cc
700a19ac: f8c1 01c8    	str.w	r0, [r1, #0x1c8]
700a19b0: 9804         	ldr	r0, [sp, #0x10]
700a19b2: 9907         	ldr	r1, [sp, #0x1c]
700a19b4: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a19b8: 6008         	str	r0, [r1]
700a19ba: 9907         	ldr	r1, [sp, #0x1c]
700a19bc: 6f08         	ldr	r0, [r1, #0x70]
700a19be: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a19c2: 6048         	str	r0, [r1, #0x4]
700a19c4: 9807         	ldr	r0, [sp, #0x1c]
700a19c6: f8d0 11c8    	ldr.w	r1, [r0, #0x1c8]
700a19ca: 2001         	movs	r0, #0x1
700a19cc: 6088         	str	r0, [r1, #0x8]
700a19ce: 9807         	ldr	r0, [sp, #0x1c]
700a19d0: f8d0 11c8    	ldr.w	r1, [r0, #0x1c8]
700a19d4: f64a 30cd    	movw	r0, #0xabcd
700a19d8: f6ca 30dc    	movt	r0, #0xabdc
700a19dc: 60c8         	str	r0, [r1, #0xc]
700a19de: e7ff         	b	0x700a19e0 <Udma_chAllocResource+0x200> @ imm = #-0x2
700a19e0: e7ff         	b	0x700a19e2 <Udma_chAllocResource+0x202> @ imm = #-0x2
700a19e2: 9806         	ldr	r0, [sp, #0x18]
700a19e4: b9c0         	cbnz	r0, 0x700a1a18 <Udma_chAllocResource+0x238> @ imm = #0x30
700a19e6: e7ff         	b	0x700a19e8 <Udma_chAllocResource+0x208> @ imm = #-0x2
700a19e8: 9807         	ldr	r0, [sp, #0x1c]
700a19ea: 7800         	ldrb	r0, [r0]
700a19ec: 0700         	lsls	r0, r0, #0x1c
700a19ee: 2800         	cmp	r0, #0x0
700a19f0: d507         	bpl	0x700a1a02 <Udma_chAllocResource+0x222> @ imm = #0xe
700a19f2: e7ff         	b	0x700a19f4 <Udma_chAllocResource+0x214> @ imm = #-0x2
700a19f4: 9907         	ldr	r1, [sp, #0x1c]
700a19f6: 6888         	ldr	r0, [r1, #0x8]
700a19f8: 6788         	str	r0, [r1, #0x78]
700a19fa: 9907         	ldr	r1, [sp, #0x1c]
700a19fc: 6f88         	ldr	r0, [r1, #0x78]
700a19fe: 67c8         	str	r0, [r1, #0x7c]
700a1a00: e7ff         	b	0x700a1a02 <Udma_chAllocResource+0x222> @ imm = #-0x2
700a1a02: 9807         	ldr	r0, [sp, #0x1c]
700a1a04: 7800         	ldrb	r0, [r0]
700a1a06: 06c0         	lsls	r0, r0, #0x1b
700a1a08: 2800         	cmp	r0, #0x0
700a1a0a: d504         	bpl	0x700a1a16 <Udma_chAllocResource+0x236> @ imm = #0x8
700a1a0c: e7ff         	b	0x700a1a0e <Udma_chAllocResource+0x22e> @ imm = #-0x2
700a1a0e: 9907         	ldr	r1, [sp, #0x1c]
700a1a10: 6888         	ldr	r0, [r1, #0x8]
700a1a12: 67c8         	str	r0, [r1, #0x7c]
700a1a14: e7ff         	b	0x700a1a16 <Udma_chAllocResource+0x236> @ imm = #-0x2
700a1a16: e7ff         	b	0x700a1a18 <Udma_chAllocResource+0x238> @ imm = #-0x2
700a1a18: e7ff         	b	0x700a1a1a <Udma_chAllocResource+0x23a> @ imm = #-0x2
700a1a1a: 9806         	ldr	r0, [sp, #0x18]
700a1a1c: 2800         	cmp	r0, #0x0
700a1a1e: f040 8088    	bne.w	0x700a1b32 <Udma_chAllocResource+0x352> @ imm = #0x110
700a1a22: e7ff         	b	0x700a1a24 <Udma_chAllocResource+0x244> @ imm = #-0x2
700a1a24: 9807         	ldr	r0, [sp, #0x1c]
700a1a26: 6940         	ldr	r0, [r0, #0x14]
700a1a28: 2800         	cmp	r0, #0x0
700a1a2a: f000 8081    	beq.w	0x700a1b30 <Udma_chAllocResource+0x350> @ imm = #0x102
700a1a2e: e7ff         	b	0x700a1a30 <Udma_chAllocResource+0x250> @ imm = #-0x2
700a1a30: 9807         	ldr	r0, [sp, #0x1c]
700a1a32: 7800         	ldrb	r0, [r0]
700a1a34: 0740         	lsls	r0, r0, #0x1d
700a1a36: 2800         	cmp	r0, #0x0
700a1a38: d505         	bpl	0x700a1a46 <Udma_chAllocResource+0x266> @ imm = #0xa
700a1a3a: e7ff         	b	0x700a1a3c <Udma_chAllocResource+0x25c> @ imm = #-0x2
700a1a3c: 9807         	ldr	r0, [sp, #0x1c]
700a1a3e: 6ec0         	ldr	r0, [r0, #0x6c]
700a1a40: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1a44: e044         	b	0x700a1ad0 <Udma_chAllocResource+0x2f0> @ imm = #0x88
700a1a46: 9807         	ldr	r0, [sp, #0x1c]
700a1a48: 7840         	ldrb	r0, [r0, #0x1]
700a1a4a: 07c0         	lsls	r0, r0, #0x1f
700a1a4c: b338         	cbz	r0, 0x700a1a9e <Udma_chAllocResource+0x2be> @ imm = #0x4e
700a1a4e: e7ff         	b	0x700a1a50 <Udma_chAllocResource+0x270> @ imm = #-0x2
700a1a50: 9907         	ldr	r1, [sp, #0x1c]
700a1a52: 68c8         	ldr	r0, [r1, #0xc]
700a1a54: 6288         	str	r0, [r1, #0x28]
700a1a56: 9807         	ldr	r0, [sp, #0x1c]
700a1a58: 7800         	ldrb	r0, [r0]
700a1a5a: 07c0         	lsls	r0, r0, #0x1f
700a1a5c: b178         	cbz	r0, 0x700a1a7e <Udma_chAllocResource+0x29e> @ imm = #0x1e
700a1a5e: e7ff         	b	0x700a1a60 <Udma_chAllocResource+0x280> @ imm = #-0x2
700a1a60: 9907         	ldr	r1, [sp, #0x1c]
700a1a62: 6ec8         	ldr	r0, [r1, #0x6c]
700a1a64: 62c8         	str	r0, [r1, #0x2c]
700a1a66: 9804         	ldr	r0, [sp, #0x10]
700a1a68: 9a07         	ldr	r2, [sp, #0x1c]
700a1a6a: 68d1         	ldr	r1, [r2, #0xc]
700a1a6c: 6ed2         	ldr	r2, [r2, #0x6c]
700a1a6e: 466b         	mov	r3, sp
700a1a70: f00c fabe    	bl	0x700adff0 <Udma_getMappedChRingAttributes> @ imm = #0xc57c
700a1a74: 9006         	str	r0, [sp, #0x18]
700a1a76: 9800         	ldr	r0, [sp]
700a1a78: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1a7c: e00e         	b	0x700a1a9c <Udma_chAllocResource+0x2bc> @ imm = #0x1c
700a1a7e: 9907         	ldr	r1, [sp, #0x1c]
700a1a80: 6f08         	ldr	r0, [r1, #0x70]
700a1a82: 62c8         	str	r0, [r1, #0x2c]
700a1a84: 9804         	ldr	r0, [sp, #0x10]
700a1a86: 9a07         	ldr	r2, [sp, #0x1c]
700a1a88: 68d1         	ldr	r1, [r2, #0xc]
700a1a8a: 6f12         	ldr	r2, [r2, #0x70]
700a1a8c: 466b         	mov	r3, sp
700a1a8e: f00c faaf    	bl	0x700adff0 <Udma_getMappedChRingAttributes> @ imm = #0xc55e
700a1a92: 9006         	str	r0, [sp, #0x18]
700a1a94: 9800         	ldr	r0, [sp]
700a1a96: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1a9a: e7ff         	b	0x700a1a9c <Udma_chAllocResource+0x2bc> @ imm = #-0x2
700a1a9c: e017         	b	0x700a1ace <Udma_chAllocResource+0x2ee> @ imm = #0x2e
700a1a9e: 9807         	ldr	r0, [sp, #0x1c]
700a1aa0: 7800         	ldrb	r0, [r0]
700a1aa2: 07c0         	lsls	r0, r0, #0x1f
700a1aa4: b148         	cbz	r0, 0x700a1aba <Udma_chAllocResource+0x2da> @ imm = #0x12
700a1aa6: e7ff         	b	0x700a1aa8 <Udma_chAllocResource+0x2c8> @ imm = #-0x2
700a1aa8: 9807         	ldr	r0, [sp, #0x1c]
700a1aaa: 6ec0         	ldr	r0, [r0, #0x6c]
700a1aac: 9904         	ldr	r1, [sp, #0x10]
700a1aae: f8d1 110c    	ldr.w	r1, [r1, #0x10c]
700a1ab2: 4408         	add	r0, r1
700a1ab4: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1ab8: e008         	b	0x700a1acc <Udma_chAllocResource+0x2ec> @ imm = #0x10
700a1aba: 9807         	ldr	r0, [sp, #0x1c]
700a1abc: 6f00         	ldr	r0, [r0, #0x70]
700a1abe: 9904         	ldr	r1, [sp, #0x10]
700a1ac0: f8d1 1114    	ldr.w	r1, [r1, #0x114]
700a1ac4: 4408         	add	r0, r1
700a1ac6: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1aca: e7ff         	b	0x700a1acc <Udma_chAllocResource+0x2ec> @ imm = #-0x2
700a1acc: e7ff         	b	0x700a1ace <Udma_chAllocResource+0x2ee> @ imm = #-0x2
700a1ace: e7ff         	b	0x700a1ad0 <Udma_chAllocResource+0x2f0> @ imm = #-0x2
700a1ad0: 9907         	ldr	r1, [sp, #0x1c]
700a1ad2: f101 0090    	add.w	r0, r1, #0x90
700a1ad6: f8c1 0080    	str.w	r0, [r1, #0x80]
700a1ada: 9804         	ldr	r0, [sp, #0x10]
700a1adc: 9b07         	ldr	r3, [sp, #0x1c]
700a1ade: f8d3 1080    	ldr.w	r1, [r3, #0x80]
700a1ae2: f8bd 200e    	ldrh.w	r2, [sp, #0xe]
700a1ae6: 3314         	adds	r3, #0x14
700a1ae8: f003 fb2a    	bl	0x700a5140 <Udma_ringAlloc> @ imm = #0x3654
700a1aec: 9006         	str	r0, [sp, #0x18]
700a1aee: 9806         	ldr	r0, [sp, #0x18]
700a1af0: b128         	cbz	r0, 0x700a1afe <Udma_chAllocResource+0x31e> @ imm = #0xa
700a1af2: e7ff         	b	0x700a1af4 <Udma_chAllocResource+0x314> @ imm = #-0x2
700a1af4: 9907         	ldr	r1, [sp, #0x1c]
700a1af6: 2000         	movs	r0, #0x0
700a1af8: f8c1 0080    	str.w	r0, [r1, #0x80]
700a1afc: e017         	b	0x700a1b2e <Udma_chAllocResource+0x34e> @ imm = #0x2e
700a1afe: 9807         	ldr	r0, [sp, #0x1c]
700a1b00: 7840         	ldrb	r0, [r0, #0x1]
700a1b02: 07c0         	lsls	r0, r0, #0x1f
700a1b04: b190         	cbz	r0, 0x700a1b2c <Udma_chAllocResource+0x34c> @ imm = #0x24
700a1b06: e7ff         	b	0x700a1b08 <Udma_chAllocResource+0x328> @ imm = #-0x2
700a1b08: 9807         	ldr	r0, [sp, #0x1c]
700a1b0a: 7800         	ldrb	r0, [r0]
700a1b0c: 0780         	lsls	r0, r0, #0x1e
700a1b0e: 2800         	cmp	r0, #0x0
700a1b10: d50c         	bpl	0x700a1b2c <Udma_chAllocResource+0x34c> @ imm = #0x18
700a1b12: e7ff         	b	0x700a1b14 <Udma_chAllocResource+0x334> @ imm = #-0x2
700a1b14: 9907         	ldr	r1, [sp, #0x1c]
700a1b16: f8d1 0080    	ldr.w	r0, [r1, #0x80]
700a1b1a: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a1b1e: 8880         	ldrh	r0, [r0, #0x4]
700a1b20: 9a04         	ldr	r2, [sp, #0x10]
700a1b22: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a1b26: 1a80         	subs	r0, r0, r2
700a1b28: 6048         	str	r0, [r1, #0x4]
700a1b2a: e7ff         	b	0x700a1b2c <Udma_chAllocResource+0x34c> @ imm = #-0x2
700a1b2c: e7ff         	b	0x700a1b2e <Udma_chAllocResource+0x34e> @ imm = #-0x2
700a1b2e: e7ff         	b	0x700a1b30 <Udma_chAllocResource+0x350> @ imm = #-0x2
700a1b30: e7ff         	b	0x700a1b32 <Udma_chAllocResource+0x352> @ imm = #-0x2
700a1b32: 9806         	ldr	r0, [sp, #0x18]
700a1b34: b930         	cbnz	r0, 0x700a1b44 <Udma_chAllocResource+0x364> @ imm = #0xc
700a1b36: e7ff         	b	0x700a1b38 <Udma_chAllocResource+0x358> @ imm = #-0x2
700a1b38: 9907         	ldr	r1, [sp, #0x1c]
700a1b3a: f101 0090    	add.w	r0, r1, #0x90
700a1b3e: f8c1 0084    	str.w	r0, [r1, #0x84]
700a1b42: e7ff         	b	0x700a1b44 <Udma_chAllocResource+0x364> @ imm = #-0x2
700a1b44: 9806         	ldr	r0, [sp, #0x18]
700a1b46: b928         	cbnz	r0, 0x700a1b54 <Udma_chAllocResource+0x374> @ imm = #0xa
700a1b48: e7ff         	b	0x700a1b4a <Udma_chAllocResource+0x36a> @ imm = #-0x2
700a1b4a: 9907         	ldr	r1, [sp, #0x1c]
700a1b4c: 2000         	movs	r0, #0x0
700a1b4e: f8c1 0088    	str.w	r0, [r1, #0x88]
700a1b52: e7ff         	b	0x700a1b54 <Udma_chAllocResource+0x374> @ imm = #-0x2
700a1b54: 9806         	ldr	r0, [sp, #0x18]
700a1b56: b148         	cbz	r0, 0x700a1b6c <Udma_chAllocResource+0x38c> @ imm = #0x12
700a1b58: e7ff         	b	0x700a1b5a <Udma_chAllocResource+0x37a> @ imm = #-0x2
700a1b5a: 9807         	ldr	r0, [sp, #0x1c]
700a1b5c: f003 fd10    	bl	0x700a5580 <Udma_chFreeResource> @ imm = #0x3a20
700a1b60: 9005         	str	r0, [sp, #0x14]
700a1b62: 9805         	ldr	r0, [sp, #0x14]
700a1b64: b108         	cbz	r0, 0x700a1b6a <Udma_chAllocResource+0x38a> @ imm = #0x2
700a1b66: e7ff         	b	0x700a1b68 <Udma_chAllocResource+0x388> @ imm = #-0x2
700a1b68: e7ff         	b	0x700a1b6a <Udma_chAllocResource+0x38a> @ imm = #-0x2
700a1b6a: e004         	b	0x700a1b76 <Udma_chAllocResource+0x396> @ imm = #0x8
700a1b6c: 9804         	ldr	r0, [sp, #0x10]
700a1b6e: 9907         	ldr	r1, [sp, #0x1c]
700a1b70: f007 f91e    	bl	0x700a8db0 <Udma_chAssignRegOverlay> @ imm = #0x723c
700a1b74: e7ff         	b	0x700a1b76 <Udma_chAllocResource+0x396> @ imm = #-0x2
700a1b76: 9806         	ldr	r0, [sp, #0x18]
700a1b78: b008         	add	sp, #0x20
700a1b7a: bd80         	pop	{r7, pc}

700a1b7c <__aeabi_memcpy8>:
700a1b7c: ea004c4e     	b	0x700b4cbc <TI_memcpy_small> @ imm = #0x13138

700a1b80 <strcmp>:
700a1b80: e5d02000     	ldrb	r2, [r0]
700a1b84: e5d13000     	ldrb	r3, [r1]
700a1b88: e3520001     	cmp	r2, #1
700a1b8c: 21520003     	cmphs	r2, r3
700a1b90: 1a004dd2     	bne	0x700b52e0 <.Lfastpath_exit> @ imm = #0x13748
700a1b94: e16d41f0     	strd	r4, r5, [sp, #-16]!
700a1b98: e1804001     	orr	r4, r0, r1
700a1b9c: e1cd60f8     	strd	r6, r7, [sp, #8]
700a1ba0: e3e0c000     	mvn	r12, #0
700a1ba4: e1a02e84     	lsl	r2, r4, #29
700a1ba8: e3520000     	cmp	r2, #0
700a1bac: 0a000013     	beq	0x700a1c00 <strcmp+0x80> @ imm = #0x4c
700a1bb0: e0204001     	eor	r4, r0, r1
700a1bb4: e3140007     	tst	r4, #7
700a1bb8: 1a00003e     	bne	0x700a1cb8 <strcmp+0x138> @ imm = #0xf8
700a1bbc: e2004007     	and	r4, r0, #7
700a1bc0: e3c00007     	bic	r0, r0, #7
700a1bc4: e2045003     	and	r5, r4, #3
700a1bc8: e3c11007     	bic	r1, r1, #7
700a1bcc: e1a05185     	lsl	r5, r5, #3
700a1bd0: e0c021d0     	ldrd	r2, r3, [r0], #16
700a1bd4: e3140004     	tst	r4, #4
700a1bd8: e0c161d0     	ldrd	r6, r7, [r1], #16
700a1bdc: e1e0451c     	mvn	r4, r12, lsl r5
700a1be0: e1822004     	orr	r2, r2, r4
700a1be4: e1866004     	orr	r6, r6, r4
700a1be8: 0a000006     	beq	0x700a1c08 <strcmp+0x88> @ imm = #0x18
700a1bec: e1833004     	orr	r3, r3, r4
700a1bf0: e1a0200c     	mov	r2, r12
700a1bf4: e1877004     	orr	r7, r7, r4
700a1bf8: e1a0600c     	mov	r6, r12
700a1bfc: ea000001     	b	0x700a1c08 <strcmp+0x88> @ imm = #0x4
700a1c00: e0c021d0     	ldrd	r2, r3, [r0], #16
700a1c04: e0c161d0     	ldrd	r6, r7, [r1], #16
700a1c08: e6525f9c     	uadd8	r5, r2, r12
700a1c0c: e0224006     	eor	r4, r2, r6
700a1c10: e6844fbc     	sel	r4, r4, r12
700a1c14: e3540000     	cmp	r4, #0
700a1c18: 1a00001b     	bne	0x700a1c8c <strcmp+0x10c> @ imm = #0x6c
700a1c1c: e6535f9c     	uadd8	r5, r3, r12
700a1c20: e0235007     	eor	r5, r3, r7
700a1c24: e6855fbc     	sel	r5, r5, r12
700a1c28: e3550000     	cmp	r5, #0
700a1c2c: 1a00000b     	bne	0x700a1c60 <strcmp+0xe0> @ imm = #0x2c
700a1c30: e14020d8     	ldrd	r2, r3, [r0, #-8]
700a1c34: e14160d8     	ldrd	r6, r7, [r1, #-8]
700a1c38: e6525f9c     	uadd8	r5, r2, r12
700a1c3c: e0224006     	eor	r4, r2, r6
700a1c40: e6844fbc     	sel	r4, r4, r12
700a1c44: e6535f9c     	uadd8	r5, r3, r12
700a1c48: e0235007     	eor	r5, r3, r7
700a1c4c: e6855fbc     	sel	r5, r5, r12
700a1c50: e1955004     	orrs	r5, r5, r4
700a1c54: 0affffe9     	beq	0x700a1c00 <strcmp+0x80> @ imm = #-0x5c
700a1c58: e3540000     	cmp	r4, #0
700a1c5c: 1a00000a     	bne	0x700a1c8c <strcmp+0x10c> @ imm = #0x28
700a1c60: e6bf5f35     	rev	r5, r5
700a1c64: e16f4f15     	clz	r4, r5
700a1c68: e3c44007     	bic	r4, r4, #7
700a1c6c: e1a01437     	lsr	r1, r7, r4
700a1c70: e1cd60d8     	ldrd	r6, r7, [sp, #8]
700a1c74: e1a03433     	lsr	r3, r3, r4
700a1c78: e20300ff     	and	r0, r3, #255
700a1c7c: e20110ff     	and	r1, r1, #255
700a1c80: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1c84: e0400001     	sub	r0, r0, r1
700a1c88: e12fff1e     	bx	lr
700a1c8c: e6bf4f34     	rev	r4, r4
700a1c90: e16f4f14     	clz	r4, r4
700a1c94: e3c44007     	bic	r4, r4, #7
700a1c98: e1a01436     	lsr	r1, r6, r4
700a1c9c: e1cd60d8     	ldrd	r6, r7, [sp, #8]
700a1ca0: e1a02432     	lsr	r2, r2, r4
700a1ca4: e20200ff     	and	r0, r2, #255
700a1ca8: e20110ff     	and	r1, r1, #255
700a1cac: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1cb0: e0400001     	sub	r0, r0, r1
700a1cb4: e12fff1e     	bx	lr
700a1cb8: e3140003     	tst	r4, #3
700a1cbc: 1a000022     	bne	0x700a1d4c <strcmp+0x1cc> @ imm = #0x88
700a1cc0: e2104003     	ands	r4, r0, #3
700a1cc4: 1a000017     	bne	0x700a1d28 <strcmp+0x1a8> @ imm = #0x5c
700a1cc8: e4902008     	ldr	r2, [r0], #8
700a1ccc: e4913008     	ldr	r3, [r1], #8
700a1cd0: e6525f9c     	uadd8	r5, r2, r12
700a1cd4: e0225003     	eor	r5, r2, r3
700a1cd8: e6855fbc     	sel	r5, r5, r12
700a1cdc: e3550000     	cmp	r5, #0
700a1ce0: 1a000006     	bne	0x700a1d00 <strcmp+0x180> @ imm = #0x18
700a1ce4: e5102004     	ldr	r2, [r0, #-0x4]
700a1ce8: e5113004     	ldr	r3, [r1, #-0x4]
700a1cec: e6525f9c     	uadd8	r5, r2, r12
700a1cf0: e0225003     	eor	r5, r2, r3
700a1cf4: e6855fbc     	sel	r5, r5, r12
700a1cf8: e3550000     	cmp	r5, #0
700a1cfc: 0afffff1     	beq	0x700a1cc8 <strcmp+0x148> @ imm = #-0x3c
700a1d00: e6bf5f35     	rev	r5, r5
700a1d04: e16f4f15     	clz	r4, r5
700a1d08: e3c44007     	bic	r4, r4, #7
700a1d0c: e1a01433     	lsr	r1, r3, r4
700a1d10: e1a02432     	lsr	r2, r2, r4
700a1d14: e20200ff     	and	r0, r2, #255
700a1d18: e20110ff     	and	r1, r1, #255
700a1d1c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1d20: e0400001     	sub	r0, r0, r1
700a1d24: e12fff1e     	bx	lr
700a1d28: e1a04184     	lsl	r4, r4, #3
700a1d2c: e3c00003     	bic	r0, r0, #3
700a1d30: e4902008     	ldr	r2, [r0], #8
700a1d34: e3c11003     	bic	r1, r1, #3
700a1d38: e4913008     	ldr	r3, [r1], #8
700a1d3c: e1e0441c     	mvn	r4, r12, lsl r4
700a1d40: e1822004     	orr	r2, r2, r4
700a1d44: e1833004     	orr	r3, r3, r4
700a1d48: eaffffe0     	b	0x700a1cd0 <strcmp+0x150> @ imm = #-0x80
700a1d4c: e2104003     	ands	r4, r0, #3
700a1d50: 0a000015     	beq	0x700a1dac <strcmp+0x22c> @ imm = #0x54
700a1d54: e0411004     	sub	r1, r1, r4
700a1d58: e3c00003     	bic	r0, r0, #3
700a1d5c: e1b04f84     	lsls	r4, r4, #31
700a1d60: e4902004     	ldr	r2, [r0], #4
700a1d64: 0a000006     	beq	0x700a1d84 <strcmp+0x204> @ imm = #0x18
700a1d68: 2a00000e     	bhs	0x700a1da8 <strcmp+0x228> @ imm = #0x38
700a1d6c: e5d13002     	ldrb	r3, [r1, #0x2]
700a1d70: e6ef4872     	uxtb	r4, r2, ror #16
700a1d74: e0544003     	subs	r4, r4, r3
700a1d78: 1a000007     	bne	0x700a1d9c <strcmp+0x21c> @ imm = #0x1c
700a1d7c: e3530000     	cmp	r3, #0
700a1d80: 0a000005     	beq	0x700a1d9c <strcmp+0x21c> @ imm = #0x14
700a1d84: e5d13003     	ldrb	r3, [r1, #0x3]
700a1d88: e6ef4c72     	uxtb	r4, r2, ror #24
700a1d8c: e0544003     	subs	r4, r4, r3
700a1d90: 1a000001     	bne	0x700a1d9c <strcmp+0x21c> @ imm = #0x4
700a1d94: e3530000     	cmp	r3, #0
700a1d98: 1a000002     	bne	0x700a1da8 <strcmp+0x228> @ imm = #0x8
700a1d9c: e1a00004     	mov	r0, r4
700a1da0: e49d4010     	ldr	r4, [sp], #16
700a1da4: e12fff1e     	bx	lr
700a1da8: e2811004     	add	r1, r1, #4
700a1dac: e4902004     	ldr	r2, [r0], #4
700a1db0: e1b04f81     	lsls	r4, r1, #31
700a1db4: e3c11003     	bic	r1, r1, #3
700a1db8: e4913004     	ldr	r3, [r1], #4
700a1dbc: 8a00002f     	bhi	0x700a1e80 <strcmp+0x300> @ imm = #0xbc
700a1dc0: 2a000017     	bhs	0x700a1e24 <strcmp+0x2a4> @ imm = #0x5c
700a1dc4: e3c244ff     	bic	r4, r2, #-16777216
700a1dc8: e6525f9c     	uadd8	r5, r2, r12
700a1dcc: e0345423     	eors	r5, r4, r3, lsr #8
700a1dd0: e6855fbc     	sel	r5, r5, r12
700a1dd4: 1a000007     	bne	0x700a1df8 <strcmp+0x278> @ imm = #0x1c
700a1dd8: e3550000     	cmp	r5, #0
700a1ddc: 1a000007     	bne	0x700a1e00 <strcmp+0x280> @ imm = #0x1c
700a1de0: e4913004     	ldr	r3, [r1], #4
700a1de4: e0244002     	eor	r4, r4, r2
700a1de8: e1540c03     	cmp	r4, r3, lsl #24
700a1dec: 1a000009     	bne	0x700a1e18 <strcmp+0x298> @ imm = #0x24
700a1df0: e4902004     	ldr	r2, [r0], #4
700a1df4: eafffff2     	b	0x700a1dc4 <strcmp+0x244> @ imm = #-0x38
700a1df8: e1a03423     	lsr	r3, r3, #8
700a1dfc: ea000037     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0xdc
700a1e00: e3d554ff     	bics	r5, r5, #-16777216
700a1e04: 1a000032     	bne	0x700a1ed4 <strcmp+0x354> @ imm = #0xc8
700a1e08: e5d10000     	ldrb	r0, [r1]
700a1e0c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1e10: e2600000     	rsb	r0, r0, #0
700a1e14: e12fff1e     	bx	lr
700a1e18: e1a02c22     	lsr	r2, r2, #24
700a1e1c: e20330ff     	and	r3, r3, #255
700a1e20: ea00002e     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0xb8
700a1e24: e002482c     	and	r4, r2, r12, lsr #16
700a1e28: e6525f9c     	uadd8	r5, r2, r12
700a1e2c: e0345823     	eors	r5, r4, r3, lsr #16
700a1e30: e6855fbc     	sel	r5, r5, r12
700a1e34: 1a000007     	bne	0x700a1e58 <strcmp+0x2d8> @ imm = #0x1c
700a1e38: e3550000     	cmp	r5, #0
700a1e3c: 1a000007     	bne	0x700a1e60 <strcmp+0x2e0> @ imm = #0x1c
700a1e40: e4913004     	ldr	r3, [r1], #4
700a1e44: e0244002     	eor	r4, r4, r2
700a1e48: e1540803     	cmp	r4, r3, lsl #16
700a1e4c: 1a000008     	bne	0x700a1e74 <strcmp+0x2f4> @ imm = #0x20
700a1e50: e4902004     	ldr	r2, [r0], #4
700a1e54: eafffff2     	b	0x700a1e24 <strcmp+0x2a4> @ imm = #-0x38
700a1e58: e1a03823     	lsr	r3, r3, #16
700a1e5c: ea00001f     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0x7c
700a1e60: e015582c     	ands	r5, r5, r12, lsr #16
700a1e64: 1a00001a     	bne	0x700a1ed4 <strcmp+0x354> @ imm = #0x68
700a1e68: e1d130b0     	ldrh	r3, [r1]
700a1e6c: e1a02822     	lsr	r2, r2, #16
700a1e70: ea00001a     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0x68
700a1e74: e1a02822     	lsr	r2, r2, #16
700a1e78: e003382c     	and	r3, r3, r12, lsr #16
700a1e7c: ea000017     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0x5c
700a1e80: e20240ff     	and	r4, r2, #255
700a1e84: e6525f9c     	uadd8	r5, r2, r12
700a1e88: e0345c23     	eors	r5, r4, r3, lsr #24
700a1e8c: e6855fbc     	sel	r5, r5, r12
700a1e90: 1a000007     	bne	0x700a1eb4 <strcmp+0x334> @ imm = #0x1c
700a1e94: e3550000     	cmp	r5, #0
700a1e98: 1a000007     	bne	0x700a1ebc <strcmp+0x33c> @ imm = #0x1c
700a1e9c: e4913004     	ldr	r3, [r1], #4
700a1ea0: e0244002     	eor	r4, r4, r2
700a1ea4: e1540403     	cmp	r4, r3, lsl #8
700a1ea8: 1a000006     	bne	0x700a1ec8 <strcmp+0x348> @ imm = #0x18
700a1eac: e4902004     	ldr	r2, [r0], #4
700a1eb0: eafffff2     	b	0x700a1e80 <strcmp+0x300> @ imm = #-0x38
700a1eb4: e1a03c23     	lsr	r3, r3, #24
700a1eb8: ea000008     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0x20
700a1ebc: e31500ff     	tst	r5, #255
700a1ec0: 1a000003     	bne	0x700a1ed4 <strcmp+0x354> @ imm = #0xc
700a1ec4: e5913000     	ldr	r3, [r1]
700a1ec8: e1a02422     	lsr	r2, r2, #8
700a1ecc: e3c334ff     	bic	r3, r3, #-16777216
700a1ed0: ea000002     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0x8
700a1ed4: e3a00000     	mov	r0, #0
700a1ed8: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1edc: e12fff1e     	bx	lr
700a1ee0: e6bf2f32     	rev	r2, r2
700a1ee4: e6bf3f33     	rev	r3, r3
700a1ee8: e6524f9c     	uadd8	r4, r2, r12
700a1eec: e0224003     	eor	r4, r2, r3
700a1ef0: e6845fbc     	sel	r5, r4, r12
700a1ef4: e16f4f15     	clz	r4, r5
700a1ef8: e1a02412     	lsl	r2, r2, r4
700a1efc: e1a03413     	lsl	r3, r3, r4
700a1f00: e1a00c22     	lsr	r0, r2, #24
700a1f04: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1f08: e0400c23     	sub	r0, r0, r3, lsr #24
700a1f0c: e12fff1e     	bx	lr

700a1f10 <Udma_chDisableTxChan>:
700a1f10: b580         	push	{r7, lr}
700a1f12: b09a         	sub	sp, #0x68
700a1f14: 9019         	str	r0, [sp, #0x64]
700a1f16: 9118         	str	r1, [sp, #0x60]
700a1f18: 2000         	movs	r0, #0x0
700a1f1a: 9017         	str	r0, [sp, #0x5c]
700a1f1c: 9016         	str	r0, [sp, #0x58]
700a1f1e: 9015         	str	r0, [sp, #0x54]
700a1f20: 9819         	ldr	r0, [sp, #0x64]
700a1f22: 6e80         	ldr	r0, [r0, #0x68]
700a1f24: 9014         	str	r0, [sp, #0x50]
700a1f26: 2008         	movs	r0, #0x8
700a1f28: 9008         	str	r0, [sp, #0x20]
700a1f2a: 9814         	ldr	r0, [sp, #0x50]
700a1f2c: 6800         	ldr	r0, [r0]
700a1f2e: 2801         	cmp	r0, #0x1
700a1f30: d10e         	bne	0x700a1f50 <Udma_chDisableTxChan+0x40> @ imm = #0x1c
700a1f32: e7ff         	b	0x700a1f34 <Udma_chDisableTxChan+0x24> @ imm = #-0x2
700a1f34: 9a14         	ldr	r2, [sp, #0x50]
700a1f36: f102 0008    	add.w	r0, r2, #0x8
700a1f3a: 9919         	ldr	r1, [sp, #0x64]
700a1f3c: 6ec9         	ldr	r1, [r1, #0x6c]
700a1f3e: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a1f42: 4411         	add	r1, r2
700a1f44: 2300         	movs	r3, #0x0
700a1f46: 461a         	mov	r2, r3
700a1f48: f011 fa52    	bl	0x700b33f0 <CSL_bcdmaTeardownTxChan> @ imm = #0x114a4
700a1f4c: 9017         	str	r0, [sp, #0x5c]
700a1f4e: e00f         	b	0x700a1f70 <Udma_chDisableTxChan+0x60> @ imm = #0x1e
700a1f50: 9814         	ldr	r0, [sp, #0x50]
700a1f52: 6800         	ldr	r0, [r0]
700a1f54: 2802         	cmp	r0, #0x2
700a1f56: d10a         	bne	0x700a1f6e <Udma_chDisableTxChan+0x5e> @ imm = #0x14
700a1f58: e7ff         	b	0x700a1f5a <Udma_chDisableTxChan+0x4a> @ imm = #-0x2
700a1f5a: 9814         	ldr	r0, [sp, #0x50]
700a1f5c: 3054         	adds	r0, #0x54
700a1f5e: 9919         	ldr	r1, [sp, #0x64]
700a1f60: 6ec9         	ldr	r1, [r1, #0x6c]
700a1f62: 2300         	movs	r3, #0x0
700a1f64: 461a         	mov	r2, r3
700a1f66: f011 ffd3    	bl	0x700b3f10 <CSL_pktdmaTeardownTxChan> @ imm = #0x11fa6
700a1f6a: 9017         	str	r0, [sp, #0x5c]
700a1f6c: e7ff         	b	0x700a1f6e <Udma_chDisableTxChan+0x5e> @ imm = #-0x2
700a1f6e: e7ff         	b	0x700a1f70 <Udma_chDisableTxChan+0x60> @ imm = #-0x2
700a1f70: 9817         	ldr	r0, [sp, #0x5c]
700a1f72: b108         	cbz	r0, 0x700a1f78 <Udma_chDisableTxChan+0x68> @ imm = #0x2
700a1f74: e7ff         	b	0x700a1f76 <Udma_chDisableTxChan+0x66> @ imm = #-0x2
700a1f76: e7ff         	b	0x700a1f78 <Udma_chDisableTxChan+0x68> @ imm = #-0x2
700a1f78: e7ff         	b	0x700a1f7a <Udma_chDisableTxChan+0x6a> @ imm = #-0x2
700a1f7a: 9817         	ldr	r0, [sp, #0x5c]
700a1f7c: bbc8         	cbnz	r0, 0x700a1ff2 <Udma_chDisableTxChan+0xe2> @ imm = #0x72
700a1f7e: e7ff         	b	0x700a1f80 <Udma_chDisableTxChan+0x70> @ imm = #-0x2
700a1f80: 9814         	ldr	r0, [sp, #0x50]
700a1f82: 6800         	ldr	r0, [r0]
700a1f84: 2801         	cmp	r0, #0x1
700a1f86: d110         	bne	0x700a1faa <Udma_chDisableTxChan+0x9a> @ imm = #0x20
700a1f88: e7ff         	b	0x700a1f8a <Udma_chDisableTxChan+0x7a> @ imm = #-0x2
700a1f8a: 9a14         	ldr	r2, [sp, #0x50]
700a1f8c: f102 0008    	add.w	r0, r2, #0x8
700a1f90: 9919         	ldr	r1, [sp, #0x64]
700a1f92: 6ec9         	ldr	r1, [r1, #0x6c]
700a1f94: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a1f98: 4411         	add	r1, r2
700a1f9a: aa0e         	add	r2, sp, #0x38
700a1f9c: f012 fa10    	bl	0x700b43c0 <CSL_bcdmaGetTxRT> @ imm = #0x12420
700a1fa0: 980e         	ldr	r0, [sp, #0x38]
700a1fa2: b908         	cbnz	r0, 0x700a1fa8 <Udma_chDisableTxChan+0x98> @ imm = #0x2
700a1fa4: e7ff         	b	0x700a1fa6 <Udma_chDisableTxChan+0x96> @ imm = #-0x2
700a1fa6: e024         	b	0x700a1ff2 <Udma_chDisableTxChan+0xe2> @ imm = #0x48
700a1fa8: e011         	b	0x700a1fce <Udma_chDisableTxChan+0xbe> @ imm = #0x22
700a1faa: 9814         	ldr	r0, [sp, #0x50]
700a1fac: 6800         	ldr	r0, [r0]
700a1fae: 2802         	cmp	r0, #0x2
700a1fb0: d10c         	bne	0x700a1fcc <Udma_chDisableTxChan+0xbc> @ imm = #0x18
700a1fb2: e7ff         	b	0x700a1fb4 <Udma_chDisableTxChan+0xa4> @ imm = #-0x2
700a1fb4: 9814         	ldr	r0, [sp, #0x50]
700a1fb6: 3054         	adds	r0, #0x54
700a1fb8: 9919         	ldr	r1, [sp, #0x64]
700a1fba: 6ec9         	ldr	r1, [r1, #0x6c]
700a1fbc: aa09         	add	r2, sp, #0x24
700a1fbe: f011 f927    	bl	0x700b3210 <CSL_pktdmaGetTxRT> @ imm = #0x1124e
700a1fc2: 9809         	ldr	r0, [sp, #0x24]
700a1fc4: b908         	cbnz	r0, 0x700a1fca <Udma_chDisableTxChan+0xba> @ imm = #0x2
700a1fc6: e7ff         	b	0x700a1fc8 <Udma_chDisableTxChan+0xb8> @ imm = #-0x2
700a1fc8: e013         	b	0x700a1ff2 <Udma_chDisableTxChan+0xe2> @ imm = #0x26
700a1fca: e7ff         	b	0x700a1fcc <Udma_chDisableTxChan+0xbc> @ imm = #-0x2
700a1fcc: e7ff         	b	0x700a1fce <Udma_chDisableTxChan+0xbe> @ imm = #-0x2
700a1fce: 9815         	ldr	r0, [sp, #0x54]
700a1fd0: 9918         	ldr	r1, [sp, #0x60]
700a1fd2: 4288         	cmp	r0, r1
700a1fd4: d904         	bls	0x700a1fe0 <Udma_chDisableTxChan+0xd0> @ imm = #0x8
700a1fd6: e7ff         	b	0x700a1fd8 <Udma_chDisableTxChan+0xc8> @ imm = #-0x2
700a1fd8: f06f 0003    	mvn	r0, #0x3
700a1fdc: 9017         	str	r0, [sp, #0x5c]
700a1fde: e007         	b	0x700a1ff0 <Udma_chDisableTxChan+0xe0> @ imm = #0xe
700a1fe0: f44f 707a    	mov.w	r0, #0x3e8
700a1fe4: f00e ff94    	bl	0x700b0f10 <ClockP_usleep> @ imm = #0xef28
700a1fe8: 9815         	ldr	r0, [sp, #0x54]
700a1fea: 3001         	adds	r0, #0x1
700a1fec: 9015         	str	r0, [sp, #0x54]
700a1fee: e7ff         	b	0x700a1ff0 <Udma_chDisableTxChan+0xe0> @ imm = #-0x2
700a1ff0: e7c3         	b	0x700a1f7a <Udma_chDisableTxChan+0x6a> @ imm = #-0x7a
700a1ff2: 9817         	ldr	r0, [sp, #0x5c]
700a1ff4: 2800         	cmp	r0, #0x0
700a1ff6: f000 80e4    	beq.w	0x700a21c2 <Udma_chDisableTxChan+0x2b2> @ imm = #0x1c8
700a1ffa: e7ff         	b	0x700a1ffc <Udma_chDisableTxChan+0xec> @ imm = #-0x2
700a1ffc: 9814         	ldr	r0, [sp, #0x50]
700a1ffe: 6800         	ldr	r0, [r0]
700a2000: 2801         	cmp	r0, #0x1
700a2002: d10e         	bne	0x700a2022 <Udma_chDisableTxChan+0x112> @ imm = #0x1c
700a2004: e7ff         	b	0x700a2006 <Udma_chDisableTxChan+0xf6> @ imm = #-0x2
700a2006: 9a14         	ldr	r2, [sp, #0x50]
700a2008: f102 0008    	add.w	r0, r2, #0x8
700a200c: 9919         	ldr	r1, [sp, #0x64]
700a200e: 6ec9         	ldr	r1, [r1, #0x6c]
700a2010: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2014: 4411         	add	r1, r2
700a2016: 2201         	movs	r2, #0x1
700a2018: 2300         	movs	r3, #0x0
700a201a: f011 f9e9    	bl	0x700b33f0 <CSL_bcdmaTeardownTxChan> @ imm = #0x113d2
700a201e: 9017         	str	r0, [sp, #0x5c]
700a2020: e00f         	b	0x700a2042 <Udma_chDisableTxChan+0x132> @ imm = #0x1e
700a2022: 9814         	ldr	r0, [sp, #0x50]
700a2024: 6800         	ldr	r0, [r0]
700a2026: 2802         	cmp	r0, #0x2
700a2028: d10a         	bne	0x700a2040 <Udma_chDisableTxChan+0x130> @ imm = #0x14
700a202a: e7ff         	b	0x700a202c <Udma_chDisableTxChan+0x11c> @ imm = #-0x2
700a202c: 9814         	ldr	r0, [sp, #0x50]
700a202e: 3054         	adds	r0, #0x54
700a2030: 9919         	ldr	r1, [sp, #0x64]
700a2032: 6ec9         	ldr	r1, [r1, #0x6c]
700a2034: 2201         	movs	r2, #0x1
700a2036: 2300         	movs	r3, #0x0
700a2038: f011 ff6a    	bl	0x700b3f10 <CSL_pktdmaTeardownTxChan> @ imm = #0x11ed4
700a203c: 9017         	str	r0, [sp, #0x5c]
700a203e: e7ff         	b	0x700a2040 <Udma_chDisableTxChan+0x130> @ imm = #-0x2
700a2040: e7ff         	b	0x700a2042 <Udma_chDisableTxChan+0x132> @ imm = #-0x2
700a2042: 9817         	ldr	r0, [sp, #0x5c]
700a2044: b108         	cbz	r0, 0x700a204a <Udma_chDisableTxChan+0x13a> @ imm = #0x2
700a2046: e7ff         	b	0x700a2048 <Udma_chDisableTxChan+0x138> @ imm = #-0x2
700a2048: e7ff         	b	0x700a204a <Udma_chDisableTxChan+0x13a> @ imm = #-0x2
700a204a: 9814         	ldr	r0, [sp, #0x50]
700a204c: 6800         	ldr	r0, [r0]
700a204e: 2801         	cmp	r0, #0x1
700a2050: d128         	bne	0x700a20a4 <Udma_chDisableTxChan+0x194> @ imm = #0x50
700a2052: e7ff         	b	0x700a2054 <Udma_chDisableTxChan+0x144> @ imm = #-0x2
700a2054: 9a14         	ldr	r2, [sp, #0x50]
700a2056: f102 0008    	add.w	r0, r2, #0x8
700a205a: 9919         	ldr	r1, [sp, #0x64]
700a205c: 6ec9         	ldr	r1, [r1, #0x6c]
700a205e: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2062: 4411         	add	r1, r2
700a2064: 9b08         	ldr	r3, [sp, #0x20]
700a2066: 46ec         	mov	r12, sp
700a2068: aa16         	add	r2, sp, #0x58
700a206a: 9206         	str	r2, [sp, #0x18]
700a206c: f8cc 2000    	str.w	r2, [r12]
700a2070: 2200         	movs	r2, #0x0
700a2072: 9207         	str	r2, [sp, #0x1c]
700a2074: f011 fa5c    	bl	0x700b3530 <CSL_bcdmaGetChanPeerReg> @ imm = #0x114b8
700a2078: f8dd c018    	ldr.w	r12, [sp, #0x18]
700a207c: 9a07         	ldr	r2, [sp, #0x1c]
700a207e: 9816         	ldr	r0, [sp, #0x58]
700a2080: f040 5080    	orr	r0, r0, #0x10000000
700a2084: 9016         	str	r0, [sp, #0x58]
700a2086: 9b14         	ldr	r3, [sp, #0x50]
700a2088: f103 0008    	add.w	r0, r3, #0x8
700a208c: 9919         	ldr	r1, [sp, #0x64]
700a208e: 6ec9         	ldr	r1, [r1, #0x6c]
700a2090: f8d3 310c    	ldr.w	r3, [r3, #0x10c]
700a2094: 4419         	add	r1, r3
700a2096: 9b08         	ldr	r3, [sp, #0x20]
700a2098: 46ee         	mov	lr, sp
700a209a: f8ce c000    	str.w	r12, [lr]
700a209e: f011 fc97    	bl	0x700b39d0 <CSL_bcdmaSetChanPeerReg> @ imm = #0x1192e
700a20a2: e025         	b	0x700a20f0 <Udma_chDisableTxChan+0x1e0> @ imm = #0x4a
700a20a4: 9814         	ldr	r0, [sp, #0x50]
700a20a6: 6800         	ldr	r0, [r0]
700a20a8: 2802         	cmp	r0, #0x2
700a20aa: d120         	bne	0x700a20ee <Udma_chDisableTxChan+0x1de> @ imm = #0x40
700a20ac: e7ff         	b	0x700a20ae <Udma_chDisableTxChan+0x19e> @ imm = #-0x2
700a20ae: 9814         	ldr	r0, [sp, #0x50]
700a20b0: 3054         	adds	r0, #0x54
700a20b2: 9919         	ldr	r1, [sp, #0x64]
700a20b4: 6ec9         	ldr	r1, [r1, #0x6c]
700a20b6: 9b08         	ldr	r3, [sp, #0x20]
700a20b8: 46ec         	mov	r12, sp
700a20ba: aa16         	add	r2, sp, #0x58
700a20bc: 9204         	str	r2, [sp, #0x10]
700a20be: f8cc 2000    	str.w	r2, [r12]
700a20c2: 2200         	movs	r2, #0x0
700a20c4: 9205         	str	r2, [sp, #0x14]
700a20c6: f012 f843    	bl	0x700b4150 <CSL_pktdmaGetChanPeerReg> @ imm = #0x12086
700a20ca: f8dd c010    	ldr.w	r12, [sp, #0x10]
700a20ce: 9a05         	ldr	r2, [sp, #0x14]
700a20d0: 9816         	ldr	r0, [sp, #0x58]
700a20d2: f040 5080    	orr	r0, r0, #0x10000000
700a20d6: 9016         	str	r0, [sp, #0x58]
700a20d8: 9814         	ldr	r0, [sp, #0x50]
700a20da: 3054         	adds	r0, #0x54
700a20dc: 9919         	ldr	r1, [sp, #0x64]
700a20de: 6ec9         	ldr	r1, [r1, #0x6c]
700a20e0: 9b08         	ldr	r3, [sp, #0x20]
700a20e2: 46ee         	mov	lr, sp
700a20e4: f8ce c000    	str.w	r12, [lr]
700a20e8: f012 f84a    	bl	0x700b4180 <CSL_pktdmaSetChanPeerReg> @ imm = #0x12094
700a20ec: e7ff         	b	0x700a20ee <Udma_chDisableTxChan+0x1de> @ imm = #-0x2
700a20ee: e7ff         	b	0x700a20f0 <Udma_chDisableTxChan+0x1e0> @ imm = #-0x2
700a20f0: 2000         	movs	r0, #0x0
700a20f2: 9015         	str	r0, [sp, #0x54]
700a20f4: e7ff         	b	0x700a20f6 <Udma_chDisableTxChan+0x1e6> @ imm = #-0x2
700a20f6: 9817         	ldr	r0, [sp, #0x5c]
700a20f8: 2800         	cmp	r0, #0x0
700a20fa: d161         	bne	0x700a21c0 <Udma_chDisableTxChan+0x2b0> @ imm = #0xc2
700a20fc: e7ff         	b	0x700a20fe <Udma_chDisableTxChan+0x1ee> @ imm = #-0x2
700a20fe: 9814         	ldr	r0, [sp, #0x50]
700a2100: 6800         	ldr	r0, [r0]
700a2102: 2801         	cmp	r0, #0x1
700a2104: d126         	bne	0x700a2154 <Udma_chDisableTxChan+0x244> @ imm = #0x4c
700a2106: e7ff         	b	0x700a2108 <Udma_chDisableTxChan+0x1f8> @ imm = #-0x2
700a2108: 9a14         	ldr	r2, [sp, #0x50]
700a210a: f102 0008    	add.w	r0, r2, #0x8
700a210e: 9919         	ldr	r1, [sp, #0x64]
700a2110: 6ec9         	ldr	r1, [r1, #0x6c]
700a2112: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2116: 4411         	add	r1, r2
700a2118: aa0e         	add	r2, sp, #0x38
700a211a: f012 f951    	bl	0x700b43c0 <CSL_bcdmaGetTxRT> @ imm = #0x122a2
700a211e: 9a14         	ldr	r2, [sp, #0x50]
700a2120: f102 0008    	add.w	r0, r2, #0x8
700a2124: 9919         	ldr	r1, [sp, #0x64]
700a2126: 6ec9         	ldr	r1, [r1, #0x6c]
700a2128: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a212c: 4411         	add	r1, r2
700a212e: 9b08         	ldr	r3, [sp, #0x20]
700a2130: 46ec         	mov	r12, sp
700a2132: aa16         	add	r2, sp, #0x58
700a2134: f8cc 2000    	str.w	r2, [r12]
700a2138: 2200         	movs	r2, #0x0
700a213a: f011 f9f9    	bl	0x700b3530 <CSL_bcdmaGetChanPeerReg> @ imm = #0x113f2
700a213e: 980e         	ldr	r0, [sp, #0x38]
700a2140: b938         	cbnz	r0, 0x700a2152 <Udma_chDisableTxChan+0x242> @ imm = #0xe
700a2142: e7ff         	b	0x700a2144 <Udma_chDisableTxChan+0x234> @ imm = #-0x2
700a2144: 9916         	ldr	r1, [sp, #0x58]
700a2146: 2000         	movs	r0, #0x0
700a2148: ebb0 7fd1    	cmp.w	r0, r1, lsr #31
700a214c: d101         	bne	0x700a2152 <Udma_chDisableTxChan+0x242> @ imm = #0x2
700a214e: e7ff         	b	0x700a2150 <Udma_chDisableTxChan+0x240> @ imm = #-0x2
700a2150: e036         	b	0x700a21c0 <Udma_chDisableTxChan+0x2b0> @ imm = #0x6c
700a2152: e023         	b	0x700a219c <Udma_chDisableTxChan+0x28c> @ imm = #0x46
700a2154: 9814         	ldr	r0, [sp, #0x50]
700a2156: 6800         	ldr	r0, [r0]
700a2158: 2802         	cmp	r0, #0x2
700a215a: d11e         	bne	0x700a219a <Udma_chDisableTxChan+0x28a> @ imm = #0x3c
700a215c: e7ff         	b	0x700a215e <Udma_chDisableTxChan+0x24e> @ imm = #-0x2
700a215e: 9814         	ldr	r0, [sp, #0x50]
700a2160: 3054         	adds	r0, #0x54
700a2162: 9919         	ldr	r1, [sp, #0x64]
700a2164: 6ec9         	ldr	r1, [r1, #0x6c]
700a2166: aa09         	add	r2, sp, #0x24
700a2168: f011 f852    	bl	0x700b3210 <CSL_pktdmaGetTxRT> @ imm = #0x110a4
700a216c: 9814         	ldr	r0, [sp, #0x50]
700a216e: 3054         	adds	r0, #0x54
700a2170: 9919         	ldr	r1, [sp, #0x64]
700a2172: 6ec9         	ldr	r1, [r1, #0x6c]
700a2174: 9b08         	ldr	r3, [sp, #0x20]
700a2176: 46ec         	mov	r12, sp
700a2178: aa16         	add	r2, sp, #0x58
700a217a: f8cc 2000    	str.w	r2, [r12]
700a217e: 2200         	movs	r2, #0x0
700a2180: f011 ffe6    	bl	0x700b4150 <CSL_pktdmaGetChanPeerReg> @ imm = #0x11fcc
700a2184: 9809         	ldr	r0, [sp, #0x24]
700a2186: b938         	cbnz	r0, 0x700a2198 <Udma_chDisableTxChan+0x288> @ imm = #0xe
700a2188: e7ff         	b	0x700a218a <Udma_chDisableTxChan+0x27a> @ imm = #-0x2
700a218a: 9916         	ldr	r1, [sp, #0x58]
700a218c: 2000         	movs	r0, #0x0
700a218e: ebb0 7fd1    	cmp.w	r0, r1, lsr #31
700a2192: d101         	bne	0x700a2198 <Udma_chDisableTxChan+0x288> @ imm = #0x2
700a2194: e7ff         	b	0x700a2196 <Udma_chDisableTxChan+0x286> @ imm = #-0x2
700a2196: e013         	b	0x700a21c0 <Udma_chDisableTxChan+0x2b0> @ imm = #0x26
700a2198: e7ff         	b	0x700a219a <Udma_chDisableTxChan+0x28a> @ imm = #-0x2
700a219a: e7ff         	b	0x700a219c <Udma_chDisableTxChan+0x28c> @ imm = #-0x2
700a219c: 9815         	ldr	r0, [sp, #0x54]
700a219e: 9918         	ldr	r1, [sp, #0x60]
700a21a0: 4288         	cmp	r0, r1
700a21a2: d904         	bls	0x700a21ae <Udma_chDisableTxChan+0x29e> @ imm = #0x8
700a21a4: e7ff         	b	0x700a21a6 <Udma_chDisableTxChan+0x296> @ imm = #-0x2
700a21a6: f06f 0003    	mvn	r0, #0x3
700a21aa: 9017         	str	r0, [sp, #0x5c]
700a21ac: e007         	b	0x700a21be <Udma_chDisableTxChan+0x2ae> @ imm = #0xe
700a21ae: f44f 707a    	mov.w	r0, #0x3e8
700a21b2: f00e fead    	bl	0x700b0f10 <ClockP_usleep> @ imm = #0xed5a
700a21b6: 9815         	ldr	r0, [sp, #0x54]
700a21b8: 3001         	adds	r0, #0x1
700a21ba: 9015         	str	r0, [sp, #0x54]
700a21bc: e7ff         	b	0x700a21be <Udma_chDisableTxChan+0x2ae> @ imm = #-0x2
700a21be: e79a         	b	0x700a20f6 <Udma_chDisableTxChan+0x1e6> @ imm = #-0xcc
700a21c0: e7ff         	b	0x700a21c2 <Udma_chDisableTxChan+0x2b2> @ imm = #-0x2
700a21c2: 9817         	ldr	r0, [sp, #0x5c]
700a21c4: 2800         	cmp	r0, #0x0
700a21c6: d150         	bne	0x700a226a <Udma_chDisableTxChan+0x35a> @ imm = #0xa0
700a21c8: e7ff         	b	0x700a21ca <Udma_chDisableTxChan+0x2ba> @ imm = #-0x2
700a21ca: 9814         	ldr	r0, [sp, #0x50]
700a21cc: 6800         	ldr	r0, [r0]
700a21ce: 2801         	cmp	r0, #0x1
700a21d0: d126         	bne	0x700a2220 <Udma_chDisableTxChan+0x310> @ imm = #0x4c
700a21d2: e7ff         	b	0x700a21d4 <Udma_chDisableTxChan+0x2c4> @ imm = #-0x2
700a21d4: 2000         	movs	r0, #0x0
700a21d6: 9003         	str	r0, [sp, #0xc]
700a21d8: 900e         	str	r0, [sp, #0x38]
700a21da: 900f         	str	r0, [sp, #0x3c]
700a21dc: 9012         	str	r0, [sp, #0x48]
700a21de: 9816         	ldr	r0, [sp, #0x58]
700a21e0: f020 4080    	bic	r0, r0, #0x40000000
700a21e4: 9016         	str	r0, [sp, #0x58]
700a21e6: 9a14         	ldr	r2, [sp, #0x50]
700a21e8: f102 0008    	add.w	r0, r2, #0x8
700a21ec: 9919         	ldr	r1, [sp, #0x64]
700a21ee: 6ec9         	ldr	r1, [r1, #0x6c]
700a21f0: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a21f4: 4411         	add	r1, r2
700a21f6: aa0e         	add	r2, sp, #0x38
700a21f8: f012 f912    	bl	0x700b4420 <CSL_bcdmaSetTxRT> @ imm = #0x12224
700a21fc: 9a03         	ldr	r2, [sp, #0xc]
700a21fe: 9b14         	ldr	r3, [sp, #0x50]
700a2200: f103 0008    	add.w	r0, r3, #0x8
700a2204: 9919         	ldr	r1, [sp, #0x64]
700a2206: 6ec9         	ldr	r1, [r1, #0x6c]
700a2208: f8d3 310c    	ldr.w	r3, [r3, #0x10c]
700a220c: 4419         	add	r1, r3
700a220e: 9b08         	ldr	r3, [sp, #0x20]
700a2210: 46ee         	mov	lr, sp
700a2212: f10d 0c58    	add.w	r12, sp, #0x58
700a2216: f8ce c000    	str.w	r12, [lr]
700a221a: f011 fbd9    	bl	0x700b39d0 <CSL_bcdmaSetChanPeerReg> @ imm = #0x117b2
700a221e: e023         	b	0x700a2268 <Udma_chDisableTxChan+0x358> @ imm = #0x46
700a2220: 9814         	ldr	r0, [sp, #0x50]
700a2222: 6800         	ldr	r0, [r0]
700a2224: 2802         	cmp	r0, #0x2
700a2226: d11e         	bne	0x700a2266 <Udma_chDisableTxChan+0x356> @ imm = #0x3c
700a2228: e7ff         	b	0x700a222a <Udma_chDisableTxChan+0x31a> @ imm = #-0x2
700a222a: 2000         	movs	r0, #0x0
700a222c: 9002         	str	r0, [sp, #0x8]
700a222e: 9009         	str	r0, [sp, #0x24]
700a2230: 900a         	str	r0, [sp, #0x28]
700a2232: 900d         	str	r0, [sp, #0x34]
700a2234: 9816         	ldr	r0, [sp, #0x58]
700a2236: f020 4080    	bic	r0, r0, #0x40000000
700a223a: 9016         	str	r0, [sp, #0x58]
700a223c: 9814         	ldr	r0, [sp, #0x50]
700a223e: 3054         	adds	r0, #0x54
700a2240: 9919         	ldr	r1, [sp, #0x64]
700a2242: 6ec9         	ldr	r1, [r1, #0x6c]
700a2244: aa09         	add	r2, sp, #0x24
700a2246: f011 fc23    	bl	0x700b3a90 <CSL_pktdmaSetTxRT> @ imm = #0x11846
700a224a: 9a02         	ldr	r2, [sp, #0x8]
700a224c: 9814         	ldr	r0, [sp, #0x50]
700a224e: 3054         	adds	r0, #0x54
700a2250: 9919         	ldr	r1, [sp, #0x64]
700a2252: 6ec9         	ldr	r1, [r1, #0x6c]
700a2254: 9b08         	ldr	r3, [sp, #0x20]
700a2256: 46ee         	mov	lr, sp
700a2258: f10d 0c58    	add.w	r12, sp, #0x58
700a225c: f8ce c000    	str.w	r12, [lr]
700a2260: f011 ff8e    	bl	0x700b4180 <CSL_pktdmaSetChanPeerReg> @ imm = #0x11f1c
700a2264: e7ff         	b	0x700a2266 <Udma_chDisableTxChan+0x356> @ imm = #-0x2
700a2266: e7ff         	b	0x700a2268 <Udma_chDisableTxChan+0x358> @ imm = #-0x2
700a2268: e7ff         	b	0x700a226a <Udma_chDisableTxChan+0x35a> @ imm = #-0x2
700a226a: 9817         	ldr	r0, [sp, #0x5c]
700a226c: b01a         	add	sp, #0x68
700a226e: bd80         	pop	{r7, pc}

700a2270 <Udma_eventConfig>:
700a2270: b580         	push	{r7, lr}
700a2272: b098         	sub	sp, #0x60
700a2274: 9017         	str	r0, [sp, #0x5c]
700a2276: 9116         	str	r1, [sp, #0x58]
700a2278: 2000         	movs	r0, #0x0
700a227a: 9001         	str	r0, [sp, #0x4]
700a227c: 9015         	str	r0, [sp, #0x54]
700a227e: 9916         	ldr	r1, [sp, #0x58]
700a2280: 3108         	adds	r1, #0x8
700a2282: 9110         	str	r1, [sp, #0x40]
700a2284: 9006         	str	r0, [sp, #0x18]
700a2286: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a228a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a228e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2292: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a2296: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a229a: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a229e: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a22a2: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a22a6: 20ff         	movs	r0, #0xff
700a22a8: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a22ac: 9810         	ldr	r0, [sp, #0x40]
700a22ae: 6800         	ldr	r0, [r0]
700a22b0: 2805         	cmp	r0, #0x5
700a22b2: d00a         	beq	0x700a22ca <Udma_eventConfig+0x5a> @ imm = #0x14
700a22b4: e7ff         	b	0x700a22b6 <Udma_eventConfig+0x46> @ imm = #-0x2
700a22b6: 9806         	ldr	r0, [sp, #0x18]
700a22b8: f040 0010    	orr	r0, r0, #0x10
700a22bc: 9006         	str	r0, [sp, #0x18]
700a22be: 9816         	ldr	r0, [sp, #0x58]
700a22c0: f010 ff2e    	bl	0x700b3120 <Udma_eventGetId> @ imm = #0x10e5c
700a22c4: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a22c8: e7ff         	b	0x700a22ca <Udma_eventConfig+0x5a> @ imm = #-0x2
700a22ca: 9816         	ldr	r0, [sp, #0x58]
700a22cc: 6d80         	ldr	r0, [r0, #0x58]
700a22ce: f510 3f80    	cmn.w	r0, #0x10000
700a22d2: d012         	beq	0x700a22fa <Udma_eventConfig+0x8a> @ imm = #0x24
700a22d4: e7ff         	b	0x700a22d6 <Udma_eventConfig+0x66> @ imm = #-0x2
700a22d6: 9806         	ldr	r0, [sp, #0x18]
700a22d8: f040 0001    	orr	r0, r0, #0x1
700a22dc: 9006         	str	r0, [sp, #0x18]
700a22de: 9806         	ldr	r0, [sp, #0x18]
700a22e0: f040 0002    	orr	r0, r0, #0x2
700a22e4: 9006         	str	r0, [sp, #0x18]
700a22e6: 9817         	ldr	r0, [sp, #0x5c]
700a22e8: f8b0 00ea    	ldrh.w	r0, [r0, #0xea]
700a22ec: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a22f0: 9816         	ldr	r0, [sp, #0x58]
700a22f2: 6d80         	ldr	r0, [r0, #0x58]
700a22f4: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a22f8: e7ff         	b	0x700a22fa <Udma_eventConfig+0x8a> @ imm = #-0x2
700a22fa: 9816         	ldr	r0, [sp, #0x58]
700a22fc: 6980         	ldr	r0, [r0, #0x18]
700a22fe: b128         	cbz	r0, 0x700a230c <Udma_eventConfig+0x9c> @ imm = #0xa
700a2300: e7ff         	b	0x700a2302 <Udma_eventConfig+0x92> @ imm = #-0x2
700a2302: 9816         	ldr	r0, [sp, #0x58]
700a2304: 6980         	ldr	r0, [r0, #0x18]
700a2306: 6cc0         	ldr	r0, [r0, #0x4c]
700a2308: 9014         	str	r0, [sp, #0x50]
700a230a: e003         	b	0x700a2314 <Udma_eventConfig+0xa4> @ imm = #0x6
700a230c: 9816         	ldr	r0, [sp, #0x58]
700a230e: 6cc0         	ldr	r0, [r0, #0x4c]
700a2310: 9014         	str	r0, [sp, #0x50]
700a2312: e7ff         	b	0x700a2314 <Udma_eventConfig+0xa4> @ imm = #-0x2
700a2314: 9806         	ldr	r0, [sp, #0x18]
700a2316: f040 0004    	orr	r0, r0, #0x4
700a231a: 9006         	str	r0, [sp, #0x18]
700a231c: 9806         	ldr	r0, [sp, #0x18]
700a231e: f040 0008    	orr	r0, r0, #0x8
700a2322: 9006         	str	r0, [sp, #0x18]
700a2324: 9817         	ldr	r0, [sp, #0x5c]
700a2326: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a232a: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a232e: 9814         	ldr	r0, [sp, #0x50]
700a2330: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a2334: 9816         	ldr	r0, [sp, #0x58]
700a2336: 6d00         	ldr	r0, [r0, #0x50]
700a2338: f64f 71ff    	movw	r1, #0xffff
700a233c: 4288         	cmp	r0, r1
700a233e: d009         	beq	0x700a2354 <Udma_eventConfig+0xe4> @ imm = #0x12
700a2340: e7ff         	b	0x700a2342 <Udma_eventConfig+0xd2> @ imm = #-0x2
700a2342: 9806         	ldr	r0, [sp, #0x18]
700a2344: f040 0020    	orr	r0, r0, #0x20
700a2348: 9006         	str	r0, [sp, #0x18]
700a234a: 9816         	ldr	r0, [sp, #0x58]
700a234c: 6d00         	ldr	r0, [r0, #0x50]
700a234e: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a2352: e7ff         	b	0x700a2354 <Udma_eventConfig+0xe4> @ imm = #-0x2
700a2354: 9810         	ldr	r0, [sp, #0x40]
700a2356: 6800         	ldr	r0, [r0]
700a2358: 2801         	cmp	r0, #0x1
700a235a: d00a         	beq	0x700a2372 <Udma_eventConfig+0x102> @ imm = #0x14
700a235c: e7ff         	b	0x700a235e <Udma_eventConfig+0xee> @ imm = #-0x2
700a235e: 9810         	ldr	r0, [sp, #0x40]
700a2360: 6800         	ldr	r0, [r0]
700a2362: 2802         	cmp	r0, #0x2
700a2364: d005         	beq	0x700a2372 <Udma_eventConfig+0x102> @ imm = #0xa
700a2366: e7ff         	b	0x700a2368 <Udma_eventConfig+0xf8> @ imm = #-0x2
700a2368: 9810         	ldr	r0, [sp, #0x40]
700a236a: 6800         	ldr	r0, [r0]
700a236c: 2806         	cmp	r0, #0x6
700a236e: d14d         	bne	0x700a240c <Udma_eventConfig+0x19c> @ imm = #0x9a
700a2370: e7ff         	b	0x700a2372 <Udma_eventConfig+0x102> @ imm = #-0x2
700a2372: 9810         	ldr	r0, [sp, #0x40]
700a2374: 6880         	ldr	r0, [r0, #0x8]
700a2376: 9012         	str	r0, [sp, #0x48]
700a2378: 9817         	ldr	r0, [sp, #0x5c]
700a237a: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a237e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2382: 9810         	ldr	r0, [sp, #0x40]
700a2384: 6800         	ldr	r0, [r0]
700a2386: 2801         	cmp	r0, #0x1
700a2388: d005         	beq	0x700a2396 <Udma_eventConfig+0x126> @ imm = #0xa
700a238a: e7ff         	b	0x700a238c <Udma_eventConfig+0x11c> @ imm = #-0x2
700a238c: 9810         	ldr	r0, [sp, #0x40]
700a238e: 6800         	ldr	r0, [r0]
700a2390: 2806         	cmp	r0, #0x6
700a2392: d12e         	bne	0x700a23f2 <Udma_eventConfig+0x182> @ imm = #0x5c
700a2394: e7ff         	b	0x700a2396 <Udma_eventConfig+0x126> @ imm = #-0x2
700a2396: 9812         	ldr	r0, [sp, #0x48]
700a2398: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a239c: 8880         	ldrh	r0, [r0, #0x4]
700a239e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a23a2: 9812         	ldr	r0, [sp, #0x48]
700a23a4: 7800         	ldrb	r0, [r0]
700a23a6: 0740         	lsls	r0, r0, #0x1d
700a23a8: 2800         	cmp	r0, #0x0
700a23aa: d509         	bpl	0x700a23c0 <Udma_eventConfig+0x150> @ imm = #0x12
700a23ac: e7ff         	b	0x700a23ae <Udma_eventConfig+0x13e> @ imm = #-0x2
700a23ae: 9817         	ldr	r0, [sp, #0x5c]
700a23b0: f8d0 10f0    	ldr.w	r1, [r0, #0xf0]
700a23b4: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a23b8: 4408         	add	r0, r1
700a23ba: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a23be: e017         	b	0x700a23f0 <Udma_eventConfig+0x180> @ imm = #0x2e
700a23c0: 9812         	ldr	r0, [sp, #0x48]
700a23c2: 7800         	ldrb	r0, [r0]
700a23c4: 07c0         	lsls	r0, r0, #0x1f
700a23c6: b148         	cbz	r0, 0x700a23dc <Udma_eventConfig+0x16c> @ imm = #0x12
700a23c8: e7ff         	b	0x700a23ca <Udma_eventConfig+0x15a> @ imm = #-0x2
700a23ca: 9817         	ldr	r0, [sp, #0x5c]
700a23cc: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a23d0: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a23d4: 4408         	add	r0, r1
700a23d6: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a23da: e008         	b	0x700a23ee <Udma_eventConfig+0x17e> @ imm = #0x10
700a23dc: 9817         	ldr	r0, [sp, #0x5c]
700a23de: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a23e2: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a23e6: 4408         	add	r0, r1
700a23e8: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a23ec: e7ff         	b	0x700a23ee <Udma_eventConfig+0x17e> @ imm = #-0x2
700a23ee: e7ff         	b	0x700a23f0 <Udma_eventConfig+0x180> @ imm = #-0x2
700a23f0: e00b         	b	0x700a240a <Udma_eventConfig+0x19a> @ imm = #0x16
700a23f2: 9812         	ldr	r0, [sp, #0x48]
700a23f4: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a23f8: 8880         	ldrh	r0, [r0, #0x4]
700a23fa: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a23fe: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2402: 3014         	adds	r0, #0x14
700a2404: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2408: e7ff         	b	0x700a240a <Udma_eventConfig+0x19a> @ imm = #-0x2
700a240a: e7ff         	b	0x700a240c <Udma_eventConfig+0x19c> @ imm = #-0x2
700a240c: 9810         	ldr	r0, [sp, #0x40]
700a240e: 6800         	ldr	r0, [r0]
700a2410: 2803         	cmp	r0, #0x3
700a2412: d156         	bne	0x700a24c2 <Udma_eventConfig+0x252> @ imm = #0xac
700a2414: e7ff         	b	0x700a2416 <Udma_eventConfig+0x1a6> @ imm = #-0x2
700a2416: 9817         	ldr	r0, [sp, #0x5c]
700a2418: 6800         	ldr	r0, [r0]
700a241a: 2802         	cmp	r0, #0x2
700a241c: d104         	bne	0x700a2428 <Udma_eventConfig+0x1b8> @ imm = #0x8
700a241e: e7ff         	b	0x700a2420 <Udma_eventConfig+0x1b0> @ imm = #-0x2
700a2420: f04f 30ff    	mov.w	r0, #0xffffffff
700a2424: 9015         	str	r0, [sp, #0x54]
700a2426: e04b         	b	0x700a24c0 <Udma_eventConfig+0x250> @ imm = #0x96
700a2428: 9810         	ldr	r0, [sp, #0x40]
700a242a: 6880         	ldr	r0, [r0, #0x8]
700a242c: 9012         	str	r0, [sp, #0x48]
700a242e: 9817         	ldr	r0, [sp, #0x5c]
700a2430: f8b0 00fc    	ldrh.w	r0, [r0, #0xfc]
700a2434: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2438: 9812         	ldr	r0, [sp, #0x48]
700a243a: 7800         	ldrb	r0, [r0]
700a243c: 0740         	lsls	r0, r0, #0x1d
700a243e: 2800         	cmp	r0, #0x0
700a2440: d50d         	bpl	0x700a245e <Udma_eventConfig+0x1ee> @ imm = #0x1a
700a2442: e7ff         	b	0x700a2444 <Udma_eventConfig+0x1d4> @ imm = #-0x2
700a2444: 9812         	ldr	r0, [sp, #0x48]
700a2446: 6ec0         	ldr	r0, [r0, #0x6c]
700a2448: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a244c: 9817         	ldr	r0, [sp, #0x5c]
700a244e: f8d0 1100    	ldr.w	r1, [r0, #0x100]
700a2452: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2456: 4408         	add	r0, r1
700a2458: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a245c: e02f         	b	0x700a24be <Udma_eventConfig+0x24e> @ imm = #0x5e
700a245e: 9812         	ldr	r0, [sp, #0x48]
700a2460: 7800         	ldrb	r0, [r0]
700a2462: 0780         	lsls	r0, r0, #0x1e
700a2464: 2800         	cmp	r0, #0x0
700a2466: d50d         	bpl	0x700a2484 <Udma_eventConfig+0x214> @ imm = #0x1a
700a2468: e7ff         	b	0x700a246a <Udma_eventConfig+0x1fa> @ imm = #-0x2
700a246a: 9812         	ldr	r0, [sp, #0x48]
700a246c: 6f00         	ldr	r0, [r0, #0x70]
700a246e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2472: 9817         	ldr	r0, [sp, #0x5c]
700a2474: f8d0 1108    	ldr.w	r1, [r0, #0x108]
700a2478: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a247c: 4408         	add	r0, r1
700a247e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2482: e01b         	b	0x700a24bc <Udma_eventConfig+0x24c> @ imm = #0x36
700a2484: 9812         	ldr	r0, [sp, #0x48]
700a2486: 7800         	ldrb	r0, [r0]
700a2488: 07c0         	lsls	r0, r0, #0x1f
700a248a: b168         	cbz	r0, 0x700a24a8 <Udma_eventConfig+0x238> @ imm = #0x1a
700a248c: e7ff         	b	0x700a248e <Udma_eventConfig+0x21e> @ imm = #-0x2
700a248e: 9812         	ldr	r0, [sp, #0x48]
700a2490: 6ec0         	ldr	r0, [r0, #0x6c]
700a2492: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2496: 9817         	ldr	r0, [sp, #0x5c]
700a2498: f8d0 1104    	ldr.w	r1, [r0, #0x104]
700a249c: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a24a0: 4408         	add	r0, r1
700a24a2: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a24a6: e008         	b	0x700a24ba <Udma_eventConfig+0x24a> @ imm = #0x10
700a24a8: 9817         	ldr	r0, [sp, #0x5c]
700a24aa: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a24ae: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a24b2: 2000         	movs	r0, #0x0
700a24b4: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a24b8: e7ff         	b	0x700a24ba <Udma_eventConfig+0x24a> @ imm = #-0x2
700a24ba: e7ff         	b	0x700a24bc <Udma_eventConfig+0x24c> @ imm = #-0x2
700a24bc: e7ff         	b	0x700a24be <Udma_eventConfig+0x24e> @ imm = #-0x2
700a24be: e7ff         	b	0x700a24c0 <Udma_eventConfig+0x250> @ imm = #-0x2
700a24c0: e7ff         	b	0x700a24c2 <Udma_eventConfig+0x252> @ imm = #-0x2
700a24c2: 9810         	ldr	r0, [sp, #0x40]
700a24c4: 6800         	ldr	r0, [r0]
700a24c6: 2804         	cmp	r0, #0x4
700a24c8: d130         	bne	0x700a252c <Udma_eventConfig+0x2bc> @ imm = #0x60
700a24ca: e7ff         	b	0x700a24cc <Udma_eventConfig+0x25c> @ imm = #-0x2
700a24cc: 9810         	ldr	r0, [sp, #0x40]
700a24ce: 68c0         	ldr	r0, [r0, #0xc]
700a24d0: 9011         	str	r0, [sp, #0x44]
700a24d2: 9817         	ldr	r0, [sp, #0x5c]
700a24d4: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a24d8: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a24dc: 9811         	ldr	r0, [sp, #0x44]
700a24de: 8880         	ldrh	r0, [r0, #0x4]
700a24e0: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a24e4: 9817         	ldr	r0, [sp, #0x5c]
700a24e6: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a24ea: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a24ee: 4408         	add	r0, r1
700a24f0: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a24f4: 9811         	ldr	r0, [sp, #0x44]
700a24f6: 6dc0         	ldr	r0, [r0, #0x5c]
700a24f8: 2804         	cmp	r0, #0x4
700a24fa: d316         	blo	0x700a252a <Udma_eventConfig+0x2ba> @ imm = #0x2c
700a24fc: e7ff         	b	0x700a24fe <Udma_eventConfig+0x28e> @ imm = #-0x2
700a24fe: 9811         	ldr	r0, [sp, #0x44]
700a2500: 6dc0         	ldr	r0, [r0, #0x5c]
700a2502: 2807         	cmp	r0, #0x7
700a2504: d811         	bhi	0x700a252a <Udma_eventConfig+0x2ba> @ imm = #0x22
700a2506: e7ff         	b	0x700a2508 <Udma_eventConfig+0x298> @ imm = #-0x2
700a2508: 9817         	ldr	r0, [sp, #0x5c]
700a250a: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a250e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2512: 1a40         	subs	r0, r0, r1
700a2514: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2518: 9817         	ldr	r0, [sp, #0x5c]
700a251a: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a251e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2522: 4408         	add	r0, r1
700a2524: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2528: e7ff         	b	0x700a252a <Udma_eventConfig+0x2ba> @ imm = #-0x2
700a252a: e7ff         	b	0x700a252c <Udma_eventConfig+0x2bc> @ imm = #-0x2
700a252c: 9815         	ldr	r0, [sp, #0x54]
700a252e: b9d8         	cbnz	r0, 0x700a2568 <Udma_eventConfig+0x2f8> @ imm = #0x36
700a2530: e7ff         	b	0x700a2532 <Udma_eventConfig+0x2c2> @ imm = #-0x2
700a2532: 9817         	ldr	r0, [sp, #0x5c]
700a2534: 9916         	ldr	r1, [sp, #0x58]
700a2536: f012 f87b    	bl	0x700b4630 <Udma_eventProgramSteering> @ imm = #0x120f6
700a253a: 9817         	ldr	r0, [sp, #0x5c]
700a253c: 6800         	ldr	r0, [r0]
700a253e: b130         	cbz	r0, 0x700a254e <Udma_eventConfig+0x2de> @ imm = #0xc
700a2540: e7ff         	b	0x700a2542 <Udma_eventConfig+0x2d2> @ imm = #-0x2
700a2542: 9810         	ldr	r0, [sp, #0x40]
700a2544: 6800         	ldr	r0, [r0]
700a2546: 2805         	cmp	r0, #0x5
700a2548: d101         	bne	0x700a254e <Udma_eventConfig+0x2de> @ imm = #0x2
700a254a: e7ff         	b	0x700a254c <Udma_eventConfig+0x2dc> @ imm = #-0x2
700a254c: e00b         	b	0x700a2566 <Udma_eventConfig+0x2f6> @ imm = #0x16
700a254e: a804         	add	r0, sp, #0x10
700a2550: a902         	add	r1, sp, #0x8
700a2552: f04f 32ff    	mov.w	r2, #0xffffffff
700a2556: f012 fc13    	bl	0x700b4d80 <Sciclient_rmIrqSet> @ imm = #0x12826
700a255a: 9015         	str	r0, [sp, #0x54]
700a255c: 9815         	ldr	r0, [sp, #0x54]
700a255e: b108         	cbz	r0, 0x700a2564 <Udma_eventConfig+0x2f4> @ imm = #0x2
700a2560: e7ff         	b	0x700a2562 <Udma_eventConfig+0x2f2> @ imm = #-0x2
700a2562: e7ff         	b	0x700a2564 <Udma_eventConfig+0x2f4> @ imm = #-0x2
700a2564: e7ff         	b	0x700a2566 <Udma_eventConfig+0x2f6> @ imm = #-0x2
700a2566: e7ff         	b	0x700a2568 <Udma_eventConfig+0x2f8> @ imm = #-0x2
700a2568: 9815         	ldr	r0, [sp, #0x54]
700a256a: bb58         	cbnz	r0, 0x700a25c4 <Udma_eventConfig+0x354> @ imm = #0x56
700a256c: e7ff         	b	0x700a256e <Udma_eventConfig+0x2fe> @ imm = #-0x2
700a256e: 9816         	ldr	r0, [sp, #0x58]
700a2570: 6d80         	ldr	r0, [r0, #0x58]
700a2572: f510 3f80    	cmn.w	r0, #0x10000
700a2576: d024         	beq	0x700a25c2 <Udma_eventConfig+0x352> @ imm = #0x48
700a2578: e7ff         	b	0x700a257a <Udma_eventConfig+0x30a> @ imm = #-0x2
700a257a: 9816         	ldr	r0, [sp, #0x58]
700a257c: 6d80         	ldr	r0, [r0, #0x58]
700a257e: 9013         	str	r0, [sp, #0x4c]
700a2580: a80b         	add	r0, sp, #0x2c
700a2582: 9000         	str	r0, [sp]
700a2584: f012 ffe4    	bl	0x700b5550 <HwiP_Params_init> @ imm = #0x12fc8
700a2588: 9900         	ldr	r1, [sp]
700a258a: 9813         	ldr	r0, [sp, #0x4c]
700a258c: 900b         	str	r0, [sp, #0x2c]
700a258e: f24c 0041    	movw	r0, #0xc041
700a2592: f2c7 000a    	movt	r0, #0x700a
700a2596: 900c         	str	r0, [sp, #0x30]
700a2598: 9816         	ldr	r0, [sp, #0x58]
700a259a: 900d         	str	r0, [sp, #0x34]
700a259c: 9816         	ldr	r0, [sp, #0x58]
700a259e: 6a00         	ldr	r0, [r0, #0x20]
700a25a0: f88d 003a    	strb.w	r0, [sp, #0x3a]
700a25a4: 9816         	ldr	r0, [sp, #0x58]
700a25a6: 3068         	adds	r0, #0x68
700a25a8: f012 ffea    	bl	0x700b5580 <HwiP_construct> @ imm = #0x12fd4
700a25ac: 9015         	str	r0, [sp, #0x54]
700a25ae: 9815         	ldr	r0, [sp, #0x54]
700a25b0: b108         	cbz	r0, 0x700a25b6 <Udma_eventConfig+0x346> @ imm = #0x2
700a25b2: e7ff         	b	0x700a25b4 <Udma_eventConfig+0x344> @ imm = #-0x2
700a25b4: e004         	b	0x700a25c0 <Udma_eventConfig+0x350> @ imm = #0x8
700a25b6: 9916         	ldr	r1, [sp, #0x58]
700a25b8: f101 0068    	add.w	r0, r1, #0x68
700a25bc: 6648         	str	r0, [r1, #0x64]
700a25be: e7ff         	b	0x700a25c0 <Udma_eventConfig+0x350> @ imm = #-0x2
700a25c0: e7ff         	b	0x700a25c2 <Udma_eventConfig+0x352> @ imm = #-0x2
700a25c2: e7ff         	b	0x700a25c4 <Udma_eventConfig+0x354> @ imm = #-0x2
700a25c4: 9815         	ldr	r0, [sp, #0x54]
700a25c6: b018         	add	sp, #0x60
700a25c8: bd80         	pop	{r7, pc}
700a25ca: 0000         	movs	r0, r0
700a25cc: 0000         	movs	r0, r0
700a25ce: 0000         	movs	r0, r0

700a25d0 <_tx_mutex_put>:
700a25d0: b580         	push	{r7, lr}
700a25d2: b092         	sub	sp, #0x48
700a25d4: 9011         	str	r0, [sp, #0x44]
700a25d6: 2020         	movs	r0, #0x20
700a25d8: 900c         	str	r0, [sp, #0x30]
700a25da: f000 eb1c    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #0x638
700a25de: 9010         	str	r0, [sp, #0x40]
700a25e0: 9811         	ldr	r0, [sp, #0x44]
700a25e2: 6880         	ldr	r0, [r0, #0x8]
700a25e4: 2800         	cmp	r0, #0x0
700a25e6: f000 8188    	beq.w	0x700a28fa <_tx_mutex_put+0x32a> @ imm = #0x310
700a25ea: e7ff         	b	0x700a25ec <_tx_mutex_put+0x1c> @ imm = #-0x2
700a25ec: 9811         	ldr	r0, [sp, #0x44]
700a25ee: 68c0         	ldr	r0, [r0, #0xc]
700a25f0: 900f         	str	r0, [sp, #0x3c]
700a25f2: f64a 206c    	movw	r0, #0xaa6c
700a25f6: f2c7 0008    	movt	r0, #0x7008
700a25fa: 6800         	ldr	r0, [r0]
700a25fc: 9007         	str	r0, [sp, #0x1c]
700a25fe: 9811         	ldr	r0, [sp, #0x44]
700a2600: 68c0         	ldr	r0, [r0, #0xc]
700a2602: 9907         	ldr	r1, [sp, #0x1c]
700a2604: 4288         	cmp	r0, r1
700a2606: d00e         	beq	0x700a2626 <_tx_mutex_put+0x56> @ imm = #0x1c
700a2608: e7ff         	b	0x700a260a <_tx_mutex_put+0x3a> @ imm = #-0x2
700a260a: f64a 207c    	movw	r0, #0xaa7c
700a260e: f2c7 0008    	movt	r0, #0x7008
700a2612: 6800         	ldr	r0, [r0]
700a2614: b930         	cbnz	r0, 0x700a2624 <_tx_mutex_put+0x54> @ imm = #0xc
700a2616: e7ff         	b	0x700a2618 <_tx_mutex_put+0x48> @ imm = #-0x2
700a2618: 9810         	ldr	r0, [sp, #0x40]
700a261a: f000 ec7c    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #0x8f8
700a261e: 201e         	movs	r0, #0x1e
700a2620: 900c         	str	r0, [sp, #0x30]
700a2622: e7ff         	b	0x700a2624 <_tx_mutex_put+0x54> @ imm = #-0x2
700a2624: e7ff         	b	0x700a2626 <_tx_mutex_put+0x56> @ imm = #-0x2
700a2626: 980c         	ldr	r0, [sp, #0x30]
700a2628: 2820         	cmp	r0, #0x20
700a262a: f040 8165    	bne.w	0x700a28f8 <_tx_mutex_put+0x328> @ imm = #0x2ca
700a262e: e7ff         	b	0x700a2630 <_tx_mutex_put+0x60> @ imm = #-0x2
700a2630: 9911         	ldr	r1, [sp, #0x44]
700a2632: 6888         	ldr	r0, [r1, #0x8]
700a2634: 3801         	subs	r0, #0x1
700a2636: 6088         	str	r0, [r1, #0x8]
700a2638: 9811         	ldr	r0, [sp, #0x44]
700a263a: 6880         	ldr	r0, [r0, #0x8]
700a263c: b130         	cbz	r0, 0x700a264c <_tx_mutex_put+0x7c> @ imm = #0xc
700a263e: e7ff         	b	0x700a2640 <_tx_mutex_put+0x70> @ imm = #-0x2
700a2640: 9810         	ldr	r0, [sp, #0x40]
700a2642: f000 ec68    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #0x8d0
700a2646: 2000         	movs	r0, #0x0
700a2648: 900c         	str	r0, [sp, #0x30]
700a264a: e154         	b	0x700a28f6 <_tx_mutex_put+0x326> @ imm = #0x2a8
700a264c: 980f         	ldr	r0, [sp, #0x3c]
700a264e: b930         	cbnz	r0, 0x700a265e <_tx_mutex_put+0x8e> @ imm = #0xc
700a2650: e7ff         	b	0x700a2652 <_tx_mutex_put+0x82> @ imm = #-0x2
700a2652: 9810         	ldr	r0, [sp, #0x40]
700a2654: f000 ec5e    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #0x8bc
700a2658: 2000         	movs	r0, #0x0
700a265a: 900c         	str	r0, [sp, #0x30]
700a265c: e14a         	b	0x700a28f4 <_tx_mutex_put+0x324> @ imm = #0x294
700a265e: 990f         	ldr	r1, [sp, #0x3c]
700a2660: f8d1 00a4    	ldr.w	r0, [r1, #0xa4]
700a2664: 3801         	subs	r0, #0x1
700a2666: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a266a: 980f         	ldr	r0, [sp, #0x3c]
700a266c: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a2670: b928         	cbnz	r0, 0x700a267e <_tx_mutex_put+0xae> @ imm = #0xa
700a2672: e7ff         	b	0x700a2674 <_tx_mutex_put+0xa4> @ imm = #-0x2
700a2674: 990f         	ldr	r1, [sp, #0x3c]
700a2676: 2000         	movs	r0, #0x0
700a2678: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a267c: e018         	b	0x700a26b0 <_tx_mutex_put+0xe0> @ imm = #0x30
700a267e: 9811         	ldr	r0, [sp, #0x44]
700a2680: 6ac0         	ldr	r0, [r0, #0x2c]
700a2682: 900b         	str	r0, [sp, #0x2c]
700a2684: 9811         	ldr	r0, [sp, #0x44]
700a2686: 6b00         	ldr	r0, [r0, #0x30]
700a2688: 900a         	str	r0, [sp, #0x28]
700a268a: 980a         	ldr	r0, [sp, #0x28]
700a268c: 990b         	ldr	r1, [sp, #0x2c]
700a268e: 6308         	str	r0, [r1, #0x30]
700a2690: 980b         	ldr	r0, [sp, #0x2c]
700a2692: 990a         	ldr	r1, [sp, #0x28]
700a2694: 62c8         	str	r0, [r1, #0x2c]
700a2696: 980f         	ldr	r0, [sp, #0x3c]
700a2698: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a269c: 9911         	ldr	r1, [sp, #0x44]
700a269e: 4288         	cmp	r0, r1
700a26a0: d105         	bne	0x700a26ae <_tx_mutex_put+0xde> @ imm = #0xa
700a26a2: e7ff         	b	0x700a26a4 <_tx_mutex_put+0xd4> @ imm = #-0x2
700a26a4: 980b         	ldr	r0, [sp, #0x2c]
700a26a6: 990f         	ldr	r1, [sp, #0x3c]
700a26a8: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a26ac: e7ff         	b	0x700a26ae <_tx_mutex_put+0xde> @ imm = #-0x2
700a26ae: e7ff         	b	0x700a26b0 <_tx_mutex_put+0xe0> @ imm = #-0x2
700a26b0: 9811         	ldr	r0, [sp, #0x44]
700a26b2: 6980         	ldr	r0, [r0, #0x18]
700a26b4: b978         	cbnz	r0, 0x700a26d6 <_tx_mutex_put+0x106> @ imm = #0x1e
700a26b6: e7ff         	b	0x700a26b8 <_tx_mutex_put+0xe8> @ imm = #-0x2
700a26b8: 9811         	ldr	r0, [sp, #0x44]
700a26ba: 6900         	ldr	r0, [r0, #0x10]
700a26bc: b950         	cbnz	r0, 0x700a26d4 <_tx_mutex_put+0x104> @ imm = #0x14
700a26be: e7ff         	b	0x700a26c0 <_tx_mutex_put+0xf0> @ imm = #-0x2
700a26c0: 9911         	ldr	r1, [sp, #0x44]
700a26c2: 2000         	movs	r0, #0x0
700a26c4: 9002         	str	r0, [sp, #0x8]
700a26c6: 60c8         	str	r0, [r1, #0xc]
700a26c8: 9810         	ldr	r0, [sp, #0x40]
700a26ca: f000 ec24    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #0x848
700a26ce: 9802         	ldr	r0, [sp, #0x8]
700a26d0: 900c         	str	r0, [sp, #0x30]
700a26d2: e7ff         	b	0x700a26d4 <_tx_mutex_put+0x104> @ imm = #-0x2
700a26d4: e7ff         	b	0x700a26d6 <_tx_mutex_put+0x106> @ imm = #-0x2
700a26d6: 980c         	ldr	r0, [sp, #0x30]
700a26d8: 2820         	cmp	r0, #0x20
700a26da: f040 810a    	bne.w	0x700a28f2 <_tx_mutex_put+0x322> @ imm = #0x214
700a26de: e7ff         	b	0x700a26e0 <_tx_mutex_put+0x110> @ imm = #-0x2
700a26e0: 2000         	movs	r0, #0x0
700a26e2: 900e         	str	r0, [sp, #0x38]
700a26e4: 980f         	ldr	r0, [sp, #0x3c]
700a26e6: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700a26ea: 900d         	str	r0, [sp, #0x34]
700a26ec: 9811         	ldr	r0, [sp, #0x44]
700a26ee: 6900         	ldr	r0, [r0, #0x10]
700a26f0: 2801         	cmp	r0, #0x1
700a26f2: d135         	bne	0x700a2760 <_tx_mutex_put+0x190> @ imm = #0x6a
700a26f4: e7ff         	b	0x700a26f6 <_tx_mutex_put+0x126> @ imm = #-0x2
700a26f6: 2020         	movs	r0, #0x20
700a26f8: 9003         	str	r0, [sp, #0xc]
700a26fa: 980f         	ldr	r0, [sp, #0x3c]
700a26fc: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a2700: 900b         	str	r0, [sp, #0x2c]
700a2702: e7ff         	b	0x700a2704 <_tx_mutex_put+0x134> @ imm = #-0x2
700a2704: 980b         	ldr	r0, [sp, #0x2c]
700a2706: b1f0         	cbz	r0, 0x700a2746 <_tx_mutex_put+0x176> @ imm = #0x3c
700a2708: e7ff         	b	0x700a270a <_tx_mutex_put+0x13a> @ imm = #-0x2
700a270a: 980b         	ldr	r0, [sp, #0x2c]
700a270c: 6900         	ldr	r0, [r0, #0x10]
700a270e: 2801         	cmp	r0, #0x1
700a2710: d10b         	bne	0x700a272a <_tx_mutex_put+0x15a> @ imm = #0x16
700a2712: e7ff         	b	0x700a2714 <_tx_mutex_put+0x144> @ imm = #-0x2
700a2714: 980b         	ldr	r0, [sp, #0x2c]
700a2716: 6a80         	ldr	r0, [r0, #0x28]
700a2718: 9903         	ldr	r1, [sp, #0xc]
700a271a: 4288         	cmp	r0, r1
700a271c: d204         	bhs	0x700a2728 <_tx_mutex_put+0x158> @ imm = #0x8
700a271e: e7ff         	b	0x700a2720 <_tx_mutex_put+0x150> @ imm = #-0x2
700a2720: 980b         	ldr	r0, [sp, #0x2c]
700a2722: 6a80         	ldr	r0, [r0, #0x28]
700a2724: 9003         	str	r0, [sp, #0xc]
700a2726: e7ff         	b	0x700a2728 <_tx_mutex_put+0x158> @ imm = #-0x2
700a2728: e7ff         	b	0x700a272a <_tx_mutex_put+0x15a> @ imm = #-0x2
700a272a: 980b         	ldr	r0, [sp, #0x2c]
700a272c: 6ac0         	ldr	r0, [r0, #0x2c]
700a272e: 900b         	str	r0, [sp, #0x2c]
700a2730: 980b         	ldr	r0, [sp, #0x2c]
700a2732: 990f         	ldr	r1, [sp, #0x3c]
700a2734: f8d1 10a8    	ldr.w	r1, [r1, #0xa8]
700a2738: 4288         	cmp	r0, r1
700a273a: d103         	bne	0x700a2744 <_tx_mutex_put+0x174> @ imm = #0x6
700a273c: e7ff         	b	0x700a273e <_tx_mutex_put+0x16e> @ imm = #-0x2
700a273e: 2000         	movs	r0, #0x0
700a2740: 900b         	str	r0, [sp, #0x2c]
700a2742: e7ff         	b	0x700a2744 <_tx_mutex_put+0x174> @ imm = #-0x2
700a2744: e7de         	b	0x700a2704 <_tx_mutex_put+0x134> @ imm = #-0x44
700a2746: 9803         	ldr	r0, [sp, #0xc]
700a2748: 990f         	ldr	r1, [sp, #0x3c]
700a274a: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a274e: 9803         	ldr	r0, [sp, #0xc]
700a2750: 990d         	ldr	r1, [sp, #0x34]
700a2752: 4288         	cmp	r0, r1
700a2754: d203         	bhs	0x700a275e <_tx_mutex_put+0x18e> @ imm = #0x6
700a2756: e7ff         	b	0x700a2758 <_tx_mutex_put+0x188> @ imm = #-0x2
700a2758: 9803         	ldr	r0, [sp, #0xc]
700a275a: 900d         	str	r0, [sp, #0x34]
700a275c: e7ff         	b	0x700a275e <_tx_mutex_put+0x18e> @ imm = #-0x2
700a275e: e7ff         	b	0x700a2760 <_tx_mutex_put+0x190> @ imm = #-0x2
700a2760: 9811         	ldr	r0, [sp, #0x44]
700a2762: 69c0         	ldr	r0, [r0, #0x1c]
700a2764: 2802         	cmp	r0, #0x2
700a2766: d30a         	blo	0x700a277e <_tx_mutex_put+0x1ae> @ imm = #0x14
700a2768: e7ff         	b	0x700a276a <_tx_mutex_put+0x19a> @ imm = #-0x2
700a276a: 9811         	ldr	r0, [sp, #0x44]
700a276c: 6900         	ldr	r0, [r0, #0x10]
700a276e: 2801         	cmp	r0, #0x1
700a2770: d104         	bne	0x700a277c <_tx_mutex_put+0x1ac> @ imm = #0x8
700a2772: e7ff         	b	0x700a2774 <_tx_mutex_put+0x1a4> @ imm = #-0x2
700a2774: 9811         	ldr	r0, [sp, #0x44]
700a2776: f005 fdab    	bl	0x700a82d0 <_tx_mutex_prioritize> @ imm = #0x5b56
700a277a: e7ff         	b	0x700a277c <_tx_mutex_put+0x1ac> @ imm = #-0x2
700a277c: e7ff         	b	0x700a277e <_tx_mutex_put+0x1ae> @ imm = #-0x2
700a277e: 9811         	ldr	r0, [sp, #0x44]
700a2780: 6980         	ldr	r0, [r0, #0x18]
700a2782: b9e0         	cbnz	r0, 0x700a27be <_tx_mutex_put+0x1ee> @ imm = #0x38
700a2784: e7ff         	b	0x700a2786 <_tx_mutex_put+0x1b6> @ imm = #-0x2
700a2786: 9911         	ldr	r1, [sp, #0x44]
700a2788: 2020         	movs	r0, #0x20
700a278a: 6288         	str	r0, [r1, #0x28]
700a278c: 9811         	ldr	r0, [sp, #0x44]
700a278e: 68c0         	ldr	r0, [r0, #0xc]
700a2790: 6b00         	ldr	r0, [r0, #0x30]
700a2792: 990d         	ldr	r1, [sp, #0x34]
700a2794: 4288         	cmp	r0, r1
700a2796: d006         	beq	0x700a27a6 <_tx_mutex_put+0x1d6> @ imm = #0xc
700a2798: e7ff         	b	0x700a279a <_tx_mutex_put+0x1ca> @ imm = #-0x2
700a279a: 9811         	ldr	r0, [sp, #0x44]
700a279c: 68c0         	ldr	r0, [r0, #0xc]
700a279e: 990d         	ldr	r1, [sp, #0x34]
700a27a0: f006 f856    	bl	0x700a8850 <_tx_mutex_priority_change> @ imm = #0x60ac
700a27a4: e7ff         	b	0x700a27a6 <_tx_mutex_put+0x1d6> @ imm = #-0x2
700a27a6: 9911         	ldr	r1, [sp, #0x44]
700a27a8: 2000         	movs	r0, #0x0
700a27aa: 9001         	str	r0, [sp, #0x4]
700a27ac: 60c8         	str	r0, [r1, #0xc]
700a27ae: 9810         	ldr	r0, [sp, #0x40]
700a27b0: f000 ebb0    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #0x760
700a27b4: f010 fab4    	bl	0x700b2d20 <_tx_thread_system_preempt_check> @ imm = #0x10568
700a27b8: 9801         	ldr	r0, [sp, #0x4]
700a27ba: 900c         	str	r0, [sp, #0x30]
700a27bc: e098         	b	0x700a28f0 <_tx_mutex_put+0x320> @ imm = #0x130
700a27be: 9811         	ldr	r0, [sp, #0x44]
700a27c0: 6980         	ldr	r0, [r0, #0x18]
700a27c2: 900f         	str	r0, [sp, #0x3c]
700a27c4: 9811         	ldr	r0, [sp, #0x44]
700a27c6: 6900         	ldr	r0, [r0, #0x10]
700a27c8: 2801         	cmp	r0, #0x1
700a27ca: d10b         	bne	0x700a27e4 <_tx_mutex_put+0x214> @ imm = #0x16
700a27cc: e7ff         	b	0x700a27ce <_tx_mutex_put+0x1fe> @ imm = #-0x2
700a27ce: 9811         	ldr	r0, [sp, #0x44]
700a27d0: 68c0         	ldr	r0, [r0, #0xc]
700a27d2: 900e         	str	r0, [sp, #0x38]
700a27d4: 980f         	ldr	r0, [sp, #0x3c]
700a27d6: 6b00         	ldr	r0, [r0, #0x30]
700a27d8: 9911         	ldr	r1, [sp, #0x44]
700a27da: 6148         	str	r0, [r1, #0x14]
700a27dc: 9911         	ldr	r1, [sp, #0x44]
700a27de: 2020         	movs	r0, #0x20
700a27e0: 6288         	str	r0, [r1, #0x28]
700a27e2: e7ff         	b	0x700a27e4 <_tx_mutex_put+0x214> @ imm = #-0x2
700a27e4: 980f         	ldr	r0, [sp, #0x3c]
700a27e6: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a27ea: 9009         	str	r0, [sp, #0x24]
700a27ec: 9809         	ldr	r0, [sp, #0x24]
700a27ee: b948         	cbnz	r0, 0x700a2804 <_tx_mutex_put+0x234> @ imm = #0x12
700a27f0: e7ff         	b	0x700a27f2 <_tx_mutex_put+0x222> @ imm = #-0x2
700a27f2: 9811         	ldr	r0, [sp, #0x44]
700a27f4: 990f         	ldr	r1, [sp, #0x3c]
700a27f6: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a27fa: 9811         	ldr	r0, [sp, #0x44]
700a27fc: 62c0         	str	r0, [r0, #0x2c]
700a27fe: 9811         	ldr	r0, [sp, #0x44]
700a2800: 6300         	str	r0, [r0, #0x30]
700a2802: e013         	b	0x700a282c <_tx_mutex_put+0x25c> @ imm = #0x26
700a2804: 980f         	ldr	r0, [sp, #0x3c]
700a2806: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a280a: 900b         	str	r0, [sp, #0x2c]
700a280c: 980b         	ldr	r0, [sp, #0x2c]
700a280e: 6b00         	ldr	r0, [r0, #0x30]
700a2810: 900a         	str	r0, [sp, #0x28]
700a2812: 9811         	ldr	r0, [sp, #0x44]
700a2814: 990b         	ldr	r1, [sp, #0x2c]
700a2816: 6308         	str	r0, [r1, #0x30]
700a2818: 9811         	ldr	r0, [sp, #0x44]
700a281a: 990a         	ldr	r1, [sp, #0x28]
700a281c: 62c8         	str	r0, [r1, #0x2c]
700a281e: 980a         	ldr	r0, [sp, #0x28]
700a2820: 9911         	ldr	r1, [sp, #0x44]
700a2822: 6308         	str	r0, [r1, #0x30]
700a2824: 980b         	ldr	r0, [sp, #0x2c]
700a2826: 9911         	ldr	r1, [sp, #0x44]
700a2828: 62c8         	str	r0, [r1, #0x2c]
700a282a: e7ff         	b	0x700a282c <_tx_mutex_put+0x25c> @ imm = #-0x2
700a282c: 9809         	ldr	r0, [sp, #0x24]
700a282e: 3001         	adds	r0, #0x1
700a2830: 990f         	ldr	r1, [sp, #0x3c]
700a2832: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a2836: 9911         	ldr	r1, [sp, #0x44]
700a2838: 2001         	movs	r0, #0x1
700a283a: 6088         	str	r0, [r1, #0x8]
700a283c: 980f         	ldr	r0, [sp, #0x3c]
700a283e: 9911         	ldr	r1, [sp, #0x44]
700a2840: 60c8         	str	r0, [r1, #0xc]
700a2842: 9911         	ldr	r1, [sp, #0x44]
700a2844: 69c8         	ldr	r0, [r1, #0x1c]
700a2846: 3801         	subs	r0, #0x1
700a2848: 61c8         	str	r0, [r1, #0x1c]
700a284a: 9811         	ldr	r0, [sp, #0x44]
700a284c: 69c0         	ldr	r0, [r0, #0x1c]
700a284e: 9008         	str	r0, [sp, #0x20]
700a2850: 9808         	ldr	r0, [sp, #0x20]
700a2852: b920         	cbnz	r0, 0x700a285e <_tx_mutex_put+0x28e> @ imm = #0x8
700a2854: e7ff         	b	0x700a2856 <_tx_mutex_put+0x286> @ imm = #-0x2
700a2856: 9911         	ldr	r1, [sp, #0x44]
700a2858: 2000         	movs	r0, #0x0
700a285a: 6188         	str	r0, [r1, #0x18]
700a285c: e00f         	b	0x700a287e <_tx_mutex_put+0x2ae> @ imm = #0x1e
700a285e: 980f         	ldr	r0, [sp, #0x3c]
700a2860: 6f40         	ldr	r0, [r0, #0x74]
700a2862: 9006         	str	r0, [sp, #0x18]
700a2864: 9806         	ldr	r0, [sp, #0x18]
700a2866: 9911         	ldr	r1, [sp, #0x44]
700a2868: 6188         	str	r0, [r1, #0x18]
700a286a: 980f         	ldr	r0, [sp, #0x3c]
700a286c: 6f80         	ldr	r0, [r0, #0x78]
700a286e: 9005         	str	r0, [sp, #0x14]
700a2870: 9805         	ldr	r0, [sp, #0x14]
700a2872: 9906         	ldr	r1, [sp, #0x18]
700a2874: 6788         	str	r0, [r1, #0x78]
700a2876: 9806         	ldr	r0, [sp, #0x18]
700a2878: 9905         	ldr	r1, [sp, #0x14]
700a287a: 6748         	str	r0, [r1, #0x74]
700a287c: e7ff         	b	0x700a287e <_tx_mutex_put+0x2ae> @ imm = #-0x2
700a287e: 990f         	ldr	r1, [sp, #0x3c]
700a2880: 2000         	movs	r0, #0x0
700a2882: 66c8         	str	r0, [r1, #0x6c]
700a2884: 990f         	ldr	r1, [sp, #0x3c]
700a2886: f8c1 0088    	str.w	r0, [r1, #0x88]
700a288a: 9811         	ldr	r0, [sp, #0x44]
700a288c: 6900         	ldr	r0, [r0, #0x10]
700a288e: 2801         	cmp	r0, #0x1
700a2890: d125         	bne	0x700a28de <_tx_mutex_put+0x30e> @ imm = #0x4a
700a2892: e7ff         	b	0x700a2894 <_tx_mutex_put+0x2c4> @ imm = #-0x2
700a2894: 9811         	ldr	r0, [sp, #0x44]
700a2896: 69c0         	ldr	r0, [r0, #0x1c]
700a2898: b1a8         	cbz	r0, 0x700a28c6 <_tx_mutex_put+0x2f6> @ imm = #0x2a
700a289a: e7ff         	b	0x700a289c <_tx_mutex_put+0x2cc> @ imm = #-0x2
700a289c: 9811         	ldr	r0, [sp, #0x44]
700a289e: 69c0         	ldr	r0, [r0, #0x1c]
700a28a0: 2802         	cmp	r0, #0x2
700a28a2: d304         	blo	0x700a28ae <_tx_mutex_put+0x2de> @ imm = #0x8
700a28a4: e7ff         	b	0x700a28a6 <_tx_mutex_put+0x2d6> @ imm = #-0x2
700a28a6: 9811         	ldr	r0, [sp, #0x44]
700a28a8: f005 fd12    	bl	0x700a82d0 <_tx_mutex_prioritize> @ imm = #0x5a24
700a28ac: e7ff         	b	0x700a28ae <_tx_mutex_put+0x2de> @ imm = #-0x2
700a28ae: 9811         	ldr	r0, [sp, #0x44]
700a28b0: 6980         	ldr	r0, [r0, #0x18]
700a28b2: 9004         	str	r0, [sp, #0x10]
700a28b4: 9804         	ldr	r0, [sp, #0x10]
700a28b6: b128         	cbz	r0, 0x700a28c4 <_tx_mutex_put+0x2f4> @ imm = #0xa
700a28b8: e7ff         	b	0x700a28ba <_tx_mutex_put+0x2ea> @ imm = #-0x2
700a28ba: 9804         	ldr	r0, [sp, #0x10]
700a28bc: 6b00         	ldr	r0, [r0, #0x30]
700a28be: 9911         	ldr	r1, [sp, #0x44]
700a28c0: 6288         	str	r0, [r1, #0x28]
700a28c2: e7ff         	b	0x700a28c4 <_tx_mutex_put+0x2f4> @ imm = #-0x2
700a28c4: e7ff         	b	0x700a28c6 <_tx_mutex_put+0x2f6> @ imm = #-0x2
700a28c6: 980e         	ldr	r0, [sp, #0x38]
700a28c8: 6b00         	ldr	r0, [r0, #0x30]
700a28ca: 990d         	ldr	r1, [sp, #0x34]
700a28cc: 4288         	cmp	r0, r1
700a28ce: d005         	beq	0x700a28dc <_tx_mutex_put+0x30c> @ imm = #0xa
700a28d0: e7ff         	b	0x700a28d2 <_tx_mutex_put+0x302> @ imm = #-0x2
700a28d2: 980e         	ldr	r0, [sp, #0x38]
700a28d4: 990d         	ldr	r1, [sp, #0x34]
700a28d6: f005 ffbb    	bl	0x700a8850 <_tx_mutex_priority_change> @ imm = #0x5f76
700a28da: e7ff         	b	0x700a28dc <_tx_mutex_put+0x30c> @ imm = #-0x2
700a28dc: e7ff         	b	0x700a28de <_tx_mutex_put+0x30e> @ imm = #-0x2
700a28de: 980f         	ldr	r0, [sp, #0x3c]
700a28e0: f004 ff16    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #0x4e2c
700a28e4: 9810         	ldr	r0, [sp, #0x40]
700a28e6: f000 eb16    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #0x62c
700a28ea: 2000         	movs	r0, #0x0
700a28ec: 900c         	str	r0, [sp, #0x30]
700a28ee: e7ff         	b	0x700a28f0 <_tx_mutex_put+0x320> @ imm = #-0x2
700a28f0: e7ff         	b	0x700a28f2 <_tx_mutex_put+0x322> @ imm = #-0x2
700a28f2: e7ff         	b	0x700a28f4 <_tx_mutex_put+0x324> @ imm = #-0x2
700a28f4: e7ff         	b	0x700a28f6 <_tx_mutex_put+0x326> @ imm = #-0x2
700a28f6: e7ff         	b	0x700a28f8 <_tx_mutex_put+0x328> @ imm = #-0x2
700a28f8: e005         	b	0x700a2906 <_tx_mutex_put+0x336> @ imm = #0xa
700a28fa: 9810         	ldr	r0, [sp, #0x40]
700a28fc: f000 eb0a    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #0x614
700a2900: 201e         	movs	r0, #0x1e
700a2902: 900c         	str	r0, [sp, #0x30]
700a2904: e7ff         	b	0x700a2906 <_tx_mutex_put+0x336> @ imm = #-0x2
700a2906: 980c         	ldr	r0, [sp, #0x30]
700a2908: b012         	add	sp, #0x48
700a290a: bd80         	pop	{r7, pc}
700a290c: 0000         	movs	r0, r0
700a290e: 0000         	movs	r0, r0

700a2910 <Sciclient_rmIrqGetRoute>:
700a2910: b580         	push	{r7, lr}
700a2912: b08e         	sub	sp, #0x38
700a2914: 900d         	str	r0, [sp, #0x34]
700a2916: 2000         	movs	r0, #0x0
700a2918: 900c         	str	r0, [sp, #0x30]
700a291a: 980d         	ldr	r0, [sp, #0x34]
700a291c: 88c0         	ldrh	r0, [r0, #0x6]
700a291e: f011 fcd7    	bl	0x700b42d0 <Sciclient_rmIrIsIr> @ imm = #0x119ae
700a2922: b930         	cbnz	r0, 0x700a2932 <Sciclient_rmIrqGetRoute+0x22> @ imm = #0xc
700a2924: e7ff         	b	0x700a2926 <Sciclient_rmIrqGetRoute+0x16> @ imm = #-0x2
700a2926: 980d         	ldr	r0, [sp, #0x34]
700a2928: 8940         	ldrh	r0, [r0, #0xa]
700a292a: f011 fcd1    	bl	0x700b42d0 <Sciclient_rmIrIsIr> @ imm = #0x119a2
700a292e: b120         	cbz	r0, 0x700a293a <Sciclient_rmIrqGetRoute+0x2a> @ imm = #0x8
700a2930: e7ff         	b	0x700a2932 <Sciclient_rmIrqGetRoute+0x22> @ imm = #-0x2
700a2932: f06f 0001    	mvn	r0, #0x1
700a2936: 900c         	str	r0, [sp, #0x30]
700a2938: e7ff         	b	0x700a293a <Sciclient_rmIrqGetRoute+0x2a> @ imm = #-0x2
700a293a: 980c         	ldr	r0, [sp, #0x30]
700a293c: 2800         	cmp	r0, #0x0
700a293e: d156         	bne	0x700a29ee <Sciclient_rmIrqGetRoute+0xde> @ imm = #0xac
700a2940: e7ff         	b	0x700a2942 <Sciclient_rmIrqGetRoute+0x32> @ imm = #-0x2
700a2942: 980d         	ldr	r0, [sp, #0x34]
700a2944: 8a00         	ldrh	r0, [r0, #0x10]
700a2946: 28ff         	cmp	r0, #0xff
700a2948: d042         	beq	0x700a29d0 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x84
700a294a: e7ff         	b	0x700a294c <Sciclient_rmIrqGetRoute+0x3c> @ imm = #-0x2
700a294c: 980d         	ldr	r0, [sp, #0x34]
700a294e: 6800         	ldr	r0, [r0]
700a2950: 2104         	movs	r1, #0x4
700a2952: f011 fdc5    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x11b8a
700a2956: b3d8         	cbz	r0, 0x700a29d0 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x76
700a2958: e7ff         	b	0x700a295a <Sciclient_rmIrqGetRoute+0x4a> @ imm = #-0x2
700a295a: 980d         	ldr	r0, [sp, #0x34]
700a295c: 6800         	ldr	r0, [r0]
700a295e: 2108         	movs	r1, #0x8
700a2960: f011 fdbe    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x11b7c
700a2964: b3a0         	cbz	r0, 0x700a29d0 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x68
700a2966: e7ff         	b	0x700a2968 <Sciclient_rmIrqGetRoute+0x58> @ imm = #-0x2
700a2968: 980d         	ldr	r0, [sp, #0x34]
700a296a: 6800         	ldr	r0, [r0]
700a296c: 2110         	movs	r1, #0x10
700a296e: f011 fdb7    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x11b6e
700a2972: b1d0         	cbz	r0, 0x700a29aa <Sciclient_rmIrqGetRoute+0x9a> @ imm = #0x34
700a2974: e7ff         	b	0x700a2976 <Sciclient_rmIrqGetRoute+0x66> @ imm = #-0x2
700a2976: 980d         	ldr	r0, [sp, #0x34]
700a2978: 6800         	ldr	r0, [r0]
700a297a: 2120         	movs	r1, #0x20
700a297c: f011 fdb0    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x11b60
700a2980: b198         	cbz	r0, 0x700a29aa <Sciclient_rmIrqGetRoute+0x9a> @ imm = #0x26
700a2982: e7ff         	b	0x700a2984 <Sciclient_rmIrqGetRoute+0x74> @ imm = #-0x2
700a2984: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a2988: f8bc 1010    	ldrh.w	r1, [r12, #0x10]
700a298c: f8bc 2012    	ldrh.w	r2, [r12, #0x12]
700a2990: f8bc 300e    	ldrh.w	r3, [r12, #0xe]
700a2994: f89c 0004    	ldrb.w	r0, [r12, #0x4]
700a2998: f89c c014    	ldrb.w	r12, [r12, #0x14]
700a299c: 46ee         	mov	lr, sp
700a299e: f8ce c000    	str.w	r12, [lr]
700a29a2: f006 fbfd    	bl	0x700a91a0 <Sciclient_rmIaValidateMapping> @ imm = #0x67fa
700a29a6: 900c         	str	r0, [sp, #0x30]
700a29a8: e7ff         	b	0x700a29aa <Sciclient_rmIrqGetRoute+0x9a> @ imm = #-0x2
700a29aa: 980c         	ldr	r0, [sp, #0x30]
700a29ac: b978         	cbnz	r0, 0x700a29ce <Sciclient_rmIrqGetRoute+0xbe> @ imm = #0x1e
700a29ae: e7ff         	b	0x700a29b0 <Sciclient_rmIrqGetRoute+0xa0> @ imm = #-0x2
700a29b0: 980d         	ldr	r0, [sp, #0x34]
700a29b2: 89c0         	ldrh	r0, [r0, #0xe]
700a29b4: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a29b8: 980d         	ldr	r0, [sp, #0x34]
700a29ba: 8a40         	ldrh	r0, [r0, #0x12]
700a29bc: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a29c0: 980d         	ldr	r0, [sp, #0x34]
700a29c2: 8a00         	ldrh	r0, [r0, #0x10]
700a29c4: a906         	add	r1, sp, #0x18
700a29c6: f009 fd93    	bl	0x700ac4f0 <Sciclient_rmIrqGetNode> @ imm = #0x9b26
700a29ca: 900c         	str	r0, [sp, #0x30]
700a29cc: e7ff         	b	0x700a29ce <Sciclient_rmIrqGetRoute+0xbe> @ imm = #-0x2
700a29ce: e00d         	b	0x700a29ec <Sciclient_rmIrqGetRoute+0xdc> @ imm = #0x1a
700a29d0: 2000         	movs	r0, #0x0
700a29d2: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a29d6: 980d         	ldr	r0, [sp, #0x34]
700a29d8: 8900         	ldrh	r0, [r0, #0x8]
700a29da: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a29de: 980d         	ldr	r0, [sp, #0x34]
700a29e0: 88c0         	ldrh	r0, [r0, #0x6]
700a29e2: a906         	add	r1, sp, #0x18
700a29e4: f009 fd84    	bl	0x700ac4f0 <Sciclient_rmIrqGetNode> @ imm = #0x9b08
700a29e8: 900c         	str	r0, [sp, #0x30]
700a29ea: e7ff         	b	0x700a29ec <Sciclient_rmIrqGetRoute+0xdc> @ imm = #-0x2
700a29ec: e7ff         	b	0x700a29ee <Sciclient_rmIrqGetRoute+0xde> @ imm = #-0x2
700a29ee: 980c         	ldr	r0, [sp, #0x30]
700a29f0: b948         	cbnz	r0, 0x700a2a06 <Sciclient_rmIrqGetRoute+0xf6> @ imm = #0x12
700a29f2: e7ff         	b	0x700a29f4 <Sciclient_rmIrqGetRoute+0xe4> @ imm = #-0x2
700a29f4: 2001         	movs	r0, #0x1
700a29f6: f88d 0021    	strb.w	r0, [sp, #0x21]
700a29fa: 2000         	movs	r0, #0x0
700a29fc: f88d 0020    	strb.w	r0, [sp, #0x20]
700a2a00: f012 f8ce    	bl	0x700b4ba0 <Sciclient_rmPsInit> @ imm = #0x1219c
700a2a04: e003         	b	0x700a2a0e <Sciclient_rmIrqGetRoute+0xfe> @ imm = #0x6
700a2a06: 2000         	movs	r0, #0x0
700a2a08: f88d 0021    	strb.w	r0, [sp, #0x21]
700a2a0c: e7ff         	b	0x700a2a0e <Sciclient_rmIrqGetRoute+0xfe> @ imm = #-0x2
700a2a0e: 2000         	movs	r0, #0x0
700a2a10: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a2a14: e7ff         	b	0x700a2a16 <Sciclient_rmIrqGetRoute+0x106> @ imm = #-0x2
700a2a16: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a2a1a: 9002         	str	r0, [sp, #0x8]
700a2a1c: f012 fca0    	bl	0x700b5360 <Sciclient_rmPsGetMaxPsp> @ imm = #0x12940
700a2a20: 9902         	ldr	r1, [sp, #0x8]
700a2a22: 4602         	mov	r2, r0
700a2a24: 2000         	movs	r0, #0x0
700a2a26: 4291         	cmp	r1, r2
700a2a28: 9003         	str	r0, [sp, #0xc]
700a2a2a: da04         	bge	0x700a2a36 <Sciclient_rmIrqGetRoute+0x126> @ imm = #0x8
700a2a2c: e7ff         	b	0x700a2a2e <Sciclient_rmIrqGetRoute+0x11e> @ imm = #-0x2
700a2a2e: f89d 0021    	ldrb.w	r0, [sp, #0x21]
700a2a32: 9003         	str	r0, [sp, #0xc]
700a2a34: e7ff         	b	0x700a2a36 <Sciclient_rmIrqGetRoute+0x126> @ imm = #-0x2
700a2a36: 9803         	ldr	r0, [sp, #0xc]
700a2a38: 07c0         	lsls	r0, r0, #0x1f
700a2a3a: 2800         	cmp	r0, #0x0
700a2a3c: f000 80d8    	beq.w	0x700a2bf0 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x1b0
700a2a40: e7ff         	b	0x700a2a42 <Sciclient_rmIrqGetRoute+0x132> @ imm = #-0x2
700a2a42: 2000         	movs	r0, #0x0
700a2a44: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a2a48: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a2a4c: e7ff         	b	0x700a2a4e <Sciclient_rmIrqGetRoute+0x13e> @ imm = #-0x2
700a2a4e: f8bd 002c    	ldrh.w	r0, [sp, #0x2c]
700a2a52: 9906         	ldr	r1, [sp, #0x18]
700a2a54: 8849         	ldrh	r1, [r1, #0x2]
700a2a56: 4288         	cmp	r0, r1
700a2a58: da6b         	bge	0x700a2b32 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0xd6
700a2a5a: e7ff         	b	0x700a2a5c <Sciclient_rmIrqGetRoute+0x14c> @ imm = #-0x2
700a2a5c: 9806         	ldr	r0, [sp, #0x18]
700a2a5e: f8bd 102c    	ldrh.w	r1, [sp, #0x2c]
700a2a62: aa04         	add	r2, sp, #0x10
700a2a64: f010 fddc    	bl	0x700b3620 <Sciclient_rmIrqGetNodeItf> @ imm = #0x10bb8
700a2a68: 900c         	str	r0, [sp, #0x30]
700a2a6a: 980c         	ldr	r0, [sp, #0x30]
700a2a6c: b108         	cbz	r0, 0x700a2a72 <Sciclient_rmIrqGetRoute+0x162> @ imm = #0x2
700a2a6e: e7ff         	b	0x700a2a70 <Sciclient_rmIrqGetRoute+0x160> @ imm = #-0x2
700a2a70: e05f         	b	0x700a2b32 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0xbe
700a2a72: f8bd 0024    	ldrh.w	r0, [sp, #0x24]
700a2a76: 9904         	ldr	r1, [sp, #0x10]
700a2a78: 8809         	ldrh	r1, [r1]
700a2a7a: 4288         	cmp	r0, r1
700a2a7c: db52         	blt	0x700a2b24 <Sciclient_rmIrqGetRoute+0x214> @ imm = #0xa4
700a2a7e: e7ff         	b	0x700a2a80 <Sciclient_rmIrqGetRoute+0x170> @ imm = #-0x2
700a2a80: f8bd 0024    	ldrh.w	r0, [sp, #0x24]
700a2a84: 9a04         	ldr	r2, [sp, #0x10]
700a2a86: 8811         	ldrh	r1, [r2]
700a2a88: 8892         	ldrh	r2, [r2, #0x4]
700a2a8a: 4411         	add	r1, r2
700a2a8c: 4288         	cmp	r0, r1
700a2a8e: da49         	bge	0x700a2b24 <Sciclient_rmIrqGetRoute+0x214> @ imm = #0x92
700a2a90: e7ff         	b	0x700a2a92 <Sciclient_rmIrqGetRoute+0x182> @ imm = #-0x2
700a2a92: 9804         	ldr	r0, [sp, #0x10]
700a2a94: 88c0         	ldrh	r0, [r0, #0x6]
700a2a96: 990d         	ldr	r1, [sp, #0x34]
700a2a98: 8949         	ldrh	r1, [r1, #0xa]
700a2a9a: 4288         	cmp	r0, r1
700a2a9c: d110         	bne	0x700a2ac0 <Sciclient_rmIrqGetRoute+0x1b0> @ imm = #0x20
700a2a9e: e7ff         	b	0x700a2aa0 <Sciclient_rmIrqGetRoute+0x190> @ imm = #-0x2
700a2aa0: 9a04         	ldr	r2, [sp, #0x10]
700a2aa2: 8850         	ldrh	r0, [r2, #0x2]
700a2aa4: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a2aa8: 8812         	ldrh	r2, [r2]
700a2aaa: 1a89         	subs	r1, r1, r2
700a2aac: 4408         	add	r0, r1
700a2aae: 990d         	ldr	r1, [sp, #0x34]
700a2ab0: 8989         	ldrh	r1, [r1, #0xc]
700a2ab2: 4288         	cmp	r0, r1
700a2ab4: d104         	bne	0x700a2ac0 <Sciclient_rmIrqGetRoute+0x1b0> @ imm = #0x8
700a2ab6: e7ff         	b	0x700a2ab8 <Sciclient_rmIrqGetRoute+0x1a8> @ imm = #-0x2
700a2ab8: 2001         	movs	r0, #0x1
700a2aba: f88d 0020    	strb.w	r0, [sp, #0x20]
700a2abe: e038         	b	0x700a2b32 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x70
700a2ac0: 9804         	ldr	r0, [sp, #0x10]
700a2ac2: 88c0         	ldrh	r0, [r0, #0x6]
700a2ac4: f011 fc04    	bl	0x700b42d0 <Sciclient_rmIrIsIr> @ imm = #0x11808
700a2ac8: b358         	cbz	r0, 0x700a2b22 <Sciclient_rmIrqGetRoute+0x212> @ imm = #0x56
700a2aca: e7ff         	b	0x700a2acc <Sciclient_rmIrqGetRoute+0x1bc> @ imm = #-0x2
700a2acc: 9804         	ldr	r0, [sp, #0x10]
700a2ace: 88c0         	ldrh	r0, [r0, #0x6]
700a2ad0: a905         	add	r1, sp, #0x14
700a2ad2: f009 fd0d    	bl	0x700ac4f0 <Sciclient_rmIrqGetNode> @ imm = #0x9a1a
700a2ad6: 900c         	str	r0, [sp, #0x30]
700a2ad8: 980c         	ldr	r0, [sp, #0x30]
700a2ada: b108         	cbz	r0, 0x700a2ae0 <Sciclient_rmIrqGetRoute+0x1d0> @ imm = #0x2
700a2adc: e7ff         	b	0x700a2ade <Sciclient_rmIrqGetRoute+0x1ce> @ imm = #-0x2
700a2ade: e028         	b	0x700a2b32 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x50
700a2ae0: 9a04         	ldr	r2, [sp, #0x10]
700a2ae2: 8850         	ldrh	r0, [r2, #0x2]
700a2ae4: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a2ae8: 8812         	ldrh	r2, [r2]
700a2aea: 1a89         	subs	r1, r1, r2
700a2aec: 4408         	add	r0, r1
700a2aee: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a2af2: 9805         	ldr	r0, [sp, #0x14]
700a2af4: 8800         	ldrh	r0, [r0]
700a2af6: f8bd 1026    	ldrh.w	r1, [sp, #0x26]
700a2afa: f10d 0222    	add.w	r2, sp, #0x22
700a2afe: f009 f82f    	bl	0x700abb60 <Sciclient_rmIrGetOutp> @ imm = #0x905e
700a2b02: 900c         	str	r0, [sp, #0x30]
700a2b04: 980c         	ldr	r0, [sp, #0x30]
700a2b06: b930         	cbnz	r0, 0x700a2b16 <Sciclient_rmIrqGetRoute+0x206> @ imm = #0xc
700a2b08: e7ff         	b	0x700a2b0a <Sciclient_rmIrqGetRoute+0x1fa> @ imm = #-0x2
700a2b0a: 2001         	movs	r0, #0x1
700a2b0c: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a2b10: 2000         	movs	r0, #0x0
700a2b12: 900c         	str	r0, [sp, #0x30]
700a2b14: e00d         	b	0x700a2b32 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x1a
700a2b16: 980c         	ldr	r0, [sp, #0x30]
700a2b18: 3001         	adds	r0, #0x1
700a2b1a: b108         	cbz	r0, 0x700a2b20 <Sciclient_rmIrqGetRoute+0x210> @ imm = #0x2
700a2b1c: e7ff         	b	0x700a2b1e <Sciclient_rmIrqGetRoute+0x20e> @ imm = #-0x2
700a2b1e: e008         	b	0x700a2b32 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x10
700a2b20: e7ff         	b	0x700a2b22 <Sciclient_rmIrqGetRoute+0x212> @ imm = #-0x2
700a2b22: e7ff         	b	0x700a2b24 <Sciclient_rmIrqGetRoute+0x214> @ imm = #-0x2
700a2b24: e7ff         	b	0x700a2b26 <Sciclient_rmIrqGetRoute+0x216> @ imm = #-0x2
700a2b26: f8bd 002c    	ldrh.w	r0, [sp, #0x2c]
700a2b2a: 3001         	adds	r0, #0x1
700a2b2c: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a2b30: e78d         	b	0x700a2a4e <Sciclient_rmIrqGetRoute+0x13e> @ imm = #-0xe6
700a2b32: 980c         	ldr	r0, [sp, #0x30]
700a2b34: b108         	cbz	r0, 0x700a2b3a <Sciclient_rmIrqGetRoute+0x22a> @ imm = #0x2
700a2b36: e7ff         	b	0x700a2b38 <Sciclient_rmIrqGetRoute+0x228> @ imm = #-0x2
700a2b38: e05a         	b	0x700a2bf0 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0xb4
700a2b3a: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a2b3e: 07c0         	lsls	r0, r0, #0x1f
700a2b40: b930         	cbnz	r0, 0x700a2b50 <Sciclient_rmIrqGetRoute+0x240> @ imm = #0xc
700a2b42: e7ff         	b	0x700a2b44 <Sciclient_rmIrqGetRoute+0x234> @ imm = #-0x2
700a2b44: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a2b48: 07c0         	lsls	r0, r0, #0x1f
700a2b4a: 2800         	cmp	r0, #0x0
700a2b4c: d049         	beq	0x700a2be2 <Sciclient_rmIrqGetRoute+0x2d2> @ imm = #0x92
700a2b4e: e7ff         	b	0x700a2b50 <Sciclient_rmIrqGetRoute+0x240> @ imm = #-0x2
700a2b50: 9806         	ldr	r0, [sp, #0x18]
700a2b52: f8bd 102c    	ldrh.w	r1, [sp, #0x2c]
700a2b56: f00f fbdb    	bl	0x700b2310 <Sciclient_rmPsPush> @ imm = #0xf7b6
700a2b5a: 900c         	str	r0, [sp, #0x30]
700a2b5c: 980c         	ldr	r0, [sp, #0x30]
700a2b5e: b108         	cbz	r0, 0x700a2b64 <Sciclient_rmIrqGetRoute+0x254> @ imm = #0x2
700a2b60: e7ff         	b	0x700a2b62 <Sciclient_rmIrqGetRoute+0x252> @ imm = #-0x2
700a2b62: e045         	b	0x700a2bf0 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x8a
700a2b64: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a2b68: b950         	cbnz	r0, 0x700a2b80 <Sciclient_rmIrqGetRoute+0x270> @ imm = #0x14
700a2b6a: e7ff         	b	0x700a2b6c <Sciclient_rmIrqGetRoute+0x25c> @ imm = #-0x2
700a2b6c: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a2b70: bb28         	cbnz	r0, 0x700a2bbe <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #0x4a
700a2b72: e7ff         	b	0x700a2b74 <Sciclient_rmIrqGetRoute+0x264> @ imm = #-0x2
700a2b74: 9806         	ldr	r0, [sp, #0x18]
700a2b76: 8800         	ldrh	r0, [r0]
700a2b78: f011 fb92    	bl	0x700b42a0 <Sciclient_rmIaIsIa> @ imm = #0x11724
700a2b7c: b1f8         	cbz	r0, 0x700a2bbe <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #0x3e
700a2b7e: e7ff         	b	0x700a2b80 <Sciclient_rmIrqGetRoute+0x270> @ imm = #-0x2
700a2b80: f012 fb96    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0x1272c
700a2b84: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a2b88: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a2b8c: 3801         	subs	r0, #0x1
700a2b8e: f8bd 1028    	ldrh.w	r1, [sp, #0x28]
700a2b92: b280         	uxth	r0, r0
700a2b94: f010 fa74    	bl	0x700b3080 <Sciclient_rmPsSetInp> @ imm = #0x104e8
700a2b98: 900c         	str	r0, [sp, #0x30]
700a2b9a: 980c         	ldr	r0, [sp, #0x30]
700a2b9c: b108         	cbz	r0, 0x700a2ba2 <Sciclient_rmIrqGetRoute+0x292> @ imm = #0x2
700a2b9e: e7ff         	b	0x700a2ba0 <Sciclient_rmIrqGetRoute+0x290> @ imm = #-0x2
700a2ba0: e026         	b	0x700a2bf0 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x4c
700a2ba2: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a2ba6: 3801         	subs	r0, #0x1
700a2ba8: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a2bac: b280         	uxth	r0, r0
700a2bae: f010 fa8f    	bl	0x700b30d0 <Sciclient_rmPsSetOutp> @ imm = #0x1051e
700a2bb2: 900c         	str	r0, [sp, #0x30]
700a2bb4: 980c         	ldr	r0, [sp, #0x30]
700a2bb6: b108         	cbz	r0, 0x700a2bbc <Sciclient_rmIrqGetRoute+0x2ac> @ imm = #0x2
700a2bb8: e7ff         	b	0x700a2bba <Sciclient_rmIrqGetRoute+0x2aa> @ imm = #-0x2
700a2bba: e019         	b	0x700a2bf0 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x32
700a2bbc: e7ff         	b	0x700a2bbe <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #-0x2
700a2bbe: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a2bc2: 07c0         	lsls	r0, r0, #0x1f
700a2bc4: b108         	cbz	r0, 0x700a2bca <Sciclient_rmIrqGetRoute+0x2ba> @ imm = #0x2
700a2bc6: e7ff         	b	0x700a2bc8 <Sciclient_rmIrqGetRoute+0x2b8> @ imm = #-0x2
700a2bc8: e012         	b	0x700a2bf0 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x24
700a2bca: 9805         	ldr	r0, [sp, #0x14]
700a2bcc: 9006         	str	r0, [sp, #0x18]
700a2bce: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a2bd2: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a2bd6: f8bd 0022    	ldrh.w	r0, [sp, #0x22]
700a2bda: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a2bde: e7ff         	b	0x700a2be0 <Sciclient_rmIrqGetRoute+0x2d0> @ imm = #-0x2
700a2be0: e7ff         	b	0x700a2be2 <Sciclient_rmIrqGetRoute+0x2d2> @ imm = #-0x2
700a2be2: e7ff         	b	0x700a2be4 <Sciclient_rmIrqGetRoute+0x2d4> @ imm = #-0x2
700a2be4: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a2be8: 3001         	adds	r0, #0x1
700a2bea: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a2bee: e712         	b	0x700a2a16 <Sciclient_rmIrqGetRoute+0x106> @ imm = #-0x1dc
700a2bf0: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a2bf4: 9001         	str	r0, [sp, #0x4]
700a2bf6: f012 fbb3    	bl	0x700b5360 <Sciclient_rmPsGetMaxPsp> @ imm = #0x12766
700a2bfa: 4601         	mov	r1, r0
700a2bfc: 9801         	ldr	r0, [sp, #0x4]
700a2bfe: 4288         	cmp	r0, r1
700a2c00: db04         	blt	0x700a2c0c <Sciclient_rmIrqGetRoute+0x2fc> @ imm = #0x8
700a2c02: e7ff         	b	0x700a2c04 <Sciclient_rmIrqGetRoute+0x2f4> @ imm = #-0x2
700a2c04: f04f 30ff    	mov.w	r0, #0xffffffff
700a2c08: 900c         	str	r0, [sp, #0x30]
700a2c0a: e7ff         	b	0x700a2c0c <Sciclient_rmIrqGetRoute+0x2fc> @ imm = #-0x2
700a2c0c: 980c         	ldr	r0, [sp, #0x30]
700a2c0e: b00e         	add	sp, #0x38
700a2c10: bd80         	pop	{r7, pc}
700a2c12: 0000         	movs	r0, r0

700a2c14 <_tx_thread_interrupt_disable>:
700a2c14: e10f0000     	mrs	r0, apsr
700a2c18: f10c0080     	cpsid	i
700a2c1c: e12fff1e     	bx	lr

700a2c20 <Udma_eventReset>:
700a2c20: b580         	push	{r7, lr}
700a2c22: b090         	sub	sp, #0x40
700a2c24: 900f         	str	r0, [sp, #0x3c]
700a2c26: 910e         	str	r1, [sp, #0x38]
700a2c28: 2000         	movs	r0, #0x0
700a2c2a: 9001         	str	r0, [sp, #0x4]
700a2c2c: 900d         	str	r0, [sp, #0x34]
700a2c2e: 990e         	ldr	r1, [sp, #0x38]
700a2c30: 3108         	adds	r1, #0x8
700a2c32: 9109         	str	r1, [sp, #0x24]
700a2c34: 9004         	str	r0, [sp, #0x10]
700a2c36: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a2c3a: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a2c3e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2c42: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a2c46: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a2c4a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2c4e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2c52: f88d 0022    	strb.w	r0, [sp, #0x22]
700a2c56: 20ff         	movs	r0, #0xff
700a2c58: f88d 0023    	strb.w	r0, [sp, #0x23]
700a2c5c: 9809         	ldr	r0, [sp, #0x24]
700a2c5e: 6800         	ldr	r0, [r0]
700a2c60: 2805         	cmp	r0, #0x5
700a2c62: d00a         	beq	0x700a2c7a <Udma_eventReset+0x5a> @ imm = #0x14
700a2c64: e7ff         	b	0x700a2c66 <Udma_eventReset+0x46> @ imm = #-0x2
700a2c66: 9804         	ldr	r0, [sp, #0x10]
700a2c68: f040 0010    	orr	r0, r0, #0x10
700a2c6c: 9004         	str	r0, [sp, #0x10]
700a2c6e: 980e         	ldr	r0, [sp, #0x38]
700a2c70: f010 fa56    	bl	0x700b3120 <Udma_eventGetId> @ imm = #0x104ac
700a2c74: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a2c78: e7ff         	b	0x700a2c7a <Udma_eventReset+0x5a> @ imm = #-0x2
700a2c7a: 980e         	ldr	r0, [sp, #0x38]
700a2c7c: 6d80         	ldr	r0, [r0, #0x58]
700a2c7e: f510 3f80    	cmn.w	r0, #0x10000
700a2c82: d012         	beq	0x700a2caa <Udma_eventReset+0x8a> @ imm = #0x24
700a2c84: e7ff         	b	0x700a2c86 <Udma_eventReset+0x66> @ imm = #-0x2
700a2c86: 9804         	ldr	r0, [sp, #0x10]
700a2c88: f040 0001    	orr	r0, r0, #0x1
700a2c8c: 9004         	str	r0, [sp, #0x10]
700a2c8e: 9804         	ldr	r0, [sp, #0x10]
700a2c90: f040 0002    	orr	r0, r0, #0x2
700a2c94: 9004         	str	r0, [sp, #0x10]
700a2c96: 980f         	ldr	r0, [sp, #0x3c]
700a2c98: f8b0 00ea    	ldrh.w	r0, [r0, #0xea]
700a2c9c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a2ca0: 980e         	ldr	r0, [sp, #0x38]
700a2ca2: 6d80         	ldr	r0, [r0, #0x58]
700a2ca4: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a2ca8: e7ff         	b	0x700a2caa <Udma_eventReset+0x8a> @ imm = #-0x2
700a2caa: 980e         	ldr	r0, [sp, #0x38]
700a2cac: 6980         	ldr	r0, [r0, #0x18]
700a2cae: b128         	cbz	r0, 0x700a2cbc <Udma_eventReset+0x9c> @ imm = #0xa
700a2cb0: e7ff         	b	0x700a2cb2 <Udma_eventReset+0x92> @ imm = #-0x2
700a2cb2: 980e         	ldr	r0, [sp, #0x38]
700a2cb4: 6980         	ldr	r0, [r0, #0x18]
700a2cb6: 6cc0         	ldr	r0, [r0, #0x4c]
700a2cb8: 900c         	str	r0, [sp, #0x30]
700a2cba: e003         	b	0x700a2cc4 <Udma_eventReset+0xa4> @ imm = #0x6
700a2cbc: 980e         	ldr	r0, [sp, #0x38]
700a2cbe: 6cc0         	ldr	r0, [r0, #0x4c]
700a2cc0: 900c         	str	r0, [sp, #0x30]
700a2cc2: e7ff         	b	0x700a2cc4 <Udma_eventReset+0xa4> @ imm = #-0x2
700a2cc4: 9804         	ldr	r0, [sp, #0x10]
700a2cc6: f040 0004    	orr	r0, r0, #0x4
700a2cca: 9004         	str	r0, [sp, #0x10]
700a2ccc: 9804         	ldr	r0, [sp, #0x10]
700a2cce: f040 0008    	orr	r0, r0, #0x8
700a2cd2: 9004         	str	r0, [sp, #0x10]
700a2cd4: 980f         	ldr	r0, [sp, #0x3c]
700a2cd6: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a2cda: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2cde: 980c         	ldr	r0, [sp, #0x30]
700a2ce0: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2ce4: 980e         	ldr	r0, [sp, #0x38]
700a2ce6: 6d00         	ldr	r0, [r0, #0x50]
700a2ce8: f64f 71ff    	movw	r1, #0xffff
700a2cec: 4288         	cmp	r0, r1
700a2cee: d009         	beq	0x700a2d04 <Udma_eventReset+0xe4> @ imm = #0x12
700a2cf0: e7ff         	b	0x700a2cf2 <Udma_eventReset+0xd2> @ imm = #-0x2
700a2cf2: 9804         	ldr	r0, [sp, #0x10]
700a2cf4: f040 0020    	orr	r0, r0, #0x20
700a2cf8: 9004         	str	r0, [sp, #0x10]
700a2cfa: 980e         	ldr	r0, [sp, #0x38]
700a2cfc: 6d00         	ldr	r0, [r0, #0x50]
700a2cfe: f88d 0022    	strb.w	r0, [sp, #0x22]
700a2d02: e7ff         	b	0x700a2d04 <Udma_eventReset+0xe4> @ imm = #-0x2
700a2d04: 9809         	ldr	r0, [sp, #0x24]
700a2d06: 6800         	ldr	r0, [r0]
700a2d08: 2801         	cmp	r0, #0x1
700a2d0a: d00a         	beq	0x700a2d22 <Udma_eventReset+0x102> @ imm = #0x14
700a2d0c: e7ff         	b	0x700a2d0e <Udma_eventReset+0xee> @ imm = #-0x2
700a2d0e: 9809         	ldr	r0, [sp, #0x24]
700a2d10: 6800         	ldr	r0, [r0]
700a2d12: 2806         	cmp	r0, #0x6
700a2d14: d005         	beq	0x700a2d22 <Udma_eventReset+0x102> @ imm = #0xa
700a2d16: e7ff         	b	0x700a2d18 <Udma_eventReset+0xf8> @ imm = #-0x2
700a2d18: 9809         	ldr	r0, [sp, #0x24]
700a2d1a: 6800         	ldr	r0, [r0]
700a2d1c: 2802         	cmp	r0, #0x2
700a2d1e: d14d         	bne	0x700a2dbc <Udma_eventReset+0x19c> @ imm = #0x9a
700a2d20: e7ff         	b	0x700a2d22 <Udma_eventReset+0x102> @ imm = #-0x2
700a2d22: 9809         	ldr	r0, [sp, #0x24]
700a2d24: 6880         	ldr	r0, [r0, #0x8]
700a2d26: 900b         	str	r0, [sp, #0x2c]
700a2d28: 980f         	ldr	r0, [sp, #0x3c]
700a2d2a: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a2d2e: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a2d32: 9809         	ldr	r0, [sp, #0x24]
700a2d34: 6800         	ldr	r0, [r0]
700a2d36: 2801         	cmp	r0, #0x1
700a2d38: d005         	beq	0x700a2d46 <Udma_eventReset+0x126> @ imm = #0xa
700a2d3a: e7ff         	b	0x700a2d3c <Udma_eventReset+0x11c> @ imm = #-0x2
700a2d3c: 9809         	ldr	r0, [sp, #0x24]
700a2d3e: 6800         	ldr	r0, [r0]
700a2d40: 2806         	cmp	r0, #0x6
700a2d42: d12e         	bne	0x700a2da2 <Udma_eventReset+0x182> @ imm = #0x5c
700a2d44: e7ff         	b	0x700a2d46 <Udma_eventReset+0x126> @ imm = #-0x2
700a2d46: 980b         	ldr	r0, [sp, #0x2c]
700a2d48: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a2d4c: 8880         	ldrh	r0, [r0, #0x4]
700a2d4e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2d52: 980b         	ldr	r0, [sp, #0x2c]
700a2d54: 7800         	ldrb	r0, [r0]
700a2d56: 0740         	lsls	r0, r0, #0x1d
700a2d58: 2800         	cmp	r0, #0x0
700a2d5a: d509         	bpl	0x700a2d70 <Udma_eventReset+0x150> @ imm = #0x12
700a2d5c: e7ff         	b	0x700a2d5e <Udma_eventReset+0x13e> @ imm = #-0x2
700a2d5e: 980f         	ldr	r0, [sp, #0x3c]
700a2d60: f8d0 10f0    	ldr.w	r1, [r0, #0xf0]
700a2d64: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a2d68: 4408         	add	r0, r1
700a2d6a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2d6e: e017         	b	0x700a2da0 <Udma_eventReset+0x180> @ imm = #0x2e
700a2d70: 980b         	ldr	r0, [sp, #0x2c]
700a2d72: 7800         	ldrb	r0, [r0]
700a2d74: 07c0         	lsls	r0, r0, #0x1f
700a2d76: b148         	cbz	r0, 0x700a2d8c <Udma_eventReset+0x16c> @ imm = #0x12
700a2d78: e7ff         	b	0x700a2d7a <Udma_eventReset+0x15a> @ imm = #-0x2
700a2d7a: 980f         	ldr	r0, [sp, #0x3c]
700a2d7c: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a2d80: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a2d84: 4408         	add	r0, r1
700a2d86: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2d8a: e008         	b	0x700a2d9e <Udma_eventReset+0x17e> @ imm = #0x10
700a2d8c: 980f         	ldr	r0, [sp, #0x3c]
700a2d8e: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a2d92: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a2d96: 4408         	add	r0, r1
700a2d98: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2d9c: e7ff         	b	0x700a2d9e <Udma_eventReset+0x17e> @ imm = #-0x2
700a2d9e: e7ff         	b	0x700a2da0 <Udma_eventReset+0x180> @ imm = #-0x2
700a2da0: e00b         	b	0x700a2dba <Udma_eventReset+0x19a> @ imm = #0x16
700a2da2: 980b         	ldr	r0, [sp, #0x2c]
700a2da4: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a2da8: 8880         	ldrh	r0, [r0, #0x4]
700a2daa: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2dae: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a2db2: 3014         	adds	r0, #0x14
700a2db4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2db8: e7ff         	b	0x700a2dba <Udma_eventReset+0x19a> @ imm = #-0x2
700a2dba: e7ff         	b	0x700a2dbc <Udma_eventReset+0x19c> @ imm = #-0x2
700a2dbc: 9809         	ldr	r0, [sp, #0x24]
700a2dbe: 6800         	ldr	r0, [r0]
700a2dc0: 2803         	cmp	r0, #0x3
700a2dc2: d156         	bne	0x700a2e72 <Udma_eventReset+0x252> @ imm = #0xac
700a2dc4: e7ff         	b	0x700a2dc6 <Udma_eventReset+0x1a6> @ imm = #-0x2
700a2dc6: 980f         	ldr	r0, [sp, #0x3c]
700a2dc8: 6800         	ldr	r0, [r0]
700a2dca: 2802         	cmp	r0, #0x2
700a2dcc: d104         	bne	0x700a2dd8 <Udma_eventReset+0x1b8> @ imm = #0x8
700a2dce: e7ff         	b	0x700a2dd0 <Udma_eventReset+0x1b0> @ imm = #-0x2
700a2dd0: f04f 30ff    	mov.w	r0, #0xffffffff
700a2dd4: 900d         	str	r0, [sp, #0x34]
700a2dd6: e04b         	b	0x700a2e70 <Udma_eventReset+0x250> @ imm = #0x96
700a2dd8: 9809         	ldr	r0, [sp, #0x24]
700a2dda: 6880         	ldr	r0, [r0, #0x8]
700a2ddc: 900b         	str	r0, [sp, #0x2c]
700a2dde: 980f         	ldr	r0, [sp, #0x3c]
700a2de0: f8b0 00fc    	ldrh.w	r0, [r0, #0xfc]
700a2de4: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a2de8: 980b         	ldr	r0, [sp, #0x2c]
700a2dea: 7800         	ldrb	r0, [r0]
700a2dec: 0740         	lsls	r0, r0, #0x1d
700a2dee: 2800         	cmp	r0, #0x0
700a2df0: d50d         	bpl	0x700a2e0e <Udma_eventReset+0x1ee> @ imm = #0x1a
700a2df2: e7ff         	b	0x700a2df4 <Udma_eventReset+0x1d4> @ imm = #-0x2
700a2df4: 980b         	ldr	r0, [sp, #0x2c]
700a2df6: 6ec0         	ldr	r0, [r0, #0x6c]
700a2df8: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2dfc: 980f         	ldr	r0, [sp, #0x3c]
700a2dfe: f8d0 1100    	ldr.w	r1, [r0, #0x100]
700a2e02: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a2e06: 4408         	add	r0, r1
700a2e08: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2e0c: e02f         	b	0x700a2e6e <Udma_eventReset+0x24e> @ imm = #0x5e
700a2e0e: 980b         	ldr	r0, [sp, #0x2c]
700a2e10: 7800         	ldrb	r0, [r0]
700a2e12: 0780         	lsls	r0, r0, #0x1e
700a2e14: 2800         	cmp	r0, #0x0
700a2e16: d50d         	bpl	0x700a2e34 <Udma_eventReset+0x214> @ imm = #0x1a
700a2e18: e7ff         	b	0x700a2e1a <Udma_eventReset+0x1fa> @ imm = #-0x2
700a2e1a: 980b         	ldr	r0, [sp, #0x2c]
700a2e1c: 6f00         	ldr	r0, [r0, #0x70]
700a2e1e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2e22: 980f         	ldr	r0, [sp, #0x3c]
700a2e24: f8d0 1108    	ldr.w	r1, [r0, #0x108]
700a2e28: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a2e2c: 4408         	add	r0, r1
700a2e2e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2e32: e01b         	b	0x700a2e6c <Udma_eventReset+0x24c> @ imm = #0x36
700a2e34: 980b         	ldr	r0, [sp, #0x2c]
700a2e36: 7800         	ldrb	r0, [r0]
700a2e38: 07c0         	lsls	r0, r0, #0x1f
700a2e3a: b168         	cbz	r0, 0x700a2e58 <Udma_eventReset+0x238> @ imm = #0x1a
700a2e3c: e7ff         	b	0x700a2e3e <Udma_eventReset+0x21e> @ imm = #-0x2
700a2e3e: 980b         	ldr	r0, [sp, #0x2c]
700a2e40: 6ec0         	ldr	r0, [r0, #0x6c]
700a2e42: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2e46: 980f         	ldr	r0, [sp, #0x3c]
700a2e48: f8d0 1104    	ldr.w	r1, [r0, #0x104]
700a2e4c: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a2e50: 4408         	add	r0, r1
700a2e52: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2e56: e008         	b	0x700a2e6a <Udma_eventReset+0x24a> @ imm = #0x10
700a2e58: 980f         	ldr	r0, [sp, #0x3c]
700a2e5a: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a2e5e: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a2e62: 2000         	movs	r0, #0x0
700a2e64: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2e68: e7ff         	b	0x700a2e6a <Udma_eventReset+0x24a> @ imm = #-0x2
700a2e6a: e7ff         	b	0x700a2e6c <Udma_eventReset+0x24c> @ imm = #-0x2
700a2e6c: e7ff         	b	0x700a2e6e <Udma_eventReset+0x24e> @ imm = #-0x2
700a2e6e: e7ff         	b	0x700a2e70 <Udma_eventReset+0x250> @ imm = #-0x2
700a2e70: e7ff         	b	0x700a2e72 <Udma_eventReset+0x252> @ imm = #-0x2
700a2e72: 9809         	ldr	r0, [sp, #0x24]
700a2e74: 6800         	ldr	r0, [r0]
700a2e76: 2804         	cmp	r0, #0x4
700a2e78: d130         	bne	0x700a2edc <Udma_eventReset+0x2bc> @ imm = #0x60
700a2e7a: e7ff         	b	0x700a2e7c <Udma_eventReset+0x25c> @ imm = #-0x2
700a2e7c: 9809         	ldr	r0, [sp, #0x24]
700a2e7e: 68c0         	ldr	r0, [r0, #0xc]
700a2e80: 900a         	str	r0, [sp, #0x28]
700a2e82: 980f         	ldr	r0, [sp, #0x3c]
700a2e84: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a2e88: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a2e8c: 980a         	ldr	r0, [sp, #0x28]
700a2e8e: 8880         	ldrh	r0, [r0, #0x4]
700a2e90: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2e94: 980f         	ldr	r0, [sp, #0x3c]
700a2e96: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a2e9a: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a2e9e: 4408         	add	r0, r1
700a2ea0: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2ea4: 980a         	ldr	r0, [sp, #0x28]
700a2ea6: 6dc0         	ldr	r0, [r0, #0x5c]
700a2ea8: 2804         	cmp	r0, #0x4
700a2eaa: d316         	blo	0x700a2eda <Udma_eventReset+0x2ba> @ imm = #0x2c
700a2eac: e7ff         	b	0x700a2eae <Udma_eventReset+0x28e> @ imm = #-0x2
700a2eae: 980a         	ldr	r0, [sp, #0x28]
700a2eb0: 6dc0         	ldr	r0, [r0, #0x5c]
700a2eb2: 2807         	cmp	r0, #0x7
700a2eb4: d811         	bhi	0x700a2eda <Udma_eventReset+0x2ba> @ imm = #0x22
700a2eb6: e7ff         	b	0x700a2eb8 <Udma_eventReset+0x298> @ imm = #-0x2
700a2eb8: 980f         	ldr	r0, [sp, #0x3c]
700a2eba: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a2ebe: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a2ec2: 1a40         	subs	r0, r0, r1
700a2ec4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2ec8: 980f         	ldr	r0, [sp, #0x3c]
700a2eca: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a2ece: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a2ed2: 4408         	add	r0, r1
700a2ed4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2ed8: e7ff         	b	0x700a2eda <Udma_eventReset+0x2ba> @ imm = #-0x2
700a2eda: e7ff         	b	0x700a2edc <Udma_eventReset+0x2bc> @ imm = #-0x2
700a2edc: 980d         	ldr	r0, [sp, #0x34]
700a2ede: b9b0         	cbnz	r0, 0x700a2f0e <Udma_eventReset+0x2ee> @ imm = #0x2c
700a2ee0: e7ff         	b	0x700a2ee2 <Udma_eventReset+0x2c2> @ imm = #-0x2
700a2ee2: 980f         	ldr	r0, [sp, #0x3c]
700a2ee4: 6800         	ldr	r0, [r0]
700a2ee6: b130         	cbz	r0, 0x700a2ef6 <Udma_eventReset+0x2d6> @ imm = #0xc
700a2ee8: e7ff         	b	0x700a2eea <Udma_eventReset+0x2ca> @ imm = #-0x2
700a2eea: 9809         	ldr	r0, [sp, #0x24]
700a2eec: 6800         	ldr	r0, [r0]
700a2eee: 2805         	cmp	r0, #0x5
700a2ef0: d101         	bne	0x700a2ef6 <Udma_eventReset+0x2d6> @ imm = #0x2
700a2ef2: e7ff         	b	0x700a2ef4 <Udma_eventReset+0x2d4> @ imm = #-0x2
700a2ef4: e00a         	b	0x700a2f0c <Udma_eventReset+0x2ec> @ imm = #0x14
700a2ef6: a802         	add	r0, sp, #0x8
700a2ef8: f04f 31ff    	mov.w	r1, #0xffffffff
700a2efc: f012 f818    	bl	0x700b4f30 <Sciclient_rmIrqRelease> @ imm = #0x12030
700a2f00: 900d         	str	r0, [sp, #0x34]
700a2f02: 980d         	ldr	r0, [sp, #0x34]
700a2f04: b108         	cbz	r0, 0x700a2f0a <Udma_eventReset+0x2ea> @ imm = #0x2
700a2f06: e7ff         	b	0x700a2f08 <Udma_eventReset+0x2e8> @ imm = #-0x2
700a2f08: e7ff         	b	0x700a2f0a <Udma_eventReset+0x2ea> @ imm = #-0x2
700a2f0a: e7ff         	b	0x700a2f0c <Udma_eventReset+0x2ec> @ imm = #-0x2
700a2f0c: e7ff         	b	0x700a2f0e <Udma_eventReset+0x2ee> @ imm = #-0x2
700a2f0e: 980d         	ldr	r0, [sp, #0x34]
700a2f10: b010         	add	sp, #0x40
700a2f12: bd80         	pop	{r7, pc}

700a2f14 <_tx_thread_interrupt_restore>:
700a2f14: e121f000     	msr	CPSR_c, r0
700a2f18: e12fff1e     	bx	lr
700a2f1c: 00000000     	andeq	r0, r0, r0

700a2f20 <_tx_thread_system_ni_suspend>:
700a2f20: b580         	push	{r7, lr}
700a2f22: b08a         	sub	sp, #0x28
700a2f24: 9009         	str	r0, [sp, #0x24]
700a2f26: 9108         	str	r1, [sp, #0x20]
700a2f28: f64a 206c    	movw	r0, #0xaa6c
700a2f2c: f2c7 0008    	movt	r0, #0x7008
700a2f30: 6800         	ldr	r0, [r0]
700a2f32: 9000         	str	r0, [sp]
700a2f34: 9809         	ldr	r0, [sp, #0x24]
700a2f36: 9900         	ldr	r1, [sp]
700a2f38: 4288         	cmp	r0, r1
700a2f3a: d118         	bne	0x700a2f6e <_tx_thread_system_ni_suspend+0x4e> @ imm = #0x30
700a2f3c: e7ff         	b	0x700a2f3e <_tx_thread_system_ni_suspend+0x1e> @ imm = #-0x2
700a2f3e: 9808         	ldr	r0, [sp, #0x20]
700a2f40: b168         	cbz	r0, 0x700a2f5e <_tx_thread_system_ni_suspend+0x3e> @ imm = #0x1a
700a2f42: e7ff         	b	0x700a2f44 <_tx_thread_system_ni_suspend+0x24> @ imm = #-0x2
700a2f44: 9808         	ldr	r0, [sp, #0x20]
700a2f46: 3001         	adds	r0, #0x1
700a2f48: b140         	cbz	r0, 0x700a2f5c <_tx_thread_system_ni_suspend+0x3c> @ imm = #0x10
700a2f4a: e7ff         	b	0x700a2f4c <_tx_thread_system_ni_suspend+0x2c> @ imm = #-0x2
700a2f4c: 9808         	ldr	r0, [sp, #0x20]
700a2f4e: 9909         	ldr	r1, [sp, #0x24]
700a2f50: 6508         	str	r0, [r1, #0x50]
700a2f52: 9809         	ldr	r0, [sp, #0x24]
700a2f54: 3050         	adds	r0, #0x50
700a2f56: f009 fec3    	bl	0x700acce0 <_tx_timer_system_activate> @ imm = #0x9d86
700a2f5a: e7ff         	b	0x700a2f5c <_tx_thread_system_ni_suspend+0x3c> @ imm = #-0x2
700a2f5c: e7ff         	b	0x700a2f5e <_tx_thread_system_ni_suspend+0x3e> @ imm = #-0x2
700a2f5e: 9809         	ldr	r0, [sp, #0x24]
700a2f60: 69c0         	ldr	r0, [r0, #0x1c]
700a2f62: f64a 21a4    	movw	r1, #0xaaa4
700a2f66: f2c7 0108    	movt	r1, #0x7008
700a2f6a: 6008         	str	r0, [r1]
700a2f6c: e7ff         	b	0x700a2f6e <_tx_thread_system_ni_suspend+0x4e> @ imm = #-0x2
700a2f6e: 9809         	ldr	r0, [sp, #0x24]
700a2f70: 6b00         	ldr	r0, [r0, #0x30]
700a2f72: 9007         	str	r0, [sp, #0x1c]
700a2f74: 9809         	ldr	r0, [sp, #0x24]
700a2f76: 6a00         	ldr	r0, [r0, #0x20]
700a2f78: 9002         	str	r0, [sp, #0x8]
700a2f7a: 9802         	ldr	r0, [sp, #0x8]
700a2f7c: 9909         	ldr	r1, [sp, #0x24]
700a2f7e: 4288         	cmp	r0, r1
700a2f80: d01e         	beq	0x700a2fc0 <_tx_thread_system_ni_suspend+0xa0> @ imm = #0x3c
700a2f82: e7ff         	b	0x700a2f84 <_tx_thread_system_ni_suspend+0x64> @ imm = #-0x2
700a2f84: 9809         	ldr	r0, [sp, #0x24]
700a2f86: 6a40         	ldr	r0, [r0, #0x24]
700a2f88: 9001         	str	r0, [sp, #0x4]
700a2f8a: 9801         	ldr	r0, [sp, #0x4]
700a2f8c: 9902         	ldr	r1, [sp, #0x8]
700a2f8e: 6248         	str	r0, [r1, #0x24]
700a2f90: 9802         	ldr	r0, [sp, #0x8]
700a2f92: 9901         	ldr	r1, [sp, #0x4]
700a2f94: 6208         	str	r0, [r1, #0x20]
700a2f96: 9907         	ldr	r1, [sp, #0x1c]
700a2f98: f64a 0034    	movw	r0, #0xa834
700a2f9c: f2c7 0008    	movt	r0, #0x7008
700a2fa0: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a2fa4: 9909         	ldr	r1, [sp, #0x24]
700a2fa6: 4288         	cmp	r0, r1
700a2fa8: d109         	bne	0x700a2fbe <_tx_thread_system_ni_suspend+0x9e> @ imm = #0x12
700a2faa: e7ff         	b	0x700a2fac <_tx_thread_system_ni_suspend+0x8c> @ imm = #-0x2
700a2fac: 9802         	ldr	r0, [sp, #0x8]
700a2fae: 9a07         	ldr	r2, [sp, #0x1c]
700a2fb0: f64a 0134    	movw	r1, #0xa834
700a2fb4: f2c7 0108    	movt	r1, #0x7008
700a2fb8: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a2fbc: e7ff         	b	0x700a2fbe <_tx_thread_system_ni_suspend+0x9e> @ imm = #-0x2
700a2fbe: e0d1         	b	0x700a3164 <_tx_thread_system_ni_suspend+0x244> @ imm = #0x1a2
700a2fc0: 9a07         	ldr	r2, [sp, #0x1c]
700a2fc2: f64a 0034    	movw	r0, #0xa834
700a2fc6: f2c7 0008    	movt	r0, #0x7008
700a2fca: 2100         	movs	r1, #0x0
700a2fcc: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700a2fd0: 9a07         	ldr	r2, [sp, #0x1c]
700a2fd2: 2001         	movs	r0, #0x1
700a2fd4: 4090         	lsls	r0, r2
700a2fd6: 9004         	str	r0, [sp, #0x10]
700a2fd8: f64a 2080    	movw	r0, #0xaa80
700a2fdc: f2c7 0008    	movt	r0, #0x7008
700a2fe0: 6802         	ldr	r2, [r0]
700a2fe2: 9b04         	ldr	r3, [sp, #0x10]
700a2fe4: ea22 0203    	bic.w	r2, r2, r3
700a2fe8: 6002         	str	r2, [r0]
700a2fea: 9106         	str	r1, [sp, #0x18]
700a2fec: 6800         	ldr	r0, [r0]
700a2fee: 9005         	str	r0, [sp, #0x14]
700a2ff0: 9805         	ldr	r0, [sp, #0x14]
700a2ff2: bb08         	cbnz	r0, 0x700a3038 <_tx_thread_system_ni_suspend+0x118> @ imm = #0x42
700a2ff4: e7ff         	b	0x700a2ff6 <_tx_thread_system_ni_suspend+0xd6> @ imm = #-0x2
700a2ff6: f64a 2174    	movw	r1, #0xaa74
700a2ffa: f2c7 0108    	movt	r1, #0x7008
700a2ffe: 2020         	movs	r0, #0x20
700a3000: 6008         	str	r0, [r1]
700a3002: f64a 2170    	movw	r1, #0xaa70
700a3006: f2c7 0108    	movt	r1, #0x7008
700a300a: 2000         	movs	r0, #0x0
700a300c: 6008         	str	r0, [r1]
700a300e: f64a 207c    	movw	r0, #0xaa7c
700a3012: f2c7 0008    	movt	r0, #0x7008
700a3016: 6800         	ldr	r0, [r0]
700a3018: 9003         	str	r0, [sp, #0xc]
700a301a: 9803         	ldr	r0, [sp, #0xc]
700a301c: f248 1138    	movw	r1, #0x8138
700a3020: f2c7 010b    	movt	r1, #0x700b
700a3024: 6809         	ldr	r1, [r1]
700a3026: 4308         	orrs	r0, r1
700a3028: 9003         	str	r0, [sp, #0xc]
700a302a: 9803         	ldr	r0, [sp, #0xc]
700a302c: b918         	cbnz	r0, 0x700a3036 <_tx_thread_system_ni_suspend+0x116> @ imm = #0x6
700a302e: e7ff         	b	0x700a3030 <_tx_thread_system_ni_suspend+0x110> @ imm = #-0x2
700a3030: f00f ec66    	blx	0x700b2900 <_tx_thread_system_return> @ imm = #0xf8cc
700a3034: e7ff         	b	0x700a3036 <_tx_thread_system_ni_suspend+0x116> @ imm = #-0x2
700a3036: e0e2         	b	0x700a31fe <_tx_thread_system_ni_suspend+0x2de> @ imm = #0x1c4
700a3038: 2000         	movs	r0, #0x0
700a303a: 9004         	str	r0, [sp, #0x10]
700a303c: 9805         	ldr	r0, [sp, #0x14]
700a303e: 4241         	rsbs	r1, r0, #0
700a3040: 4008         	ands	r0, r1
700a3042: 9005         	str	r0, [sp, #0x14]
700a3044: 9805         	ldr	r0, [sp, #0x14]
700a3046: 280f         	cmp	r0, #0xf
700a3048: d811         	bhi	0x700a306e <_tx_thread_system_ni_suspend+0x14e> @ imm = #0x22
700a304a: e7ff         	b	0x700a304c <_tx_thread_system_ni_suspend+0x12c> @ imm = #-0x2
700a304c: 9805         	ldr	r0, [sp, #0x14]
700a304e: 2804         	cmp	r0, #0x4
700a3050: d307         	blo	0x700a3062 <_tx_thread_system_ni_suspend+0x142> @ imm = #0xe
700a3052: e7ff         	b	0x700a3054 <_tx_thread_system_ni_suspend+0x134> @ imm = #-0x2
700a3054: 9805         	ldr	r0, [sp, #0x14]
700a3056: 0880         	lsrs	r0, r0, #0x2
700a3058: 9005         	str	r0, [sp, #0x14]
700a305a: 9804         	ldr	r0, [sp, #0x10]
700a305c: 3002         	adds	r0, #0x2
700a305e: 9004         	str	r0, [sp, #0x10]
700a3060: e7ff         	b	0x700a3062 <_tx_thread_system_ni_suspend+0x142> @ imm = #-0x2
700a3062: 9804         	ldr	r0, [sp, #0x10]
700a3064: 9905         	ldr	r1, [sp, #0x14]
700a3066: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a306a: 9004         	str	r0, [sp, #0x10]
700a306c: e070         	b	0x700a3150 <_tx_thread_system_ni_suspend+0x230> @ imm = #0xe0
700a306e: 9805         	ldr	r0, [sp, #0x14]
700a3070: 28ff         	cmp	r0, #0xff
700a3072: d817         	bhi	0x700a30a4 <_tx_thread_system_ni_suspend+0x184> @ imm = #0x2e
700a3074: e7ff         	b	0x700a3076 <_tx_thread_system_ni_suspend+0x156> @ imm = #-0x2
700a3076: 9805         	ldr	r0, [sp, #0x14]
700a3078: 0900         	lsrs	r0, r0, #0x4
700a307a: 9005         	str	r0, [sp, #0x14]
700a307c: 9804         	ldr	r0, [sp, #0x10]
700a307e: 3004         	adds	r0, #0x4
700a3080: 9004         	str	r0, [sp, #0x10]
700a3082: 9805         	ldr	r0, [sp, #0x14]
700a3084: 2804         	cmp	r0, #0x4
700a3086: d307         	blo	0x700a3098 <_tx_thread_system_ni_suspend+0x178> @ imm = #0xe
700a3088: e7ff         	b	0x700a308a <_tx_thread_system_ni_suspend+0x16a> @ imm = #-0x2
700a308a: 9805         	ldr	r0, [sp, #0x14]
700a308c: 0880         	lsrs	r0, r0, #0x2
700a308e: 9005         	str	r0, [sp, #0x14]
700a3090: 9804         	ldr	r0, [sp, #0x10]
700a3092: 3002         	adds	r0, #0x2
700a3094: 9004         	str	r0, [sp, #0x10]
700a3096: e7ff         	b	0x700a3098 <_tx_thread_system_ni_suspend+0x178> @ imm = #-0x2
700a3098: 9804         	ldr	r0, [sp, #0x10]
700a309a: 9905         	ldr	r1, [sp, #0x14]
700a309c: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a30a0: 9004         	str	r0, [sp, #0x10]
700a30a2: e054         	b	0x700a314e <_tx_thread_system_ni_suspend+0x22e> @ imm = #0xa8
700a30a4: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a30a8: bb10         	cbnz	r0, 0x700a30f0 <_tx_thread_system_ni_suspend+0x1d0> @ imm = #0x44
700a30aa: e7ff         	b	0x700a30ac <_tx_thread_system_ni_suspend+0x18c> @ imm = #-0x2
700a30ac: 9805         	ldr	r0, [sp, #0x14]
700a30ae: 0a00         	lsrs	r0, r0, #0x8
700a30b0: 9005         	str	r0, [sp, #0x14]
700a30b2: 9804         	ldr	r0, [sp, #0x10]
700a30b4: 3008         	adds	r0, #0x8
700a30b6: 9004         	str	r0, [sp, #0x10]
700a30b8: 9805         	ldr	r0, [sp, #0x14]
700a30ba: 2810         	cmp	r0, #0x10
700a30bc: d307         	blo	0x700a30ce <_tx_thread_system_ni_suspend+0x1ae> @ imm = #0xe
700a30be: e7ff         	b	0x700a30c0 <_tx_thread_system_ni_suspend+0x1a0> @ imm = #-0x2
700a30c0: 9805         	ldr	r0, [sp, #0x14]
700a30c2: 0900         	lsrs	r0, r0, #0x4
700a30c4: 9005         	str	r0, [sp, #0x14]
700a30c6: 9804         	ldr	r0, [sp, #0x10]
700a30c8: 3004         	adds	r0, #0x4
700a30ca: 9004         	str	r0, [sp, #0x10]
700a30cc: e7ff         	b	0x700a30ce <_tx_thread_system_ni_suspend+0x1ae> @ imm = #-0x2
700a30ce: 9805         	ldr	r0, [sp, #0x14]
700a30d0: 2804         	cmp	r0, #0x4
700a30d2: d307         	blo	0x700a30e4 <_tx_thread_system_ni_suspend+0x1c4> @ imm = #0xe
700a30d4: e7ff         	b	0x700a30d6 <_tx_thread_system_ni_suspend+0x1b6> @ imm = #-0x2
700a30d6: 9805         	ldr	r0, [sp, #0x14]
700a30d8: 0880         	lsrs	r0, r0, #0x2
700a30da: 9005         	str	r0, [sp, #0x14]
700a30dc: 9804         	ldr	r0, [sp, #0x10]
700a30de: 3002         	adds	r0, #0x2
700a30e0: 9004         	str	r0, [sp, #0x10]
700a30e2: e7ff         	b	0x700a30e4 <_tx_thread_system_ni_suspend+0x1c4> @ imm = #-0x2
700a30e4: 9804         	ldr	r0, [sp, #0x10]
700a30e6: 9905         	ldr	r1, [sp, #0x14]
700a30e8: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a30ec: 9004         	str	r0, [sp, #0x10]
700a30ee: e02d         	b	0x700a314c <_tx_thread_system_ni_suspend+0x22c> @ imm = #0x5a
700a30f0: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a30f4: 9005         	str	r0, [sp, #0x14]
700a30f6: 9804         	ldr	r0, [sp, #0x10]
700a30f8: 3010         	adds	r0, #0x10
700a30fa: 9004         	str	r0, [sp, #0x10]
700a30fc: 9805         	ldr	r0, [sp, #0x14]
700a30fe: f5b0 7f80    	cmp.w	r0, #0x100
700a3102: d307         	blo	0x700a3114 <_tx_thread_system_ni_suspend+0x1f4> @ imm = #0xe
700a3104: e7ff         	b	0x700a3106 <_tx_thread_system_ni_suspend+0x1e6> @ imm = #-0x2
700a3106: 9805         	ldr	r0, [sp, #0x14]
700a3108: 0a00         	lsrs	r0, r0, #0x8
700a310a: 9005         	str	r0, [sp, #0x14]
700a310c: 9804         	ldr	r0, [sp, #0x10]
700a310e: 3008         	adds	r0, #0x8
700a3110: 9004         	str	r0, [sp, #0x10]
700a3112: e7ff         	b	0x700a3114 <_tx_thread_system_ni_suspend+0x1f4> @ imm = #-0x2
700a3114: 9805         	ldr	r0, [sp, #0x14]
700a3116: 2810         	cmp	r0, #0x10
700a3118: d307         	blo	0x700a312a <_tx_thread_system_ni_suspend+0x20a> @ imm = #0xe
700a311a: e7ff         	b	0x700a311c <_tx_thread_system_ni_suspend+0x1fc> @ imm = #-0x2
700a311c: 9805         	ldr	r0, [sp, #0x14]
700a311e: 0900         	lsrs	r0, r0, #0x4
700a3120: 9005         	str	r0, [sp, #0x14]
700a3122: 9804         	ldr	r0, [sp, #0x10]
700a3124: 3004         	adds	r0, #0x4
700a3126: 9004         	str	r0, [sp, #0x10]
700a3128: e7ff         	b	0x700a312a <_tx_thread_system_ni_suspend+0x20a> @ imm = #-0x2
700a312a: 9805         	ldr	r0, [sp, #0x14]
700a312c: 2804         	cmp	r0, #0x4
700a312e: d307         	blo	0x700a3140 <_tx_thread_system_ni_suspend+0x220> @ imm = #0xe
700a3130: e7ff         	b	0x700a3132 <_tx_thread_system_ni_suspend+0x212> @ imm = #-0x2
700a3132: 9805         	ldr	r0, [sp, #0x14]
700a3134: 0880         	lsrs	r0, r0, #0x2
700a3136: 9005         	str	r0, [sp, #0x14]
700a3138: 9804         	ldr	r0, [sp, #0x10]
700a313a: 3002         	adds	r0, #0x2
700a313c: 9004         	str	r0, [sp, #0x10]
700a313e: e7ff         	b	0x700a3140 <_tx_thread_system_ni_suspend+0x220> @ imm = #-0x2
700a3140: 9804         	ldr	r0, [sp, #0x10]
700a3142: 9905         	ldr	r1, [sp, #0x14]
700a3144: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a3148: 9004         	str	r0, [sp, #0x10]
700a314a: e7ff         	b	0x700a314c <_tx_thread_system_ni_suspend+0x22c> @ imm = #-0x2
700a314c: e7ff         	b	0x700a314e <_tx_thread_system_ni_suspend+0x22e> @ imm = #-0x2
700a314e: e7ff         	b	0x700a3150 <_tx_thread_system_ni_suspend+0x230> @ imm = #-0x2
700a3150: 9806         	ldr	r0, [sp, #0x18]
700a3152: 9904         	ldr	r1, [sp, #0x10]
700a3154: 4408         	add	r0, r1
700a3156: f64a 2174    	movw	r1, #0xaa74
700a315a: f2c7 0108    	movt	r1, #0x7008
700a315e: 6008         	str	r0, [r1]
700a3160: e7ff         	b	0x700a3162 <_tx_thread_system_ni_suspend+0x242> @ imm = #-0x2
700a3162: e7ff         	b	0x700a3164 <_tx_thread_system_ni_suspend+0x244> @ imm = #-0x2
700a3164: 9809         	ldr	r0, [sp, #0x24]
700a3166: f64a 2170    	movw	r1, #0xaa70
700a316a: f2c7 0108    	movt	r1, #0x7008
700a316e: 6809         	ldr	r1, [r1]
700a3170: 4288         	cmp	r0, r1
700a3172: d125         	bne	0x700a31c0 <_tx_thread_system_ni_suspend+0x2a0> @ imm = #0x4a
700a3174: e7ff         	b	0x700a3176 <_tx_thread_system_ni_suspend+0x256> @ imm = #-0x2
700a3176: f64a 2074    	movw	r0, #0xaa74
700a317a: f2c7 0008    	movt	r0, #0x7008
700a317e: 6801         	ldr	r1, [r0]
700a3180: f64a 0034    	movw	r0, #0xa834
700a3184: f2c7 0008    	movt	r0, #0x7008
700a3188: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a318c: f64a 2170    	movw	r1, #0xaa70
700a3190: f2c7 0108    	movt	r1, #0x7008
700a3194: 6008         	str	r0, [r1]
700a3196: f64a 207c    	movw	r0, #0xaa7c
700a319a: f2c7 0008    	movt	r0, #0x7008
700a319e: 6800         	ldr	r0, [r0]
700a31a0: 9003         	str	r0, [sp, #0xc]
700a31a2: 9803         	ldr	r0, [sp, #0xc]
700a31a4: f248 1138    	movw	r1, #0x8138
700a31a8: f2c7 010b    	movt	r1, #0x700b
700a31ac: 6809         	ldr	r1, [r1]
700a31ae: 4308         	orrs	r0, r1
700a31b0: 9003         	str	r0, [sp, #0xc]
700a31b2: 9803         	ldr	r0, [sp, #0xc]
700a31b4: b918         	cbnz	r0, 0x700a31be <_tx_thread_system_ni_suspend+0x29e> @ imm = #0x6
700a31b6: e7ff         	b	0x700a31b8 <_tx_thread_system_ni_suspend+0x298> @ imm = #-0x2
700a31b8: f00f eba2    	blx	0x700b2900 <_tx_thread_system_return> @ imm = #0xf744
700a31bc: e7ff         	b	0x700a31be <_tx_thread_system_ni_suspend+0x29e> @ imm = #-0x2
700a31be: e01e         	b	0x700a31fe <_tx_thread_system_ni_suspend+0x2de> @ imm = #0x3c
700a31c0: 9800         	ldr	r0, [sp]
700a31c2: f64a 2170    	movw	r1, #0xaa70
700a31c6: f2c7 0108    	movt	r1, #0x7008
700a31ca: 6809         	ldr	r1, [r1]
700a31cc: 4288         	cmp	r0, r1
700a31ce: d015         	beq	0x700a31fc <_tx_thread_system_ni_suspend+0x2dc> @ imm = #0x2a
700a31d0: e7ff         	b	0x700a31d2 <_tx_thread_system_ni_suspend+0x2b2> @ imm = #-0x2
700a31d2: f64a 207c    	movw	r0, #0xaa7c
700a31d6: f2c7 0008    	movt	r0, #0x7008
700a31da: 6800         	ldr	r0, [r0]
700a31dc: 9003         	str	r0, [sp, #0xc]
700a31de: 9803         	ldr	r0, [sp, #0xc]
700a31e0: f248 1138    	movw	r1, #0x8138
700a31e4: f2c7 010b    	movt	r1, #0x700b
700a31e8: 6809         	ldr	r1, [r1]
700a31ea: 4308         	orrs	r0, r1
700a31ec: 9003         	str	r0, [sp, #0xc]
700a31ee: 9803         	ldr	r0, [sp, #0xc]
700a31f0: b918         	cbnz	r0, 0x700a31fa <_tx_thread_system_ni_suspend+0x2da> @ imm = #0x6
700a31f2: e7ff         	b	0x700a31f4 <_tx_thread_system_ni_suspend+0x2d4> @ imm = #-0x2
700a31f4: f00f eb84    	blx	0x700b2900 <_tx_thread_system_return> @ imm = #0xf708
700a31f8: e7ff         	b	0x700a31fa <_tx_thread_system_ni_suspend+0x2da> @ imm = #-0x2
700a31fa: e7ff         	b	0x700a31fc <_tx_thread_system_ni_suspend+0x2dc> @ imm = #-0x2
700a31fc: e7ff         	b	0x700a31fe <_tx_thread_system_ni_suspend+0x2de> @ imm = #-0x2
700a31fe: b00a         	add	sp, #0x28
700a3200: bd80         	pop	{r7, pc}
700a3202: 0000         	movs	r0, r0

700a3204 <$Ven$TA$L$PI$$HwiP_enable>:
700a3204: f8df f000    	ldr.w	pc, [pc, #0x0]          @ 0x700a3208 <$Ven$TA$L$PI$$HwiP_enable+0x4>
700a3208: 94 5d 0b 70  	.word	0x700b5d94
700a320c: 00 00 00 00  	.word	0x00000000

700a3210 <Sciclient_service>:
700a3210: b580         	push	{r7, lr}
700a3212: b094         	sub	sp, #0x50
700a3214: 9013         	str	r0, [sp, #0x4c]
700a3216: 9112         	str	r1, [sp, #0x48]
700a3218: 2000         	movs	r0, #0x0
700a321a: 9011         	str	r0, [sp, #0x44]
700a321c: 210f         	movs	r1, #0xf
700a321e: 9110         	str	r1, [sp, #0x40]
700a3220: 900f         	str	r0, [sp, #0x3c]
700a3222: f248 01c8    	movw	r1, #0x80c8
700a3226: f2c7 010b    	movt	r1, #0x700b
700a322a: 6809         	ldr	r1, [r1]
700a322c: f88d 103b    	strb.w	r1, [sp, #0x3b]
700a3230: 900d         	str	r0, [sp, #0x34]
700a3232: 900c         	str	r0, [sp, #0x30]
700a3234: 900b         	str	r0, [sp, #0x2c]
700a3236: 9007         	str	r0, [sp, #0x1c]
700a3238: 9813         	ldr	r0, [sp, #0x4c]
700a323a: b138         	cbz	r0, 0x700a324c <Sciclient_service+0x3c> @ imm = #0xe
700a323c: e7ff         	b	0x700a323e <Sciclient_service+0x2e> @ imm = #-0x2
700a323e: 9812         	ldr	r0, [sp, #0x48]
700a3240: b120         	cbz	r0, 0x700a324c <Sciclient_service+0x3c> @ imm = #0x8
700a3242: e7ff         	b	0x700a3244 <Sciclient_service+0x34> @ imm = #-0x2
700a3244: 9813         	ldr	r0, [sp, #0x4c]
700a3246: 6880         	ldr	r0, [r0, #0x8]
700a3248: b920         	cbnz	r0, 0x700a3254 <Sciclient_service+0x44> @ imm = #0x8
700a324a: e7ff         	b	0x700a324c <Sciclient_service+0x3c> @ imm = #-0x2
700a324c: f04f 30ff    	mov.w	r0, #0xffffffff
700a3250: 9011         	str	r0, [sp, #0x44]
700a3252: e09e         	b	0x700a3392 <Sciclient_service+0x182> @ imm = #0x13c
700a3254: 9813         	ldr	r0, [sp, #0x4c]
700a3256: 8800         	ldrh	r0, [r0]
700a3258: f009 fe92    	bl	0x700acf80 <Sciclient_getCurrentContext> @ imm = #0x9d24
700a325c: 9010         	str	r0, [sp, #0x40]
700a325e: 9810         	ldr	r0, [sp, #0x40]
700a3260: 280e         	cmp	r0, #0xe
700a3262: f200 8091    	bhi.w	0x700a3388 <Sciclient_service+0x178> @ imm = #0x122
700a3266: e7ff         	b	0x700a3268 <Sciclient_service+0x58> @ imm = #-0x2
700a3268: 9810         	ldr	r0, [sp, #0x40]
700a326a: f011 fc49    	bl	0x700b4b00 <Sciclient_getTxThreadId> @ imm = #0x11892
700a326e: 900a         	str	r0, [sp, #0x28]
700a3270: 9810         	ldr	r0, [sp, #0x40]
700a3272: f011 fc35    	bl	0x700b4ae0 <Sciclient_getRxThreadId> @ imm = #0x1186a
700a3276: 9009         	str	r0, [sp, #0x24]
700a3278: 9810         	ldr	r0, [sp, #0x40]
700a327a: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a327e: f646 3040    	movw	r0, #0x6b40
700a3282: f2c7 000b    	movt	r0, #0x700b
700a3286: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700a328a: b938         	cbnz	r0, 0x700a329c <Sciclient_service+0x8c> @ imm = #0xe
700a328c: e7ff         	b	0x700a328e <Sciclient_service+0x7e> @ imm = #-0x2
700a328e: f248 1174    	movw	r1, #0x8174
700a3292: f2c7 010b    	movt	r1, #0x700b
700a3296: 2001         	movs	r0, #0x1
700a3298: 7008         	strb	r0, [r1]
700a329a: e006         	b	0x700a32aa <Sciclient_service+0x9a> @ imm = #0xc
700a329c: f248 1174    	movw	r1, #0x8174
700a32a0: f2c7 010b    	movt	r1, #0x700b
700a32a4: 2000         	movs	r0, #0x0
700a32a6: 7008         	strb	r0, [r1]
700a32a8: e7ff         	b	0x700a32aa <Sciclient_service+0x9a> @ imm = #-0x2
700a32aa: f248 0040    	movw	r0, #0x8040
700a32ae: f2c7 000b    	movt	r0, #0x700b
700a32b2: f010 ffdd    	bl	0x700b4270 <CSL_secProxyGetMaxMsgSize> @ imm = #0x10fba
700a32b6: 3804         	subs	r0, #0x4
700a32b8: f248 01c8    	movw	r1, #0x80c8
700a32bc: f2c7 010b    	movt	r1, #0x700b
700a32c0: 6148         	str	r0, [r1, #0x14]
700a32c2: 9810         	ldr	r0, [sp, #0x40]
700a32c4: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a32c8: f646 3040    	movw	r0, #0x6b40
700a32cc: f2c7 000b    	movt	r0, #0x700b
700a32d0: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700a32d4: b940         	cbnz	r0, 0x700a32e8 <Sciclient_service+0xd8> @ imm = #0x10
700a32d6: e7ff         	b	0x700a32d8 <Sciclient_service+0xc8> @ imm = #-0x2
700a32d8: 2000         	movs	r0, #0x0
700a32da: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a32de: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a32e2: a805         	add	r0, sp, #0x14
700a32e4: 9007         	str	r0, [sp, #0x1c]
700a32e6: e7ff         	b	0x700a32e8 <Sciclient_service+0xd8> @ imm = #-0x2
700a32e8: 9813         	ldr	r0, [sp, #0x4c]
700a32ea: 68c0         	ldr	r0, [r0, #0xc]
700a32ec: b128         	cbz	r0, 0x700a32fa <Sciclient_service+0xea> @ imm = #0xa
700a32ee: e7ff         	b	0x700a32f0 <Sciclient_service+0xe0> @ imm = #-0x2
700a32f0: 9813         	ldr	r0, [sp, #0x4c]
700a32f2: 68c0         	ldr	r0, [r0, #0xc]
700a32f4: 3808         	subs	r0, #0x8
700a32f6: 900d         	str	r0, [sp, #0x34]
700a32f8: e002         	b	0x700a3300 <Sciclient_service+0xf0> @ imm = #0x4
700a32fa: 2000         	movs	r0, #0x0
700a32fc: 900d         	str	r0, [sp, #0x34]
700a32fe: e7ff         	b	0x700a3300 <Sciclient_service+0xf0> @ imm = #-0x2
700a3300: 980d         	ldr	r0, [sp, #0x34]
700a3302: f248 01c8    	movw	r1, #0x80c8
700a3306: f2c7 010b    	movt	r1, #0x700b
700a330a: 6949         	ldr	r1, [r1, #0x14]
700a330c: 3908         	subs	r1, #0x8
700a330e: 4288         	cmp	r0, r1
700a3310: d904         	bls	0x700a331c <Sciclient_service+0x10c> @ imm = #0x8
700a3312: e7ff         	b	0x700a3314 <Sciclient_service+0x104> @ imm = #-0x2
700a3314: f04f 30ff    	mov.w	r0, #0xffffffff
700a3318: 9011         	str	r0, [sp, #0x44]
700a331a: e7ff         	b	0x700a331c <Sciclient_service+0x10c> @ imm = #-0x2
700a331c: 980d         	ldr	r0, [sp, #0x34]
700a331e: b140         	cbz	r0, 0x700a3332 <Sciclient_service+0x122> @ imm = #0x10
700a3320: e7ff         	b	0x700a3322 <Sciclient_service+0x112> @ imm = #-0x2
700a3322: 9813         	ldr	r0, [sp, #0x4c]
700a3324: 6880         	ldr	r0, [r0, #0x8]
700a3326: b920         	cbnz	r0, 0x700a3332 <Sciclient_service+0x122> @ imm = #0x8
700a3328: e7ff         	b	0x700a332a <Sciclient_service+0x11a> @ imm = #-0x2
700a332a: f04f 30ff    	mov.w	r0, #0xffffffff
700a332e: 9011         	str	r0, [sp, #0x44]
700a3330: e7ff         	b	0x700a3332 <Sciclient_service+0x122> @ imm = #-0x2
700a3332: 9812         	ldr	r0, [sp, #0x48]
700a3334: 6880         	ldr	r0, [r0, #0x8]
700a3336: b128         	cbz	r0, 0x700a3344 <Sciclient_service+0x134> @ imm = #0xa
700a3338: e7ff         	b	0x700a333a <Sciclient_service+0x12a> @ imm = #-0x2
700a333a: 9812         	ldr	r0, [sp, #0x48]
700a333c: 6880         	ldr	r0, [r0, #0x8]
700a333e: 3808         	subs	r0, #0x8
700a3340: 900c         	str	r0, [sp, #0x30]
700a3342: e002         	b	0x700a334a <Sciclient_service+0x13a> @ imm = #0x4
700a3344: 2000         	movs	r0, #0x0
700a3346: 900c         	str	r0, [sp, #0x30]
700a3348: e7ff         	b	0x700a334a <Sciclient_service+0x13a> @ imm = #-0x2
700a334a: 980c         	ldr	r0, [sp, #0x30]
700a334c: f248 01c8    	movw	r1, #0x80c8
700a3350: f2c7 010b    	movt	r1, #0x700b
700a3354: 6949         	ldr	r1, [r1, #0x14]
700a3356: 3908         	subs	r1, #0x8
700a3358: 4288         	cmp	r0, r1
700a335a: d904         	bls	0x700a3366 <Sciclient_service+0x156> @ imm = #0x8
700a335c: e7ff         	b	0x700a335e <Sciclient_service+0x14e> @ imm = #-0x2
700a335e: f04f 30ff    	mov.w	r0, #0xffffffff
700a3362: 9011         	str	r0, [sp, #0x44]
700a3364: e7ff         	b	0x700a3366 <Sciclient_service+0x156> @ imm = #-0x2
700a3366: 980c         	ldr	r0, [sp, #0x30]
700a3368: b140         	cbz	r0, 0x700a337c <Sciclient_service+0x16c> @ imm = #0x10
700a336a: e7ff         	b	0x700a336c <Sciclient_service+0x15c> @ imm = #-0x2
700a336c: 9812         	ldr	r0, [sp, #0x48]
700a336e: 6840         	ldr	r0, [r0, #0x4]
700a3370: b920         	cbnz	r0, 0x700a337c <Sciclient_service+0x16c> @ imm = #0x8
700a3372: e7ff         	b	0x700a3374 <Sciclient_service+0x164> @ imm = #-0x2
700a3374: f04f 30ff    	mov.w	r0, #0xffffffff
700a3378: 9011         	str	r0, [sp, #0x44]
700a337a: e004         	b	0x700a3386 <Sciclient_service+0x176> @ imm = #0x8
700a337c: 9812         	ldr	r0, [sp, #0x48]
700a337e: 6840         	ldr	r0, [r0, #0x4]
700a3380: 3008         	adds	r0, #0x8
700a3382: 900b         	str	r0, [sp, #0x2c]
700a3384: e7ff         	b	0x700a3386 <Sciclient_service+0x176> @ imm = #-0x2
700a3386: e003         	b	0x700a3390 <Sciclient_service+0x180> @ imm = #0x6
700a3388: f04f 30ff    	mov.w	r0, #0xffffffff
700a338c: 9011         	str	r0, [sp, #0x44]
700a338e: e7ff         	b	0x700a3390 <Sciclient_service+0x180> @ imm = #-0x2
700a3390: e7ff         	b	0x700a3392 <Sciclient_service+0x182> @ imm = #-0x2
700a3392: f012 ecf0    	blx	0x700b5d74 <HwiP_disable> @ imm = #0x129e0
700a3396: 9008         	str	r0, [sp, #0x20]
700a3398: 9811         	ldr	r0, [sp, #0x44]
700a339a: 2800         	cmp	r0, #0x0
700a339c: d159         	bne	0x700a3452 <Sciclient_service+0x242> @ imm = #0xb2
700a339e: e7ff         	b	0x700a33a0 <Sciclient_service+0x190> @ imm = #-0x2
700a33a0: 9809         	ldr	r0, [sp, #0x24]
700a33a2: f010 fd35    	bl	0x700b3e10 <Sciclient_secProxyFlush> @ imm = #0x10a6a
700a33a6: 9813         	ldr	r0, [sp, #0x4c]
700a33a8: 6880         	ldr	r0, [r0, #0x8]
700a33aa: 9006         	str	r0, [sp, #0x18]
700a33ac: 9813         	ldr	r0, [sp, #0x4c]
700a33ae: 8800         	ldrh	r0, [r0]
700a33b0: 9906         	ldr	r1, [sp, #0x18]
700a33b2: 8008         	strh	r0, [r1]
700a33b4: 9810         	ldr	r0, [sp, #0x40]
700a33b6: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a33ba: f646 3040    	movw	r0, #0x6b40
700a33be: f2c7 000b    	movt	r0, #0x700b
700a33c2: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a33c6: 6840         	ldr	r0, [r0, #0x4]
700a33c8: 9906         	ldr	r1, [sp, #0x18]
700a33ca: 7088         	strb	r0, [r1, #0x2]
700a33cc: f89d 003b    	ldrb.w	r0, [sp, #0x3b]
700a33d0: 9906         	ldr	r1, [sp, #0x18]
700a33d2: 70c8         	strb	r0, [r1, #0x3]
700a33d4: 9813         	ldr	r0, [sp, #0x4c]
700a33d6: 3004         	adds	r0, #0x4
700a33d8: 9004         	str	r0, [sp, #0x10]
700a33da: 2000         	movs	r0, #0x0
700a33dc: 9003         	str	r0, [sp, #0xc]
700a33de: e7ff         	b	0x700a33e0 <Sciclient_service+0x1d0> @ imm = #-0x2
700a33e0: 9803         	ldr	r0, [sp, #0xc]
700a33e2: 2803         	cmp	r0, #0x3
700a33e4: d811         	bhi	0x700a340a <Sciclient_service+0x1fa> @ imm = #0x22
700a33e6: e7ff         	b	0x700a33e8 <Sciclient_service+0x1d8> @ imm = #-0x2
700a33e8: 9806         	ldr	r0, [sp, #0x18]
700a33ea: 9903         	ldr	r1, [sp, #0xc]
700a33ec: 4408         	add	r0, r1
700a33ee: 3004         	adds	r0, #0x4
700a33f0: 9002         	str	r0, [sp, #0x8]
700a33f2: 9804         	ldr	r0, [sp, #0x10]
700a33f4: 7800         	ldrb	r0, [r0]
700a33f6: 9902         	ldr	r1, [sp, #0x8]
700a33f8: 7008         	strb	r0, [r1]
700a33fa: 9804         	ldr	r0, [sp, #0x10]
700a33fc: 3001         	adds	r0, #0x1
700a33fe: 9004         	str	r0, [sp, #0x10]
700a3400: e7ff         	b	0x700a3402 <Sciclient_service+0x1f2> @ imm = #-0x2
700a3402: 9803         	ldr	r0, [sp, #0xc]
700a3404: 3001         	adds	r0, #0x1
700a3406: 9003         	str	r0, [sp, #0xc]
700a3408: e7ea         	b	0x700a33e0 <Sciclient_service+0x1d0> @ imm = #-0x2c
700a340a: f248 01c8    	movw	r1, #0x80c8
700a340e: f2c7 010b    	movt	r1, #0x700b
700a3412: 6808         	ldr	r0, [r1]
700a3414: 3001         	adds	r0, #0x1
700a3416: f644 1225    	movw	r2, #0x4925
700a341a: f2c2 4292    	movt	r2, #0x2492
700a341e: fba0 3202    	umull	r3, r2, r0, r2
700a3422: 1a83         	subs	r3, r0, r2
700a3424: eb02 0353    	add.w	r3, r2, r3, lsr #1
700a3428: 089a         	lsrs	r2, r3, #0x2
700a342a: 00d2         	lsls	r2, r2, #0x3
700a342c: eba2 0293    	sub.w	r2, r2, r3, lsr #2
700a3430: 1a80         	subs	r0, r0, r2
700a3432: 6008         	str	r0, [r1]
700a3434: 980a         	ldr	r0, [sp, #0x28]
700a3436: f011 f92b    	bl	0x700b4690 <Sciclient_secProxyVerifyThread> @ imm = #0x11256
700a343a: 9011         	str	r0, [sp, #0x44]
700a343c: 9811         	ldr	r0, [sp, #0x44]
700a343e: b938         	cbnz	r0, 0x700a3450 <Sciclient_service+0x240> @ imm = #0xe
700a3440: e7ff         	b	0x700a3442 <Sciclient_service+0x232> @ imm = #-0x2
700a3442: 980a         	ldr	r0, [sp, #0x28]
700a3444: 9913         	ldr	r1, [sp, #0x4c]
700a3446: 6909         	ldr	r1, [r1, #0x10]
700a3448: f010 fa02    	bl	0x700b3850 <Sciclient_secProxyWaitThread> @ imm = #0x10404
700a344c: 9011         	str	r0, [sp, #0x44]
700a344e: e7ff         	b	0x700a3450 <Sciclient_service+0x240> @ imm = #-0x2
700a3450: e7ff         	b	0x700a3452 <Sciclient_service+0x242> @ imm = #-0x2
700a3452: 9811         	ldr	r0, [sp, #0x44]
700a3454: b9b0         	cbnz	r0, 0x700a3484 <Sciclient_service+0x274> @ imm = #0x2c
700a3456: e7ff         	b	0x700a3458 <Sciclient_service+0x248> @ imm = #-0x2
700a3458: 9809         	ldr	r0, [sp, #0x24]
700a345a: f011 fd79    	bl	0x700b4f50 <Sciclient_secProxyReadThreadCount> @ imm = #0x11af2
700a345e: 900f         	str	r0, [sp, #0x3c]
700a3460: 980a         	ldr	r0, [sp, #0x28]
700a3462: 9907         	ldr	r1, [sp, #0x1c]
700a3464: 9a06         	ldr	r2, [sp, #0x18]
700a3466: 9b13         	ldr	r3, [sp, #0x4c]
700a3468: 689b         	ldr	r3, [r3, #0x8]
700a346a: 3308         	adds	r3, #0x8
700a346c: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a3470: 46ee         	mov	lr, sp
700a3472: f8ce c000    	str.w	r12, [lr]
700a3476: f005 fdeb    	bl	0x700a9050 <Sciclient_sendMessage> @ imm = #0x5bd6
700a347a: 9809         	ldr	r0, [sp, #0x24]
700a347c: f011 f908    	bl	0x700b4690 <Sciclient_secProxyVerifyThread> @ imm = #0x11210
700a3480: 9011         	str	r0, [sp, #0x44]
700a3482: e7ff         	b	0x700a3484 <Sciclient_service+0x274> @ imm = #-0x2
700a3484: 9811         	ldr	r0, [sp, #0x44]
700a3486: b978         	cbnz	r0, 0x700a34a8 <Sciclient_service+0x298> @ imm = #0x1e
700a3488: e7ff         	b	0x700a348a <Sciclient_service+0x27a> @ imm = #-0x2
700a348a: 9813         	ldr	r0, [sp, #0x4c]
700a348c: 7900         	ldrb	r0, [r0, #0x4]
700a348e: 0780         	lsls	r0, r0, #0x1e
700a3490: b150         	cbz	r0, 0x700a34a8 <Sciclient_service+0x298> @ imm = #0x14
700a3492: e7ff         	b	0x700a3494 <Sciclient_service+0x284> @ imm = #-0x2
700a3494: 9809         	ldr	r0, [sp, #0x24]
700a3496: 9913         	ldr	r1, [sp, #0x4c]
700a3498: 6909         	ldr	r1, [r1, #0x10]
700a349a: 9a0f         	ldr	r2, [sp, #0x3c]
700a349c: f89d 303b    	ldrb.w	r3, [sp, #0x3b]
700a34a0: f009 f89e    	bl	0x700ac5e0 <Sciclient_waitForMessage> @ imm = #0x913c
700a34a4: 9011         	str	r0, [sp, #0x44]
700a34a6: e7ff         	b	0x700a34a8 <Sciclient_service+0x298> @ imm = #-0x2
700a34a8: 9811         	ldr	r0, [sp, #0x44]
700a34aa: b990         	cbnz	r0, 0x700a34d2 <Sciclient_service+0x2c2> @ imm = #0x24
700a34ac: e7ff         	b	0x700a34ae <Sciclient_service+0x29e> @ imm = #-0x2
700a34ae: 9809         	ldr	r0, [sp, #0x24]
700a34b0: f248 1174    	movw	r1, #0x8174
700a34b4: f2c7 010b    	movt	r1, #0x700b
700a34b8: 7809         	ldrb	r1, [r1]
700a34ba: 3101         	adds	r1, #0x1
700a34bc: b2c9         	uxtb	r1, r1
700a34be: f010 ff1f    	bl	0x700b4300 <Sciclient_secProxyReadThread32> @ imm = #0x10e3e
700a34c2: 9912         	ldr	r1, [sp, #0x48]
700a34c4: 6008         	str	r0, [r1]
700a34c6: 9809         	ldr	r0, [sp, #0x24]
700a34c8: 990b         	ldr	r1, [sp, #0x2c]
700a34ca: 9a0c         	ldr	r2, [sp, #0x30]
700a34cc: f006 fac8    	bl	0x700a9a60 <Sciclient_recvMessage> @ imm = #0x6590
700a34d0: e7ff         	b	0x700a34d2 <Sciclient_service+0x2c2> @ imm = #-0x2
700a34d2: 9808         	ldr	r0, [sp, #0x20]
700a34d4: f012 ec6e    	blx	0x700b5db4 <HwiP_restore> @ imm = #0x128dc
700a34d8: 9811         	ldr	r0, [sp, #0x44]
700a34da: b014         	add	sp, #0x50
700a34dc: bd80         	pop	{r7, pc}
700a34de: 0000         	movs	r0, r0

700a34e0 <Udma_chDisableRxChan>:
700a34e0: b580         	push	{r7, lr}
700a34e2: b096         	sub	sp, #0x58
700a34e4: 9015         	str	r0, [sp, #0x54]
700a34e6: 9114         	str	r1, [sp, #0x50]
700a34e8: 2000         	movs	r0, #0x0
700a34ea: 9013         	str	r0, [sp, #0x4c]
700a34ec: 9012         	str	r0, [sp, #0x48]
700a34ee: 9004         	str	r0, [sp, #0x10]
700a34f0: 9003         	str	r0, [sp, #0xc]
700a34f2: 9815         	ldr	r0, [sp, #0x54]
700a34f4: 6e80         	ldr	r0, [r0, #0x68]
700a34f6: 9010         	str	r0, [sp, #0x40]
700a34f8: 2008         	movs	r0, #0x8
700a34fa: 9002         	str	r0, [sp, #0x8]
700a34fc: 9810         	ldr	r0, [sp, #0x40]
700a34fe: 6800         	ldr	r0, [r0]
700a3500: 2801         	cmp	r0, #0x1
700a3502: d115         	bne	0x700a3530 <Udma_chDisableRxChan+0x50> @ imm = #0x2a
700a3504: e7ff         	b	0x700a3506 <Udma_chDisableRxChan+0x26> @ imm = #-0x2
700a3506: 9815         	ldr	r0, [sp, #0x54]
700a3508: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a350c: f500 7008    	add.w	r0, r0, #0x220
700a3510: f011 feb6    	bl	0x700b5280 <CSL_REG32_RD_RAW> @ imm = #0x11d6c
700a3514: 9011         	str	r0, [sp, #0x44]
700a3516: 9811         	ldr	r0, [sp, #0x44]
700a3518: f040 4080    	orr	r0, r0, #0x40000000
700a351c: 9011         	str	r0, [sp, #0x44]
700a351e: 9815         	ldr	r0, [sp, #0x54]
700a3520: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a3524: f500 7008    	add.w	r0, r0, #0x220
700a3528: 9911         	ldr	r1, [sp, #0x44]
700a352a: f011 fe29    	bl	0x700b5180 <CSL_REG32_WR_RAW> @ imm = #0x11c52
700a352e: e01a         	b	0x700a3566 <Udma_chDisableRxChan+0x86> @ imm = #0x34
700a3530: 9810         	ldr	r0, [sp, #0x40]
700a3532: 6800         	ldr	r0, [r0]
700a3534: 2802         	cmp	r0, #0x2
700a3536: d115         	bne	0x700a3564 <Udma_chDisableRxChan+0x84> @ imm = #0x2a
700a3538: e7ff         	b	0x700a353a <Udma_chDisableRxChan+0x5a> @ imm = #-0x2
700a353a: 9815         	ldr	r0, [sp, #0x54]
700a353c: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a3540: f500 7008    	add.w	r0, r0, #0x220
700a3544: f011 fe9c    	bl	0x700b5280 <CSL_REG32_RD_RAW> @ imm = #0x11d38
700a3548: 9011         	str	r0, [sp, #0x44]
700a354a: 9811         	ldr	r0, [sp, #0x44]
700a354c: f040 4080    	orr	r0, r0, #0x40000000
700a3550: 9011         	str	r0, [sp, #0x44]
700a3552: 9815         	ldr	r0, [sp, #0x54]
700a3554: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a3558: f500 7008    	add.w	r0, r0, #0x220
700a355c: 9911         	ldr	r1, [sp, #0x44]
700a355e: f011 fe0f    	bl	0x700b5180 <CSL_REG32_WR_RAW> @ imm = #0x11c1e
700a3562: e7ff         	b	0x700a3564 <Udma_chDisableRxChan+0x84> @ imm = #-0x2
700a3564: e7ff         	b	0x700a3566 <Udma_chDisableRxChan+0x86> @ imm = #-0x2
700a3566: e7ff         	b	0x700a3568 <Udma_chDisableRxChan+0x88> @ imm = #-0x2
700a3568: 9813         	ldr	r0, [sp, #0x4c]
700a356a: bbc8         	cbnz	r0, 0x700a35e0 <Udma_chDisableRxChan+0x100> @ imm = #0x72
700a356c: e7ff         	b	0x700a356e <Udma_chDisableRxChan+0x8e> @ imm = #-0x2
700a356e: 9810         	ldr	r0, [sp, #0x40]
700a3570: 6800         	ldr	r0, [r0]
700a3572: 2801         	cmp	r0, #0x1
700a3574: d110         	bne	0x700a3598 <Udma_chDisableRxChan+0xb8> @ imm = #0x20
700a3576: e7ff         	b	0x700a3578 <Udma_chDisableRxChan+0x98> @ imm = #-0x2
700a3578: 9a10         	ldr	r2, [sp, #0x40]
700a357a: f102 0008    	add.w	r0, r2, #0x8
700a357e: 9915         	ldr	r1, [sp, #0x54]
700a3580: 6f09         	ldr	r1, [r1, #0x70]
700a3582: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a3586: 4411         	add	r1, r2
700a3588: aa0a         	add	r2, sp, #0x28
700a358a: f010 ff01    	bl	0x700b4390 <CSL_bcdmaGetRxRT> @ imm = #0x10e02
700a358e: 980a         	ldr	r0, [sp, #0x28]
700a3590: b908         	cbnz	r0, 0x700a3596 <Udma_chDisableRxChan+0xb6> @ imm = #0x2
700a3592: e7ff         	b	0x700a3594 <Udma_chDisableRxChan+0xb4> @ imm = #-0x2
700a3594: e024         	b	0x700a35e0 <Udma_chDisableRxChan+0x100> @ imm = #0x48
700a3596: e011         	b	0x700a35bc <Udma_chDisableRxChan+0xdc> @ imm = #0x22
700a3598: 9810         	ldr	r0, [sp, #0x40]
700a359a: 6800         	ldr	r0, [r0]
700a359c: 2802         	cmp	r0, #0x2
700a359e: d10c         	bne	0x700a35ba <Udma_chDisableRxChan+0xda> @ imm = #0x18
700a35a0: e7ff         	b	0x700a35a2 <Udma_chDisableRxChan+0xc2> @ imm = #-0x2
700a35a2: 9810         	ldr	r0, [sp, #0x40]
700a35a4: 3054         	adds	r0, #0x54
700a35a6: 9915         	ldr	r1, [sp, #0x54]
700a35a8: 6f09         	ldr	r1, [r1, #0x70]
700a35aa: aa05         	add	r2, sp, #0x14
700a35ac: f00f fe08    	bl	0x700b31c0 <CSL_pktdmaGetRxRT> @ imm = #0xfc10
700a35b0: 9805         	ldr	r0, [sp, #0x14]
700a35b2: b908         	cbnz	r0, 0x700a35b8 <Udma_chDisableRxChan+0xd8> @ imm = #0x2
700a35b4: e7ff         	b	0x700a35b6 <Udma_chDisableRxChan+0xd6> @ imm = #-0x2
700a35b6: e013         	b	0x700a35e0 <Udma_chDisableRxChan+0x100> @ imm = #0x26
700a35b8: e7ff         	b	0x700a35ba <Udma_chDisableRxChan+0xda> @ imm = #-0x2
700a35ba: e7ff         	b	0x700a35bc <Udma_chDisableRxChan+0xdc> @ imm = #-0x2
700a35bc: 9812         	ldr	r0, [sp, #0x48]
700a35be: 9914         	ldr	r1, [sp, #0x50]
700a35c0: 4288         	cmp	r0, r1
700a35c2: d904         	bls	0x700a35ce <Udma_chDisableRxChan+0xee> @ imm = #0x8
700a35c4: e7ff         	b	0x700a35c6 <Udma_chDisableRxChan+0xe6> @ imm = #-0x2
700a35c6: f06f 0003    	mvn	r0, #0x3
700a35ca: 9013         	str	r0, [sp, #0x4c]
700a35cc: e007         	b	0x700a35de <Udma_chDisableRxChan+0xfe> @ imm = #0xe
700a35ce: f44f 707a    	mov.w	r0, #0x3e8
700a35d2: f00d fc9d    	bl	0x700b0f10 <ClockP_usleep> @ imm = #0xd93a
700a35d6: 9812         	ldr	r0, [sp, #0x48]
700a35d8: 3001         	adds	r0, #0x1
700a35da: 9012         	str	r0, [sp, #0x48]
700a35dc: e7ff         	b	0x700a35de <Udma_chDisableRxChan+0xfe> @ imm = #-0x2
700a35de: e7c3         	b	0x700a3568 <Udma_chDisableRxChan+0x88> @ imm = #-0x7a
700a35e0: 9813         	ldr	r0, [sp, #0x4c]
700a35e2: 2800         	cmp	r0, #0x0
700a35e4: f000 8091    	beq.w	0x700a370a <Udma_chDisableRxChan+0x22a> @ imm = #0x122
700a35e8: e7ff         	b	0x700a35ea <Udma_chDisableRxChan+0x10a> @ imm = #-0x2
700a35ea: 9810         	ldr	r0, [sp, #0x40]
700a35ec: 6800         	ldr	r0, [r0]
700a35ee: 2801         	cmp	r0, #0x1
700a35f0: d10e         	bne	0x700a3610 <Udma_chDisableRxChan+0x130> @ imm = #0x1c
700a35f2: e7ff         	b	0x700a35f4 <Udma_chDisableRxChan+0x114> @ imm = #-0x2
700a35f4: 9a10         	ldr	r2, [sp, #0x40]
700a35f6: f102 0008    	add.w	r0, r2, #0x8
700a35fa: 9915         	ldr	r1, [sp, #0x54]
700a35fc: 6f09         	ldr	r1, [r1, #0x70]
700a35fe: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a3602: 4411         	add	r1, r2
700a3604: 2201         	movs	r2, #0x1
700a3606: 2300         	movs	r3, #0x0
700a3608: f00f feca    	bl	0x700b33a0 <CSL_bcdmaTeardownRxChan> @ imm = #0xfd94
700a360c: 9013         	str	r0, [sp, #0x4c]
700a360e: e00f         	b	0x700a3630 <Udma_chDisableRxChan+0x150> @ imm = #0x1e
700a3610: 9810         	ldr	r0, [sp, #0x40]
700a3612: 6800         	ldr	r0, [r0]
700a3614: 2802         	cmp	r0, #0x2
700a3616: d10a         	bne	0x700a362e <Udma_chDisableRxChan+0x14e> @ imm = #0x14
700a3618: e7ff         	b	0x700a361a <Udma_chDisableRxChan+0x13a> @ imm = #-0x2
700a361a: 9810         	ldr	r0, [sp, #0x40]
700a361c: 3054         	adds	r0, #0x54
700a361e: 9915         	ldr	r1, [sp, #0x54]
700a3620: 6f09         	ldr	r1, [r1, #0x70]
700a3622: 2201         	movs	r2, #0x1
700a3624: 2300         	movs	r3, #0x0
700a3626: f010 fc53    	bl	0x700b3ed0 <CSL_pktdmaTeardownRxChan> @ imm = #0x108a6
700a362a: 9013         	str	r0, [sp, #0x4c]
700a362c: e7ff         	b	0x700a362e <Udma_chDisableRxChan+0x14e> @ imm = #-0x2
700a362e: e7ff         	b	0x700a3630 <Udma_chDisableRxChan+0x150> @ imm = #-0x2
700a3630: 9813         	ldr	r0, [sp, #0x4c]
700a3632: b108         	cbz	r0, 0x700a3638 <Udma_chDisableRxChan+0x158> @ imm = #0x2
700a3634: e7ff         	b	0x700a3636 <Udma_chDisableRxChan+0x156> @ imm = #-0x2
700a3636: e7ff         	b	0x700a3638 <Udma_chDisableRxChan+0x158> @ imm = #-0x2
700a3638: 2000         	movs	r0, #0x0
700a363a: 9012         	str	r0, [sp, #0x48]
700a363c: e7ff         	b	0x700a363e <Udma_chDisableRxChan+0x15e> @ imm = #-0x2
700a363e: 9813         	ldr	r0, [sp, #0x4c]
700a3640: 2800         	cmp	r0, #0x0
700a3642: d161         	bne	0x700a3708 <Udma_chDisableRxChan+0x228> @ imm = #0xc2
700a3644: e7ff         	b	0x700a3646 <Udma_chDisableRxChan+0x166> @ imm = #-0x2
700a3646: 9810         	ldr	r0, [sp, #0x40]
700a3648: 6800         	ldr	r0, [r0]
700a364a: 2801         	cmp	r0, #0x1
700a364c: d126         	bne	0x700a369c <Udma_chDisableRxChan+0x1bc> @ imm = #0x4c
700a364e: e7ff         	b	0x700a3650 <Udma_chDisableRxChan+0x170> @ imm = #-0x2
700a3650: 9a10         	ldr	r2, [sp, #0x40]
700a3652: f102 0008    	add.w	r0, r2, #0x8
700a3656: 9915         	ldr	r1, [sp, #0x54]
700a3658: 6f09         	ldr	r1, [r1, #0x70]
700a365a: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a365e: 4411         	add	r1, r2
700a3660: aa0a         	add	r2, sp, #0x28
700a3662: f010 fe95    	bl	0x700b4390 <CSL_bcdmaGetRxRT> @ imm = #0x10d2a
700a3666: 9a10         	ldr	r2, [sp, #0x40]
700a3668: f102 0008    	add.w	r0, r2, #0x8
700a366c: 9915         	ldr	r1, [sp, #0x54]
700a366e: 6f09         	ldr	r1, [r1, #0x70]
700a3670: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a3674: 4411         	add	r1, r2
700a3676: 9b02         	ldr	r3, [sp, #0x8]
700a3678: 46ec         	mov	r12, sp
700a367a: aa04         	add	r2, sp, #0x10
700a367c: f8cc 2000    	str.w	r2, [r12]
700a3680: 2201         	movs	r2, #0x1
700a3682: f00f ff55    	bl	0x700b3530 <CSL_bcdmaGetChanPeerReg> @ imm = #0xfeaa
700a3686: 9804         	ldr	r0, [sp, #0x10]
700a3688: 0fc0         	lsrs	r0, r0, #0x1f
700a368a: 9003         	str	r0, [sp, #0xc]
700a368c: 980a         	ldr	r0, [sp, #0x28]
700a368e: b920         	cbnz	r0, 0x700a369a <Udma_chDisableRxChan+0x1ba> @ imm = #0x8
700a3690: e7ff         	b	0x700a3692 <Udma_chDisableRxChan+0x1b2> @ imm = #-0x2
700a3692: 9803         	ldr	r0, [sp, #0xc]
700a3694: b908         	cbnz	r0, 0x700a369a <Udma_chDisableRxChan+0x1ba> @ imm = #0x2
700a3696: e7ff         	b	0x700a3698 <Udma_chDisableRxChan+0x1b8> @ imm = #-0x2
700a3698: e036         	b	0x700a3708 <Udma_chDisableRxChan+0x228> @ imm = #0x6c
700a369a: e023         	b	0x700a36e4 <Udma_chDisableRxChan+0x204> @ imm = #0x46
700a369c: 9810         	ldr	r0, [sp, #0x40]
700a369e: 6800         	ldr	r0, [r0]
700a36a0: 2802         	cmp	r0, #0x2
700a36a2: d11e         	bne	0x700a36e2 <Udma_chDisableRxChan+0x202> @ imm = #0x3c
700a36a4: e7ff         	b	0x700a36a6 <Udma_chDisableRxChan+0x1c6> @ imm = #-0x2
700a36a6: 9810         	ldr	r0, [sp, #0x40]
700a36a8: 3054         	adds	r0, #0x54
700a36aa: 9915         	ldr	r1, [sp, #0x54]
700a36ac: 6f09         	ldr	r1, [r1, #0x70]
700a36ae: aa05         	add	r2, sp, #0x14
700a36b0: f00f fd86    	bl	0x700b31c0 <CSL_pktdmaGetRxRT> @ imm = #0xfb0c
700a36b4: 9810         	ldr	r0, [sp, #0x40]
700a36b6: 3054         	adds	r0, #0x54
700a36b8: 9915         	ldr	r1, [sp, #0x54]
700a36ba: 6f09         	ldr	r1, [r1, #0x70]
700a36bc: 9b02         	ldr	r3, [sp, #0x8]
700a36be: 46ec         	mov	r12, sp
700a36c0: aa04         	add	r2, sp, #0x10
700a36c2: f8cc 2000    	str.w	r2, [r12]
700a36c6: 2201         	movs	r2, #0x1
700a36c8: f010 fd42    	bl	0x700b4150 <CSL_pktdmaGetChanPeerReg> @ imm = #0x10a84
700a36cc: 9804         	ldr	r0, [sp, #0x10]
700a36ce: 0fc0         	lsrs	r0, r0, #0x1f
700a36d0: 9003         	str	r0, [sp, #0xc]
700a36d2: 9805         	ldr	r0, [sp, #0x14]
700a36d4: b920         	cbnz	r0, 0x700a36e0 <Udma_chDisableRxChan+0x200> @ imm = #0x8
700a36d6: e7ff         	b	0x700a36d8 <Udma_chDisableRxChan+0x1f8> @ imm = #-0x2
700a36d8: 9803         	ldr	r0, [sp, #0xc]
700a36da: b908         	cbnz	r0, 0x700a36e0 <Udma_chDisableRxChan+0x200> @ imm = #0x2
700a36dc: e7ff         	b	0x700a36de <Udma_chDisableRxChan+0x1fe> @ imm = #-0x2
700a36de: e013         	b	0x700a3708 <Udma_chDisableRxChan+0x228> @ imm = #0x26
700a36e0: e7ff         	b	0x700a36e2 <Udma_chDisableRxChan+0x202> @ imm = #-0x2
700a36e2: e7ff         	b	0x700a36e4 <Udma_chDisableRxChan+0x204> @ imm = #-0x2
700a36e4: 9812         	ldr	r0, [sp, #0x48]
700a36e6: 9914         	ldr	r1, [sp, #0x50]
700a36e8: 4288         	cmp	r0, r1
700a36ea: d904         	bls	0x700a36f6 <Udma_chDisableRxChan+0x216> @ imm = #0x8
700a36ec: e7ff         	b	0x700a36ee <Udma_chDisableRxChan+0x20e> @ imm = #-0x2
700a36ee: f06f 0003    	mvn	r0, #0x3
700a36f2: 9013         	str	r0, [sp, #0x4c]
700a36f4: e007         	b	0x700a3706 <Udma_chDisableRxChan+0x226> @ imm = #0xe
700a36f6: f44f 707a    	mov.w	r0, #0x3e8
700a36fa: f00d fc09    	bl	0x700b0f10 <ClockP_usleep> @ imm = #0xd812
700a36fe: 9812         	ldr	r0, [sp, #0x48]
700a3700: 3001         	adds	r0, #0x1
700a3702: 9012         	str	r0, [sp, #0x48]
700a3704: e7ff         	b	0x700a3706 <Udma_chDisableRxChan+0x226> @ imm = #-0x2
700a3706: e79a         	b	0x700a363e <Udma_chDisableRxChan+0x15e> @ imm = #-0xcc
700a3708: e7ff         	b	0x700a370a <Udma_chDisableRxChan+0x22a> @ imm = #-0x2
700a370a: 9813         	ldr	r0, [sp, #0x4c]
700a370c: 2800         	cmp	r0, #0x0
700a370e: d148         	bne	0x700a37a2 <Udma_chDisableRxChan+0x2c2> @ imm = #0x90
700a3710: e7ff         	b	0x700a3712 <Udma_chDisableRxChan+0x232> @ imm = #-0x2
700a3712: 9810         	ldr	r0, [sp, #0x40]
700a3714: 6800         	ldr	r0, [r0]
700a3716: 2801         	cmp	r0, #0x1
700a3718: d122         	bne	0x700a3760 <Udma_chDisableRxChan+0x280> @ imm = #0x44
700a371a: e7ff         	b	0x700a371c <Udma_chDisableRxChan+0x23c> @ imm = #-0x2
700a371c: 2000         	movs	r0, #0x0
700a371e: 900b         	str	r0, [sp, #0x2c]
700a3720: 9804         	ldr	r0, [sp, #0x10]
700a3722: f020 4080    	bic	r0, r0, #0x40000000
700a3726: 9004         	str	r0, [sp, #0x10]
700a3728: 9a10         	ldr	r2, [sp, #0x40]
700a372a: f102 0008    	add.w	r0, r2, #0x8
700a372e: 9915         	ldr	r1, [sp, #0x54]
700a3730: 6f09         	ldr	r1, [r1, #0x70]
700a3732: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a3736: 4411         	add	r1, r2
700a3738: aa0a         	add	r2, sp, #0x28
700a373a: f010 fe59    	bl	0x700b43f0 <CSL_bcdmaSetRxRT> @ imm = #0x10cb2
700a373e: 9a10         	ldr	r2, [sp, #0x40]
700a3740: f102 0008    	add.w	r0, r2, #0x8
700a3744: 9915         	ldr	r1, [sp, #0x54]
700a3746: 6f09         	ldr	r1, [r1, #0x70]
700a3748: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a374c: 4411         	add	r1, r2
700a374e: 9b02         	ldr	r3, [sp, #0x8]
700a3750: 46ec         	mov	r12, sp
700a3752: aa04         	add	r2, sp, #0x10
700a3754: f8cc 2000    	str.w	r2, [r12]
700a3758: 2201         	movs	r2, #0x1
700a375a: f010 f939    	bl	0x700b39d0 <CSL_bcdmaSetChanPeerReg> @ imm = #0x10272
700a375e: e01f         	b	0x700a37a0 <Udma_chDisableRxChan+0x2c0> @ imm = #0x3e
700a3760: 9810         	ldr	r0, [sp, #0x40]
700a3762: 6800         	ldr	r0, [r0]
700a3764: 2802         	cmp	r0, #0x2
700a3766: d11a         	bne	0x700a379e <Udma_chDisableRxChan+0x2be> @ imm = #0x34
700a3768: e7ff         	b	0x700a376a <Udma_chDisableRxChan+0x28a> @ imm = #-0x2
700a376a: 2000         	movs	r0, #0x0
700a376c: 9006         	str	r0, [sp, #0x18]
700a376e: 9804         	ldr	r0, [sp, #0x10]
700a3770: f020 4080    	bic	r0, r0, #0x40000000
700a3774: 9004         	str	r0, [sp, #0x10]
700a3776: 9810         	ldr	r0, [sp, #0x40]
700a3778: 3054         	adds	r0, #0x54
700a377a: 9915         	ldr	r1, [sp, #0x54]
700a377c: 6f09         	ldr	r1, [r1, #0x70]
700a377e: aa05         	add	r2, sp, #0x14
700a3780: f010 f966    	bl	0x700b3a50 <CSL_pktdmaSetRxRT> @ imm = #0x102cc
700a3784: 9810         	ldr	r0, [sp, #0x40]
700a3786: 3054         	adds	r0, #0x54
700a3788: 9915         	ldr	r1, [sp, #0x54]
700a378a: 6f09         	ldr	r1, [r1, #0x70]
700a378c: 9b02         	ldr	r3, [sp, #0x8]
700a378e: 46ec         	mov	r12, sp
700a3790: aa04         	add	r2, sp, #0x10
700a3792: f8cc 2000    	str.w	r2, [r12]
700a3796: 2201         	movs	r2, #0x1
700a3798: f010 fcf2    	bl	0x700b4180 <CSL_pktdmaSetChanPeerReg> @ imm = #0x109e4
700a379c: e7ff         	b	0x700a379e <Udma_chDisableRxChan+0x2be> @ imm = #-0x2
700a379e: e7ff         	b	0x700a37a0 <Udma_chDisableRxChan+0x2c0> @ imm = #-0x2
700a37a0: e7ff         	b	0x700a37a2 <Udma_chDisableRxChan+0x2c2> @ imm = #-0x2
700a37a2: 9813         	ldr	r0, [sp, #0x4c]
700a37a4: b016         	add	sp, #0x58
700a37a6: bd80         	pop	{r7, pc}
		...

700a37b0 <CSL_bcdmaChanOpCfgChan>:
700a37b0: b580         	push	{r7, lr}
700a37b2: b08a         	sub	sp, #0x28
700a37b4: 9009         	str	r0, [sp, #0x24]
700a37b6: 9108         	str	r1, [sp, #0x20]
700a37b8: 9207         	str	r2, [sp, #0x1c]
700a37ba: 9306         	str	r3, [sp, #0x18]
700a37bc: 2000         	movs	r0, #0x0
700a37be: 9005         	str	r0, [sp, #0x14]
700a37c0: 9806         	ldr	r0, [sp, #0x18]
700a37c2: b920         	cbnz	r0, 0x700a37ce <CSL_bcdmaChanOpCfgChan+0x1e> @ imm = #0x8
700a37c4: e7ff         	b	0x700a37c6 <CSL_bcdmaChanOpCfgChan+0x16> @ imm = #-0x2
700a37c6: f06f 0001    	mvn	r0, #0x1
700a37ca: 9005         	str	r0, [sp, #0x14]
700a37cc: e137         	b	0x700a3a3e <CSL_bcdmaChanOpCfgChan+0x28e> @ imm = #0x26e
700a37ce: 9808         	ldr	r0, [sp, #0x20]
700a37d0: 9000         	str	r0, [sp]
700a37d2: b148         	cbz	r0, 0x700a37e8 <CSL_bcdmaChanOpCfgChan+0x38> @ imm = #0x12
700a37d4: e7ff         	b	0x700a37d6 <CSL_bcdmaChanOpCfgChan+0x26> @ imm = #-0x2
700a37d6: 9800         	ldr	r0, [sp]
700a37d8: 2801         	cmp	r0, #0x1
700a37da: d057         	beq	0x700a388c <CSL_bcdmaChanOpCfgChan+0xdc> @ imm = #0xae
700a37dc: e7ff         	b	0x700a37de <CSL_bcdmaChanOpCfgChan+0x2e> @ imm = #-0x2
700a37de: 9800         	ldr	r0, [sp]
700a37e0: 2802         	cmp	r0, #0x2
700a37e2: f000 80c1    	beq.w	0x700a3968 <CSL_bcdmaChanOpCfgChan+0x1b8> @ imm = #0x182
700a37e6: e125         	b	0x700a3a34 <CSL_bcdmaChanOpCfgChan+0x284> @ imm = #0x24a
700a37e8: 9806         	ldr	r0, [sp, #0x18]
700a37ea: 9003         	str	r0, [sp, #0xc]
700a37ec: 9803         	ldr	r0, [sp, #0xc]
700a37ee: 6c40         	ldr	r0, [r0, #0x44]
700a37f0: 2802         	cmp	r0, #0x2
700a37f2: d80a         	bhi	0x700a380a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #0x14
700a37f4: e7ff         	b	0x700a37f6 <CSL_bcdmaChanOpCfgChan+0x46> @ imm = #-0x2
700a37f6: 9803         	ldr	r0, [sp, #0xc]
700a37f8: 6a00         	ldr	r0, [r0, #0x20]
700a37fa: 2807         	cmp	r0, #0x7
700a37fc: d805         	bhi	0x700a380a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #0xa
700a37fe: e7ff         	b	0x700a3800 <CSL_bcdmaChanOpCfgChan+0x50> @ imm = #-0x2
700a3800: 9803         	ldr	r0, [sp, #0xc]
700a3802: 6ac0         	ldr	r0, [r0, #0x2c]
700a3804: 2804         	cmp	r0, #0x4
700a3806: d304         	blo	0x700a3812 <CSL_bcdmaChanOpCfgChan+0x62> @ imm = #0x8
700a3808: e7ff         	b	0x700a380a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #-0x2
700a380a: f06f 0002    	mvn	r0, #0x2
700a380e: 9005         	str	r0, [sp, #0x14]
700a3810: e03b         	b	0x700a388a <CSL_bcdmaChanOpCfgChan+0xda> @ imm = #0x76
700a3812: 9809         	ldr	r0, [sp, #0x24]
700a3814: 6840         	ldr	r0, [r0, #0x4]
700a3816: 9907         	ldr	r1, [sp, #0x1c]
700a3818: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a381c: f011 fd08    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0x11a10
700a3820: 9004         	str	r0, [sp, #0x10]
700a3822: 9804         	ldr	r0, [sp, #0x10]
700a3824: f020 4000    	bic	r0, r0, #0x80000000
700a3828: 9903         	ldr	r1, [sp, #0xc]
700a382a: 6809         	ldr	r1, [r1]
700a382c: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a3830: 9004         	str	r0, [sp, #0x10]
700a3832: 9804         	ldr	r0, [sp, #0x10]
700a3834: 9903         	ldr	r1, [sp, #0xc]
700a3836: 6c49         	ldr	r1, [r1, #0x44]
700a3838: f361 208b    	bfi	r0, r1, #10, #2
700a383c: 9004         	str	r0, [sp, #0x10]
700a383e: 9809         	ldr	r0, [sp, #0x24]
700a3840: 6840         	ldr	r0, [r0, #0x4]
700a3842: 9907         	ldr	r1, [sp, #0x1c]
700a3844: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3848: 9904         	ldr	r1, [sp, #0x10]
700a384a: f011 fc71    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x118e2
700a384e: 9803         	ldr	r0, [sp, #0xc]
700a3850: 6a01         	ldr	r1, [r0, #0x20]
700a3852: 6a80         	ldr	r0, [r0, #0x28]
700a3854: f000 000f    	and	r0, r0, #0xf
700a3858: f361 701e    	bfi	r0, r1, #28, #3
700a385c: 9004         	str	r0, [sp, #0x10]
700a385e: 9809         	ldr	r0, [sp, #0x24]
700a3860: 6840         	ldr	r0, [r0, #0x4]
700a3862: 9907         	ldr	r1, [sp, #0x1c]
700a3864: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3868: 3064         	adds	r0, #0x64
700a386a: 9904         	ldr	r1, [sp, #0x10]
700a386c: f011 fc60    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x118c0
700a3870: 9809         	ldr	r0, [sp, #0x24]
700a3872: 6840         	ldr	r0, [r0, #0x4]
700a3874: 9907         	ldr	r1, [sp, #0x1c]
700a3876: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a387a: 3080         	adds	r0, #0x80
700a387c: 9903         	ldr	r1, [sp, #0xc]
700a387e: 6ac9         	ldr	r1, [r1, #0x2c]
700a3880: f001 0103    	and	r1, r1, #0x3
700a3884: f011 fc54    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x118a8
700a3888: e7ff         	b	0x700a388a <CSL_bcdmaChanOpCfgChan+0xda> @ imm = #-0x2
700a388a: e0d7         	b	0x700a3a3c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0x1ae
700a388c: 9806         	ldr	r0, [sp, #0x18]
700a388e: 9002         	str	r0, [sp, #0x8]
700a3890: 9802         	ldr	r0, [sp, #0x8]
700a3892: 6c40         	ldr	r0, [r0, #0x44]
700a3894: 2801         	cmp	r0, #0x1
700a3896: d80a         	bhi	0x700a38ae <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #0x14
700a3898: e7ff         	b	0x700a389a <CSL_bcdmaChanOpCfgChan+0xea> @ imm = #-0x2
700a389a: 9802         	ldr	r0, [sp, #0x8]
700a389c: 6a00         	ldr	r0, [r0, #0x20]
700a389e: 2807         	cmp	r0, #0x7
700a38a0: d805         	bhi	0x700a38ae <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #0xa
700a38a2: e7ff         	b	0x700a38a4 <CSL_bcdmaChanOpCfgChan+0xf4> @ imm = #-0x2
700a38a4: 9802         	ldr	r0, [sp, #0x8]
700a38a6: 6ac0         	ldr	r0, [r0, #0x2c]
700a38a8: 2804         	cmp	r0, #0x4
700a38aa: d304         	blo	0x700a38b6 <CSL_bcdmaChanOpCfgChan+0x106> @ imm = #0x8
700a38ac: e7ff         	b	0x700a38ae <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #-0x2
700a38ae: f06f 0002    	mvn	r0, #0x2
700a38b2: 9005         	str	r0, [sp, #0x14]
700a38b4: e057         	b	0x700a3966 <CSL_bcdmaChanOpCfgChan+0x1b6> @ imm = #0xae
700a38b6: 9809         	ldr	r0, [sp, #0x24]
700a38b8: 68c0         	ldr	r0, [r0, #0xc]
700a38ba: 9907         	ldr	r1, [sp, #0x1c]
700a38bc: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a38c0: f011 fcb6    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0x1196c
700a38c4: 9004         	str	r0, [sp, #0x10]
700a38c6: 9804         	ldr	r0, [sp, #0x10]
700a38c8: f020 4000    	bic	r0, r0, #0x80000000
700a38cc: 9902         	ldr	r1, [sp, #0x8]
700a38ce: 6809         	ldr	r1, [r1]
700a38d0: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a38d4: 9004         	str	r0, [sp, #0x10]
700a38d6: 9804         	ldr	r0, [sp, #0x10]
700a38d8: 9902         	ldr	r1, [sp, #0x8]
700a38da: 6c49         	ldr	r1, [r1, #0x44]
700a38dc: f361 208b    	bfi	r0, r1, #10, #2
700a38e0: 9004         	str	r0, [sp, #0x10]
700a38e2: 9804         	ldr	r0, [sp, #0x10]
700a38e4: 9902         	ldr	r1, [sp, #0x8]
700a38e6: 6c09         	ldr	r1, [r1, #0x40]
700a38e8: f361 2049    	bfi	r0, r1, #9, #1
700a38ec: 9004         	str	r0, [sp, #0x10]
700a38ee: 9804         	ldr	r0, [sp, #0x10]
700a38f0: f420 7080    	bic	r0, r0, #0x100
700a38f4: 9902         	ldr	r1, [sp, #0x8]
700a38f6: f891 103c    	ldrb.w	r1, [r1, #0x3c]
700a38fa: f001 0101    	and	r1, r1, #0x1
700a38fe: ea40 2001    	orr.w	r0, r0, r1, lsl #8
700a3902: 9004         	str	r0, [sp, #0x10]
700a3904: 9809         	ldr	r0, [sp, #0x24]
700a3906: 68c0         	ldr	r0, [r0, #0xc]
700a3908: 9907         	ldr	r1, [sp, #0x1c]
700a390a: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a390e: 9904         	ldr	r1, [sp, #0x10]
700a3910: f011 fc0e    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x1181c
700a3914: 9802         	ldr	r0, [sp, #0x8]
700a3916: 6a01         	ldr	r1, [r0, #0x20]
700a3918: 6a80         	ldr	r0, [r0, #0x28]
700a391a: f000 000f    	and	r0, r0, #0xf
700a391e: f361 701e    	bfi	r0, r1, #28, #3
700a3922: 9004         	str	r0, [sp, #0x10]
700a3924: 9809         	ldr	r0, [sp, #0x24]
700a3926: 68c0         	ldr	r0, [r0, #0xc]
700a3928: 9907         	ldr	r1, [sp, #0x1c]
700a392a: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a392e: 3064         	adds	r0, #0x64
700a3930: 9904         	ldr	r1, [sp, #0x10]
700a3932: f011 fbfd    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x117fa
700a3936: 9809         	ldr	r0, [sp, #0x24]
700a3938: 68c0         	ldr	r0, [r0, #0xc]
700a393a: 9907         	ldr	r1, [sp, #0x1c]
700a393c: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3940: 3068         	adds	r0, #0x68
700a3942: 9902         	ldr	r1, [sp, #0x8]
700a3944: f8b1 1048    	ldrh.w	r1, [r1, #0x48]
700a3948: f011 fbf2    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x117e4
700a394c: 9809         	ldr	r0, [sp, #0x24]
700a394e: 68c0         	ldr	r0, [r0, #0xc]
700a3950: 9907         	ldr	r1, [sp, #0x1c]
700a3952: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3956: 3080         	adds	r0, #0x80
700a3958: 9902         	ldr	r1, [sp, #0x8]
700a395a: 6ac9         	ldr	r1, [r1, #0x2c]
700a395c: f001 0103    	and	r1, r1, #0x3
700a3960: f011 fbe6    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x117cc
700a3964: e7ff         	b	0x700a3966 <CSL_bcdmaChanOpCfgChan+0x1b6> @ imm = #-0x2
700a3966: e069         	b	0x700a3a3c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0xd2
700a3968: 9806         	ldr	r0, [sp, #0x18]
700a396a: 9001         	str	r0, [sp, #0x4]
700a396c: 9801         	ldr	r0, [sp, #0x4]
700a396e: 6bc0         	ldr	r0, [r0, #0x3c]
700a3970: 2801         	cmp	r0, #0x1
700a3972: d80a         	bhi	0x700a398a <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #0x14
700a3974: e7ff         	b	0x700a3976 <CSL_bcdmaChanOpCfgChan+0x1c6> @ imm = #-0x2
700a3976: 9801         	ldr	r0, [sp, #0x4]
700a3978: 6980         	ldr	r0, [r0, #0x18]
700a397a: 2807         	cmp	r0, #0x7
700a397c: d805         	bhi	0x700a398a <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #0xa
700a397e: e7ff         	b	0x700a3980 <CSL_bcdmaChanOpCfgChan+0x1d0> @ imm = #-0x2
700a3980: 9801         	ldr	r0, [sp, #0x4]
700a3982: 6b80         	ldr	r0, [r0, #0x38]
700a3984: 2804         	cmp	r0, #0x4
700a3986: d304         	blo	0x700a3992 <CSL_bcdmaChanOpCfgChan+0x1e2> @ imm = #0x8
700a3988: e7ff         	b	0x700a398a <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #-0x2
700a398a: f06f 0002    	mvn	r0, #0x2
700a398e: 9005         	str	r0, [sp, #0x14]
700a3990: e04f         	b	0x700a3a32 <CSL_bcdmaChanOpCfgChan+0x282> @ imm = #0x9e
700a3992: 9809         	ldr	r0, [sp, #0x24]
700a3994: 6940         	ldr	r0, [r0, #0x14]
700a3996: 9907         	ldr	r1, [sp, #0x1c]
700a3998: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a399c: f011 fc48    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0x11890
700a39a0: 9004         	str	r0, [sp, #0x10]
700a39a2: 9804         	ldr	r0, [sp, #0x10]
700a39a4: f020 4000    	bic	r0, r0, #0x80000000
700a39a8: 9901         	ldr	r1, [sp, #0x4]
700a39aa: 6809         	ldr	r1, [r1]
700a39ac: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a39b0: 9004         	str	r0, [sp, #0x10]
700a39b2: 9804         	ldr	r0, [sp, #0x10]
700a39b4: 9901         	ldr	r1, [sp, #0x4]
700a39b6: 6bc9         	ldr	r1, [r1, #0x3c]
700a39b8: f361 208b    	bfi	r0, r1, #10, #2
700a39bc: 9004         	str	r0, [sp, #0x10]
700a39be: 9804         	ldr	r0, [sp, #0x10]
700a39c0: f420 4080    	bic	r0, r0, #0x4000
700a39c4: 9901         	ldr	r1, [sp, #0x4]
700a39c6: f891 1035    	ldrb.w	r1, [r1, #0x35]
700a39ca: f361 308e    	bfi	r0, r1, #14, #1
700a39ce: 9004         	str	r0, [sp, #0x10]
700a39d0: 9809         	ldr	r0, [sp, #0x24]
700a39d2: 6940         	ldr	r0, [r0, #0x14]
700a39d4: 9907         	ldr	r1, [sp, #0x1c]
700a39d6: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a39da: 9904         	ldr	r1, [sp, #0x10]
700a39dc: f011 fba8    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x11750
700a39e0: 9801         	ldr	r0, [sp, #0x4]
700a39e2: 6981         	ldr	r1, [r0, #0x18]
700a39e4: 6a00         	ldr	r0, [r0, #0x20]
700a39e6: f000 000f    	and	r0, r0, #0xf
700a39ea: f361 701e    	bfi	r0, r1, #28, #3
700a39ee: 9004         	str	r0, [sp, #0x10]
700a39f0: 9809         	ldr	r0, [sp, #0x24]
700a39f2: 6940         	ldr	r0, [r0, #0x14]
700a39f4: 9907         	ldr	r1, [sp, #0x1c]
700a39f6: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a39fa: 3064         	adds	r0, #0x64
700a39fc: 9904         	ldr	r1, [sp, #0x10]
700a39fe: f011 fb97    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x1172e
700a3a02: 9809         	ldr	r0, [sp, #0x24]
700a3a04: 6940         	ldr	r0, [r0, #0x14]
700a3a06: 9907         	ldr	r1, [sp, #0x1c]
700a3a08: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3a0c: 3068         	adds	r0, #0x68
700a3a0e: 9901         	ldr	r1, [sp, #0x4]
700a3a10: f8b1 1040    	ldrh.w	r1, [r1, #0x40]
700a3a14: f011 fb8c    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x11718
700a3a18: 9809         	ldr	r0, [sp, #0x24]
700a3a1a: 6940         	ldr	r0, [r0, #0x14]
700a3a1c: 9907         	ldr	r1, [sp, #0x1c]
700a3a1e: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a3a22: 3080         	adds	r0, #0x80
700a3a24: 9901         	ldr	r1, [sp, #0x4]
700a3a26: 6b89         	ldr	r1, [r1, #0x38]
700a3a28: f001 0103    	and	r1, r1, #0x3
700a3a2c: f011 fb80    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x11700
700a3a30: e7ff         	b	0x700a3a32 <CSL_bcdmaChanOpCfgChan+0x282> @ imm = #-0x2
700a3a32: e003         	b	0x700a3a3c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0x6
700a3a34: f06f 0001    	mvn	r0, #0x1
700a3a38: 9005         	str	r0, [sp, #0x14]
700a3a3a: e7ff         	b	0x700a3a3c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #-0x2
700a3a3c: e7ff         	b	0x700a3a3e <CSL_bcdmaChanOpCfgChan+0x28e> @ imm = #-0x2
700a3a3e: 9805         	ldr	r0, [sp, #0x14]
700a3a40: b00a         	add	sp, #0x28
700a3a42: bd80         	pop	{r7, pc}
		...

700a3a50 <TimerP_setup>:
700a3a50: b510         	push	{r4, lr}
700a3a52: b096         	sub	sp, #0x58
700a3a54: 9015         	str	r0, [sp, #0x54]
700a3a56: 9114         	str	r1, [sp, #0x50]
700a3a58: 9815         	ldr	r0, [sp, #0x54]
700a3a5a: 2800         	cmp	r0, #0x0
700a3a5c: bf18         	it	ne
700a3a5e: 2001         	movne	r0, #0x1
700a3a60: f647 0193    	movw	r1, #0x7893
700a3a64: f2c7 010b    	movt	r1, #0x700b
700a3a68: 466a         	mov	r2, sp
700a3a6a: 6011         	str	r1, [r2]
700a3a6c: f247 115c    	movw	r1, #0x715c
700a3a70: f2c7 010b    	movt	r1, #0x700b
700a3a74: 9106         	str	r1, [sp, #0x18]
700a3a76: f647 0286    	movw	r2, #0x7886
700a3a7a: f2c7 020b    	movt	r2, #0x700b
700a3a7e: 9207         	str	r2, [sp, #0x1c]
700a3a80: 2342         	movs	r3, #0x42
700a3a82: f00c ffc5    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xcf8a
700a3a86: 9906         	ldr	r1, [sp, #0x18]
700a3a88: 9a07         	ldr	r2, [sp, #0x1c]
700a3a8a: 9814         	ldr	r0, [sp, #0x50]
700a3a8c: 6800         	ldr	r0, [r0]
700a3a8e: 2800         	cmp	r0, #0x0
700a3a90: bf18         	it	ne
700a3a92: 2001         	movne	r0, #0x1
700a3a94: f247 53ae    	movw	r3, #0x75ae
700a3a98: f2c7 030b    	movt	r3, #0x700b
700a3a9c: 46ec         	mov	r12, sp
700a3a9e: f8cc 3000    	str.w	r3, [r12]
700a3aa2: 2343         	movs	r3, #0x43
700a3aa4: f00c ffb4    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xcf68
700a3aa8: 9906         	ldr	r1, [sp, #0x18]
700a3aaa: 9a07         	ldr	r2, [sp, #0x1c]
700a3aac: 9814         	ldr	r0, [sp, #0x50]
700a3aae: 6840         	ldr	r0, [r0, #0x4]
700a3ab0: 2800         	cmp	r0, #0x0
700a3ab2: bf18         	it	ne
700a3ab4: 2001         	movne	r0, #0x1
700a3ab6: f247 63a4    	movw	r3, #0x76a4
700a3aba: f2c7 030b    	movt	r3, #0x700b
700a3abe: 46ec         	mov	r12, sp
700a3ac0: f8cc 3000    	str.w	r3, [r12]
700a3ac4: 2344         	movs	r3, #0x44
700a3ac6: f00c ffa3    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xcf46
700a3aca: 9814         	ldr	r0, [sp, #0x50]
700a3acc: 6881         	ldr	r1, [r0, #0x8]
700a3ace: 2001         	movs	r0, #0x1
700a3ad0: 9008         	str	r0, [sp, #0x20]
700a3ad2: b939         	cbnz	r1, 0x700a3ae4 <TimerP_setup+0x94> @ imm = #0xe
700a3ad4: e7ff         	b	0x700a3ad6 <TimerP_setup+0x86> @ imm = #-0x2
700a3ad6: 9814         	ldr	r0, [sp, #0x50]
700a3ad8: 68c0         	ldr	r0, [r0, #0xc]
700a3ada: 2800         	cmp	r0, #0x0
700a3adc: bf18         	it	ne
700a3ade: 2001         	movne	r0, #0x1
700a3ae0: 9008         	str	r0, [sp, #0x20]
700a3ae2: e7ff         	b	0x700a3ae4 <TimerP_setup+0x94> @ imm = #-0x2
700a3ae4: 9808         	ldr	r0, [sp, #0x20]
700a3ae6: f000 0001    	and	r0, r0, #0x1
700a3aea: f247 2100    	movw	r1, #0x7200
700a3aee: f2c7 010b    	movt	r1, #0x700b
700a3af2: 466a         	mov	r2, sp
700a3af4: 6011         	str	r1, [r2]
700a3af6: f247 115c    	movw	r1, #0x715c
700a3afa: f2c7 010b    	movt	r1, #0x700b
700a3afe: 9103         	str	r1, [sp, #0xc]
700a3b00: f647 0286    	movw	r2, #0x7886
700a3b04: f2c7 020b    	movt	r2, #0x700b
700a3b08: 9204         	str	r2, [sp, #0x10]
700a3b0a: 2345         	movs	r3, #0x45
700a3b0c: f00c ff80    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xcf00
700a3b10: 9903         	ldr	r1, [sp, #0xc]
700a3b12: 9a04         	ldr	r2, [sp, #0x10]
700a3b14: 9814         	ldr	r0, [sp, #0x50]
700a3b16: 6803         	ldr	r3, [r0]
700a3b18: 2000         	movs	r0, #0x0
700a3b1a: 9005         	str	r0, [sp, #0x14]
700a3b1c: f5b3 7f80    	cmp.w	r3, #0x100
700a3b20: bf98         	it	ls
700a3b22: 2001         	movls	r0, #0x1
700a3b24: f247 5334    	movw	r3, #0x7534
700a3b28: f2c7 030b    	movt	r3, #0x700b
700a3b2c: 46ec         	mov	r12, sp
700a3b2e: f8cc 3000    	str.w	r3, [r12]
700a3b32: 2347         	movs	r3, #0x47
700a3b34: f00c ff6c    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xced8
700a3b38: 9903         	ldr	r1, [sp, #0xc]
700a3b3a: 9a04         	ldr	r2, [sp, #0x10]
700a3b3c: 9814         	ldr	r0, [sp, #0x50]
700a3b3e: 6803         	ldr	r3, [r0]
700a3b40: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700a3b44: fbbc f0f3    	udiv	r0, r12, r3
700a3b48: fb00 c013    	mls	r0, r0, r3, r12
700a3b4c: fab0 f080    	clz	r0, r0
700a3b50: 0940         	lsrs	r0, r0, #0x5
700a3b52: f247 23e2    	movw	r3, #0x72e2
700a3b56: f2c7 030b    	movt	r3, #0x700b
700a3b5a: 46ec         	mov	r12, sp
700a3b5c: f8cc 3000    	str.w	r3, [r12]
700a3b60: 2349         	movs	r3, #0x49
700a3b62: f00c ff55    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xceaa
700a3b66: 9815         	ldr	r0, [sp, #0x54]
700a3b68: f011 f93a    	bl	0x700b4de0 <TimerP_stop> @ imm = #0x11274
700a3b6c: 9815         	ldr	r0, [sp, #0x54]
700a3b6e: f010 fc87    	bl	0x700b4480 <TimerP_clearOverflowInt> @ imm = #0x1090e
700a3b72: 9905         	ldr	r1, [sp, #0x14]
700a3b74: 9814         	ldr	r0, [sp, #0x50]
700a3b76: 68c0         	ldr	r0, [r0, #0xc]
700a3b78: 910f         	str	r1, [sp, #0x3c]
700a3b7a: 900e         	str	r0, [sp, #0x38]
700a3b7c: 980e         	ldr	r0, [sp, #0x38]
700a3b7e: 990f         	ldr	r1, [sp, #0x3c]
700a3b80: 4308         	orrs	r0, r1
700a3b82: b948         	cbnz	r0, 0x700a3b98 <TimerP_setup+0x148> @ imm = #0x12
700a3b84: e7ff         	b	0x700a3b86 <TimerP_setup+0x136> @ imm = #-0x2
700a3b86: 9814         	ldr	r0, [sp, #0x50]
700a3b88: 6880         	ldr	r0, [r0, #0x8]
700a3b8a: f44f 717a    	mov.w	r1, #0x3e8
700a3b8e: fba0 0101    	umull	r0, r1, r0, r1
700a3b92: 910f         	str	r1, [sp, #0x3c]
700a3b94: 900e         	str	r0, [sp, #0x38]
700a3b96: e7ff         	b	0x700a3b98 <TimerP_setup+0x148> @ imm = #-0x2
700a3b98: 9814         	ldr	r0, [sp, #0x50]
700a3b9a: 6802         	ldr	r2, [r0]
700a3b9c: 6840         	ldr	r0, [r0, #0x4]
700a3b9e: 2300         	movs	r3, #0x0
700a3ba0: 9302         	str	r3, [sp, #0x8]
700a3ba2: 4619         	mov	r1, r3
700a3ba4: f010 eea6    	blx	0x700b48f4 <__aeabi_uldivmod> @ imm = #0x10d4c
700a3ba8: 9b02         	ldr	r3, [sp, #0x8]
700a3baa: 910d         	str	r1, [sp, #0x34]
700a3bac: 900c         	str	r0, [sp, #0x30]
700a3bae: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a3bb2: 990d         	ldr	r1, [sp, #0x34]
700a3bb4: 9a0e         	ldr	r2, [sp, #0x38]
700a3bb6: f8dd e03c    	ldr.w	lr, [sp, #0x3c]
700a3bba: fbac 0402    	umull	r0, r4, r12, r2
700a3bbe: fb0c 4c0e    	mla	r12, r12, lr, r4
700a3bc2: fb01 c102    	mla	r1, r1, r2, r12
700a3bc6: f64c 2200    	movw	r2, #0xca00
700a3bca: f6c3 329a    	movt	r2, #0x3b9a
700a3bce: f010 ee92    	blx	0x700b48f4 <__aeabi_uldivmod> @ imm = #0x10d24
700a3bd2: 4602         	mov	r2, r0
700a3bd4: 9802         	ldr	r0, [sp, #0x8]
700a3bd6: 9201         	str	r2, [sp, #0x4]
700a3bd8: 460a         	mov	r2, r1
700a3bda: 9901         	ldr	r1, [sp, #0x4]
700a3bdc: 920b         	str	r2, [sp, #0x2c]
700a3bde: 910a         	str	r1, [sp, #0x28]
700a3be0: 9a0a         	ldr	r2, [sp, #0x28]
700a3be2: 990b         	ldr	r1, [sp, #0x2c]
700a3be4: f1b2 32ff    	subs.w	r2, r2, #0xffffffff
700a3be8: f171 0100    	sbcs	r1, r1, #0x0
700a3bec: bf38         	it	lo
700a3bee: 2001         	movlo	r0, #0x1
700a3bf0: f247 618a    	movw	r1, #0x768a
700a3bf4: f2c7 010b    	movt	r1, #0x700b
700a3bf8: 466a         	mov	r2, sp
700a3bfa: 6011         	str	r1, [r2]
700a3bfc: f247 115c    	movw	r1, #0x715c
700a3c00: f2c7 010b    	movt	r1, #0x700b
700a3c04: f647 0286    	movw	r2, #0x7886
700a3c08: f2c7 020b    	movt	r2, #0x700b
700a3c0c: 2359         	movs	r3, #0x59
700a3c0e: f00c feff    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xcdfe
700a3c12: 9802         	ldr	r0, [sp, #0x8]
700a3c14: 990a         	ldr	r1, [sp, #0x28]
700a3c16: 4249         	rsbs	r1, r1, #0
700a3c18: 9111         	str	r1, [sp, #0x44]
700a3c1a: 9010         	str	r0, [sp, #0x40]
700a3c1c: 9012         	str	r0, [sp, #0x48]
700a3c1e: 9814         	ldr	r0, [sp, #0x50]
700a3c20: 6800         	ldr	r0, [r0]
700a3c22: 2802         	cmp	r0, #0x2
700a3c24: d320         	blo	0x700a3c68 <TimerP_setup+0x218> @ imm = #0x40
700a3c26: e7ff         	b	0x700a3c28 <TimerP_setup+0x1d8> @ imm = #-0x2
700a3c28: 2008         	movs	r0, #0x8
700a3c2a: 9009         	str	r0, [sp, #0x24]
700a3c2c: e7ff         	b	0x700a3c2e <TimerP_setup+0x1de> @ imm = #-0x2
700a3c2e: 9809         	ldr	r0, [sp, #0x24]
700a3c30: b168         	cbz	r0, 0x700a3c4e <TimerP_setup+0x1fe> @ imm = #0x1a
700a3c32: e7ff         	b	0x700a3c34 <TimerP_setup+0x1e4> @ imm = #-0x2
700a3c34: 9814         	ldr	r0, [sp, #0x50]
700a3c36: 6800         	ldr	r0, [r0]
700a3c38: 9909         	ldr	r1, [sp, #0x24]
700a3c3a: 40c8         	lsrs	r0, r1
700a3c3c: 07c0         	lsls	r0, r0, #0x1f
700a3c3e: b108         	cbz	r0, 0x700a3c44 <TimerP_setup+0x1f4> @ imm = #0x2
700a3c40: e7ff         	b	0x700a3c42 <TimerP_setup+0x1f2> @ imm = #-0x2
700a3c42: e004         	b	0x700a3c4e <TimerP_setup+0x1fe> @ imm = #0x8
700a3c44: e7ff         	b	0x700a3c46 <TimerP_setup+0x1f6> @ imm = #-0x2
700a3c46: 9809         	ldr	r0, [sp, #0x24]
700a3c48: 3801         	subs	r0, #0x1
700a3c4a: 9009         	str	r0, [sp, #0x24]
700a3c4c: e7ef         	b	0x700a3c2e <TimerP_setup+0x1de> @ imm = #-0x22
700a3c4e: 9812         	ldr	r0, [sp, #0x48]
700a3c50: f040 0020    	orr	r0, r0, #0x20
700a3c54: 9012         	str	r0, [sp, #0x48]
700a3c56: 9809         	ldr	r0, [sp, #0x24]
700a3c58: 3801         	subs	r0, #0x1
700a3c5a: f000 0107    	and	r1, r0, #0x7
700a3c5e: 9812         	ldr	r0, [sp, #0x48]
700a3c60: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700a3c64: 9012         	str	r0, [sp, #0x48]
700a3c66: e7ff         	b	0x700a3c68 <TimerP_setup+0x218> @ imm = #-0x2
700a3c68: 9814         	ldr	r0, [sp, #0x50]
700a3c6a: 6900         	ldr	r0, [r0, #0x10]
700a3c6c: b938         	cbnz	r0, 0x700a3c7e <TimerP_setup+0x22e> @ imm = #0xe
700a3c6e: e7ff         	b	0x700a3c70 <TimerP_setup+0x220> @ imm = #-0x2
700a3c70: 9812         	ldr	r0, [sp, #0x48]
700a3c72: f040 0002    	orr	r0, r0, #0x2
700a3c76: 9012         	str	r0, [sp, #0x48]
700a3c78: 9811         	ldr	r0, [sp, #0x44]
700a3c7a: 9010         	str	r0, [sp, #0x40]
700a3c7c: e7ff         	b	0x700a3c7e <TimerP_setup+0x22e> @ imm = #-0x2
700a3c7e: 9815         	ldr	r0, [sp, #0x54]
700a3c80: 3038         	adds	r0, #0x38
700a3c82: 9013         	str	r0, [sp, #0x4c]
700a3c84: 9812         	ldr	r0, [sp, #0x48]
700a3c86: 9913         	ldr	r1, [sp, #0x4c]
700a3c88: 6008         	str	r0, [r1]
700a3c8a: 9815         	ldr	r0, [sp, #0x54]
700a3c8c: 303c         	adds	r0, #0x3c
700a3c8e: 9013         	str	r0, [sp, #0x4c]
700a3c90: 9811         	ldr	r0, [sp, #0x44]
700a3c92: 9913         	ldr	r1, [sp, #0x4c]
700a3c94: 6008         	str	r0, [r1]
700a3c96: 9815         	ldr	r0, [sp, #0x54]
700a3c98: 3040         	adds	r0, #0x40
700a3c9a: 9013         	str	r0, [sp, #0x4c]
700a3c9c: 9810         	ldr	r0, [sp, #0x40]
700a3c9e: 9913         	ldr	r1, [sp, #0x4c]
700a3ca0: 6008         	str	r0, [r1]
700a3ca2: 9814         	ldr	r0, [sp, #0x50]
700a3ca4: 6940         	ldr	r0, [r0, #0x14]
700a3ca6: b138         	cbz	r0, 0x700a3cb8 <TimerP_setup+0x268> @ imm = #0xe
700a3ca8: e7ff         	b	0x700a3caa <TimerP_setup+0x25a> @ imm = #-0x2
700a3caa: 9815         	ldr	r0, [sp, #0x54]
700a3cac: 302c         	adds	r0, #0x2c
700a3cae: 9013         	str	r0, [sp, #0x4c]
700a3cb0: 9913         	ldr	r1, [sp, #0x4c]
700a3cb2: 2002         	movs	r0, #0x2
700a3cb4: 6008         	str	r0, [r1]
700a3cb6: e006         	b	0x700a3cc6 <TimerP_setup+0x276> @ imm = #0xc
700a3cb8: 9815         	ldr	r0, [sp, #0x54]
700a3cba: 3030         	adds	r0, #0x30
700a3cbc: 9013         	str	r0, [sp, #0x4c]
700a3cbe: 9913         	ldr	r1, [sp, #0x4c]
700a3cc0: 2002         	movs	r0, #0x2
700a3cc2: 6008         	str	r0, [r1]
700a3cc4: e7ff         	b	0x700a3cc6 <TimerP_setup+0x276> @ imm = #-0x2
700a3cc6: b016         	add	sp, #0x58
700a3cc8: bd10         	pop	{r4, pc}
700a3cca: 0000         	movs	r0, r0
700a3ccc: 0000         	movs	r0, r0
700a3cce: 0000         	movs	r0, r0

700a3cd0 <_tx_timer_expiration_process>:
700a3cd0: b580         	push	{r7, lr}
700a3cd2: b08c         	sub	sp, #0x30
700a3cd4: 2000         	movs	r0, #0x0
700a3cd6: 9001         	str	r0, [sp, #0x4]
700a3cd8: f7fe ef9c    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x10c8
700a3cdc: 900b         	str	r0, [sp, #0x2c]
700a3cde: f64a 209c    	movw	r0, #0xaa9c
700a3ce2: f2c7 0008    	movt	r0, #0x7008
700a3ce6: 6800         	ldr	r0, [r0]
700a3ce8: 2800         	cmp	r0, #0x0
700a3cea: f040 8120    	bne.w	0x700a3f2e <_tx_timer_expiration_process+0x25e> @ imm = #0x240
700a3cee: e7ff         	b	0x700a3cf0 <_tx_timer_expiration_process+0x20> @ imm = #-0x2
700a3cf0: f64a 2088    	movw	r0, #0xaa88
700a3cf4: f2c7 0008    	movt	r0, #0x7008
700a3cf8: 6800         	ldr	r0, [r0]
700a3cfa: 2800         	cmp	r0, #0x0
700a3cfc: f000 8116    	beq.w	0x700a3f2c <_tx_timer_expiration_process+0x25c> @ imm = #0x22c
700a3d00: e7ff         	b	0x700a3d02 <_tx_timer_expiration_process+0x32> @ imm = #-0x2
700a3d02: f64a 219c    	movw	r1, #0xaa9c
700a3d06: f2c7 0108    	movt	r1, #0x7008
700a3d0a: 2001         	movs	r0, #0x1
700a3d0c: 6008         	str	r0, [r1]
700a3d0e: e7ff         	b	0x700a3d10 <_tx_timer_expiration_process+0x40> @ imm = #-0x2
700a3d10: f64a 2084    	movw	r0, #0xaa84
700a3d14: f2c7 0008    	movt	r0, #0x7008
700a3d18: 6800         	ldr	r0, [r0]
700a3d1a: 6800         	ldr	r0, [r0]
700a3d1c: 900a         	str	r0, [sp, #0x28]
700a3d1e: 980a         	ldr	r0, [sp, #0x28]
700a3d20: b120         	cbz	r0, 0x700a3d2c <_tx_timer_expiration_process+0x5c> @ imm = #0x8
700a3d22: e7ff         	b	0x700a3d24 <_tx_timer_expiration_process+0x54> @ imm = #-0x2
700a3d24: 990a         	ldr	r1, [sp, #0x28]
700a3d26: a80a         	add	r0, sp, #0x28
700a3d28: 6188         	str	r0, [r1, #0x18]
700a3d2a: e7ff         	b	0x700a3d2c <_tx_timer_expiration_process+0x5c> @ imm = #-0x2
700a3d2c: f64a 2084    	movw	r0, #0xaa84
700a3d30: f2c7 0008    	movt	r0, #0x7008
700a3d34: 6802         	ldr	r2, [r0]
700a3d36: 2100         	movs	r1, #0x0
700a3d38: 6011         	str	r1, [r2]
700a3d3a: 6801         	ldr	r1, [r0]
700a3d3c: 3104         	adds	r1, #0x4
700a3d3e: 6001         	str	r1, [r0]
700a3d40: 6800         	ldr	r0, [r0]
700a3d42: f64a 2194    	movw	r1, #0xaa94
700a3d46: f2c7 0108    	movt	r1, #0x7008
700a3d4a: 6809         	ldr	r1, [r1]
700a3d4c: 4288         	cmp	r0, r1
700a3d4e: d10b         	bne	0x700a3d68 <_tx_timer_expiration_process+0x98> @ imm = #0x16
700a3d50: e7ff         	b	0x700a3d52 <_tx_timer_expiration_process+0x82> @ imm = #-0x2
700a3d52: f64a 2098    	movw	r0, #0xaa98
700a3d56: f2c7 0008    	movt	r0, #0x7008
700a3d5a: 6800         	ldr	r0, [r0]
700a3d5c: f64a 2184    	movw	r1, #0xaa84
700a3d60: f2c7 0108    	movt	r1, #0x7008
700a3d64: 6008         	str	r0, [r1]
700a3d66: e7ff         	b	0x700a3d68 <_tx_timer_expiration_process+0x98> @ imm = #-0x2
700a3d68: f64a 2188    	movw	r1, #0xaa88
700a3d6c: f2c7 0108    	movt	r1, #0x7008
700a3d70: 2000         	movs	r0, #0x0
700a3d72: 6008         	str	r0, [r1]
700a3d74: 980b         	ldr	r0, [sp, #0x2c]
700a3d76: f7ff e8ce    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xe64
700a3d7a: f7fe ef4c    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x1168
700a3d7e: 900b         	str	r0, [sp, #0x2c]
700a3d80: e7ff         	b	0x700a3d82 <_tx_timer_expiration_process+0xb2> @ imm = #-0x2
700a3d82: 980a         	ldr	r0, [sp, #0x28]
700a3d84: 2800         	cmp	r0, #0x0
700a3d86: f000 80c0    	beq.w	0x700a3f0a <_tx_timer_expiration_process+0x23a> @ imm = #0x180
700a3d8a: e7ff         	b	0x700a3d8c <_tx_timer_expiration_process+0xbc> @ imm = #-0x2
700a3d8c: 980a         	ldr	r0, [sp, #0x28]
700a3d8e: 9003         	str	r0, [sp, #0xc]
700a3d90: 980a         	ldr	r0, [sp, #0x28]
700a3d92: 6900         	ldr	r0, [r0, #0x10]
700a3d94: 9008         	str	r0, [sp, #0x20]
700a3d96: 2000         	movs	r0, #0x0
700a3d98: 9009         	str	r0, [sp, #0x24]
700a3d9a: 9803         	ldr	r0, [sp, #0xc]
700a3d9c: 9908         	ldr	r1, [sp, #0x20]
700a3d9e: 4288         	cmp	r0, r1
700a3da0: d103         	bne	0x700a3daa <_tx_timer_expiration_process+0xda> @ imm = #0x6
700a3da2: e7ff         	b	0x700a3da4 <_tx_timer_expiration_process+0xd4> @ imm = #-0x2
700a3da4: 2000         	movs	r0, #0x0
700a3da6: 900a         	str	r0, [sp, #0x28]
700a3da8: e00e         	b	0x700a3dc8 <_tx_timer_expiration_process+0xf8> @ imm = #0x1c
700a3daa: 9803         	ldr	r0, [sp, #0xc]
700a3dac: 6940         	ldr	r0, [r0, #0x14]
700a3dae: 9007         	str	r0, [sp, #0x1c]
700a3db0: 9807         	ldr	r0, [sp, #0x1c]
700a3db2: 9908         	ldr	r1, [sp, #0x20]
700a3db4: 6148         	str	r0, [r1, #0x14]
700a3db6: 9808         	ldr	r0, [sp, #0x20]
700a3db8: 9907         	ldr	r1, [sp, #0x1c]
700a3dba: 6108         	str	r0, [r1, #0x10]
700a3dbc: 9908         	ldr	r1, [sp, #0x20]
700a3dbe: a80a         	add	r0, sp, #0x28
700a3dc0: 6188         	str	r0, [r1, #0x18]
700a3dc2: 9808         	ldr	r0, [sp, #0x20]
700a3dc4: 900a         	str	r0, [sp, #0x28]
700a3dc6: e7ff         	b	0x700a3dc8 <_tx_timer_expiration_process+0xf8> @ imm = #-0x2
700a3dc8: 9803         	ldr	r0, [sp, #0xc]
700a3dca: 6800         	ldr	r0, [r0]
700a3dcc: 2821         	cmp	r0, #0x21
700a3dce: d30e         	blo	0x700a3dee <_tx_timer_expiration_process+0x11e> @ imm = #0x1c
700a3dd0: e7ff         	b	0x700a3dd2 <_tx_timer_expiration_process+0x102> @ imm = #-0x2
700a3dd2: 9903         	ldr	r1, [sp, #0xc]
700a3dd4: 6808         	ldr	r0, [r1]
700a3dd6: 3820         	subs	r0, #0x20
700a3dd8: 6008         	str	r0, [r1]
700a3dda: 2000         	movs	r0, #0x0
700a3ddc: 9002         	str	r0, [sp, #0x8]
700a3dde: 9903         	ldr	r1, [sp, #0xc]
700a3de0: a809         	add	r0, sp, #0x24
700a3de2: 6188         	str	r0, [r1, #0x18]
700a3de4: 9803         	ldr	r0, [sp, #0xc]
700a3de6: 6100         	str	r0, [r0, #0x10]
700a3de8: 9803         	ldr	r0, [sp, #0xc]
700a3dea: 9009         	str	r0, [sp, #0x24]
700a3dec: e019         	b	0x700a3e22 <_tx_timer_expiration_process+0x152> @ imm = #0x32
700a3dee: 9803         	ldr	r0, [sp, #0xc]
700a3df0: 6880         	ldr	r0, [r0, #0x8]
700a3df2: 9002         	str	r0, [sp, #0x8]
700a3df4: 9803         	ldr	r0, [sp, #0xc]
700a3df6: 68c0         	ldr	r0, [r0, #0xc]
700a3df8: 9001         	str	r0, [sp, #0x4]
700a3dfa: 9903         	ldr	r1, [sp, #0xc]
700a3dfc: 6848         	ldr	r0, [r1, #0x4]
700a3dfe: 6008         	str	r0, [r1]
700a3e00: 9803         	ldr	r0, [sp, #0xc]
700a3e02: 6800         	ldr	r0, [r0]
700a3e04: b140         	cbz	r0, 0x700a3e18 <_tx_timer_expiration_process+0x148> @ imm = #0x10
700a3e06: e7ff         	b	0x700a3e08 <_tx_timer_expiration_process+0x138> @ imm = #-0x2
700a3e08: 9903         	ldr	r1, [sp, #0xc]
700a3e0a: a809         	add	r0, sp, #0x24
700a3e0c: 6188         	str	r0, [r1, #0x18]
700a3e0e: 9803         	ldr	r0, [sp, #0xc]
700a3e10: 6100         	str	r0, [r0, #0x10]
700a3e12: 9803         	ldr	r0, [sp, #0xc]
700a3e14: 9009         	str	r0, [sp, #0x24]
700a3e16: e003         	b	0x700a3e20 <_tx_timer_expiration_process+0x150> @ imm = #0x6
700a3e18: 9903         	ldr	r1, [sp, #0xc]
700a3e1a: 2000         	movs	r0, #0x0
700a3e1c: 6188         	str	r0, [r1, #0x18]
700a3e1e: e7ff         	b	0x700a3e20 <_tx_timer_expiration_process+0x150> @ imm = #-0x2
700a3e20: e7ff         	b	0x700a3e22 <_tx_timer_expiration_process+0x152> @ imm = #-0x2
700a3e22: 9803         	ldr	r0, [sp, #0xc]
700a3e24: f64a 2190    	movw	r1, #0xaa90
700a3e28: f2c7 0108    	movt	r1, #0x7008
700a3e2c: 6008         	str	r0, [r1]
700a3e2e: 980b         	ldr	r0, [sp, #0x2c]
700a3e30: f7ff e870    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xf20
700a3e34: 9802         	ldr	r0, [sp, #0x8]
700a3e36: b120         	cbz	r0, 0x700a3e42 <_tx_timer_expiration_process+0x172> @ imm = #0x8
700a3e38: e7ff         	b	0x700a3e3a <_tx_timer_expiration_process+0x16a> @ imm = #-0x2
700a3e3a: 9902         	ldr	r1, [sp, #0x8]
700a3e3c: 9801         	ldr	r0, [sp, #0x4]
700a3e3e: 4788         	blx	r1
700a3e40: e7ff         	b	0x700a3e42 <_tx_timer_expiration_process+0x172> @ imm = #-0x2
700a3e42: f7fe eee8    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x1230
700a3e46: 900b         	str	r0, [sp, #0x2c]
700a3e48: f64a 2190    	movw	r1, #0xaa90
700a3e4c: f2c7 0108    	movt	r1, #0x7008
700a3e50: 2000         	movs	r0, #0x0
700a3e52: 6008         	str	r0, [r1]
700a3e54: 9809         	ldr	r0, [sp, #0x24]
700a3e56: 9903         	ldr	r1, [sp, #0xc]
700a3e58: 4288         	cmp	r0, r1
700a3e5a: d155         	bne	0x700a3f08 <_tx_timer_expiration_process+0x238> @ imm = #0xaa
700a3e5c: e7ff         	b	0x700a3e5e <_tx_timer_expiration_process+0x18e> @ imm = #-0x2
700a3e5e: 9803         	ldr	r0, [sp, #0xc]
700a3e60: 6800         	ldr	r0, [r0]
700a3e62: 2821         	cmp	r0, #0x21
700a3e64: d303         	blo	0x700a3e6e <_tx_timer_expiration_process+0x19e> @ imm = #0x6
700a3e66: e7ff         	b	0x700a3e68 <_tx_timer_expiration_process+0x198> @ imm = #-0x2
700a3e68: 201f         	movs	r0, #0x1f
700a3e6a: 9005         	str	r0, [sp, #0x14]
700a3e6c: e004         	b	0x700a3e78 <_tx_timer_expiration_process+0x1a8> @ imm = #0x8
700a3e6e: 9803         	ldr	r0, [sp, #0xc]
700a3e70: 6800         	ldr	r0, [r0]
700a3e72: 3801         	subs	r0, #0x1
700a3e74: 9005         	str	r0, [sp, #0x14]
700a3e76: e7ff         	b	0x700a3e78 <_tx_timer_expiration_process+0x1a8> @ imm = #-0x2
700a3e78: f64a 2084    	movw	r0, #0xaa84
700a3e7c: f2c7 0008    	movt	r0, #0x7008
700a3e80: 6800         	ldr	r0, [r0]
700a3e82: 9905         	ldr	r1, [sp, #0x14]
700a3e84: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a3e88: 9006         	str	r0, [sp, #0x18]
700a3e8a: 9806         	ldr	r0, [sp, #0x18]
700a3e8c: f64a 2194    	movw	r1, #0xaa94
700a3e90: f2c7 0108    	movt	r1, #0x7008
700a3e94: 6809         	ldr	r1, [r1]
700a3e96: 4288         	cmp	r0, r1
700a3e98: d313         	blo	0x700a3ec2 <_tx_timer_expiration_process+0x1f2> @ imm = #0x26
700a3e9a: e7ff         	b	0x700a3e9c <_tx_timer_expiration_process+0x1cc> @ imm = #-0x2
700a3e9c: 9806         	ldr	r0, [sp, #0x18]
700a3e9e: f64a 2194    	movw	r1, #0xaa94
700a3ea2: f2c7 0108    	movt	r1, #0x7008
700a3ea6: 6809         	ldr	r1, [r1]
700a3ea8: 1a40         	subs	r0, r0, r1
700a3eaa: 1080         	asrs	r0, r0, #0x2
700a3eac: 9004         	str	r0, [sp, #0x10]
700a3eae: f64a 2098    	movw	r0, #0xaa98
700a3eb2: f2c7 0008    	movt	r0, #0x7008
700a3eb6: 6800         	ldr	r0, [r0]
700a3eb8: 9904         	ldr	r1, [sp, #0x10]
700a3eba: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a3ebe: 9006         	str	r0, [sp, #0x18]
700a3ec0: e7ff         	b	0x700a3ec2 <_tx_timer_expiration_process+0x1f2> @ imm = #-0x2
700a3ec2: 9806         	ldr	r0, [sp, #0x18]
700a3ec4: 6800         	ldr	r0, [r0]
700a3ec6: b940         	cbnz	r0, 0x700a3eda <_tx_timer_expiration_process+0x20a> @ imm = #0x10
700a3ec8: e7ff         	b	0x700a3eca <_tx_timer_expiration_process+0x1fa> @ imm = #-0x2
700a3eca: 9803         	ldr	r0, [sp, #0xc]
700a3ecc: 6100         	str	r0, [r0, #0x10]
700a3ece: 9803         	ldr	r0, [sp, #0xc]
700a3ed0: 6140         	str	r0, [r0, #0x14]
700a3ed2: 9803         	ldr	r0, [sp, #0xc]
700a3ed4: 9906         	ldr	r1, [sp, #0x18]
700a3ed6: 6008         	str	r0, [r1]
700a3ed8: e012         	b	0x700a3f00 <_tx_timer_expiration_process+0x230> @ imm = #0x24
700a3eda: 9806         	ldr	r0, [sp, #0x18]
700a3edc: 6800         	ldr	r0, [r0]
700a3ede: 9008         	str	r0, [sp, #0x20]
700a3ee0: 9808         	ldr	r0, [sp, #0x20]
700a3ee2: 6940         	ldr	r0, [r0, #0x14]
700a3ee4: 9007         	str	r0, [sp, #0x1c]
700a3ee6: 9803         	ldr	r0, [sp, #0xc]
700a3ee8: 9907         	ldr	r1, [sp, #0x1c]
700a3eea: 6108         	str	r0, [r1, #0x10]
700a3eec: 9803         	ldr	r0, [sp, #0xc]
700a3eee: 9908         	ldr	r1, [sp, #0x20]
700a3ef0: 6148         	str	r0, [r1, #0x14]
700a3ef2: 9808         	ldr	r0, [sp, #0x20]
700a3ef4: 9903         	ldr	r1, [sp, #0xc]
700a3ef6: 6108         	str	r0, [r1, #0x10]
700a3ef8: 9807         	ldr	r0, [sp, #0x1c]
700a3efa: 9903         	ldr	r1, [sp, #0xc]
700a3efc: 6148         	str	r0, [r1, #0x14]
700a3efe: e7ff         	b	0x700a3f00 <_tx_timer_expiration_process+0x230> @ imm = #-0x2
700a3f00: 9806         	ldr	r0, [sp, #0x18]
700a3f02: 9903         	ldr	r1, [sp, #0xc]
700a3f04: 6188         	str	r0, [r1, #0x18]
700a3f06: e7ff         	b	0x700a3f08 <_tx_timer_expiration_process+0x238> @ imm = #-0x2
700a3f08: e73b         	b	0x700a3d82 <_tx_timer_expiration_process+0xb2> @ imm = #-0x18a
700a3f0a: e7ff         	b	0x700a3f0c <_tx_timer_expiration_process+0x23c> @ imm = #-0x2
700a3f0c: f64a 2088    	movw	r0, #0xaa88
700a3f10: f2c7 0008    	movt	r0, #0x7008
700a3f14: 6800         	ldr	r0, [r0]
700a3f16: 2800         	cmp	r0, #0x0
700a3f18: f47f aefa    	bne.w	0x700a3d10 <_tx_timer_expiration_process+0x40> @ imm = #-0x20c
700a3f1c: e7ff         	b	0x700a3f1e <_tx_timer_expiration_process+0x24e> @ imm = #-0x2
700a3f1e: f64a 219c    	movw	r1, #0xaa9c
700a3f22: f2c7 0108    	movt	r1, #0x7008
700a3f26: 2000         	movs	r0, #0x0
700a3f28: 6008         	str	r0, [r1]
700a3f2a: e7ff         	b	0x700a3f2c <_tx_timer_expiration_process+0x25c> @ imm = #-0x2
700a3f2c: e7ff         	b	0x700a3f2e <_tx_timer_expiration_process+0x25e> @ imm = #-0x2
700a3f2e: 980b         	ldr	r0, [sp, #0x2c]
700a3f30: f7fe eff0    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x1020
700a3f34: b00c         	add	sp, #0x30
700a3f36: bd80         	pop	{r7, pc}
		...

700a3f40 <Udma_chConfigRx>:
700a3f40: b580         	push	{r7, lr}
700a3f42: b09c         	sub	sp, #0x70
700a3f44: 901b         	str	r0, [sp, #0x6c]
700a3f46: 911a         	str	r1, [sp, #0x68]
700a3f48: 2000         	movs	r0, #0x0
700a3f4a: 9019         	str	r0, [sp, #0x64]
700a3f4c: 981b         	ldr	r0, [sp, #0x6c]
700a3f4e: 9017         	str	r0, [sp, #0x5c]
700a3f50: 9817         	ldr	r0, [sp, #0x5c]
700a3f52: b188         	cbz	r0, 0x700a3f78 <Udma_chConfigRx+0x38> @ imm = #0x22
700a3f54: e7ff         	b	0x700a3f56 <Udma_chConfigRx+0x16> @ imm = #-0x2
700a3f56: 9817         	ldr	r0, [sp, #0x5c]
700a3f58: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a3f5c: f64a 31cd    	movw	r1, #0xabcd
700a3f60: f6ca 31dc    	movt	r1, #0xabdc
700a3f64: 4288         	cmp	r0, r1
700a3f66: d107         	bne	0x700a3f78 <Udma_chConfigRx+0x38> @ imm = #0xe
700a3f68: e7ff         	b	0x700a3f6a <Udma_chConfigRx+0x2a> @ imm = #-0x2
700a3f6a: 9817         	ldr	r0, [sp, #0x5c]
700a3f6c: 6800         	ldr	r0, [r0]
700a3f6e: f000 0002    	and	r0, r0, #0x2
700a3f72: 2802         	cmp	r0, #0x2
700a3f74: d004         	beq	0x700a3f80 <Udma_chConfigRx+0x40> @ imm = #0x8
700a3f76: e7ff         	b	0x700a3f78 <Udma_chConfigRx+0x38> @ imm = #-0x2
700a3f78: f06f 0001    	mvn	r0, #0x1
700a3f7c: 9019         	str	r0, [sp, #0x64]
700a3f7e: e7ff         	b	0x700a3f80 <Udma_chConfigRx+0x40> @ imm = #-0x2
700a3f80: 9819         	ldr	r0, [sp, #0x64]
700a3f82: b9a8         	cbnz	r0, 0x700a3fb0 <Udma_chConfigRx+0x70> @ imm = #0x2a
700a3f84: e7ff         	b	0x700a3f86 <Udma_chConfigRx+0x46> @ imm = #-0x2
700a3f86: 9817         	ldr	r0, [sp, #0x5c]
700a3f88: 6e80         	ldr	r0, [r0, #0x68]
700a3f8a: 9018         	str	r0, [sp, #0x60]
700a3f8c: 9818         	ldr	r0, [sp, #0x60]
700a3f8e: b150         	cbz	r0, 0x700a3fa6 <Udma_chConfigRx+0x66> @ imm = #0x14
700a3f90: e7ff         	b	0x700a3f92 <Udma_chConfigRx+0x52> @ imm = #-0x2
700a3f92: 9818         	ldr	r0, [sp, #0x60]
700a3f94: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a3f98: f64a 31cd    	movw	r1, #0xabcd
700a3f9c: f6ca 31dc    	movt	r1, #0xabdc
700a3fa0: 4288         	cmp	r0, r1
700a3fa2: d004         	beq	0x700a3fae <Udma_chConfigRx+0x6e> @ imm = #0x8
700a3fa4: e7ff         	b	0x700a3fa6 <Udma_chConfigRx+0x66> @ imm = #-0x2
700a3fa6: f04f 30ff    	mov.w	r0, #0xffffffff
700a3faa: 9019         	str	r0, [sp, #0x64]
700a3fac: e7ff         	b	0x700a3fae <Udma_chConfigRx+0x6e> @ imm = #-0x2
700a3fae: e7ff         	b	0x700a3fb0 <Udma_chConfigRx+0x70> @ imm = #-0x2
700a3fb0: 9819         	ldr	r0, [sp, #0x64]
700a3fb2: 2800         	cmp	r0, #0x0
700a3fb4: f040 80f4    	bne.w	0x700a41a0 <Udma_chConfigRx+0x260> @ imm = #0x1e8
700a3fb8: e7ff         	b	0x700a3fba <Udma_chConfigRx+0x7a> @ imm = #-0x2
700a3fba: 9818         	ldr	r0, [sp, #0x60]
700a3fbc: 6800         	ldr	r0, [r0]
700a3fbe: 2801         	cmp	r0, #0x1
700a3fc0: d107         	bne	0x700a3fd2 <Udma_chConfigRx+0x92> @ imm = #0xe
700a3fc2: e7ff         	b	0x700a3fc4 <Udma_chConfigRx+0x84> @ imm = #-0x2
700a3fc4: 9817         	ldr	r0, [sp, #0x5c]
700a3fc6: 7800         	ldrb	r0, [r0]
700a3fc8: 0740         	lsls	r0, r0, #0x1d
700a3fca: 2800         	cmp	r0, #0x0
700a3fcc: d501         	bpl	0x700a3fd2 <Udma_chConfigRx+0x92> @ imm = #0x2
700a3fce: e7ff         	b	0x700a3fd0 <Udma_chConfigRx+0x90> @ imm = #-0x2
700a3fd0: e0e5         	b	0x700a419e <Udma_chConfigRx+0x25e> @ imm = #0x1ca
700a3fd2: f645 70ff    	movw	r0, #0x5fff
700a3fd6: f8cd 0042    	str.w	r0, [sp, #0x42]
700a3fda: 9818         	ldr	r0, [sp, #0x60]
700a3fdc: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a3fe0: f8ad 0046    	strh.w	r0, [sp, #0x46]
700a3fe4: 9817         	ldr	r0, [sp, #0x5c]
700a3fe6: 6f00         	ldr	r0, [r0, #0x70]
700a3fe8: f8ad 0048    	strh.w	r0, [sp, #0x48]
700a3fec: 981a         	ldr	r0, [sp, #0x68]
700a3fee: 7800         	ldrb	r0, [r0]
700a3ff0: f88d 0056    	strb.w	r0, [sp, #0x56]
700a3ff4: 981a         	ldr	r0, [sp, #0x68]
700a3ff6: 7840         	ldrb	r0, [r0, #0x1]
700a3ff8: f88d 0057    	strb.w	r0, [sp, #0x57]
700a3ffc: 981a         	ldr	r0, [sp, #0x68]
700a3ffe: 7880         	ldrb	r0, [r0, #0x2]
700a4000: f88d 0058    	strb.w	r0, [sp, #0x58]
700a4004: 981a         	ldr	r0, [sp, #0x68]
700a4006: 8880         	ldrh	r0, [r0, #0x4]
700a4008: f8ad 004a    	strh.w	r0, [sp, #0x4a]
700a400c: 981a         	ldr	r0, [sp, #0x68]
700a400e: 7980         	ldrb	r0, [r0, #0x6]
700a4010: f88d 004e    	strb.w	r0, [sp, #0x4e]
700a4014: 981a         	ldr	r0, [sp, #0x68]
700a4016: 79c0         	ldrb	r0, [r0, #0x7]
700a4018: f88d 004f    	strb.w	r0, [sp, #0x4f]
700a401c: 981a         	ldr	r0, [sp, #0x68]
700a401e: 7a00         	ldrb	r0, [r0, #0x8]
700a4020: f88d 0050    	strb.w	r0, [sp, #0x50]
700a4024: 981a         	ldr	r0, [sp, #0x68]
700a4026: 7a40         	ldrb	r0, [r0, #0x9]
700a4028: f88d 0051    	strb.w	r0, [sp, #0x51]
700a402c: 981a         	ldr	r0, [sp, #0x68]
700a402e: 8940         	ldrh	r0, [r0, #0xa]
700a4030: f8ad 0052    	strh.w	r0, [sp, #0x52]
700a4034: 981a         	ldr	r0, [sp, #0x68]
700a4036: 8980         	ldrh	r0, [r0, #0xc]
700a4038: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a403c: 981a         	ldr	r0, [sp, #0x68]
700a403e: 7c80         	ldrb	r0, [r0, #0x12]
700a4040: f88d 0059    	strb.w	r0, [sp, #0x59]
700a4044: 981a         	ldr	r0, [sp, #0x68]
700a4046: 7cc0         	ldrb	r0, [r0, #0x13]
700a4048: f88d 005a    	strb.w	r0, [sp, #0x5a]
700a404c: 981a         	ldr	r0, [sp, #0x68]
700a404e: 7e00         	ldrb	r0, [r0, #0x18]
700a4050: f88d 005b    	strb.w	r0, [sp, #0x5b]
700a4054: 9817         	ldr	r0, [sp, #0x5c]
700a4056: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a405a: b138         	cbz	r0, 0x700a406c <Udma_chConfigRx+0x12c> @ imm = #0xe
700a405c: e7ff         	b	0x700a405e <Udma_chConfigRx+0x11e> @ imm = #-0x2
700a405e: 9817         	ldr	r0, [sp, #0x5c]
700a4060: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a4064: 8880         	ldrh	r0, [r0, #0x4]
700a4066: f8ad 004c    	strh.w	r0, [sp, #0x4c]
700a406a: e004         	b	0x700a4076 <Udma_chConfigRx+0x136> @ imm = #0x8
700a406c: f64f 70ff    	movw	r0, #0xffff
700a4070: f8ad 004c    	strh.w	r0, [sp, #0x4c]
700a4074: e7ff         	b	0x700a4076 <Udma_chConfigRx+0x136> @ imm = #-0x2
700a4076: f10d 003a    	add.w	r0, sp, #0x3a
700a407a: f10d 0132    	add.w	r1, sp, #0x32
700a407e: f04f 32ff    	mov.w	r2, #0xffffffff
700a4082: f00e fbb5    	bl	0x700b27f0 <Sciclient_rmUdmapRxChCfg> @ imm = #0xe76a
700a4086: 9019         	str	r0, [sp, #0x64]
700a4088: 9819         	ldr	r0, [sp, #0x64]
700a408a: b108         	cbz	r0, 0x700a4090 <Udma_chConfigRx+0x150> @ imm = #0x2
700a408c: e7ff         	b	0x700a408e <Udma_chConfigRx+0x14e> @ imm = #-0x2
700a408e: e7ff         	b	0x700a4090 <Udma_chConfigRx+0x150> @ imm = #-0x2
700a4090: 9817         	ldr	r0, [sp, #0x5c]
700a4092: 6800         	ldr	r0, [r0]
700a4094: f000 0008    	and	r0, r0, #0x8
700a4098: 2808         	cmp	r0, #0x8
700a409a: d006         	beq	0x700a40aa <Udma_chConfigRx+0x16a> @ imm = #0xc
700a409c: e7ff         	b	0x700a409e <Udma_chConfigRx+0x15e> @ imm = #-0x2
700a409e: 9817         	ldr	r0, [sp, #0x5c]
700a40a0: 7800         	ldrb	r0, [r0]
700a40a2: 06c0         	lsls	r0, r0, #0x1b
700a40a4: 2800         	cmp	r0, #0x0
700a40a6: d569         	bpl	0x700a417c <Udma_chConfigRx+0x23c> @ imm = #0xd2
700a40a8: e7ff         	b	0x700a40aa <Udma_chConfigRx+0x16a> @ imm = #-0x2
700a40aa: 981a         	ldr	r0, [sp, #0x68]
700a40ac: 6940         	ldr	r0, [r0, #0x14]
700a40ae: 2801         	cmp	r0, #0x1
700a40b0: d164         	bne	0x700a417c <Udma_chConfigRx+0x23c> @ imm = #0xc8
700a40b2: e7ff         	b	0x700a40b4 <Udma_chConfigRx+0x174> @ imm = #-0x2
700a40b4: 9817         	ldr	r0, [sp, #0x5c]
700a40b6: 6801         	ldr	r1, [r0]
700a40b8: a801         	add	r0, sp, #0x4
700a40ba: f00b fb11    	bl	0x700af6e0 <UdmaFlowPrms_init> @ imm = #0xb622
700a40be: 981a         	ldr	r0, [sp, #0x68]
700a40c0: 7bc0         	ldrb	r0, [r0, #0xf]
700a40c2: f88d 0009    	strb.w	r0, [sp, #0x9]
700a40c6: 981a         	ldr	r0, [sp, #0x68]
700a40c8: 7b80         	ldrb	r0, [r0, #0xe]
700a40ca: f88d 0008    	strb.w	r0, [sp, #0x8]
700a40ce: 981a         	ldr	r0, [sp, #0x68]
700a40d0: 7c00         	ldrb	r0, [r0, #0x10]
700a40d2: f88d 000a    	strb.w	r0, [sp, #0xa]
700a40d6: 981a         	ldr	r0, [sp, #0x68]
700a40d8: 7c40         	ldrb	r0, [r0, #0x11]
700a40da: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a40de: 9817         	ldr	r0, [sp, #0x5c]
700a40e0: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a40e4: b928         	cbnz	r0, 0x700a40f2 <Udma_chConfigRx+0x1b2> @ imm = #0xa
700a40e6: e7ff         	b	0x700a40e8 <Udma_chConfigRx+0x1a8> @ imm = #-0x2
700a40e8: f64f 70ff    	movw	r0, #0xffff
700a40ec: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a40f0: e006         	b	0x700a4100 <Udma_chConfigRx+0x1c0> @ imm = #0xc
700a40f2: 9817         	ldr	r0, [sp, #0x5c]
700a40f4: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a40f8: 8880         	ldrh	r0, [r0, #0x4]
700a40fa: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a40fe: e7ff         	b	0x700a4100 <Udma_chConfigRx+0x1c0> @ imm = #-0x2
700a4100: 9817         	ldr	r0, [sp, #0x5c]
700a4102: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a4106: b928         	cbnz	r0, 0x700a4114 <Udma_chConfigRx+0x1d4> @ imm = #0xa
700a4108: e7ff         	b	0x700a410a <Udma_chConfigRx+0x1ca> @ imm = #-0x2
700a410a: f64f 70ff    	movw	r0, #0xffff
700a410e: f8ad 0000    	strh.w	r0, [sp]
700a4112: e006         	b	0x700a4122 <Udma_chConfigRx+0x1e2> @ imm = #0xc
700a4114: 9817         	ldr	r0, [sp, #0x5c]
700a4116: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a411a: 8880         	ldrh	r0, [r0, #0x4]
700a411c: f8ad 0000    	strh.w	r0, [sp]
700a4120: e7ff         	b	0x700a4122 <Udma_chConfigRx+0x1e2> @ imm = #-0x2
700a4122: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700a4126: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a412a: f8bd 0000    	ldrh.w	r0, [sp]
700a412e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a4132: f8bd 0000    	ldrh.w	r0, [sp]
700a4136: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a413a: f8bd 0000    	ldrh.w	r0, [sp]
700a413e: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a4142: f8bd 0000    	ldrh.w	r0, [sp]
700a4146: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a414a: f8bd 0000    	ldrh.w	r0, [sp]
700a414e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a4152: f8bd 0000    	ldrh.w	r0, [sp]
700a4156: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a415a: f8bd 0000    	ldrh.w	r0, [sp]
700a415e: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a4162: 9817         	ldr	r0, [sp, #0x5c]
700a4164: f8d0 01c8    	ldr.w	r0, [r0, #0x1c8]
700a4168: 2100         	movs	r1, #0x0
700a416a: aa01         	add	r2, sp, #0x4
700a416c: f001 fe10    	bl	0x700a5d90 <Udma_flowConfig> @ imm = #0x1c20
700a4170: 9019         	str	r0, [sp, #0x64]
700a4172: 9819         	ldr	r0, [sp, #0x64]
700a4174: b108         	cbz	r0, 0x700a417a <Udma_chConfigRx+0x23a> @ imm = #0x2
700a4176: e7ff         	b	0x700a4178 <Udma_chConfigRx+0x238> @ imm = #-0x2
700a4178: e7ff         	b	0x700a417a <Udma_chConfigRx+0x23a> @ imm = #-0x2
700a417a: e7ff         	b	0x700a417c <Udma_chConfigRx+0x23c> @ imm = #-0x2
700a417c: 9819         	ldr	r0, [sp, #0x64]
700a417e: b968         	cbnz	r0, 0x700a419c <Udma_chConfigRx+0x25c> @ imm = #0x1a
700a4180: e7ff         	b	0x700a4182 <Udma_chConfigRx+0x242> @ imm = #-0x2
700a4182: 9817         	ldr	r0, [sp, #0x5c]
700a4184: f500 70fc    	add.w	r0, r0, #0x1f8
700a4188: 991a         	ldr	r1, [sp, #0x68]
700a418a: e8b1 100c    	ldm.w	r1!, {r2, r3, r12}
700a418e: e8a0 100c    	stm.w	r0!, {r2, r3, r12}
700a4192: e891 500c    	ldm.w	r1, {r2, r3, r12, lr}
700a4196: e880 500c    	stm.w	r0, {r2, r3, r12, lr}
700a419a: e7ff         	b	0x700a419c <Udma_chConfigRx+0x25c> @ imm = #-0x2
700a419c: e7ff         	b	0x700a419e <Udma_chConfigRx+0x25e> @ imm = #-0x2
700a419e: e7ff         	b	0x700a41a0 <Udma_chConfigRx+0x260> @ imm = #-0x2
700a41a0: 9819         	ldr	r0, [sp, #0x64]
700a41a2: b01c         	add	sp, #0x70
700a41a4: bd80         	pop	{r7, pc}
		...
700a41ae: 0000         	movs	r0, r0

700a41b0 <Sciclient_rmIrqFindRoute>:
700a41b0: b580         	push	{r7, lr}
700a41b2: b08a         	sub	sp, #0x28
700a41b4: 9009         	str	r0, [sp, #0x24]
700a41b6: 2000         	movs	r0, #0x0
700a41b8: 9008         	str	r0, [sp, #0x20]
700a41ba: 9809         	ldr	r0, [sp, #0x24]
700a41bc: 88c0         	ldrh	r0, [r0, #0x6]
700a41be: f010 f887    	bl	0x700b42d0 <Sciclient_rmIrIsIr> @ imm = #0x1010e
700a41c2: b930         	cbnz	r0, 0x700a41d2 <Sciclient_rmIrqFindRoute+0x22> @ imm = #0xc
700a41c4: e7ff         	b	0x700a41c6 <Sciclient_rmIrqFindRoute+0x16> @ imm = #-0x2
700a41c6: 9809         	ldr	r0, [sp, #0x24]
700a41c8: 8940         	ldrh	r0, [r0, #0xa]
700a41ca: f010 f881    	bl	0x700b42d0 <Sciclient_rmIrIsIr> @ imm = #0x10102
700a41ce: b120         	cbz	r0, 0x700a41da <Sciclient_rmIrqFindRoute+0x2a> @ imm = #0x8
700a41d0: e7ff         	b	0x700a41d2 <Sciclient_rmIrqFindRoute+0x22> @ imm = #-0x2
700a41d2: f06f 0001    	mvn	r0, #0x1
700a41d6: 9008         	str	r0, [sp, #0x20]
700a41d8: e7ff         	b	0x700a41da <Sciclient_rmIrqFindRoute+0x2a> @ imm = #-0x2
700a41da: 9808         	ldr	r0, [sp, #0x20]
700a41dc: bb20         	cbnz	r0, 0x700a4228 <Sciclient_rmIrqFindRoute+0x78> @ imm = #0x48
700a41de: e7ff         	b	0x700a41e0 <Sciclient_rmIrqFindRoute+0x30> @ imm = #-0x2
700a41e0: 9809         	ldr	r0, [sp, #0x24]
700a41e2: 8a00         	ldrh	r0, [r0, #0x10]
700a41e4: 28ff         	cmp	r0, #0xff
700a41e6: d015         	beq	0x700a4214 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0x2a
700a41e8: e7ff         	b	0x700a41ea <Sciclient_rmIrqFindRoute+0x3a> @ imm = #-0x2
700a41ea: 9809         	ldr	r0, [sp, #0x24]
700a41ec: 6800         	ldr	r0, [r0]
700a41ee: 2104         	movs	r1, #0x4
700a41f0: f010 f976    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x102ec
700a41f4: b170         	cbz	r0, 0x700a4214 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0x1c
700a41f6: e7ff         	b	0x700a41f8 <Sciclient_rmIrqFindRoute+0x48> @ imm = #-0x2
700a41f8: 9809         	ldr	r0, [sp, #0x24]
700a41fa: 6800         	ldr	r0, [r0]
700a41fc: 2108         	movs	r1, #0x8
700a41fe: f010 f96f    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x102de
700a4202: b138         	cbz	r0, 0x700a4214 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0xe
700a4204: e7ff         	b	0x700a4206 <Sciclient_rmIrqFindRoute+0x56> @ imm = #-0x2
700a4206: 9809         	ldr	r0, [sp, #0x24]
700a4208: 8a00         	ldrh	r0, [r0, #0x10]
700a420a: a905         	add	r1, sp, #0x14
700a420c: f008 f970    	bl	0x700ac4f0 <Sciclient_rmIrqGetNode> @ imm = #0x82e0
700a4210: 9008         	str	r0, [sp, #0x20]
700a4212: e006         	b	0x700a4222 <Sciclient_rmIrqFindRoute+0x72> @ imm = #0xc
700a4214: 9809         	ldr	r0, [sp, #0x24]
700a4216: 88c0         	ldrh	r0, [r0, #0x6]
700a4218: a905         	add	r1, sp, #0x14
700a421a: f008 f969    	bl	0x700ac4f0 <Sciclient_rmIrqGetNode> @ imm = #0x82d2
700a421e: 9008         	str	r0, [sp, #0x20]
700a4220: e7ff         	b	0x700a4222 <Sciclient_rmIrqFindRoute+0x72> @ imm = #-0x2
700a4222: 9805         	ldr	r0, [sp, #0x14]
700a4224: 9004         	str	r0, [sp, #0x10]
700a4226: e7ff         	b	0x700a4228 <Sciclient_rmIrqFindRoute+0x78> @ imm = #-0x2
700a4228: 9808         	ldr	r0, [sp, #0x20]
700a422a: b968         	cbnz	r0, 0x700a4248 <Sciclient_rmIrqFindRoute+0x98> @ imm = #0x1a
700a422c: e7ff         	b	0x700a422e <Sciclient_rmIrqFindRoute+0x7e> @ imm = #-0x2
700a422e: 2001         	movs	r0, #0x1
700a4230: 9002         	str	r0, [sp, #0x8]
700a4232: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a4236: f010 fcb3    	bl	0x700b4ba0 <Sciclient_rmPsInit> @ imm = #0x10966
700a423a: 9802         	ldr	r0, [sp, #0x8]
700a423c: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a4240: 2000         	movs	r0, #0x0
700a4242: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a4246: e003         	b	0x700a4250 <Sciclient_rmIrqFindRoute+0xa0> @ imm = #0x6
700a4248: 2000         	movs	r0, #0x0
700a424a: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a424e: e7ff         	b	0x700a4250 <Sciclient_rmIrqFindRoute+0xa0> @ imm = #-0x2
700a4250: e7ff         	b	0x700a4252 <Sciclient_rmIrqFindRoute+0xa2> @ imm = #-0x2
700a4252: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a4256: 07c0         	lsls	r0, r0, #0x1f
700a4258: 2800         	cmp	r0, #0x0
700a425a: f000 80ca    	beq.w	0x700a43f2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x194
700a425e: e7ff         	b	0x700a4260 <Sciclient_rmIrqFindRoute+0xb0> @ imm = #-0x2
700a4260: 2000         	movs	r0, #0x0
700a4262: f88d 0019    	strb.w	r0, [sp, #0x19]
700a4266: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a426a: 9905         	ldr	r1, [sp, #0x14]
700a426c: 8849         	ldrh	r1, [r1, #0x2]
700a426e: 4288         	cmp	r0, r1
700a4270: f280 8087    	bge.w	0x700a4382 <Sciclient_rmIrqFindRoute+0x1d2> @ imm = #0x10e
700a4274: e7ff         	b	0x700a4276 <Sciclient_rmIrqFindRoute+0xc6> @ imm = #-0x2
700a4276: 9805         	ldr	r0, [sp, #0x14]
700a4278: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a427c: aa03         	add	r2, sp, #0xc
700a427e: f00f f9cf    	bl	0x700b3620 <Sciclient_rmIrqGetNodeItf> @ imm = #0xf39e
700a4282: 9008         	str	r0, [sp, #0x20]
700a4284: 9808         	ldr	r0, [sp, #0x20]
700a4286: b108         	cbz	r0, 0x700a428c <Sciclient_rmIrqFindRoute+0xdc> @ imm = #0x2
700a4288: e7ff         	b	0x700a428a <Sciclient_rmIrqFindRoute+0xda> @ imm = #-0x2
700a428a: e0b2         	b	0x700a43f2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x164
700a428c: 9805         	ldr	r0, [sp, #0x14]
700a428e: 8800         	ldrh	r0, [r0]
700a4290: f010 f806    	bl	0x700b42a0 <Sciclient_rmIaIsIa> @ imm = #0x1000c
700a4294: b9d0         	cbnz	r0, 0x700a42cc <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0x34
700a4296: e7ff         	b	0x700a4298 <Sciclient_rmIrqFindRoute+0xe8> @ imm = #-0x2
700a4298: f010 f93a    	bl	0x700b4510 <Sciclient_rmPsIsEmpty> @ imm = #0x10274
700a429c: b1b0         	cbz	r0, 0x700a42cc <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0x2c
700a429e: e7ff         	b	0x700a42a0 <Sciclient_rmIrqFindRoute+0xf0> @ imm = #-0x2
700a42a0: 9809         	ldr	r0, [sp, #0x24]
700a42a2: 8900         	ldrh	r0, [r0, #0x8]
700a42a4: 9903         	ldr	r1, [sp, #0xc]
700a42a6: 8809         	ldrh	r1, [r1]
700a42a8: 4288         	cmp	r0, r1
700a42aa: db09         	blt	0x700a42c0 <Sciclient_rmIrqFindRoute+0x110> @ imm = #0x12
700a42ac: e7ff         	b	0x700a42ae <Sciclient_rmIrqFindRoute+0xfe> @ imm = #-0x2
700a42ae: 9809         	ldr	r0, [sp, #0x24]
700a42b0: 8900         	ldrh	r0, [r0, #0x8]
700a42b2: 9a03         	ldr	r2, [sp, #0xc]
700a42b4: 8811         	ldrh	r1, [r2]
700a42b6: 8892         	ldrh	r2, [r2, #0x4]
700a42b8: 4411         	add	r1, r2
700a42ba: 4288         	cmp	r0, r1
700a42bc: db06         	blt	0x700a42cc <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0xc
700a42be: e7ff         	b	0x700a42c0 <Sciclient_rmIrqFindRoute+0x110> @ imm = #-0x2
700a42c0: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a42c4: 3001         	adds	r0, #0x1
700a42c6: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a42ca: e059         	b	0x700a4380 <Sciclient_rmIrqFindRoute+0x1d0> @ imm = #0xb2
700a42cc: f010 fff0    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0x10fe0
700a42d0: f8bd 101c    	ldrh.w	r1, [sp, #0x1c]
700a42d4: 4288         	cmp	r0, r1
700a42d6: da1e         	bge	0x700a4316 <Sciclient_rmIrqFindRoute+0x166> @ imm = #0x3c
700a42d8: e7ff         	b	0x700a42da <Sciclient_rmIrqFindRoute+0x12a> @ imm = #-0x2
700a42da: 9805         	ldr	r0, [sp, #0x14]
700a42dc: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a42e0: f00e f816    	bl	0x700b2310 <Sciclient_rmPsPush> @ imm = #0xe02c
700a42e4: 9008         	str	r0, [sp, #0x20]
700a42e6: 9808         	ldr	r0, [sp, #0x20]
700a42e8: b108         	cbz	r0, 0x700a42ee <Sciclient_rmIrqFindRoute+0x13e> @ imm = #0x2
700a42ea: e7ff         	b	0x700a42ec <Sciclient_rmIrqFindRoute+0x13c> @ imm = #-0x2
700a42ec: e081         	b	0x700a43f2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x102
700a42ee: 9803         	ldr	r0, [sp, #0xc]
700a42f0: 88c0         	ldrh	r0, [r0, #0x6]
700a42f2: a905         	add	r1, sp, #0x14
700a42f4: f008 f8fc    	bl	0x700ac4f0 <Sciclient_rmIrqGetNode> @ imm = #0x81f8
700a42f8: 9008         	str	r0, [sp, #0x20]
700a42fa: 9805         	ldr	r0, [sp, #0x14]
700a42fc: b930         	cbnz	r0, 0x700a430c <Sciclient_rmIrqFindRoute+0x15c> @ imm = #0xc
700a42fe: e7ff         	b	0x700a4300 <Sciclient_rmIrqFindRoute+0x150> @ imm = #-0x2
700a4300: 2001         	movs	r0, #0x1
700a4302: f88d 0019    	strb.w	r0, [sp, #0x19]
700a4306: 2000         	movs	r0, #0x0
700a4308: 9008         	str	r0, [sp, #0x20]
700a430a: e003         	b	0x700a4314 <Sciclient_rmIrqFindRoute+0x164> @ imm = #0x6
700a430c: 2000         	movs	r0, #0x0
700a430e: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a4312: e7ff         	b	0x700a4314 <Sciclient_rmIrqFindRoute+0x164> @ imm = #-0x2
700a4314: e033         	b	0x700a437e <Sciclient_rmIrqFindRoute+0x1ce> @ imm = #0x66
700a4316: 9803         	ldr	r0, [sp, #0xc]
700a4318: 88c0         	ldrh	r0, [r0, #0x6]
700a431a: 9909         	ldr	r1, [sp, #0x24]
700a431c: 8949         	ldrh	r1, [r1, #0xa]
700a431e: 4288         	cmp	r0, r1
700a4320: d127         	bne	0x700a4372 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x4e
700a4322: e7ff         	b	0x700a4324 <Sciclient_rmIrqFindRoute+0x174> @ imm = #-0x2
700a4324: 9809         	ldr	r0, [sp, #0x24]
700a4326: 8980         	ldrh	r0, [r0, #0xc]
700a4328: 9903         	ldr	r1, [sp, #0xc]
700a432a: 8849         	ldrh	r1, [r1, #0x2]
700a432c: 4288         	cmp	r0, r1
700a432e: db20         	blt	0x700a4372 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x40
700a4330: e7ff         	b	0x700a4332 <Sciclient_rmIrqFindRoute+0x182> @ imm = #-0x2
700a4332: 9809         	ldr	r0, [sp, #0x24]
700a4334: 8980         	ldrh	r0, [r0, #0xc]
700a4336: 9a03         	ldr	r2, [sp, #0xc]
700a4338: 8851         	ldrh	r1, [r2, #0x2]
700a433a: 8892         	ldrh	r2, [r2, #0x4]
700a433c: 4411         	add	r1, r2
700a433e: 4288         	cmp	r0, r1
700a4340: da17         	bge	0x700a4372 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x2e
700a4342: e7ff         	b	0x700a4344 <Sciclient_rmIrqFindRoute+0x194> @ imm = #-0x2
700a4344: 9805         	ldr	r0, [sp, #0x14]
700a4346: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a434a: f00d ffe1    	bl	0x700b2310 <Sciclient_rmPsPush> @ imm = #0xdfc2
700a434e: 9008         	str	r0, [sp, #0x20]
700a4350: 9808         	ldr	r0, [sp, #0x20]
700a4352: b108         	cbz	r0, 0x700a4358 <Sciclient_rmIrqFindRoute+0x1a8> @ imm = #0x2
700a4354: e7ff         	b	0x700a4356 <Sciclient_rmIrqFindRoute+0x1a6> @ imm = #-0x2
700a4356: e04c         	b	0x700a43f2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x98
700a4358: 9809         	ldr	r0, [sp, #0x24]
700a435a: f7fb ffe1    	bl	0x700a0320 <Sciclient_rmIrqRouteValidate> @ imm = #-0x403e
700a435e: b108         	cbz	r0, 0x700a4364 <Sciclient_rmIrqFindRoute+0x1b4> @ imm = #0x2
700a4360: e7ff         	b	0x700a4362 <Sciclient_rmIrqFindRoute+0x1b2> @ imm = #-0x2
700a4362: e046         	b	0x700a43f2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x8c
700a4364: a805         	add	r0, sp, #0x14
700a4366: f10d 011a    	add.w	r1, sp, #0x1a
700a436a: f00b fb99    	bl	0x700afaa0 <Sciclient_rmPsPop> @ imm = #0xb732
700a436e: e7ff         	b	0x700a4370 <Sciclient_rmIrqFindRoute+0x1c0> @ imm = #-0x2
700a4370: e7ff         	b	0x700a4372 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #-0x2
700a4372: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a4376: 3001         	adds	r0, #0x1
700a4378: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a437c: e7ff         	b	0x700a437e <Sciclient_rmIrqFindRoute+0x1ce> @ imm = #-0x2
700a437e: e7ff         	b	0x700a4380 <Sciclient_rmIrqFindRoute+0x1d0> @ imm = #-0x2
700a4380: e003         	b	0x700a438a <Sciclient_rmIrqFindRoute+0x1da> @ imm = #0x6
700a4382: 2001         	movs	r0, #0x1
700a4384: f88d 0019    	strb.w	r0, [sp, #0x19]
700a4388: e7ff         	b	0x700a438a <Sciclient_rmIrqFindRoute+0x1da> @ imm = #-0x2
700a438a: f89d 0019    	ldrb.w	r0, [sp, #0x19]
700a438e: 07c0         	lsls	r0, r0, #0x1f
700a4390: b370         	cbz	r0, 0x700a43f0 <Sciclient_rmIrqFindRoute+0x240> @ imm = #0x5c
700a4392: e7ff         	b	0x700a4394 <Sciclient_rmIrqFindRoute+0x1e4> @ imm = #-0x2
700a4394: f010 f8bc    	bl	0x700b4510 <Sciclient_rmPsIsEmpty> @ imm = #0x10178
700a4398: b1c8         	cbz	r0, 0x700a43ce <Sciclient_rmIrqFindRoute+0x21e> @ imm = #0x32
700a439a: e7ff         	b	0x700a439c <Sciclient_rmIrqFindRoute+0x1ec> @ imm = #-0x2
700a439c: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a43a0: 3001         	adds	r0, #0x1
700a43a2: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a43a6: 9804         	ldr	r0, [sp, #0x10]
700a43a8: 9005         	str	r0, [sp, #0x14]
700a43aa: 2000         	movs	r0, #0x0
700a43ac: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a43b0: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a43b4: 9001         	str	r0, [sp, #0x4]
700a43b6: f010 ffd3    	bl	0x700b5360 <Sciclient_rmPsGetMaxPsp> @ imm = #0x10fa6
700a43ba: 4601         	mov	r1, r0
700a43bc: 9801         	ldr	r0, [sp, #0x4]
700a43be: 4288         	cmp	r0, r1
700a43c0: db04         	blt	0x700a43cc <Sciclient_rmIrqFindRoute+0x21c> @ imm = #0x8
700a43c2: e7ff         	b	0x700a43c4 <Sciclient_rmIrqFindRoute+0x214> @ imm = #-0x2
700a43c4: f04f 30ff    	mov.w	r0, #0xffffffff
700a43c8: 9008         	str	r0, [sp, #0x20]
700a43ca: e012         	b	0x700a43f2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x24
700a43cc: e00f         	b	0x700a43ee <Sciclient_rmIrqFindRoute+0x23e> @ imm = #0x1e
700a43ce: a805         	add	r0, sp, #0x14
700a43d0: f10d 011a    	add.w	r1, sp, #0x1a
700a43d4: f00b fb64    	bl	0x700afaa0 <Sciclient_rmPsPop> @ imm = #0xb6c8
700a43d8: 9008         	str	r0, [sp, #0x20]
700a43da: 9808         	ldr	r0, [sp, #0x20]
700a43dc: b108         	cbz	r0, 0x700a43e2 <Sciclient_rmIrqFindRoute+0x232> @ imm = #0x2
700a43de: e7ff         	b	0x700a43e0 <Sciclient_rmIrqFindRoute+0x230> @ imm = #-0x2
700a43e0: e007         	b	0x700a43f2 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0xe
700a43e2: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a43e6: 3001         	adds	r0, #0x1
700a43e8: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a43ec: e7ff         	b	0x700a43ee <Sciclient_rmIrqFindRoute+0x23e> @ imm = #-0x2
700a43ee: e7ff         	b	0x700a43f0 <Sciclient_rmIrqFindRoute+0x240> @ imm = #-0x2
700a43f0: e72f         	b	0x700a4252 <Sciclient_rmIrqFindRoute+0xa2> @ imm = #-0x1a2
700a43f2: 9808         	ldr	r0, [sp, #0x20]
700a43f4: b00a         	add	sp, #0x28
700a43f6: bd80         	pop	{r7, pc}
		...

700a4400 <UART_fifoConfig>:
700a4400: b580         	push	{r7, lr}
700a4402: b092         	sub	sp, #0x48
700a4404: 9011         	str	r0, [sp, #0x44]
700a4406: 9110         	str	r1, [sp, #0x40]
700a4408: 2000         	movs	r0, #0x0
700a440a: 900c         	str	r0, [sp, #0x30]
700a440c: 9810         	ldr	r0, [sp, #0x40]
700a440e: f3c0 6083    	ubfx	r0, r0, #0x1a, #0x4
700a4412: 900b         	str	r0, [sp, #0x2c]
700a4414: 9810         	ldr	r0, [sp, #0x40]
700a4416: f3c0 5083    	ubfx	r0, r0, #0x16, #0x4
700a441a: 900a         	str	r0, [sp, #0x28]
700a441c: 9810         	ldr	r0, [sp, #0x40]
700a441e: f3c0 3087    	ubfx	r0, r0, #0xe, #0x8
700a4422: 9009         	str	r0, [sp, #0x24]
700a4424: 9810         	ldr	r0, [sp, #0x40]
700a4426: f3c0 1087    	ubfx	r0, r0, #0x6, #0x8
700a442a: 9008         	str	r0, [sp, #0x20]
700a442c: 9810         	ldr	r0, [sp, #0x40]
700a442e: f3c0 1040    	ubfx	r0, r0, #0x5, #0x1
700a4432: 9007         	str	r0, [sp, #0x1c]
700a4434: 9810         	ldr	r0, [sp, #0x40]
700a4436: f3c0 1000    	ubfx	r0, r0, #0x4, #0x1
700a443a: 9006         	str	r0, [sp, #0x18]
700a443c: 9810         	ldr	r0, [sp, #0x40]
700a443e: f3c0 00c0    	ubfx	r0, r0, #0x3, #0x1
700a4442: 9005         	str	r0, [sp, #0x14]
700a4444: 9810         	ldr	r0, [sp, #0x40]
700a4446: f000 0007    	and	r0, r0, #0x7
700a444a: 9004         	str	r0, [sp, #0x10]
700a444c: 9811         	ldr	r0, [sp, #0x44]
700a444e: f00f fb9f    	bl	0x700b3b90 <UART_enhanFuncEnable> @ imm = #0xf73e
700a4452: 900f         	str	r0, [sp, #0x3c]
700a4454: 9811         	ldr	r0, [sp, #0x44]
700a4456: f00b f8a3    	bl	0x700af5a0 <UART_subConfigTCRTLRModeEn> @ imm = #0xb146
700a445a: 900e         	str	r0, [sp, #0x38]
700a445c: 980c         	ldr	r0, [sp, #0x30]
700a445e: f040 0001    	orr	r0, r0, #0x1
700a4462: 900c         	str	r0, [sp, #0x30]
700a4464: 980a         	ldr	r0, [sp, #0x28]
700a4466: 2801         	cmp	r0, #0x1
700a4468: d033         	beq	0x700a44d2 <UART_fifoConfig+0xd2> @ imm = #0x66
700a446a: e7ff         	b	0x700a446c <UART_fifoConfig+0x6c> @ imm = #-0x2
700a446c: 9811         	ldr	r0, [sp, #0x44]
700a446e: 3040         	adds	r0, #0x40
700a4470: 2180         	movs	r1, #0x80
700a4472: 2207         	movs	r2, #0x7
700a4474: 2300         	movs	r3, #0x0
700a4476: 9303         	str	r3, [sp, #0xc]
700a4478: f00f fe0a    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfc14
700a447c: 9b03         	ldr	r3, [sp, #0xc]
700a447e: 9811         	ldr	r0, [sp, #0x44]
700a4480: 301c         	adds	r0, #0x1c
700a4482: 21f0         	movs	r1, #0xf0
700a4484: 2204         	movs	r2, #0x4
700a4486: f00f fe03    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfc06
700a448a: 980c         	ldr	r0, [sp, #0x30]
700a448c: f020 00c0    	bic	r0, r0, #0xc0
700a4490: 900c         	str	r0, [sp, #0x30]
700a4492: 9808         	ldr	r0, [sp, #0x20]
700a4494: 2808         	cmp	r0, #0x8
700a4496: d00c         	beq	0x700a44b2 <UART_fifoConfig+0xb2> @ imm = #0x18
700a4498: e7ff         	b	0x700a449a <UART_fifoConfig+0x9a> @ imm = #-0x2
700a449a: 9808         	ldr	r0, [sp, #0x20]
700a449c: 2810         	cmp	r0, #0x10
700a449e: d008         	beq	0x700a44b2 <UART_fifoConfig+0xb2> @ imm = #0x10
700a44a0: e7ff         	b	0x700a44a2 <UART_fifoConfig+0xa2> @ imm = #-0x2
700a44a2: 9808         	ldr	r0, [sp, #0x20]
700a44a4: 2838         	cmp	r0, #0x38
700a44a6: d004         	beq	0x700a44b2 <UART_fifoConfig+0xb2> @ imm = #0x8
700a44a8: e7ff         	b	0x700a44aa <UART_fifoConfig+0xaa> @ imm = #-0x2
700a44aa: 9808         	ldr	r0, [sp, #0x20]
700a44ac: 283c         	cmp	r0, #0x3c
700a44ae: d107         	bne	0x700a44c0 <UART_fifoConfig+0xc0> @ imm = #0xe
700a44b0: e7ff         	b	0x700a44b2 <UART_fifoConfig+0xb2> @ imm = #-0x2
700a44b2: 9808         	ldr	r0, [sp, #0x20]
700a44b4: f000 01c0    	and	r1, r0, #0xc0
700a44b8: 980c         	ldr	r0, [sp, #0x30]
700a44ba: 4308         	orrs	r0, r1
700a44bc: 900c         	str	r0, [sp, #0x30]
700a44be: e007         	b	0x700a44d0 <UART_fifoConfig+0xd0> @ imm = #0xe
700a44c0: 9811         	ldr	r0, [sp, #0x44]
700a44c2: 301c         	adds	r0, #0x1c
700a44c4: 9b08         	ldr	r3, [sp, #0x20]
700a44c6: 21f0         	movs	r1, #0xf0
700a44c8: 2204         	movs	r2, #0x4
700a44ca: f00f fde1    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfbc2
700a44ce: e7ff         	b	0x700a44d0 <UART_fifoConfig+0xd0> @ imm = #-0x2
700a44d0: e01d         	b	0x700a450e <UART_fifoConfig+0x10e> @ imm = #0x3a
700a44d2: 9808         	ldr	r0, [sp, #0x20]
700a44d4: f000 003f    	and	r0, r0, #0x3f
700a44d8: 9008         	str	r0, [sp, #0x20]
700a44da: 9808         	ldr	r0, [sp, #0x20]
700a44dc: f3c0 0083    	ubfx	r0, r0, #0x2, #0x4
700a44e0: 900d         	str	r0, [sp, #0x34]
700a44e2: 9808         	ldr	r0, [sp, #0x20]
700a44e4: f000 0103    	and	r1, r0, #0x3
700a44e8: 980c         	ldr	r0, [sp, #0x30]
700a44ea: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700a44ee: 900c         	str	r0, [sp, #0x30]
700a44f0: 9811         	ldr	r0, [sp, #0x44]
700a44f2: 3040         	adds	r0, #0x40
700a44f4: 2180         	movs	r1, #0x80
700a44f6: 2207         	movs	r2, #0x7
700a44f8: 2301         	movs	r3, #0x1
700a44fa: f00f fdc9    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfb92
700a44fe: 9811         	ldr	r0, [sp, #0x44]
700a4500: 301c         	adds	r0, #0x1c
700a4502: 9b0d         	ldr	r3, [sp, #0x34]
700a4504: 21f0         	movs	r1, #0xf0
700a4506: 2204         	movs	r2, #0x4
700a4508: f00f fdc2    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfb84
700a450c: e7ff         	b	0x700a450e <UART_fifoConfig+0x10e> @ imm = #-0x2
700a450e: 980b         	ldr	r0, [sp, #0x2c]
700a4510: 2801         	cmp	r0, #0x1
700a4512: d033         	beq	0x700a457c <UART_fifoConfig+0x17c> @ imm = #0x66
700a4514: e7ff         	b	0x700a4516 <UART_fifoConfig+0x116> @ imm = #-0x2
700a4516: 9811         	ldr	r0, [sp, #0x44]
700a4518: 3040         	adds	r0, #0x40
700a451a: 2140         	movs	r1, #0x40
700a451c: 2206         	movs	r2, #0x6
700a451e: 2300         	movs	r3, #0x0
700a4520: 9302         	str	r3, [sp, #0x8]
700a4522: f00f fdb5    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfb6a
700a4526: 9b02         	ldr	r3, [sp, #0x8]
700a4528: 9811         	ldr	r0, [sp, #0x44]
700a452a: 301c         	adds	r0, #0x1c
700a452c: 210f         	movs	r1, #0xf
700a452e: 461a         	mov	r2, r3
700a4530: f00f fdae    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfb5c
700a4534: 980c         	ldr	r0, [sp, #0x30]
700a4536: f020 0030    	bic	r0, r0, #0x30
700a453a: 900c         	str	r0, [sp, #0x30]
700a453c: 9809         	ldr	r0, [sp, #0x24]
700a453e: 2808         	cmp	r0, #0x8
700a4540: d00c         	beq	0x700a455c <UART_fifoConfig+0x15c> @ imm = #0x18
700a4542: e7ff         	b	0x700a4544 <UART_fifoConfig+0x144> @ imm = #-0x2
700a4544: 9809         	ldr	r0, [sp, #0x24]
700a4546: 2810         	cmp	r0, #0x10
700a4548: d008         	beq	0x700a455c <UART_fifoConfig+0x15c> @ imm = #0x10
700a454a: e7ff         	b	0x700a454c <UART_fifoConfig+0x14c> @ imm = #-0x2
700a454c: 9809         	ldr	r0, [sp, #0x24]
700a454e: 2820         	cmp	r0, #0x20
700a4550: d004         	beq	0x700a455c <UART_fifoConfig+0x15c> @ imm = #0x8
700a4552: e7ff         	b	0x700a4554 <UART_fifoConfig+0x154> @ imm = #-0x2
700a4554: 9809         	ldr	r0, [sp, #0x24]
700a4556: 2838         	cmp	r0, #0x38
700a4558: d107         	bne	0x700a456a <UART_fifoConfig+0x16a> @ imm = #0xe
700a455a: e7ff         	b	0x700a455c <UART_fifoConfig+0x15c> @ imm = #-0x2
700a455c: 9809         	ldr	r0, [sp, #0x24]
700a455e: f000 0130    	and	r1, r0, #0x30
700a4562: 980c         	ldr	r0, [sp, #0x30]
700a4564: 4308         	orrs	r0, r1
700a4566: 900c         	str	r0, [sp, #0x30]
700a4568: e007         	b	0x700a457a <UART_fifoConfig+0x17a> @ imm = #0xe
700a456a: 9811         	ldr	r0, [sp, #0x44]
700a456c: 301c         	adds	r0, #0x1c
700a456e: 9b09         	ldr	r3, [sp, #0x24]
700a4570: 210f         	movs	r1, #0xf
700a4572: 2200         	movs	r2, #0x0
700a4574: f00f fd8c    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfb18
700a4578: e7ff         	b	0x700a457a <UART_fifoConfig+0x17a> @ imm = #-0x2
700a457a: e01d         	b	0x700a45b8 <UART_fifoConfig+0x1b8> @ imm = #0x3a
700a457c: 9809         	ldr	r0, [sp, #0x24]
700a457e: f000 003f    	and	r0, r0, #0x3f
700a4582: 9009         	str	r0, [sp, #0x24]
700a4584: 9809         	ldr	r0, [sp, #0x24]
700a4586: f3c0 0083    	ubfx	r0, r0, #0x2, #0x4
700a458a: 900d         	str	r0, [sp, #0x34]
700a458c: 9809         	ldr	r0, [sp, #0x24]
700a458e: f000 0103    	and	r1, r0, #0x3
700a4592: 980c         	ldr	r0, [sp, #0x30]
700a4594: ea40 1001    	orr.w	r0, r0, r1, lsl #4
700a4598: 900c         	str	r0, [sp, #0x30]
700a459a: 9811         	ldr	r0, [sp, #0x44]
700a459c: 3040         	adds	r0, #0x40
700a459e: 2140         	movs	r1, #0x40
700a45a0: 2206         	movs	r2, #0x6
700a45a2: 2301         	movs	r3, #0x1
700a45a4: f00f fd74    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfae8
700a45a8: 9811         	ldr	r0, [sp, #0x44]
700a45aa: 301c         	adds	r0, #0x1c
700a45ac: 9b0d         	ldr	r3, [sp, #0x34]
700a45ae: 210f         	movs	r1, #0xf
700a45b0: 2200         	movs	r2, #0x0
700a45b2: f00f fd6d    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfada
700a45b6: e7ff         	b	0x700a45b8 <UART_fifoConfig+0x1b8> @ imm = #-0x2
700a45b8: 9805         	ldr	r0, [sp, #0x14]
700a45ba: b9a8         	cbnz	r0, 0x700a45e8 <UART_fifoConfig+0x1e8> @ imm = #0x2a
700a45bc: e7ff         	b	0x700a45be <UART_fifoConfig+0x1be> @ imm = #-0x2
700a45be: 9811         	ldr	r0, [sp, #0x44]
700a45c0: 3040         	adds	r0, #0x40
700a45c2: 2101         	movs	r1, #0x1
700a45c4: 2300         	movs	r3, #0x0
700a45c6: 461a         	mov	r2, r3
700a45c8: f00f fd62    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfac4
700a45cc: 9804         	ldr	r0, [sp, #0x10]
700a45ce: f000 0001    	and	r0, r0, #0x1
700a45d2: 9004         	str	r0, [sp, #0x10]
700a45d4: 980c         	ldr	r0, [sp, #0x30]
700a45d6: f020 0008    	bic	r0, r0, #0x8
700a45da: 900c         	str	r0, [sp, #0x30]
700a45dc: 9904         	ldr	r1, [sp, #0x10]
700a45de: 980c         	ldr	r0, [sp, #0x30]
700a45e0: ea40 00c1    	orr.w	r0, r0, r1, lsl #3
700a45e4: 900c         	str	r0, [sp, #0x30]
700a45e6: e013         	b	0x700a4610 <UART_fifoConfig+0x210> @ imm = #0x26
700a45e8: 9804         	ldr	r0, [sp, #0x10]
700a45ea: f000 0003    	and	r0, r0, #0x3
700a45ee: 9004         	str	r0, [sp, #0x10]
700a45f0: 9811         	ldr	r0, [sp, #0x44]
700a45f2: 3040         	adds	r0, #0x40
700a45f4: 2200         	movs	r2, #0x0
700a45f6: 2301         	movs	r3, #0x1
700a45f8: 9301         	str	r3, [sp, #0x4]
700a45fa: 4619         	mov	r1, r3
700a45fc: f00f fd48    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfa90
700a4600: 9a01         	ldr	r2, [sp, #0x4]
700a4602: 9811         	ldr	r0, [sp, #0x44]
700a4604: 3040         	adds	r0, #0x40
700a4606: 9b04         	ldr	r3, [sp, #0x10]
700a4608: 2106         	movs	r1, #0x6
700a460a: f00f fd41    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0xfa82
700a460e: e7ff         	b	0x700a4610 <UART_fifoConfig+0x210> @ imm = #-0x2
700a4610: 9906         	ldr	r1, [sp, #0x18]
700a4612: 980c         	ldr	r0, [sp, #0x30]
700a4614: ea40 0041    	orr.w	r0, r0, r1, lsl #1
700a4618: 900c         	str	r0, [sp, #0x30]
700a461a: 9907         	ldr	r1, [sp, #0x1c]
700a461c: 980c         	ldr	r0, [sp, #0x30]
700a461e: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700a4622: 900c         	str	r0, [sp, #0x30]
700a4624: 9811         	ldr	r0, [sp, #0x44]
700a4626: 990c         	ldr	r1, [sp, #0x30]
700a4628: f00d fa02    	bl	0x700b1a30 <UART_fifoRegisterWrite> @ imm = #0xd404
700a462c: 9811         	ldr	r0, [sp, #0x44]
700a462e: 990e         	ldr	r1, [sp, #0x38]
700a4630: f00b fec6    	bl	0x700b03c0 <UART_tcrTlrBitValRestore> @ imm = #0xbd8c
700a4634: 9811         	ldr	r0, [sp, #0x44]
700a4636: 990f         	ldr	r1, [sp, #0x3c]
700a4638: f00f fd4a    	bl	0x700b40d0 <UART_enhanFuncBitValRestore> @ imm = #0xfa94
700a463c: 980c         	ldr	r0, [sp, #0x30]
700a463e: b012         	add	sp, #0x48
700a4640: bd80         	pop	{r7, pc}
		...
700a464e: 0000         	movs	r0, r0

700a4650 <UART_lld_controllerIsr>:
700a4650: b580         	push	{r7, lr}
700a4652: b08a         	sub	sp, #0x28
700a4654: 9009         	str	r0, [sp, #0x24]
700a4656: 2001         	movs	r0, #0x1
700a4658: 9005         	str	r0, [sp, #0x14]
700a465a: 2000         	movs	r0, #0x0
700a465c: 9004         	str	r0, [sp, #0x10]
700a465e: 9809         	ldr	r0, [sp, #0x24]
700a4660: 2800         	cmp	r0, #0x0
700a4662: f000 8111    	beq.w	0x700a4888 <UART_lld_controllerIsr+0x238> @ imm = #0x222
700a4666: e7ff         	b	0x700a4668 <UART_lld_controllerIsr+0x18> @ imm = #-0x2
700a4668: 9809         	ldr	r0, [sp, #0x24]
700a466a: 9006         	str	r0, [sp, #0x18]
700a466c: 9806         	ldr	r0, [sp, #0x18]
700a466e: 6840         	ldr	r0, [r0, #0x4]
700a4670: 9001         	str	r0, [sp, #0x4]
700a4672: e7ff         	b	0x700a4674 <UART_lld_controllerIsr+0x24> @ imm = #-0x2
700a4674: 9805         	ldr	r0, [sp, #0x14]
700a4676: 2801         	cmp	r0, #0x1
700a4678: f040 8105    	bne.w	0x700a4886 <UART_lld_controllerIsr+0x236> @ imm = #0x20a
700a467c: e7ff         	b	0x700a467e <UART_lld_controllerIsr+0x2e> @ imm = #-0x2
700a467e: 9806         	ldr	r0, [sp, #0x18]
700a4680: 6800         	ldr	r0, [r0]
700a4682: f00e fded    	bl	0x700b3260 <UART_getIntrIdentityStatus> @ imm = #0xebda
700a4686: 9008         	str	r0, [sp, #0x20]
700a4688: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a468c: 0740         	lsls	r0, r0, #0x1d
700a468e: 2800         	cmp	r0, #0x0
700a4690: d561         	bpl	0x700a4756 <UART_lld_controllerIsr+0x106> @ imm = #0xc2
700a4692: e7ff         	b	0x700a4694 <UART_lld_controllerIsr+0x44> @ imm = #-0x2
700a4694: 9808         	ldr	r0, [sp, #0x20]
700a4696: f000 0006    	and	r0, r0, #0x6
700a469a: 2806         	cmp	r0, #0x6
700a469c: d104         	bne	0x700a46a8 <UART_lld_controllerIsr+0x58> @ imm = #0x8
700a469e: e7ff         	b	0x700a46a0 <UART_lld_controllerIsr+0x50> @ imm = #-0x2
700a46a0: 9806         	ldr	r0, [sp, #0x18]
700a46a2: f004 febd    	bl	0x700a9420 <UART_procLineStatusErr> @ imm = #0x4d7a
700a46a6: e055         	b	0x700a4754 <UART_lld_controllerIsr+0x104> @ imm = #0xaa
700a46a8: 9808         	ldr	r0, [sp, #0x20]
700a46aa: f000 000c    	and	r0, r0, #0xc
700a46ae: 280c         	cmp	r0, #0xc
700a46b0: d10a         	bne	0x700a46c8 <UART_lld_controllerIsr+0x78> @ imm = #0x14
700a46b2: e7ff         	b	0x700a46b4 <UART_lld_controllerIsr+0x64> @ imm = #-0x2
700a46b4: 9806         	ldr	r0, [sp, #0x18]
700a46b6: 6800         	ldr	r0, [r0]
700a46b8: 2105         	movs	r1, #0x5
700a46ba: f008 f951    	bl	0x700ac960 <UART_intrDisable> @ imm = #0x82a2
700a46be: 9906         	ldr	r1, [sp, #0x18]
700a46c0: 6a08         	ldr	r0, [r1, #0x20]
700a46c2: 3001         	adds	r0, #0x1
700a46c4: 6208         	str	r0, [r1, #0x20]
700a46c6: e7ff         	b	0x700a46c8 <UART_lld_controllerIsr+0x78> @ imm = #-0x2
700a46c8: 9806         	ldr	r0, [sp, #0x18]
700a46ca: 69c0         	ldr	r0, [r0, #0x1c]
700a46cc: b3a8         	cbz	r0, 0x700a473a <UART_lld_controllerIsr+0xea> @ imm = #0x6a
700a46ce: e7ff         	b	0x700a46d0 <UART_lld_controllerIsr+0x80> @ imm = #-0x2
700a46d0: 9806         	ldr	r0, [sp, #0x18]
700a46d2: 69c1         	ldr	r1, [r0, #0x1c]
700a46d4: f00c f95c    	bl	0x700b0990 <UART_readData> @ imm = #0xc2b8
700a46d8: 9906         	ldr	r1, [sp, #0x18]
700a46da: 61c8         	str	r0, [r1, #0x1c]
700a46dc: 9806         	ldr	r0, [sp, #0x18]
700a46de: 69c0         	ldr	r0, [r0, #0x1c]
700a46e0: b130         	cbz	r0, 0x700a46f0 <UART_lld_controllerIsr+0xa0> @ imm = #0xc
700a46e2: e7ff         	b	0x700a46e4 <UART_lld_controllerIsr+0x94> @ imm = #-0x2
700a46e4: 9806         	ldr	r0, [sp, #0x18]
700a46e6: 6840         	ldr	r0, [r0, #0x4]
700a46e8: 6940         	ldr	r0, [r0, #0x14]
700a46ea: 2801         	cmp	r0, #0x1
700a46ec: d11e         	bne	0x700a472c <UART_lld_controllerIsr+0xdc> @ imm = #0x3c
700a46ee: e7ff         	b	0x700a46f0 <UART_lld_controllerIsr+0xa0> @ imm = #-0x2
700a46f0: 9806         	ldr	r0, [sp, #0x18]
700a46f2: 6800         	ldr	r0, [r0]
700a46f4: 2105         	movs	r1, #0x5
700a46f6: f008 f933    	bl	0x700ac960 <UART_intrDisable> @ imm = #0x8266
700a46fa: 9906         	ldr	r1, [sp, #0x18]
700a46fc: 6948         	ldr	r0, [r1, #0x14]
700a46fe: 698a         	ldr	r2, [r1, #0x18]
700a4700: 1a80         	subs	r0, r0, r2
700a4702: 6148         	str	r0, [r1, #0x14]
700a4704: 9806         	ldr	r0, [sp, #0x18]
700a4706: 6a80         	ldr	r0, [r0, #0x28]
700a4708: b138         	cbz	r0, 0x700a471a <UART_lld_controllerIsr+0xca> @ imm = #0xe
700a470a: e7ff         	b	0x700a470c <UART_lld_controllerIsr+0xbc> @ imm = #-0x2
700a470c: 9906         	ldr	r1, [sp, #0x18]
700a470e: 6988         	ldr	r0, [r1, #0x18]
700a4710: 62c8         	str	r0, [r1, #0x2c]
700a4712: 9906         	ldr	r1, [sp, #0x18]
700a4714: 2000         	movs	r0, #0x0
700a4716: 6348         	str	r0, [r1, #0x34]
700a4718: e7ff         	b	0x700a471a <UART_lld_controllerIsr+0xca> @ imm = #-0x2
700a471a: 9806         	ldr	r0, [sp, #0x18]
700a471c: 6841         	ldr	r1, [r0, #0x4]
700a471e: 6dc9         	ldr	r1, [r1, #0x5c]
700a4720: 4788         	blx	r1
700a4722: 9806         	ldr	r0, [sp, #0x18]
700a4724: 3028         	adds	r0, #0x28
700a4726: f010 fa5b    	bl	0x700b4be0 <UART_lld_Transaction_deInit> @ imm = #0x104b6
700a472a: e005         	b	0x700a4738 <UART_lld_controllerIsr+0xe8> @ imm = #0xa
700a472c: 9806         	ldr	r0, [sp, #0x18]
700a472e: 6800         	ldr	r0, [r0]
700a4730: 2105         	movs	r1, #0x5
700a4732: f007 ffc5    	bl	0x700ac6c0 <UART_intrEnable> @ imm = #0x7f8a
700a4736: e7ff         	b	0x700a4738 <UART_lld_controllerIsr+0xe8> @ imm = #-0x2
700a4738: e00b         	b	0x700a4752 <UART_lld_controllerIsr+0x102> @ imm = #0x16
700a473a: 9806         	ldr	r0, [sp, #0x18]
700a473c: 6800         	ldr	r0, [r0]
700a473e: f10d 011f    	add.w	r1, sp, #0x1f
700a4742: f00d fcf5    	bl	0x700b2130 <UART_getChar> @ imm = #0xd9ea
700a4746: 9806         	ldr	r0, [sp, #0x18]
700a4748: 6800         	ldr	r0, [r0]
700a474a: 2105         	movs	r1, #0x5
700a474c: f008 f908    	bl	0x700ac960 <UART_intrDisable> @ imm = #0x8210
700a4750: e7ff         	b	0x700a4752 <UART_lld_controllerIsr+0x102> @ imm = #-0x2
700a4752: e7ff         	b	0x700a4754 <UART_lld_controllerIsr+0x104> @ imm = #-0x2
700a4754: e096         	b	0x700a4884 <UART_lld_controllerIsr+0x234> @ imm = #0x12c
700a4756: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a475a: 0780         	lsls	r0, r0, #0x1e
700a475c: 2800         	cmp	r0, #0x0
700a475e: d57a         	bpl	0x700a4856 <UART_lld_controllerIsr+0x206> @ imm = #0xf4
700a4760: e7ff         	b	0x700a4762 <UART_lld_controllerIsr+0x112> @ imm = #-0x2
700a4762: 9806         	ldr	r0, [sp, #0x18]
700a4764: 6900         	ldr	r0, [r0, #0x10]
700a4766: 2800         	cmp	r0, #0x0
700a4768: d06e         	beq	0x700a4848 <UART_lld_controllerIsr+0x1f8> @ imm = #0xdc
700a476a: e7ff         	b	0x700a476c <UART_lld_controllerIsr+0x11c> @ imm = #-0x2
700a476c: 9806         	ldr	r0, [sp, #0x18]
700a476e: 6901         	ldr	r1, [r0, #0x10]
700a4770: f00d fd0e    	bl	0x700b2190 <UART_writeData> @ imm = #0xda1c
700a4774: 9906         	ldr	r1, [sp, #0x18]
700a4776: 6108         	str	r0, [r1, #0x10]
700a4778: 9806         	ldr	r0, [sp, #0x18]
700a477a: 6900         	ldr	r0, [r0, #0x10]
700a477c: 2800         	cmp	r0, #0x0
700a477e: d162         	bne	0x700a4846 <UART_lld_controllerIsr+0x1f6> @ imm = #0xc4
700a4780: e7ff         	b	0x700a4782 <UART_lld_controllerIsr+0x132> @ imm = #-0x2
700a4782: 9801         	ldr	r0, [sp, #0x4]
700a4784: 6d40         	ldr	r0, [r0, #0x54]
700a4786: 4780         	blx	r0
700a4788: 9003         	str	r0, [sp, #0xc]
700a478a: e7ff         	b	0x700a478c <UART_lld_controllerIsr+0x13c> @ imm = #-0x2
700a478c: 9806         	ldr	r0, [sp, #0x18]
700a478e: 6800         	ldr	r0, [r0]
700a4790: f00e fea6    	bl	0x700b34e0 <UART_readLineStatus> @ imm = #0xed4c
700a4794: 9004         	str	r0, [sp, #0x10]
700a4796: 9801         	ldr	r0, [sp, #0x4]
700a4798: 6d40         	ldr	r0, [r0, #0x54]
700a479a: 4780         	blx	r0
700a479c: 9903         	ldr	r1, [sp, #0xc]
700a479e: 1a40         	subs	r0, r0, r1
700a47a0: 9002         	str	r0, [sp, #0x8]
700a47a2: e7ff         	b	0x700a47a4 <UART_lld_controllerIsr+0x154> @ imm = #-0x2
700a47a4: 9804         	ldr	r0, [sp, #0x10]
700a47a6: f000 0160    	and	r1, r0, #0x60
700a47aa: 2000         	movs	r0, #0x0
700a47ac: 2960         	cmp	r1, #0x60
700a47ae: 9000         	str	r0, [sp]
700a47b0: d00d         	beq	0x700a47ce <UART_lld_controllerIsr+0x17e> @ imm = #0x1a
700a47b2: e7ff         	b	0x700a47b4 <UART_lld_controllerIsr+0x164> @ imm = #-0x2
700a47b4: 9802         	ldr	r0, [sp, #0x8]
700a47b6: 9906         	ldr	r1, [sp, #0x18]
700a47b8: 6e8a         	ldr	r2, [r1, #0x68]
700a47ba: 6ec9         	ldr	r1, [r1, #0x6c]
700a47bc: 1a80         	subs	r0, r0, r2
700a47be: f04f 0000    	mov.w	r0, #0x0
700a47c2: eb70 0101    	sbcs.w	r1, r0, r1
700a47c6: bf38         	it	lo
700a47c8: 2001         	movlo	r0, #0x1
700a47ca: 9000         	str	r0, [sp]
700a47cc: e7ff         	b	0x700a47ce <UART_lld_controllerIsr+0x17e> @ imm = #-0x2
700a47ce: 9800         	ldr	r0, [sp]
700a47d0: 07c0         	lsls	r0, r0, #0x1f
700a47d2: 2800         	cmp	r0, #0x0
700a47d4: d1da         	bne	0x700a478c <UART_lld_controllerIsr+0x13c> @ imm = #-0x4c
700a47d6: e7ff         	b	0x700a47d8 <UART_lld_controllerIsr+0x188> @ imm = #-0x2
700a47d8: 9802         	ldr	r0, [sp, #0x8]
700a47da: 9906         	ldr	r1, [sp, #0x18]
700a47dc: 6e8a         	ldr	r2, [r1, #0x68]
700a47de: 6ec9         	ldr	r1, [r1, #0x6c]
700a47e0: 1a80         	subs	r0, r0, r2
700a47e2: f04f 0000    	mov.w	r0, #0x0
700a47e6: 4188         	sbcs	r0, r1
700a47e8: d30e         	blo	0x700a4808 <UART_lld_controllerIsr+0x1b8> @ imm = #0x1c
700a47ea: e7ff         	b	0x700a47ec <UART_lld_controllerIsr+0x19c> @ imm = #-0x2
700a47ec: f06f 0001    	mvn	r0, #0x1
700a47f0: 9005         	str	r0, [sp, #0x14]
700a47f2: 9906         	ldr	r1, [sp, #0x18]
700a47f4: 2001         	movs	r0, #0x1
700a47f6: 6488         	str	r0, [r1, #0x48]
700a47f8: 9906         	ldr	r1, [sp, #0x18]
700a47fa: 68c8         	ldr	r0, [r1, #0xc]
700a47fc: 6408         	str	r0, [r1, #0x40]
700a47fe: 9806         	ldr	r0, [sp, #0x18]
700a4800: 303c         	adds	r0, #0x3c
700a4802: f010 f9ed    	bl	0x700b4be0 <UART_lld_Transaction_deInit> @ imm = #0x103da
700a4806: e01d         	b	0x700a4844 <UART_lld_controllerIsr+0x1f4> @ imm = #0x3a
700a4808: 9806         	ldr	r0, [sp, #0x18]
700a480a: 6800         	ldr	r0, [r0]
700a480c: 2102         	movs	r1, #0x2
700a480e: f008 f8a7    	bl	0x700ac960 <UART_intrDisable> @ imm = #0x814e
700a4812: 9906         	ldr	r1, [sp, #0x18]
700a4814: 6888         	ldr	r0, [r1, #0x8]
700a4816: 68ca         	ldr	r2, [r1, #0xc]
700a4818: 1a80         	subs	r0, r0, r2
700a481a: 6088         	str	r0, [r1, #0x8]
700a481c: 9806         	ldr	r0, [sp, #0x18]
700a481e: 6bc0         	ldr	r0, [r0, #0x3c]
700a4820: b138         	cbz	r0, 0x700a4832 <UART_lld_controllerIsr+0x1e2> @ imm = #0xe
700a4822: e7ff         	b	0x700a4824 <UART_lld_controllerIsr+0x1d4> @ imm = #-0x2
700a4824: 9906         	ldr	r1, [sp, #0x18]
700a4826: 68c8         	ldr	r0, [r1, #0xc]
700a4828: 6408         	str	r0, [r1, #0x40]
700a482a: 9906         	ldr	r1, [sp, #0x18]
700a482c: 2000         	movs	r0, #0x0
700a482e: 6488         	str	r0, [r1, #0x48]
700a4830: e7ff         	b	0x700a4832 <UART_lld_controllerIsr+0x1e2> @ imm = #-0x2
700a4832: 9806         	ldr	r0, [sp, #0x18]
700a4834: 6841         	ldr	r1, [r0, #0x4]
700a4836: 6e09         	ldr	r1, [r1, #0x60]
700a4838: 4788         	blx	r1
700a483a: 9806         	ldr	r0, [sp, #0x18]
700a483c: 303c         	adds	r0, #0x3c
700a483e: f010 f9cf    	bl	0x700b4be0 <UART_lld_Transaction_deInit> @ imm = #0x1039e
700a4842: e7ff         	b	0x700a4844 <UART_lld_controllerIsr+0x1f4> @ imm = #-0x2
700a4844: e7ff         	b	0x700a4846 <UART_lld_controllerIsr+0x1f6> @ imm = #-0x2
700a4846: e005         	b	0x700a4854 <UART_lld_controllerIsr+0x204> @ imm = #0xa
700a4848: 9806         	ldr	r0, [sp, #0x18]
700a484a: 6800         	ldr	r0, [r0]
700a484c: 2102         	movs	r1, #0x2
700a484e: f008 f887    	bl	0x700ac960 <UART_intrDisable> @ imm = #0x810e
700a4852: e7ff         	b	0x700a4854 <UART_lld_controllerIsr+0x204> @ imm = #-0x2
700a4854: e015         	b	0x700a4882 <UART_lld_controllerIsr+0x232> @ imm = #0x2a
700a4856: 9808         	ldr	r0, [sp, #0x20]
700a4858: f000 000c    	and	r0, r0, #0xc
700a485c: 280c         	cmp	r0, #0xc
700a485e: d10c         	bne	0x700a487a <UART_lld_controllerIsr+0x22a> @ imm = #0x18
700a4860: e7ff         	b	0x700a4862 <UART_lld_controllerIsr+0x212> @ imm = #-0x2
700a4862: 9806         	ldr	r0, [sp, #0x18]
700a4864: 6800         	ldr	r0, [r0]
700a4866: f00e fb43    	bl	0x700b2ef0 <UART_checkCharsAvailInFifo> @ imm = #0xe686
700a486a: b928         	cbnz	r0, 0x700a4878 <UART_lld_controllerIsr+0x228> @ imm = #0xa
700a486c: e7ff         	b	0x700a486e <UART_lld_controllerIsr+0x21e> @ imm = #-0x2
700a486e: 9806         	ldr	r0, [sp, #0x18]
700a4870: 6800         	ldr	r0, [r0]
700a4872: f00f f86d    	bl	0x700b3950 <UART_i2310WA> @ imm = #0xf0da
700a4876: e7ff         	b	0x700a4878 <UART_lld_controllerIsr+0x228> @ imm = #-0x2
700a4878: e002         	b	0x700a4880 <UART_lld_controllerIsr+0x230> @ imm = #0x4
700a487a: 2000         	movs	r0, #0x0
700a487c: 9005         	str	r0, [sp, #0x14]
700a487e: e7ff         	b	0x700a4880 <UART_lld_controllerIsr+0x230> @ imm = #-0x2
700a4880: e7ff         	b	0x700a4882 <UART_lld_controllerIsr+0x232> @ imm = #-0x2
700a4882: e7ff         	b	0x700a4884 <UART_lld_controllerIsr+0x234> @ imm = #-0x2
700a4884: e6f6         	b	0x700a4674 <UART_lld_controllerIsr+0x24> @ imm = #-0x214
700a4886: e000         	b	0x700a488a <UART_lld_controllerIsr+0x23a> @ imm = #0x0
700a4888: e7ff         	b	0x700a488a <UART_lld_controllerIsr+0x23a> @ imm = #-0x2
700a488a: b00a         	add	sp, #0x28
700a488c: bd80         	pop	{r7, pc}
700a488e: 0000         	movs	r0, r0

700a4890 <_ntoa_format>:
700a4890: b570         	push	{r4, r5, r6, lr}
700a4892: b08c         	sub	sp, #0x30
700a4894: 4684         	mov	r12, r0
700a4896: 9816         	ldr	r0, [sp, #0x58]
700a4898: 9815         	ldr	r0, [sp, #0x54]
700a489a: 9814         	ldr	r0, [sp, #0x50]
700a489c: 9813         	ldr	r0, [sp, #0x4c]
700a489e: 9812         	ldr	r0, [sp, #0x48]
700a48a0: f8dd e044    	ldr.w	lr, [sp, #0x44]
700a48a4: f8dd e040    	ldr.w	lr, [sp, #0x40]
700a48a8: f8cd c02c    	str.w	r12, [sp, #0x2c]
700a48ac: 910a         	str	r1, [sp, #0x28]
700a48ae: 9209         	str	r2, [sp, #0x24]
700a48b0: 9308         	str	r3, [sp, #0x20]
700a48b2: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a48b6: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a48ba: 0780         	lsls	r0, r0, #0x1e
700a48bc: 2800         	cmp	r0, #0x0
700a48be: d454         	bmi	0x700a496a <_ntoa_format+0xda> @ imm = #0xa8
700a48c0: e7ff         	b	0x700a48c2 <_ntoa_format+0x32> @ imm = #-0x2
700a48c2: 9815         	ldr	r0, [sp, #0x54]
700a48c4: b1a0         	cbz	r0, 0x700a48f0 <_ntoa_format+0x60> @ imm = #0x28
700a48c6: e7ff         	b	0x700a48c8 <_ntoa_format+0x38> @ imm = #-0x2
700a48c8: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a48cc: 07c0         	lsls	r0, r0, #0x1f
700a48ce: b178         	cbz	r0, 0x700a48f0 <_ntoa_format+0x60> @ imm = #0x1e
700a48d0: e7ff         	b	0x700a48d2 <_ntoa_format+0x42> @ imm = #-0x2
700a48d2: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a48d6: 07c0         	lsls	r0, r0, #0x1f
700a48d8: b930         	cbnz	r0, 0x700a48e8 <_ntoa_format+0x58> @ imm = #0xc
700a48da: e7ff         	b	0x700a48dc <_ntoa_format+0x4c> @ imm = #-0x2
700a48dc: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a48e0: f010 0f0c    	tst.w	r0, #0xc
700a48e4: d004         	beq	0x700a48f0 <_ntoa_format+0x60> @ imm = #0x8
700a48e6: e7ff         	b	0x700a48e8 <_ntoa_format+0x58> @ imm = #-0x2
700a48e8: 9815         	ldr	r0, [sp, #0x54]
700a48ea: 3801         	subs	r0, #0x1
700a48ec: 9015         	str	r0, [sp, #0x54]
700a48ee: e7ff         	b	0x700a48f0 <_ntoa_format+0x60> @ imm = #-0x2
700a48f0: e7ff         	b	0x700a48f2 <_ntoa_format+0x62> @ imm = #-0x2
700a48f2: 9911         	ldr	r1, [sp, #0x44]
700a48f4: 9a14         	ldr	r2, [sp, #0x50]
700a48f6: 2000         	movs	r0, #0x0
700a48f8: 4291         	cmp	r1, r2
700a48fa: 9006         	str	r0, [sp, #0x18]
700a48fc: d207         	bhs	0x700a490e <_ntoa_format+0x7e> @ imm = #0xe
700a48fe: e7ff         	b	0x700a4900 <_ntoa_format+0x70> @ imm = #-0x2
700a4900: 9911         	ldr	r1, [sp, #0x44]
700a4902: 2000         	movs	r0, #0x0
700a4904: 2920         	cmp	r1, #0x20
700a4906: bf38         	it	lo
700a4908: 2001         	movlo	r0, #0x1
700a490a: 9006         	str	r0, [sp, #0x18]
700a490c: e7ff         	b	0x700a490e <_ntoa_format+0x7e> @ imm = #-0x2
700a490e: 9806         	ldr	r0, [sp, #0x18]
700a4910: 07c0         	lsls	r0, r0, #0x1f
700a4912: b138         	cbz	r0, 0x700a4924 <_ntoa_format+0x94> @ imm = #0xe
700a4914: e7ff         	b	0x700a4916 <_ntoa_format+0x86> @ imm = #-0x2
700a4916: 9910         	ldr	r1, [sp, #0x40]
700a4918: 9a11         	ldr	r2, [sp, #0x44]
700a491a: 1c50         	adds	r0, r2, #0x1
700a491c: 9011         	str	r0, [sp, #0x44]
700a491e: 2030         	movs	r0, #0x30
700a4920: 5488         	strb	r0, [r1, r2]
700a4922: e7e6         	b	0x700a48f2 <_ntoa_format+0x62> @ imm = #-0x34
700a4924: e7ff         	b	0x700a4926 <_ntoa_format+0x96> @ imm = #-0x2
700a4926: 2000         	movs	r0, #0x0
700a4928: f89d 1058    	ldrb.w	r1, [sp, #0x58]
700a492c: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a4930: 9005         	str	r0, [sp, #0x14]
700a4932: b171         	cbz	r1, 0x700a4952 <_ntoa_format+0xc2> @ imm = #0x1c
700a4934: e7ff         	b	0x700a4936 <_ntoa_format+0xa6> @ imm = #-0x2
700a4936: 9911         	ldr	r1, [sp, #0x44]
700a4938: 9a15         	ldr	r2, [sp, #0x54]
700a493a: 2000         	movs	r0, #0x0
700a493c: 4291         	cmp	r1, r2
700a493e: 9005         	str	r0, [sp, #0x14]
700a4940: d207         	bhs	0x700a4952 <_ntoa_format+0xc2> @ imm = #0xe
700a4942: e7ff         	b	0x700a4944 <_ntoa_format+0xb4> @ imm = #-0x2
700a4944: 9911         	ldr	r1, [sp, #0x44]
700a4946: 2000         	movs	r0, #0x0
700a4948: 2920         	cmp	r1, #0x20
700a494a: bf38         	it	lo
700a494c: 2001         	movlo	r0, #0x1
700a494e: 9005         	str	r0, [sp, #0x14]
700a4950: e7ff         	b	0x700a4952 <_ntoa_format+0xc2> @ imm = #-0x2
700a4952: 9805         	ldr	r0, [sp, #0x14]
700a4954: 07c0         	lsls	r0, r0, #0x1f
700a4956: b138         	cbz	r0, 0x700a4968 <_ntoa_format+0xd8> @ imm = #0xe
700a4958: e7ff         	b	0x700a495a <_ntoa_format+0xca> @ imm = #-0x2
700a495a: 9910         	ldr	r1, [sp, #0x40]
700a495c: 9a11         	ldr	r2, [sp, #0x44]
700a495e: 1c50         	adds	r0, r2, #0x1
700a4960: 9011         	str	r0, [sp, #0x44]
700a4962: 2030         	movs	r0, #0x30
700a4964: 5488         	strb	r0, [r1, r2]
700a4966: e7de         	b	0x700a4926 <_ntoa_format+0x96> @ imm = #-0x44
700a4968: e7ff         	b	0x700a496a <_ntoa_format+0xda> @ imm = #-0x2
700a496a: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a496e: 06c0         	lsls	r0, r0, #0x1b
700a4970: 2800         	cmp	r0, #0x0
700a4972: d569         	bpl	0x700a4a48 <_ntoa_format+0x1b8> @ imm = #0xd2
700a4974: e7ff         	b	0x700a4976 <_ntoa_format+0xe6> @ imm = #-0x2
700a4976: f89d 0059    	ldrb.w	r0, [sp, #0x59]
700a497a: 0740         	lsls	r0, r0, #0x1d
700a497c: 2800         	cmp	r0, #0x0
700a497e: d41c         	bmi	0x700a49ba <_ntoa_format+0x12a> @ imm = #0x38
700a4980: e7ff         	b	0x700a4982 <_ntoa_format+0xf2> @ imm = #-0x2
700a4982: 9811         	ldr	r0, [sp, #0x44]
700a4984: b1c8         	cbz	r0, 0x700a49ba <_ntoa_format+0x12a> @ imm = #0x32
700a4986: e7ff         	b	0x700a4988 <_ntoa_format+0xf8> @ imm = #-0x2
700a4988: 9811         	ldr	r0, [sp, #0x44]
700a498a: 9914         	ldr	r1, [sp, #0x50]
700a498c: 4288         	cmp	r0, r1
700a498e: d005         	beq	0x700a499c <_ntoa_format+0x10c> @ imm = #0xa
700a4990: e7ff         	b	0x700a4992 <_ntoa_format+0x102> @ imm = #-0x2
700a4992: 9811         	ldr	r0, [sp, #0x44]
700a4994: 9915         	ldr	r1, [sp, #0x54]
700a4996: 4288         	cmp	r0, r1
700a4998: d10f         	bne	0x700a49ba <_ntoa_format+0x12a> @ imm = #0x1e
700a499a: e7ff         	b	0x700a499c <_ntoa_format+0x10c> @ imm = #-0x2
700a499c: 9811         	ldr	r0, [sp, #0x44]
700a499e: 3801         	subs	r0, #0x1
700a49a0: 9011         	str	r0, [sp, #0x44]
700a49a2: 9811         	ldr	r0, [sp, #0x44]
700a49a4: b140         	cbz	r0, 0x700a49b8 <_ntoa_format+0x128> @ imm = #0x10
700a49a6: e7ff         	b	0x700a49a8 <_ntoa_format+0x118> @ imm = #-0x2
700a49a8: 9813         	ldr	r0, [sp, #0x4c]
700a49aa: 2810         	cmp	r0, #0x10
700a49ac: d104         	bne	0x700a49b8 <_ntoa_format+0x128> @ imm = #0x8
700a49ae: e7ff         	b	0x700a49b0 <_ntoa_format+0x120> @ imm = #-0x2
700a49b0: 9811         	ldr	r0, [sp, #0x44]
700a49b2: 3801         	subs	r0, #0x1
700a49b4: 9011         	str	r0, [sp, #0x44]
700a49b6: e7ff         	b	0x700a49b8 <_ntoa_format+0x128> @ imm = #-0x2
700a49b8: e7ff         	b	0x700a49ba <_ntoa_format+0x12a> @ imm = #-0x2
700a49ba: 9813         	ldr	r0, [sp, #0x4c]
700a49bc: 2810         	cmp	r0, #0x10
700a49be: d111         	bne	0x700a49e4 <_ntoa_format+0x154> @ imm = #0x22
700a49c0: e7ff         	b	0x700a49c2 <_ntoa_format+0x132> @ imm = #-0x2
700a49c2: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a49c6: 0680         	lsls	r0, r0, #0x1a
700a49c8: 2800         	cmp	r0, #0x0
700a49ca: d40b         	bmi	0x700a49e4 <_ntoa_format+0x154> @ imm = #0x16
700a49cc: e7ff         	b	0x700a49ce <_ntoa_format+0x13e> @ imm = #-0x2
700a49ce: 9811         	ldr	r0, [sp, #0x44]
700a49d0: 281f         	cmp	r0, #0x1f
700a49d2: d807         	bhi	0x700a49e4 <_ntoa_format+0x154> @ imm = #0xe
700a49d4: e7ff         	b	0x700a49d6 <_ntoa_format+0x146> @ imm = #-0x2
700a49d6: 9910         	ldr	r1, [sp, #0x40]
700a49d8: 9a11         	ldr	r2, [sp, #0x44]
700a49da: 1c50         	adds	r0, r2, #0x1
700a49dc: 9011         	str	r0, [sp, #0x44]
700a49de: 2078         	movs	r0, #0x78
700a49e0: 5488         	strb	r0, [r1, r2]
700a49e2: e025         	b	0x700a4a30 <_ntoa_format+0x1a0> @ imm = #0x4a
700a49e4: 9813         	ldr	r0, [sp, #0x4c]
700a49e6: 2810         	cmp	r0, #0x10
700a49e8: d111         	bne	0x700a4a0e <_ntoa_format+0x17e> @ imm = #0x22
700a49ea: e7ff         	b	0x700a49ec <_ntoa_format+0x15c> @ imm = #-0x2
700a49ec: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a49f0: 0680         	lsls	r0, r0, #0x1a
700a49f2: 2800         	cmp	r0, #0x0
700a49f4: d50b         	bpl	0x700a4a0e <_ntoa_format+0x17e> @ imm = #0x16
700a49f6: e7ff         	b	0x700a49f8 <_ntoa_format+0x168> @ imm = #-0x2
700a49f8: 9811         	ldr	r0, [sp, #0x44]
700a49fa: 281f         	cmp	r0, #0x1f
700a49fc: d807         	bhi	0x700a4a0e <_ntoa_format+0x17e> @ imm = #0xe
700a49fe: e7ff         	b	0x700a4a00 <_ntoa_format+0x170> @ imm = #-0x2
700a4a00: 9910         	ldr	r1, [sp, #0x40]
700a4a02: 9a11         	ldr	r2, [sp, #0x44]
700a4a04: 1c50         	adds	r0, r2, #0x1
700a4a06: 9011         	str	r0, [sp, #0x44]
700a4a08: 2058         	movs	r0, #0x58
700a4a0a: 5488         	strb	r0, [r1, r2]
700a4a0c: e00f         	b	0x700a4a2e <_ntoa_format+0x19e> @ imm = #0x1e
700a4a0e: 9813         	ldr	r0, [sp, #0x4c]
700a4a10: 2802         	cmp	r0, #0x2
700a4a12: d10b         	bne	0x700a4a2c <_ntoa_format+0x19c> @ imm = #0x16
700a4a14: e7ff         	b	0x700a4a16 <_ntoa_format+0x186> @ imm = #-0x2
700a4a16: 9811         	ldr	r0, [sp, #0x44]
700a4a18: 281f         	cmp	r0, #0x1f
700a4a1a: d807         	bhi	0x700a4a2c <_ntoa_format+0x19c> @ imm = #0xe
700a4a1c: e7ff         	b	0x700a4a1e <_ntoa_format+0x18e> @ imm = #-0x2
700a4a1e: 9910         	ldr	r1, [sp, #0x40]
700a4a20: 9a11         	ldr	r2, [sp, #0x44]
700a4a22: 1c50         	adds	r0, r2, #0x1
700a4a24: 9011         	str	r0, [sp, #0x44]
700a4a26: 2062         	movs	r0, #0x62
700a4a28: 5488         	strb	r0, [r1, r2]
700a4a2a: e7ff         	b	0x700a4a2c <_ntoa_format+0x19c> @ imm = #-0x2
700a4a2c: e7ff         	b	0x700a4a2e <_ntoa_format+0x19e> @ imm = #-0x2
700a4a2e: e7ff         	b	0x700a4a30 <_ntoa_format+0x1a0> @ imm = #-0x2
700a4a30: 9811         	ldr	r0, [sp, #0x44]
700a4a32: 281f         	cmp	r0, #0x1f
700a4a34: d807         	bhi	0x700a4a46 <_ntoa_format+0x1b6> @ imm = #0xe
700a4a36: e7ff         	b	0x700a4a38 <_ntoa_format+0x1a8> @ imm = #-0x2
700a4a38: 9910         	ldr	r1, [sp, #0x40]
700a4a3a: 9a11         	ldr	r2, [sp, #0x44]
700a4a3c: 1c50         	adds	r0, r2, #0x1
700a4a3e: 9011         	str	r0, [sp, #0x44]
700a4a40: 2030         	movs	r0, #0x30
700a4a42: 5488         	strb	r0, [r1, r2]
700a4a44: e7ff         	b	0x700a4a46 <_ntoa_format+0x1b6> @ imm = #-0x2
700a4a46: e7ff         	b	0x700a4a48 <_ntoa_format+0x1b8> @ imm = #-0x2
700a4a48: 9811         	ldr	r0, [sp, #0x44]
700a4a4a: 281f         	cmp	r0, #0x1f
700a4a4c: d829         	bhi	0x700a4aa2 <_ntoa_format+0x212> @ imm = #0x52
700a4a4e: e7ff         	b	0x700a4a50 <_ntoa_format+0x1c0> @ imm = #-0x2
700a4a50: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a4a54: 07c0         	lsls	r0, r0, #0x1f
700a4a56: b138         	cbz	r0, 0x700a4a68 <_ntoa_format+0x1d8> @ imm = #0xe
700a4a58: e7ff         	b	0x700a4a5a <_ntoa_format+0x1ca> @ imm = #-0x2
700a4a5a: 9910         	ldr	r1, [sp, #0x40]
700a4a5c: 9a11         	ldr	r2, [sp, #0x44]
700a4a5e: 1c50         	adds	r0, r2, #0x1
700a4a60: 9011         	str	r0, [sp, #0x44]
700a4a62: 202d         	movs	r0, #0x2d
700a4a64: 5488         	strb	r0, [r1, r2]
700a4a66: e01b         	b	0x700a4aa0 <_ntoa_format+0x210> @ imm = #0x36
700a4a68: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a4a6c: 0740         	lsls	r0, r0, #0x1d
700a4a6e: 2800         	cmp	r0, #0x0
700a4a70: d507         	bpl	0x700a4a82 <_ntoa_format+0x1f2> @ imm = #0xe
700a4a72: e7ff         	b	0x700a4a74 <_ntoa_format+0x1e4> @ imm = #-0x2
700a4a74: 9910         	ldr	r1, [sp, #0x40]
700a4a76: 9a11         	ldr	r2, [sp, #0x44]
700a4a78: 1c50         	adds	r0, r2, #0x1
700a4a7a: 9011         	str	r0, [sp, #0x44]
700a4a7c: 202b         	movs	r0, #0x2b
700a4a7e: 5488         	strb	r0, [r1, r2]
700a4a80: e00d         	b	0x700a4a9e <_ntoa_format+0x20e> @ imm = #0x1a
700a4a82: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a4a86: 0700         	lsls	r0, r0, #0x1c
700a4a88: 2800         	cmp	r0, #0x0
700a4a8a: d507         	bpl	0x700a4a9c <_ntoa_format+0x20c> @ imm = #0xe
700a4a8c: e7ff         	b	0x700a4a8e <_ntoa_format+0x1fe> @ imm = #-0x2
700a4a8e: 9910         	ldr	r1, [sp, #0x40]
700a4a90: 9a11         	ldr	r2, [sp, #0x44]
700a4a92: 1c50         	adds	r0, r2, #0x1
700a4a94: 9011         	str	r0, [sp, #0x44]
700a4a96: 2020         	movs	r0, #0x20
700a4a98: 5488         	strb	r0, [r1, r2]
700a4a9a: e7ff         	b	0x700a4a9c <_ntoa_format+0x20c> @ imm = #-0x2
700a4a9c: e7ff         	b	0x700a4a9e <_ntoa_format+0x20e> @ imm = #-0x2
700a4a9e: e7ff         	b	0x700a4aa0 <_ntoa_format+0x210> @ imm = #-0x2
700a4aa0: e7ff         	b	0x700a4aa2 <_ntoa_format+0x212> @ imm = #-0x2
700a4aa2: 980b         	ldr	r0, [sp, #0x2c]
700a4aa4: 990a         	ldr	r1, [sp, #0x28]
700a4aa6: 9a09         	ldr	r2, [sp, #0x24]
700a4aa8: 9b08         	ldr	r3, [sp, #0x20]
700a4aaa: f8dd c040    	ldr.w	r12, [sp, #0x40]
700a4aae: 9c11         	ldr	r4, [sp, #0x44]
700a4ab0: 9d15         	ldr	r5, [sp, #0x54]
700a4ab2: 9e16         	ldr	r6, [sp, #0x58]
700a4ab4: 46ee         	mov	lr, sp
700a4ab6: f8ce 600c    	str.w	r6, [lr, #0xc]
700a4aba: f8ce 5008    	str.w	r5, [lr, #0x8]
700a4abe: f8ce 4004    	str.w	r4, [lr, #0x4]
700a4ac2: f8ce c000    	str.w	r12, [lr]
700a4ac6: f009 f803    	bl	0x700adad0 <_out_rev>   @ imm = #0x9006
700a4aca: b00c         	add	sp, #0x30
700a4acc: bd70         	pop	{r4, r5, r6, pc}
700a4ace: 0000         	movs	r0, r0

700a4ad0 <Udma_eventRegister>:
700a4ad0: b5b0         	push	{r4, r5, r7, lr}
700a4ad2: b088         	sub	sp, #0x20
700a4ad4: 9007         	str	r0, [sp, #0x1c]
700a4ad6: 9106         	str	r1, [sp, #0x18]
700a4ad8: 9205         	str	r2, [sp, #0x14]
700a4ada: 2000         	movs	r0, #0x0
700a4adc: 9004         	str	r0, [sp, #0x10]
700a4ade: 9003         	str	r0, [sp, #0xc]
700a4ae0: 9807         	ldr	r0, [sp, #0x1c]
700a4ae2: b130         	cbz	r0, 0x700a4af2 <Udma_eventRegister+0x22> @ imm = #0xc
700a4ae4: e7ff         	b	0x700a4ae6 <Udma_eventRegister+0x16> @ imm = #-0x2
700a4ae6: 9806         	ldr	r0, [sp, #0x18]
700a4ae8: b118         	cbz	r0, 0x700a4af2 <Udma_eventRegister+0x22> @ imm = #0x6
700a4aea: e7ff         	b	0x700a4aec <Udma_eventRegister+0x1c> @ imm = #-0x2
700a4aec: 9805         	ldr	r0, [sp, #0x14]
700a4aee: b920         	cbnz	r0, 0x700a4afa <Udma_eventRegister+0x2a> @ imm = #0x8
700a4af0: e7ff         	b	0x700a4af2 <Udma_eventRegister+0x22> @ imm = #-0x2
700a4af2: f06f 0001    	mvn	r0, #0x1
700a4af6: 9004         	str	r0, [sp, #0x10]
700a4af8: e7ff         	b	0x700a4afa <Udma_eventRegister+0x2a> @ imm = #-0x2
700a4afa: 9804         	ldr	r0, [sp, #0x10]
700a4afc: b988         	cbnz	r0, 0x700a4b22 <Udma_eventRegister+0x52> @ imm = #0x22
700a4afe: e7ff         	b	0x700a4b00 <Udma_eventRegister+0x30> @ imm = #-0x2
700a4b00: 9807         	ldr	r0, [sp, #0x1c]
700a4b02: 9002         	str	r0, [sp, #0x8]
700a4b04: 9802         	ldr	r0, [sp, #0x8]
700a4b06: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a4b0a: f64a 31cd    	movw	r1, #0xabcd
700a4b0e: f6ca 31dc    	movt	r1, #0xabdc
700a4b12: 4288         	cmp	r0, r1
700a4b14: d004         	beq	0x700a4b20 <Udma_eventRegister+0x50> @ imm = #0x8
700a4b16: e7ff         	b	0x700a4b18 <Udma_eventRegister+0x48> @ imm = #-0x2
700a4b18: f04f 30ff    	mov.w	r0, #0xffffffff
700a4b1c: 9004         	str	r0, [sp, #0x10]
700a4b1e: e7ff         	b	0x700a4b20 <Udma_eventRegister+0x50> @ imm = #-0x2
700a4b20: e7ff         	b	0x700a4b22 <Udma_eventRegister+0x52> @ imm = #-0x2
700a4b22: 9804         	ldr	r0, [sp, #0x10]
700a4b24: b930         	cbnz	r0, 0x700a4b34 <Udma_eventRegister+0x64> @ imm = #0xc
700a4b26: e7ff         	b	0x700a4b28 <Udma_eventRegister+0x58> @ imm = #-0x2
700a4b28: 9802         	ldr	r0, [sp, #0x8]
700a4b2a: 9905         	ldr	r1, [sp, #0x14]
700a4b2c: f006 fdf8    	bl	0x700ab720 <Udma_eventCheckParams> @ imm = #0x6bf0
700a4b30: 9004         	str	r0, [sp, #0x10]
700a4b32: e7ff         	b	0x700a4b34 <Udma_eventRegister+0x64> @ imm = #-0x2
700a4b34: 9804         	ldr	r0, [sp, #0x10]
700a4b36: bbb0         	cbnz	r0, 0x700a4ba6 <Udma_eventRegister+0xd6> @ imm = #0x6c
700a4b38: e7ff         	b	0x700a4b3a <Udma_eventRegister+0x6a> @ imm = #-0x2
700a4b3a: 9806         	ldr	r0, [sp, #0x18]
700a4b3c: 9001         	str	r0, [sp, #0x4]
700a4b3e: 9801         	ldr	r0, [sp, #0x4]
700a4b40: 3008         	adds	r0, #0x8
700a4b42: 9905         	ldr	r1, [sp, #0x14]
700a4b44: e8b1 501c    	ldm.w	r1!, {r2, r3, r4, r12, lr}
700a4b48: e8a0 501c    	stm.w	r0!, {r2, r3, r4, r12, lr}
700a4b4c: e8b1 501c    	ldm.w	r1!, {r2, r3, r4, r12, lr}
700a4b50: e8a0 501c    	stm.w	r0!, {r2, r3, r4, r12, lr}
700a4b54: e891 503c    	ldm.w	r1, {r2, r3, r4, r5, r12, lr}
700a4b58: e880 503c    	stm.w	r0, {r2, r3, r4, r5, r12, lr}
700a4b5c: 9802         	ldr	r0, [sp, #0x8]
700a4b5e: 9901         	ldr	r1, [sp, #0x4]
700a4b60: 6008         	str	r0, [r1]
700a4b62: 9901         	ldr	r1, [sp, #0x4]
700a4b64: f64f 70ff    	movw	r0, #0xffff
700a4b68: 6488         	str	r0, [r1, #0x48]
700a4b6a: 9901         	ldr	r1, [sp, #0x4]
700a4b6c: 64c8         	str	r0, [r1, #0x4c]
700a4b6e: 9901         	ldr	r1, [sp, #0x4]
700a4b70: 6508         	str	r0, [r1, #0x50]
700a4b72: 9901         	ldr	r1, [sp, #0x4]
700a4b74: 2000         	movs	r0, #0x0
700a4b76: f6cf 70ff    	movt	r0, #0xffff
700a4b7a: 6548         	str	r0, [r1, #0x54]
700a4b7c: 9901         	ldr	r1, [sp, #0x4]
700a4b7e: 6588         	str	r0, [r1, #0x58]
700a4b80: 9901         	ldr	r1, [sp, #0x4]
700a4b82: 2000         	movs	r0, #0x0
700a4b84: 65c8         	str	r0, [r1, #0x5c]
700a4b86: 9901         	ldr	r1, [sp, #0x4]
700a4b88: 6608         	str	r0, [r1, #0x60]
700a4b8a: 9901         	ldr	r1, [sp, #0x4]
700a4b8c: 6648         	str	r0, [r1, #0x64]
700a4b8e: 9901         	ldr	r1, [sp, #0x4]
700a4b90: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a4b94: f8c1 0088    	str.w	r0, [r1, #0x88]
700a4b98: 9901         	ldr	r1, [sp, #0x4]
700a4b9a: f8c1 0090    	str.w	r0, [r1, #0x90]
700a4b9e: 9901         	ldr	r1, [sp, #0x4]
700a4ba0: f8c1 0094    	str.w	r0, [r1, #0x94]
700a4ba4: e7ff         	b	0x700a4ba6 <Udma_eventRegister+0xd6> @ imm = #-0x2
700a4ba6: 9804         	ldr	r0, [sp, #0x10]
700a4ba8: 2800         	cmp	r0, #0x0
700a4baa: f040 809f    	bne.w	0x700a4cec <Udma_eventRegister+0x21c> @ imm = #0x13e
700a4bae: e7ff         	b	0x700a4bb0 <Udma_eventRegister+0xe0> @ imm = #-0x2
700a4bb0: 9802         	ldr	r0, [sp, #0x8]
700a4bb2: 6800         	ldr	r0, [r0]
700a4bb4: b130         	cbz	r0, 0x700a4bc4 <Udma_eventRegister+0xf4> @ imm = #0xc
700a4bb6: e7ff         	b	0x700a4bb8 <Udma_eventRegister+0xe8> @ imm = #-0x2
700a4bb8: 9805         	ldr	r0, [sp, #0x14]
700a4bba: 6800         	ldr	r0, [r0]
700a4bbc: 2802         	cmp	r0, #0x2
700a4bbe: d101         	bne	0x700a4bc4 <Udma_eventRegister+0xf4> @ imm = #0x2
700a4bc0: e7ff         	b	0x700a4bc2 <Udma_eventRegister+0xf2> @ imm = #-0x2
700a4bc2: e092         	b	0x700a4cea <Udma_eventRegister+0x21a> @ imm = #0x124
700a4bc4: 9802         	ldr	r0, [sp, #0x8]
700a4bc6: 9901         	ldr	r1, [sp, #0x4]
700a4bc8: f000 f89a    	bl	0x700a4d00 <Udma_eventAllocResource> @ imm = #0x134
700a4bcc: 9004         	str	r0, [sp, #0x10]
700a4bce: 9804         	ldr	r0, [sp, #0x10]
700a4bd0: b918         	cbnz	r0, 0x700a4bda <Udma_eventRegister+0x10a> @ imm = #0x6
700a4bd2: e7ff         	b	0x700a4bd4 <Udma_eventRegister+0x104> @ imm = #-0x2
700a4bd4: 2001         	movs	r0, #0x1
700a4bd6: 9003         	str	r0, [sp, #0xc]
700a4bd8: e000         	b	0x700a4bdc <Udma_eventRegister+0x10c> @ imm = #0x0
700a4bda: e7ff         	b	0x700a4bdc <Udma_eventRegister+0x10c> @ imm = #-0x2
700a4bdc: 9804         	ldr	r0, [sp, #0x10]
700a4bde: b9a0         	cbnz	r0, 0x700a4c0a <Udma_eventRegister+0x13a> @ imm = #0x28
700a4be0: e7ff         	b	0x700a4be2 <Udma_eventRegister+0x112> @ imm = #-0x2
700a4be2: 9901         	ldr	r1, [sp, #0x4]
700a4be4: f64a 30cd    	movw	r0, #0xabcd
700a4be8: f6ca 30dc    	movt	r0, #0xabdc
700a4bec: f8c1 0098    	str.w	r0, [r1, #0x98]
700a4bf0: 9802         	ldr	r0, [sp, #0x8]
700a4bf2: 9901         	ldr	r1, [sp, #0x4]
700a4bf4: f7fd fb3c    	bl	0x700a2270 <Udma_eventConfig> @ imm = #-0x2988
700a4bf8: 9004         	str	r0, [sp, #0x10]
700a4bfa: 9804         	ldr	r0, [sp, #0x10]
700a4bfc: b918         	cbnz	r0, 0x700a4c06 <Udma_eventRegister+0x136> @ imm = #0x6
700a4bfe: e7ff         	b	0x700a4c00 <Udma_eventRegister+0x130> @ imm = #-0x2
700a4c00: 2001         	movs	r0, #0x1
700a4c02: 9003         	str	r0, [sp, #0xc]
700a4c04: e000         	b	0x700a4c08 <Udma_eventRegister+0x138> @ imm = #0x0
700a4c06: e7ff         	b	0x700a4c08 <Udma_eventRegister+0x138> @ imm = #-0x2
700a4c08: e7ff         	b	0x700a4c0a <Udma_eventRegister+0x13a> @ imm = #-0x2
700a4c0a: 9804         	ldr	r0, [sp, #0x10]
700a4c0c: b170         	cbz	r0, 0x700a4c2c <Udma_eventRegister+0x15c> @ imm = #0x1c
700a4c0e: e7ff         	b	0x700a4c10 <Udma_eventRegister+0x140> @ imm = #-0x2
700a4c10: 9803         	ldr	r0, [sp, #0xc]
700a4c12: 2801         	cmp	r0, #0x1
700a4c14: d109         	bne	0x700a4c2a <Udma_eventRegister+0x15a> @ imm = #0x12
700a4c16: e7ff         	b	0x700a4c18 <Udma_eventRegister+0x148> @ imm = #-0x2
700a4c18: 9802         	ldr	r0, [sp, #0x8]
700a4c1a: 9901         	ldr	r1, [sp, #0x4]
700a4c1c: f007 fb00    	bl	0x700ac220 <Udma_eventFreeResource> @ imm = #0x7600
700a4c20: 9901         	ldr	r1, [sp, #0x4]
700a4c22: 2000         	movs	r0, #0x0
700a4c24: f8c1 0098    	str.w	r0, [r1, #0x98]
700a4c28: e7ff         	b	0x700a4c2a <Udma_eventRegister+0x15a> @ imm = #-0x2
700a4c2a: e05d         	b	0x700a4ce8 <Udma_eventRegister+0x218> @ imm = #0xba
700a4c2c: 9801         	ldr	r0, [sp, #0x4]
700a4c2e: f8d0 0094    	ldr.w	r0, [r0, #0x94]
700a4c32: 3020         	adds	r0, #0x20
700a4c34: 9905         	ldr	r1, [sp, #0x14]
700a4c36: 6248         	str	r0, [r1, #0x24]
700a4c38: 9801         	ldr	r0, [sp, #0x4]
700a4c3a: f8d0 0094    	ldr.w	r0, [r0, #0x94]
700a4c3e: 3018         	adds	r0, #0x18
700a4c40: 9905         	ldr	r1, [sp, #0x14]
700a4c42: 6288         	str	r0, [r1, #0x28]
700a4c44: 9801         	ldr	r0, [sp, #0x4]
700a4c46: 6d00         	ldr	r0, [r0, #0x50]
700a4c48: f64f 71ff    	movw	r1, #0xffff
700a4c4c: 4288         	cmp	r0, r1
700a4c4e: d017         	beq	0x700a4c80 <Udma_eventRegister+0x1b0> @ imm = #0x2e
700a4c50: e7ff         	b	0x700a4c52 <Udma_eventRegister+0x182> @ imm = #-0x2
700a4c52: 9801         	ldr	r0, [sp, #0x4]
700a4c54: 6d03         	ldr	r3, [r0, #0x50]
700a4c56: f1a3 0120    	sub.w	r1, r3, #0x20
700a4c5a: 2201         	movs	r2, #0x1
700a4c5c: fa02 fc01    	lsl.w	r12, r2, r1
700a4c60: f1c3 0020    	rsb.w	r0, r3, #0x20
700a4c64: fa22 f000    	lsr.w	r0, r2, r0
700a4c68: 2900         	cmp	r1, #0x0
700a4c6a: bf58         	it	pl
700a4c6c: 4660         	movpl	r0, r12
700a4c6e: fa02 f203    	lsl.w	r2, r2, r3
700a4c72: 2900         	cmp	r1, #0x0
700a4c74: bf58         	it	pl
700a4c76: 2200         	movpl	r2, #0x0
700a4c78: 9905         	ldr	r1, [sp, #0x14]
700a4c7a: 630a         	str	r2, [r1, #0x30]
700a4c7c: 6348         	str	r0, [r1, #0x34]
700a4c7e: e004         	b	0x700a4c8a <Udma_eventRegister+0x1ba> @ imm = #0x8
700a4c80: 9905         	ldr	r1, [sp, #0x14]
700a4c82: 2000         	movs	r0, #0x0
700a4c84: 6348         	str	r0, [r1, #0x34]
700a4c86: 6308         	str	r0, [r1, #0x30]
700a4c88: e7ff         	b	0x700a4c8a <Udma_eventRegister+0x1ba> @ imm = #-0x2
700a4c8a: 9801         	ldr	r0, [sp, #0x4]
700a4c8c: 6980         	ldr	r0, [r0, #0x18]
700a4c8e: b948         	cbnz	r0, 0x700a4ca4 <Udma_eventRegister+0x1d4> @ imm = #0x12
700a4c90: e7ff         	b	0x700a4c92 <Udma_eventRegister+0x1c2> @ imm = #-0x2
700a4c92: 9801         	ldr	r0, [sp, #0x4]
700a4c94: 6cc0         	ldr	r0, [r0, #0x4c]
700a4c96: 9905         	ldr	r1, [sp, #0x14]
700a4c98: 6388         	str	r0, [r1, #0x38]
700a4c9a: 9801         	ldr	r0, [sp, #0x4]
700a4c9c: 6d80         	ldr	r0, [r0, #0x58]
700a4c9e: 9905         	ldr	r1, [sp, #0x14]
700a4ca0: 63c8         	str	r0, [r1, #0x3c]
700a4ca2: e00a         	b	0x700a4cba <Udma_eventRegister+0x1ea> @ imm = #0x14
700a4ca4: 9801         	ldr	r0, [sp, #0x4]
700a4ca6: 6980         	ldr	r0, [r0, #0x18]
700a4ca8: 6cc0         	ldr	r0, [r0, #0x4c]
700a4caa: 9905         	ldr	r1, [sp, #0x14]
700a4cac: 6388         	str	r0, [r1, #0x38]
700a4cae: 9801         	ldr	r0, [sp, #0x4]
700a4cb0: 6980         	ldr	r0, [r0, #0x18]
700a4cb2: 6d80         	ldr	r0, [r0, #0x58]
700a4cb4: 9905         	ldr	r1, [sp, #0x14]
700a4cb6: 63c8         	str	r0, [r1, #0x3c]
700a4cb8: e7ff         	b	0x700a4cba <Udma_eventRegister+0x1ea> @ imm = #-0x2
700a4cba: 9805         	ldr	r0, [sp, #0x14]
700a4cbc: 6a40         	ldr	r0, [r0, #0x24]
700a4cbe: 9901         	ldr	r1, [sp, #0x4]
700a4cc0: 62c8         	str	r0, [r1, #0x2c]
700a4cc2: 9805         	ldr	r0, [sp, #0x14]
700a4cc4: 6a80         	ldr	r0, [r0, #0x28]
700a4cc6: 9901         	ldr	r1, [sp, #0x4]
700a4cc8: 6308         	str	r0, [r1, #0x30]
700a4cca: 9905         	ldr	r1, [sp, #0x14]
700a4ccc: 6b08         	ldr	r0, [r1, #0x30]
700a4cce: 6b4a         	ldr	r2, [r1, #0x34]
700a4cd0: 9901         	ldr	r1, [sp, #0x4]
700a4cd2: 63ca         	str	r2, [r1, #0x3c]
700a4cd4: 6388         	str	r0, [r1, #0x38]
700a4cd6: 9805         	ldr	r0, [sp, #0x14]
700a4cd8: 6b80         	ldr	r0, [r0, #0x38]
700a4cda: 9901         	ldr	r1, [sp, #0x4]
700a4cdc: 6408         	str	r0, [r1, #0x40]
700a4cde: 9805         	ldr	r0, [sp, #0x14]
700a4ce0: 6bc0         	ldr	r0, [r0, #0x3c]
700a4ce2: 9901         	ldr	r1, [sp, #0x4]
700a4ce4: 6448         	str	r0, [r1, #0x44]
700a4ce6: e7ff         	b	0x700a4ce8 <Udma_eventRegister+0x218> @ imm = #-0x2
700a4ce8: e7ff         	b	0x700a4cea <Udma_eventRegister+0x21a> @ imm = #-0x2
700a4cea: e7ff         	b	0x700a4cec <Udma_eventRegister+0x21c> @ imm = #-0x2
700a4cec: 9804         	ldr	r0, [sp, #0x10]
700a4cee: b008         	add	sp, #0x20
700a4cf0: bdb0         	pop	{r4, r5, r7, pc}
		...
700a4cfe: 0000         	movs	r0, r0

700a4d00 <Udma_eventAllocResource>:
700a4d00: b580         	push	{r7, lr}
700a4d02: b08a         	sub	sp, #0x28
700a4d04: 9009         	str	r0, [sp, #0x24]
700a4d06: 9108         	str	r1, [sp, #0x20]
700a4d08: 2000         	movs	r0, #0x0
700a4d0a: 9007         	str	r0, [sp, #0x1c]
700a4d0c: 9808         	ldr	r0, [sp, #0x20]
700a4d0e: 3008         	adds	r0, #0x8
700a4d10: 9004         	str	r0, [sp, #0x10]
700a4d12: 9804         	ldr	r0, [sp, #0x10]
700a4d14: 6800         	ldr	r0, [r0]
700a4d16: 2805         	cmp	r0, #0x5
700a4d18: d01b         	beq	0x700a4d52 <Udma_eventAllocResource+0x52> @ imm = #0x36
700a4d1a: e7ff         	b	0x700a4d1c <Udma_eventAllocResource+0x1c> @ imm = #-0x2
700a4d1c: 9809         	ldr	r0, [sp, #0x24]
700a4d1e: f009 ff8f    	bl	0x700aec40 <Udma_rmAllocEvent> @ imm = #0x9f1e
700a4d22: 9908         	ldr	r1, [sp, #0x20]
700a4d24: 6488         	str	r0, [r1, #0x48]
700a4d26: 9808         	ldr	r0, [sp, #0x20]
700a4d28: 6c80         	ldr	r0, [r0, #0x48]
700a4d2a: f64f 71ff    	movw	r1, #0xffff
700a4d2e: 4288         	cmp	r0, r1
700a4d30: d104         	bne	0x700a4d3c <Udma_eventAllocResource+0x3c> @ imm = #0x8
700a4d32: e7ff         	b	0x700a4d34 <Udma_eventAllocResource+0x34> @ imm = #-0x2
700a4d34: f06f 0004    	mvn	r0, #0x4
700a4d38: 9007         	str	r0, [sp, #0x1c]
700a4d3a: e009         	b	0x700a4d50 <Udma_eventAllocResource+0x50> @ imm = #0x12
700a4d3c: 9809         	ldr	r0, [sp, #0x24]
700a4d3e: f8d0 00a0    	ldr.w	r0, [r0, #0xa0]
700a4d42: 9908         	ldr	r1, [sp, #0x20]
700a4d44: 6c8a         	ldr	r2, [r1, #0x48]
700a4d46: eb00 00c2    	add.w	r0, r0, r2, lsl #3
700a4d4a: f8c1 0090    	str.w	r0, [r1, #0x90]
700a4d4e: e7ff         	b	0x700a4d50 <Udma_eventAllocResource+0x50> @ imm = #-0x2
700a4d50: e7ff         	b	0x700a4d52 <Udma_eventAllocResource+0x52> @ imm = #-0x2
700a4d52: 9807         	ldr	r0, [sp, #0x1c]
700a4d54: bb00         	cbnz	r0, 0x700a4d98 <Udma_eventAllocResource+0x98> @ imm = #0x40
700a4d56: e7ff         	b	0x700a4d58 <Udma_eventAllocResource+0x58> @ imm = #-0x2
700a4d58: 9804         	ldr	r0, [sp, #0x10]
700a4d5a: 6840         	ldr	r0, [r0, #0x4]
700a4d5c: 2801         	cmp	r0, #0x1
700a4d5e: d009         	beq	0x700a4d74 <Udma_eventAllocResource+0x74> @ imm = #0x12
700a4d60: e7ff         	b	0x700a4d62 <Udma_eventAllocResource+0x62> @ imm = #-0x2
700a4d62: 9804         	ldr	r0, [sp, #0x10]
700a4d64: 6840         	ldr	r0, [r0, #0x4]
700a4d66: 2802         	cmp	r0, #0x2
700a4d68: d115         	bne	0x700a4d96 <Udma_eventAllocResource+0x96> @ imm = #0x2a
700a4d6a: e7ff         	b	0x700a4d6c <Udma_eventAllocResource+0x6c> @ imm = #-0x2
700a4d6c: 9804         	ldr	r0, [sp, #0x10]
700a4d6e: 6900         	ldr	r0, [r0, #0x10]
700a4d70: b988         	cbnz	r0, 0x700a4d96 <Udma_eventAllocResource+0x96> @ imm = #0x22
700a4d72: e7ff         	b	0x700a4d74 <Udma_eventAllocResource+0x74> @ imm = #-0x2
700a4d74: 9809         	ldr	r0, [sp, #0x24]
700a4d76: f009 ffb3    	bl	0x700aece0 <Udma_rmAllocVintr> @ imm = #0x9f66
700a4d7a: 9908         	ldr	r1, [sp, #0x20]
700a4d7c: 64c8         	str	r0, [r1, #0x4c]
700a4d7e: 9808         	ldr	r0, [sp, #0x20]
700a4d80: 6cc0         	ldr	r0, [r0, #0x4c]
700a4d82: f64f 71ff    	movw	r1, #0xffff
700a4d86: 4288         	cmp	r0, r1
700a4d88: d104         	bne	0x700a4d94 <Udma_eventAllocResource+0x94> @ imm = #0x8
700a4d8a: e7ff         	b	0x700a4d8c <Udma_eventAllocResource+0x8c> @ imm = #-0x2
700a4d8c: f06f 0004    	mvn	r0, #0x4
700a4d90: 9007         	str	r0, [sp, #0x1c]
700a4d92: e7ff         	b	0x700a4d94 <Udma_eventAllocResource+0x94> @ imm = #-0x2
700a4d94: e7ff         	b	0x700a4d96 <Udma_eventAllocResource+0x96> @ imm = #-0x2
700a4d96: e7ff         	b	0x700a4d98 <Udma_eventAllocResource+0x98> @ imm = #-0x2
700a4d98: 9807         	ldr	r0, [sp, #0x1c]
700a4d9a: b9b8         	cbnz	r0, 0x700a4dcc <Udma_eventAllocResource+0xcc> @ imm = #0x2e
700a4d9c: e7ff         	b	0x700a4d9e <Udma_eventAllocResource+0x9e> @ imm = #-0x2
700a4d9e: 9804         	ldr	r0, [sp, #0x10]
700a4da0: 6800         	ldr	r0, [r0]
700a4da2: 2805         	cmp	r0, #0x5
700a4da4: d011         	beq	0x700a4dca <Udma_eventAllocResource+0xca> @ imm = #0x22
700a4da6: e7ff         	b	0x700a4da8 <Udma_eventAllocResource+0xa8> @ imm = #-0x2
700a4da8: 9808         	ldr	r0, [sp, #0x20]
700a4daa: f008 f951    	bl	0x700ad050 <Udma_rmAllocVintrBit> @ imm = #0x82a2
700a4dae: 9908         	ldr	r1, [sp, #0x20]
700a4db0: 6508         	str	r0, [r1, #0x50]
700a4db2: 9808         	ldr	r0, [sp, #0x20]
700a4db4: 6d00         	ldr	r0, [r0, #0x50]
700a4db6: f64f 71ff    	movw	r1, #0xffff
700a4dba: 4288         	cmp	r0, r1
700a4dbc: d104         	bne	0x700a4dc8 <Udma_eventAllocResource+0xc8> @ imm = #0x8
700a4dbe: e7ff         	b	0x700a4dc0 <Udma_eventAllocResource+0xc0> @ imm = #-0x2
700a4dc0: f06f 0004    	mvn	r0, #0x4
700a4dc4: 9007         	str	r0, [sp, #0x1c]
700a4dc6: e7ff         	b	0x700a4dc8 <Udma_eventAllocResource+0xc8> @ imm = #-0x2
700a4dc8: e7ff         	b	0x700a4dca <Udma_eventAllocResource+0xca> @ imm = #-0x2
700a4dca: e7ff         	b	0x700a4dcc <Udma_eventAllocResource+0xcc> @ imm = #-0x2
700a4dcc: 9807         	ldr	r0, [sp, #0x1c]
700a4dce: 2800         	cmp	r0, #0x0
700a4dd0: d146         	bne	0x700a4e60 <Udma_eventAllocResource+0x160> @ imm = #0x8c
700a4dd2: e7ff         	b	0x700a4dd4 <Udma_eventAllocResource+0xd4> @ imm = #-0x2
700a4dd4: 9804         	ldr	r0, [sp, #0x10]
700a4dd6: 6940         	ldr	r0, [r0, #0x14]
700a4dd8: b120         	cbz	r0, 0x700a4de4 <Udma_eventAllocResource+0xe4> @ imm = #0x8
700a4dda: e7ff         	b	0x700a4ddc <Udma_eventAllocResource+0xdc> @ imm = #-0x2
700a4ddc: 9804         	ldr	r0, [sp, #0x10]
700a4dde: 6900         	ldr	r0, [r0, #0x10]
700a4de0: b128         	cbz	r0, 0x700a4dee <Udma_eventAllocResource+0xee> @ imm = #0xa
700a4de2: e7ff         	b	0x700a4de4 <Udma_eventAllocResource+0xe4> @ imm = #-0x2
700a4de4: 9804         	ldr	r0, [sp, #0x10]
700a4de6: 6800         	ldr	r0, [r0]
700a4de8: 2805         	cmp	r0, #0x5
700a4dea: d138         	bne	0x700a4e5e <Udma_eventAllocResource+0x15e> @ imm = #0x70
700a4dec: e7ff         	b	0x700a4dee <Udma_eventAllocResource+0xee> @ imm = #-0x2
700a4dee: 9804         	ldr	r0, [sp, #0x10]
700a4df0: 6a00         	ldr	r0, [r0, #0x20]
700a4df2: 2101         	movs	r1, #0x1
700a4df4: f6cf 71ff    	movt	r1, #0xffff
700a4df8: 4288         	cmp	r0, r1
700a4dfa: d007         	beq	0x700a4e0c <Udma_eventAllocResource+0x10c> @ imm = #0xe
700a4dfc: e7ff         	b	0x700a4dfe <Udma_eventAllocResource+0xfe> @ imm = #-0x2
700a4dfe: 9809         	ldr	r0, [sp, #0x24]
700a4e00: 9904         	ldr	r1, [sp, #0x10]
700a4e02: 6a09         	ldr	r1, [r1, #0x20]
700a4e04: f00f fdd4    	bl	0x700b49b0 <Udma_rmTranslateCoreIntrInput> @ imm = #0xfba8
700a4e08: 9005         	str	r0, [sp, #0x14]
700a4e0a: e003         	b	0x700a4e14 <Udma_eventAllocResource+0x114> @ imm = #0x6
700a4e0c: 9804         	ldr	r0, [sp, #0x10]
700a4e0e: 6a00         	ldr	r0, [r0, #0x20]
700a4e10: 9005         	str	r0, [sp, #0x14]
700a4e12: e7ff         	b	0x700a4e14 <Udma_eventAllocResource+0x114> @ imm = #-0x2
700a4e14: 9805         	ldr	r0, [sp, #0x14]
700a4e16: f510 3f80    	cmn.w	r0, #0x10000
700a4e1a: d015         	beq	0x700a4e48 <Udma_eventAllocResource+0x148> @ imm = #0x2a
700a4e1c: e7ff         	b	0x700a4e1e <Udma_eventAllocResource+0x11e> @ imm = #-0x2
700a4e1e: 9805         	ldr	r0, [sp, #0x14]
700a4e20: 9909         	ldr	r1, [sp, #0x24]
700a4e22: f004 feb5    	bl	0x700a9b90 <Udma_rmAllocIrIntr> @ imm = #0x4d6a
700a4e26: 9908         	ldr	r1, [sp, #0x20]
700a4e28: 6548         	str	r0, [r1, #0x54]
700a4e2a: 9808         	ldr	r0, [sp, #0x20]
700a4e2c: 6d40         	ldr	r0, [r0, #0x54]
700a4e2e: f510 3f80    	cmn.w	r0, #0x10000
700a4e32: d008         	beq	0x700a4e46 <Udma_eventAllocResource+0x146> @ imm = #0x10
700a4e34: e7ff         	b	0x700a4e36 <Udma_eventAllocResource+0x136> @ imm = #-0x2
700a4e36: 9809         	ldr	r0, [sp, #0x24]
700a4e38: 9908         	ldr	r1, [sp, #0x20]
700a4e3a: 6d49         	ldr	r1, [r1, #0x54]
700a4e3c: f00f fdd0    	bl	0x700b49e0 <Udma_rmTranslateIrOutput> @ imm = #0xfba0
700a4e40: 9908         	ldr	r1, [sp, #0x20]
700a4e42: 6588         	str	r0, [r1, #0x58]
700a4e44: e7ff         	b	0x700a4e46 <Udma_eventAllocResource+0x146> @ imm = #-0x2
700a4e46: e7ff         	b	0x700a4e48 <Udma_eventAllocResource+0x148> @ imm = #-0x2
700a4e48: 9808         	ldr	r0, [sp, #0x20]
700a4e4a: 6d80         	ldr	r0, [r0, #0x58]
700a4e4c: f510 3f80    	cmn.w	r0, #0x10000
700a4e50: d104         	bne	0x700a4e5c <Udma_eventAllocResource+0x15c> @ imm = #0x8
700a4e52: e7ff         	b	0x700a4e54 <Udma_eventAllocResource+0x154> @ imm = #-0x2
700a4e54: f06f 0004    	mvn	r0, #0x4
700a4e58: 9007         	str	r0, [sp, #0x1c]
700a4e5a: e7ff         	b	0x700a4e5c <Udma_eventAllocResource+0x15c> @ imm = #-0x2
700a4e5c: e7ff         	b	0x700a4e5e <Udma_eventAllocResource+0x15e> @ imm = #-0x2
700a4e5e: e7ff         	b	0x700a4e60 <Udma_eventAllocResource+0x160> @ imm = #-0x2
700a4e60: 9807         	ldr	r0, [sp, #0x1c]
700a4e62: bb18         	cbnz	r0, 0x700a4eac <Udma_eventAllocResource+0x1ac> @ imm = #0x46
700a4e64: e7ff         	b	0x700a4e66 <Udma_eventAllocResource+0x166> @ imm = #-0x2
700a4e66: f010 ef86    	blx	0x700b5d74 <HwiP_disable> @ imm = #0x10f0c
700a4e6a: 9002         	str	r0, [sp, #0x8]
700a4e6c: 9908         	ldr	r1, [sp, #0x20]
700a4e6e: 2000         	movs	r0, #0x0
700a4e70: 6608         	str	r0, [r1, #0x60]
700a4e72: 9908         	ldr	r1, [sp, #0x20]
700a4e74: 65c8         	str	r0, [r1, #0x5c]
700a4e76: 9804         	ldr	r0, [sp, #0x10]
700a4e78: 6900         	ldr	r0, [r0, #0x10]
700a4e7a: b198         	cbz	r0, 0x700a4ea4 <Udma_eventAllocResource+0x1a4> @ imm = #0x26
700a4e7c: e7ff         	b	0x700a4e7e <Udma_eventAllocResource+0x17e> @ imm = #-0x2
700a4e7e: 9804         	ldr	r0, [sp, #0x10]
700a4e80: 6900         	ldr	r0, [r0, #0x10]
700a4e82: 9003         	str	r0, [sp, #0xc]
700a4e84: e7ff         	b	0x700a4e86 <Udma_eventAllocResource+0x186> @ imm = #-0x2
700a4e86: 9803         	ldr	r0, [sp, #0xc]
700a4e88: 6dc0         	ldr	r0, [r0, #0x5c]
700a4e8a: b120         	cbz	r0, 0x700a4e96 <Udma_eventAllocResource+0x196> @ imm = #0x8
700a4e8c: e7ff         	b	0x700a4e8e <Udma_eventAllocResource+0x18e> @ imm = #-0x2
700a4e8e: 9803         	ldr	r0, [sp, #0xc]
700a4e90: 6dc0         	ldr	r0, [r0, #0x5c]
700a4e92: 9003         	str	r0, [sp, #0xc]
700a4e94: e7f7         	b	0x700a4e86 <Udma_eventAllocResource+0x186> @ imm = #-0x12
700a4e96: 9803         	ldr	r0, [sp, #0xc]
700a4e98: 9908         	ldr	r1, [sp, #0x20]
700a4e9a: 6608         	str	r0, [r1, #0x60]
700a4e9c: 9808         	ldr	r0, [sp, #0x20]
700a4e9e: 9903         	ldr	r1, [sp, #0xc]
700a4ea0: 65c8         	str	r0, [r1, #0x5c]
700a4ea2: e7ff         	b	0x700a4ea4 <Udma_eventAllocResource+0x1a4> @ imm = #-0x2
700a4ea4: 9802         	ldr	r0, [sp, #0x8]
700a4ea6: f010 ef86    	blx	0x700b5db4 <HwiP_restore> @ imm = #0x10f0c
700a4eaa: e7ff         	b	0x700a4eac <Udma_eventAllocResource+0x1ac> @ imm = #-0x2
700a4eac: 9807         	ldr	r0, [sp, #0x1c]
700a4eae: b9a0         	cbnz	r0, 0x700a4eda <Udma_eventAllocResource+0x1da> @ imm = #0x28
700a4eb0: e7ff         	b	0x700a4eb2 <Udma_eventAllocResource+0x1b2> @ imm = #-0x2
700a4eb2: 9804         	ldr	r0, [sp, #0x10]
700a4eb4: 6800         	ldr	r0, [r0]
700a4eb6: 2803         	cmp	r0, #0x3
700a4eb8: d10e         	bne	0x700a4ed8 <Udma_eventAllocResource+0x1d8> @ imm = #0x1c
700a4eba: e7ff         	b	0x700a4ebc <Udma_eventAllocResource+0x1bc> @ imm = #-0x2
700a4ebc: 9804         	ldr	r0, [sp, #0x10]
700a4ebe: 6880         	ldr	r0, [r0, #0x8]
700a4ec0: 9001         	str	r0, [sp, #0x4]
700a4ec2: 9801         	ldr	r0, [sp, #0x4]
700a4ec4: f8d0 0248    	ldr.w	r0, [r0, #0x248]
700a4ec8: 2801         	cmp	r0, #0x1
700a4eca: d104         	bne	0x700a4ed6 <Udma_eventAllocResource+0x1d6> @ imm = #0x8
700a4ecc: e7ff         	b	0x700a4ece <Udma_eventAllocResource+0x1ce> @ imm = #-0x2
700a4ece: f06f 0004    	mvn	r0, #0x4
700a4ed2: 9007         	str	r0, [sp, #0x1c]
700a4ed4: e7ff         	b	0x700a4ed6 <Udma_eventAllocResource+0x1d6> @ imm = #-0x2
700a4ed6: e7ff         	b	0x700a4ed8 <Udma_eventAllocResource+0x1d8> @ imm = #-0x2
700a4ed8: e7ff         	b	0x700a4eda <Udma_eventAllocResource+0x1da> @ imm = #-0x2
700a4eda: 9807         	ldr	r0, [sp, #0x1c]
700a4edc: b128         	cbz	r0, 0x700a4eea <Udma_eventAllocResource+0x1ea> @ imm = #0xa
700a4ede: e7ff         	b	0x700a4ee0 <Udma_eventAllocResource+0x1e0> @ imm = #-0x2
700a4ee0: 9809         	ldr	r0, [sp, #0x24]
700a4ee2: 9908         	ldr	r1, [sp, #0x20]
700a4ee4: f007 f99c    	bl	0x700ac220 <Udma_eventFreeResource> @ imm = #0x7338
700a4ee8: e016         	b	0x700a4f18 <Udma_eventAllocResource+0x218> @ imm = #0x2c
700a4eea: 9804         	ldr	r0, [sp, #0x10]
700a4eec: 6900         	ldr	r0, [r0, #0x10]
700a4eee: b920         	cbnz	r0, 0x700a4efa <Udma_eventAllocResource+0x1fa> @ imm = #0x8
700a4ef0: e7ff         	b	0x700a4ef2 <Udma_eventAllocResource+0x1f2> @ imm = #-0x2
700a4ef2: 9808         	ldr	r0, [sp, #0x20]
700a4ef4: 6cc0         	ldr	r0, [r0, #0x4c]
700a4ef6: 9006         	str	r0, [sp, #0x18]
700a4ef8: e004         	b	0x700a4f04 <Udma_eventAllocResource+0x204> @ imm = #0x8
700a4efa: 9804         	ldr	r0, [sp, #0x10]
700a4efc: 6900         	ldr	r0, [r0, #0x10]
700a4efe: 6cc0         	ldr	r0, [r0, #0x4c]
700a4f00: 9006         	str	r0, [sp, #0x18]
700a4f02: e7ff         	b	0x700a4f04 <Udma_eventAllocResource+0x204> @ imm = #-0x2
700a4f04: 9809         	ldr	r0, [sp, #0x24]
700a4f06: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a4f0a: 9906         	ldr	r1, [sp, #0x18]
700a4f0c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a4f10: 9908         	ldr	r1, [sp, #0x20]
700a4f12: f8c1 0094    	str.w	r0, [r1, #0x94]
700a4f16: e7ff         	b	0x700a4f18 <Udma_eventAllocResource+0x218> @ imm = #-0x2
700a4f18: 9807         	ldr	r0, [sp, #0x1c]
700a4f1a: b00a         	add	sp, #0x28
700a4f1c: bd80         	pop	{r7, pc}
700a4f1e: 0000         	movs	r0, r0

700a4f20 <_tx_queue_send>:
700a4f20: b580         	push	{r7, lr}
700a4f22: b08c         	sub	sp, #0x30
700a4f24: 900b         	str	r0, [sp, #0x2c]
700a4f26: 910a         	str	r1, [sp, #0x28]
700a4f28: 9209         	str	r2, [sp, #0x24]
700a4f2a: 2000         	movs	r0, #0x0
700a4f2c: 9000         	str	r0, [sp]
700a4f2e: f7fd ee72    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x231c
700a4f32: 9008         	str	r0, [sp, #0x20]
700a4f34: 980b         	ldr	r0, [sp, #0x2c]
700a4f36: 6ac0         	ldr	r0, [r0, #0x2c]
700a4f38: 9003         	str	r0, [sp, #0xc]
700a4f3a: 980b         	ldr	r0, [sp, #0x2c]
700a4f3c: 6940         	ldr	r0, [r0, #0x14]
700a4f3e: 2800         	cmp	r0, #0x0
700a4f40: f000 8099    	beq.w	0x700a5076 <_tx_queue_send+0x156> @ imm = #0x132
700a4f44: e7ff         	b	0x700a4f46 <_tx_queue_send+0x26> @ imm = #-0x2
700a4f46: 9803         	ldr	r0, [sp, #0xc]
700a4f48: bbe8         	cbnz	r0, 0x700a4fc6 <_tx_queue_send+0xa6> @ imm = #0x7a
700a4f4a: e7ff         	b	0x700a4f4c <_tx_queue_send+0x2c> @ imm = #-0x2
700a4f4c: 990b         	ldr	r1, [sp, #0x2c]
700a4f4e: 6948         	ldr	r0, [r1, #0x14]
700a4f50: 3801         	subs	r0, #0x1
700a4f52: 6148         	str	r0, [r1, #0x14]
700a4f54: 990b         	ldr	r1, [sp, #0x2c]
700a4f56: 6908         	ldr	r0, [r1, #0x10]
700a4f58: 3001         	adds	r0, #0x1
700a4f5a: 6108         	str	r0, [r1, #0x10]
700a4f5c: 980a         	ldr	r0, [sp, #0x28]
700a4f5e: 9006         	str	r0, [sp, #0x18]
700a4f60: 980b         	ldr	r0, [sp, #0x2c]
700a4f62: 6a40         	ldr	r0, [r0, #0x24]
700a4f64: 9005         	str	r0, [sp, #0x14]
700a4f66: 980b         	ldr	r0, [sp, #0x2c]
700a4f68: 6880         	ldr	r0, [r0, #0x8]
700a4f6a: 9004         	str	r0, [sp, #0x10]
700a4f6c: 9806         	ldr	r0, [sp, #0x18]
700a4f6e: 1d01         	adds	r1, r0, #0x4
700a4f70: 9106         	str	r1, [sp, #0x18]
700a4f72: 6800         	ldr	r0, [r0]
700a4f74: 9905         	ldr	r1, [sp, #0x14]
700a4f76: 1d0a         	adds	r2, r1, #0x4
700a4f78: 9205         	str	r2, [sp, #0x14]
700a4f7a: 6008         	str	r0, [r1]
700a4f7c: 9804         	ldr	r0, [sp, #0x10]
700a4f7e: 2802         	cmp	r0, #0x2
700a4f80: d310         	blo	0x700a4fa4 <_tx_queue_send+0x84> @ imm = #0x20
700a4f82: e7ff         	b	0x700a4f84 <_tx_queue_send+0x64> @ imm = #-0x2
700a4f84: e7ff         	b	0x700a4f86 <_tx_queue_send+0x66> @ imm = #-0x2
700a4f86: 9804         	ldr	r0, [sp, #0x10]
700a4f88: 3801         	subs	r0, #0x1
700a4f8a: 9004         	str	r0, [sp, #0x10]
700a4f8c: b148         	cbz	r0, 0x700a4fa2 <_tx_queue_send+0x82> @ imm = #0x12
700a4f8e: e7ff         	b	0x700a4f90 <_tx_queue_send+0x70> @ imm = #-0x2
700a4f90: 9806         	ldr	r0, [sp, #0x18]
700a4f92: 1d01         	adds	r1, r0, #0x4
700a4f94: 9106         	str	r1, [sp, #0x18]
700a4f96: 6800         	ldr	r0, [r0]
700a4f98: 9905         	ldr	r1, [sp, #0x14]
700a4f9a: 1d0a         	adds	r2, r1, #0x4
700a4f9c: 9205         	str	r2, [sp, #0x14]
700a4f9e: 6008         	str	r0, [r1]
700a4fa0: e7f1         	b	0x700a4f86 <_tx_queue_send+0x66> @ imm = #-0x1e
700a4fa2: e7ff         	b	0x700a4fa4 <_tx_queue_send+0x84> @ imm = #-0x2
700a4fa4: 9805         	ldr	r0, [sp, #0x14]
700a4fa6: 990b         	ldr	r1, [sp, #0x2c]
700a4fa8: 69c9         	ldr	r1, [r1, #0x1c]
700a4faa: 4288         	cmp	r0, r1
700a4fac: d104         	bne	0x700a4fb8 <_tx_queue_send+0x98> @ imm = #0x8
700a4fae: e7ff         	b	0x700a4fb0 <_tx_queue_send+0x90> @ imm = #-0x2
700a4fb0: 980b         	ldr	r0, [sp, #0x2c]
700a4fb2: 6980         	ldr	r0, [r0, #0x18]
700a4fb4: 9005         	str	r0, [sp, #0x14]
700a4fb6: e7ff         	b	0x700a4fb8 <_tx_queue_send+0x98> @ imm = #-0x2
700a4fb8: 9805         	ldr	r0, [sp, #0x14]
700a4fba: 990b         	ldr	r1, [sp, #0x2c]
700a4fbc: 6248         	str	r0, [r1, #0x24]
700a4fbe: 9808         	ldr	r0, [sp, #0x20]
700a4fc0: f7fd efa8    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x20b0
700a4fc4: e056         	b	0x700a5074 <_tx_queue_send+0x154> @ imm = #0xac
700a4fc6: 980b         	ldr	r0, [sp, #0x2c]
700a4fc8: 6a80         	ldr	r0, [r0, #0x28]
700a4fca: 9007         	str	r0, [sp, #0x1c]
700a4fcc: 9803         	ldr	r0, [sp, #0xc]
700a4fce: 3801         	subs	r0, #0x1
700a4fd0: 9003         	str	r0, [sp, #0xc]
700a4fd2: 9803         	ldr	r0, [sp, #0xc]
700a4fd4: b920         	cbnz	r0, 0x700a4fe0 <_tx_queue_send+0xc0> @ imm = #0x8
700a4fd6: e7ff         	b	0x700a4fd8 <_tx_queue_send+0xb8> @ imm = #-0x2
700a4fd8: 990b         	ldr	r1, [sp, #0x2c]
700a4fda: 2000         	movs	r0, #0x0
700a4fdc: 6288         	str	r0, [r1, #0x28]
700a4fde: e013         	b	0x700a5008 <_tx_queue_send+0xe8> @ imm = #0x26
700a4fe0: 9807         	ldr	r0, [sp, #0x1c]
700a4fe2: 6f40         	ldr	r0, [r0, #0x74]
700a4fe4: 990b         	ldr	r1, [sp, #0x2c]
700a4fe6: 6288         	str	r0, [r1, #0x28]
700a4fe8: 9807         	ldr	r0, [sp, #0x1c]
700a4fea: 6f40         	ldr	r0, [r0, #0x74]
700a4fec: 9002         	str	r0, [sp, #0x8]
700a4fee: 9802         	ldr	r0, [sp, #0x8]
700a4ff0: 990b         	ldr	r1, [sp, #0x2c]
700a4ff2: 6288         	str	r0, [r1, #0x28]
700a4ff4: 9807         	ldr	r0, [sp, #0x1c]
700a4ff6: 6f80         	ldr	r0, [r0, #0x78]
700a4ff8: 9001         	str	r0, [sp, #0x4]
700a4ffa: 9801         	ldr	r0, [sp, #0x4]
700a4ffc: 9902         	ldr	r1, [sp, #0x8]
700a4ffe: 6788         	str	r0, [r1, #0x78]
700a5000: 9802         	ldr	r0, [sp, #0x8]
700a5002: 9901         	ldr	r1, [sp, #0x4]
700a5004: 6748         	str	r0, [r1, #0x74]
700a5006: e7ff         	b	0x700a5008 <_tx_queue_send+0xe8> @ imm = #-0x2
700a5008: 9803         	ldr	r0, [sp, #0xc]
700a500a: 990b         	ldr	r1, [sp, #0x2c]
700a500c: 62c8         	str	r0, [r1, #0x2c]
700a500e: 9907         	ldr	r1, [sp, #0x1c]
700a5010: 2000         	movs	r0, #0x0
700a5012: 66c8         	str	r0, [r1, #0x6c]
700a5014: 980a         	ldr	r0, [sp, #0x28]
700a5016: 9006         	str	r0, [sp, #0x18]
700a5018: 9807         	ldr	r0, [sp, #0x1c]
700a501a: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a501e: 9005         	str	r0, [sp, #0x14]
700a5020: 980b         	ldr	r0, [sp, #0x2c]
700a5022: 6880         	ldr	r0, [r0, #0x8]
700a5024: 9004         	str	r0, [sp, #0x10]
700a5026: 9806         	ldr	r0, [sp, #0x18]
700a5028: 1d01         	adds	r1, r0, #0x4
700a502a: 9106         	str	r1, [sp, #0x18]
700a502c: 6800         	ldr	r0, [r0]
700a502e: 9905         	ldr	r1, [sp, #0x14]
700a5030: 1d0a         	adds	r2, r1, #0x4
700a5032: 9205         	str	r2, [sp, #0x14]
700a5034: 6008         	str	r0, [r1]
700a5036: 9804         	ldr	r0, [sp, #0x10]
700a5038: 2802         	cmp	r0, #0x2
700a503a: d310         	blo	0x700a505e <_tx_queue_send+0x13e> @ imm = #0x20
700a503c: e7ff         	b	0x700a503e <_tx_queue_send+0x11e> @ imm = #-0x2
700a503e: e7ff         	b	0x700a5040 <_tx_queue_send+0x120> @ imm = #-0x2
700a5040: 9804         	ldr	r0, [sp, #0x10]
700a5042: 3801         	subs	r0, #0x1
700a5044: 9004         	str	r0, [sp, #0x10]
700a5046: b148         	cbz	r0, 0x700a505c <_tx_queue_send+0x13c> @ imm = #0x12
700a5048: e7ff         	b	0x700a504a <_tx_queue_send+0x12a> @ imm = #-0x2
700a504a: 9806         	ldr	r0, [sp, #0x18]
700a504c: 1d01         	adds	r1, r0, #0x4
700a504e: 9106         	str	r1, [sp, #0x18]
700a5050: 6800         	ldr	r0, [r0]
700a5052: 9905         	ldr	r1, [sp, #0x14]
700a5054: 1d0a         	adds	r2, r1, #0x4
700a5056: 9205         	str	r2, [sp, #0x14]
700a5058: 6008         	str	r0, [r1]
700a505a: e7f1         	b	0x700a5040 <_tx_queue_send+0x120> @ imm = #-0x1e
700a505c: e7ff         	b	0x700a505e <_tx_queue_send+0x13e> @ imm = #-0x2
700a505e: 9907         	ldr	r1, [sp, #0x1c]
700a5060: 2000         	movs	r0, #0x0
700a5062: f8c1 0088    	str.w	r0, [r1, #0x88]
700a5066: 9807         	ldr	r0, [sp, #0x1c]
700a5068: f002 fb52    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #0x26a4
700a506c: 9808         	ldr	r0, [sp, #0x20]
700a506e: f7fd ef52    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x215c
700a5072: e7ff         	b	0x700a5074 <_tx_queue_send+0x154> @ imm = #-0x2
700a5074: e060         	b	0x700a5138 <_tx_queue_send+0x218> @ imm = #0xc0
700a5076: 9809         	ldr	r0, [sp, #0x24]
700a5078: 2800         	cmp	r0, #0x0
700a507a: d056         	beq	0x700a512a <_tx_queue_send+0x20a> @ imm = #0xac
700a507c: e7ff         	b	0x700a507e <_tx_queue_send+0x15e> @ imm = #-0x2
700a507e: f64a 207c    	movw	r0, #0xaa7c
700a5082: f2c7 0008    	movt	r0, #0x7008
700a5086: 6800         	ldr	r0, [r0]
700a5088: b130         	cbz	r0, 0x700a5098 <_tx_queue_send+0x178> @ imm = #0xc
700a508a: e7ff         	b	0x700a508c <_tx_queue_send+0x16c> @ imm = #-0x2
700a508c: 9808         	ldr	r0, [sp, #0x20]
700a508e: f7fd ef42    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x217c
700a5092: 200b         	movs	r0, #0xb
700a5094: 9000         	str	r0, [sp]
700a5096: e047         	b	0x700a5128 <_tx_queue_send+0x208> @ imm = #0x8e
700a5098: f64a 206c    	movw	r0, #0xaa6c
700a509c: f2c7 0008    	movt	r0, #0x7008
700a50a0: 6800         	ldr	r0, [r0]
700a50a2: 9007         	str	r0, [sp, #0x1c]
700a50a4: 9907         	ldr	r1, [sp, #0x1c]
700a50a6: f64f 30e1    	movw	r0, #0xfbe1
700a50aa: f2c7 000a    	movt	r0, #0x700a
700a50ae: 66c8         	str	r0, [r1, #0x6c]
700a50b0: 980b         	ldr	r0, [sp, #0x2c]
700a50b2: 9907         	ldr	r1, [sp, #0x1c]
700a50b4: 6708         	str	r0, [r1, #0x70]
700a50b6: 980a         	ldr	r0, [sp, #0x28]
700a50b8: 9907         	ldr	r1, [sp, #0x1c]
700a50ba: f8c1 0080    	str.w	r0, [r1, #0x80]
700a50be: 9907         	ldr	r1, [sp, #0x1c]
700a50c0: 2000         	movs	r0, #0x0
700a50c2: f8c1 0084    	str.w	r0, [r1, #0x84]
700a50c6: 9803         	ldr	r0, [sp, #0xc]
700a50c8: b940         	cbnz	r0, 0x700a50dc <_tx_queue_send+0x1bc> @ imm = #0x10
700a50ca: e7ff         	b	0x700a50cc <_tx_queue_send+0x1ac> @ imm = #-0x2
700a50cc: 9807         	ldr	r0, [sp, #0x1c]
700a50ce: 990b         	ldr	r1, [sp, #0x2c]
700a50d0: 6288         	str	r0, [r1, #0x28]
700a50d2: 9807         	ldr	r0, [sp, #0x1c]
700a50d4: 6740         	str	r0, [r0, #0x74]
700a50d6: 9807         	ldr	r0, [sp, #0x1c]
700a50d8: 6780         	str	r0, [r0, #0x78]
700a50da: e012         	b	0x700a5102 <_tx_queue_send+0x1e2> @ imm = #0x24
700a50dc: 980b         	ldr	r0, [sp, #0x2c]
700a50de: 6a80         	ldr	r0, [r0, #0x28]
700a50e0: 9002         	str	r0, [sp, #0x8]
700a50e2: 9802         	ldr	r0, [sp, #0x8]
700a50e4: 9907         	ldr	r1, [sp, #0x1c]
700a50e6: 6748         	str	r0, [r1, #0x74]
700a50e8: 9802         	ldr	r0, [sp, #0x8]
700a50ea: 6f80         	ldr	r0, [r0, #0x78]
700a50ec: 9001         	str	r0, [sp, #0x4]
700a50ee: 9801         	ldr	r0, [sp, #0x4]
700a50f0: 9907         	ldr	r1, [sp, #0x1c]
700a50f2: 6788         	str	r0, [r1, #0x78]
700a50f4: 9807         	ldr	r0, [sp, #0x1c]
700a50f6: 9901         	ldr	r1, [sp, #0x4]
700a50f8: 6748         	str	r0, [r1, #0x74]
700a50fa: 9807         	ldr	r0, [sp, #0x1c]
700a50fc: 9902         	ldr	r1, [sp, #0x8]
700a50fe: 6788         	str	r0, [r1, #0x78]
700a5100: e7ff         	b	0x700a5102 <_tx_queue_send+0x1e2> @ imm = #-0x2
700a5102: 9803         	ldr	r0, [sp, #0xc]
700a5104: 3001         	adds	r0, #0x1
700a5106: 990b         	ldr	r1, [sp, #0x2c]
700a5108: 62c8         	str	r0, [r1, #0x2c]
700a510a: 9907         	ldr	r1, [sp, #0x1c]
700a510c: 2005         	movs	r0, #0x5
700a510e: 6348         	str	r0, [r1, #0x34]
700a5110: 9807         	ldr	r0, [sp, #0x1c]
700a5112: 9909         	ldr	r1, [sp, #0x24]
700a5114: f7fd ff04    	bl	0x700a2f20 <_tx_thread_system_ni_suspend> @ imm = #-0x21f8
700a5118: 9808         	ldr	r0, [sp, #0x20]
700a511a: f7fd eefc    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x2208
700a511e: 9807         	ldr	r0, [sp, #0x1c]
700a5120: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a5124: 9000         	str	r0, [sp]
700a5126: e7ff         	b	0x700a5128 <_tx_queue_send+0x208> @ imm = #-0x2
700a5128: e005         	b	0x700a5136 <_tx_queue_send+0x216> @ imm = #0xa
700a512a: 9808         	ldr	r0, [sp, #0x20]
700a512c: f7fd eef2    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x221c
700a5130: 200b         	movs	r0, #0xb
700a5132: 9000         	str	r0, [sp]
700a5134: e7ff         	b	0x700a5136 <_tx_queue_send+0x216> @ imm = #-0x2
700a5136: e7ff         	b	0x700a5138 <_tx_queue_send+0x218> @ imm = #-0x2
700a5138: 9800         	ldr	r0, [sp]
700a513a: b00c         	add	sp, #0x30
700a513c: bd80         	pop	{r7, pc}
700a513e: 0000         	movs	r0, r0

700a5140 <Udma_ringAlloc>:
700a5140: b580         	push	{r7, lr}
700a5142: b096         	sub	sp, #0x58
700a5144: 9015         	str	r0, [sp, #0x54]
700a5146: 9114         	str	r1, [sp, #0x50]
700a5148: f8ad 204e    	strh.w	r2, [sp, #0x4e]
700a514c: 9312         	str	r3, [sp, #0x48]
700a514e: 2000         	movs	r0, #0x0
700a5150: 9011         	str	r0, [sp, #0x44]
700a5152: 900d         	str	r0, [sp, #0x34]
700a5154: 9815         	ldr	r0, [sp, #0x54]
700a5156: 900c         	str	r0, [sp, #0x30]
700a5158: 9814         	ldr	r0, [sp, #0x50]
700a515a: 900b         	str	r0, [sp, #0x2c]
700a515c: 980c         	ldr	r0, [sp, #0x30]
700a515e: b130         	cbz	r0, 0x700a516e <Udma_ringAlloc+0x2e> @ imm = #0xc
700a5160: e7ff         	b	0x700a5162 <Udma_ringAlloc+0x22> @ imm = #-0x2
700a5162: 980b         	ldr	r0, [sp, #0x2c]
700a5164: b118         	cbz	r0, 0x700a516e <Udma_ringAlloc+0x2e> @ imm = #0x6
700a5166: e7ff         	b	0x700a5168 <Udma_ringAlloc+0x28> @ imm = #-0x2
700a5168: 9812         	ldr	r0, [sp, #0x48]
700a516a: b920         	cbnz	r0, 0x700a5176 <Udma_ringAlloc+0x36> @ imm = #0x8
700a516c: e7ff         	b	0x700a516e <Udma_ringAlloc+0x2e> @ imm = #-0x2
700a516e: f06f 0001    	mvn	r0, #0x1
700a5172: 9011         	str	r0, [sp, #0x44]
700a5174: e7ff         	b	0x700a5176 <Udma_ringAlloc+0x36> @ imm = #-0x2
700a5176: 9811         	ldr	r0, [sp, #0x44]
700a5178: b978         	cbnz	r0, 0x700a519a <Udma_ringAlloc+0x5a> @ imm = #0x1e
700a517a: e7ff         	b	0x700a517c <Udma_ringAlloc+0x3c> @ imm = #-0x2
700a517c: 980c         	ldr	r0, [sp, #0x30]
700a517e: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a5182: f64a 31cd    	movw	r1, #0xabcd
700a5186: f6ca 31dc    	movt	r1, #0xabdc
700a518a: 4288         	cmp	r0, r1
700a518c: d004         	beq	0x700a5198 <Udma_ringAlloc+0x58> @ imm = #0x8
700a518e: e7ff         	b	0x700a5190 <Udma_ringAlloc+0x50> @ imm = #-0x2
700a5190: f04f 30ff    	mov.w	r0, #0xffffffff
700a5194: 9011         	str	r0, [sp, #0x44]
700a5196: e7ff         	b	0x700a5198 <Udma_ringAlloc+0x58> @ imm = #-0x2
700a5198: e7ff         	b	0x700a519a <Udma_ringAlloc+0x5a> @ imm = #-0x2
700a519a: 9811         	ldr	r0, [sp, #0x44]
700a519c: b930         	cbnz	r0, 0x700a51ac <Udma_ringAlloc+0x6c> @ imm = #0xc
700a519e: e7ff         	b	0x700a51a0 <Udma_ringAlloc+0x60> @ imm = #-0x2
700a51a0: 980c         	ldr	r0, [sp, #0x30]
700a51a2: 9912         	ldr	r1, [sp, #0x48]
700a51a4: f008 f824    	bl	0x700ad1f0 <Udma_ringCheckParams> @ imm = #0x8048
700a51a8: 9011         	str	r0, [sp, #0x44]
700a51aa: e7ff         	b	0x700a51ac <Udma_ringAlloc+0x6c> @ imm = #-0x2
700a51ac: 9811         	ldr	r0, [sp, #0x44]
700a51ae: 2800         	cmp	r0, #0x0
700a51b0: d140         	bne	0x700a5234 <Udma_ringAlloc+0xf4> @ imm = #0x80
700a51b2: e7ff         	b	0x700a51b4 <Udma_ringAlloc+0x74> @ imm = #-0x2
700a51b4: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a51b8: f64f 71fe    	movw	r1, #0xfffe
700a51bc: 4288         	cmp	r0, r1
700a51be: d126         	bne	0x700a520e <Udma_ringAlloc+0xce> @ imm = #0x4c
700a51c0: e7ff         	b	0x700a51c2 <Udma_ringAlloc+0x82> @ imm = #-0x2
700a51c2: 9812         	ldr	r0, [sp, #0x48]
700a51c4: 6940         	ldr	r0, [r0, #0x14]
700a51c6: 2104         	movs	r1, #0x4
700a51c8: f6cf 71ff    	movt	r1, #0xffff
700a51cc: 4288         	cmp	r0, r1
700a51ce: d106         	bne	0x700a51de <Udma_ringAlloc+0x9e> @ imm = #0xc
700a51d0: e7ff         	b	0x700a51d2 <Udma_ringAlloc+0x92> @ imm = #-0x2
700a51d2: 980c         	ldr	r0, [sp, #0x30]
700a51d4: f00f ff2c    	bl	0x700b5030 <Udma_rmAllocFreeRing> @ imm = #0xfe58
700a51d8: 990b         	ldr	r1, [sp, #0x2c]
700a51da: 8088         	strh	r0, [r1, #0x4]
700a51dc: e008         	b	0x700a51f0 <Udma_ringAlloc+0xb0> @ imm = #0x10
700a51de: 980c         	ldr	r0, [sp, #0x30]
700a51e0: 9a12         	ldr	r2, [sp, #0x48]
700a51e2: 6951         	ldr	r1, [r2, #0x14]
700a51e4: 6992         	ldr	r2, [r2, #0x18]
700a51e6: f004 f87b    	bl	0x700a92e0 <Udma_rmAllocMappedRing> @ imm = #0x40f6
700a51ea: 990b         	ldr	r1, [sp, #0x2c]
700a51ec: 8088         	strh	r0, [r1, #0x4]
700a51ee: e7ff         	b	0x700a51f0 <Udma_ringAlloc+0xb0> @ imm = #-0x2
700a51f0: 980b         	ldr	r0, [sp, #0x2c]
700a51f2: 8880         	ldrh	r0, [r0, #0x4]
700a51f4: f64f 71ff    	movw	r1, #0xffff
700a51f8: 4288         	cmp	r0, r1
700a51fa: d104         	bne	0x700a5206 <Udma_ringAlloc+0xc6> @ imm = #0x8
700a51fc: e7ff         	b	0x700a51fe <Udma_ringAlloc+0xbe> @ imm = #-0x2
700a51fe: f06f 0004    	mvn	r0, #0x4
700a5202: 9011         	str	r0, [sp, #0x44]
700a5204: e002         	b	0x700a520c <Udma_ringAlloc+0xcc> @ imm = #0x4
700a5206: 2001         	movs	r0, #0x1
700a5208: 900d         	str	r0, [sp, #0x34]
700a520a: e7ff         	b	0x700a520c <Udma_ringAlloc+0xcc> @ imm = #-0x2
700a520c: e011         	b	0x700a5232 <Udma_ringAlloc+0xf2> @ imm = #0x22
700a520e: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a5212: 990c         	ldr	r1, [sp, #0x30]
700a5214: f8d1 10dc    	ldr.w	r1, [r1, #0xdc]
700a5218: 4288         	cmp	r0, r1
700a521a: d304         	blo	0x700a5226 <Udma_ringAlloc+0xe6> @ imm = #0x8
700a521c: e7ff         	b	0x700a521e <Udma_ringAlloc+0xde> @ imm = #-0x2
700a521e: f06f 0002    	mvn	r0, #0x2
700a5222: 9011         	str	r0, [sp, #0x44]
700a5224: e004         	b	0x700a5230 <Udma_ringAlloc+0xf0> @ imm = #0x8
700a5226: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a522a: 990b         	ldr	r1, [sp, #0x2c]
700a522c: 8088         	strh	r0, [r1, #0x4]
700a522e: e7ff         	b	0x700a5230 <Udma_ringAlloc+0xf0> @ imm = #-0x2
700a5230: e7ff         	b	0x700a5232 <Udma_ringAlloc+0xf2> @ imm = #-0x2
700a5232: e7ff         	b	0x700a5234 <Udma_ringAlloc+0xf4> @ imm = #-0x2
700a5234: 9811         	ldr	r0, [sp, #0x44]
700a5236: b9a8         	cbnz	r0, 0x700a5264 <Udma_ringAlloc+0x124> @ imm = #0x2a
700a5238: e7ff         	b	0x700a523a <Udma_ringAlloc+0xfa> @ imm = #-0x2
700a523a: 980c         	ldr	r0, [sp, #0x30]
700a523c: f010 f880    	bl	0x700b5340 <Udma_ringAssertFnPointers> @ imm = #0x10100
700a5240: 980c         	ldr	r0, [sp, #0x30]
700a5242: 990b         	ldr	r1, [sp, #0x2c]
700a5244: 6008         	str	r0, [r1]
700a5246: 9812         	ldr	r0, [sp, #0x48]
700a5248: 6940         	ldr	r0, [r0, #0x14]
700a524a: 990b         	ldr	r1, [sp, #0x2c]
700a524c: 65c8         	str	r0, [r1, #0x5c]
700a524e: 9812         	ldr	r0, [sp, #0x48]
700a5250: 6980         	ldr	r0, [r0, #0x18]
700a5252: 990b         	ldr	r1, [sp, #0x2c]
700a5254: 6608         	str	r0, [r1, #0x60]
700a5256: 980c         	ldr	r0, [sp, #0x30]
700a5258: f8d0 35c4    	ldr.w	r3, [r0, #0x5c4]
700a525c: 990b         	ldr	r1, [sp, #0x2c]
700a525e: 9a12         	ldr	r2, [sp, #0x48]
700a5260: 4798         	blx	r3
700a5262: e7ff         	b	0x700a5264 <Udma_ringAlloc+0x124> @ imm = #-0x2
700a5264: 9811         	ldr	r0, [sp, #0x44]
700a5266: 2800         	cmp	r0, #0x0
700a5268: d14e         	bne	0x700a5308 <Udma_ringAlloc+0x1c8> @ imm = #0x9c
700a526a: e7ff         	b	0x700a526c <Udma_ringAlloc+0x12c> @ imm = #-0x2
700a526c: 20bf         	movs	r0, #0xbf
700a526e: f8cd 0012    	str.w	r0, [sp, #0x12]
700a5272: 980c         	ldr	r0, [sp, #0x30]
700a5274: f8b0 00e0    	ldrh.w	r0, [r0, #0xe0]
700a5278: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a527c: 980b         	ldr	r0, [sp, #0x2c]
700a527e: 8880         	ldrh	r0, [r0, #0x4]
700a5280: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a5284: 9812         	ldr	r0, [sp, #0x48]
700a5286: 6800         	ldr	r0, [r0]
700a5288: 990c         	ldr	r1, [sp, #0x30]
700a528a: 2200         	movs	r2, #0x0
700a528c: f00c ffb0    	bl	0x700b21f0 <Udma_virtToPhyFxn> @ imm = #0xcf60
700a5290: 910f         	str	r1, [sp, #0x3c]
700a5292: 900e         	str	r0, [sp, #0x38]
700a5294: 980e         	ldr	r0, [sp, #0x38]
700a5296: f8cd 001a    	str.w	r0, [sp, #0x1a]
700a529a: 980f         	ldr	r0, [sp, #0x3c]
700a529c: f8cd 001e    	str.w	r0, [sp, #0x1e]
700a52a0: 9812         	ldr	r0, [sp, #0x48]
700a52a2: 68c0         	ldr	r0, [r0, #0xc]
700a52a4: f8cd 0022    	str.w	r0, [sp, #0x22]
700a52a8: 9812         	ldr	r0, [sp, #0x48]
700a52aa: 7a00         	ldrb	r0, [r0, #0x8]
700a52ac: f88d 0026    	strb.w	r0, [sp, #0x26]
700a52b0: 9812         	ldr	r0, [sp, #0x48]
700a52b2: 7c00         	ldrb	r0, [r0, #0x10]
700a52b4: f88d 0027    	strb.w	r0, [sp, #0x27]
700a52b8: 9812         	ldr	r0, [sp, #0x48]
700a52ba: 7c40         	ldrb	r0, [r0, #0x11]
700a52bc: f88d 0028    	strb.w	r0, [sp, #0x28]
700a52c0: 9812         	ldr	r0, [sp, #0x48]
700a52c2: 7c80         	ldrb	r0, [r0, #0x12]
700a52c4: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a52c8: 9812         	ldr	r0, [sp, #0x48]
700a52ca: 8940         	ldrh	r0, [r0, #0xa]
700a52cc: f64f 71ff    	movw	r1, #0xffff
700a52d0: 4288         	cmp	r0, r1
700a52d2: d00b         	beq	0x700a52ec <Udma_ringAlloc+0x1ac> @ imm = #0x16
700a52d4: e7ff         	b	0x700a52d6 <Udma_ringAlloc+0x196> @ imm = #-0x2
700a52d6: f8dd 0012    	ldr.w	r0, [sp, #0x12]
700a52da: f040 0040    	orr	r0, r0, #0x40
700a52de: f8cd 0012    	str.w	r0, [sp, #0x12]
700a52e2: 9812         	ldr	r0, [sp, #0x48]
700a52e4: 8940         	ldrh	r0, [r0, #0xa]
700a52e6: f8ad 0029    	strh.w	r0, [sp, #0x29]
700a52ea: e7ff         	b	0x700a52ec <Udma_ringAlloc+0x1ac> @ imm = #-0x2
700a52ec: f10d 000a    	add.w	r0, sp, #0xa
700a52f0: f10d 0102    	add.w	r1, sp, #0x2
700a52f4: f04f 32ff    	mov.w	r2, #0xffffffff
700a52f8: f00d f9ea    	bl	0x700b26d0 <Sciclient_rmRingCfg> @ imm = #0xd3d4
700a52fc: 9011         	str	r0, [sp, #0x44]
700a52fe: 9811         	ldr	r0, [sp, #0x44]
700a5300: b108         	cbz	r0, 0x700a5306 <Udma_ringAlloc+0x1c6> @ imm = #0x2
700a5302: e7ff         	b	0x700a5304 <Udma_ringAlloc+0x1c4> @ imm = #-0x2
700a5304: e7ff         	b	0x700a5306 <Udma_ringAlloc+0x1c6> @ imm = #-0x2
700a5306: e7ff         	b	0x700a5308 <Udma_ringAlloc+0x1c8> @ imm = #-0x2
700a5308: 9811         	ldr	r0, [sp, #0x44]
700a530a: b938         	cbnz	r0, 0x700a531c <Udma_ringAlloc+0x1dc> @ imm = #0xe
700a530c: e7ff         	b	0x700a530e <Udma_ringAlloc+0x1ce> @ imm = #-0x2
700a530e: 990b         	ldr	r1, [sp, #0x2c]
700a5310: f64a 30cd    	movw	r0, #0xabcd
700a5314: f6ca 30dc    	movt	r0, #0xabdc
700a5318: 6588         	str	r0, [r1, #0x58]
700a531a: e01b         	b	0x700a5354 <Udma_ringAlloc+0x214> @ imm = #0x36
700a531c: 980d         	ldr	r0, [sp, #0x34]
700a531e: 2801         	cmp	r0, #0x1
700a5320: d117         	bne	0x700a5352 <Udma_ringAlloc+0x212> @ imm = #0x2e
700a5322: e7ff         	b	0x700a5324 <Udma_ringAlloc+0x1e4> @ imm = #-0x2
700a5324: 9812         	ldr	r0, [sp, #0x48]
700a5326: 6940         	ldr	r0, [r0, #0x14]
700a5328: 2104         	movs	r1, #0x4
700a532a: f6cf 71ff    	movt	r1, #0xffff
700a532e: 4288         	cmp	r0, r1
700a5330: d106         	bne	0x700a5340 <Udma_ringAlloc+0x200> @ imm = #0xc
700a5332: e7ff         	b	0x700a5334 <Udma_ringAlloc+0x1f4> @ imm = #-0x2
700a5334: 980b         	ldr	r0, [sp, #0x2c]
700a5336: 8880         	ldrh	r0, [r0, #0x4]
700a5338: 990c         	ldr	r1, [sp, #0x30]
700a533a: f00f ffc1    	bl	0x700b52c0 <Udma_rmFreeFreeRing> @ imm = #0xff82
700a533e: e007         	b	0x700a5350 <Udma_ringAlloc+0x210> @ imm = #0xe
700a5340: 9b0b         	ldr	r3, [sp, #0x2c]
700a5342: 8898         	ldrh	r0, [r3, #0x4]
700a5344: 990c         	ldr	r1, [sp, #0x30]
700a5346: 6dda         	ldr	r2, [r3, #0x5c]
700a5348: 6e1b         	ldr	r3, [r3, #0x60]
700a534a: f00a fcd9    	bl	0x700afd00 <Udma_rmFreeMappedRing> @ imm = #0xa9b2
700a534e: e7ff         	b	0x700a5350 <Udma_ringAlloc+0x210> @ imm = #-0x2
700a5350: e7ff         	b	0x700a5352 <Udma_ringAlloc+0x212> @ imm = #-0x2
700a5352: e7ff         	b	0x700a5354 <Udma_ringAlloc+0x214> @ imm = #-0x2
700a5354: 9811         	ldr	r0, [sp, #0x44]
700a5356: b016         	add	sp, #0x58
700a5358: bd80         	pop	{r7, pc}
700a535a: 0000         	movs	r0, r0
700a535c: 0000         	movs	r0, r0
700a535e: 0000         	movs	r0, r0

700a5360 <_txe_thread_create>:
700a5360: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700a5364: b092         	sub	sp, #0x48
700a5366: f8dd c078    	ldr.w	r12, [sp, #0x78]
700a536a: f8dd c074    	ldr.w	r12, [sp, #0x74]
700a536e: f8dd c070    	ldr.w	r12, [sp, #0x70]
700a5372: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
700a5376: f8dd c068    	ldr.w	r12, [sp, #0x68]
700a537a: f8dd c064    	ldr.w	r12, [sp, #0x64]
700a537e: f8dd c060    	ldr.w	r12, [sp, #0x60]
700a5382: 9011         	str	r0, [sp, #0x44]
700a5384: 9110         	str	r1, [sp, #0x40]
700a5386: 920f         	str	r2, [sp, #0x3c]
700a5388: 930e         	str	r3, [sp, #0x38]
700a538a: 2000         	movs	r0, #0x0
700a538c: 900c         	str	r0, [sp, #0x30]
700a538e: 9811         	ldr	r0, [sp, #0x44]
700a5390: b918         	cbnz	r0, 0x700a539a <_txe_thread_create+0x3a> @ imm = #0x6
700a5392: e7ff         	b	0x700a5394 <_txe_thread_create+0x34> @ imm = #-0x2
700a5394: 200e         	movs	r0, #0xe
700a5396: 900c         	str	r0, [sp, #0x30]
700a5398: e0c7         	b	0x700a552a <_txe_thread_create+0x1ca> @ imm = #0x18e
700a539a: 981e         	ldr	r0, [sp, #0x78]
700a539c: 28b4         	cmp	r0, #0xb4
700a539e: d003         	beq	0x700a53a8 <_txe_thread_create+0x48> @ imm = #0x6
700a53a0: e7ff         	b	0x700a53a2 <_txe_thread_create+0x42> @ imm = #-0x2
700a53a2: 200e         	movs	r0, #0xe
700a53a4: 900c         	str	r0, [sp, #0x30]
700a53a6: e0bf         	b	0x700a5528 <_txe_thread_create+0x1c8> @ imm = #0x17e
700a53a8: f7fd ec34    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x2798
700a53ac: 900d         	str	r0, [sp, #0x34]
700a53ae: f64a 217c    	movw	r1, #0xaa7c
700a53b2: f2c7 0108    	movt	r1, #0x7008
700a53b6: 6808         	ldr	r0, [r1]
700a53b8: 3001         	adds	r0, #0x1
700a53ba: 6008         	str	r0, [r1]
700a53bc: 980d         	ldr	r0, [sp, #0x34]
700a53be: f7fd edaa    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x24ac
700a53c2: 2000         	movs	r0, #0x0
700a53c4: 900b         	str	r0, [sp, #0x2c]
700a53c6: f64a 2168    	movw	r1, #0xaa68
700a53ca: f2c7 0108    	movt	r1, #0x7008
700a53ce: 6809         	ldr	r1, [r1]
700a53d0: 9109         	str	r1, [sp, #0x24]
700a53d2: 9918         	ldr	r1, [sp, #0x60]
700a53d4: 9107         	str	r1, [sp, #0x1c]
700a53d6: 9a07         	ldr	r2, [sp, #0x1c]
700a53d8: 9919         	ldr	r1, [sp, #0x64]
700a53da: 4411         	add	r1, r2
700a53dc: 3901         	subs	r1, #0x1
700a53de: 9107         	str	r1, [sp, #0x1c]
700a53e0: 9907         	ldr	r1, [sp, #0x1c]
700a53e2: 9108         	str	r1, [sp, #0x20]
700a53e4: 900a         	str	r0, [sp, #0x28]
700a53e6: e7ff         	b	0x700a53e8 <_txe_thread_create+0x88> @ imm = #-0x2
700a53e8: 980a         	ldr	r0, [sp, #0x28]
700a53ea: f64a 2164    	movw	r1, #0xaa64
700a53ee: f2c7 0108    	movt	r1, #0x7008
700a53f2: 6809         	ldr	r1, [r1]
700a53f4: 4288         	cmp	r0, r1
700a53f6: d23a         	bhs	0x700a546e <_txe_thread_create+0x10e> @ imm = #0x74
700a53f8: e7ff         	b	0x700a53fa <_txe_thread_create+0x9a> @ imm = #-0x2
700a53fa: 9811         	ldr	r0, [sp, #0x44]
700a53fc: 9909         	ldr	r1, [sp, #0x24]
700a53fe: 4288         	cmp	r0, r1
700a5400: d103         	bne	0x700a540a <_txe_thread_create+0xaa> @ imm = #0x6
700a5402: e7ff         	b	0x700a5404 <_txe_thread_create+0xa4> @ imm = #-0x2
700a5404: 2001         	movs	r0, #0x1
700a5406: 900b         	str	r0, [sp, #0x2c]
700a5408: e7ff         	b	0x700a540a <_txe_thread_create+0xaa> @ imm = #-0x2
700a540a: 980b         	ldr	r0, [sp, #0x2c]
700a540c: 2801         	cmp	r0, #0x1
700a540e: d101         	bne	0x700a5414 <_txe_thread_create+0xb4> @ imm = #0x2
700a5410: e7ff         	b	0x700a5412 <_txe_thread_create+0xb2> @ imm = #-0x2
700a5412: e02c         	b	0x700a546e <_txe_thread_create+0x10e> @ imm = #0x58
700a5414: 9818         	ldr	r0, [sp, #0x60]
700a5416: 9909         	ldr	r1, [sp, #0x24]
700a5418: 68c9         	ldr	r1, [r1, #0xc]
700a541a: 4288         	cmp	r0, r1
700a541c: d30c         	blo	0x700a5438 <_txe_thread_create+0xd8> @ imm = #0x18
700a541e: e7ff         	b	0x700a5420 <_txe_thread_create+0xc0> @ imm = #-0x2
700a5420: 9818         	ldr	r0, [sp, #0x60]
700a5422: 9909         	ldr	r1, [sp, #0x24]
700a5424: 6909         	ldr	r1, [r1, #0x10]
700a5426: 4288         	cmp	r0, r1
700a5428: d205         	bhs	0x700a5436 <_txe_thread_create+0xd6> @ imm = #0xa
700a542a: e7ff         	b	0x700a542c <_txe_thread_create+0xcc> @ imm = #-0x2
700a542c: 2000         	movs	r0, #0x0
700a542e: 9018         	str	r0, [sp, #0x60]
700a5430: 2001         	movs	r0, #0x1
700a5432: 900b         	str	r0, [sp, #0x2c]
700a5434: e7ff         	b	0x700a5436 <_txe_thread_create+0xd6> @ imm = #-0x2
700a5436: e7ff         	b	0x700a5438 <_txe_thread_create+0xd8> @ imm = #-0x2
700a5438: 9808         	ldr	r0, [sp, #0x20]
700a543a: 9909         	ldr	r1, [sp, #0x24]
700a543c: 68c9         	ldr	r1, [r1, #0xc]
700a543e: 4288         	cmp	r0, r1
700a5440: d30c         	blo	0x700a545c <_txe_thread_create+0xfc> @ imm = #0x18
700a5442: e7ff         	b	0x700a5444 <_txe_thread_create+0xe4> @ imm = #-0x2
700a5444: 9808         	ldr	r0, [sp, #0x20]
700a5446: 9909         	ldr	r1, [sp, #0x24]
700a5448: 6909         	ldr	r1, [r1, #0x10]
700a544a: 4288         	cmp	r0, r1
700a544c: d205         	bhs	0x700a545a <_txe_thread_create+0xfa> @ imm = #0xa
700a544e: e7ff         	b	0x700a5450 <_txe_thread_create+0xf0> @ imm = #-0x2
700a5450: 2000         	movs	r0, #0x0
700a5452: 9018         	str	r0, [sp, #0x60]
700a5454: 2001         	movs	r0, #0x1
700a5456: 900b         	str	r0, [sp, #0x2c]
700a5458: e7ff         	b	0x700a545a <_txe_thread_create+0xfa> @ imm = #-0x2
700a545a: e7ff         	b	0x700a545c <_txe_thread_create+0xfc> @ imm = #-0x2
700a545c: 9809         	ldr	r0, [sp, #0x24]
700a545e: f8d0 008c    	ldr.w	r0, [r0, #0x8c]
700a5462: 9009         	str	r0, [sp, #0x24]
700a5464: e7ff         	b	0x700a5466 <_txe_thread_create+0x106> @ imm = #-0x2
700a5466: 980a         	ldr	r0, [sp, #0x28]
700a5468: 3001         	adds	r0, #0x1
700a546a: 900a         	str	r0, [sp, #0x28]
700a546c: e7bc         	b	0x700a53e8 <_txe_thread_create+0x88> @ imm = #-0x88
700a546e: f7fd ebd2    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x285c
700a5472: 900d         	str	r0, [sp, #0x34]
700a5474: f64a 217c    	movw	r1, #0xaa7c
700a5478: f2c7 0108    	movt	r1, #0x7008
700a547c: 6808         	ldr	r0, [r1]
700a547e: 3801         	subs	r0, #0x1
700a5480: 6008         	str	r0, [r1]
700a5482: 980d         	ldr	r0, [sp, #0x34]
700a5484: f7fd ed46    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x2574
700a5488: f00d fc4a    	bl	0x700b2d20 <_tx_thread_system_preempt_check> @ imm = #0xd894
700a548c: 9811         	ldr	r0, [sp, #0x44]
700a548e: 9909         	ldr	r1, [sp, #0x24]
700a5490: 4288         	cmp	r0, r1
700a5492: d103         	bne	0x700a549c <_txe_thread_create+0x13c> @ imm = #0x6
700a5494: e7ff         	b	0x700a5496 <_txe_thread_create+0x136> @ imm = #-0x2
700a5496: 200e         	movs	r0, #0xe
700a5498: 900c         	str	r0, [sp, #0x30]
700a549a: e044         	b	0x700a5526 <_txe_thread_create+0x1c6> @ imm = #0x88
700a549c: 9818         	ldr	r0, [sp, #0x60]
700a549e: b918         	cbnz	r0, 0x700a54a8 <_txe_thread_create+0x148> @ imm = #0x6
700a54a0: e7ff         	b	0x700a54a2 <_txe_thread_create+0x142> @ imm = #-0x2
700a54a2: 2003         	movs	r0, #0x3
700a54a4: 900c         	str	r0, [sp, #0x30]
700a54a6: e03d         	b	0x700a5524 <_txe_thread_create+0x1c4> @ imm = #0x7a
700a54a8: 980f         	ldr	r0, [sp, #0x3c]
700a54aa: b918         	cbnz	r0, 0x700a54b4 <_txe_thread_create+0x154> @ imm = #0x6
700a54ac: e7ff         	b	0x700a54ae <_txe_thread_create+0x14e> @ imm = #-0x2
700a54ae: 2003         	movs	r0, #0x3
700a54b0: 900c         	str	r0, [sp, #0x30]
700a54b2: e036         	b	0x700a5522 <_txe_thread_create+0x1c2> @ imm = #0x6c
700a54b4: 9819         	ldr	r0, [sp, #0x64]
700a54b6: 28ff         	cmp	r0, #0xff
700a54b8: d803         	bhi	0x700a54c2 <_txe_thread_create+0x162> @ imm = #0x6
700a54ba: e7ff         	b	0x700a54bc <_txe_thread_create+0x15c> @ imm = #-0x2
700a54bc: 2005         	movs	r0, #0x5
700a54be: 900c         	str	r0, [sp, #0x30]
700a54c0: e02e         	b	0x700a5520 <_txe_thread_create+0x1c0> @ imm = #0x5c
700a54c2: 981a         	ldr	r0, [sp, #0x68]
700a54c4: 2820         	cmp	r0, #0x20
700a54c6: d303         	blo	0x700a54d0 <_txe_thread_create+0x170> @ imm = #0x6
700a54c8: e7ff         	b	0x700a54ca <_txe_thread_create+0x16a> @ imm = #-0x2
700a54ca: 200f         	movs	r0, #0xf
700a54cc: 900c         	str	r0, [sp, #0x30]
700a54ce: e026         	b	0x700a551e <_txe_thread_create+0x1be> @ imm = #0x4c
700a54d0: 981b         	ldr	r0, [sp, #0x6c]
700a54d2: 991a         	ldr	r1, [sp, #0x68]
700a54d4: 4288         	cmp	r0, r1
700a54d6: d903         	bls	0x700a54e0 <_txe_thread_create+0x180> @ imm = #0x6
700a54d8: e7ff         	b	0x700a54da <_txe_thread_create+0x17a> @ imm = #-0x2
700a54da: 2018         	movs	r0, #0x18
700a54dc: 900c         	str	r0, [sp, #0x30]
700a54de: e01d         	b	0x700a551c <_txe_thread_create+0x1bc> @ imm = #0x3a
700a54e0: 981d         	ldr	r0, [sp, #0x74]
700a54e2: 2802         	cmp	r0, #0x2
700a54e4: d303         	blo	0x700a54ee <_txe_thread_create+0x18e> @ imm = #0x6
700a54e6: e7ff         	b	0x700a54e8 <_txe_thread_create+0x188> @ imm = #-0x2
700a54e8: 2010         	movs	r0, #0x10
700a54ea: 900c         	str	r0, [sp, #0x30]
700a54ec: e015         	b	0x700a551a <_txe_thread_create+0x1ba> @ imm = #0x2a
700a54ee: f248 1038    	movw	r0, #0x8138
700a54f2: f2c7 000b    	movt	r0, #0x700b
700a54f6: 6800         	ldr	r0, [r0]
700a54f8: b170         	cbz	r0, 0x700a5518 <_txe_thread_create+0x1b8> @ imm = #0x1c
700a54fa: e7ff         	b	0x700a54fc <_txe_thread_create+0x19c> @ imm = #-0x2
700a54fc: f248 1038    	movw	r0, #0x8138
700a5500: f2c7 000b    	movt	r0, #0x700b
700a5504: 6800         	ldr	r0, [r0]
700a5506: 0900         	lsrs	r0, r0, #0x4
700a5508: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700a550c: d203         	bhs	0x700a5516 <_txe_thread_create+0x1b6> @ imm = #0x6
700a550e: e7ff         	b	0x700a5510 <_txe_thread_create+0x1b0> @ imm = #-0x2
700a5510: 2013         	movs	r0, #0x13
700a5512: 900c         	str	r0, [sp, #0x30]
700a5514: e7ff         	b	0x700a5516 <_txe_thread_create+0x1b6> @ imm = #-0x2
700a5516: e7ff         	b	0x700a5518 <_txe_thread_create+0x1b8> @ imm = #-0x2
700a5518: e7ff         	b	0x700a551a <_txe_thread_create+0x1ba> @ imm = #-0x2
700a551a: e7ff         	b	0x700a551c <_txe_thread_create+0x1bc> @ imm = #-0x2
700a551c: e7ff         	b	0x700a551e <_txe_thread_create+0x1be> @ imm = #-0x2
700a551e: e7ff         	b	0x700a5520 <_txe_thread_create+0x1c0> @ imm = #-0x2
700a5520: e7ff         	b	0x700a5522 <_txe_thread_create+0x1c2> @ imm = #-0x2
700a5522: e7ff         	b	0x700a5524 <_txe_thread_create+0x1c4> @ imm = #-0x2
700a5524: e7ff         	b	0x700a5526 <_txe_thread_create+0x1c6> @ imm = #-0x2
700a5526: e7ff         	b	0x700a5528 <_txe_thread_create+0x1c8> @ imm = #-0x2
700a5528: e7ff         	b	0x700a552a <_txe_thread_create+0x1ca> @ imm = #-0x2
700a552a: 980c         	ldr	r0, [sp, #0x30]
700a552c: b9e8         	cbnz	r0, 0x700a556a <_txe_thread_create+0x20a> @ imm = #0x3a
700a552e: e7ff         	b	0x700a5530 <_txe_thread_create+0x1d0> @ imm = #-0x2
700a5530: 9811         	ldr	r0, [sp, #0x44]
700a5532: 9910         	ldr	r1, [sp, #0x40]
700a5534: 9a0f         	ldr	r2, [sp, #0x3c]
700a5536: 9b0e         	ldr	r3, [sp, #0x38]
700a5538: f8dd c060    	ldr.w	r12, [sp, #0x60]
700a553c: 9c19         	ldr	r4, [sp, #0x64]
700a553e: 9d1a         	ldr	r5, [sp, #0x68]
700a5540: 9e1b         	ldr	r6, [sp, #0x6c]
700a5542: 9f1c         	ldr	r7, [sp, #0x70]
700a5544: f8dd 8074    	ldr.w	r8, [sp, #0x74]
700a5548: 46ee         	mov	lr, sp
700a554a: f8ce 8014    	str.w	r8, [lr, #0x14]
700a554e: f8ce 7010    	str.w	r7, [lr, #0x10]
700a5552: f8ce 600c    	str.w	r6, [lr, #0xc]
700a5556: f8ce 5008    	str.w	r5, [lr, #0x8]
700a555a: f8ce 4004    	str.w	r4, [lr, #0x4]
700a555e: f8ce c000    	str.w	r12, [lr]
700a5562: f000 fee5    	bl	0x700a6330 <_tx_thread_create> @ imm = #0xdca
700a5566: 900c         	str	r0, [sp, #0x30]
700a5568: e7ff         	b	0x700a556a <_txe_thread_create+0x20a> @ imm = #-0x2
700a556a: 980c         	ldr	r0, [sp, #0x30]
700a556c: b012         	add	sp, #0x48
700a556e: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}
		...
700a557e: 0000         	movs	r0, r0

700a5580 <Udma_chFreeResource>:
700a5580: b580         	push	{r7, lr}
700a5582: b084         	sub	sp, #0x10
700a5584: 9003         	str	r0, [sp, #0xc]
700a5586: 2000         	movs	r0, #0x0
700a5588: 9002         	str	r0, [sp, #0x8]
700a558a: 9803         	ldr	r0, [sp, #0xc]
700a558c: 6e80         	ldr	r0, [r0, #0x68]
700a558e: 9001         	str	r0, [sp, #0x4]
700a5590: 9803         	ldr	r0, [sp, #0xc]
700a5592: 7800         	ldrb	r0, [r0]
700a5594: 0740         	lsls	r0, r0, #0x1d
700a5596: 2800         	cmp	r0, #0x0
700a5598: d52e         	bpl	0x700a55f8 <Udma_chFreeResource+0x78> @ imm = #0x5c
700a559a: e7ff         	b	0x700a559c <Udma_chFreeResource+0x1c> @ imm = #-0x2
700a559c: 9803         	ldr	r0, [sp, #0xc]
700a559e: 6ec0         	ldr	r0, [r0, #0x6c]
700a55a0: f510 3f80    	cmn.w	r0, #0x10000
700a55a4: d027         	beq	0x700a55f6 <Udma_chFreeResource+0x76> @ imm = #0x4e
700a55a6: e7ff         	b	0x700a55a8 <Udma_chFreeResource+0x28> @ imm = #-0x2
700a55a8: 9803         	ldr	r0, [sp, #0xc]
700a55aa: 7800         	ldrb	r0, [r0]
700a55ac: 0640         	lsls	r0, r0, #0x19
700a55ae: 2800         	cmp	r0, #0x0
700a55b0: d506         	bpl	0x700a55c0 <Udma_chFreeResource+0x40> @ imm = #0xc
700a55b2: e7ff         	b	0x700a55b4 <Udma_chFreeResource+0x34> @ imm = #-0x2
700a55b4: 9803         	ldr	r0, [sp, #0xc]
700a55b6: 6ec0         	ldr	r0, [r0, #0x6c]
700a55b8: 9901         	ldr	r1, [sp, #0x4]
700a55ba: f00c fbc1    	bl	0x700b1d40 <Udma_rmFreeBlkCopyHcCh> @ imm = #0xc782
700a55be: e012         	b	0x700a55e6 <Udma_chFreeResource+0x66> @ imm = #0x24
700a55c0: 9803         	ldr	r0, [sp, #0xc]
700a55c2: 7800         	ldrb	r0, [r0]
700a55c4: 0600         	lsls	r0, r0, #0x18
700a55c6: 2800         	cmp	r0, #0x0
700a55c8: d506         	bpl	0x700a55d8 <Udma_chFreeResource+0x58> @ imm = #0xc
700a55ca: e7ff         	b	0x700a55cc <Udma_chFreeResource+0x4c> @ imm = #-0x2
700a55cc: 9803         	ldr	r0, [sp, #0xc]
700a55ce: 6ec0         	ldr	r0, [r0, #0x6c]
700a55d0: 9901         	ldr	r1, [sp, #0x4]
700a55d2: f00c fbed    	bl	0x700b1db0 <Udma_rmFreeBlkCopyUhcCh> @ imm = #0xc7da
700a55d6: e005         	b	0x700a55e4 <Udma_chFreeResource+0x64> @ imm = #0xa
700a55d8: 9803         	ldr	r0, [sp, #0xc]
700a55da: 6ec0         	ldr	r0, [r0, #0x6c]
700a55dc: 9901         	ldr	r1, [sp, #0x4]
700a55de: f00c fb77    	bl	0x700b1cd0 <Udma_rmFreeBlkCopyCh> @ imm = #0xc6ee
700a55e2: e7ff         	b	0x700a55e4 <Udma_chFreeResource+0x64> @ imm = #-0x2
700a55e4: e7ff         	b	0x700a55e6 <Udma_chFreeResource+0x66> @ imm = #-0x2
700a55e6: 9903         	ldr	r1, [sp, #0xc]
700a55e8: 2000         	movs	r0, #0x0
700a55ea: f6cf 70ff    	movt	r0, #0xffff
700a55ee: 66c8         	str	r0, [r1, #0x6c]
700a55f0: 9903         	ldr	r1, [sp, #0xc]
700a55f2: 6708         	str	r0, [r1, #0x70]
700a55f4: e7ff         	b	0x700a55f6 <Udma_chFreeResource+0x76> @ imm = #-0x2
700a55f6: e084         	b	0x700a5702 <Udma_chFreeResource+0x182> @ imm = #0x108
700a55f8: 9803         	ldr	r0, [sp, #0xc]
700a55fa: 6ec0         	ldr	r0, [r0, #0x6c]
700a55fc: f510 3f80    	cmn.w	r0, #0x10000
700a5600: d032         	beq	0x700a5668 <Udma_chFreeResource+0xe8> @ imm = #0x64
700a5602: e7ff         	b	0x700a5604 <Udma_chFreeResource+0x84> @ imm = #-0x2
700a5604: 9803         	ldr	r0, [sp, #0xc]
700a5606: 7800         	ldrb	r0, [r0]
700a5608: 0640         	lsls	r0, r0, #0x19
700a560a: 2800         	cmp	r0, #0x0
700a560c: d506         	bpl	0x700a561c <Udma_chFreeResource+0x9c> @ imm = #0xc
700a560e: e7ff         	b	0x700a5610 <Udma_chFreeResource+0x90> @ imm = #-0x2
700a5610: 9803         	ldr	r0, [sp, #0xc]
700a5612: 6ec0         	ldr	r0, [r0, #0x6c]
700a5614: 9901         	ldr	r1, [sp, #0x4]
700a5616: f00c fce3    	bl	0x700b1fe0 <Udma_rmFreeTxHcCh> @ imm = #0xc9c6
700a561a: e01f         	b	0x700a565c <Udma_chFreeResource+0xdc> @ imm = #0x3e
700a561c: 9803         	ldr	r0, [sp, #0xc]
700a561e: 7840         	ldrb	r0, [r0, #0x1]
700a5620: 07c0         	lsls	r0, r0, #0x1f
700a5622: b138         	cbz	r0, 0x700a5634 <Udma_chFreeResource+0xb4> @ imm = #0xe
700a5624: e7ff         	b	0x700a5626 <Udma_chFreeResource+0xa6> @ imm = #-0x2
700a5626: 9803         	ldr	r0, [sp, #0xc]
700a5628: 68c2         	ldr	r2, [r0, #0xc]
700a562a: 6ec0         	ldr	r0, [r0, #0x6c]
700a562c: 9901         	ldr	r1, [sp, #0x4]
700a562e: f00b fe17    	bl	0x700b1260 <Udma_rmFreeMappedTxCh> @ imm = #0xbc2e
700a5632: e012         	b	0x700a565a <Udma_chFreeResource+0xda> @ imm = #0x24
700a5634: 9803         	ldr	r0, [sp, #0xc]
700a5636: 7800         	ldrb	r0, [r0]
700a5638: 0600         	lsls	r0, r0, #0x18
700a563a: 2800         	cmp	r0, #0x0
700a563c: d506         	bpl	0x700a564c <Udma_chFreeResource+0xcc> @ imm = #0xc
700a563e: e7ff         	b	0x700a5640 <Udma_chFreeResource+0xc0> @ imm = #-0x2
700a5640: 9803         	ldr	r0, [sp, #0xc]
700a5642: 6ec0         	ldr	r0, [r0, #0x6c]
700a5644: 9901         	ldr	r1, [sp, #0x4]
700a5646: f00c fd03    	bl	0x700b2050 <Udma_rmFreeTxUhcCh> @ imm = #0xca06
700a564a: e005         	b	0x700a5658 <Udma_chFreeResource+0xd8> @ imm = #0xa
700a564c: 9803         	ldr	r0, [sp, #0xc]
700a564e: 6ec0         	ldr	r0, [r0, #0x6c]
700a5650: 9901         	ldr	r1, [sp, #0x4]
700a5652: f00c fc8d    	bl	0x700b1f70 <Udma_rmFreeTxCh> @ imm = #0xc91a
700a5656: e7ff         	b	0x700a5658 <Udma_chFreeResource+0xd8> @ imm = #-0x2
700a5658: e7ff         	b	0x700a565a <Udma_chFreeResource+0xda> @ imm = #-0x2
700a565a: e7ff         	b	0x700a565c <Udma_chFreeResource+0xdc> @ imm = #-0x2
700a565c: 9903         	ldr	r1, [sp, #0xc]
700a565e: 2000         	movs	r0, #0x0
700a5660: f6cf 70ff    	movt	r0, #0xffff
700a5664: 66c8         	str	r0, [r1, #0x6c]
700a5666: e7ff         	b	0x700a5668 <Udma_chFreeResource+0xe8> @ imm = #-0x2
700a5668: 9803         	ldr	r0, [sp, #0xc]
700a566a: 6f00         	ldr	r0, [r0, #0x70]
700a566c: f510 3f80    	cmn.w	r0, #0x10000
700a5670: d033         	beq	0x700a56da <Udma_chFreeResource+0x15a> @ imm = #0x66
700a5672: e7ff         	b	0x700a5674 <Udma_chFreeResource+0xf4> @ imm = #-0x2
700a5674: 9803         	ldr	r0, [sp, #0xc]
700a5676: 7800         	ldrb	r0, [r0]
700a5678: 0640         	lsls	r0, r0, #0x19
700a567a: 2800         	cmp	r0, #0x0
700a567c: d506         	bpl	0x700a568c <Udma_chFreeResource+0x10c> @ imm = #0xc
700a567e: e7ff         	b	0x700a5680 <Udma_chFreeResource+0x100> @ imm = #-0x2
700a5680: 9803         	ldr	r0, [sp, #0xc]
700a5682: 6f00         	ldr	r0, [r0, #0x70]
700a5684: 9901         	ldr	r1, [sp, #0x4]
700a5686: f00c fc03    	bl	0x700b1e90 <Udma_rmFreeRxHcCh> @ imm = #0xc806
700a568a: e020         	b	0x700a56ce <Udma_chFreeResource+0x14e> @ imm = #0x40
700a568c: 9803         	ldr	r0, [sp, #0xc]
700a568e: 7840         	ldrb	r0, [r0, #0x1]
700a5690: 07c0         	lsls	r0, r0, #0x1f
700a5692: b140         	cbz	r0, 0x700a56a6 <Udma_chFreeResource+0x126> @ imm = #0x10
700a5694: e7ff         	b	0x700a5696 <Udma_chFreeResource+0x116> @ imm = #-0x2
700a5696: 9803         	ldr	r0, [sp, #0xc]
700a5698: 68c2         	ldr	r2, [r0, #0xc]
700a569a: 6f00         	ldr	r0, [r0, #0x70]
700a569c: 9901         	ldr	r1, [sp, #0x4]
700a569e: 3a04         	subs	r2, #0x4
700a56a0: f00b fda6    	bl	0x700b11f0 <Udma_rmFreeMappedRxCh> @ imm = #0xbb4c
700a56a4: e012         	b	0x700a56cc <Udma_chFreeResource+0x14c> @ imm = #0x24
700a56a6: 9803         	ldr	r0, [sp, #0xc]
700a56a8: 7800         	ldrb	r0, [r0]
700a56aa: 0600         	lsls	r0, r0, #0x18
700a56ac: 2800         	cmp	r0, #0x0
700a56ae: d506         	bpl	0x700a56be <Udma_chFreeResource+0x13e> @ imm = #0xc
700a56b0: e7ff         	b	0x700a56b2 <Udma_chFreeResource+0x132> @ imm = #-0x2
700a56b2: 9803         	ldr	r0, [sp, #0xc]
700a56b4: 6f00         	ldr	r0, [r0, #0x70]
700a56b6: 9901         	ldr	r1, [sp, #0x4]
700a56b8: f00c fc22    	bl	0x700b1f00 <Udma_rmFreeRxUhcCh> @ imm = #0xc844
700a56bc: e005         	b	0x700a56ca <Udma_chFreeResource+0x14a> @ imm = #0xa
700a56be: 9803         	ldr	r0, [sp, #0xc]
700a56c0: 6f00         	ldr	r0, [r0, #0x70]
700a56c2: 9901         	ldr	r1, [sp, #0x4]
700a56c4: f00c fbac    	bl	0x700b1e20 <Udma_rmFreeRxCh> @ imm = #0xc758
700a56c8: e7ff         	b	0x700a56ca <Udma_chFreeResource+0x14a> @ imm = #-0x2
700a56ca: e7ff         	b	0x700a56cc <Udma_chFreeResource+0x14c> @ imm = #-0x2
700a56cc: e7ff         	b	0x700a56ce <Udma_chFreeResource+0x14e> @ imm = #-0x2
700a56ce: 9903         	ldr	r1, [sp, #0xc]
700a56d0: 2000         	movs	r0, #0x0
700a56d2: f6cf 70ff    	movt	r0, #0xffff
700a56d6: 6708         	str	r0, [r1, #0x70]
700a56d8: e7ff         	b	0x700a56da <Udma_chFreeResource+0x15a> @ imm = #-0x2
700a56da: 9903         	ldr	r1, [sp, #0xc]
700a56dc: 2000         	movs	r0, #0x0
700a56de: f8c1 01cc    	str.w	r0, [r1, #0x1cc]
700a56e2: 9a03         	ldr	r2, [sp, #0xc]
700a56e4: 2100         	movs	r1, #0x0
700a56e6: f6cf 71ff    	movt	r1, #0xffff
700a56ea: f8c2 11d0    	str.w	r1, [r2, #0x1d0]
700a56ee: 9903         	ldr	r1, [sp, #0xc]
700a56f0: f8c1 01d4    	str.w	r0, [r1, #0x1d4]
700a56f4: 9903         	ldr	r1, [sp, #0xc]
700a56f6: f8c1 01d8    	str.w	r0, [r1, #0x1d8]
700a56fa: 9903         	ldr	r1, [sp, #0xc]
700a56fc: f8c1 01c8    	str.w	r0, [r1, #0x1c8]
700a5700: e7ff         	b	0x700a5702 <Udma_chFreeResource+0x182> @ imm = #-0x2
700a5702: 9903         	ldr	r1, [sp, #0xc]
700a5704: 2000         	movs	r0, #0x0
700a5706: f6cf 70ff    	movt	r0, #0xffff
700a570a: 6788         	str	r0, [r1, #0x78]
700a570c: 9903         	ldr	r1, [sp, #0xc]
700a570e: 2004         	movs	r0, #0x4
700a5710: f6cf 70ff    	movt	r0, #0xffff
700a5714: 67c8         	str	r0, [r1, #0x7c]
700a5716: 9803         	ldr	r0, [sp, #0xc]
700a5718: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a571c: b190         	cbz	r0, 0x700a5744 <Udma_chFreeResource+0x1c4> @ imm = #0x24
700a571e: e7ff         	b	0x700a5720 <Udma_chFreeResource+0x1a0> @ imm = #-0x2
700a5720: 9803         	ldr	r0, [sp, #0xc]
700a5722: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a5726: f007 ff03    	bl	0x700ad530 <Udma_ringFree> @ imm = #0x7e06
700a572a: 4601         	mov	r1, r0
700a572c: 9802         	ldr	r0, [sp, #0x8]
700a572e: 4408         	add	r0, r1
700a5730: 9002         	str	r0, [sp, #0x8]
700a5732: 9802         	ldr	r0, [sp, #0x8]
700a5734: b108         	cbz	r0, 0x700a573a <Udma_chFreeResource+0x1ba> @ imm = #0x2
700a5736: e7ff         	b	0x700a5738 <Udma_chFreeResource+0x1b8> @ imm = #-0x2
700a5738: e7ff         	b	0x700a573a <Udma_chFreeResource+0x1ba> @ imm = #-0x2
700a573a: 9903         	ldr	r1, [sp, #0xc]
700a573c: 2000         	movs	r0, #0x0
700a573e: f8c1 0080    	str.w	r0, [r1, #0x80]
700a5742: e7ff         	b	0x700a5744 <Udma_chFreeResource+0x1c4> @ imm = #-0x2
700a5744: 9803         	ldr	r0, [sp, #0xc]
700a5746: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a574a: b128         	cbz	r0, 0x700a5758 <Udma_chFreeResource+0x1d8> @ imm = #0xa
700a574c: e7ff         	b	0x700a574e <Udma_chFreeResource+0x1ce> @ imm = #-0x2
700a574e: 9903         	ldr	r1, [sp, #0xc]
700a5750: 2000         	movs	r0, #0x0
700a5752: f8c1 0084    	str.w	r0, [r1, #0x84]
700a5756: e7ff         	b	0x700a5758 <Udma_chFreeResource+0x1d8> @ imm = #-0x2
700a5758: 9803         	ldr	r0, [sp, #0xc]
700a575a: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a575e: b190         	cbz	r0, 0x700a5786 <Udma_chFreeResource+0x206> @ imm = #0x24
700a5760: e7ff         	b	0x700a5762 <Udma_chFreeResource+0x1e2> @ imm = #-0x2
700a5762: 9803         	ldr	r0, [sp, #0xc]
700a5764: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a5768: f007 fee2    	bl	0x700ad530 <Udma_ringFree> @ imm = #0x7dc4
700a576c: 4601         	mov	r1, r0
700a576e: 9802         	ldr	r0, [sp, #0x8]
700a5770: 4408         	add	r0, r1
700a5772: 9002         	str	r0, [sp, #0x8]
700a5774: 9802         	ldr	r0, [sp, #0x8]
700a5776: b108         	cbz	r0, 0x700a577c <Udma_chFreeResource+0x1fc> @ imm = #0x2
700a5778: e7ff         	b	0x700a577a <Udma_chFreeResource+0x1fa> @ imm = #-0x2
700a577a: e7ff         	b	0x700a577c <Udma_chFreeResource+0x1fc> @ imm = #-0x2
700a577c: 9903         	ldr	r1, [sp, #0xc]
700a577e: 2000         	movs	r0, #0x0
700a5780: f8c1 0088    	str.w	r0, [r1, #0x88]
700a5784: e7ff         	b	0x700a5786 <Udma_chFreeResource+0x206> @ imm = #-0x2
700a5786: 9802         	ldr	r0, [sp, #0x8]
700a5788: b004         	add	sp, #0x10
700a578a: bd80         	pop	{r7, pc}
700a578c: 0000         	movs	r0, r0
700a578e: 0000         	movs	r0, r0

700a5790 <tm_thread_locking_test_initialize>:
; {
700a5790: b5b0         	push	{r4, r5, r7, lr}
;    tm_setup_pmu();
700a5792: f00f fcbd    	bl	0x700b5110 <tm_setup_pmu> @ imm = #0xf97a
;       snprintf(pmu_lock_numbers[i], sizeof(pmu_lock_numbers[i]), "L%02d", i);
700a5796: f24a 1588    	movw	r5, #0xa188
700a579a: f647 54a5    	movw	r4, #0x7da5
700a579e: f2c7 0508    	movt	r5, #0x7008
700a57a2: f2c7 040b    	movt	r4, #0x700b
700a57a6: 2110         	movs	r1, #0x10
700a57a8: 2300         	movs	r3, #0x0
700a57aa: 4628         	mov	r0, r5
700a57ac: 4622         	mov	r2, r4
700a57ae: f00b ea2e    	blx	0x700b0c0c <snprintf>   @ imm = #0xb45c
700a57b2: f105 0010    	add.w	r0, r5, #0x10
700a57b6: 4622         	mov	r2, r4
700a57b8: 2110         	movs	r1, #0x10
700a57ba: 2301         	movs	r3, #0x1
700a57bc: f00b ea26    	blx	0x700b0c0c <snprintf>   @ imm = #0xb44c
700a57c0: f105 0020    	add.w	r0, r5, #0x20
700a57c4: 4622         	mov	r2, r4
700a57c6: 2110         	movs	r1, #0x10
700a57c8: 2302         	movs	r3, #0x2
700a57ca: f00b ea20    	blx	0x700b0c0c <snprintf>   @ imm = #0xb440
700a57ce: f105 0030    	add.w	r0, r5, #0x30
700a57d2: 4622         	mov	r2, r4
700a57d4: 2110         	movs	r1, #0x10
700a57d6: 2303         	movs	r3, #0x3
700a57d8: f00b ea18    	blx	0x700b0c0c <snprintf>   @ imm = #0xb430
700a57dc: f105 0040    	add.w	r0, r5, #0x40
700a57e0: 4622         	mov	r2, r4
700a57e2: 2110         	movs	r1, #0x10
700a57e4: 2304         	movs	r3, #0x4
700a57e6: f00b ea12    	blx	0x700b0c0c <snprintf>   @ imm = #0xb424
700a57ea: f105 0050    	add.w	r0, r5, #0x50
700a57ee: 4622         	mov	r2, r4
700a57f0: 2110         	movs	r1, #0x10
700a57f2: 2305         	movs	r3, #0x5
700a57f4: f00b ea0a    	blx	0x700b0c0c <snprintf>   @ imm = #0xb414
700a57f8: f105 0060    	add.w	r0, r5, #0x60
700a57fc: 4622         	mov	r2, r4
700a57fe: 2110         	movs	r1, #0x10
700a5800: 2306         	movs	r3, #0x6
700a5802: f00b ea04    	blx	0x700b0c0c <snprintf>   @ imm = #0xb408
700a5806: f105 0070    	add.w	r0, r5, #0x70
700a580a: 4622         	mov	r2, r4
700a580c: 2110         	movs	r1, #0x10
700a580e: 2307         	movs	r3, #0x7
700a5810: f00b e9fc    	blx	0x700b0c0c <snprintf>   @ imm = #0xb3f8
700a5814: f105 0080    	add.w	r0, r5, #0x80
700a5818: 4622         	mov	r2, r4
700a581a: 2110         	movs	r1, #0x10
700a581c: 2308         	movs	r3, #0x8
700a581e: f00b e9f6    	blx	0x700b0c0c <snprintf>   @ imm = #0xb3ec
700a5822: f105 0090    	add.w	r0, r5, #0x90
700a5826: 4622         	mov	r2, r4
700a5828: 2110         	movs	r1, #0x10
700a582a: 2309         	movs	r3, #0x9
700a582c: f00b e9ee    	blx	0x700b0c0c <snprintf>   @ imm = #0xb3dc
700a5830: f105 00a0    	add.w	r0, r5, #0xa0
700a5834: 4622         	mov	r2, r4
700a5836: 2110         	movs	r1, #0x10
700a5838: 230a         	movs	r3, #0xa
700a583a: f00b e9e8    	blx	0x700b0c0c <snprintf>   @ imm = #0xb3d0
700a583e: f105 00b0    	add.w	r0, r5, #0xb0
700a5842: 4622         	mov	r2, r4
700a5844: 2110         	movs	r1, #0x10
700a5846: 230b         	movs	r3, #0xb
700a5848: f00b e9e0    	blx	0x700b0c0c <snprintf>   @ imm = #0xb3c0
700a584c: f105 00c0    	add.w	r0, r5, #0xc0
700a5850: 4622         	mov	r2, r4
700a5852: 2110         	movs	r1, #0x10
700a5854: 230c         	movs	r3, #0xc
700a5856: f00b e9da    	blx	0x700b0c0c <snprintf>   @ imm = #0xb3b4
700a585a: f105 00d0    	add.w	r0, r5, #0xd0
700a585e: 4622         	mov	r2, r4
700a5860: 2110         	movs	r1, #0x10
700a5862: 230d         	movs	r3, #0xd
700a5864: f00b e9d2    	blx	0x700b0c0c <snprintf>   @ imm = #0xb3a4
700a5868: f105 00e0    	add.w	r0, r5, #0xe0
700a586c: 4622         	mov	r2, r4
700a586e: 2110         	movs	r1, #0x10
700a5870: 230e         	movs	r3, #0xe
700a5872: f00b e9cc    	blx	0x700b0c0c <snprintf>   @ imm = #0xb398
700a5876: f105 00f0    	add.w	r0, r5, #0xf0
700a587a: 4622         	mov	r2, r4
700a587c: 2110         	movs	r1, #0x10
700a587e: 230f         	movs	r3, #0xf
700a5880: f00b e9c4    	blx	0x700b0c0c <snprintf>   @ imm = #0xb388
700a5884: f505 7080    	add.w	r0, r5, #0x100
700a5888: 4622         	mov	r2, r4
700a588a: 2110         	movs	r1, #0x10
700a588c: 2310         	movs	r3, #0x10
700a588e: f00b e9be    	blx	0x700b0c0c <snprintf>   @ imm = #0xb37c
700a5892: f505 7088    	add.w	r0, r5, #0x110
700a5896: 4622         	mov	r2, r4
700a5898: 2110         	movs	r1, #0x10
700a589a: 2311         	movs	r3, #0x11
700a589c: f00b e9b6    	blx	0x700b0c0c <snprintf>   @ imm = #0xb36c
700a58a0: f505 7090    	add.w	r0, r5, #0x120
700a58a4: 4622         	mov	r2, r4
700a58a6: 2110         	movs	r1, #0x10
700a58a8: 2312         	movs	r3, #0x12
700a58aa: f00b e9b0    	blx	0x700b0c0c <snprintf>   @ imm = #0xb360
700a58ae: f505 7098    	add.w	r0, r5, #0x130
700a58b2: 4622         	mov	r2, r4
700a58b4: 2110         	movs	r1, #0x10
700a58b6: 2313         	movs	r3, #0x13
700a58b8: f00b e9a8    	blx	0x700b0c0c <snprintf>   @ imm = #0xb350
700a58bc: f505 70a0    	add.w	r0, r5, #0x140
700a58c0: 4622         	mov	r2, r4
700a58c2: 2110         	movs	r1, #0x10
700a58c4: 2314         	movs	r3, #0x14
700a58c6: f00b e9a2    	blx	0x700b0c0c <snprintf>   @ imm = #0xb344
700a58ca: f505 70a8    	add.w	r0, r5, #0x150
700a58ce: 4622         	mov	r2, r4
700a58d0: 2110         	movs	r1, #0x10
700a58d2: 2315         	movs	r3, #0x15
700a58d4: f00b e99a    	blx	0x700b0c0c <snprintf>   @ imm = #0xb334
700a58d8: f505 70b0    	add.w	r0, r5, #0x160
700a58dc: 4622         	mov	r2, r4
700a58de: 2110         	movs	r1, #0x10
700a58e0: 2316         	movs	r3, #0x16
700a58e2: f00b e994    	blx	0x700b0c0c <snprintf>   @ imm = #0xb328
700a58e6: f505 70b8    	add.w	r0, r5, #0x170
700a58ea: 4622         	mov	r2, r4
700a58ec: 2110         	movs	r1, #0x10
700a58ee: 2317         	movs	r3, #0x17
700a58f0: f00b e98c    	blx	0x700b0c0c <snprintf>   @ imm = #0xb318
700a58f4: f505 70c0    	add.w	r0, r5, #0x180
700a58f8: 4622         	mov	r2, r4
700a58fa: 2110         	movs	r1, #0x10
700a58fc: 2318         	movs	r3, #0x18
700a58fe: f00b e986    	blx	0x700b0c0c <snprintf>   @ imm = #0xb30c
700a5902: f505 70c8    	add.w	r0, r5, #0x190
700a5906: 4622         	mov	r2, r4
700a5908: 2110         	movs	r1, #0x10
700a590a: 2319         	movs	r3, #0x19
700a590c: f00b e97e    	blx	0x700b0c0c <snprintf>   @ imm = #0xb2fc
700a5910: f505 70d0    	add.w	r0, r5, #0x1a0
700a5914: 4622         	mov	r2, r4
700a5916: 2110         	movs	r1, #0x10
700a5918: 231a         	movs	r3, #0x1a
700a591a: f00b e978    	blx	0x700b0c0c <snprintf>   @ imm = #0xb2f0
700a591e: f505 70d8    	add.w	r0, r5, #0x1b0
700a5922: 4622         	mov	r2, r4
700a5924: 2110         	movs	r1, #0x10
700a5926: 231b         	movs	r3, #0x1b
700a5928: f00b e970    	blx	0x700b0c0c <snprintf>   @ imm = #0xb2e0
700a592c: f505 70e0    	add.w	r0, r5, #0x1c0
700a5930: 4622         	mov	r2, r4
700a5932: 2110         	movs	r1, #0x10
700a5934: 231c         	movs	r3, #0x1c
700a5936: f00b e96a    	blx	0x700b0c0c <snprintf>   @ imm = #0xb2d4
700a593a: f505 70e8    	add.w	r0, r5, #0x1d0
700a593e: 4622         	mov	r2, r4
700a5940: 2110         	movs	r1, #0x10
700a5942: 231d         	movs	r3, #0x1d
700a5944: f00b e962    	blx	0x700b0c0c <snprintf>   @ imm = #0xb2c4
700a5948: f505 70f0    	add.w	r0, r5, #0x1e0
700a594c: 4622         	mov	r2, r4
700a594e: 2110         	movs	r1, #0x10
700a5950: 231e         	movs	r3, #0x1e
700a5952: f00b e95c    	blx	0x700b0c0c <snprintf>   @ imm = #0xb2b8
700a5956: f505 70f8    	add.w	r0, r5, #0x1f0
700a595a: 4622         	mov	r2, r4
700a595c: 2110         	movs	r1, #0x10
700a595e: 231f         	movs	r3, #0x1f
700a5960: f00b e954    	blx	0x700b0c0c <snprintf>   @ imm = #0xb2a8
;    tm_thread_create(0, 5, tm_thread_locking_benchmark_thread);
700a5964: f64d 52d1    	movw	r2, #0xddd1
700a5968: 2000         	movs	r0, #0x0
700a596a: f2c7 020a    	movt	r2, #0x700a
700a596e: 2105         	movs	r1, #0x5
700a5970: f00c fba6    	bl	0x700b20c0 <tm_thread_create> @ imm = #0xc74c
;    tm_thread_resume(0);
700a5974: 2000         	movs	r0, #0x0
700a5976: f00f f993    	bl	0x700b4ca0 <tm_thread_resume> @ imm = #0xf326
;    tm_thread_create(1, 1, tm_thread_locking_reporting_thread);
700a597a: f646 32e1    	movw	r2, #0x6be1
700a597e: 2001         	movs	r0, #0x1
700a5980: f2c7 020a    	movt	r2, #0x700a
700a5984: 2101         	movs	r1, #0x1
700a5986: f00c fb9b    	bl	0x700b20c0 <tm_thread_create> @ imm = #0xc736
;    tm_thread_resume(1);
700a598a: 2001         	movs	r0, #0x1
700a598c: e8bd 40b0    	pop.w	{r4, r5, r7, lr}
700a5990: f00f b986    	b.w	0x700b4ca0 <tm_thread_resume> @ imm = #0xf30c
		...

700a59a0 <_tx_thread_resume>:
700a59a0: b580         	push	{r7, lr}
700a59a2: b08e         	sub	sp, #0x38
700a59a4: 900c         	str	r0, [sp, #0x30]
700a59a6: 2000         	movs	r0, #0x0
700a59a8: 9008         	str	r0, [sp, #0x20]
700a59aa: f7fd e934    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x2d98
700a59ae: 900b         	str	r0, [sp, #0x2c]
700a59b0: 980c         	ldr	r0, [sp, #0x30]
700a59b2: 6b40         	ldr	r0, [r0, #0x34]
700a59b4: 2803         	cmp	r0, #0x3
700a59b6: f040 80b1    	bne.w	0x700a5b1c <_tx_thread_resume+0x17c> @ imm = #0x162
700a59ba: e7ff         	b	0x700a59bc <_tx_thread_resume+0x1c> @ imm = #-0x2
700a59bc: f248 1038    	movw	r0, #0x8138
700a59c0: f2c7 000b    	movt	r0, #0x700b
700a59c4: 6800         	ldr	r0, [r0]
700a59c6: f1b0 3ff0    	cmp.w	r0, #0xf0f0f0f0
700a59ca: d311         	blo	0x700a59f0 <_tx_thread_resume+0x50> @ imm = #0x22
700a59cc: e7ff         	b	0x700a59ce <_tx_thread_resume+0x2e> @ imm = #-0x2
700a59ce: f64a 2070    	movw	r0, #0xaa70
700a59d2: f2c7 0008    	movt	r0, #0x7008
700a59d6: 6800         	ldr	r0, [r0]
700a59d8: 9009         	str	r0, [sp, #0x24]
700a59da: 9809         	ldr	r0, [sp, #0x24]
700a59dc: b138         	cbz	r0, 0x700a59ee <_tx_thread_resume+0x4e> @ imm = #0xe
700a59de: e7ff         	b	0x700a59e0 <_tx_thread_resume+0x40> @ imm = #-0x2
700a59e0: 9809         	ldr	r0, [sp, #0x24]
700a59e2: 6c00         	ldr	r0, [r0, #0x40]
700a59e4: 9008         	str	r0, [sp, #0x20]
700a59e6: 9909         	ldr	r1, [sp, #0x24]
700a59e8: 6b08         	ldr	r0, [r1, #0x30]
700a59ea: 6408         	str	r0, [r1, #0x40]
700a59ec: e7ff         	b	0x700a59ee <_tx_thread_resume+0x4e> @ imm = #-0x2
700a59ee: e002         	b	0x700a59f6 <_tx_thread_resume+0x56> @ imm = #0x4
700a59f0: 2000         	movs	r0, #0x0
700a59f2: 9009         	str	r0, [sp, #0x24]
700a59f4: e7ff         	b	0x700a59f6 <_tx_thread_resume+0x56> @ imm = #-0x2
700a59f6: 990c         	ldr	r1, [sp, #0x30]
700a59f8: 2000         	movs	r0, #0x0
700a59fa: 6348         	str	r0, [r1, #0x34]
700a59fc: 980c         	ldr	r0, [sp, #0x30]
700a59fe: 6b00         	ldr	r0, [r0, #0x30]
700a5a00: 9007         	str	r0, [sp, #0x1c]
700a5a02: 9907         	ldr	r1, [sp, #0x1c]
700a5a04: f64a 0034    	movw	r0, #0xa834
700a5a08: f2c7 0008    	movt	r0, #0x7008
700a5a0c: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a5a10: 9005         	str	r0, [sp, #0x14]
700a5a12: 9805         	ldr	r0, [sp, #0x14]
700a5a14: 2800         	cmp	r0, #0x0
700a5a16: d167         	bne	0x700a5ae8 <_tx_thread_resume+0x148> @ imm = #0xce
700a5a18: e7ff         	b	0x700a5a1a <_tx_thread_resume+0x7a> @ imm = #-0x2
700a5a1a: 980c         	ldr	r0, [sp, #0x30]
700a5a1c: 9a07         	ldr	r2, [sp, #0x1c]
700a5a1e: f64a 0134    	movw	r1, #0xa834
700a5a22: f2c7 0108    	movt	r1, #0x7008
700a5a26: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a5a2a: 980c         	ldr	r0, [sp, #0x30]
700a5a2c: 6200         	str	r0, [r0, #0x20]
700a5a2e: 980c         	ldr	r0, [sp, #0x30]
700a5a30: 6240         	str	r0, [r0, #0x24]
700a5a32: 9907         	ldr	r1, [sp, #0x1c]
700a5a34: 2001         	movs	r0, #0x1
700a5a36: 4088         	lsls	r0, r1
700a5a38: 9006         	str	r0, [sp, #0x18]
700a5a3a: f64a 2180    	movw	r1, #0xaa80
700a5a3e: f2c7 0108    	movt	r1, #0x7008
700a5a42: 6808         	ldr	r0, [r1]
700a5a44: 9a06         	ldr	r2, [sp, #0x18]
700a5a46: 4310         	orrs	r0, r2
700a5a48: 6008         	str	r0, [r1]
700a5a4a: 9807         	ldr	r0, [sp, #0x1c]
700a5a4c: f64a 2174    	movw	r1, #0xaa74
700a5a50: f2c7 0108    	movt	r1, #0x7008
700a5a54: 6809         	ldr	r1, [r1]
700a5a56: 4288         	cmp	r0, r1
700a5a58: d245         	bhs	0x700a5ae6 <_tx_thread_resume+0x146> @ imm = #0x8a
700a5a5a: e7ff         	b	0x700a5a5c <_tx_thread_resume+0xbc> @ imm = #-0x2
700a5a5c: 9807         	ldr	r0, [sp, #0x1c]
700a5a5e: f64a 2174    	movw	r1, #0xaa74
700a5a62: f2c7 0108    	movt	r1, #0x7008
700a5a66: 6008         	str	r0, [r1]
700a5a68: f64a 2070    	movw	r0, #0xaa70
700a5a6c: f2c7 0008    	movt	r0, #0x7008
700a5a70: 6800         	ldr	r0, [r0]
700a5a72: 9003         	str	r0, [sp, #0xc]
700a5a74: 9803         	ldr	r0, [sp, #0xc]
700a5a76: b938         	cbnz	r0, 0x700a5a88 <_tx_thread_resume+0xe8> @ imm = #0xe
700a5a78: e7ff         	b	0x700a5a7a <_tx_thread_resume+0xda> @ imm = #-0x2
700a5a7a: 980c         	ldr	r0, [sp, #0x30]
700a5a7c: f64a 2170    	movw	r1, #0xaa70
700a5a80: f2c7 0108    	movt	r1, #0x7008
700a5a84: 6008         	str	r0, [r1]
700a5a86: e02d         	b	0x700a5ae4 <_tx_thread_resume+0x144> @ imm = #0x5a
700a5a88: 9807         	ldr	r0, [sp, #0x1c]
700a5a8a: 9903         	ldr	r1, [sp, #0xc]
700a5a8c: 6c09         	ldr	r1, [r1, #0x40]
700a5a8e: 4288         	cmp	r0, r1
700a5a90: d227         	bhs	0x700a5ae2 <_tx_thread_resume+0x142> @ imm = #0x4e
700a5a92: e7ff         	b	0x700a5a94 <_tx_thread_resume+0xf4> @ imm = #-0x2
700a5a94: 980c         	ldr	r0, [sp, #0x30]
700a5a96: f64a 2170    	movw	r1, #0xaa70
700a5a9a: f2c7 0108    	movt	r1, #0x7008
700a5a9e: 6008         	str	r0, [r1]
700a5aa0: 9809         	ldr	r0, [sp, #0x24]
700a5aa2: b120         	cbz	r0, 0x700a5aae <_tx_thread_resume+0x10e> @ imm = #0x8
700a5aa4: e7ff         	b	0x700a5aa6 <_tx_thread_resume+0x106> @ imm = #-0x2
700a5aa6: 9808         	ldr	r0, [sp, #0x20]
700a5aa8: 9909         	ldr	r1, [sp, #0x24]
700a5aaa: 6408         	str	r0, [r1, #0x40]
700a5aac: e7ff         	b	0x700a5aae <_tx_thread_resume+0x10e> @ imm = #-0x2
700a5aae: 980b         	ldr	r0, [sp, #0x2c]
700a5ab0: f7fd ea30    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x2ba0
700a5ab4: f64a 207c    	movw	r0, #0xaa7c
700a5ab8: f2c7 0008    	movt	r0, #0x7008
700a5abc: 6800         	ldr	r0, [r0]
700a5abe: 9001         	str	r0, [sp, #0x4]
700a5ac0: 9801         	ldr	r0, [sp, #0x4]
700a5ac2: f248 1138    	movw	r1, #0x8138
700a5ac6: f2c7 010b    	movt	r1, #0x700b
700a5aca: 6809         	ldr	r1, [r1]
700a5acc: 4308         	orrs	r0, r1
700a5ace: 9001         	str	r0, [sp, #0x4]
700a5ad0: 9801         	ldr	r0, [sp, #0x4]
700a5ad2: b918         	cbnz	r0, 0x700a5adc <_tx_thread_resume+0x13c> @ imm = #0x6
700a5ad4: e7ff         	b	0x700a5ad6 <_tx_thread_resume+0x136> @ imm = #-0x2
700a5ad6: f00c ef14    	blx	0x700b2900 <_tx_thread_system_return> @ imm = #0xce28
700a5ada: e7ff         	b	0x700a5adc <_tx_thread_resume+0x13c> @ imm = #-0x2
700a5adc: 2000         	movs	r0, #0x0
700a5ade: 900d         	str	r0, [sp, #0x34]
700a5ae0: e055         	b	0x700a5b8e <_tx_thread_resume+0x1ee> @ imm = #0xaa
700a5ae2: e7ff         	b	0x700a5ae4 <_tx_thread_resume+0x144> @ imm = #-0x2
700a5ae4: e7ff         	b	0x700a5ae6 <_tx_thread_resume+0x146> @ imm = #-0x2
700a5ae6: e00f         	b	0x700a5b08 <_tx_thread_resume+0x168> @ imm = #0x1e
700a5ae8: 9805         	ldr	r0, [sp, #0x14]
700a5aea: 6a40         	ldr	r0, [r0, #0x24]
700a5aec: 9004         	str	r0, [sp, #0x10]
700a5aee: 980c         	ldr	r0, [sp, #0x30]
700a5af0: 9904         	ldr	r1, [sp, #0x10]
700a5af2: 6208         	str	r0, [r1, #0x20]
700a5af4: 980c         	ldr	r0, [sp, #0x30]
700a5af6: 9905         	ldr	r1, [sp, #0x14]
700a5af8: 6248         	str	r0, [r1, #0x24]
700a5afa: 9804         	ldr	r0, [sp, #0x10]
700a5afc: 990c         	ldr	r1, [sp, #0x30]
700a5afe: 6248         	str	r0, [r1, #0x24]
700a5b00: 9805         	ldr	r0, [sp, #0x14]
700a5b02: 990c         	ldr	r1, [sp, #0x30]
700a5b04: 6208         	str	r0, [r1, #0x20]
700a5b06: e7ff         	b	0x700a5b08 <_tx_thread_resume+0x168> @ imm = #-0x2
700a5b08: 9809         	ldr	r0, [sp, #0x24]
700a5b0a: b120         	cbz	r0, 0x700a5b16 <_tx_thread_resume+0x176> @ imm = #0x8
700a5b0c: e7ff         	b	0x700a5b0e <_tx_thread_resume+0x16e> @ imm = #-0x2
700a5b0e: 9808         	ldr	r0, [sp, #0x20]
700a5b10: 9909         	ldr	r1, [sp, #0x24]
700a5b12: 6408         	str	r0, [r1, #0x40]
700a5b14: e7ff         	b	0x700a5b16 <_tx_thread_resume+0x176> @ imm = #-0x2
700a5b16: 2000         	movs	r0, #0x0
700a5b18: 900a         	str	r0, [sp, #0x28]
700a5b1a: e00e         	b	0x700a5b3a <_tx_thread_resume+0x19a> @ imm = #0x1c
700a5b1c: 980c         	ldr	r0, [sp, #0x30]
700a5b1e: 6b80         	ldr	r0, [r0, #0x38]
700a5b20: 2801         	cmp	r0, #0x1
700a5b22: d106         	bne	0x700a5b32 <_tx_thread_resume+0x192> @ imm = #0xc
700a5b24: e7ff         	b	0x700a5b26 <_tx_thread_resume+0x186> @ imm = #-0x2
700a5b26: 990c         	ldr	r1, [sp, #0x30]
700a5b28: 2000         	movs	r0, #0x0
700a5b2a: 6388         	str	r0, [r1, #0x38]
700a5b2c: 2019         	movs	r0, #0x19
700a5b2e: 900a         	str	r0, [sp, #0x28]
700a5b30: e002         	b	0x700a5b38 <_tx_thread_resume+0x198> @ imm = #0x4
700a5b32: 2012         	movs	r0, #0x12
700a5b34: 900a         	str	r0, [sp, #0x28]
700a5b36: e7ff         	b	0x700a5b38 <_tx_thread_resume+0x198> @ imm = #-0x2
700a5b38: e7ff         	b	0x700a5b3a <_tx_thread_resume+0x19a> @ imm = #-0x2
700a5b3a: 980b         	ldr	r0, [sp, #0x2c]
700a5b3c: f7fd e9ea    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x2c2c
700a5b40: f64a 206c    	movw	r0, #0xaa6c
700a5b44: f2c7 0008    	movt	r0, #0x7008
700a5b48: 6800         	ldr	r0, [r0]
700a5b4a: 9002         	str	r0, [sp, #0x8]
700a5b4c: 9802         	ldr	r0, [sp, #0x8]
700a5b4e: f64a 2170    	movw	r1, #0xaa70
700a5b52: f2c7 0108    	movt	r1, #0x7008
700a5b56: 6809         	ldr	r1, [r1]
700a5b58: 4288         	cmp	r0, r1
700a5b5a: d015         	beq	0x700a5b88 <_tx_thread_resume+0x1e8> @ imm = #0x2a
700a5b5c: e7ff         	b	0x700a5b5e <_tx_thread_resume+0x1be> @ imm = #-0x2
700a5b5e: f64a 207c    	movw	r0, #0xaa7c
700a5b62: f2c7 0008    	movt	r0, #0x7008
700a5b66: 6800         	ldr	r0, [r0]
700a5b68: 9001         	str	r0, [sp, #0x4]
700a5b6a: 9801         	ldr	r0, [sp, #0x4]
700a5b6c: f248 1138    	movw	r1, #0x8138
700a5b70: f2c7 010b    	movt	r1, #0x700b
700a5b74: 6809         	ldr	r1, [r1]
700a5b76: 4308         	orrs	r0, r1
700a5b78: 9001         	str	r0, [sp, #0x4]
700a5b7a: 9801         	ldr	r0, [sp, #0x4]
700a5b7c: b918         	cbnz	r0, 0x700a5b86 <_tx_thread_resume+0x1e6> @ imm = #0x6
700a5b7e: e7ff         	b	0x700a5b80 <_tx_thread_resume+0x1e0> @ imm = #-0x2
700a5b80: f00c eebe    	blx	0x700b2900 <_tx_thread_system_return> @ imm = #0xcd7c
700a5b84: e7ff         	b	0x700a5b86 <_tx_thread_resume+0x1e6> @ imm = #-0x2
700a5b86: e7ff         	b	0x700a5b88 <_tx_thread_resume+0x1e8> @ imm = #-0x2
700a5b88: 980a         	ldr	r0, [sp, #0x28]
700a5b8a: 900d         	str	r0, [sp, #0x34]
700a5b8c: e7ff         	b	0x700a5b8e <_tx_thread_resume+0x1ee> @ imm = #-0x2
700a5b8e: 980d         	ldr	r0, [sp, #0x34]
700a5b90: b00e         	add	sp, #0x38
700a5b92: bd80         	pop	{r7, pc}
		...

700a5ba0 <Udma_chDisableBlkCpyChan>:
700a5ba0: b580         	push	{r7, lr}
700a5ba2: b090         	sub	sp, #0x40
700a5ba4: 900f         	str	r0, [sp, #0x3c]
700a5ba6: 910e         	str	r1, [sp, #0x38]
700a5ba8: 2000         	movs	r0, #0x0
700a5baa: 900d         	str	r0, [sp, #0x34]
700a5bac: 900c         	str	r0, [sp, #0x30]
700a5bae: 980f         	ldr	r0, [sp, #0x3c]
700a5bb0: 6e80         	ldr	r0, [r0, #0x68]
700a5bb2: 900b         	str	r0, [sp, #0x2c]
700a5bb4: 980b         	ldr	r0, [sp, #0x2c]
700a5bb6: 6800         	ldr	r0, [r0]
700a5bb8: 2801         	cmp	r0, #0x1
700a5bba: d10a         	bne	0x700a5bd2 <Udma_chDisableBlkCpyChan+0x32> @ imm = #0x14
700a5bbc: e7ff         	b	0x700a5bbe <Udma_chDisableBlkCpyChan+0x1e> @ imm = #-0x2
700a5bbe: 980b         	ldr	r0, [sp, #0x2c]
700a5bc0: 3008         	adds	r0, #0x8
700a5bc2: 990f         	ldr	r1, [sp, #0x3c]
700a5bc4: 6ec9         	ldr	r1, [r1, #0x6c]
700a5bc6: 2300         	movs	r3, #0x0
700a5bc8: 461a         	mov	r2, r3
700a5bca: f00d fc11    	bl	0x700b33f0 <CSL_bcdmaTeardownTxChan> @ imm = #0xd822
700a5bce: 900d         	str	r0, [sp, #0x34]
700a5bd0: e00f         	b	0x700a5bf2 <Udma_chDisableBlkCpyChan+0x52> @ imm = #0x1e
700a5bd2: 980b         	ldr	r0, [sp, #0x2c]
700a5bd4: 6800         	ldr	r0, [r0]
700a5bd6: 2802         	cmp	r0, #0x2
700a5bd8: d10a         	bne	0x700a5bf0 <Udma_chDisableBlkCpyChan+0x50> @ imm = #0x14
700a5bda: e7ff         	b	0x700a5bdc <Udma_chDisableBlkCpyChan+0x3c> @ imm = #-0x2
700a5bdc: 980b         	ldr	r0, [sp, #0x2c]
700a5bde: 3054         	adds	r0, #0x54
700a5be0: 990f         	ldr	r1, [sp, #0x3c]
700a5be2: 6ec9         	ldr	r1, [r1, #0x6c]
700a5be4: 2300         	movs	r3, #0x0
700a5be6: 461a         	mov	r2, r3
700a5be8: f00e f992    	bl	0x700b3f10 <CSL_pktdmaTeardownTxChan> @ imm = #0xe324
700a5bec: 900d         	str	r0, [sp, #0x34]
700a5bee: e7ff         	b	0x700a5bf0 <Udma_chDisableBlkCpyChan+0x50> @ imm = #-0x2
700a5bf0: e7ff         	b	0x700a5bf2 <Udma_chDisableBlkCpyChan+0x52> @ imm = #-0x2
700a5bf2: 980d         	ldr	r0, [sp, #0x34]
700a5bf4: b108         	cbz	r0, 0x700a5bfa <Udma_chDisableBlkCpyChan+0x5a> @ imm = #0x2
700a5bf6: e7ff         	b	0x700a5bf8 <Udma_chDisableBlkCpyChan+0x58> @ imm = #-0x2
700a5bf8: e7ff         	b	0x700a5bfa <Udma_chDisableBlkCpyChan+0x5a> @ imm = #-0x2
700a5bfa: e7ff         	b	0x700a5bfc <Udma_chDisableBlkCpyChan+0x5c> @ imm = #-0x2
700a5bfc: 980d         	ldr	r0, [sp, #0x34]
700a5bfe: bba8         	cbnz	r0, 0x700a5c6c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x6a
700a5c00: e7ff         	b	0x700a5c02 <Udma_chDisableBlkCpyChan+0x62> @ imm = #-0x2
700a5c02: 980b         	ldr	r0, [sp, #0x2c]
700a5c04: 6800         	ldr	r0, [r0]
700a5c06: 2801         	cmp	r0, #0x1
700a5c08: d10c         	bne	0x700a5c24 <Udma_chDisableBlkCpyChan+0x84> @ imm = #0x18
700a5c0a: e7ff         	b	0x700a5c0c <Udma_chDisableBlkCpyChan+0x6c> @ imm = #-0x2
700a5c0c: 980b         	ldr	r0, [sp, #0x2c]
700a5c0e: 3008         	adds	r0, #0x8
700a5c10: 990f         	ldr	r1, [sp, #0x3c]
700a5c12: 6ec9         	ldr	r1, [r1, #0x6c]
700a5c14: aa05         	add	r2, sp, #0x14
700a5c16: f00e fbd3    	bl	0x700b43c0 <CSL_bcdmaGetTxRT> @ imm = #0xe7a6
700a5c1a: 9805         	ldr	r0, [sp, #0x14]
700a5c1c: b908         	cbnz	r0, 0x700a5c22 <Udma_chDisableBlkCpyChan+0x82> @ imm = #0x2
700a5c1e: e7ff         	b	0x700a5c20 <Udma_chDisableBlkCpyChan+0x80> @ imm = #-0x2
700a5c20: e024         	b	0x700a5c6c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x48
700a5c22: e011         	b	0x700a5c48 <Udma_chDisableBlkCpyChan+0xa8> @ imm = #0x22
700a5c24: 980b         	ldr	r0, [sp, #0x2c]
700a5c26: 6800         	ldr	r0, [r0]
700a5c28: 2802         	cmp	r0, #0x2
700a5c2a: d10c         	bne	0x700a5c46 <Udma_chDisableBlkCpyChan+0xa6> @ imm = #0x18
700a5c2c: e7ff         	b	0x700a5c2e <Udma_chDisableBlkCpyChan+0x8e> @ imm = #-0x2
700a5c2e: 980b         	ldr	r0, [sp, #0x2c]
700a5c30: 3054         	adds	r0, #0x54
700a5c32: 990f         	ldr	r1, [sp, #0x3c]
700a5c34: 6ec9         	ldr	r1, [r1, #0x6c]
700a5c36: 466a         	mov	r2, sp
700a5c38: f00d faea    	bl	0x700b3210 <CSL_pktdmaGetTxRT> @ imm = #0xd5d4
700a5c3c: 9800         	ldr	r0, [sp]
700a5c3e: b908         	cbnz	r0, 0x700a5c44 <Udma_chDisableBlkCpyChan+0xa4> @ imm = #0x2
700a5c40: e7ff         	b	0x700a5c42 <Udma_chDisableBlkCpyChan+0xa2> @ imm = #-0x2
700a5c42: e013         	b	0x700a5c6c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x26
700a5c44: e7ff         	b	0x700a5c46 <Udma_chDisableBlkCpyChan+0xa6> @ imm = #-0x2
700a5c46: e7ff         	b	0x700a5c48 <Udma_chDisableBlkCpyChan+0xa8> @ imm = #-0x2
700a5c48: 980c         	ldr	r0, [sp, #0x30]
700a5c4a: 990e         	ldr	r1, [sp, #0x38]
700a5c4c: 4288         	cmp	r0, r1
700a5c4e: d904         	bls	0x700a5c5a <Udma_chDisableBlkCpyChan+0xba> @ imm = #0x8
700a5c50: e7ff         	b	0x700a5c52 <Udma_chDisableBlkCpyChan+0xb2> @ imm = #-0x2
700a5c52: f06f 0003    	mvn	r0, #0x3
700a5c56: 900d         	str	r0, [sp, #0x34]
700a5c58: e007         	b	0x700a5c6a <Udma_chDisableBlkCpyChan+0xca> @ imm = #0xe
700a5c5a: f44f 707a    	mov.w	r0, #0x3e8
700a5c5e: f00b f957    	bl	0x700b0f10 <ClockP_usleep> @ imm = #0xb2ae
700a5c62: 980c         	ldr	r0, [sp, #0x30]
700a5c64: 3001         	adds	r0, #0x1
700a5c66: 900c         	str	r0, [sp, #0x30]
700a5c68: e7ff         	b	0x700a5c6a <Udma_chDisableBlkCpyChan+0xca> @ imm = #-0x2
700a5c6a: e7c7         	b	0x700a5bfc <Udma_chDisableBlkCpyChan+0x5c> @ imm = #-0x72
700a5c6c: 980d         	ldr	r0, [sp, #0x34]
700a5c6e: 2800         	cmp	r0, #0x0
700a5c70: d05f         	beq	0x700a5d32 <Udma_chDisableBlkCpyChan+0x192> @ imm = #0xbe
700a5c72: e7ff         	b	0x700a5c74 <Udma_chDisableBlkCpyChan+0xd4> @ imm = #-0x2
700a5c74: 980b         	ldr	r0, [sp, #0x2c]
700a5c76: 6800         	ldr	r0, [r0]
700a5c78: 2801         	cmp	r0, #0x1
700a5c7a: d10a         	bne	0x700a5c92 <Udma_chDisableBlkCpyChan+0xf2> @ imm = #0x14
700a5c7c: e7ff         	b	0x700a5c7e <Udma_chDisableBlkCpyChan+0xde> @ imm = #-0x2
700a5c7e: 980b         	ldr	r0, [sp, #0x2c]
700a5c80: 3008         	adds	r0, #0x8
700a5c82: 990f         	ldr	r1, [sp, #0x3c]
700a5c84: 6ec9         	ldr	r1, [r1, #0x6c]
700a5c86: 2201         	movs	r2, #0x1
700a5c88: 2300         	movs	r3, #0x0
700a5c8a: f00d fbb1    	bl	0x700b33f0 <CSL_bcdmaTeardownTxChan> @ imm = #0xd762
700a5c8e: 900d         	str	r0, [sp, #0x34]
700a5c90: e00f         	b	0x700a5cb2 <Udma_chDisableBlkCpyChan+0x112> @ imm = #0x1e
700a5c92: 980b         	ldr	r0, [sp, #0x2c]
700a5c94: 6800         	ldr	r0, [r0]
700a5c96: 2802         	cmp	r0, #0x2
700a5c98: d10a         	bne	0x700a5cb0 <Udma_chDisableBlkCpyChan+0x110> @ imm = #0x14
700a5c9a: e7ff         	b	0x700a5c9c <Udma_chDisableBlkCpyChan+0xfc> @ imm = #-0x2
700a5c9c: 980b         	ldr	r0, [sp, #0x2c]
700a5c9e: 3054         	adds	r0, #0x54
700a5ca0: 990f         	ldr	r1, [sp, #0x3c]
700a5ca2: 6ec9         	ldr	r1, [r1, #0x6c]
700a5ca4: 2201         	movs	r2, #0x1
700a5ca6: 2300         	movs	r3, #0x0
700a5ca8: f00e f932    	bl	0x700b3f10 <CSL_pktdmaTeardownTxChan> @ imm = #0xe264
700a5cac: 900d         	str	r0, [sp, #0x34]
700a5cae: e7ff         	b	0x700a5cb0 <Udma_chDisableBlkCpyChan+0x110> @ imm = #-0x2
700a5cb0: e7ff         	b	0x700a5cb2 <Udma_chDisableBlkCpyChan+0x112> @ imm = #-0x2
700a5cb2: 980d         	ldr	r0, [sp, #0x34]
700a5cb4: b108         	cbz	r0, 0x700a5cba <Udma_chDisableBlkCpyChan+0x11a> @ imm = #0x2
700a5cb6: e7ff         	b	0x700a5cb8 <Udma_chDisableBlkCpyChan+0x118> @ imm = #-0x2
700a5cb8: e7ff         	b	0x700a5cba <Udma_chDisableBlkCpyChan+0x11a> @ imm = #-0x2
700a5cba: 2000         	movs	r0, #0x0
700a5cbc: 900c         	str	r0, [sp, #0x30]
700a5cbe: e7ff         	b	0x700a5cc0 <Udma_chDisableBlkCpyChan+0x120> @ imm = #-0x2
700a5cc0: 980d         	ldr	r0, [sp, #0x34]
700a5cc2: bba8         	cbnz	r0, 0x700a5d30 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x6a
700a5cc4: e7ff         	b	0x700a5cc6 <Udma_chDisableBlkCpyChan+0x126> @ imm = #-0x2
700a5cc6: 980b         	ldr	r0, [sp, #0x2c]
700a5cc8: 6800         	ldr	r0, [r0]
700a5cca: 2801         	cmp	r0, #0x1
700a5ccc: d10c         	bne	0x700a5ce8 <Udma_chDisableBlkCpyChan+0x148> @ imm = #0x18
700a5cce: e7ff         	b	0x700a5cd0 <Udma_chDisableBlkCpyChan+0x130> @ imm = #-0x2
700a5cd0: 980b         	ldr	r0, [sp, #0x2c]
700a5cd2: 3008         	adds	r0, #0x8
700a5cd4: 990f         	ldr	r1, [sp, #0x3c]
700a5cd6: 6ec9         	ldr	r1, [r1, #0x6c]
700a5cd8: aa05         	add	r2, sp, #0x14
700a5cda: f00e fb71    	bl	0x700b43c0 <CSL_bcdmaGetTxRT> @ imm = #0xe6e2
700a5cde: 9805         	ldr	r0, [sp, #0x14]
700a5ce0: b908         	cbnz	r0, 0x700a5ce6 <Udma_chDisableBlkCpyChan+0x146> @ imm = #0x2
700a5ce2: e7ff         	b	0x700a5ce4 <Udma_chDisableBlkCpyChan+0x144> @ imm = #-0x2
700a5ce4: e024         	b	0x700a5d30 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x48
700a5ce6: e011         	b	0x700a5d0c <Udma_chDisableBlkCpyChan+0x16c> @ imm = #0x22
700a5ce8: 980b         	ldr	r0, [sp, #0x2c]
700a5cea: 6800         	ldr	r0, [r0]
700a5cec: 2802         	cmp	r0, #0x2
700a5cee: d10c         	bne	0x700a5d0a <Udma_chDisableBlkCpyChan+0x16a> @ imm = #0x18
700a5cf0: e7ff         	b	0x700a5cf2 <Udma_chDisableBlkCpyChan+0x152> @ imm = #-0x2
700a5cf2: 980b         	ldr	r0, [sp, #0x2c]
700a5cf4: 3054         	adds	r0, #0x54
700a5cf6: 990f         	ldr	r1, [sp, #0x3c]
700a5cf8: 6ec9         	ldr	r1, [r1, #0x6c]
700a5cfa: 466a         	mov	r2, sp
700a5cfc: f00d fa88    	bl	0x700b3210 <CSL_pktdmaGetTxRT> @ imm = #0xd510
700a5d00: 9800         	ldr	r0, [sp]
700a5d02: b908         	cbnz	r0, 0x700a5d08 <Udma_chDisableBlkCpyChan+0x168> @ imm = #0x2
700a5d04: e7ff         	b	0x700a5d06 <Udma_chDisableBlkCpyChan+0x166> @ imm = #-0x2
700a5d06: e013         	b	0x700a5d30 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x26
700a5d08: e7ff         	b	0x700a5d0a <Udma_chDisableBlkCpyChan+0x16a> @ imm = #-0x2
700a5d0a: e7ff         	b	0x700a5d0c <Udma_chDisableBlkCpyChan+0x16c> @ imm = #-0x2
700a5d0c: 980c         	ldr	r0, [sp, #0x30]
700a5d0e: 990e         	ldr	r1, [sp, #0x38]
700a5d10: 4288         	cmp	r0, r1
700a5d12: d904         	bls	0x700a5d1e <Udma_chDisableBlkCpyChan+0x17e> @ imm = #0x8
700a5d14: e7ff         	b	0x700a5d16 <Udma_chDisableBlkCpyChan+0x176> @ imm = #-0x2
700a5d16: f06f 0003    	mvn	r0, #0x3
700a5d1a: 900d         	str	r0, [sp, #0x34]
700a5d1c: e007         	b	0x700a5d2e <Udma_chDisableBlkCpyChan+0x18e> @ imm = #0xe
700a5d1e: f44f 707a    	mov.w	r0, #0x3e8
700a5d22: f00b f8f5    	bl	0x700b0f10 <ClockP_usleep> @ imm = #0xb1ea
700a5d26: 980c         	ldr	r0, [sp, #0x30]
700a5d28: 3001         	adds	r0, #0x1
700a5d2a: 900c         	str	r0, [sp, #0x30]
700a5d2c: e7ff         	b	0x700a5d2e <Udma_chDisableBlkCpyChan+0x18e> @ imm = #-0x2
700a5d2e: e7c7         	b	0x700a5cc0 <Udma_chDisableBlkCpyChan+0x120> @ imm = #-0x72
700a5d30: e7ff         	b	0x700a5d32 <Udma_chDisableBlkCpyChan+0x192> @ imm = #-0x2
700a5d32: 980d         	ldr	r0, [sp, #0x34]
700a5d34: bb20         	cbnz	r0, 0x700a5d80 <Udma_chDisableBlkCpyChan+0x1e0> @ imm = #0x48
700a5d36: e7ff         	b	0x700a5d38 <Udma_chDisableBlkCpyChan+0x198> @ imm = #-0x2
700a5d38: 980b         	ldr	r0, [sp, #0x2c]
700a5d3a: 6800         	ldr	r0, [r0]
700a5d3c: 2801         	cmp	r0, #0x1
700a5d3e: d10c         	bne	0x700a5d5a <Udma_chDisableBlkCpyChan+0x1ba> @ imm = #0x18
700a5d40: e7ff         	b	0x700a5d42 <Udma_chDisableBlkCpyChan+0x1a2> @ imm = #-0x2
700a5d42: 2000         	movs	r0, #0x0
700a5d44: 9005         	str	r0, [sp, #0x14]
700a5d46: 9006         	str	r0, [sp, #0x18]
700a5d48: 9009         	str	r0, [sp, #0x24]
700a5d4a: 980b         	ldr	r0, [sp, #0x2c]
700a5d4c: 3008         	adds	r0, #0x8
700a5d4e: 990f         	ldr	r1, [sp, #0x3c]
700a5d50: 6ec9         	ldr	r1, [r1, #0x6c]
700a5d52: aa05         	add	r2, sp, #0x14
700a5d54: f00e fb64    	bl	0x700b4420 <CSL_bcdmaSetTxRT> @ imm = #0xe6c8
700a5d58: e011         	b	0x700a5d7e <Udma_chDisableBlkCpyChan+0x1de> @ imm = #0x22
700a5d5a: 980b         	ldr	r0, [sp, #0x2c]
700a5d5c: 6800         	ldr	r0, [r0]
700a5d5e: 2802         	cmp	r0, #0x2
700a5d60: d10c         	bne	0x700a5d7c <Udma_chDisableBlkCpyChan+0x1dc> @ imm = #0x18
700a5d62: e7ff         	b	0x700a5d64 <Udma_chDisableBlkCpyChan+0x1c4> @ imm = #-0x2
700a5d64: 2000         	movs	r0, #0x0
700a5d66: 9000         	str	r0, [sp]
700a5d68: 9001         	str	r0, [sp, #0x4]
700a5d6a: 9004         	str	r0, [sp, #0x10]
700a5d6c: 980b         	ldr	r0, [sp, #0x2c]
700a5d6e: 3054         	adds	r0, #0x54
700a5d70: 990f         	ldr	r1, [sp, #0x3c]
700a5d72: 6ec9         	ldr	r1, [r1, #0x6c]
700a5d74: 466a         	mov	r2, sp
700a5d76: f00d fe8b    	bl	0x700b3a90 <CSL_pktdmaSetTxRT> @ imm = #0xdd16
700a5d7a: e7ff         	b	0x700a5d7c <Udma_chDisableBlkCpyChan+0x1dc> @ imm = #-0x2
700a5d7c: e7ff         	b	0x700a5d7e <Udma_chDisableBlkCpyChan+0x1de> @ imm = #-0x2
700a5d7e: e7ff         	b	0x700a5d80 <Udma_chDisableBlkCpyChan+0x1e0> @ imm = #-0x2
700a5d80: 980d         	ldr	r0, [sp, #0x34]
700a5d82: b010         	add	sp, #0x40
700a5d84: bd80         	pop	{r7, pc}
		...
700a5d8e: 0000         	movs	r0, r0

700a5d90 <Udma_flowConfig>:
700a5d90: b580         	push	{r7, lr}
700a5d92: b09c         	sub	sp, #0x70
700a5d94: 901b         	str	r0, [sp, #0x6c]
700a5d96: 911a         	str	r1, [sp, #0x68]
700a5d98: 9219         	str	r2, [sp, #0x64]
700a5d9a: 2000         	movs	r0, #0x0
700a5d9c: 9018         	str	r0, [sp, #0x60]
700a5d9e: 981b         	ldr	r0, [sp, #0x6c]
700a5da0: 9016         	str	r0, [sp, #0x58]
700a5da2: 9816         	ldr	r0, [sp, #0x58]
700a5da4: b160         	cbz	r0, 0x700a5dc0 <Udma_flowConfig+0x30> @ imm = #0x18
700a5da6: e7ff         	b	0x700a5da8 <Udma_flowConfig+0x18> @ imm = #-0x2
700a5da8: 9816         	ldr	r0, [sp, #0x58]
700a5daa: 68c0         	ldr	r0, [r0, #0xc]
700a5dac: f64a 31cd    	movw	r1, #0xabcd
700a5db0: f6ca 31dc    	movt	r1, #0xabdc
700a5db4: 4288         	cmp	r0, r1
700a5db6: d103         	bne	0x700a5dc0 <Udma_flowConfig+0x30> @ imm = #0x6
700a5db8: e7ff         	b	0x700a5dba <Udma_flowConfig+0x2a> @ imm = #-0x2
700a5dba: 9819         	ldr	r0, [sp, #0x64]
700a5dbc: b920         	cbnz	r0, 0x700a5dc8 <Udma_flowConfig+0x38> @ imm = #0x8
700a5dbe: e7ff         	b	0x700a5dc0 <Udma_flowConfig+0x30> @ imm = #-0x2
700a5dc0: f06f 0001    	mvn	r0, #0x1
700a5dc4: 9018         	str	r0, [sp, #0x60]
700a5dc6: e7ff         	b	0x700a5dc8 <Udma_flowConfig+0x38> @ imm = #-0x2
700a5dc8: 9818         	ldr	r0, [sp, #0x60]
700a5dca: b9a8         	cbnz	r0, 0x700a5df8 <Udma_flowConfig+0x68> @ imm = #0x2a
700a5dcc: e7ff         	b	0x700a5dce <Udma_flowConfig+0x3e> @ imm = #-0x2
700a5dce: 9816         	ldr	r0, [sp, #0x58]
700a5dd0: 6800         	ldr	r0, [r0]
700a5dd2: 9017         	str	r0, [sp, #0x5c]
700a5dd4: 9817         	ldr	r0, [sp, #0x5c]
700a5dd6: b150         	cbz	r0, 0x700a5dee <Udma_flowConfig+0x5e> @ imm = #0x14
700a5dd8: e7ff         	b	0x700a5dda <Udma_flowConfig+0x4a> @ imm = #-0x2
700a5dda: 9817         	ldr	r0, [sp, #0x5c]
700a5ddc: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a5de0: f64a 31cd    	movw	r1, #0xabcd
700a5de4: f6ca 31dc    	movt	r1, #0xabdc
700a5de8: 4288         	cmp	r0, r1
700a5dea: d004         	beq	0x700a5df6 <Udma_flowConfig+0x66> @ imm = #0x8
700a5dec: e7ff         	b	0x700a5dee <Udma_flowConfig+0x5e> @ imm = #-0x2
700a5dee: f04f 30ff    	mov.w	r0, #0xffffffff
700a5df2: 9018         	str	r0, [sp, #0x60]
700a5df4: e7ff         	b	0x700a5df6 <Udma_flowConfig+0x66> @ imm = #-0x2
700a5df6: e7ff         	b	0x700a5df8 <Udma_flowConfig+0x68> @ imm = #-0x2
700a5df8: 9818         	ldr	r0, [sp, #0x60]
700a5dfa: b958         	cbnz	r0, 0x700a5e14 <Udma_flowConfig+0x84> @ imm = #0x16
700a5dfc: e7ff         	b	0x700a5dfe <Udma_flowConfig+0x6e> @ imm = #-0x2
700a5dfe: 981a         	ldr	r0, [sp, #0x68]
700a5e00: 9916         	ldr	r1, [sp, #0x58]
700a5e02: 6889         	ldr	r1, [r1, #0x8]
700a5e04: 4288         	cmp	r0, r1
700a5e06: d304         	blo	0x700a5e12 <Udma_flowConfig+0x82> @ imm = #0x8
700a5e08: e7ff         	b	0x700a5e0a <Udma_flowConfig+0x7a> @ imm = #-0x2
700a5e0a: f06f 0002    	mvn	r0, #0x2
700a5e0e: 9018         	str	r0, [sp, #0x60]
700a5e10: e7ff         	b	0x700a5e12 <Udma_flowConfig+0x82> @ imm = #-0x2
700a5e12: e7ff         	b	0x700a5e14 <Udma_flowConfig+0x84> @ imm = #-0x2
700a5e14: 9818         	ldr	r0, [sp, #0x60]
700a5e16: 2800         	cmp	r0, #0x0
700a5e18: f040 80a9    	bne.w	0x700a5f6e <Udma_flowConfig+0x1de> @ imm = #0x152
700a5e1c: e7ff         	b	0x700a5e1e <Udma_flowConfig+0x8e> @ imm = #-0x2
700a5e1e: f64f 70ff    	movw	r0, #0xffff
700a5e22: f2c0 0007    	movt	r0, #0x7
700a5e26: f8cd 0037    	str.w	r0, [sp, #0x37]
700a5e2a: 9817         	ldr	r0, [sp, #0x5c]
700a5e2c: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a5e30: f8ad 003b    	strh.w	r0, [sp, #0x3b]
700a5e34: 9816         	ldr	r0, [sp, #0x58]
700a5e36: 6840         	ldr	r0, [r0, #0x4]
700a5e38: 991a         	ldr	r1, [sp, #0x68]
700a5e3a: 4408         	add	r0, r1
700a5e3c: f8ad 003d    	strh.w	r0, [sp, #0x3d]
700a5e40: 9819         	ldr	r0, [sp, #0x64]
700a5e42: 7900         	ldrb	r0, [r0, #0x4]
700a5e44: f88d 003f    	strb.w	r0, [sp, #0x3f]
700a5e48: 9819         	ldr	r0, [sp, #0x64]
700a5e4a: 7940         	ldrb	r0, [r0, #0x5]
700a5e4c: f88d 0040    	strb.w	r0, [sp, #0x40]
700a5e50: 9819         	ldr	r0, [sp, #0x64]
700a5e52: 7980         	ldrb	r0, [r0, #0x6]
700a5e54: f88d 0041    	strb.w	r0, [sp, #0x41]
700a5e58: 9819         	ldr	r0, [sp, #0x64]
700a5e5a: 79c0         	ldrb	r0, [r0, #0x7]
700a5e5c: f88d 0042    	strb.w	r0, [sp, #0x42]
700a5e60: 9819         	ldr	r0, [sp, #0x64]
700a5e62: 7a00         	ldrb	r0, [r0, #0x8]
700a5e64: f88d 0057    	strb.w	r0, [sp, #0x57]
700a5e68: 9819         	ldr	r0, [sp, #0x64]
700a5e6a: 8940         	ldrh	r0, [r0, #0xa]
700a5e6c: f8ad 0043    	strh.w	r0, [sp, #0x43]
700a5e70: 9819         	ldr	r0, [sp, #0x64]
700a5e72: 8980         	ldrh	r0, [r0, #0xc]
700a5e74: f8ad 0045    	strh.w	r0, [sp, #0x45]
700a5e78: 9819         	ldr	r0, [sp, #0x64]
700a5e7a: 7b80         	ldrb	r0, [r0, #0xe]
700a5e7c: f88d 0047    	strb.w	r0, [sp, #0x47]
700a5e80: 9819         	ldr	r0, [sp, #0x64]
700a5e82: 7bc0         	ldrb	r0, [r0, #0xf]
700a5e84: f88d 0048    	strb.w	r0, [sp, #0x48]
700a5e88: 9819         	ldr	r0, [sp, #0x64]
700a5e8a: 7c00         	ldrb	r0, [r0, #0x10]
700a5e8c: f88d 004b    	strb.w	r0, [sp, #0x4b]
700a5e90: 9819         	ldr	r0, [sp, #0x64]
700a5e92: 7c40         	ldrb	r0, [r0, #0x11]
700a5e94: f88d 004c    	strb.w	r0, [sp, #0x4c]
700a5e98: 9819         	ldr	r0, [sp, #0x64]
700a5e9a: 7c80         	ldrb	r0, [r0, #0x12]
700a5e9c: f88d 0049    	strb.w	r0, [sp, #0x49]
700a5ea0: 9819         	ldr	r0, [sp, #0x64]
700a5ea2: 7cc0         	ldrb	r0, [r0, #0x13]
700a5ea4: f88d 004a    	strb.w	r0, [sp, #0x4a]
700a5ea8: 9819         	ldr	r0, [sp, #0x64]
700a5eaa: 7d00         	ldrb	r0, [r0, #0x14]
700a5eac: f88d 004d    	strb.w	r0, [sp, #0x4d]
700a5eb0: 9819         	ldr	r0, [sp, #0x64]
700a5eb2: 7d40         	ldrb	r0, [r0, #0x15]
700a5eb4: f88d 004e    	strb.w	r0, [sp, #0x4e]
700a5eb8: 9819         	ldr	r0, [sp, #0x64]
700a5eba: 8b00         	ldrh	r0, [r0, #0x18]
700a5ebc: f8ad 004f    	strh.w	r0, [sp, #0x4f]
700a5ec0: 9819         	ldr	r0, [sp, #0x64]
700a5ec2: 8b40         	ldrh	r0, [r0, #0x1a]
700a5ec4: f8ad 0051    	strh.w	r0, [sp, #0x51]
700a5ec8: 9819         	ldr	r0, [sp, #0x64]
700a5eca: 8b80         	ldrh	r0, [r0, #0x1c]
700a5ecc: f8ad 0053    	strh.w	r0, [sp, #0x53]
700a5ed0: 9819         	ldr	r0, [sp, #0x64]
700a5ed2: 8bc0         	ldrh	r0, [r0, #0x1e]
700a5ed4: f8ad 0055    	strh.w	r0, [sp, #0x55]
700a5ed8: f10d 002f    	add.w	r0, sp, #0x2f
700a5edc: f10d 0127    	add.w	r1, sp, #0x27
700a5ee0: f04f 32ff    	mov.w	r2, #0xffffffff
700a5ee4: f00c fc24    	bl	0x700b2730 <Sciclient_rmUdmapFlowCfg> @ imm = #0xc848
700a5ee8: 9018         	str	r0, [sp, #0x60]
700a5eea: 9818         	ldr	r0, [sp, #0x60]
700a5eec: b108         	cbz	r0, 0x700a5ef2 <Udma_flowConfig+0x162> @ imm = #0x2
700a5eee: e7ff         	b	0x700a5ef0 <Udma_flowConfig+0x160> @ imm = #-0x2
700a5ef0: e7ff         	b	0x700a5ef2 <Udma_flowConfig+0x162> @ imm = #-0x2
700a5ef2: 207f         	movs	r0, #0x7f
700a5ef4: f8cd 0012    	str.w	r0, [sp, #0x12]
700a5ef8: 9817         	ldr	r0, [sp, #0x5c]
700a5efa: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a5efe: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a5f02: 9816         	ldr	r0, [sp, #0x58]
700a5f04: 6840         	ldr	r0, [r0, #0x4]
700a5f06: 991a         	ldr	r1, [sp, #0x68]
700a5f08: 4408         	add	r0, r1
700a5f0a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a5f0e: 9819         	ldr	r0, [sp, #0x64]
700a5f10: 8c00         	ldrh	r0, [r0, #0x20]
700a5f12: 0940         	lsrs	r0, r0, #0x5
700a5f14: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a5f18: 9819         	ldr	r0, [sp, #0x64]
700a5f1a: 8c40         	ldrh	r0, [r0, #0x22]
700a5f1c: 0940         	lsrs	r0, r0, #0x5
700a5f1e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a5f22: 9819         	ldr	r0, [sp, #0x64]
700a5f24: 8c80         	ldrh	r0, [r0, #0x24]
700a5f26: 0940         	lsrs	r0, r0, #0x5
700a5f28: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a5f2c: 9819         	ldr	r0, [sp, #0x64]
700a5f2e: 8cc0         	ldrh	r0, [r0, #0x26]
700a5f30: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a5f34: 9819         	ldr	r0, [sp, #0x64]
700a5f36: 8d00         	ldrh	r0, [r0, #0x28]
700a5f38: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a5f3c: 9819         	ldr	r0, [sp, #0x64]
700a5f3e: 8d40         	ldrh	r0, [r0, #0x2a]
700a5f40: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a5f44: 9819         	ldr	r0, [sp, #0x64]
700a5f46: 7d80         	ldrb	r0, [r0, #0x16]
700a5f48: f88d 0026    	strb.w	r0, [sp, #0x26]
700a5f4c: f10d 000a    	add.w	r0, sp, #0xa
700a5f50: f10d 0102    	add.w	r1, sp, #0x2
700a5f54: f04f 32ff    	mov.w	r2, #0xffffffff
700a5f58: f00c fc1a    	bl	0x700b2790 <Sciclient_rmUdmapFlowSizeThreshCfg> @ imm = #0xc834
700a5f5c: 4601         	mov	r1, r0
700a5f5e: 9818         	ldr	r0, [sp, #0x60]
700a5f60: 4408         	add	r0, r1
700a5f62: 9018         	str	r0, [sp, #0x60]
700a5f64: 9818         	ldr	r0, [sp, #0x60]
700a5f66: b108         	cbz	r0, 0x700a5f6c <Udma_flowConfig+0x1dc> @ imm = #0x2
700a5f68: e7ff         	b	0x700a5f6a <Udma_flowConfig+0x1da> @ imm = #-0x2
700a5f6a: e7ff         	b	0x700a5f6c <Udma_flowConfig+0x1dc> @ imm = #-0x2
700a5f6c: e7ff         	b	0x700a5f6e <Udma_flowConfig+0x1de> @ imm = #-0x2
700a5f6e: 9818         	ldr	r0, [sp, #0x60]
700a5f70: b01c         	add	sp, #0x70
700a5f72: bd80         	pop	{r7, pc}
		...

700a5f80 <_tx_mutex_get>:
700a5f80: b580         	push	{r7, lr}
700a5f82: b08a         	sub	sp, #0x28
700a5f84: 9009         	str	r0, [sp, #0x24]
700a5f86: 9108         	str	r1, [sp, #0x20]
700a5f88: f7fc ee44    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x3378
700a5f8c: 9007         	str	r0, [sp, #0x1c]
700a5f8e: f64a 206c    	movw	r0, #0xaa6c
700a5f92: f2c7 0008    	movt	r0, #0x7008
700a5f96: 6800         	ldr	r0, [r0]
700a5f98: 9006         	str	r0, [sp, #0x18]
700a5f9a: 9809         	ldr	r0, [sp, #0x24]
700a5f9c: 6880         	ldr	r0, [r0, #0x8]
700a5f9e: 2800         	cmp	r0, #0x0
700a5fa0: d143         	bne	0x700a602a <_tx_mutex_get+0xaa> @ imm = #0x86
700a5fa2: e7ff         	b	0x700a5fa4 <_tx_mutex_get+0x24> @ imm = #-0x2
700a5fa4: 9909         	ldr	r1, [sp, #0x24]
700a5fa6: 2001         	movs	r0, #0x1
700a5fa8: 6088         	str	r0, [r1, #0x8]
700a5faa: 9806         	ldr	r0, [sp, #0x18]
700a5fac: 9909         	ldr	r1, [sp, #0x24]
700a5fae: 60c8         	str	r0, [r1, #0xc]
700a5fb0: 9806         	ldr	r0, [sp, #0x18]
700a5fb2: b3a0         	cbz	r0, 0x700a601e <_tx_mutex_get+0x9e> @ imm = #0x68
700a5fb4: e7ff         	b	0x700a5fb6 <_tx_mutex_get+0x36> @ imm = #-0x2
700a5fb6: 9809         	ldr	r0, [sp, #0x24]
700a5fb8: 6900         	ldr	r0, [r0, #0x10]
700a5fba: 2801         	cmp	r0, #0x1
700a5fbc: d108         	bne	0x700a5fd0 <_tx_mutex_get+0x50> @ imm = #0x10
700a5fbe: e7ff         	b	0x700a5fc0 <_tx_mutex_get+0x40> @ imm = #-0x2
700a5fc0: 9806         	ldr	r0, [sp, #0x18]
700a5fc2: 6b00         	ldr	r0, [r0, #0x30]
700a5fc4: 9909         	ldr	r1, [sp, #0x24]
700a5fc6: 6148         	str	r0, [r1, #0x14]
700a5fc8: 9909         	ldr	r1, [sp, #0x24]
700a5fca: 2020         	movs	r0, #0x20
700a5fcc: 6288         	str	r0, [r1, #0x28]
700a5fce: e7ff         	b	0x700a5fd0 <_tx_mutex_get+0x50> @ imm = #-0x2
700a5fd0: 9806         	ldr	r0, [sp, #0x18]
700a5fd2: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a5fd6: 9005         	str	r0, [sp, #0x14]
700a5fd8: 9805         	ldr	r0, [sp, #0x14]
700a5fda: b180         	cbz	r0, 0x700a5ffe <_tx_mutex_get+0x7e> @ imm = #0x20
700a5fdc: e7ff         	b	0x700a5fde <_tx_mutex_get+0x5e> @ imm = #-0x2
700a5fde: 9805         	ldr	r0, [sp, #0x14]
700a5fe0: 6b00         	ldr	r0, [r0, #0x30]
700a5fe2: 9004         	str	r0, [sp, #0x10]
700a5fe4: 9809         	ldr	r0, [sp, #0x24]
700a5fe6: 9905         	ldr	r1, [sp, #0x14]
700a5fe8: 6308         	str	r0, [r1, #0x30]
700a5fea: 9809         	ldr	r0, [sp, #0x24]
700a5fec: 9904         	ldr	r1, [sp, #0x10]
700a5fee: 62c8         	str	r0, [r1, #0x2c]
700a5ff0: 9804         	ldr	r0, [sp, #0x10]
700a5ff2: 9909         	ldr	r1, [sp, #0x24]
700a5ff4: 6308         	str	r0, [r1, #0x30]
700a5ff6: 9805         	ldr	r0, [sp, #0x14]
700a5ff8: 9909         	ldr	r1, [sp, #0x24]
700a5ffa: 62c8         	str	r0, [r1, #0x2c]
700a5ffc: e008         	b	0x700a6010 <_tx_mutex_get+0x90> @ imm = #0x10
700a5ffe: 9809         	ldr	r0, [sp, #0x24]
700a6000: 9906         	ldr	r1, [sp, #0x18]
700a6002: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a6006: 9809         	ldr	r0, [sp, #0x24]
700a6008: 62c0         	str	r0, [r0, #0x2c]
700a600a: 9809         	ldr	r0, [sp, #0x24]
700a600c: 6300         	str	r0, [r0, #0x30]
700a600e: e7ff         	b	0x700a6010 <_tx_mutex_get+0x90> @ imm = #-0x2
700a6010: 9906         	ldr	r1, [sp, #0x18]
700a6012: f8d1 00a4    	ldr.w	r0, [r1, #0xa4]
700a6016: 3001         	adds	r0, #0x1
700a6018: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a601c: e7ff         	b	0x700a601e <_tx_mutex_get+0x9e> @ imm = #-0x2
700a601e: 9807         	ldr	r0, [sp, #0x1c]
700a6020: f7fc ef78    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x3110
700a6024: 2000         	movs	r0, #0x0
700a6026: 9000         	str	r0, [sp]
700a6028: e094         	b	0x700a6154 <_tx_mutex_get+0x1d4> @ imm = #0x128
700a602a: 9809         	ldr	r0, [sp, #0x24]
700a602c: 68c0         	ldr	r0, [r0, #0xc]
700a602e: 9906         	ldr	r1, [sp, #0x18]
700a6030: 4288         	cmp	r0, r1
700a6032: d10a         	bne	0x700a604a <_tx_mutex_get+0xca> @ imm = #0x14
700a6034: e7ff         	b	0x700a6036 <_tx_mutex_get+0xb6> @ imm = #-0x2
700a6036: 9909         	ldr	r1, [sp, #0x24]
700a6038: 6888         	ldr	r0, [r1, #0x8]
700a603a: 3001         	adds	r0, #0x1
700a603c: 6088         	str	r0, [r1, #0x8]
700a603e: 9807         	ldr	r0, [sp, #0x1c]
700a6040: f7fc ef68    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x3130
700a6044: 2000         	movs	r0, #0x0
700a6046: 9000         	str	r0, [sp]
700a6048: e083         	b	0x700a6152 <_tx_mutex_get+0x1d2> @ imm = #0x106
700a604a: 9808         	ldr	r0, [sp, #0x20]
700a604c: 2800         	cmp	r0, #0x0
700a604e: d079         	beq	0x700a6144 <_tx_mutex_get+0x1c4> @ imm = #0xf2
700a6050: e7ff         	b	0x700a6052 <_tx_mutex_get+0xd2> @ imm = #-0x2
700a6052: f64a 207c    	movw	r0, #0xaa7c
700a6056: f2c7 0008    	movt	r0, #0x7008
700a605a: 6800         	ldr	r0, [r0]
700a605c: b130         	cbz	r0, 0x700a606c <_tx_mutex_get+0xec> @ imm = #0xc
700a605e: e7ff         	b	0x700a6060 <_tx_mutex_get+0xe0> @ imm = #-0x2
700a6060: 9807         	ldr	r0, [sp, #0x1c]
700a6062: f7fc ef58    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x3150
700a6066: 201d         	movs	r0, #0x1d
700a6068: 9000         	str	r0, [sp]
700a606a: e06a         	b	0x700a6142 <_tx_mutex_get+0x1c2> @ imm = #0xd4
700a606c: 9809         	ldr	r0, [sp, #0x24]
700a606e: 68c0         	ldr	r0, [r0, #0xc]
700a6070: 9003         	str	r0, [sp, #0xc]
700a6072: 9906         	ldr	r1, [sp, #0x18]
700a6074: f640 2091    	movw	r0, #0xa91
700a6078: f2c7 000b    	movt	r0, #0x700b
700a607c: 66c8         	str	r0, [r1, #0x6c]
700a607e: 9809         	ldr	r0, [sp, #0x24]
700a6080: 9906         	ldr	r1, [sp, #0x18]
700a6082: 6708         	str	r0, [r1, #0x70]
700a6084: 9809         	ldr	r0, [sp, #0x24]
700a6086: 69c0         	ldr	r0, [r0, #0x1c]
700a6088: b940         	cbnz	r0, 0x700a609c <_tx_mutex_get+0x11c> @ imm = #0x10
700a608a: e7ff         	b	0x700a608c <_tx_mutex_get+0x10c> @ imm = #-0x2
700a608c: 9806         	ldr	r0, [sp, #0x18]
700a608e: 9909         	ldr	r1, [sp, #0x24]
700a6090: 6188         	str	r0, [r1, #0x18]
700a6092: 9806         	ldr	r0, [sp, #0x18]
700a6094: 6740         	str	r0, [r0, #0x74]
700a6096: 9806         	ldr	r0, [sp, #0x18]
700a6098: 6780         	str	r0, [r0, #0x78]
700a609a: e012         	b	0x700a60c2 <_tx_mutex_get+0x142> @ imm = #0x24
700a609c: 9809         	ldr	r0, [sp, #0x24]
700a609e: 6980         	ldr	r0, [r0, #0x18]
700a60a0: 9002         	str	r0, [sp, #0x8]
700a60a2: 9802         	ldr	r0, [sp, #0x8]
700a60a4: 9906         	ldr	r1, [sp, #0x18]
700a60a6: 6748         	str	r0, [r1, #0x74]
700a60a8: 9802         	ldr	r0, [sp, #0x8]
700a60aa: 6f80         	ldr	r0, [r0, #0x78]
700a60ac: 9001         	str	r0, [sp, #0x4]
700a60ae: 9801         	ldr	r0, [sp, #0x4]
700a60b0: 9906         	ldr	r1, [sp, #0x18]
700a60b2: 6788         	str	r0, [r1, #0x78]
700a60b4: 9806         	ldr	r0, [sp, #0x18]
700a60b6: 9901         	ldr	r1, [sp, #0x4]
700a60b8: 6748         	str	r0, [r1, #0x74]
700a60ba: 9806         	ldr	r0, [sp, #0x18]
700a60bc: 9902         	ldr	r1, [sp, #0x8]
700a60be: 6788         	str	r0, [r1, #0x78]
700a60c0: e7ff         	b	0x700a60c2 <_tx_mutex_get+0x142> @ imm = #-0x2
700a60c2: 9909         	ldr	r1, [sp, #0x24]
700a60c4: 69c8         	ldr	r0, [r1, #0x1c]
700a60c6: 3001         	adds	r0, #0x1
700a60c8: 61c8         	str	r0, [r1, #0x1c]
700a60ca: 9906         	ldr	r1, [sp, #0x18]
700a60cc: 200d         	movs	r0, #0xd
700a60ce: 6348         	str	r0, [r1, #0x34]
700a60d0: 9809         	ldr	r0, [sp, #0x24]
700a60d2: 6900         	ldr	r0, [r0, #0x10]
700a60d4: 2801         	cmp	r0, #0x1
700a60d6: d128         	bne	0x700a612a <_tx_mutex_get+0x1aa> @ imm = #0x50
700a60d8: e7ff         	b	0x700a60da <_tx_mutex_get+0x15a> @ imm = #-0x2
700a60da: 9809         	ldr	r0, [sp, #0x24]
700a60dc: 6a80         	ldr	r0, [r0, #0x28]
700a60de: 9906         	ldr	r1, [sp, #0x18]
700a60e0: 6b09         	ldr	r1, [r1, #0x30]
700a60e2: 4288         	cmp	r0, r1
700a60e4: d905         	bls	0x700a60f2 <_tx_mutex_get+0x172> @ imm = #0xa
700a60e6: e7ff         	b	0x700a60e8 <_tx_mutex_get+0x168> @ imm = #-0x2
700a60e8: 9806         	ldr	r0, [sp, #0x18]
700a60ea: 6b00         	ldr	r0, [r0, #0x30]
700a60ec: 9909         	ldr	r1, [sp, #0x24]
700a60ee: 6288         	str	r0, [r1, #0x28]
700a60f0: e7ff         	b	0x700a60f2 <_tx_mutex_get+0x172> @ imm = #-0x2
700a60f2: 9806         	ldr	r0, [sp, #0x18]
700a60f4: 6b00         	ldr	r0, [r0, #0x30]
700a60f6: 9903         	ldr	r1, [sp, #0xc]
700a60f8: f8d1 10a0    	ldr.w	r1, [r1, #0xa0]
700a60fc: 4288         	cmp	r0, r1
700a60fe: d206         	bhs	0x700a610e <_tx_mutex_get+0x18e> @ imm = #0xc
700a6100: e7ff         	b	0x700a6102 <_tx_mutex_get+0x182> @ imm = #-0x2
700a6102: 9806         	ldr	r0, [sp, #0x18]
700a6104: 6b00         	ldr	r0, [r0, #0x30]
700a6106: 9903         	ldr	r1, [sp, #0xc]
700a6108: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a610c: e7ff         	b	0x700a610e <_tx_mutex_get+0x18e> @ imm = #-0x2
700a610e: 9803         	ldr	r0, [sp, #0xc]
700a6110: 6b00         	ldr	r0, [r0, #0x30]
700a6112: 9906         	ldr	r1, [sp, #0x18]
700a6114: 6b09         	ldr	r1, [r1, #0x30]
700a6116: 4288         	cmp	r0, r1
700a6118: d906         	bls	0x700a6128 <_tx_mutex_get+0x1a8> @ imm = #0xc
700a611a: e7ff         	b	0x700a611c <_tx_mutex_get+0x19c> @ imm = #-0x2
700a611c: 9803         	ldr	r0, [sp, #0xc]
700a611e: 9906         	ldr	r1, [sp, #0x18]
700a6120: 6b09         	ldr	r1, [r1, #0x30]
700a6122: f002 fb95    	bl	0x700a8850 <_tx_mutex_priority_change> @ imm = #0x272a
700a6126: e7ff         	b	0x700a6128 <_tx_mutex_get+0x1a8> @ imm = #-0x2
700a6128: e7ff         	b	0x700a612a <_tx_mutex_get+0x1aa> @ imm = #-0x2
700a612a: 9806         	ldr	r0, [sp, #0x18]
700a612c: 9908         	ldr	r1, [sp, #0x20]
700a612e: f7fc fef7    	bl	0x700a2f20 <_tx_thread_system_ni_suspend> @ imm = #-0x3212
700a6132: 9807         	ldr	r0, [sp, #0x1c]
700a6134: f7fc eeee    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x3224
700a6138: 9806         	ldr	r0, [sp, #0x18]
700a613a: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a613e: 9000         	str	r0, [sp]
700a6140: e7ff         	b	0x700a6142 <_tx_mutex_get+0x1c2> @ imm = #-0x2
700a6142: e005         	b	0x700a6150 <_tx_mutex_get+0x1d0> @ imm = #0xa
700a6144: 9807         	ldr	r0, [sp, #0x1c]
700a6146: f7fc eee6    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x3234
700a614a: 201d         	movs	r0, #0x1d
700a614c: 9000         	str	r0, [sp]
700a614e: e7ff         	b	0x700a6150 <_tx_mutex_get+0x1d0> @ imm = #-0x2
700a6150: e7ff         	b	0x700a6152 <_tx_mutex_get+0x1d2> @ imm = #-0x2
700a6152: e7ff         	b	0x700a6154 <_tx_mutex_get+0x1d4> @ imm = #-0x2
700a6154: 9800         	ldr	r0, [sp]
700a6156: b00a         	add	sp, #0x28
700a6158: bd80         	pop	{r7, pc}
700a615a: 0000         	movs	r0, r0

700a615c <__udivsi3>:
700a615c: e3510001     	cmp	r1, #1
700a6160: 3a00000b     	blo	0x700a6194 <__udivsi3+0x38> @ imm = #0x2c
700a6164: 012fff1e     	bxeq	lr
700a6168: e1500001     	cmp	r0, r1
700a616c: 33a00000     	movlo	r0, #0
700a6170: 312fff1e     	bxlo	lr
700a6174: e16fcf10     	clz	r12, r0
700a6178: e16f3f11     	clz	r3, r1
700a617c: e043300c     	sub	r3, r3, r12
700a6180: e28fce19     	add	r12, pc, #400
700a6184: e04cc103     	sub	r12, r12, r3, lsl #2
700a6188: e04cc183     	sub	r12, r12, r3, lsl #3
700a618c: e3a03000     	mov	r3, #0
700a6190: e12fff1c     	bx	r12
700a6194: e3b00000     	movs	r0, #0
700a6198: e92d4080     	push	{r7, lr}
700a619c: ebffe5ce     	bl	0x7009f8dc <__aeabi_idiv0> @ imm = #-0x68c8
700a61a0: e8bd8080     	pop	{r7, pc}
700a61a4: e1500f81     	cmp	r0, r1, lsl #31
700a61a8: 22833102     	addhs	r3, r3, #-2147483648
700a61ac: 20400f81     	subhs	r0, r0, r1, lsl #31
700a61b0: e1500f01     	cmp	r0, r1, lsl #30
700a61b4: 22833101     	addhs	r3, r3, #1073741824
700a61b8: 20400f01     	subhs	r0, r0, r1, lsl #30
700a61bc: e1500e81     	cmp	r0, r1, lsl #29
700a61c0: 22833202     	addhs	r3, r3, #536870912
700a61c4: 20400e81     	subhs	r0, r0, r1, lsl #29
700a61c8: e1500e01     	cmp	r0, r1, lsl #28
700a61cc: 22833201     	addhs	r3, r3, #268435456
700a61d0: 20400e01     	subhs	r0, r0, r1, lsl #28
700a61d4: e1500d81     	cmp	r0, r1, lsl #27
700a61d8: 22833302     	addhs	r3, r3, #134217728
700a61dc: 20400d81     	subhs	r0, r0, r1, lsl #27
700a61e0: e1500d01     	cmp	r0, r1, lsl #26
700a61e4: 22833301     	addhs	r3, r3, #67108864
700a61e8: 20400d01     	subhs	r0, r0, r1, lsl #26
700a61ec: e1500c81     	cmp	r0, r1, lsl #25
700a61f0: 22833402     	addhs	r3, r3, #33554432
700a61f4: 20400c81     	subhs	r0, r0, r1, lsl #25
700a61f8: e1500c01     	cmp	r0, r1, lsl #24
700a61fc: 22833401     	addhs	r3, r3, #16777216
700a6200: 20400c01     	subhs	r0, r0, r1, lsl #24
700a6204: e1500b81     	cmp	r0, r1, lsl #23
700a6208: 22833502     	addhs	r3, r3, #8388608
700a620c: 20400b81     	subhs	r0, r0, r1, lsl #23
700a6210: e1500b01     	cmp	r0, r1, lsl #22
700a6214: 22833501     	addhs	r3, r3, #4194304
700a6218: 20400b01     	subhs	r0, r0, r1, lsl #22
700a621c: e1500a81     	cmp	r0, r1, lsl #21
700a6220: 22833602     	addhs	r3, r3, #2097152
700a6224: 20400a81     	subhs	r0, r0, r1, lsl #21
700a6228: e1500a01     	cmp	r0, r1, lsl #20
700a622c: 22833601     	addhs	r3, r3, #1048576
700a6230: 20400a01     	subhs	r0, r0, r1, lsl #20
700a6234: e1500981     	cmp	r0, r1, lsl #19
700a6238: 22833702     	addhs	r3, r3, #524288
700a623c: 20400981     	subhs	r0, r0, r1, lsl #19
700a6240: e1500901     	cmp	r0, r1, lsl #18
700a6244: 22833701     	addhs	r3, r3, #262144
700a6248: 20400901     	subhs	r0, r0, r1, lsl #18
700a624c: e1500881     	cmp	r0, r1, lsl #17
700a6250: 22833802     	addhs	r3, r3, #131072
700a6254: 20400881     	subhs	r0, r0, r1, lsl #17
700a6258: e1500801     	cmp	r0, r1, lsl #16
700a625c: 22833801     	addhs	r3, r3, #65536
700a6260: 20400801     	subhs	r0, r0, r1, lsl #16
700a6264: e1500781     	cmp	r0, r1, lsl #15
700a6268: 22833902     	addhs	r3, r3, #32768
700a626c: 20400781     	subhs	r0, r0, r1, lsl #15
700a6270: e1500701     	cmp	r0, r1, lsl #14
700a6274: 22833901     	addhs	r3, r3, #16384
700a6278: 20400701     	subhs	r0, r0, r1, lsl #14
700a627c: e1500681     	cmp	r0, r1, lsl #13
700a6280: 22833a02     	addhs	r3, r3, #8192
700a6284: 20400681     	subhs	r0, r0, r1, lsl #13
700a6288: e1500601     	cmp	r0, r1, lsl #12
700a628c: 22833a01     	addhs	r3, r3, #4096
700a6290: 20400601     	subhs	r0, r0, r1, lsl #12
700a6294: e1500581     	cmp	r0, r1, lsl #11
700a6298: 22833b02     	addhs	r3, r3, #2048
700a629c: 20400581     	subhs	r0, r0, r1, lsl #11
700a62a0: e1500501     	cmp	r0, r1, lsl #10
700a62a4: 22833b01     	addhs	r3, r3, #1024
700a62a8: 20400501     	subhs	r0, r0, r1, lsl #10
700a62ac: e1500481     	cmp	r0, r1, lsl #9
700a62b0: 22833c02     	addhs	r3, r3, #512
700a62b4: 20400481     	subhs	r0, r0, r1, lsl #9
700a62b8: e1500401     	cmp	r0, r1, lsl #8
700a62bc: 22833c01     	addhs	r3, r3, #256
700a62c0: 20400401     	subhs	r0, r0, r1, lsl #8
700a62c4: e1500381     	cmp	r0, r1, lsl #7
700a62c8: 22833080     	addhs	r3, r3, #128
700a62cc: 20400381     	subhs	r0, r0, r1, lsl #7
700a62d0: e1500301     	cmp	r0, r1, lsl #6
700a62d4: 22833040     	addhs	r3, r3, #64
700a62d8: 20400301     	subhs	r0, r0, r1, lsl #6
700a62dc: e1500281     	cmp	r0, r1, lsl #5
700a62e0: 22833020     	addhs	r3, r3, #32
700a62e4: 20400281     	subhs	r0, r0, r1, lsl #5
700a62e8: e1500201     	cmp	r0, r1, lsl #4
700a62ec: 22833010     	addhs	r3, r3, #16
700a62f0: 20400201     	subhs	r0, r0, r1, lsl #4
700a62f4: e1500181     	cmp	r0, r1, lsl #3
700a62f8: 22833008     	addhs	r3, r3, #8
700a62fc: 20400181     	subhs	r0, r0, r1, lsl #3
700a6300: e1500101     	cmp	r0, r1, lsl #2
700a6304: 22833004     	addhs	r3, r3, #4
700a6308: 20400101     	subhs	r0, r0, r1, lsl #2
700a630c: e1500081     	cmp	r0, r1, lsl #1
700a6310: 22833002     	addhs	r3, r3, #2
700a6314: 20400081     	subhs	r0, r0, r1, lsl #1
700a6318: e1500001     	cmp	r0, r1
700a631c: 22833001     	addhs	r3, r3, #1
700a6320: 20400001     	subhs	r0, r0, r1
700a6324: e1a00003     	mov	r0, r3
700a6328: e12fff1e     	bx	lr
700a632c: 00000000     	andeq	r0, r0, r0

700a6330 <_tx_thread_create>:
700a6330: b580         	push	{r7, lr}
700a6332: b08a         	sub	sp, #0x28
700a6334: f8dd c044    	ldr.w	r12, [sp, #0x44]
700a6338: f8dd c040    	ldr.w	r12, [sp, #0x40]
700a633c: f8dd c03c    	ldr.w	r12, [sp, #0x3c]
700a6340: f8dd c038    	ldr.w	r12, [sp, #0x38]
700a6344: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a6348: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a634c: 9009         	str	r0, [sp, #0x24]
700a634e: 9108         	str	r1, [sp, #0x20]
700a6350: 9207         	str	r2, [sp, #0x1c]
700a6352: 9306         	str	r3, [sp, #0x18]
700a6354: 2000         	movs	r0, #0x0
700a6356: 9001         	str	r0, [sp, #0x4]
700a6358: 9809         	ldr	r0, [sp, #0x24]
700a635a: 21b4         	movs	r1, #0xb4
700a635c: f7fa edca    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0x546c
700a6360: 9808         	ldr	r0, [sp, #0x20]
700a6362: 9909         	ldr	r1, [sp, #0x24]
700a6364: 62c8         	str	r0, [r1, #0x2c]
700a6366: 9807         	ldr	r0, [sp, #0x1c]
700a6368: 9909         	ldr	r1, [sp, #0x24]
700a636a: 6488         	str	r0, [r1, #0x48]
700a636c: 9806         	ldr	r0, [sp, #0x18]
700a636e: 9909         	ldr	r1, [sp, #0x24]
700a6370: 64c8         	str	r0, [r1, #0x4c]
700a6372: 980c         	ldr	r0, [sp, #0x30]
700a6374: 9909         	ldr	r1, [sp, #0x24]
700a6376: 60c8         	str	r0, [r1, #0xc]
700a6378: 980d         	ldr	r0, [sp, #0x34]
700a637a: 9909         	ldr	r1, [sp, #0x24]
700a637c: 6148         	str	r0, [r1, #0x14]
700a637e: 980e         	ldr	r0, [sp, #0x38]
700a6380: 9909         	ldr	r1, [sp, #0x24]
700a6382: 6308         	str	r0, [r1, #0x30]
700a6384: 980e         	ldr	r0, [sp, #0x38]
700a6386: 9909         	ldr	r1, [sp, #0x24]
700a6388: f8c1 0098    	str.w	r0, [r1, #0x98]
700a638c: 9810         	ldr	r0, [sp, #0x40]
700a638e: 9909         	ldr	r1, [sp, #0x24]
700a6390: 6188         	str	r0, [r1, #0x18]
700a6392: 9810         	ldr	r0, [sp, #0x40]
700a6394: 9909         	ldr	r1, [sp, #0x24]
700a6396: 61c8         	str	r0, [r1, #0x1c]
700a6398: 9909         	ldr	r1, [sp, #0x24]
700a639a: 2020         	movs	r0, #0x20
700a639c: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a63a0: 980c         	ldr	r0, [sp, #0x30]
700a63a2: 9000         	str	r0, [sp]
700a63a4: 9900         	ldr	r1, [sp]
700a63a6: 980d         	ldr	r0, [sp, #0x34]
700a63a8: 4408         	add	r0, r1
700a63aa: 3801         	subs	r0, #0x1
700a63ac: 9000         	str	r0, [sp]
700a63ae: 9800         	ldr	r0, [sp]
700a63b0: 9909         	ldr	r1, [sp, #0x24]
700a63b2: 6108         	str	r0, [r1, #0x10]
700a63b4: 980e         	ldr	r0, [sp, #0x38]
700a63b6: 990f         	ldr	r1, [sp, #0x3c]
700a63b8: 4288         	cmp	r0, r1
700a63ba: d007         	beq	0x700a63cc <_tx_thread_create+0x9c> @ imm = #0xe
700a63bc: e7ff         	b	0x700a63be <_tx_thread_create+0x8e> @ imm = #-0x2
700a63be: 9909         	ldr	r1, [sp, #0x24]
700a63c0: 2000         	movs	r0, #0x0
700a63c2: 6408         	str	r0, [r1, #0x40]
700a63c4: 9909         	ldr	r1, [sp, #0x24]
700a63c6: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a63ca: e007         	b	0x700a63dc <_tx_thread_create+0xac> @ imm = #0xe
700a63cc: 980e         	ldr	r0, [sp, #0x38]
700a63ce: 9909         	ldr	r1, [sp, #0x24]
700a63d0: 6408         	str	r0, [r1, #0x40]
700a63d2: 980e         	ldr	r0, [sp, #0x38]
700a63d4: 9909         	ldr	r1, [sp, #0x24]
700a63d6: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a63da: e7ff         	b	0x700a63dc <_tx_thread_create+0xac> @ imm = #-0x2
700a63dc: 9909         	ldr	r1, [sp, #0x24]
700a63de: 2003         	movs	r0, #0x3
700a63e0: 6348         	str	r0, [r1, #0x34]
700a63e2: 9909         	ldr	r1, [sp, #0x24]
700a63e4: f642 70e1    	movw	r0, #0x2fe1
700a63e8: f2c7 000b    	movt	r0, #0x700b
700a63ec: 6588         	str	r0, [r1, #0x58]
700a63ee: 9809         	ldr	r0, [sp, #0x24]
700a63f0: 65c0         	str	r0, [r0, #0x5c]
700a63f2: 9809         	ldr	r0, [sp, #0x24]
700a63f4: f642 41c1    	movw	r1, #0x2cc1
700a63f8: f2c7 010b    	movt	r1, #0x700b
700a63fc: f006 e9d0    	blx	0x700ac7a0 <_tx_thread_stack_build> @ imm = #0x63a0
700a6400: f7fc ec08    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x37f0
700a6404: 9005         	str	r0, [sp, #0x14]
700a6406: 9909         	ldr	r1, [sp, #0x24]
700a6408: f245 2044    	movw	r0, #0x5244
700a640c: f2c5 4048    	movt	r0, #0x5448
700a6410: 6008         	str	r0, [r1]
700a6412: f64a 2064    	movw	r0, #0xaa64
700a6416: f2c7 0008    	movt	r0, #0x7008
700a641a: 6800         	ldr	r0, [r0]
700a641c: b968         	cbnz	r0, 0x700a643a <_tx_thread_create+0x10a> @ imm = #0x1a
700a641e: e7ff         	b	0x700a6420 <_tx_thread_create+0xf0> @ imm = #-0x2
700a6420: 9809         	ldr	r0, [sp, #0x24]
700a6422: f64a 2168    	movw	r1, #0xaa68
700a6426: f2c7 0108    	movt	r1, #0x7008
700a642a: 6008         	str	r0, [r1]
700a642c: 9809         	ldr	r0, [sp, #0x24]
700a642e: f8c0 008c    	str.w	r0, [r0, #0x8c]
700a6432: 9809         	ldr	r0, [sp, #0x24]
700a6434: f8c0 0090    	str.w	r0, [r0, #0x90]
700a6438: e01a         	b	0x700a6470 <_tx_thread_create+0x140> @ imm = #0x34
700a643a: f64a 2068    	movw	r0, #0xaa68
700a643e: f2c7 0008    	movt	r0, #0x7008
700a6442: 6800         	ldr	r0, [r0]
700a6444: 9004         	str	r0, [sp, #0x10]
700a6446: 9804         	ldr	r0, [sp, #0x10]
700a6448: f8d0 0090    	ldr.w	r0, [r0, #0x90]
700a644c: 9003         	str	r0, [sp, #0xc]
700a644e: 9809         	ldr	r0, [sp, #0x24]
700a6450: 9904         	ldr	r1, [sp, #0x10]
700a6452: f8c1 0090    	str.w	r0, [r1, #0x90]
700a6456: 9809         	ldr	r0, [sp, #0x24]
700a6458: 9903         	ldr	r1, [sp, #0xc]
700a645a: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a645e: 9803         	ldr	r0, [sp, #0xc]
700a6460: 9909         	ldr	r1, [sp, #0x24]
700a6462: f8c1 0090    	str.w	r0, [r1, #0x90]
700a6466: 9804         	ldr	r0, [sp, #0x10]
700a6468: 9909         	ldr	r1, [sp, #0x24]
700a646a: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a646e: e7ff         	b	0x700a6470 <_tx_thread_create+0x140> @ imm = #-0x2
700a6470: f64a 2164    	movw	r1, #0xaa64
700a6474: f2c7 0108    	movt	r1, #0x7008
700a6478: 6808         	ldr	r0, [r1]
700a647a: 3001         	adds	r0, #0x1
700a647c: 6008         	str	r0, [r1]
700a647e: 9811         	ldr	r0, [sp, #0x44]
700a6480: 2801         	cmp	r0, #0x1
700a6482: d12b         	bne	0x700a64dc <_tx_thread_create+0x1ac> @ imm = #0x56
700a6484: e7ff         	b	0x700a6486 <_tx_thread_create+0x156> @ imm = #-0x2
700a6486: f248 1038    	movw	r0, #0x8138
700a648a: f2c7 000b    	movt	r0, #0x700b
700a648e: 6800         	ldr	r0, [r0]
700a6490: f1b0 3ff0    	cmp.w	r0, #0xf0f0f0f0
700a6494: d311         	blo	0x700a64ba <_tx_thread_create+0x18a> @ imm = #0x22
700a6496: e7ff         	b	0x700a6498 <_tx_thread_create+0x168> @ imm = #-0x2
700a6498: f64a 2070    	movw	r0, #0xaa70
700a649c: f2c7 0008    	movt	r0, #0x7008
700a64a0: 6800         	ldr	r0, [r0]
700a64a2: 9002         	str	r0, [sp, #0x8]
700a64a4: 9802         	ldr	r0, [sp, #0x8]
700a64a6: b138         	cbz	r0, 0x700a64b8 <_tx_thread_create+0x188> @ imm = #0xe
700a64a8: e7ff         	b	0x700a64aa <_tx_thread_create+0x17a> @ imm = #-0x2
700a64aa: 9802         	ldr	r0, [sp, #0x8]
700a64ac: 6c00         	ldr	r0, [r0, #0x40]
700a64ae: 9001         	str	r0, [sp, #0x4]
700a64b0: 9902         	ldr	r1, [sp, #0x8]
700a64b2: 6b08         	ldr	r0, [r1, #0x30]
700a64b4: 6408         	str	r0, [r1, #0x40]
700a64b6: e7ff         	b	0x700a64b8 <_tx_thread_create+0x188> @ imm = #-0x2
700a64b8: e002         	b	0x700a64c0 <_tx_thread_create+0x190> @ imm = #0x4
700a64ba: 2000         	movs	r0, #0x0
700a64bc: 9002         	str	r0, [sp, #0x8]
700a64be: e7ff         	b	0x700a64c0 <_tx_thread_create+0x190> @ imm = #-0x2
700a64c0: 9809         	ldr	r0, [sp, #0x24]
700a64c2: f001 f925    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #0x124a
700a64c6: 9805         	ldr	r0, [sp, #0x14]
700a64c8: f7fc ed24    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x35b8
700a64cc: 9802         	ldr	r0, [sp, #0x8]
700a64ce: b120         	cbz	r0, 0x700a64da <_tx_thread_create+0x1aa> @ imm = #0x8
700a64d0: e7ff         	b	0x700a64d2 <_tx_thread_create+0x1a2> @ imm = #-0x2
700a64d2: 9801         	ldr	r0, [sp, #0x4]
700a64d4: 9902         	ldr	r1, [sp, #0x8]
700a64d6: 6408         	str	r0, [r1, #0x40]
700a64d8: e7ff         	b	0x700a64da <_tx_thread_create+0x1aa> @ imm = #-0x2
700a64da: e003         	b	0x700a64e4 <_tx_thread_create+0x1b4> @ imm = #0x6
700a64dc: 9805         	ldr	r0, [sp, #0x14]
700a64de: f7fc ed1a    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x35cc
700a64e2: e7ff         	b	0x700a64e4 <_tx_thread_create+0x1b4> @ imm = #-0x2
700a64e4: 2000         	movs	r0, #0x0
700a64e6: b00a         	add	sp, #0x28
700a64e8: bd80         	pop	{r7, pc}
700a64ea: 0000         	movs	r0, r0
700a64ec: 0000         	movs	r0, r0
700a64ee: 0000         	movs	r0, r0

700a64f0 <SOC_moduleSetClockFrequency>:
700a64f0: b580         	push	{r7, lr}
700a64f2: b090         	sub	sp, #0x40
700a64f4: 900f         	str	r0, [sp, #0x3c]
700a64f6: 910e         	str	r1, [sp, #0x38]
700a64f8: 930d         	str	r3, [sp, #0x34]
700a64fa: 920c         	str	r2, [sp, #0x30]
700a64fc: 2000         	movs	r0, #0x0
700a64fe: 9002         	str	r0, [sp, #0x8]
700a6500: 900b         	str	r0, [sp, #0x2c]
700a6502: 900a         	str	r0, [sp, #0x28]
700a6504: 9009         	str	r0, [sp, #0x24]
700a6506: 9008         	str	r0, [sp, #0x20]
700a6508: 9007         	str	r0, [sp, #0x1c]
700a650a: 9006         	str	r0, [sp, #0x18]
700a650c: 9005         	str	r0, [sp, #0x14]
700a650e: 9004         	str	r0, [sp, #0x10]
700a6510: 9003         	str	r0, [sp, #0xc]
700a6512: 980f         	ldr	r0, [sp, #0x3c]
700a6514: 990e         	ldr	r1, [sp, #0x38]
700a6516: aa05         	add	r2, sp, #0x14
700a6518: f04f 33ff    	mov.w	r3, #0xffffffff
700a651c: f008 fd70    	bl	0x700af000 <Sciclient_pmModuleGetClkStatus> @ imm = #0x8ae0
700a6520: 900b         	str	r0, [sp, #0x2c]
700a6522: 980b         	ldr	r0, [sp, #0x2c]
700a6524: b948         	cbnz	r0, 0x700a653a <SOC_moduleSetClockFrequency+0x4a> @ imm = #0x12
700a6526: e7ff         	b	0x700a6528 <SOC_moduleSetClockFrequency+0x38> @ imm = #-0x2
700a6528: 980f         	ldr	r0, [sp, #0x3c]
700a652a: 990e         	ldr	r1, [sp, #0x38]
700a652c: aa07         	add	r2, sp, #0x1c
700a652e: f04f 33ff    	mov.w	r3, #0xffffffff
700a6532: f008 f97d    	bl	0x700ae830 <Sciclient_pmGetModuleClkNumParent> @ imm = #0x82fa
700a6536: 900b         	str	r0, [sp, #0x2c]
700a6538: e7ff         	b	0x700a653a <SOC_moduleSetClockFrequency+0x4a> @ imm = #-0x2
700a653a: 980b         	ldr	r0, [sp, #0x2c]
700a653c: b970         	cbnz	r0, 0x700a655c <SOC_moduleSetClockFrequency+0x6c> @ imm = #0x1c
700a653e: e7ff         	b	0x700a6540 <SOC_moduleSetClockFrequency+0x50> @ imm = #-0x2
700a6540: 9807         	ldr	r0, [sp, #0x1c]
700a6542: 2802         	cmp	r0, #0x2
700a6544: d309         	blo	0x700a655a <SOC_moduleSetClockFrequency+0x6a> @ imm = #0x12
700a6546: e7ff         	b	0x700a6548 <SOC_moduleSetClockFrequency+0x58> @ imm = #-0x2
700a6548: 980f         	ldr	r0, [sp, #0x3c]
700a654a: 990e         	ldr	r1, [sp, #0x38]
700a654c: aa04         	add	r2, sp, #0x10
700a654e: f04f 33ff    	mov.w	r3, #0xffffffff
700a6552: f008 fcb5    	bl	0x700aeec0 <Sciclient_pmGetModuleClkParent> @ imm = #0x896a
700a6556: 900b         	str	r0, [sp, #0x2c]
700a6558: e7ff         	b	0x700a655a <SOC_moduleSetClockFrequency+0x6a> @ imm = #-0x2
700a655a: e7ff         	b	0x700a655c <SOC_moduleSetClockFrequency+0x6c> @ imm = #-0x2
700a655c: 980b         	ldr	r0, [sp, #0x2c]
700a655e: b960         	cbnz	r0, 0x700a657a <SOC_moduleSetClockFrequency+0x8a> @ imm = #0x18
700a6560: e7ff         	b	0x700a6562 <SOC_moduleSetClockFrequency+0x72> @ imm = #-0x2
700a6562: 980f         	ldr	r0, [sp, #0x3c]
700a6564: 990e         	ldr	r1, [sp, #0x38]
700a6566: 466b         	mov	r3, sp
700a6568: f04f 32ff    	mov.w	r2, #0xffffffff
700a656c: 601a         	str	r2, [r3]
700a656e: 2300         	movs	r3, #0x0
700a6570: 461a         	mov	r2, r3
700a6572: f009 fb7d    	bl	0x700afc70 <Sciclient_pmModuleClkRequest> @ imm = #0x96fa
700a6576: 900b         	str	r0, [sp, #0x2c]
700a6578: e7ff         	b	0x700a657a <SOC_moduleSetClockFrequency+0x8a> @ imm = #-0x2
700a657a: 980b         	ldr	r0, [sp, #0x2c]
700a657c: 2800         	cmp	r0, #0x0
700a657e: d14d         	bne	0x700a661c <SOC_moduleSetClockFrequency+0x12c> @ imm = #0x9a
700a6580: e7ff         	b	0x700a6582 <SOC_moduleSetClockFrequency+0x92> @ imm = #-0x2
700a6582: 2000         	movs	r0, #0x0
700a6584: 9003         	str	r0, [sp, #0xc]
700a6586: 900a         	str	r0, [sp, #0x28]
700a6588: e7ff         	b	0x700a658a <SOC_moduleSetClockFrequency+0x9a> @ imm = #-0x2
700a658a: 980a         	ldr	r0, [sp, #0x28]
700a658c: 9907         	ldr	r1, [sp, #0x1c]
700a658e: 4288         	cmp	r0, r1
700a6590: d243         	bhs	0x700a661a <SOC_moduleSetClockFrequency+0x12a> @ imm = #0x86
700a6592: e7ff         	b	0x700a6594 <SOC_moduleSetClockFrequency+0xa4> @ imm = #-0x2
700a6594: 9807         	ldr	r0, [sp, #0x1c]
700a6596: 2802         	cmp	r0, #0x2
700a6598: d311         	blo	0x700a65be <SOC_moduleSetClockFrequency+0xce> @ imm = #0x22
700a659a: e7ff         	b	0x700a659c <SOC_moduleSetClockFrequency+0xac> @ imm = #-0x2
700a659c: 980f         	ldr	r0, [sp, #0x3c]
700a659e: 990e         	ldr	r1, [sp, #0x38]
700a65a0: 9a0a         	ldr	r2, [sp, #0x28]
700a65a2: 440a         	add	r2, r1
700a65a4: 3201         	adds	r2, #0x1
700a65a6: f04f 33ff    	mov.w	r3, #0xffffffff
700a65aa: f008 fd79    	bl	0x700af0a0 <Sciclient_pmSetModuleClkParent> @ imm = #0x8af2
700a65ae: 900b         	str	r0, [sp, #0x2c]
700a65b0: 980b         	ldr	r0, [sp, #0x2c]
700a65b2: b918         	cbnz	r0, 0x700a65bc <SOC_moduleSetClockFrequency+0xcc> @ imm = #0x6
700a65b4: e7ff         	b	0x700a65b6 <SOC_moduleSetClockFrequency+0xc6> @ imm = #-0x2
700a65b6: 2001         	movs	r0, #0x1
700a65b8: 9006         	str	r0, [sp, #0x18]
700a65ba: e7ff         	b	0x700a65bc <SOC_moduleSetClockFrequency+0xcc> @ imm = #-0x2
700a65bc: e7ff         	b	0x700a65be <SOC_moduleSetClockFrequency+0xce> @ imm = #-0x2
700a65be: 980b         	ldr	r0, [sp, #0x2c]
700a65c0: b988         	cbnz	r0, 0x700a65e6 <SOC_moduleSetClockFrequency+0xf6> @ imm = #0x22
700a65c2: e7ff         	b	0x700a65c4 <SOC_moduleSetClockFrequency+0xd4> @ imm = #-0x2
700a65c4: 980f         	ldr	r0, [sp, #0x3c]
700a65c6: 990e         	ldr	r1, [sp, #0x38]
700a65c8: 9a0c         	ldr	r2, [sp, #0x30]
700a65ca: 9b0d         	ldr	r3, [sp, #0x34]
700a65cc: 46ee         	mov	lr, sp
700a65ce: f04f 3cff    	mov.w	r12, #0xffffffff
700a65d2: f8ce c004    	str.w	r12, [lr, #0x4]
700a65d6: f10d 0c20    	add.w	r12, sp, #0x20
700a65da: f8ce c000    	str.w	r12, [lr]
700a65de: f001 fd0f    	bl	0x700a8000 <Sciclient_pmQueryModuleClkFreq> @ imm = #0x1a1e
700a65e2: 900b         	str	r0, [sp, #0x2c]
700a65e4: e7ff         	b	0x700a65e6 <SOC_moduleSetClockFrequency+0xf6> @ imm = #-0x2
700a65e6: 980b         	ldr	r0, [sp, #0x2c]
700a65e8: b970         	cbnz	r0, 0x700a6608 <SOC_moduleSetClockFrequency+0x118> @ imm = #0x1c
700a65ea: e7ff         	b	0x700a65ec <SOC_moduleSetClockFrequency+0xfc> @ imm = #-0x2
700a65ec: 9808         	ldr	r0, [sp, #0x20]
700a65ee: 9909         	ldr	r1, [sp, #0x24]
700a65f0: 9a0c         	ldr	r2, [sp, #0x30]
700a65f2: 9b0d         	ldr	r3, [sp, #0x34]
700a65f4: 4059         	eors	r1, r3
700a65f6: ea80 0002    	eor.w	r0, r0, r2
700a65fa: 4308         	orrs	r0, r1
700a65fc: b918         	cbnz	r0, 0x700a6606 <SOC_moduleSetClockFrequency+0x116> @ imm = #0x6
700a65fe: e7ff         	b	0x700a6600 <SOC_moduleSetClockFrequency+0x110> @ imm = #-0x2
700a6600: 2001         	movs	r0, #0x1
700a6602: 9003         	str	r0, [sp, #0xc]
700a6604: e7ff         	b	0x700a6606 <SOC_moduleSetClockFrequency+0x116> @ imm = #-0x2
700a6606: e7ff         	b	0x700a6608 <SOC_moduleSetClockFrequency+0x118> @ imm = #-0x2
700a6608: 9803         	ldr	r0, [sp, #0xc]
700a660a: b108         	cbz	r0, 0x700a6610 <SOC_moduleSetClockFrequency+0x120> @ imm = #0x2
700a660c: e7ff         	b	0x700a660e <SOC_moduleSetClockFrequency+0x11e> @ imm = #-0x2
700a660e: e004         	b	0x700a661a <SOC_moduleSetClockFrequency+0x12a> @ imm = #0x8
700a6610: e7ff         	b	0x700a6612 <SOC_moduleSetClockFrequency+0x122> @ imm = #-0x2
700a6612: 980a         	ldr	r0, [sp, #0x28]
700a6614: 3001         	adds	r0, #0x1
700a6616: 900a         	str	r0, [sp, #0x28]
700a6618: e7b7         	b	0x700a658a <SOC_moduleSetClockFrequency+0x9a> @ imm = #-0x92
700a661a: e7ff         	b	0x700a661c <SOC_moduleSetClockFrequency+0x12c> @ imm = #-0x2
700a661c: 980b         	ldr	r0, [sp, #0x2c]
700a661e: b9d0         	cbnz	r0, 0x700a6656 <SOC_moduleSetClockFrequency+0x166> @ imm = #0x34
700a6620: e7ff         	b	0x700a6622 <SOC_moduleSetClockFrequency+0x132> @ imm = #-0x2
700a6622: 9803         	ldr	r0, [sp, #0xc]
700a6624: 2801         	cmp	r0, #0x1
700a6626: d111         	bne	0x700a664c <SOC_moduleSetClockFrequency+0x15c> @ imm = #0x22
700a6628: e7ff         	b	0x700a662a <SOC_moduleSetClockFrequency+0x13a> @ imm = #-0x2
700a662a: 980f         	ldr	r0, [sp, #0x3c]
700a662c: 990e         	ldr	r1, [sp, #0x38]
700a662e: 9a0c         	ldr	r2, [sp, #0x30]
700a6630: 9b0d         	ldr	r3, [sp, #0x34]
700a6632: 46ee         	mov	lr, sp
700a6634: f04f 3cff    	mov.w	r12, #0xffffffff
700a6638: f8ce c004    	str.w	r12, [lr, #0x4]
700a663c: f44f 7c00    	mov.w	r12, #0x200
700a6640: f8ce c000    	str.w	r12, [lr]
700a6644: f002 fb0c    	bl	0x700a8c60 <Sciclient_pmSetModuleClkFreq> @ imm = #0x2618
700a6648: 900b         	str	r0, [sp, #0x2c]
700a664a: e003         	b	0x700a6654 <SOC_moduleSetClockFrequency+0x164> @ imm = #0x6
700a664c: f04f 30ff    	mov.w	r0, #0xffffffff
700a6650: 900b         	str	r0, [sp, #0x2c]
700a6652: e7ff         	b	0x700a6654 <SOC_moduleSetClockFrequency+0x164> @ imm = #-0x2
700a6654: e7ff         	b	0x700a6656 <SOC_moduleSetClockFrequency+0x166> @ imm = #-0x2
700a6656: 980b         	ldr	r0, [sp, #0x2c]
700a6658: b988         	cbnz	r0, 0x700a667e <SOC_moduleSetClockFrequency+0x18e> @ imm = #0x22
700a665a: e7ff         	b	0x700a665c <SOC_moduleSetClockFrequency+0x16c> @ imm = #-0x2
700a665c: 9805         	ldr	r0, [sp, #0x14]
700a665e: b968         	cbnz	r0, 0x700a667c <SOC_moduleSetClockFrequency+0x18c> @ imm = #0x1a
700a6660: e7ff         	b	0x700a6662 <SOC_moduleSetClockFrequency+0x172> @ imm = #-0x2
700a6662: 980f         	ldr	r0, [sp, #0x3c]
700a6664: 990e         	ldr	r1, [sp, #0x38]
700a6666: 9a05         	ldr	r2, [sp, #0x14]
700a6668: 46ec         	mov	r12, sp
700a666a: f04f 33ff    	mov.w	r3, #0xffffffff
700a666e: f8cc 3000    	str.w	r3, [r12]
700a6672: 2300         	movs	r3, #0x0
700a6674: f009 fafc    	bl	0x700afc70 <Sciclient_pmModuleClkRequest> @ imm = #0x95f8
700a6678: 900b         	str	r0, [sp, #0x2c]
700a667a: e7ff         	b	0x700a667c <SOC_moduleSetClockFrequency+0x18c> @ imm = #-0x2
700a667c: e7ff         	b	0x700a667e <SOC_moduleSetClockFrequency+0x18e> @ imm = #-0x2
700a667e: 980b         	ldr	r0, [sp, #0x2c]
700a6680: b168         	cbz	r0, 0x700a669e <SOC_moduleSetClockFrequency+0x1ae> @ imm = #0x1a
700a6682: e7ff         	b	0x700a6684 <SOC_moduleSetClockFrequency+0x194> @ imm = #-0x2
700a6684: 9806         	ldr	r0, [sp, #0x18]
700a6686: 2801         	cmp	r0, #0x1
700a6688: d108         	bne	0x700a669c <SOC_moduleSetClockFrequency+0x1ac> @ imm = #0x10
700a668a: e7ff         	b	0x700a668c <SOC_moduleSetClockFrequency+0x19c> @ imm = #-0x2
700a668c: 980f         	ldr	r0, [sp, #0x3c]
700a668e: 990e         	ldr	r1, [sp, #0x38]
700a6690: 9a04         	ldr	r2, [sp, #0x10]
700a6692: f04f 33ff    	mov.w	r3, #0xffffffff
700a6696: f008 fd03    	bl	0x700af0a0 <Sciclient_pmSetModuleClkParent> @ imm = #0x8a06
700a669a: e7ff         	b	0x700a669c <SOC_moduleSetClockFrequency+0x1ac> @ imm = #-0x2
700a669c: e7ff         	b	0x700a669e <SOC_moduleSetClockFrequency+0x1ae> @ imm = #-0x2
700a669e: 980b         	ldr	r0, [sp, #0x2c]
700a66a0: b010         	add	sp, #0x40
700a66a2: bd80         	pop	{r7, pc}
		...

700a66b0 <SOC_moduleSetClockFrequencyWithParent>:
700a66b0: b580         	push	{r7, lr}
700a66b2: b092         	sub	sp, #0x48
700a66b4: 460b         	mov	r3, r1
700a66b6: 4684         	mov	r12, r0
700a66b8: 9915         	ldr	r1, [sp, #0x54]
700a66ba: 9814         	ldr	r0, [sp, #0x50]
700a66bc: f8cd c044    	str.w	r12, [sp, #0x44]
700a66c0: 9310         	str	r3, [sp, #0x40]
700a66c2: 920f         	str	r2, [sp, #0x3c]
700a66c4: 910d         	str	r1, [sp, #0x34]
700a66c6: 900c         	str	r0, [sp, #0x30]
700a66c8: 2000         	movs	r0, #0x0
700a66ca: 9002         	str	r0, [sp, #0x8]
700a66cc: 900b         	str	r0, [sp, #0x2c]
700a66ce: 9009         	str	r0, [sp, #0x24]
700a66d0: 9008         	str	r0, [sp, #0x20]
700a66d2: 9007         	str	r0, [sp, #0x1c]
700a66d4: 9006         	str	r0, [sp, #0x18]
700a66d6: 9005         	str	r0, [sp, #0x14]
700a66d8: 9004         	str	r0, [sp, #0x10]
700a66da: 9003         	str	r0, [sp, #0xc]
700a66dc: 9811         	ldr	r0, [sp, #0x44]
700a66de: 9910         	ldr	r1, [sp, #0x40]
700a66e0: aa05         	add	r2, sp, #0x14
700a66e2: f04f 33ff    	mov.w	r3, #0xffffffff
700a66e6: f008 fc8b    	bl	0x700af000 <Sciclient_pmModuleGetClkStatus> @ imm = #0x8916
700a66ea: 900b         	str	r0, [sp, #0x2c]
700a66ec: 980b         	ldr	r0, [sp, #0x2c]
700a66ee: b948         	cbnz	r0, 0x700a6704 <SOC_moduleSetClockFrequencyWithParent+0x54> @ imm = #0x12
700a66f0: e7ff         	b	0x700a66f2 <SOC_moduleSetClockFrequencyWithParent+0x42> @ imm = #-0x2
700a66f2: 9811         	ldr	r0, [sp, #0x44]
700a66f4: 9910         	ldr	r1, [sp, #0x40]
700a66f6: aa07         	add	r2, sp, #0x1c
700a66f8: f04f 33ff    	mov.w	r3, #0xffffffff
700a66fc: f008 f898    	bl	0x700ae830 <Sciclient_pmGetModuleClkNumParent> @ imm = #0x8130
700a6700: 900b         	str	r0, [sp, #0x2c]
700a6702: e7ff         	b	0x700a6704 <SOC_moduleSetClockFrequencyWithParent+0x54> @ imm = #-0x2
700a6704: 980b         	ldr	r0, [sp, #0x2c]
700a6706: b970         	cbnz	r0, 0x700a6726 <SOC_moduleSetClockFrequencyWithParent+0x76> @ imm = #0x1c
700a6708: e7ff         	b	0x700a670a <SOC_moduleSetClockFrequencyWithParent+0x5a> @ imm = #-0x2
700a670a: 9807         	ldr	r0, [sp, #0x1c]
700a670c: 2802         	cmp	r0, #0x2
700a670e: d309         	blo	0x700a6724 <SOC_moduleSetClockFrequencyWithParent+0x74> @ imm = #0x12
700a6710: e7ff         	b	0x700a6712 <SOC_moduleSetClockFrequencyWithParent+0x62> @ imm = #-0x2
700a6712: 9811         	ldr	r0, [sp, #0x44]
700a6714: 9910         	ldr	r1, [sp, #0x40]
700a6716: aa04         	add	r2, sp, #0x10
700a6718: f04f 33ff    	mov.w	r3, #0xffffffff
700a671c: f008 fbd0    	bl	0x700aeec0 <Sciclient_pmGetModuleClkParent> @ imm = #0x87a0
700a6720: 900b         	str	r0, [sp, #0x2c]
700a6722: e7ff         	b	0x700a6724 <SOC_moduleSetClockFrequencyWithParent+0x74> @ imm = #-0x2
700a6724: e7ff         	b	0x700a6726 <SOC_moduleSetClockFrequencyWithParent+0x76> @ imm = #-0x2
700a6726: 980b         	ldr	r0, [sp, #0x2c]
700a6728: b960         	cbnz	r0, 0x700a6744 <SOC_moduleSetClockFrequencyWithParent+0x94> @ imm = #0x18
700a672a: e7ff         	b	0x700a672c <SOC_moduleSetClockFrequencyWithParent+0x7c> @ imm = #-0x2
700a672c: 9811         	ldr	r0, [sp, #0x44]
700a672e: 9910         	ldr	r1, [sp, #0x40]
700a6730: 466b         	mov	r3, sp
700a6732: f04f 32ff    	mov.w	r2, #0xffffffff
700a6736: 601a         	str	r2, [r3]
700a6738: 2300         	movs	r3, #0x0
700a673a: 461a         	mov	r2, r3
700a673c: f009 fa98    	bl	0x700afc70 <Sciclient_pmModuleClkRequest> @ imm = #0x9530
700a6740: 900b         	str	r0, [sp, #0x2c]
700a6742: e7ff         	b	0x700a6744 <SOC_moduleSetClockFrequencyWithParent+0x94> @ imm = #-0x2
700a6744: 980b         	ldr	r0, [sp, #0x2c]
700a6746: b960         	cbnz	r0, 0x700a6762 <SOC_moduleSetClockFrequencyWithParent+0xb2> @ imm = #0x18
700a6748: e7ff         	b	0x700a674a <SOC_moduleSetClockFrequencyWithParent+0x9a> @ imm = #-0x2
700a674a: 980f         	ldr	r0, [sp, #0x3c]
700a674c: 9910         	ldr	r1, [sp, #0x40]
700a674e: 9a07         	ldr	r2, [sp, #0x1c]
700a6750: 4411         	add	r1, r2
700a6752: 4288         	cmp	r0, r1
700a6754: d904         	bls	0x700a6760 <SOC_moduleSetClockFrequencyWithParent+0xb0> @ imm = #0x8
700a6756: e7ff         	b	0x700a6758 <SOC_moduleSetClockFrequencyWithParent+0xa8> @ imm = #-0x2
700a6758: f04f 30ff    	mov.w	r0, #0xffffffff
700a675c: 900b         	str	r0, [sp, #0x2c]
700a675e: e7ff         	b	0x700a6760 <SOC_moduleSetClockFrequencyWithParent+0xb0> @ imm = #-0x2
700a6760: e7ff         	b	0x700a6762 <SOC_moduleSetClockFrequencyWithParent+0xb2> @ imm = #-0x2
700a6762: 980b         	ldr	r0, [sp, #0x2c]
700a6764: b9a8         	cbnz	r0, 0x700a6792 <SOC_moduleSetClockFrequencyWithParent+0xe2> @ imm = #0x2a
700a6766: e7ff         	b	0x700a6768 <SOC_moduleSetClockFrequencyWithParent+0xb8> @ imm = #-0x2
700a6768: 980f         	ldr	r0, [sp, #0x3c]
700a676a: 9904         	ldr	r1, [sp, #0x10]
700a676c: 4288         	cmp	r0, r1
700a676e: d00f         	beq	0x700a6790 <SOC_moduleSetClockFrequencyWithParent+0xe0> @ imm = #0x1e
700a6770: e7ff         	b	0x700a6772 <SOC_moduleSetClockFrequencyWithParent+0xc2> @ imm = #-0x2
700a6772: 9811         	ldr	r0, [sp, #0x44]
700a6774: 9910         	ldr	r1, [sp, #0x40]
700a6776: 9a0f         	ldr	r2, [sp, #0x3c]
700a6778: f04f 33ff    	mov.w	r3, #0xffffffff
700a677c: f008 fc90    	bl	0x700af0a0 <Sciclient_pmSetModuleClkParent> @ imm = #0x8920
700a6780: 900b         	str	r0, [sp, #0x2c]
700a6782: 980b         	ldr	r0, [sp, #0x2c]
700a6784: b918         	cbnz	r0, 0x700a678e <SOC_moduleSetClockFrequencyWithParent+0xde> @ imm = #0x6
700a6786: e7ff         	b	0x700a6788 <SOC_moduleSetClockFrequencyWithParent+0xd8> @ imm = #-0x2
700a6788: 2001         	movs	r0, #0x1
700a678a: 9006         	str	r0, [sp, #0x18]
700a678c: e7ff         	b	0x700a678e <SOC_moduleSetClockFrequencyWithParent+0xde> @ imm = #-0x2
700a678e: e7ff         	b	0x700a6790 <SOC_moduleSetClockFrequencyWithParent+0xe0> @ imm = #-0x2
700a6790: e7ff         	b	0x700a6792 <SOC_moduleSetClockFrequencyWithParent+0xe2> @ imm = #-0x2
700a6792: 980b         	ldr	r0, [sp, #0x2c]
700a6794: b988         	cbnz	r0, 0x700a67ba <SOC_moduleSetClockFrequencyWithParent+0x10a> @ imm = #0x22
700a6796: e7ff         	b	0x700a6798 <SOC_moduleSetClockFrequencyWithParent+0xe8> @ imm = #-0x2
700a6798: 9811         	ldr	r0, [sp, #0x44]
700a679a: 9910         	ldr	r1, [sp, #0x40]
700a679c: 9a0c         	ldr	r2, [sp, #0x30]
700a679e: 9b0d         	ldr	r3, [sp, #0x34]
700a67a0: 46ee         	mov	lr, sp
700a67a2: f04f 3cff    	mov.w	r12, #0xffffffff
700a67a6: f8ce c004    	str.w	r12, [lr, #0x4]
700a67aa: f10d 0c20    	add.w	r12, sp, #0x20
700a67ae: f8ce c000    	str.w	r12, [lr]
700a67b2: f001 fc25    	bl	0x700a8000 <Sciclient_pmQueryModuleClkFreq> @ imm = #0x184a
700a67b6: 900b         	str	r0, [sp, #0x2c]
700a67b8: e7ff         	b	0x700a67ba <SOC_moduleSetClockFrequencyWithParent+0x10a> @ imm = #-0x2
700a67ba: 980b         	ldr	r0, [sp, #0x2c]
700a67bc: b970         	cbnz	r0, 0x700a67dc <SOC_moduleSetClockFrequencyWithParent+0x12c> @ imm = #0x1c
700a67be: e7ff         	b	0x700a67c0 <SOC_moduleSetClockFrequencyWithParent+0x110> @ imm = #-0x2
700a67c0: 9808         	ldr	r0, [sp, #0x20]
700a67c2: 9909         	ldr	r1, [sp, #0x24]
700a67c4: 9a0c         	ldr	r2, [sp, #0x30]
700a67c6: 9b0d         	ldr	r3, [sp, #0x34]
700a67c8: 4059         	eors	r1, r3
700a67ca: ea80 0002    	eor.w	r0, r0, r2
700a67ce: 4308         	orrs	r0, r1
700a67d0: b918         	cbnz	r0, 0x700a67da <SOC_moduleSetClockFrequencyWithParent+0x12a> @ imm = #0x6
700a67d2: e7ff         	b	0x700a67d4 <SOC_moduleSetClockFrequencyWithParent+0x124> @ imm = #-0x2
700a67d4: 2001         	movs	r0, #0x1
700a67d6: 9003         	str	r0, [sp, #0xc]
700a67d8: e7ff         	b	0x700a67da <SOC_moduleSetClockFrequencyWithParent+0x12a> @ imm = #-0x2
700a67da: e7ff         	b	0x700a67dc <SOC_moduleSetClockFrequencyWithParent+0x12c> @ imm = #-0x2
700a67dc: 980b         	ldr	r0, [sp, #0x2c]
700a67de: b9d0         	cbnz	r0, 0x700a6816 <SOC_moduleSetClockFrequencyWithParent+0x166> @ imm = #0x34
700a67e0: e7ff         	b	0x700a67e2 <SOC_moduleSetClockFrequencyWithParent+0x132> @ imm = #-0x2
700a67e2: 9803         	ldr	r0, [sp, #0xc]
700a67e4: 2801         	cmp	r0, #0x1
700a67e6: d111         	bne	0x700a680c <SOC_moduleSetClockFrequencyWithParent+0x15c> @ imm = #0x22
700a67e8: e7ff         	b	0x700a67ea <SOC_moduleSetClockFrequencyWithParent+0x13a> @ imm = #-0x2
700a67ea: 9811         	ldr	r0, [sp, #0x44]
700a67ec: 9910         	ldr	r1, [sp, #0x40]
700a67ee: 9a0c         	ldr	r2, [sp, #0x30]
700a67f0: 9b0d         	ldr	r3, [sp, #0x34]
700a67f2: 46ee         	mov	lr, sp
700a67f4: f04f 3cff    	mov.w	r12, #0xffffffff
700a67f8: f8ce c004    	str.w	r12, [lr, #0x4]
700a67fc: f44f 7c00    	mov.w	r12, #0x200
700a6800: f8ce c000    	str.w	r12, [lr]
700a6804: f002 fa2c    	bl	0x700a8c60 <Sciclient_pmSetModuleClkFreq> @ imm = #0x2458
700a6808: 900b         	str	r0, [sp, #0x2c]
700a680a: e003         	b	0x700a6814 <SOC_moduleSetClockFrequencyWithParent+0x164> @ imm = #0x6
700a680c: f04f 30ff    	mov.w	r0, #0xffffffff
700a6810: 900b         	str	r0, [sp, #0x2c]
700a6812: e7ff         	b	0x700a6814 <SOC_moduleSetClockFrequencyWithParent+0x164> @ imm = #-0x2
700a6814: e7ff         	b	0x700a6816 <SOC_moduleSetClockFrequencyWithParent+0x166> @ imm = #-0x2
700a6816: 980b         	ldr	r0, [sp, #0x2c]
700a6818: b988         	cbnz	r0, 0x700a683e <SOC_moduleSetClockFrequencyWithParent+0x18e> @ imm = #0x22
700a681a: e7ff         	b	0x700a681c <SOC_moduleSetClockFrequencyWithParent+0x16c> @ imm = #-0x2
700a681c: 9805         	ldr	r0, [sp, #0x14]
700a681e: b968         	cbnz	r0, 0x700a683c <SOC_moduleSetClockFrequencyWithParent+0x18c> @ imm = #0x1a
700a6820: e7ff         	b	0x700a6822 <SOC_moduleSetClockFrequencyWithParent+0x172> @ imm = #-0x2
700a6822: 9811         	ldr	r0, [sp, #0x44]
700a6824: 9910         	ldr	r1, [sp, #0x40]
700a6826: 9a05         	ldr	r2, [sp, #0x14]
700a6828: 46ec         	mov	r12, sp
700a682a: f04f 33ff    	mov.w	r3, #0xffffffff
700a682e: f8cc 3000    	str.w	r3, [r12]
700a6832: 2300         	movs	r3, #0x0
700a6834: f009 fa1c    	bl	0x700afc70 <Sciclient_pmModuleClkRequest> @ imm = #0x9438
700a6838: 900b         	str	r0, [sp, #0x2c]
700a683a: e7ff         	b	0x700a683c <SOC_moduleSetClockFrequencyWithParent+0x18c> @ imm = #-0x2
700a683c: e7ff         	b	0x700a683e <SOC_moduleSetClockFrequencyWithParent+0x18e> @ imm = #-0x2
700a683e: 980b         	ldr	r0, [sp, #0x2c]
700a6840: b168         	cbz	r0, 0x700a685e <SOC_moduleSetClockFrequencyWithParent+0x1ae> @ imm = #0x1a
700a6842: e7ff         	b	0x700a6844 <SOC_moduleSetClockFrequencyWithParent+0x194> @ imm = #-0x2
700a6844: 9806         	ldr	r0, [sp, #0x18]
700a6846: 2801         	cmp	r0, #0x1
700a6848: d108         	bne	0x700a685c <SOC_moduleSetClockFrequencyWithParent+0x1ac> @ imm = #0x10
700a684a: e7ff         	b	0x700a684c <SOC_moduleSetClockFrequencyWithParent+0x19c> @ imm = #-0x2
700a684c: 9811         	ldr	r0, [sp, #0x44]
700a684e: 9910         	ldr	r1, [sp, #0x40]
700a6850: 9a04         	ldr	r2, [sp, #0x10]
700a6852: f04f 33ff    	mov.w	r3, #0xffffffff
700a6856: f008 fc23    	bl	0x700af0a0 <Sciclient_pmSetModuleClkParent> @ imm = #0x8846
700a685a: e7ff         	b	0x700a685c <SOC_moduleSetClockFrequencyWithParent+0x1ac> @ imm = #-0x2
700a685c: e7ff         	b	0x700a685e <SOC_moduleSetClockFrequencyWithParent+0x1ae> @ imm = #-0x2
700a685e: 980b         	ldr	r0, [sp, #0x2c]
700a6860: b012         	add	sp, #0x48
700a6862: bd80         	pop	{r7, pc}
		...

700a6870 <UART_close>:
700a6870: b580         	push	{r7, lr}
700a6872: b08a         	sub	sp, #0x28
700a6874: 9009         	str	r0, [sp, #0x24]
700a6876: 9809         	ldr	r0, [sp, #0x24]
700a6878: 9008         	str	r0, [sp, #0x20]
700a687a: 9808         	ldr	r0, [sp, #0x20]
700a687c: 2800         	cmp	r0, #0x0
700a687e: f000 80ce    	beq.w	0x700a6a1e <UART_close+0x1ae> @ imm = #0x19c
700a6882: e7ff         	b	0x700a6884 <UART_close+0x14> @ imm = #-0x2
700a6884: 9808         	ldr	r0, [sp, #0x20]
700a6886: 6840         	ldr	r0, [r0, #0x4]
700a6888: 2800         	cmp	r0, #0x0
700a688a: f000 80c8    	beq.w	0x700a6a1e <UART_close+0x1ae> @ imm = #0x190
700a688e: e7ff         	b	0x700a6890 <UART_close+0x20> @ imm = #-0x2
700a6890: 9808         	ldr	r0, [sp, #0x20]
700a6892: 6840         	ldr	r0, [r0, #0x4]
700a6894: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a6898: 2800         	cmp	r0, #0x0
700a689a: f000 80c0    	beq.w	0x700a6a1e <UART_close+0x1ae> @ imm = #0x180
700a689e: e7ff         	b	0x700a68a0 <UART_close+0x30> @ imm = #-0x2
700a68a0: 9808         	ldr	r0, [sp, #0x20]
700a68a2: 6840         	ldr	r0, [r0, #0x4]
700a68a4: 9007         	str	r0, [sp, #0x1c]
700a68a6: 9808         	ldr	r0, [sp, #0x20]
700a68a8: 6800         	ldr	r0, [r0]
700a68aa: 9006         	str	r0, [sp, #0x18]
700a68ac: 9907         	ldr	r1, [sp, #0x1c]
700a68ae: f501 7022    	add.w	r0, r1, #0x288
700a68b2: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a68b6: 9807         	ldr	r0, [sp, #0x1c]
700a68b8: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a68bc: 9005         	str	r0, [sp, #0x14]
700a68be: 9807         	ldr	r0, [sp, #0x1c]
700a68c0: 2800         	cmp	r0, #0x0
700a68c2: bf18         	it	ne
700a68c4: 2001         	movne	r0, #0x1
700a68c6: f247 7193    	movw	r1, #0x7793
700a68ca: f2c7 010b    	movt	r1, #0x700b
700a68ce: 466a         	mov	r2, sp
700a68d0: 6011         	str	r1, [r2]
700a68d2: f247 71ee    	movw	r1, #0x77ee
700a68d6: f2c7 010b    	movt	r1, #0x700b
700a68da: 9101         	str	r1, [sp, #0x4]
700a68dc: f647 02e7    	movw	r2, #0x78e7
700a68e0: f2c7 020b    	movt	r2, #0x700b
700a68e4: 9202         	str	r2, [sp, #0x8]
700a68e6: f240 13c5    	movw	r3, #0x1c5
700a68ea: f00a f891    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xa122
700a68ee: 9901         	ldr	r1, [sp, #0x4]
700a68f0: 9a02         	ldr	r2, [sp, #0x8]
700a68f2: 9806         	ldr	r0, [sp, #0x18]
700a68f4: 2800         	cmp	r0, #0x0
700a68f6: bf18         	it	ne
700a68f8: 2001         	movne	r0, #0x1
700a68fa: f247 73dc    	movw	r3, #0x77dc
700a68fe: f2c7 030b    	movt	r3, #0x700b
700a6902: 46ec         	mov	r12, sp
700a6904: f8cc 3000    	str.w	r3, [r12]
700a6908: f44f 73e3    	mov.w	r3, #0x1c6
700a690c: f00a f880    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xa100
700a6910: 9901         	ldr	r1, [sp, #0x4]
700a6912: 9a02         	ldr	r2, [sp, #0x8]
700a6914: f647 63a8    	movw	r3, #0x7ea8
700a6918: f2c7 030b    	movt	r3, #0x700b
700a691c: f853 0b04    	ldr	r0, [r3], #4
700a6920: 9303         	str	r3, [sp, #0xc]
700a6922: 2800         	cmp	r0, #0x0
700a6924: bf18         	it	ne
700a6926: 2001         	movne	r0, #0x1
700a6928: f247 5391    	movw	r3, #0x7591
700a692c: f2c7 030b    	movt	r3, #0x700b
700a6930: 46ec         	mov	r12, sp
700a6932: f8cc 3000    	str.w	r3, [r12]
700a6936: f44f 73e4    	mov.w	r3, #0x1c8
700a693a: f00a f869    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xa0d2
700a693e: 9803         	ldr	r0, [sp, #0xc]
700a6940: f04f 31ff    	mov.w	r1, #0xffffffff
700a6944: f00b fd14    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0xba28
700a6948: 9809         	ldr	r0, [sp, #0x24]
700a694a: f006 ff91    	bl	0x700ad870 <UART_flushTxFifo> @ imm = #0x6f22
700a694e: 9806         	ldr	r0, [sp, #0x18]
700a6950: 6800         	ldr	r0, [r0]
700a6952: 2107         	movs	r1, #0x7
700a6954: 9104         	str	r1, [sp, #0x10]
700a6956: f006 f803    	bl	0x700ac960 <UART_intrDisable> @ imm = #0x6006
700a695a: 9806         	ldr	r0, [sp, #0x18]
700a695c: 6800         	ldr	r0, [r0]
700a695e: 2102         	movs	r1, #0x2
700a6960: f00d fe06    	bl	0x700b4570 <UART_intr2Disable> @ imm = #0xdc0c
700a6964: 9904         	ldr	r1, [sp, #0x10]
700a6966: 9806         	ldr	r0, [sp, #0x18]
700a6968: 6800         	ldr	r0, [r0]
700a696a: f00d fe49    	bl	0x700b4600 <UART_operatingModeSelect> @ imm = #0xdc92
700a696e: 9807         	ldr	r0, [sp, #0x1c]
700a6970: 6b00         	ldr	r0, [r0, #0x30]
700a6972: 2803         	cmp	r0, #0x3
700a6974: d104         	bne	0x700a6980 <UART_close+0x110> @ imm = #0x8
700a6976: e7ff         	b	0x700a6978 <UART_close+0x108> @ imm = #-0x2
700a6978: 9805         	ldr	r0, [sp, #0x14]
700a697a: f00b f891    	bl	0x700b1aa0 <UART_lld_deInitDma> @ imm = #0xb122
700a697e: e003         	b	0x700a6988 <UART_close+0x118> @ imm = #0x6
700a6980: 9805         	ldr	r0, [sp, #0x14]
700a6982: f00b fd25    	bl	0x700b23d0 <UART_lld_deInit> @ imm = #0xba4a
700a6986: e7ff         	b	0x700a6988 <UART_close+0x118> @ imm = #-0x2
700a6988: 9807         	ldr	r0, [sp, #0x1c]
700a698a: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a698e: b148         	cbz	r0, 0x700a69a4 <UART_close+0x134> @ imm = #0x12
700a6990: e7ff         	b	0x700a6992 <UART_close+0x122> @ imm = #-0x2
700a6992: 9807         	ldr	r0, [sp, #0x1c]
700a6994: 308c         	adds	r0, #0x8c
700a6996: f00d fa7b    	bl	0x700b3e90 <SemaphoreP_destruct> @ imm = #0xd4f6
700a699a: 9907         	ldr	r1, [sp, #0x1c]
700a699c: 2000         	movs	r0, #0x0
700a699e: f8c1 0088    	str.w	r0, [r1, #0x88]
700a69a2: e7ff         	b	0x700a69a4 <UART_close+0x134> @ imm = #-0x2
700a69a4: 9807         	ldr	r0, [sp, #0x1c]
700a69a6: f8d0 0124    	ldr.w	r0, [r0, #0x124]
700a69aa: b160         	cbz	r0, 0x700a69c6 <UART_close+0x156> @ imm = #0x18
700a69ac: e7ff         	b	0x700a69ae <UART_close+0x13e> @ imm = #-0x2
700a69ae: 9807         	ldr	r0, [sp, #0x1c]
700a69b0: f500 7094    	add.w	r0, r0, #0x128
700a69b4: f00d fa6c    	bl	0x700b3e90 <SemaphoreP_destruct> @ imm = #0xd4d8
700a69b8: 9907         	ldr	r1, [sp, #0x1c]
700a69ba: 2000         	movs	r0, #0x0
700a69bc: f8c1 0124    	str.w	r0, [r1, #0x124]
700a69c0: 9905         	ldr	r1, [sp, #0x14]
700a69c2: 6588         	str	r0, [r1, #0x58]
700a69c4: e7ff         	b	0x700a69c6 <UART_close+0x156> @ imm = #-0x2
700a69c6: 9807         	ldr	r0, [sp, #0x1c]
700a69c8: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700a69cc: b160         	cbz	r0, 0x700a69e8 <UART_close+0x178> @ imm = #0x18
700a69ce: e7ff         	b	0x700a69d0 <UART_close+0x160> @ imm = #-0x2
700a69d0: 9807         	ldr	r0, [sp, #0x1c]
700a69d2: f500 70e2    	add.w	r0, r0, #0x1c4
700a69d6: f00d fa5b    	bl	0x700b3e90 <SemaphoreP_destruct> @ imm = #0xd4b6
700a69da: 9907         	ldr	r1, [sp, #0x1c]
700a69dc: 2000         	movs	r0, #0x0
700a69de: f8c1 01c0    	str.w	r0, [r1, #0x1c0]
700a69e2: 9905         	ldr	r1, [sp, #0x14]
700a69e4: 65c8         	str	r0, [r1, #0x5c]
700a69e6: e7ff         	b	0x700a69e8 <UART_close+0x178> @ imm = #-0x2
700a69e8: 9807         	ldr	r0, [sp, #0x1c]
700a69ea: f8d0 025c    	ldr.w	r0, [r0, #0x25c]
700a69ee: b150         	cbz	r0, 0x700a6a06 <UART_close+0x196> @ imm = #0x14
700a69f0: e7ff         	b	0x700a69f2 <UART_close+0x182> @ imm = #-0x2
700a69f2: 9807         	ldr	r0, [sp, #0x1c]
700a69f4: f500 7018    	add.w	r0, r0, #0x260
700a69f8: f00e fec2    	bl	0x700b5780 <HwiP_destruct> @ imm = #0xed84
700a69fc: 9907         	ldr	r1, [sp, #0x1c]
700a69fe: 2000         	movs	r0, #0x0
700a6a00: f8c1 025c    	str.w	r0, [r1, #0x25c]
700a6a04: e7ff         	b	0x700a6a06 <UART_close+0x196> @ imm = #-0x2
700a6a06: 9907         	ldr	r1, [sp, #0x1c]
700a6a08: 2000         	movs	r0, #0x0
700a6a0a: f8c1 0084    	str.w	r0, [r1, #0x84]
700a6a0e: f647 60a8    	movw	r0, #0x7ea8
700a6a12: f2c7 000b    	movt	r0, #0x700b
700a6a16: 3004         	adds	r0, #0x4
700a6a18: f00c fd3a    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0xca74
700a6a1c: e7ff         	b	0x700a6a1e <UART_close+0x1ae> @ imm = #-0x2
700a6a1e: b00a         	add	sp, #0x28
700a6a20: bd80         	pop	{r7, pc}
		...
700a6a2e: 0000         	movs	r0, r0

700a6a30 <UART_write>:
700a6a30: b580         	push	{r7, lr}
700a6a32: b08e         	sub	sp, #0x38
700a6a34: 900d         	str	r0, [sp, #0x34]
700a6a36: 910c         	str	r1, [sp, #0x30]
700a6a38: 2000         	movs	r0, #0x0
700a6a3a: 900b         	str	r0, [sp, #0x2c]
700a6a3c: 900a         	str	r0, [sp, #0x28]
700a6a3e: 980d         	ldr	r0, [sp, #0x34]
700a6a40: b118         	cbz	r0, 0x700a6a4a <UART_write+0x1a> @ imm = #0x6
700a6a42: e7ff         	b	0x700a6a44 <UART_write+0x14> @ imm = #-0x2
700a6a44: 980c         	ldr	r0, [sp, #0x30]
700a6a46: b920         	cbnz	r0, 0x700a6a52 <UART_write+0x22> @ imm = #0x8
700a6a48: e7ff         	b	0x700a6a4a <UART_write+0x1a> @ imm = #-0x2
700a6a4a: f04f 30ff    	mov.w	r0, #0xffffffff
700a6a4e: 900b         	str	r0, [sp, #0x2c]
700a6a50: e7ff         	b	0x700a6a52 <UART_write+0x22> @ imm = #-0x2
700a6a52: 980b         	ldr	r0, [sp, #0x2c]
700a6a54: 2800         	cmp	r0, #0x0
700a6a56: d141         	bne	0x700a6adc <UART_write+0xac> @ imm = #0x82
700a6a58: e7ff         	b	0x700a6a5a <UART_write+0x2a> @ imm = #-0x2
700a6a5a: 980d         	ldr	r0, [sp, #0x34]
700a6a5c: 9009         	str	r0, [sp, #0x24]
700a6a5e: 9809         	ldr	r0, [sp, #0x24]
700a6a60: 6840         	ldr	r0, [r0, #0x4]
700a6a62: 9008         	str	r0, [sp, #0x20]
700a6a64: 9809         	ldr	r0, [sp, #0x24]
700a6a66: 6800         	ldr	r0, [r0]
700a6a68: 9007         	str	r0, [sp, #0x1c]
700a6a6a: 9809         	ldr	r0, [sp, #0x24]
700a6a6c: 6840         	ldr	r0, [r0, #0x4]
700a6a6e: 3004         	adds	r0, #0x4
700a6a70: 9006         	str	r0, [sp, #0x18]
700a6a72: 9808         	ldr	r0, [sp, #0x20]
700a6a74: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a6a78: 9004         	str	r0, [sp, #0x10]
700a6a7a: 980c         	ldr	r0, [sp, #0x30]
700a6a7c: 9908         	ldr	r1, [sp, #0x20]
700a6a7e: f8c1 0080    	str.w	r0, [r1, #0x80]
700a6a82: 9808         	ldr	r0, [sp, #0x20]
700a6a84: 2800         	cmp	r0, #0x0
700a6a86: bf18         	it	ne
700a6a88: 2001         	movne	r0, #0x1
700a6a8a: f247 7193    	movw	r1, #0x7793
700a6a8e: f2c7 010b    	movt	r1, #0x700b
700a6a92: 466a         	mov	r2, sp
700a6a94: 6011         	str	r1, [r2]
700a6a96: f247 71ee    	movw	r1, #0x77ee
700a6a9a: f2c7 010b    	movt	r1, #0x700b
700a6a9e: 9101         	str	r1, [sp, #0x4]
700a6aa0: f647 02dc    	movw	r2, #0x78dc
700a6aa4: f2c7 020b    	movt	r2, #0x700b
700a6aa8: 9202         	str	r2, [sp, #0x8]
700a6aaa: f44f 7305    	mov.w	r3, #0x214
700a6aae: f009 ffaf    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x9f5e
700a6ab2: 9901         	ldr	r1, [sp, #0x4]
700a6ab4: 9a02         	ldr	r2, [sp, #0x8]
700a6ab6: 9807         	ldr	r0, [sp, #0x1c]
700a6ab8: 2800         	cmp	r0, #0x0
700a6aba: bf18         	it	ne
700a6abc: 2001         	movne	r0, #0x1
700a6abe: f247 73dc    	movw	r3, #0x77dc
700a6ac2: f2c7 030b    	movt	r3, #0x700b
700a6ac6: 46ec         	mov	r12, sp
700a6ac8: f8cc 3000    	str.w	r3, [r12]
700a6acc: f240 2315    	movw	r3, #0x215
700a6ad0: f009 ff9e    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x9f3c
700a6ad4: 980c         	ldr	r0, [sp, #0x30]
700a6ad6: 6900         	ldr	r0, [r0, #0x10]
700a6ad8: 9003         	str	r0, [sp, #0xc]
700a6ada: e7ff         	b	0x700a6adc <UART_write+0xac> @ imm = #-0x2
700a6adc: 980b         	ldr	r0, [sp, #0x2c]
700a6ade: b950         	cbnz	r0, 0x700a6af6 <UART_write+0xc6> @ imm = #0x14
700a6ae0: e7ff         	b	0x700a6ae2 <UART_write+0xb2> @ imm = #-0x2
700a6ae2: 9806         	ldr	r0, [sp, #0x18]
700a6ae4: 6b80         	ldr	r0, [r0, #0x38]
700a6ae6: 2801         	cmp	r0, #0x1
700a6ae8: d104         	bne	0x700a6af4 <UART_write+0xc4> @ imm = #0x8
700a6aea: e7ff         	b	0x700a6aec <UART_write+0xbc> @ imm = #-0x2
700a6aec: f04f 30ff    	mov.w	r0, #0xffffffff
700a6af0: 900b         	str	r0, [sp, #0x2c]
700a6af2: e7ff         	b	0x700a6af4 <UART_write+0xc4> @ imm = #-0x2
700a6af4: e7ff         	b	0x700a6af6 <UART_write+0xc6> @ imm = #-0x2
700a6af6: 980b         	ldr	r0, [sp, #0x2c]
700a6af8: 2800         	cmp	r0, #0x0
700a6afa: d16b         	bne	0x700a6bd4 <UART_write+0x1a4> @ imm = #0xd6
700a6afc: e7ff         	b	0x700a6afe <UART_write+0xce> @ imm = #-0x2
700a6afe: f00f e93a    	blx	0x700b5d74 <HwiP_disable> @ imm = #0xf274
700a6b02: 9005         	str	r0, [sp, #0x14]
700a6b04: 9805         	ldr	r0, [sp, #0x14]
700a6b06: f00f e956    	blx	0x700b5db4 <HwiP_restore> @ imm = #0xf2ac
700a6b0a: 9904         	ldr	r1, [sp, #0x10]
700a6b0c: 2001         	movs	r0, #0x1
700a6b0e: 6548         	str	r0, [r1, #0x54]
700a6b10: 9806         	ldr	r0, [sp, #0x18]
700a6b12: 6ac0         	ldr	r0, [r0, #0x2c]
700a6b14: 2801         	cmp	r0, #0x1
700a6b16: d005         	beq	0x700a6b24 <UART_write+0xf4> @ imm = #0xa
700a6b18: e7ff         	b	0x700a6b1a <UART_write+0xea> @ imm = #-0x2
700a6b1a: 9806         	ldr	r0, [sp, #0x18]
700a6b1c: 6ac0         	ldr	r0, [r0, #0x2c]
700a6b1e: 2803         	cmp	r0, #0x3
700a6b20: d149         	bne	0x700a6bb6 <UART_write+0x186> @ imm = #0x92
700a6b22: e7ff         	b	0x700a6b24 <UART_write+0xf4> @ imm = #-0x2
700a6b24: 9806         	ldr	r0, [sp, #0x18]
700a6b26: 6ac0         	ldr	r0, [r0, #0x2c]
700a6b28: 2801         	cmp	r0, #0x1
700a6b2a: d109         	bne	0x700a6b40 <UART_write+0x110> @ imm = #0x12
700a6b2c: e7ff         	b	0x700a6b2e <UART_write+0xfe> @ imm = #-0x2
700a6b2e: 9804         	ldr	r0, [sp, #0x10]
700a6b30: 9a0c         	ldr	r2, [sp, #0x30]
700a6b32: 6811         	ldr	r1, [r2]
700a6b34: 6852         	ldr	r2, [r2, #0x4]
700a6b36: ab03         	add	r3, sp, #0xc
700a6b38: f006 fd62    	bl	0x700ad600 <UART_lld_writeIntr> @ imm = #0x6ac4
700a6b3c: 900b         	str	r0, [sp, #0x2c]
700a6b3e: e008         	b	0x700a6b52 <UART_write+0x122> @ imm = #0x10
700a6b40: 9804         	ldr	r0, [sp, #0x10]
700a6b42: 9a0c         	ldr	r2, [sp, #0x30]
700a6b44: 6811         	ldr	r1, [r2]
700a6b46: 6852         	ldr	r2, [r2, #0x4]
700a6b48: ab03         	add	r3, sp, #0xc
700a6b4a: f006 fbb9    	bl	0x700ad2c0 <UART_lld_writeDma> @ imm = #0x6772
700a6b4e: 900b         	str	r0, [sp, #0x2c]
700a6b50: e7ff         	b	0x700a6b52 <UART_write+0x122> @ imm = #-0x2
700a6b52: 980b         	ldr	r0, [sp, #0x2c]
700a6b54: bb70         	cbnz	r0, 0x700a6bb4 <UART_write+0x184> @ imm = #0x5c
700a6b56: e7ff         	b	0x700a6b58 <UART_write+0x128> @ imm = #-0x2
700a6b58: 9808         	ldr	r0, [sp, #0x20]
700a6b5a: 69c0         	ldr	r0, [r0, #0x1c]
700a6b5c: bb30         	cbnz	r0, 0x700a6bac <UART_write+0x17c> @ imm = #0x4c
700a6b5e: e7ff         	b	0x700a6b60 <UART_write+0x130> @ imm = #-0x2
700a6b60: 9808         	ldr	r0, [sp, #0x20]
700a6b62: f500 70e2    	add.w	r0, r0, #0x1c4
700a6b66: 990c         	ldr	r1, [sp, #0x30]
700a6b68: 6889         	ldr	r1, [r1, #0x8]
700a6b6a: f00b fc01    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0xb802
700a6b6e: 900a         	str	r0, [sp, #0x28]
700a6b70: 980a         	ldr	r0, [sp, #0x28]
700a6b72: b960         	cbnz	r0, 0x700a6b8e <UART_write+0x15e> @ imm = #0x18
700a6b74: e7ff         	b	0x700a6b76 <UART_write+0x146> @ imm = #-0x2
700a6b76: 980c         	ldr	r0, [sp, #0x30]
700a6b78: 68c0         	ldr	r0, [r0, #0xc]
700a6b7a: b918         	cbnz	r0, 0x700a6b84 <UART_write+0x154> @ imm = #0x6
700a6b7c: e7ff         	b	0x700a6b7e <UART_write+0x14e> @ imm = #-0x2
700a6b7e: 2000         	movs	r0, #0x0
700a6b80: 900b         	str	r0, [sp, #0x2c]
700a6b82: e003         	b	0x700a6b8c <UART_write+0x15c> @ imm = #0x6
700a6b84: f04f 30ff    	mov.w	r0, #0xffffffff
700a6b88: 900b         	str	r0, [sp, #0x2c]
700a6b8a: e7ff         	b	0x700a6b8c <UART_write+0x15c> @ imm = #-0x2
700a6b8c: e00d         	b	0x700a6baa <UART_write+0x17a> @ imm = #0x1a
700a6b8e: 990c         	ldr	r1, [sp, #0x30]
700a6b90: f06f 0001    	mvn	r0, #0x1
700a6b94: 60c8         	str	r0, [r1, #0xc]
700a6b96: 9804         	ldr	r0, [sp, #0x10]
700a6b98: f009 f9d2    	bl	0x700aff40 <UART_writeCancelNoCB> @ imm = #0x93a4
700a6b9c: 9904         	ldr	r1, [sp, #0x10]
700a6b9e: 2000         	movs	r0, #0x0
700a6ba0: 63c8         	str	r0, [r1, #0x3c]
700a6ba2: f04f 30ff    	mov.w	r0, #0xffffffff
700a6ba6: 900b         	str	r0, [sp, #0x2c]
700a6ba8: e7ff         	b	0x700a6baa <UART_write+0x17a> @ imm = #-0x2
700a6baa: e002         	b	0x700a6bb2 <UART_write+0x182> @ imm = #0x4
700a6bac: 2000         	movs	r0, #0x0
700a6bae: 900b         	str	r0, [sp, #0x2c]
700a6bb0: e7ff         	b	0x700a6bb2 <UART_write+0x182> @ imm = #-0x2
700a6bb2: e7ff         	b	0x700a6bb4 <UART_write+0x184> @ imm = #-0x2
700a6bb4: e00d         	b	0x700a6bd2 <UART_write+0x1a2> @ imm = #0x1a
700a6bb6: 9804         	ldr	r0, [sp, #0x10]
700a6bb8: 9b0c         	ldr	r3, [sp, #0x30]
700a6bba: 6819         	ldr	r1, [r3]
700a6bbc: 685a         	ldr	r2, [r3, #0x4]
700a6bbe: 689b         	ldr	r3, [r3, #0x8]
700a6bc0: 46ee         	mov	lr, sp
700a6bc2: f10d 0c0c    	add.w	r12, sp, #0xc
700a6bc6: f8ce c000    	str.w	r12, [lr]
700a6bca: f006 f8f9    	bl	0x700acdc0 <UART_lld_write> @ imm = #0x61f2
700a6bce: 900b         	str	r0, [sp, #0x2c]
700a6bd0: e7ff         	b	0x700a6bd2 <UART_write+0x1a2> @ imm = #-0x2
700a6bd2: e7ff         	b	0x700a6bd4 <UART_write+0x1a4> @ imm = #-0x2
700a6bd4: 980b         	ldr	r0, [sp, #0x2c]
700a6bd6: b00e         	add	sp, #0x38
700a6bd8: bd80         	pop	{r7, pc}
700a6bda: 0000         	movs	r0, r0
700a6bdc: 0000         	movs	r0, r0
700a6bde: 0000         	movs	r0, r0

700a6be0 <tm_thread_locking_reporting_thread>:
; {
700a6be0: b086         	sub	sp, #0x18
700a6be2: f24a 1688    	movw	r6, #0xa188
700a6be6: f247 253e    	movw	r5, #0x723e
700a6bea: f2c7 0608    	movt	r6, #0x7008
700a6bee: f248 176c    	movw	r7, #0x816c
700a6bf2: f2c7 050b    	movt	r5, #0x700b
700a6bf6: f2c7 070b    	movt	r7, #0x700b
700a6bfa: f04f 0800    	mov.w	r8, #0x0
700a6bfe: 241e         	movs	r4, #0x1e
700a6c00: f106 0010    	add.w	r0, r6, #0x10
700a6c04: f106 0970    	add.w	r9, r6, #0x70
700a6c08: f106 0a80    	add.w	r10, r6, #0x80
700a6c0c: f106 0b90    	add.w	r11, r6, #0x90
700a6c10: 9005         	str	r0, [sp, #0x14]
700a6c12: f106 0020    	add.w	r0, r6, #0x20
700a6c16: 9004         	str	r0, [sp, #0x10]
700a6c18: f106 0030    	add.w	r0, r6, #0x30
700a6c1c: 9003         	str	r0, [sp, #0xc]
700a6c1e: f106 0040    	add.w	r0, r6, #0x40
700a6c22: 9002         	str	r0, [sp, #0x8]
700a6c24: f106 0050    	add.w	r0, r6, #0x50
700a6c28: 9001         	str	r0, [sp, #0x4]
700a6c2a: f106 0060    	add.w	r0, r6, #0x60
700a6c2e: 9000         	str	r0, [sp]
700a6c30: e009         	b	0x700a6c46 <tm_thread_locking_reporting_thread+0x66> @ imm = #0x12
700a6c32: bf00         	nop
700a6c34: bf00         	nop
700a6c36: bf00         	nop
700a6c38: bf00         	nop
700a6c3a: bf00         	nop
700a6c3c: bf00         	nop
700a6c3e: bf00         	nop
;       last_counter = thread_locking_counter;
700a6c40: f8d7 8000    	ldr.w	r8, [r7]
;    while (1)
700a6c44: 341e         	adds	r4, #0x1e
;       tm_thread_sleep(TM_TEST_DURATION);
700a6c46: 201e         	movs	r0, #0x1e
700a6c48: f00e fb5a    	bl	0x700b5300 <tm_thread_sleep> @ imm = #0xe6b4
;       printf("**** Thread Locking Benchmark **** Relative Time: %lu\r\n", relative_time);
700a6c4c: 4629         	mov	r1, r5
700a6c4e: 4622         	mov	r2, r4
700a6c50: 2001         	movs	r0, #0x1
700a6c52: f008 ff75    	bl	0x700afb40 <_DebugP_logZone> @ imm = #0x8eea
;       if (thread_locking_counter == last_counter)
700a6c56: 6838         	ldr	r0, [r7]
700a6c58: 4540         	cmp	r0, r8
700a6c5a: d111         	bne	0x700a6c80 <tm_thread_locking_reporting_thread+0xa0> @ imm = #0x22
;          printf("ERROR: No progress in thread locking counter!\r\n");
700a6c5c: f247 314c    	movw	r1, #0x734c
700a6c60: 2001         	movs	r0, #0x1
700a6c62: f2c7 010b    	movt	r1, #0x700b
700a6c66: f008 ff6b    	bl	0x700afb40 <_DebugP_logZone> @ imm = #0x8ed6
;       if (last_counter == 0)
700a6c6a: f1b8 0f00    	cmp.w	r8, #0x0
700a6c6e: d1e7         	bne	0x700a6c40 <tm_thread_locking_reporting_thread+0x60> @ imm = #-0x32
700a6c70: e013         	b	0x700a6c9a <tm_thread_locking_reporting_thread+0xba> @ imm = #0x26
700a6c72: bf00         	nop
700a6c74: bf00         	nop
700a6c76: bf00         	nop
700a6c78: bf00         	nop
700a6c7a: bf00         	nop
700a6c7c: bf00         	nop
700a6c7e: bf00         	nop
;          printf("Locking Operations in Period: %lu\r\n", thread_locking_counter - last_counter);
700a6c80: 6838         	ldr	r0, [r7]
700a6c82: f247 4122    	movw	r1, #0x7422
700a6c86: f2c7 010b    	movt	r1, #0x700b
700a6c8a: eba0 0208    	sub.w	r2, r0, r8
700a6c8e: 2001         	movs	r0, #0x1
700a6c90: f008 ff56    	bl	0x700afb40 <_DebugP_logZone> @ imm = #0x8eac
;       if (last_counter == 0)
700a6c94: f1b8 0f00    	cmp.w	r8, #0x0
700a6c98: d1d2         	bne	0x700a6c40 <tm_thread_locking_reporting_thread+0x60> @ imm = #-0x5c
;             tm_pmu_profile_print(pmu_lock_numbers[i]);
700a6c9a: 4630         	mov	r0, r6
700a6c9c: f00e fb80    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe700
700a6ca0: 9805         	ldr	r0, [sp, #0x14]
700a6ca2: f00e fb7d    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6fa
700a6ca6: 9804         	ldr	r0, [sp, #0x10]
700a6ca8: f00e fb7a    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6f4
700a6cac: 9803         	ldr	r0, [sp, #0xc]
700a6cae: f00e fb77    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6ee
700a6cb2: 9802         	ldr	r0, [sp, #0x8]
700a6cb4: f00e fb74    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6e8
700a6cb8: 9801         	ldr	r0, [sp, #0x4]
700a6cba: f00e fb71    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6e2
700a6cbe: 9800         	ldr	r0, [sp]
700a6cc0: f00e fb6e    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6dc
700a6cc4: 4648         	mov	r0, r9
700a6cc6: f00e fb6b    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6d6
700a6cca: 4650         	mov	r0, r10
700a6ccc: f00e fb68    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6d0
700a6cd0: 4658         	mov	r0, r11
700a6cd2: f00e fb65    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6ca
700a6cd6: f106 00a0    	add.w	r0, r6, #0xa0
700a6cda: f00e fb61    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6c2
700a6cde: f106 00b0    	add.w	r0, r6, #0xb0
700a6ce2: f00e fb5d    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6ba
700a6ce6: f106 00c0    	add.w	r0, r6, #0xc0
700a6cea: f00e fb59    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6b2
700a6cee: f106 00d0    	add.w	r0, r6, #0xd0
700a6cf2: f00e fb55    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6aa
700a6cf6: f106 00e0    	add.w	r0, r6, #0xe0
700a6cfa: f00e fb51    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe6a2
700a6cfe: f106 00f0    	add.w	r0, r6, #0xf0
700a6d02: f00e fb4d    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe69a
700a6d06: f506 7080    	add.w	r0, r6, #0x100
700a6d0a: f00e fb49    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe692
700a6d0e: f506 7088    	add.w	r0, r6, #0x110
700a6d12: f00e fb45    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe68a
700a6d16: f506 7090    	add.w	r0, r6, #0x120
700a6d1a: f00e fb41    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe682
700a6d1e: f506 7098    	add.w	r0, r6, #0x130
700a6d22: f00e fb3d    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe67a
700a6d26: f506 70a0    	add.w	r0, r6, #0x140
700a6d2a: f00e fb39    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe672
700a6d2e: f506 70a8    	add.w	r0, r6, #0x150
700a6d32: f00e fb35    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe66a
700a6d36: f506 70b0    	add.w	r0, r6, #0x160
700a6d3a: f00e fb31    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe662
700a6d3e: f506 70b8    	add.w	r0, r6, #0x170
700a6d42: f00e fb2d    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe65a
700a6d46: f506 70c0    	add.w	r0, r6, #0x180
700a6d4a: f00e fb29    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe652
700a6d4e: f506 70c8    	add.w	r0, r6, #0x190
700a6d52: f00e fb25    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe64a
700a6d56: f506 70d0    	add.w	r0, r6, #0x1a0
700a6d5a: f00e fb21    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe642
700a6d5e: f506 70d8    	add.w	r0, r6, #0x1b0
700a6d62: f00e fb1d    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe63a
700a6d66: f506 70e0    	add.w	r0, r6, #0x1c0
700a6d6a: f00e fb19    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe632
700a6d6e: f506 70e8    	add.w	r0, r6, #0x1d0
700a6d72: f00e fb15    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe62a
700a6d76: f506 70f0    	add.w	r0, r6, #0x1e0
700a6d7a: f00e fb11    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe622
700a6d7e: f506 70f8    	add.w	r0, r6, #0x1f0
700a6d82: f00e fb0d    	bl	0x700b53a0 <tm_pmu_profile_print> @ imm = #0xe61a
700a6d86: e75b         	b	0x700a6c40 <tm_thread_locking_reporting_thread+0x60> @ imm = #-0x14a
		...

700a6d90 <Sciclient_rmClearInterruptRoute>:
700a6d90: b580         	push	{r7, lr}
700a6d92: b08e         	sub	sp, #0x38
700a6d94: 900d         	str	r0, [sp, #0x34]
700a6d96: 910c         	str	r1, [sp, #0x30]
700a6d98: 920b         	str	r2, [sp, #0x2c]
700a6d9a: 2000         	movs	r0, #0x0
700a6d9c: 9001         	str	r0, [sp, #0x4]
700a6d9e: 900a         	str	r0, [sp, #0x28]
700a6da0: f241 0101    	movw	r1, #0x1001
700a6da4: f8ad 1026    	strh.w	r1, [sp, #0x26]
700a6da8: 9008         	str	r0, [sp, #0x20]
700a6daa: 9007         	str	r0, [sp, #0x1c]
700a6dac: 9006         	str	r0, [sp, #0x18]
700a6dae: 9005         	str	r0, [sp, #0x14]
700a6db0: 9004         	str	r0, [sp, #0x10]
700a6db2: 9003         	str	r0, [sp, #0xc]
700a6db4: 9002         	str	r0, [sp, #0x8]
700a6db6: 980d         	ldr	r0, [sp, #0x34]
700a6db8: b118         	cbz	r0, 0x700a6dc2 <Sciclient_rmClearInterruptRoute+0x32> @ imm = #0x6
700a6dba: e7ff         	b	0x700a6dbc <Sciclient_rmClearInterruptRoute+0x2c> @ imm = #-0x2
700a6dbc: 980c         	ldr	r0, [sp, #0x30]
700a6dbe: b920         	cbnz	r0, 0x700a6dca <Sciclient_rmClearInterruptRoute+0x3a> @ imm = #0x8
700a6dc0: e7ff         	b	0x700a6dc2 <Sciclient_rmClearInterruptRoute+0x32> @ imm = #-0x2
700a6dc2: f06f 0001    	mvn	r0, #0x1
700a6dc6: 900a         	str	r0, [sp, #0x28]
700a6dc8: e7ff         	b	0x700a6dca <Sciclient_rmClearInterruptRoute+0x3a> @ imm = #-0x2
700a6dca: 980a         	ldr	r0, [sp, #0x28]
700a6dcc: b968         	cbnz	r0, 0x700a6dea <Sciclient_rmClearInterruptRoute+0x5a> @ imm = #0x1a
700a6dce: e7ff         	b	0x700a6dd0 <Sciclient_rmClearInterruptRoute+0x40> @ imm = #-0x2
700a6dd0: 980d         	ldr	r0, [sp, #0x34]
700a6dd2: 6880         	ldr	r0, [r0, #0x8]
700a6dd4: f04f 4100    	mov.w	r1, #0x80000000
700a6dd8: f00d fb82    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0xd704
700a6ddc: b128         	cbz	r0, 0x700a6dea <Sciclient_rmClearInterruptRoute+0x5a> @ imm = #0xa
700a6dde: e7ff         	b	0x700a6de0 <Sciclient_rmClearInterruptRoute+0x50> @ imm = #-0x2
700a6de0: 980d         	ldr	r0, [sp, #0x34]
700a6de2: 7ec0         	ldrb	r0, [r0, #0x1b]
700a6de4: f88d 0025    	strb.w	r0, [sp, #0x25]
700a6de8: e00f         	b	0x700a6e0a <Sciclient_rmClearInterruptRoute+0x7a> @ imm = #0x1e
700a6dea: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a6dee: f006 f8c7    	bl	0x700acf80 <Sciclient_getCurrentContext> @ imm = #0x618e
700a6df2: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a6df6: f646 3040    	movw	r0, #0x6b40
700a6dfa: f2c7 000b    	movt	r0, #0x700b
700a6dfe: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a6e02: 6840         	ldr	r0, [r0, #0x4]
700a6e04: f88d 0025    	strb.w	r0, [sp, #0x25]
700a6e08: e7ff         	b	0x700a6e0a <Sciclient_rmClearInterruptRoute+0x7a> @ imm = #-0x2
700a6e0a: 980a         	ldr	r0, [sp, #0x28]
700a6e0c: b960         	cbnz	r0, 0x700a6e28 <Sciclient_rmClearInterruptRoute+0x98> @ imm = #0x18
700a6e0e: e7ff         	b	0x700a6e10 <Sciclient_rmClearInterruptRoute+0x80> @ imm = #-0x2
700a6e10: 980d         	ldr	r0, [sp, #0x34]
700a6e12: 6880         	ldr	r0, [r0, #0x8]
700a6e14: 2104         	movs	r1, #0x4
700a6e16: f00d fb63    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0xd6c6
700a6e1a: b128         	cbz	r0, 0x700a6e28 <Sciclient_rmClearInterruptRoute+0x98> @ imm = #0xa
700a6e1c: e7ff         	b	0x700a6e1e <Sciclient_rmClearInterruptRoute+0x8e> @ imm = #-0x2
700a6e1e: 980d         	ldr	r0, [sp, #0x34]
700a6e20: 8a80         	ldrh	r0, [r0, #0x14]
700a6e22: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a6e26: e003         	b	0x700a6e30 <Sciclient_rmClearInterruptRoute+0xa0> @ imm = #0x6
700a6e28: 20ff         	movs	r0, #0xff
700a6e2a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a6e2e: e7ff         	b	0x700a6e30 <Sciclient_rmClearInterruptRoute+0xa0> @ imm = #-0x2
700a6e30: 980a         	ldr	r0, [sp, #0x28]
700a6e32: 2800         	cmp	r0, #0x0
700a6e34: d175         	bne	0x700a6f22 <Sciclient_rmClearInterruptRoute+0x192> @ imm = #0xea
700a6e36: e7ff         	b	0x700a6e38 <Sciclient_rmClearInterruptRoute+0xa8> @ imm = #-0x2
700a6e38: 980d         	ldr	r0, [sp, #0x34]
700a6e3a: 6880         	ldr	r0, [r0, #0x8]
700a6e3c: 9002         	str	r0, [sp, #0x8]
700a6e3e: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a6e42: f88d 000c    	strb.w	r0, [sp, #0xc]
700a6e46: 980d         	ldr	r0, [sp, #0x34]
700a6e48: 8980         	ldrh	r0, [r0, #0xc]
700a6e4a: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a6e4e: 980d         	ldr	r0, [sp, #0x34]
700a6e50: 89c0         	ldrh	r0, [r0, #0xe]
700a6e52: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a6e56: 980d         	ldr	r0, [sp, #0x34]
700a6e58: 8a00         	ldrh	r0, [r0, #0x10]
700a6e5a: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a6e5e: 980d         	ldr	r0, [sp, #0x34]
700a6e60: 8a40         	ldrh	r0, [r0, #0x12]
700a6e62: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a6e66: 980d         	ldr	r0, [sp, #0x34]
700a6e68: 8b00         	ldrh	r0, [r0, #0x18]
700a6e6a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a6e6e: 980d         	ldr	r0, [sp, #0x34]
700a6e70: 8ac0         	ldrh	r0, [r0, #0x16]
700a6e72: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a6e76: 980d         	ldr	r0, [sp, #0x34]
700a6e78: 7e80         	ldrb	r0, [r0, #0x1a]
700a6e7a: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a6e7e: 9802         	ldr	r0, [sp, #0x8]
700a6e80: f00a fbe6    	bl	0x700b1650 <Sciclient_rmIrqCfgIsDirectNonEvent> @ imm = #0xa7cc
700a6e84: b310         	cbz	r0, 0x700a6ecc <Sciclient_rmClearInterruptRoute+0x13c> @ imm = #0x44
700a6e86: e7ff         	b	0x700a6e88 <Sciclient_rmClearInterruptRoute+0xf8> @ imm = #-0x2
700a6e88: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a6e8c: f00d fa08    	bl	0x700b42a0 <Sciclient_rmIaIsIa> @ imm = #0xd410
700a6e90: b168         	cbz	r0, 0x700a6eae <Sciclient_rmClearInterruptRoute+0x11e> @ imm = #0x1a
700a6e92: e7ff         	b	0x700a6e94 <Sciclient_rmClearInterruptRoute+0x104> @ imm = #-0x2
700a6e94: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a6e98: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a6e9c: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a6ea0: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a6ea4: a802         	add	r0, sp, #0x8
700a6ea6: f00b fbe3    	bl	0x700b2670 <Sciclient_rmIrqUnmappedVintRouteDelete> @ imm = #0xb7c6
700a6eaa: 900a         	str	r0, [sp, #0x28]
700a6eac: e00d         	b	0x700a6eca <Sciclient_rmClearInterruptRoute+0x13a> @ imm = #0x1a
700a6eae: a802         	add	r0, sp, #0x8
700a6eb0: f7fb fd2e    	bl	0x700a2910 <Sciclient_rmIrqGetRoute> @ imm = #-0x45a4
700a6eb4: 900a         	str	r0, [sp, #0x28]
700a6eb6: 980a         	ldr	r0, [sp, #0x28]
700a6eb8: b930         	cbnz	r0, 0x700a6ec8 <Sciclient_rmClearInterruptRoute+0x138> @ imm = #0xc
700a6eba: e7ff         	b	0x700a6ebc <Sciclient_rmClearInterruptRoute+0x12c> @ imm = #-0x2
700a6ebc: a802         	add	r0, sp, #0x8
700a6ebe: 2100         	movs	r1, #0x0
700a6ec0: f000 f906    	bl	0x700a70d0 <Sciclient_rmIrqDeleteRoute> @ imm = #0x20c
700a6ec4: 900a         	str	r0, [sp, #0x28]
700a6ec6: e7ff         	b	0x700a6ec8 <Sciclient_rmClearInterruptRoute+0x138> @ imm = #-0x2
700a6ec8: e7ff         	b	0x700a6eca <Sciclient_rmClearInterruptRoute+0x13a> @ imm = #-0x2
700a6eca: e029         	b	0x700a6f20 <Sciclient_rmClearInterruptRoute+0x190> @ imm = #0x52
700a6ecc: 9802         	ldr	r0, [sp, #0x8]
700a6ece: f00a fb87    	bl	0x700b15e0 <Sciclient_rmIrqCfgIsDirectEvent> @ imm = #0xa70e
700a6ed2: b928         	cbnz	r0, 0x700a6ee0 <Sciclient_rmClearInterruptRoute+0x150> @ imm = #0xa
700a6ed4: e7ff         	b	0x700a6ed6 <Sciclient_rmClearInterruptRoute+0x146> @ imm = #-0x2
700a6ed6: 9802         	ldr	r0, [sp, #0x8]
700a6ed8: f00a fbf2    	bl	0x700b16c0 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0xa7e4
700a6edc: b128         	cbz	r0, 0x700a6eea <Sciclient_rmClearInterruptRoute+0x15a> @ imm = #0xa
700a6ede: e7ff         	b	0x700a6ee0 <Sciclient_rmClearInterruptRoute+0x150> @ imm = #-0x2
700a6ee0: a802         	add	r0, sp, #0x8
700a6ee2: f002 fc7d    	bl	0x700a97e0 <Sciclient_rmIrqVintDelete> @ imm = #0x28fa
700a6ee6: 900a         	str	r0, [sp, #0x28]
700a6ee8: e019         	b	0x700a6f1e <Sciclient_rmClearInterruptRoute+0x18e> @ imm = #0x32
700a6eea: 9802         	ldr	r0, [sp, #0x8]
700a6eec: f00a fc58    	bl	0x700b17a0 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent> @ imm = #0xa8b0
700a6ef0: b128         	cbz	r0, 0x700a6efe <Sciclient_rmClearInterruptRoute+0x16e> @ imm = #0xa
700a6ef2: e7ff         	b	0x700a6ef4 <Sciclient_rmClearInterruptRoute+0x164> @ imm = #-0x2
700a6ef4: a802         	add	r0, sp, #0x8
700a6ef6: f00b fbbb    	bl	0x700b2670 <Sciclient_rmIrqUnmappedVintRouteDelete> @ imm = #0xb776
700a6efa: 900a         	str	r0, [sp, #0x28]
700a6efc: e00e         	b	0x700a6f1c <Sciclient_rmClearInterruptRoute+0x18c> @ imm = #0x1c
700a6efe: 9802         	ldr	r0, [sp, #0x8]
700a6f00: f00a fc16    	bl	0x700b1730 <Sciclient_rmIrqCfgIsOesOnly> @ imm = #0xa82c
700a6f04: b128         	cbz	r0, 0x700a6f12 <Sciclient_rmClearInterruptRoute+0x182> @ imm = #0xa
700a6f06: e7ff         	b	0x700a6f08 <Sciclient_rmClearInterruptRoute+0x178> @ imm = #-0x2
700a6f08: a802         	add	r0, sp, #0x8
700a6f0a: f00c fde1    	bl	0x700b3ad0 <Sciclient_rmIrqClearOesRegister> @ imm = #0xcbc2
700a6f0e: 900a         	str	r0, [sp, #0x28]
700a6f10: e003         	b	0x700a6f1a <Sciclient_rmClearInterruptRoute+0x18a> @ imm = #0x6
700a6f12: f06f 0001    	mvn	r0, #0x1
700a6f16: 900a         	str	r0, [sp, #0x28]
700a6f18: e7ff         	b	0x700a6f1a <Sciclient_rmClearInterruptRoute+0x18a> @ imm = #-0x2
700a6f1a: e7ff         	b	0x700a6f1c <Sciclient_rmClearInterruptRoute+0x18c> @ imm = #-0x2
700a6f1c: e7ff         	b	0x700a6f1e <Sciclient_rmClearInterruptRoute+0x18e> @ imm = #-0x2
700a6f1e: e7ff         	b	0x700a6f20 <Sciclient_rmClearInterruptRoute+0x190> @ imm = #-0x2
700a6f20: e7ff         	b	0x700a6f22 <Sciclient_rmClearInterruptRoute+0x192> @ imm = #-0x2
700a6f22: 980a         	ldr	r0, [sp, #0x28]
700a6f24: b00e         	add	sp, #0x38
700a6f26: bd80         	pop	{r7, pc}
		...

700a6f30 <Udma_chConfigTx>:
700a6f30: b580         	push	{r7, lr}
700a6f32: b090         	sub	sp, #0x40
700a6f34: 900f         	str	r0, [sp, #0x3c]
700a6f36: 910e         	str	r1, [sp, #0x38]
700a6f38: 2000         	movs	r0, #0x0
700a6f3a: 900d         	str	r0, [sp, #0x34]
700a6f3c: 980f         	ldr	r0, [sp, #0x3c]
700a6f3e: 900b         	str	r0, [sp, #0x2c]
700a6f40: 980b         	ldr	r0, [sp, #0x2c]
700a6f42: b178         	cbz	r0, 0x700a6f64 <Udma_chConfigTx+0x34> @ imm = #0x1e
700a6f44: e7ff         	b	0x700a6f46 <Udma_chConfigTx+0x16> @ imm = #-0x2
700a6f46: 980b         	ldr	r0, [sp, #0x2c]
700a6f48: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a6f4c: f64a 31cd    	movw	r1, #0xabcd
700a6f50: f6ca 31dc    	movt	r1, #0xabdc
700a6f54: 4288         	cmp	r0, r1
700a6f56: d105         	bne	0x700a6f64 <Udma_chConfigTx+0x34> @ imm = #0xa
700a6f58: e7ff         	b	0x700a6f5a <Udma_chConfigTx+0x2a> @ imm = #-0x2
700a6f5a: 980b         	ldr	r0, [sp, #0x2c]
700a6f5c: 7800         	ldrb	r0, [r0]
700a6f5e: 07c0         	lsls	r0, r0, #0x1f
700a6f60: b920         	cbnz	r0, 0x700a6f6c <Udma_chConfigTx+0x3c> @ imm = #0x8
700a6f62: e7ff         	b	0x700a6f64 <Udma_chConfigTx+0x34> @ imm = #-0x2
700a6f64: f06f 0001    	mvn	r0, #0x1
700a6f68: 900d         	str	r0, [sp, #0x34]
700a6f6a: e7ff         	b	0x700a6f6c <Udma_chConfigTx+0x3c> @ imm = #-0x2
700a6f6c: 980d         	ldr	r0, [sp, #0x34]
700a6f6e: b9a8         	cbnz	r0, 0x700a6f9c <Udma_chConfigTx+0x6c> @ imm = #0x2a
700a6f70: e7ff         	b	0x700a6f72 <Udma_chConfigTx+0x42> @ imm = #-0x2
700a6f72: 980b         	ldr	r0, [sp, #0x2c]
700a6f74: 6e80         	ldr	r0, [r0, #0x68]
700a6f76: 900c         	str	r0, [sp, #0x30]
700a6f78: 980c         	ldr	r0, [sp, #0x30]
700a6f7a: b150         	cbz	r0, 0x700a6f92 <Udma_chConfigTx+0x62> @ imm = #0x14
700a6f7c: e7ff         	b	0x700a6f7e <Udma_chConfigTx+0x4e> @ imm = #-0x2
700a6f7e: 980c         	ldr	r0, [sp, #0x30]
700a6f80: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a6f84: f64a 31cd    	movw	r1, #0xabcd
700a6f88: f6ca 31dc    	movt	r1, #0xabdc
700a6f8c: 4288         	cmp	r0, r1
700a6f8e: d004         	beq	0x700a6f9a <Udma_chConfigTx+0x6a> @ imm = #0x8
700a6f90: e7ff         	b	0x700a6f92 <Udma_chConfigTx+0x62> @ imm = #-0x2
700a6f92: f04f 30ff    	mov.w	r0, #0xffffffff
700a6f96: 900d         	str	r0, [sp, #0x34]
700a6f98: e7ff         	b	0x700a6f9a <Udma_chConfigTx+0x6a> @ imm = #-0x2
700a6f9a: e7ff         	b	0x700a6f9c <Udma_chConfigTx+0x6c> @ imm = #-0x2
700a6f9c: 980d         	ldr	r0, [sp, #0x34]
700a6f9e: 2800         	cmp	r0, #0x0
700a6fa0: f040 808e    	bne.w	0x700a70c0 <Udma_chConfigTx+0x190> @ imm = #0x11c
700a6fa4: e7ff         	b	0x700a6fa6 <Udma_chConfigTx+0x76> @ imm = #-0x2
700a6fa6: f647 70ff    	movw	r0, #0x7fff
700a6faa: 9004         	str	r0, [sp, #0x10]
700a6fac: 980c         	ldr	r0, [sp, #0x30]
700a6fae: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a6fb2: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a6fb6: 980b         	ldr	r0, [sp, #0x2c]
700a6fb8: 6ec0         	ldr	r0, [r0, #0x6c]
700a6fba: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a6fbe: 980e         	ldr	r0, [sp, #0x38]
700a6fc0: 7800         	ldrb	r0, [r0]
700a6fc2: f88d 0018    	strb.w	r0, [sp, #0x18]
700a6fc6: 980e         	ldr	r0, [sp, #0x38]
700a6fc8: 7840         	ldrb	r0, [r0, #0x1]
700a6fca: f88d 0019    	strb.w	r0, [sp, #0x19]
700a6fce: 980e         	ldr	r0, [sp, #0x38]
700a6fd0: 7880         	ldrb	r0, [r0, #0x2]
700a6fd2: f88d 001a    	strb.w	r0, [sp, #0x1a]
700a6fd6: 980e         	ldr	r0, [sp, #0x38]
700a6fd8: 78c0         	ldrb	r0, [r0, #0x3]
700a6fda: f88d 001b    	strb.w	r0, [sp, #0x1b]
700a6fde: 980e         	ldr	r0, [sp, #0x38]
700a6fe0: 7900         	ldrb	r0, [r0, #0x4]
700a6fe2: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a6fe6: 980e         	ldr	r0, [sp, #0x38]
700a6fe8: 88c0         	ldrh	r0, [r0, #0x6]
700a6fea: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a6fee: 980e         	ldr	r0, [sp, #0x38]
700a6ff0: 7a00         	ldrb	r0, [r0, #0x8]
700a6ff2: f88d 0023    	strb.w	r0, [sp, #0x23]
700a6ff6: 980e         	ldr	r0, [sp, #0x38]
700a6ff8: 7a40         	ldrb	r0, [r0, #0x9]
700a6ffa: f88d 0024    	strb.w	r0, [sp, #0x24]
700a6ffe: 980e         	ldr	r0, [sp, #0x38]
700a7000: 7a80         	ldrb	r0, [r0, #0xa]
700a7002: f88d 0025    	strb.w	r0, [sp, #0x25]
700a7006: 980e         	ldr	r0, [sp, #0x38]
700a7008: 89c0         	ldrh	r0, [r0, #0xe]
700a700a: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a700e: 980e         	ldr	r0, [sp, #0x38]
700a7010: 7c00         	ldrb	r0, [r0, #0x10]
700a7012: f88d 0029    	strb.w	r0, [sp, #0x29]
700a7016: 980e         	ldr	r0, [sp, #0x38]
700a7018: 7ac0         	ldrb	r0, [r0, #0xb]
700a701a: f88d 0028    	strb.w	r0, [sp, #0x28]
700a701e: 980e         	ldr	r0, [sp, #0x38]
700a7020: 7b00         	ldrb	r0, [r0, #0xc]
700a7022: f88d 0020    	strb.w	r0, [sp, #0x20]
700a7026: 980c         	ldr	r0, [sp, #0x30]
700a7028: 6800         	ldr	r0, [r0]
700a702a: 2801         	cmp	r0, #0x1
700a702c: d11d         	bne	0x700a706a <Udma_chConfigTx+0x13a> @ imm = #0x3a
700a702e: e7ff         	b	0x700a7030 <Udma_chConfigTx+0x100> @ imm = #-0x2
700a7030: 980b         	ldr	r0, [sp, #0x2c]
700a7032: 7800         	ldrb	r0, [r0]
700a7034: 0740         	lsls	r0, r0, #0x1d
700a7036: 2800         	cmp	r0, #0x0
700a7038: d508         	bpl	0x700a704c <Udma_chConfigTx+0x11c> @ imm = #0x10
700a703a: e7ff         	b	0x700a703c <Udma_chConfigTx+0x10c> @ imm = #-0x2
700a703c: 9804         	ldr	r0, [sp, #0x10]
700a703e: f440 3080    	orr	r0, r0, #0x10000
700a7042: 9004         	str	r0, [sp, #0x10]
700a7044: 2001         	movs	r0, #0x1
700a7046: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a704a: e00d         	b	0x700a7068 <Udma_chConfigTx+0x138> @ imm = #0x1a
700a704c: 980b         	ldr	r0, [sp, #0x2c]
700a704e: 7800         	ldrb	r0, [r0]
700a7050: 07c0         	lsls	r0, r0, #0x1f
700a7052: b140         	cbz	r0, 0x700a7066 <Udma_chConfigTx+0x136> @ imm = #0x10
700a7054: e7ff         	b	0x700a7056 <Udma_chConfigTx+0x126> @ imm = #-0x2
700a7056: 9804         	ldr	r0, [sp, #0x10]
700a7058: f440 3080    	orr	r0, r0, #0x10000
700a705c: 9004         	str	r0, [sp, #0x10]
700a705e: 2000         	movs	r0, #0x0
700a7060: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a7064: e7ff         	b	0x700a7066 <Udma_chConfigTx+0x136> @ imm = #-0x2
700a7066: e7ff         	b	0x700a7068 <Udma_chConfigTx+0x138> @ imm = #-0x2
700a7068: e7ff         	b	0x700a706a <Udma_chConfigTx+0x13a> @ imm = #-0x2
700a706a: 980b         	ldr	r0, [sp, #0x2c]
700a706c: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a7070: b158         	cbz	r0, 0x700a708a <Udma_chConfigTx+0x15a> @ imm = #0x16
700a7072: e7ff         	b	0x700a7074 <Udma_chConfigTx+0x144> @ imm = #-0x2
700a7074: 980b         	ldr	r0, [sp, #0x2c]
700a7076: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a707a: 8880         	ldrh	r0, [r0, #0x4]
700a707c: f8ad 0021    	strh.w	r0, [sp, #0x21]
700a7080: 980e         	ldr	r0, [sp, #0x38]
700a7082: 7c40         	ldrb	r0, [r0, #0x11]
700a7084: f88d 001d    	strb.w	r0, [sp, #0x1d]
700a7088: e007         	b	0x700a709a <Udma_chConfigTx+0x16a> @ imm = #0xe
700a708a: f64f 70ff    	movw	r0, #0xffff
700a708e: f8ad 0021    	strh.w	r0, [sp, #0x21]
700a7092: 2001         	movs	r0, #0x1
700a7094: f88d 001d    	strb.w	r0, [sp, #0x1d]
700a7098: e7ff         	b	0x700a709a <Udma_chConfigTx+0x16a> @ imm = #-0x2
700a709a: a802         	add	r0, sp, #0x8
700a709c: 4669         	mov	r1, sp
700a709e: f04f 32ff    	mov.w	r2, #0xffffffff
700a70a2: f00b fbd5    	bl	0x700b2850 <Sciclient_rmUdmapTxChCfg> @ imm = #0xb7aa
700a70a6: 900d         	str	r0, [sp, #0x34]
700a70a8: 980d         	ldr	r0, [sp, #0x34]
700a70aa: b108         	cbz	r0, 0x700a70b0 <Udma_chConfigTx+0x180> @ imm = #0x2
700a70ac: e7ff         	b	0x700a70ae <Udma_chConfigTx+0x17e> @ imm = #-0x2
700a70ae: e7ff         	b	0x700a70b0 <Udma_chConfigTx+0x180> @ imm = #-0x2
700a70b0: 980b         	ldr	r0, [sp, #0x2c]
700a70b2: f500 70f2    	add.w	r0, r0, #0x1e4
700a70b6: 990e         	ldr	r1, [sp, #0x38]
700a70b8: 2212         	movs	r2, #0x12
700a70ba: f7fa ed60    	blx	0x700a1b7c <__aeabi_memcpy8> @ imm = #-0x5540
700a70be: e7ff         	b	0x700a70c0 <Udma_chConfigTx+0x190> @ imm = #-0x2
700a70c0: 980d         	ldr	r0, [sp, #0x34]
700a70c2: b010         	add	sp, #0x40
700a70c4: bd80         	pop	{r7, pc}
		...
700a70ce: 0000         	movs	r0, r0

700a70d0 <Sciclient_rmIrqDeleteRoute>:
700a70d0: b580         	push	{r7, lr}
700a70d2: b090         	sub	sp, #0x40
700a70d4: 900f         	str	r0, [sp, #0x3c]
700a70d6: f88d 103b    	strb.w	r1, [sp, #0x3b]
700a70da: 2000         	movs	r0, #0x0
700a70dc: 900d         	str	r0, [sp, #0x34]
700a70de: 9002         	str	r0, [sp, #0x8]
700a70e0: 9001         	str	r0, [sp, #0x4]
700a70e2: f8ad 0032    	strh.w	r0, [sp, #0x32]
700a70e6: e7ff         	b	0x700a70e8 <Sciclient_rmIrqDeleteRoute+0x18> @ imm = #-0x2
700a70e8: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a70ec: 9000         	str	r0, [sp]
700a70ee: f00e f8df    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0xe1be
700a70f2: 4601         	mov	r1, r0
700a70f4: 9800         	ldr	r0, [sp]
700a70f6: 4288         	cmp	r0, r1
700a70f8: f280 80ac    	bge.w	0x700a7254 <Sciclient_rmIrqDeleteRoute+0x184> @ imm = #0x158
700a70fc: e7ff         	b	0x700a70fe <Sciclient_rmIrqDeleteRoute+0x2e> @ imm = #-0x2
700a70fe: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7102: f00d fd3d    	bl	0x700b4b80 <Sciclient_rmPsGetIrqNode> @ imm = #0xda7a
700a7106: 900b         	str	r0, [sp, #0x2c]
700a7108: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a710c: f00c fb60    	bl	0x700b37d0 <Sciclient_rmPsGetInp> @ imm = #0xc6c0
700a7110: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a7114: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7118: f00c fb7a    	bl	0x700b3810 <Sciclient_rmPsGetOutp> @ imm = #0xc6f4
700a711c: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a7120: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7124: 2800         	cmp	r0, #0x0
700a7126: d156         	bne	0x700a71d6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0xac
700a7128: e7ff         	b	0x700a712a <Sciclient_rmIrqDeleteRoute+0x5a> @ imm = #-0x2
700a712a: 980b         	ldr	r0, [sp, #0x2c]
700a712c: 8800         	ldrh	r0, [r0]
700a712e: f00d f8b7    	bl	0x700b42a0 <Sciclient_rmIaIsIa> @ imm = #0xd16e
700a7132: 2800         	cmp	r0, #0x0
700a7134: d04f         	beq	0x700a71d6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0x9e
700a7136: e7ff         	b	0x700a7138 <Sciclient_rmIrqDeleteRoute+0x68> @ imm = #-0x2
700a7138: f89d 003b    	ldrb.w	r0, [sp, #0x3b]
700a713c: 07c0         	lsls	r0, r0, #0x1f
700a713e: 2800         	cmp	r0, #0x0
700a7140: d049         	beq	0x700a71d6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0x92
700a7142: e7ff         	b	0x700a7144 <Sciclient_rmIrqDeleteRoute+0x74> @ imm = #-0x2
700a7144: 203c         	movs	r0, #0x3c
700a7146: f2c8 0000    	movt	r0, #0x8000
700a714a: 9005         	str	r0, [sp, #0x14]
700a714c: 980f         	ldr	r0, [sp, #0x3c]
700a714e: 7900         	ldrb	r0, [r0, #0x4]
700a7150: f88d 0027    	strb.w	r0, [sp, #0x27]
700a7154: 980f         	ldr	r0, [sp, #0x3c]
700a7156: 88c0         	ldrh	r0, [r0, #0x6]
700a7158: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a715c: 980f         	ldr	r0, [sp, #0x3c]
700a715e: 8900         	ldrh	r0, [r0, #0x8]
700a7160: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7164: 980f         	ldr	r0, [sp, #0x3c]
700a7166: 8a00         	ldrh	r0, [r0, #0x10]
700a7168: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a716c: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a7170: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a7174: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a7178: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a717c: 980f         	ldr	r0, [sp, #0x3c]
700a717e: 7d00         	ldrb	r0, [r0, #0x14]
700a7180: f88d 0026    	strb.w	r0, [sp, #0x26]
700a7184: a803         	add	r0, sp, #0xc
700a7186: f04f 31ff    	mov.w	r1, #0xffffffff
700a718a: f00b fbe9    	bl	0x700b2960 <Sciclient_rmIrqReleaseRaw> @ imm = #0xb7d2
700a718e: 900d         	str	r0, [sp, #0x34]
700a7190: 980d         	ldr	r0, [sp, #0x34]
700a7192: b9f8         	cbnz	r0, 0x700a71d4 <Sciclient_rmIrqDeleteRoute+0x104> @ imm = #0x3e
700a7194: e7ff         	b	0x700a7196 <Sciclient_rmIrqDeleteRoute+0xc6> @ imm = #-0x2
700a7196: 980b         	ldr	r0, [sp, #0x2c]
700a7198: 8800         	ldrh	r0, [r0]
700a719a: f00b f889    	bl	0x700b22b0 <Sciclient_rmIaGetInst> @ imm = #0xb112
700a719e: 9002         	str	r0, [sp, #0x8]
700a71a0: 9802         	ldr	r0, [sp, #0x8]
700a71a2: b1b0         	cbz	r0, 0x700a71d2 <Sciclient_rmIrqDeleteRoute+0x102> @ imm = #0x2c
700a71a4: e7ff         	b	0x700a71a6 <Sciclient_rmIrqDeleteRoute+0xd6> @ imm = #-0x2
700a71a6: 9802         	ldr	r0, [sp, #0x8]
700a71a8: 6901         	ldr	r1, [r0, #0x10]
700a71aa: f8bd 2028    	ldrh.w	r2, [sp, #0x28]
700a71ae: 5c88         	ldrb	r0, [r1, r2]
700a71b0: 3801         	subs	r0, #0x1
700a71b2: 5488         	strb	r0, [r1, r2]
700a71b4: 9a02         	ldr	r2, [sp, #0x8]
700a71b6: 8a90         	ldrh	r0, [r2, #0x14]
700a71b8: f8bd 102a    	ldrh.w	r1, [sp, #0x2a]
700a71bc: 8912         	ldrh	r2, [r2, #0x8]
700a71be: 1a89         	subs	r1, r1, r2
700a71c0: 4288         	cmp	r0, r1
700a71c2: d105         	bne	0x700a71d0 <Sciclient_rmIrqDeleteRoute+0x100> @ imm = #0xa
700a71c4: e7ff         	b	0x700a71c6 <Sciclient_rmIrqDeleteRoute+0xf6> @ imm = #-0x2
700a71c6: 9902         	ldr	r1, [sp, #0x8]
700a71c8: f64f 70ff    	movw	r0, #0xffff
700a71cc: 8288         	strh	r0, [r1, #0x14]
700a71ce: e7ff         	b	0x700a71d0 <Sciclient_rmIrqDeleteRoute+0x100> @ imm = #-0x2
700a71d0: e7ff         	b	0x700a71d2 <Sciclient_rmIrqDeleteRoute+0x102> @ imm = #-0x2
700a71d2: e7ff         	b	0x700a71d4 <Sciclient_rmIrqDeleteRoute+0x104> @ imm = #-0x2
700a71d4: e7ff         	b	0x700a71d6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #-0x2
700a71d6: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a71da: b3a0         	cbz	r0, 0x700a7246 <Sciclient_rmIrqDeleteRoute+0x176> @ imm = #0x68
700a71dc: e7ff         	b	0x700a71de <Sciclient_rmIrqDeleteRoute+0x10e> @ imm = #-0x2
700a71de: 2003         	movs	r0, #0x3
700a71e0: f2c8 0000    	movt	r0, #0x8000
700a71e4: 9005         	str	r0, [sp, #0x14]
700a71e6: 980f         	ldr	r0, [sp, #0x3c]
700a71e8: 7900         	ldrb	r0, [r0, #0x4]
700a71ea: f88d 0027    	strb.w	r0, [sp, #0x27]
700a71ee: 980b         	ldr	r0, [sp, #0x2c]
700a71f0: 8800         	ldrh	r0, [r0]
700a71f2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a71f6: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a71fa: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a71fe: 980b         	ldr	r0, [sp, #0x2c]
700a7200: 8800         	ldrh	r0, [r0]
700a7202: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a7206: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a720a: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a720e: a803         	add	r0, sp, #0xc
700a7210: f04f 31ff    	mov.w	r1, #0xffffffff
700a7214: f00b fba4    	bl	0x700b2960 <Sciclient_rmIrqReleaseRaw> @ imm = #0xb748
700a7218: 900d         	str	r0, [sp, #0x34]
700a721a: 980d         	ldr	r0, [sp, #0x34]
700a721c: b990         	cbnz	r0, 0x700a7244 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #0x24
700a721e: e7ff         	b	0x700a7220 <Sciclient_rmIrqDeleteRoute+0x150> @ imm = #-0x2
700a7220: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a7224: b970         	cbnz	r0, 0x700a7244 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #0x1c
700a7226: e7ff         	b	0x700a7228 <Sciclient_rmIrqDeleteRoute+0x158> @ imm = #-0x2
700a7228: 980b         	ldr	r0, [sp, #0x2c]
700a722a: 8800         	ldrh	r0, [r0]
700a722c: f00a fbc8    	bl	0x700b19c0 <Sciclient_rmIrGetInst> @ imm = #0xa790
700a7230: 9001         	str	r0, [sp, #0x4]
700a7232: 9801         	ldr	r0, [sp, #0x4]
700a7234: b128         	cbz	r0, 0x700a7242 <Sciclient_rmIrqDeleteRoute+0x172> @ imm = #0xa
700a7236: e7ff         	b	0x700a7238 <Sciclient_rmIrqDeleteRoute+0x168> @ imm = #-0x2
700a7238: 9901         	ldr	r1, [sp, #0x4]
700a723a: f64f 70ff    	movw	r0, #0xffff
700a723e: 8188         	strh	r0, [r1, #0xc]
700a7240: e7ff         	b	0x700a7242 <Sciclient_rmIrqDeleteRoute+0x172> @ imm = #-0x2
700a7242: e7ff         	b	0x700a7244 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #-0x2
700a7244: e7ff         	b	0x700a7246 <Sciclient_rmIrqDeleteRoute+0x176> @ imm = #-0x2
700a7246: e7ff         	b	0x700a7248 <Sciclient_rmIrqDeleteRoute+0x178> @ imm = #-0x2
700a7248: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a724c: 3001         	adds	r0, #0x1
700a724e: f8ad 0032    	strh.w	r0, [sp, #0x32]
700a7252: e749         	b	0x700a70e8 <Sciclient_rmIrqDeleteRoute+0x18> @ imm = #-0x16e
700a7254: 980d         	ldr	r0, [sp, #0x34]
700a7256: b010         	add	sp, #0x40
700a7258: bd80         	pop	{r7, pc}
700a725a: 0000         	movs	r0, r0
700a725c: 0000         	movs	r0, r0
700a725e: 0000         	movs	r0, r0

700a7260 <Sciclient_rmProgramInterruptRoute>:
700a7260: b580         	push	{r7, lr}
700a7262: b08e         	sub	sp, #0x38
700a7264: 900d         	str	r0, [sp, #0x34]
700a7266: 910c         	str	r1, [sp, #0x30]
700a7268: 920b         	str	r2, [sp, #0x2c]
700a726a: 2000         	movs	r0, #0x0
700a726c: 9001         	str	r0, [sp, #0x4]
700a726e: 900a         	str	r0, [sp, #0x28]
700a7270: f44f 5180    	mov.w	r1, #0x1000
700a7274: f8ad 1026    	strh.w	r1, [sp, #0x26]
700a7278: 9008         	str	r0, [sp, #0x20]
700a727a: 9007         	str	r0, [sp, #0x1c]
700a727c: 9006         	str	r0, [sp, #0x18]
700a727e: 9005         	str	r0, [sp, #0x14]
700a7280: 9004         	str	r0, [sp, #0x10]
700a7282: 9003         	str	r0, [sp, #0xc]
700a7284: 9002         	str	r0, [sp, #0x8]
700a7286: 980d         	ldr	r0, [sp, #0x34]
700a7288: b118         	cbz	r0, 0x700a7292 <Sciclient_rmProgramInterruptRoute+0x32> @ imm = #0x6
700a728a: e7ff         	b	0x700a728c <Sciclient_rmProgramInterruptRoute+0x2c> @ imm = #-0x2
700a728c: 980c         	ldr	r0, [sp, #0x30]
700a728e: b920         	cbnz	r0, 0x700a729a <Sciclient_rmProgramInterruptRoute+0x3a> @ imm = #0x8
700a7290: e7ff         	b	0x700a7292 <Sciclient_rmProgramInterruptRoute+0x32> @ imm = #-0x2
700a7292: f06f 0001    	mvn	r0, #0x1
700a7296: 900a         	str	r0, [sp, #0x28]
700a7298: e7ff         	b	0x700a729a <Sciclient_rmProgramInterruptRoute+0x3a> @ imm = #-0x2
700a729a: 980a         	ldr	r0, [sp, #0x28]
700a729c: b968         	cbnz	r0, 0x700a72ba <Sciclient_rmProgramInterruptRoute+0x5a> @ imm = #0x1a
700a729e: e7ff         	b	0x700a72a0 <Sciclient_rmProgramInterruptRoute+0x40> @ imm = #-0x2
700a72a0: 980d         	ldr	r0, [sp, #0x34]
700a72a2: 6880         	ldr	r0, [r0, #0x8]
700a72a4: f04f 4100    	mov.w	r1, #0x80000000
700a72a8: f00d f91a    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0xd234
700a72ac: b128         	cbz	r0, 0x700a72ba <Sciclient_rmProgramInterruptRoute+0x5a> @ imm = #0xa
700a72ae: e7ff         	b	0x700a72b0 <Sciclient_rmProgramInterruptRoute+0x50> @ imm = #-0x2
700a72b0: 980d         	ldr	r0, [sp, #0x34]
700a72b2: 7ec0         	ldrb	r0, [r0, #0x1b]
700a72b4: f88d 0025    	strb.w	r0, [sp, #0x25]
700a72b8: e00f         	b	0x700a72da <Sciclient_rmProgramInterruptRoute+0x7a> @ imm = #0x1e
700a72ba: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a72be: f005 fe5f    	bl	0x700acf80 <Sciclient_getCurrentContext> @ imm = #0x5cbe
700a72c2: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a72c6: f646 3040    	movw	r0, #0x6b40
700a72ca: f2c7 000b    	movt	r0, #0x700b
700a72ce: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a72d2: 6840         	ldr	r0, [r0, #0x4]
700a72d4: f88d 0025    	strb.w	r0, [sp, #0x25]
700a72d8: e7ff         	b	0x700a72da <Sciclient_rmProgramInterruptRoute+0x7a> @ imm = #-0x2
700a72da: 980a         	ldr	r0, [sp, #0x28]
700a72dc: b960         	cbnz	r0, 0x700a72f8 <Sciclient_rmProgramInterruptRoute+0x98> @ imm = #0x18
700a72de: e7ff         	b	0x700a72e0 <Sciclient_rmProgramInterruptRoute+0x80> @ imm = #-0x2
700a72e0: 980d         	ldr	r0, [sp, #0x34]
700a72e2: 6880         	ldr	r0, [r0, #0x8]
700a72e4: 2104         	movs	r1, #0x4
700a72e6: f00d f8fb    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0xd1f6
700a72ea: b128         	cbz	r0, 0x700a72f8 <Sciclient_rmProgramInterruptRoute+0x98> @ imm = #0xa
700a72ec: e7ff         	b	0x700a72ee <Sciclient_rmProgramInterruptRoute+0x8e> @ imm = #-0x2
700a72ee: 980d         	ldr	r0, [sp, #0x34]
700a72f0: 8a80         	ldrh	r0, [r0, #0x14]
700a72f2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a72f6: e003         	b	0x700a7300 <Sciclient_rmProgramInterruptRoute+0xa0> @ imm = #0x6
700a72f8: 20ff         	movs	r0, #0xff
700a72fa: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a72fe: e7ff         	b	0x700a7300 <Sciclient_rmProgramInterruptRoute+0xa0> @ imm = #-0x2
700a7300: 980a         	ldr	r0, [sp, #0x28]
700a7302: 2800         	cmp	r0, #0x0
700a7304: d16e         	bne	0x700a73e4 <Sciclient_rmProgramInterruptRoute+0x184> @ imm = #0xdc
700a7306: e7ff         	b	0x700a7308 <Sciclient_rmProgramInterruptRoute+0xa8> @ imm = #-0x2
700a7308: 980d         	ldr	r0, [sp, #0x34]
700a730a: 6880         	ldr	r0, [r0, #0x8]
700a730c: 9002         	str	r0, [sp, #0x8]
700a730e: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a7312: f88d 000c    	strb.w	r0, [sp, #0xc]
700a7316: 980d         	ldr	r0, [sp, #0x34]
700a7318: 8980         	ldrh	r0, [r0, #0xc]
700a731a: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a731e: 980d         	ldr	r0, [sp, #0x34]
700a7320: 89c0         	ldrh	r0, [r0, #0xe]
700a7322: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a7326: 980d         	ldr	r0, [sp, #0x34]
700a7328: 8a00         	ldrh	r0, [r0, #0x10]
700a732a: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a732e: 980d         	ldr	r0, [sp, #0x34]
700a7330: 8a40         	ldrh	r0, [r0, #0x12]
700a7332: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a7336: 980d         	ldr	r0, [sp, #0x34]
700a7338: 8b00         	ldrh	r0, [r0, #0x18]
700a733a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a733e: 980d         	ldr	r0, [sp, #0x34]
700a7340: 8ac0         	ldrh	r0, [r0, #0x16]
700a7342: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7346: 980d         	ldr	r0, [sp, #0x34]
700a7348: 7e80         	ldrb	r0, [r0, #0x1a]
700a734a: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a734e: 980c         	ldr	r0, [sp, #0x30]
700a7350: 9008         	str	r0, [sp, #0x20]
700a7352: 9802         	ldr	r0, [sp, #0x8]
700a7354: f00a f97c    	bl	0x700b1650 <Sciclient_rmIrqCfgIsDirectNonEvent> @ imm = #0xa2f8
700a7358: b1c8         	cbz	r0, 0x700a738e <Sciclient_rmProgramInterruptRoute+0x12e> @ imm = #0x32
700a735a: e7ff         	b	0x700a735c <Sciclient_rmProgramInterruptRoute+0xfc> @ imm = #-0x2
700a735c: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a7360: f00c ff9e    	bl	0x700b42a0 <Sciclient_rmIaIsIa> @ imm = #0xcf3c
700a7364: b128         	cbz	r0, 0x700a7372 <Sciclient_rmProgramInterruptRoute+0x112> @ imm = #0xa
700a7366: e7ff         	b	0x700a7368 <Sciclient_rmProgramInterruptRoute+0x108> @ imm = #-0x2
700a7368: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a736c: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7370: e7ff         	b	0x700a7372 <Sciclient_rmProgramInterruptRoute+0x112> @ imm = #-0x2
700a7372: a802         	add	r0, sp, #0x8
700a7374: f7fc ff1c    	bl	0x700a41b0 <Sciclient_rmIrqFindRoute> @ imm = #-0x31c8
700a7378: 900a         	str	r0, [sp, #0x28]
700a737a: 980a         	ldr	r0, [sp, #0x28]
700a737c: b930         	cbnz	r0, 0x700a738c <Sciclient_rmProgramInterruptRoute+0x12c> @ imm = #0xc
700a737e: e7ff         	b	0x700a7380 <Sciclient_rmProgramInterruptRoute+0x120> @ imm = #-0x2
700a7380: a802         	add	r0, sp, #0x8
700a7382: 2100         	movs	r1, #0x0
700a7384: f000 f8fc    	bl	0x700a7580 <Sciclient_rmIrqProgramRoute> @ imm = #0x1f8
700a7388: 900a         	str	r0, [sp, #0x28]
700a738a: e7ff         	b	0x700a738c <Sciclient_rmProgramInterruptRoute+0x12c> @ imm = #-0x2
700a738c: e029         	b	0x700a73e2 <Sciclient_rmProgramInterruptRoute+0x182> @ imm = #0x52
700a738e: 9802         	ldr	r0, [sp, #0x8]
700a7390: f00a f926    	bl	0x700b15e0 <Sciclient_rmIrqCfgIsDirectEvent> @ imm = #0xa24c
700a7394: b928         	cbnz	r0, 0x700a73a2 <Sciclient_rmProgramInterruptRoute+0x142> @ imm = #0xa
700a7396: e7ff         	b	0x700a7398 <Sciclient_rmProgramInterruptRoute+0x138> @ imm = #-0x2
700a7398: 9802         	ldr	r0, [sp, #0x8]
700a739a: f00a f991    	bl	0x700b16c0 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0xa322
700a739e: b128         	cbz	r0, 0x700a73ac <Sciclient_rmProgramInterruptRoute+0x14c> @ imm = #0xa
700a73a0: e7ff         	b	0x700a73a2 <Sciclient_rmProgramInterruptRoute+0x142> @ imm = #-0x2
700a73a2: a802         	add	r0, sp, #0x8
700a73a4: f003 fc34    	bl	0x700aac10 <Sciclient_rmIrqVintAdd> @ imm = #0x3868
700a73a8: 900a         	str	r0, [sp, #0x28]
700a73aa: e019         	b	0x700a73e0 <Sciclient_rmProgramInterruptRoute+0x180> @ imm = #0x32
700a73ac: 9802         	ldr	r0, [sp, #0x8]
700a73ae: f00a f9f7    	bl	0x700b17a0 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent> @ imm = #0xa3ee
700a73b2: b128         	cbz	r0, 0x700a73c0 <Sciclient_rmProgramInterruptRoute+0x160> @ imm = #0xa
700a73b4: e7ff         	b	0x700a73b6 <Sciclient_rmProgramInterruptRoute+0x156> @ imm = #-0x2
700a73b6: a802         	add	r0, sp, #0x8
700a73b8: f00b fbf2    	bl	0x700b2ba0 <Sciclient_rmUnmappedVintRouteCreate> @ imm = #0xb7e4
700a73bc: 900a         	str	r0, [sp, #0x28]
700a73be: e00e         	b	0x700a73de <Sciclient_rmProgramInterruptRoute+0x17e> @ imm = #0x1c
700a73c0: 9802         	ldr	r0, [sp, #0x8]
700a73c2: f00a f9b5    	bl	0x700b1730 <Sciclient_rmIrqCfgIsOesOnly> @ imm = #0xa36a
700a73c6: b128         	cbz	r0, 0x700a73d4 <Sciclient_rmProgramInterruptRoute+0x174> @ imm = #0xa
700a73c8: e7ff         	b	0x700a73ca <Sciclient_rmProgramInterruptRoute+0x16a> @ imm = #-0x2
700a73ca: a802         	add	r0, sp, #0x8
700a73cc: f00c f9c0    	bl	0x700b3750 <Sciclient_rmIrqProgramOesRegister> @ imm = #0xc380
700a73d0: 900a         	str	r0, [sp, #0x28]
700a73d2: e003         	b	0x700a73dc <Sciclient_rmProgramInterruptRoute+0x17c> @ imm = #0x6
700a73d4: f06f 0001    	mvn	r0, #0x1
700a73d8: 900a         	str	r0, [sp, #0x28]
700a73da: e7ff         	b	0x700a73dc <Sciclient_rmProgramInterruptRoute+0x17c> @ imm = #-0x2
700a73dc: e7ff         	b	0x700a73de <Sciclient_rmProgramInterruptRoute+0x17e> @ imm = #-0x2
700a73de: e7ff         	b	0x700a73e0 <Sciclient_rmProgramInterruptRoute+0x180> @ imm = #-0x2
700a73e0: e7ff         	b	0x700a73e2 <Sciclient_rmProgramInterruptRoute+0x182> @ imm = #-0x2
700a73e2: e7ff         	b	0x700a73e4 <Sciclient_rmProgramInterruptRoute+0x184> @ imm = #-0x2
700a73e4: 980a         	ldr	r0, [sp, #0x28]
700a73e6: b00e         	add	sp, #0x38
700a73e8: bd80         	pop	{r7, pc}
700a73ea: 0000         	movs	r0, r0
700a73ec: 0000         	movs	r0, r0
700a73ee: 0000         	movs	r0, r0

700a73f0 <PMU_init>:
700a73f0: b580         	push	{r7, lr}
700a73f2: b08a         	sub	sp, #0x28
700a73f4: 9009         	str	r0, [sp, #0x24]
700a73f6: f248 2000    	movw	r0, #0x8200
700a73fa: f2c7 0008    	movt	r0, #0x7008
700a73fe: 9003         	str	r0, [sp, #0xc]
700a7400: f640 510c    	movw	r1, #0xd0c
700a7404: f7f9 ed76    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0x6514
700a7408: 9a03         	ldr	r2, [sp, #0xc]
700a740a: 2000         	movs	r0, #0x0
700a740c: 9004         	str	r0, [sp, #0x10]
700a740e: 6010         	str	r0, [r2]
700a7410: 9909         	ldr	r1, [sp, #0x24]
700a7412: 6809         	ldr	r1, [r1]
700a7414: 6051         	str	r1, [r2, #0x4]
700a7416: 9909         	ldr	r1, [sp, #0x24]
700a7418: 6849         	ldr	r1, [r1, #0x4]
700a741a: 2904         	cmp	r1, #0x4
700a741c: bf38         	it	lo
700a741e: 2001         	movlo	r0, #0x1
700a7420: f247 51cb    	movw	r1, #0x75cb
700a7424: f2c7 010b    	movt	r1, #0x700b
700a7428: 466a         	mov	r2, sp
700a742a: 6011         	str	r1, [r2]
700a742c: f647 01f2    	movw	r1, #0x78f2
700a7430: f2c7 010b    	movt	r1, #0x700b
700a7434: f647 1210    	movw	r2, #0x7910
700a7438: f2c7 020b    	movt	r2, #0x700b
700a743c: 236e         	movs	r3, #0x6e
700a743e: f009 fae7    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x95ce
700a7442: 9a03         	ldr	r2, [sp, #0xc]
700a7444: 9804         	ldr	r0, [sp, #0x10]
700a7446: 9909         	ldr	r1, [sp, #0x24]
700a7448: 6849         	ldr	r1, [r1, #0x4]
700a744a: 6091         	str	r1, [r2, #0x8]
700a744c: 9008         	str	r0, [sp, #0x20]
700a744e: e7ff         	b	0x700a7450 <PMU_init+0x60> @ imm = #-0x2
700a7450: 9808         	ldr	r0, [sp, #0x20]
700a7452: 283f         	cmp	r0, #0x3f
700a7454: d833         	bhi	0x700a74be <PMU_init+0xce> @ imm = #0x66
700a7456: e7ff         	b	0x700a7458 <PMU_init+0x68> @ imm = #-0x2
700a7458: 9808         	ldr	r0, [sp, #0x20]
700a745a: f248 2200    	movw	r2, #0x8200
700a745e: f2c7 0208    	movt	r2, #0x7008
700a7462: 2134         	movs	r1, #0x34
700a7464: fb00 2001    	mla	r0, r0, r1, r2
700a7468: 300c         	adds	r0, #0xc
700a746a: 9006         	str	r0, [sp, #0x18]
700a746c: 2000         	movs	r0, #0x0
700a746e: 9007         	str	r0, [sp, #0x1c]
700a7470: e7ff         	b	0x700a7472 <PMU_init+0x82> @ imm = #-0x2
700a7472: 9807         	ldr	r0, [sp, #0x1c]
700a7474: 9909         	ldr	r1, [sp, #0x24]
700a7476: 6849         	ldr	r1, [r1, #0x4]
700a7478: 4288         	cmp	r0, r1
700a747a: d21b         	bhs	0x700a74b4 <PMU_init+0xc4> @ imm = #0x36
700a747c: e7ff         	b	0x700a747e <PMU_init+0x8e> @ imm = #-0x2
700a747e: 9809         	ldr	r0, [sp, #0x24]
700a7480: 6880         	ldr	r0, [r0, #0x8]
700a7482: 9a07         	ldr	r2, [sp, #0x1c]
700a7484: eb00 00c2    	add.w	r0, r0, r2, lsl #3
700a7488: 6840         	ldr	r0, [r0, #0x4]
700a748a: 9906         	ldr	r1, [sp, #0x18]
700a748c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700a7490: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a7494: 9809         	ldr	r0, [sp, #0x24]
700a7496: 6880         	ldr	r0, [r0, #0x8]
700a7498: 9a07         	ldr	r2, [sp, #0x1c]
700a749a: f850 0032    	ldr.w	r0, [r0, r2, lsl #3]
700a749e: 9906         	ldr	r1, [sp, #0x18]
700a74a0: eb02 0242    	add.w	r2, r2, r2, lsl #1
700a74a4: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a74a8: 6048         	str	r0, [r1, #0x4]
700a74aa: e7ff         	b	0x700a74ac <PMU_init+0xbc> @ imm = #-0x2
700a74ac: 9807         	ldr	r0, [sp, #0x1c]
700a74ae: 3001         	adds	r0, #0x1
700a74b0: 9007         	str	r0, [sp, #0x1c]
700a74b2: e7de         	b	0x700a7472 <PMU_init+0x82> @ imm = #-0x44
700a74b4: e7ff         	b	0x700a74b6 <PMU_init+0xc6> @ imm = #-0x2
700a74b6: 9808         	ldr	r0, [sp, #0x20]
700a74b8: 3001         	adds	r0, #0x1
700a74ba: 9008         	str	r0, [sp, #0x20]
700a74bc: e7c8         	b	0x700a7450 <PMU_init+0x60> @ imm = #-0x70
700a74be: f001 eb56    	blx	0x700a8b6c <CSL_armR5PmuGetNumCntrs> @ imm = #0x16ac
700a74c2: 9005         	str	r0, [sp, #0x14]
700a74c4: 9805         	ldr	r0, [sp, #0x14]
700a74c6: 9909         	ldr	r1, [sp, #0x24]
700a74c8: 6849         	ldr	r1, [r1, #0x4]
700a74ca: 1a40         	subs	r0, r0, r1
700a74cc: fab0 f080    	clz	r0, r0
700a74d0: 0940         	lsrs	r0, r0, #0x5
700a74d2: f247 418f    	movw	r1, #0x748f
700a74d6: f2c7 010b    	movt	r1, #0x700b
700a74da: 466a         	mov	r2, sp
700a74dc: 6011         	str	r1, [r2]
700a74de: f647 01f2    	movw	r1, #0x78f2
700a74e2: f2c7 010b    	movt	r1, #0x700b
700a74e6: f647 1210    	movw	r2, #0x7910
700a74ea: f2c7 020b    	movt	r2, #0x700b
700a74ee: 237d         	movs	r3, #0x7d
700a74f0: f009 fa8e    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x951c
700a74f4: 2100         	movs	r1, #0x0
700a74f6: 9102         	str	r1, [sp, #0x8]
700a74f8: 2201         	movs	r2, #0x1
700a74fa: 4608         	mov	r0, r1
700a74fc: f001 eb08    	blx	0x700a8b10 <CSL_armR5PmuCfg> @ imm = #0x1610
700a7500: 9802         	ldr	r0, [sp, #0x8]
700a7502: 9008         	str	r0, [sp, #0x20]
700a7504: e7ff         	b	0x700a7506 <PMU_init+0x116> @ imm = #-0x2
700a7506: 9808         	ldr	r0, [sp, #0x20]
700a7508: 9909         	ldr	r1, [sp, #0x24]
700a750a: 6849         	ldr	r1, [r1, #0x4]
700a750c: 4288         	cmp	r0, r1
700a750e: d20c         	bhs	0x700a752a <PMU_init+0x13a> @ imm = #0x18
700a7510: e7ff         	b	0x700a7512 <PMU_init+0x122> @ imm = #-0x2
700a7512: 9808         	ldr	r0, [sp, #0x20]
700a7514: 9909         	ldr	r1, [sp, #0x24]
700a7516: 6889         	ldr	r1, [r1, #0x8]
700a7518: f811 1030    	ldrb.w	r1, [r1, r0, lsl #3]
700a751c: f001 eb2e    	blx	0x700a8b7c <CSL_armR5PmuCfgCntr> @ imm = #0x165c
700a7520: e7ff         	b	0x700a7522 <PMU_init+0x132> @ imm = #-0x2
700a7522: 9808         	ldr	r0, [sp, #0x20]
700a7524: 3001         	adds	r0, #0x1
700a7526: 9008         	str	r0, [sp, #0x20]
700a7528: e7ed         	b	0x700a7506 <PMU_init+0x116> @ imm = #-0x26
700a752a: 2000         	movs	r0, #0x0
700a752c: 9008         	str	r0, [sp, #0x20]
700a752e: e7ff         	b	0x700a7530 <PMU_init+0x140> @ imm = #-0x2
700a7530: 9808         	ldr	r0, [sp, #0x20]
700a7532: 9909         	ldr	r1, [sp, #0x24]
700a7534: 6849         	ldr	r1, [r1, #0x4]
700a7536: 4288         	cmp	r0, r1
700a7538: d209         	bhs	0x700a754e <PMU_init+0x15e> @ imm = #0x12
700a753a: e7ff         	b	0x700a753c <PMU_init+0x14c> @ imm = #-0x2
700a753c: 9808         	ldr	r0, [sp, #0x20]
700a753e: 2100         	movs	r1, #0x0
700a7540: f001 eb28    	blx	0x700a8b94 <CSL_armR5PmuEnableCntrOverflowIntr> @ imm = #0x1650
700a7544: e7ff         	b	0x700a7546 <PMU_init+0x156> @ imm = #-0x2
700a7546: 9808         	ldr	r0, [sp, #0x20]
700a7548: 3001         	adds	r0, #0x1
700a754a: 9008         	str	r0, [sp, #0x20]
700a754c: e7f0         	b	0x700a7530 <PMU_init+0x140> @ imm = #-0x20
700a754e: 9809         	ldr	r0, [sp, #0x24]
700a7550: 6800         	ldr	r0, [r0]
700a7552: 2801         	cmp	r0, #0x1
700a7554: d105         	bne	0x700a7562 <PMU_init+0x172> @ imm = #0xa
700a7556: e7ff         	b	0x700a7558 <PMU_init+0x168> @ imm = #-0x2
700a7558: 201f         	movs	r0, #0x1f
700a755a: 2100         	movs	r1, #0x0
700a755c: f001 eb1a    	blx	0x700a8b94 <CSL_armR5PmuEnableCntrOverflowIntr> @ imm = #0x1634
700a7560: e7ff         	b	0x700a7562 <PMU_init+0x172> @ imm = #-0x2
700a7562: f001 eb70    	blx	0x700a8c44 <CSL_armR5PmuResetCntrs> @ imm = #0x16e0
700a7566: f001 eb66    	blx	0x700a8c34 <CSL_armR5PmuResetCycleCnt> @ imm = #0x16cc
700a756a: 9809         	ldr	r0, [sp, #0x24]
700a756c: 6840         	ldr	r0, [r0, #0x4]
700a756e: f00c fbaf    	bl	0x700b3cd0 <PMU_enableAllCounters> @ imm = #0xc75e
700a7572: 2000         	movs	r0, #0x0
700a7574: b00a         	add	sp, #0x28
700a7576: bd80         	pop	{r7, pc}
		...

700a7580 <Sciclient_rmIrqProgramRoute>:
700a7580: b580         	push	{r7, lr}
700a7582: b092         	sub	sp, #0x48
700a7584: 9011         	str	r0, [sp, #0x44]
700a7586: f88d 1043    	strb.w	r1, [sp, #0x43]
700a758a: 2000         	movs	r0, #0x0
700a758c: 900f         	str	r0, [sp, #0x3c]
700a758e: 9003         	str	r0, [sp, #0xc]
700a7590: 9002         	str	r0, [sp, #0x8]
700a7592: f8ad 003a    	strh.w	r0, [sp, #0x3a]
700a7596: e7ff         	b	0x700a7598 <Sciclient_rmIrqProgramRoute+0x18> @ imm = #-0x2
700a7598: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a759c: 9001         	str	r0, [sp, #0x4]
700a759e: f00d fe87    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0xdd0e
700a75a2: 4601         	mov	r1, r0
700a75a4: 9801         	ldr	r0, [sp, #0x4]
700a75a6: 4288         	cmp	r0, r1
700a75a8: f280 80aa    	bge.w	0x700a7700 <Sciclient_rmIrqProgramRoute+0x180> @ imm = #0x154
700a75ac: e7ff         	b	0x700a75ae <Sciclient_rmIrqProgramRoute+0x2e> @ imm = #-0x2
700a75ae: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a75b2: f00d fae5    	bl	0x700b4b80 <Sciclient_rmPsGetIrqNode> @ imm = #0xd5ca
700a75b6: 900d         	str	r0, [sp, #0x34]
700a75b8: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a75bc: f00c f908    	bl	0x700b37d0 <Sciclient_rmPsGetInp> @ imm = #0xc210
700a75c0: 900c         	str	r0, [sp, #0x30]
700a75c2: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a75c6: f00c f923    	bl	0x700b3810 <Sciclient_rmPsGetOutp> @ imm = #0xc246
700a75ca: 900b         	str	r0, [sp, #0x2c]
700a75cc: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a75d0: 2800         	cmp	r0, #0x0
700a75d2: d154         	bne	0x700a767e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0xa8
700a75d4: e7ff         	b	0x700a75d6 <Sciclient_rmIrqProgramRoute+0x56> @ imm = #-0x2
700a75d6: 980d         	ldr	r0, [sp, #0x34]
700a75d8: 8800         	ldrh	r0, [r0]
700a75da: f00c fe61    	bl	0x700b42a0 <Sciclient_rmIaIsIa> @ imm = #0xccc2
700a75de: 2800         	cmp	r0, #0x0
700a75e0: d04d         	beq	0x700a767e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0x9a
700a75e2: e7ff         	b	0x700a75e4 <Sciclient_rmIrqProgramRoute+0x64> @ imm = #-0x2
700a75e4: f89d 0043    	ldrb.w	r0, [sp, #0x43]
700a75e8: 07c0         	lsls	r0, r0, #0x1f
700a75ea: 2800         	cmp	r0, #0x0
700a75ec: d047         	beq	0x700a767e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0x8e
700a75ee: e7ff         	b	0x700a75f0 <Sciclient_rmIrqProgramRoute+0x70> @ imm = #-0x2
700a75f0: 203c         	movs	r0, #0x3c
700a75f2: f2c8 0000    	movt	r0, #0x8000
700a75f6: 9006         	str	r0, [sp, #0x18]
700a75f8: 9811         	ldr	r0, [sp, #0x44]
700a75fa: 7900         	ldrb	r0, [r0, #0x4]
700a75fc: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a7600: 9811         	ldr	r0, [sp, #0x44]
700a7602: 88c0         	ldrh	r0, [r0, #0x6]
700a7604: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a7608: 9811         	ldr	r0, [sp, #0x44]
700a760a: 8900         	ldrh	r0, [r0, #0x8]
700a760c: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a7610: 9811         	ldr	r0, [sp, #0x44]
700a7612: 8a00         	ldrh	r0, [r0, #0x10]
700a7614: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a7618: 980b         	ldr	r0, [sp, #0x2c]
700a761a: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a761e: 980c         	ldr	r0, [sp, #0x30]
700a7620: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a7624: 9811         	ldr	r0, [sp, #0x44]
700a7626: 7d00         	ldrb	r0, [r0, #0x14]
700a7628: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a762c: 9811         	ldr	r0, [sp, #0x44]
700a762e: 6981         	ldr	r1, [r0, #0x18]
700a7630: a804         	add	r0, sp, #0x10
700a7632: f04f 32ff    	mov.w	r2, #0xffffffff
700a7636: f00a ffeb    	bl	0x700b2610 <Sciclient_rmIrqSetRaw> @ imm = #0xafd6
700a763a: 900f         	str	r0, [sp, #0x3c]
700a763c: 980f         	ldr	r0, [sp, #0x3c]
700a763e: b9e8         	cbnz	r0, 0x700a767c <Sciclient_rmIrqProgramRoute+0xfc> @ imm = #0x3a
700a7640: e7ff         	b	0x700a7642 <Sciclient_rmIrqProgramRoute+0xc2> @ imm = #-0x2
700a7642: 980d         	ldr	r0, [sp, #0x34]
700a7644: 8800         	ldrh	r0, [r0]
700a7646: f00a fe33    	bl	0x700b22b0 <Sciclient_rmIaGetInst> @ imm = #0xac66
700a764a: 9003         	str	r0, [sp, #0xc]
700a764c: 9803         	ldr	r0, [sp, #0xc]
700a764e: b1a0         	cbz	r0, 0x700a767a <Sciclient_rmIrqProgramRoute+0xfa> @ imm = #0x28
700a7650: e7ff         	b	0x700a7652 <Sciclient_rmIrqProgramRoute+0xd2> @ imm = #-0x2
700a7652: 9803         	ldr	r0, [sp, #0xc]
700a7654: 6901         	ldr	r1, [r0, #0x10]
700a7656: 9a0b         	ldr	r2, [sp, #0x2c]
700a7658: 5c88         	ldrb	r0, [r1, r2]
700a765a: 3001         	adds	r0, #0x1
700a765c: 5488         	strb	r0, [r1, r2]
700a765e: 980b         	ldr	r0, [sp, #0x2c]
700a7660: b950         	cbnz	r0, 0x700a7678 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #0x14
700a7662: e7ff         	b	0x700a7664 <Sciclient_rmIrqProgramRoute+0xe4> @ imm = #-0x2
700a7664: 9811         	ldr	r0, [sp, #0x44]
700a7666: 7d00         	ldrb	r0, [r0, #0x14]
700a7668: b930         	cbnz	r0, 0x700a7678 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #0xc
700a766a: e7ff         	b	0x700a766c <Sciclient_rmIrqProgramRoute+0xec> @ imm = #-0x2
700a766c: 980c         	ldr	r0, [sp, #0x30]
700a766e: 9903         	ldr	r1, [sp, #0xc]
700a7670: 890a         	ldrh	r2, [r1, #0x8]
700a7672: 1a80         	subs	r0, r0, r2
700a7674: 8288         	strh	r0, [r1, #0x14]
700a7676: e7ff         	b	0x700a7678 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #-0x2
700a7678: e7ff         	b	0x700a767a <Sciclient_rmIrqProgramRoute+0xfa> @ imm = #-0x2
700a767a: e7ff         	b	0x700a767c <Sciclient_rmIrqProgramRoute+0xfc> @ imm = #-0x2
700a767c: e7ff         	b	0x700a767e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #-0x2
700a767e: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7682: b390         	cbz	r0, 0x700a76ea <Sciclient_rmIrqProgramRoute+0x16a> @ imm = #0x64
700a7684: e7ff         	b	0x700a7686 <Sciclient_rmIrqProgramRoute+0x106> @ imm = #-0x2
700a7686: 2003         	movs	r0, #0x3
700a7688: f2c8 0000    	movt	r0, #0x8000
700a768c: 9006         	str	r0, [sp, #0x18]
700a768e: 9811         	ldr	r0, [sp, #0x44]
700a7690: 7900         	ldrb	r0, [r0, #0x4]
700a7692: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a7696: 980d         	ldr	r0, [sp, #0x34]
700a7698: 8800         	ldrh	r0, [r0]
700a769a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a769e: 980c         	ldr	r0, [sp, #0x30]
700a76a0: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a76a4: 980d         	ldr	r0, [sp, #0x34]
700a76a6: 8800         	ldrh	r0, [r0]
700a76a8: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a76ac: 980b         	ldr	r0, [sp, #0x2c]
700a76ae: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a76b2: 9811         	ldr	r0, [sp, #0x44]
700a76b4: 6981         	ldr	r1, [r0, #0x18]
700a76b6: a804         	add	r0, sp, #0x10
700a76b8: f04f 32ff    	mov.w	r2, #0xffffffff
700a76bc: f00a ffa8    	bl	0x700b2610 <Sciclient_rmIrqSetRaw> @ imm = #0xaf50
700a76c0: 900f         	str	r0, [sp, #0x3c]
700a76c2: 980f         	ldr	r0, [sp, #0x3c]
700a76c4: b980         	cbnz	r0, 0x700a76e8 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #0x20
700a76c6: e7ff         	b	0x700a76c8 <Sciclient_rmIrqProgramRoute+0x148> @ imm = #-0x2
700a76c8: 980b         	ldr	r0, [sp, #0x2c]
700a76ca: b968         	cbnz	r0, 0x700a76e8 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #0x1a
700a76cc: e7ff         	b	0x700a76ce <Sciclient_rmIrqProgramRoute+0x14e> @ imm = #-0x2
700a76ce: 980d         	ldr	r0, [sp, #0x34]
700a76d0: 8800         	ldrh	r0, [r0]
700a76d2: f00a f975    	bl	0x700b19c0 <Sciclient_rmIrGetInst> @ imm = #0xa2ea
700a76d6: 9002         	str	r0, [sp, #0x8]
700a76d8: 9802         	ldr	r0, [sp, #0x8]
700a76da: b120         	cbz	r0, 0x700a76e6 <Sciclient_rmIrqProgramRoute+0x166> @ imm = #0x8
700a76dc: e7ff         	b	0x700a76de <Sciclient_rmIrqProgramRoute+0x15e> @ imm = #-0x2
700a76de: 980b         	ldr	r0, [sp, #0x2c]
700a76e0: 9902         	ldr	r1, [sp, #0x8]
700a76e2: 8188         	strh	r0, [r1, #0xc]
700a76e4: e7ff         	b	0x700a76e6 <Sciclient_rmIrqProgramRoute+0x166> @ imm = #-0x2
700a76e6: e7ff         	b	0x700a76e8 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #-0x2
700a76e8: e7ff         	b	0x700a76ea <Sciclient_rmIrqProgramRoute+0x16a> @ imm = #-0x2
700a76ea: 980f         	ldr	r0, [sp, #0x3c]
700a76ec: b108         	cbz	r0, 0x700a76f2 <Sciclient_rmIrqProgramRoute+0x172> @ imm = #0x2
700a76ee: e7ff         	b	0x700a76f0 <Sciclient_rmIrqProgramRoute+0x170> @ imm = #-0x2
700a76f0: e006         	b	0x700a7700 <Sciclient_rmIrqProgramRoute+0x180> @ imm = #0xc
700a76f2: e7ff         	b	0x700a76f4 <Sciclient_rmIrqProgramRoute+0x174> @ imm = #-0x2
700a76f4: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a76f8: 3001         	adds	r0, #0x1
700a76fa: f8ad 003a    	strh.w	r0, [sp, #0x3a]
700a76fe: e74b         	b	0x700a7598 <Sciclient_rmIrqProgramRoute+0x18> @ imm = #-0x16a
700a7700: 980f         	ldr	r0, [sp, #0x3c]
700a7702: b012         	add	sp, #0x48
700a7704: bd80         	pop	{r7, pc}
		...
700a770e: 0000         	movs	r0, r0

700a7710 <_tx_thread_system_ni_resume>:
700a7710: b580         	push	{r7, lr}
700a7712: b088         	sub	sp, #0x20
700a7714: 9007         	str	r0, [sp, #0x1c]
700a7716: 9807         	ldr	r0, [sp, #0x1c]
700a7718: 6e80         	ldr	r0, [r0, #0x68]
700a771a: b128         	cbz	r0, 0x700a7728 <_tx_thread_system_ni_resume+0x18> @ imm = #0xa
700a771c: e7ff         	b	0x700a771e <_tx_thread_system_ni_resume+0xe> @ imm = #-0x2
700a771e: 9807         	ldr	r0, [sp, #0x1c]
700a7720: 3050         	adds	r0, #0x50
700a7722: f009 fdd5    	bl	0x700b12d0 <_tx_timer_system_deactivate> @ imm = #0x9baa
700a7726: e7ff         	b	0x700a7728 <_tx_thread_system_ni_resume+0x18> @ imm = #-0x2
700a7728: 9807         	ldr	r0, [sp, #0x1c]
700a772a: 6b40         	ldr	r0, [r0, #0x34]
700a772c: 2800         	cmp	r0, #0x0
700a772e: f000 808c    	beq.w	0x700a784a <_tx_thread_system_ni_resume+0x13a> @ imm = #0x118
700a7732: e7ff         	b	0x700a7734 <_tx_thread_system_ni_resume+0x24> @ imm = #-0x2
700a7734: 9807         	ldr	r0, [sp, #0x1c]
700a7736: 6b80         	ldr	r0, [r0, #0x38]
700a7738: 2800         	cmp	r0, #0x0
700a773a: d17e         	bne	0x700a783a <_tx_thread_system_ni_resume+0x12a> @ imm = #0xfc
700a773c: e7ff         	b	0x700a773e <_tx_thread_system_ni_resume+0x2e> @ imm = #-0x2
700a773e: 9907         	ldr	r1, [sp, #0x1c]
700a7740: 2000         	movs	r0, #0x0
700a7742: 6348         	str	r0, [r1, #0x34]
700a7744: 9807         	ldr	r0, [sp, #0x1c]
700a7746: 6b00         	ldr	r0, [r0, #0x30]
700a7748: 9006         	str	r0, [sp, #0x18]
700a774a: 9906         	ldr	r1, [sp, #0x18]
700a774c: f64a 0034    	movw	r0, #0xa834
700a7750: f2c7 0008    	movt	r0, #0x7008
700a7754: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a7758: 9004         	str	r0, [sp, #0x10]
700a775a: 9804         	ldr	r0, [sp, #0x10]
700a775c: 2800         	cmp	r0, #0x0
700a775e: d15b         	bne	0x700a7818 <_tx_thread_system_ni_resume+0x108> @ imm = #0xb6
700a7760: e7ff         	b	0x700a7762 <_tx_thread_system_ni_resume+0x52> @ imm = #-0x2
700a7762: 9807         	ldr	r0, [sp, #0x1c]
700a7764: 9a06         	ldr	r2, [sp, #0x18]
700a7766: f64a 0134    	movw	r1, #0xa834
700a776a: f2c7 0108    	movt	r1, #0x7008
700a776e: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a7772: 9807         	ldr	r0, [sp, #0x1c]
700a7774: 6200         	str	r0, [r0, #0x20]
700a7776: 9807         	ldr	r0, [sp, #0x1c]
700a7778: 6240         	str	r0, [r0, #0x24]
700a777a: 9906         	ldr	r1, [sp, #0x18]
700a777c: 2001         	movs	r0, #0x1
700a777e: 4088         	lsls	r0, r1
700a7780: 9005         	str	r0, [sp, #0x14]
700a7782: f64a 2180    	movw	r1, #0xaa80
700a7786: f2c7 0108    	movt	r1, #0x7008
700a778a: 6808         	ldr	r0, [r1]
700a778c: 9a05         	ldr	r2, [sp, #0x14]
700a778e: 4310         	orrs	r0, r2
700a7790: 6008         	str	r0, [r1]
700a7792: 9806         	ldr	r0, [sp, #0x18]
700a7794: f64a 2174    	movw	r1, #0xaa74
700a7798: f2c7 0108    	movt	r1, #0x7008
700a779c: 6809         	ldr	r1, [r1]
700a779e: 4288         	cmp	r0, r1
700a77a0: d239         	bhs	0x700a7816 <_tx_thread_system_ni_resume+0x106> @ imm = #0x72
700a77a2: e7ff         	b	0x700a77a4 <_tx_thread_system_ni_resume+0x94> @ imm = #-0x2
700a77a4: 9806         	ldr	r0, [sp, #0x18]
700a77a6: f64a 2174    	movw	r1, #0xaa74
700a77aa: f2c7 0108    	movt	r1, #0x7008
700a77ae: 6008         	str	r0, [r1]
700a77b0: f64a 2070    	movw	r0, #0xaa70
700a77b4: f2c7 0008    	movt	r0, #0x7008
700a77b8: 6800         	ldr	r0, [r0]
700a77ba: 9002         	str	r0, [sp, #0x8]
700a77bc: 9802         	ldr	r0, [sp, #0x8]
700a77be: b938         	cbnz	r0, 0x700a77d0 <_tx_thread_system_ni_resume+0xc0> @ imm = #0xe
700a77c0: e7ff         	b	0x700a77c2 <_tx_thread_system_ni_resume+0xb2> @ imm = #-0x2
700a77c2: 9807         	ldr	r0, [sp, #0x1c]
700a77c4: f64a 2170    	movw	r1, #0xaa70
700a77c8: f2c7 0108    	movt	r1, #0x7008
700a77cc: 6008         	str	r0, [r1]
700a77ce: e021         	b	0x700a7814 <_tx_thread_system_ni_resume+0x104> @ imm = #0x42
700a77d0: 9806         	ldr	r0, [sp, #0x18]
700a77d2: 9902         	ldr	r1, [sp, #0x8]
700a77d4: 6c09         	ldr	r1, [r1, #0x40]
700a77d6: 4288         	cmp	r0, r1
700a77d8: d21b         	bhs	0x700a7812 <_tx_thread_system_ni_resume+0x102> @ imm = #0x36
700a77da: e7ff         	b	0x700a77dc <_tx_thread_system_ni_resume+0xcc> @ imm = #-0x2
700a77dc: 9807         	ldr	r0, [sp, #0x1c]
700a77de: f64a 2170    	movw	r1, #0xaa70
700a77e2: f2c7 0108    	movt	r1, #0x7008
700a77e6: 6008         	str	r0, [r1]
700a77e8: f64a 207c    	movw	r0, #0xaa7c
700a77ec: f2c7 0008    	movt	r0, #0x7008
700a77f0: 6800         	ldr	r0, [r0]
700a77f2: 9000         	str	r0, [sp]
700a77f4: 9800         	ldr	r0, [sp]
700a77f6: f248 1138    	movw	r1, #0x8138
700a77fa: f2c7 010b    	movt	r1, #0x700b
700a77fe: 6809         	ldr	r1, [r1]
700a7800: 4308         	orrs	r0, r1
700a7802: 9000         	str	r0, [sp]
700a7804: 9800         	ldr	r0, [sp]
700a7806: b918         	cbnz	r0, 0x700a7810 <_tx_thread_system_ni_resume+0x100> @ imm = #0x6
700a7808: e7ff         	b	0x700a780a <_tx_thread_system_ni_resume+0xfa> @ imm = #-0x2
700a780a: f00b e87a    	blx	0x700b2900 <_tx_thread_system_return> @ imm = #0xb0f4
700a780e: e7ff         	b	0x700a7810 <_tx_thread_system_ni_resume+0x100> @ imm = #-0x2
700a7810: e03f         	b	0x700a7892 <_tx_thread_system_ni_resume+0x182> @ imm = #0x7e
700a7812: e7ff         	b	0x700a7814 <_tx_thread_system_ni_resume+0x104> @ imm = #-0x2
700a7814: e7ff         	b	0x700a7816 <_tx_thread_system_ni_resume+0x106> @ imm = #-0x2
700a7816: e00f         	b	0x700a7838 <_tx_thread_system_ni_resume+0x128> @ imm = #0x1e
700a7818: 9804         	ldr	r0, [sp, #0x10]
700a781a: 6a40         	ldr	r0, [r0, #0x24]
700a781c: 9003         	str	r0, [sp, #0xc]
700a781e: 9807         	ldr	r0, [sp, #0x1c]
700a7820: 9903         	ldr	r1, [sp, #0xc]
700a7822: 6208         	str	r0, [r1, #0x20]
700a7824: 9807         	ldr	r0, [sp, #0x1c]
700a7826: 9904         	ldr	r1, [sp, #0x10]
700a7828: 6248         	str	r0, [r1, #0x24]
700a782a: 9803         	ldr	r0, [sp, #0xc]
700a782c: 9907         	ldr	r1, [sp, #0x1c]
700a782e: 6248         	str	r0, [r1, #0x24]
700a7830: 9804         	ldr	r0, [sp, #0x10]
700a7832: 9907         	ldr	r1, [sp, #0x1c]
700a7834: 6208         	str	r0, [r1, #0x20]
700a7836: e7ff         	b	0x700a7838 <_tx_thread_system_ni_resume+0x128> @ imm = #-0x2
700a7838: e006         	b	0x700a7848 <_tx_thread_system_ni_resume+0x138> @ imm = #0xc
700a783a: 9907         	ldr	r1, [sp, #0x1c]
700a783c: 2000         	movs	r0, #0x0
700a783e: 6388         	str	r0, [r1, #0x38]
700a7840: 9907         	ldr	r1, [sp, #0x1c]
700a7842: 2003         	movs	r0, #0x3
700a7844: 6348         	str	r0, [r1, #0x34]
700a7846: e7ff         	b	0x700a7848 <_tx_thread_system_ni_resume+0x138> @ imm = #-0x2
700a7848: e7ff         	b	0x700a784a <_tx_thread_system_ni_resume+0x13a> @ imm = #-0x2
700a784a: f64a 206c    	movw	r0, #0xaa6c
700a784e: f2c7 0008    	movt	r0, #0x7008
700a7852: 6800         	ldr	r0, [r0]
700a7854: 9001         	str	r0, [sp, #0x4]
700a7856: 9801         	ldr	r0, [sp, #0x4]
700a7858: f64a 2170    	movw	r1, #0xaa70
700a785c: f2c7 0108    	movt	r1, #0x7008
700a7860: 6809         	ldr	r1, [r1]
700a7862: 4288         	cmp	r0, r1
700a7864: d015         	beq	0x700a7892 <_tx_thread_system_ni_resume+0x182> @ imm = #0x2a
700a7866: e7ff         	b	0x700a7868 <_tx_thread_system_ni_resume+0x158> @ imm = #-0x2
700a7868: f64a 207c    	movw	r0, #0xaa7c
700a786c: f2c7 0008    	movt	r0, #0x7008
700a7870: 6800         	ldr	r0, [r0]
700a7872: 9000         	str	r0, [sp]
700a7874: 9800         	ldr	r0, [sp]
700a7876: f248 1138    	movw	r1, #0x8138
700a787a: f2c7 010b    	movt	r1, #0x700b
700a787e: 6809         	ldr	r1, [r1]
700a7880: 4308         	orrs	r0, r1
700a7882: 9000         	str	r0, [sp]
700a7884: 9800         	ldr	r0, [sp]
700a7886: b918         	cbnz	r0, 0x700a7890 <_tx_thread_system_ni_resume+0x180> @ imm = #0x6
700a7888: e7ff         	b	0x700a788a <_tx_thread_system_ni_resume+0x17a> @ imm = #-0x2
700a788a: f00b e83a    	blx	0x700b2900 <_tx_thread_system_return> @ imm = #0xb074
700a788e: e7ff         	b	0x700a7890 <_tx_thread_system_ni_resume+0x180> @ imm = #-0x2
700a7890: e7ff         	b	0x700a7892 <_tx_thread_system_ni_resume+0x182> @ imm = #-0x2
700a7892: b008         	add	sp, #0x20
700a7894: bd80         	pop	{r7, pc}
		...
700a789e: 0000         	movs	r0, r0

700a78a0 <Udma_chEnableLocal>:
700a78a0: b580         	push	{r7, lr}
700a78a2: b08e         	sub	sp, #0x38
700a78a4: 900d         	str	r0, [sp, #0x34]
700a78a6: 980d         	ldr	r0, [sp, #0x34]
700a78a8: 6e80         	ldr	r0, [r0, #0x68]
700a78aa: 900b         	str	r0, [sp, #0x2c]
700a78ac: 980b         	ldr	r0, [sp, #0x2c]
700a78ae: 6800         	ldr	r0, [r0]
700a78b0: 2801         	cmp	r0, #0x1
700a78b2: d163         	bne	0x700a797c <Udma_chEnableLocal+0xdc> @ imm = #0xc6
700a78b4: e7ff         	b	0x700a78b6 <Udma_chEnableLocal+0x16> @ imm = #-0x2
700a78b6: 2001         	movs	r0, #0x1
700a78b8: 9005         	str	r0, [sp, #0x14]
700a78ba: 2000         	movs	r0, #0x0
700a78bc: 9006         	str	r0, [sp, #0x18]
700a78be: 9009         	str	r0, [sp, #0x24]
700a78c0: 9007         	str	r0, [sp, #0x1c]
700a78c2: 9008         	str	r0, [sp, #0x20]
700a78c4: 980d         	ldr	r0, [sp, #0x34]
700a78c6: 7800         	ldrb	r0, [r0]
700a78c8: 0740         	lsls	r0, r0, #0x1d
700a78ca: 2800         	cmp	r0, #0x0
700a78cc: d508         	bpl	0x700a78e0 <Udma_chEnableLocal+0x40> @ imm = #0x10
700a78ce: e7ff         	b	0x700a78d0 <Udma_chEnableLocal+0x30> @ imm = #-0x2
700a78d0: 980b         	ldr	r0, [sp, #0x2c]
700a78d2: 3008         	adds	r0, #0x8
700a78d4: 990d         	ldr	r1, [sp, #0x34]
700a78d6: 6ec9         	ldr	r1, [r1, #0x6c]
700a78d8: aa05         	add	r2, sp, #0x14
700a78da: f00c fda1    	bl	0x700b4420 <CSL_bcdmaSetTxRT> @ imm = #0xcb42
700a78de: e04c         	b	0x700a797a <Udma_chEnableLocal+0xda> @ imm = #0x98
700a78e0: 980d         	ldr	r0, [sp, #0x34]
700a78e2: 7800         	ldrb	r0, [r0]
700a78e4: 07c0         	lsls	r0, r0, #0x1f
700a78e6: b300         	cbz	r0, 0x700a792a <Udma_chEnableLocal+0x8a> @ imm = #0x40
700a78e8: e7ff         	b	0x700a78ea <Udma_chEnableLocal+0x4a> @ imm = #-0x2
700a78ea: 980d         	ldr	r0, [sp, #0x34]
700a78ec: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a78f0: f500 7008    	add.w	r0, r0, #0x220
700a78f4: f00d fcc4    	bl	0x700b5280 <CSL_REG32_RD_RAW> @ imm = #0xd988
700a78f8: 900c         	str	r0, [sp, #0x30]
700a78fa: 980c         	ldr	r0, [sp, #0x30]
700a78fc: f040 4000    	orr	r0, r0, #0x80000000
700a7900: 900c         	str	r0, [sp, #0x30]
700a7902: 980d         	ldr	r0, [sp, #0x34]
700a7904: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a7908: f500 7008    	add.w	r0, r0, #0x220
700a790c: 990c         	ldr	r1, [sp, #0x30]
700a790e: f00d fc37    	bl	0x700b5180 <CSL_REG32_WR_RAW> @ imm = #0xd86e
700a7912: 9a0b         	ldr	r2, [sp, #0x2c]
700a7914: f102 0008    	add.w	r0, r2, #0x8
700a7918: 990d         	ldr	r1, [sp, #0x34]
700a791a: 6ec9         	ldr	r1, [r1, #0x6c]
700a791c: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a7920: 4411         	add	r1, r2
700a7922: aa05         	add	r2, sp, #0x14
700a7924: f00c fd7c    	bl	0x700b4420 <CSL_bcdmaSetTxRT> @ imm = #0xcaf8
700a7928: e026         	b	0x700a7978 <Udma_chEnableLocal+0xd8> @ imm = #0x4c
700a792a: 980d         	ldr	r0, [sp, #0x34]
700a792c: 7800         	ldrb	r0, [r0]
700a792e: 0780         	lsls	r0, r0, #0x1e
700a7930: 2800         	cmp	r0, #0x0
700a7932: d520         	bpl	0x700a7976 <Udma_chEnableLocal+0xd6> @ imm = #0x40
700a7934: e7ff         	b	0x700a7936 <Udma_chEnableLocal+0x96> @ imm = #-0x2
700a7936: 9a0b         	ldr	r2, [sp, #0x2c]
700a7938: f102 0008    	add.w	r0, r2, #0x8
700a793c: 990d         	ldr	r1, [sp, #0x34]
700a793e: 6f09         	ldr	r1, [r1, #0x70]
700a7940: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a7944: 4411         	add	r1, r2
700a7946: aa05         	add	r2, sp, #0x14
700a7948: f00c fd52    	bl	0x700b43f0 <CSL_bcdmaSetRxRT> @ imm = #0xcaa4
700a794c: 980d         	ldr	r0, [sp, #0x34]
700a794e: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a7952: f500 7008    	add.w	r0, r0, #0x220
700a7956: f00d fc93    	bl	0x700b5280 <CSL_REG32_RD_RAW> @ imm = #0xd926
700a795a: 900c         	str	r0, [sp, #0x30]
700a795c: 980c         	ldr	r0, [sp, #0x30]
700a795e: f040 4000    	orr	r0, r0, #0x80000000
700a7962: 900c         	str	r0, [sp, #0x30]
700a7964: 980d         	ldr	r0, [sp, #0x34]
700a7966: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a796a: f500 7008    	add.w	r0, r0, #0x220
700a796e: 990c         	ldr	r1, [sp, #0x30]
700a7970: f00d fc06    	bl	0x700b5180 <CSL_REG32_WR_RAW> @ imm = #0xd80c
700a7974: e7ff         	b	0x700a7976 <Udma_chEnableLocal+0xd6> @ imm = #-0x2
700a7976: e7ff         	b	0x700a7978 <Udma_chEnableLocal+0xd8> @ imm = #-0x2
700a7978: e7ff         	b	0x700a797a <Udma_chEnableLocal+0xda> @ imm = #-0x2
700a797a: e050         	b	0x700a7a1e <Udma_chEnableLocal+0x17e> @ imm = #0xa0
700a797c: 980b         	ldr	r0, [sp, #0x2c]
700a797e: 6800         	ldr	r0, [r0]
700a7980: 2802         	cmp	r0, #0x2
700a7982: d14b         	bne	0x700a7a1c <Udma_chEnableLocal+0x17c> @ imm = #0x96
700a7984: e7ff         	b	0x700a7986 <Udma_chEnableLocal+0xe6> @ imm = #-0x2
700a7986: 2001         	movs	r0, #0x1
700a7988: 9000         	str	r0, [sp]
700a798a: 2000         	movs	r0, #0x0
700a798c: 9001         	str	r0, [sp, #0x4]
700a798e: 9004         	str	r0, [sp, #0x10]
700a7990: 9002         	str	r0, [sp, #0x8]
700a7992: 9003         	str	r0, [sp, #0xc]
700a7994: 980d         	ldr	r0, [sp, #0x34]
700a7996: 7800         	ldrb	r0, [r0]
700a7998: 07c0         	lsls	r0, r0, #0x1f
700a799a: b1e0         	cbz	r0, 0x700a79d6 <Udma_chEnableLocal+0x136> @ imm = #0x38
700a799c: e7ff         	b	0x700a799e <Udma_chEnableLocal+0xfe> @ imm = #-0x2
700a799e: 980d         	ldr	r0, [sp, #0x34]
700a79a0: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a79a4: f500 7008    	add.w	r0, r0, #0x220
700a79a8: f00d fc6a    	bl	0x700b5280 <CSL_REG32_RD_RAW> @ imm = #0xd8d4
700a79ac: 900c         	str	r0, [sp, #0x30]
700a79ae: 980c         	ldr	r0, [sp, #0x30]
700a79b0: f040 4000    	orr	r0, r0, #0x80000000
700a79b4: 900c         	str	r0, [sp, #0x30]
700a79b6: 980d         	ldr	r0, [sp, #0x34]
700a79b8: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a79bc: f500 7008    	add.w	r0, r0, #0x220
700a79c0: 990c         	ldr	r1, [sp, #0x30]
700a79c2: f00d fbdd    	bl	0x700b5180 <CSL_REG32_WR_RAW> @ imm = #0xd7ba
700a79c6: 980b         	ldr	r0, [sp, #0x2c]
700a79c8: 3054         	adds	r0, #0x54
700a79ca: 990d         	ldr	r1, [sp, #0x34]
700a79cc: 6ec9         	ldr	r1, [r1, #0x6c]
700a79ce: 466a         	mov	r2, sp
700a79d0: f00c f85e    	bl	0x700b3a90 <CSL_pktdmaSetTxRT> @ imm = #0xc0bc
700a79d4: e7ff         	b	0x700a79d6 <Udma_chEnableLocal+0x136> @ imm = #-0x2
700a79d6: 980d         	ldr	r0, [sp, #0x34]
700a79d8: 7800         	ldrb	r0, [r0]
700a79da: 0780         	lsls	r0, r0, #0x1e
700a79dc: 2800         	cmp	r0, #0x0
700a79de: d51c         	bpl	0x700a7a1a <Udma_chEnableLocal+0x17a> @ imm = #0x38
700a79e0: e7ff         	b	0x700a79e2 <Udma_chEnableLocal+0x142> @ imm = #-0x2
700a79e2: 980b         	ldr	r0, [sp, #0x2c]
700a79e4: 3054         	adds	r0, #0x54
700a79e6: 990d         	ldr	r1, [sp, #0x34]
700a79e8: 6f09         	ldr	r1, [r1, #0x70]
700a79ea: 466a         	mov	r2, sp
700a79ec: f00c f830    	bl	0x700b3a50 <CSL_pktdmaSetRxRT> @ imm = #0xc060
700a79f0: 980d         	ldr	r0, [sp, #0x34]
700a79f2: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a79f6: f500 7008    	add.w	r0, r0, #0x220
700a79fa: f00d fc41    	bl	0x700b5280 <CSL_REG32_RD_RAW> @ imm = #0xd882
700a79fe: 900c         	str	r0, [sp, #0x30]
700a7a00: 980c         	ldr	r0, [sp, #0x30]
700a7a02: f040 4000    	orr	r0, r0, #0x80000000
700a7a06: 900c         	str	r0, [sp, #0x30]
700a7a08: 980d         	ldr	r0, [sp, #0x34]
700a7a0a: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a7a0e: f500 7008    	add.w	r0, r0, #0x220
700a7a12: 990c         	ldr	r1, [sp, #0x30]
700a7a14: f00d fbb4    	bl	0x700b5180 <CSL_REG32_WR_RAW> @ imm = #0xd768
700a7a18: e7ff         	b	0x700a7a1a <Udma_chEnableLocal+0x17a> @ imm = #-0x2
700a7a1a: e7ff         	b	0x700a7a1c <Udma_chEnableLocal+0x17c> @ imm = #-0x2
700a7a1c: e7ff         	b	0x700a7a1e <Udma_chEnableLocal+0x17e> @ imm = #-0x2
700a7a1e: b00e         	add	sp, #0x38
700a7a20: bd80         	pop	{r7, pc}
		...
700a7a2e: 0000         	movs	r0, r0

700a7a30 <Udma_chConfigPdma>:
700a7a30: b580         	push	{r7, lr}
700a7a32: b08a         	sub	sp, #0x28
700a7a34: 9009         	str	r0, [sp, #0x24]
700a7a36: 9108         	str	r1, [sp, #0x20]
700a7a38: 2000         	movs	r0, #0x0
700a7a3a: 9007         	str	r0, [sp, #0x1c]
700a7a3c: 9006         	str	r0, [sp, #0x18]
700a7a3e: 9005         	str	r0, [sp, #0x14]
700a7a40: 9004         	str	r0, [sp, #0x10]
700a7a42: 9809         	ldr	r0, [sp, #0x24]
700a7a44: 9002         	str	r0, [sp, #0x8]
700a7a46: 9802         	ldr	r0, [sp, #0x8]
700a7a48: b1a0         	cbz	r0, 0x700a7a74 <Udma_chConfigPdma+0x44> @ imm = #0x28
700a7a4a: e7ff         	b	0x700a7a4c <Udma_chConfigPdma+0x1c> @ imm = #-0x2
700a7a4c: 9808         	ldr	r0, [sp, #0x20]
700a7a4e: b188         	cbz	r0, 0x700a7a74 <Udma_chConfigPdma+0x44> @ imm = #0x22
700a7a50: e7ff         	b	0x700a7a52 <Udma_chConfigPdma+0x22> @ imm = #-0x2
700a7a52: 9802         	ldr	r0, [sp, #0x8]
700a7a54: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a7a58: f64a 31cd    	movw	r1, #0xabcd
700a7a5c: f6ca 31dc    	movt	r1, #0xabdc
700a7a60: 4288         	cmp	r0, r1
700a7a62: d107         	bne	0x700a7a74 <Udma_chConfigPdma+0x44> @ imm = #0xe
700a7a64: e7ff         	b	0x700a7a66 <Udma_chConfigPdma+0x36> @ imm = #-0x2
700a7a66: 9802         	ldr	r0, [sp, #0x8]
700a7a68: 6800         	ldr	r0, [r0]
700a7a6a: f000 0008    	and	r0, r0, #0x8
700a7a6e: 2808         	cmp	r0, #0x8
700a7a70: d004         	beq	0x700a7a7c <Udma_chConfigPdma+0x4c> @ imm = #0x8
700a7a72: e7ff         	b	0x700a7a74 <Udma_chConfigPdma+0x44> @ imm = #-0x2
700a7a74: f06f 0001    	mvn	r0, #0x1
700a7a78: 9007         	str	r0, [sp, #0x1c]
700a7a7a: e7ff         	b	0x700a7a7c <Udma_chConfigPdma+0x4c> @ imm = #-0x2
700a7a7c: 9807         	ldr	r0, [sp, #0x1c]
700a7a7e: b9a8         	cbnz	r0, 0x700a7aac <Udma_chConfigPdma+0x7c> @ imm = #0x2a
700a7a80: e7ff         	b	0x700a7a82 <Udma_chConfigPdma+0x52> @ imm = #-0x2
700a7a82: 9802         	ldr	r0, [sp, #0x8]
700a7a84: 6e80         	ldr	r0, [r0, #0x68]
700a7a86: 9003         	str	r0, [sp, #0xc]
700a7a88: 9803         	ldr	r0, [sp, #0xc]
700a7a8a: b150         	cbz	r0, 0x700a7aa2 <Udma_chConfigPdma+0x72> @ imm = #0x14
700a7a8c: e7ff         	b	0x700a7a8e <Udma_chConfigPdma+0x5e> @ imm = #-0x2
700a7a8e: 9803         	ldr	r0, [sp, #0xc]
700a7a90: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a7a94: f64a 31cd    	movw	r1, #0xabcd
700a7a98: f6ca 31dc    	movt	r1, #0xabdc
700a7a9c: 4288         	cmp	r0, r1
700a7a9e: d004         	beq	0x700a7aaa <Udma_chConfigPdma+0x7a> @ imm = #0x8
700a7aa0: e7ff         	b	0x700a7aa2 <Udma_chConfigPdma+0x72> @ imm = #-0x2
700a7aa2: f04f 30ff    	mov.w	r0, #0xffffffff
700a7aa6: 9007         	str	r0, [sp, #0x1c]
700a7aa8: e7ff         	b	0x700a7aaa <Udma_chConfigPdma+0x7a> @ imm = #-0x2
700a7aaa: e7ff         	b	0x700a7aac <Udma_chConfigPdma+0x7c> @ imm = #-0x2
700a7aac: 9807         	ldr	r0, [sp, #0x1c]
700a7aae: 2800         	cmp	r0, #0x0
700a7ab0: d17a         	bne	0x700a7ba8 <Udma_chConfigPdma+0x178> @ imm = #0xf4
700a7ab2: e7ff         	b	0x700a7ab4 <Udma_chConfigPdma+0x84> @ imm = #-0x2
700a7ab4: 9803         	ldr	r0, [sp, #0xc]
700a7ab6: 6800         	ldr	r0, [r0]
700a7ab8: 2801         	cmp	r0, #0x1
700a7aba: d137         	bne	0x700a7b2c <Udma_chConfigPdma+0xfc> @ imm = #0x6e
700a7abc: e7ff         	b	0x700a7abe <Udma_chConfigPdma+0x8e> @ imm = #-0x2
700a7abe: 9802         	ldr	r0, [sp, #0x8]
700a7ac0: 7800         	ldrb	r0, [r0]
700a7ac2: 07c0         	lsls	r0, r0, #0x1f
700a7ac4: b198         	cbz	r0, 0x700a7aee <Udma_chConfigPdma+0xbe> @ imm = #0x26
700a7ac6: e7ff         	b	0x700a7ac8 <Udma_chConfigPdma+0x98> @ imm = #-0x2
700a7ac8: 9802         	ldr	r0, [sp, #0x8]
700a7aca: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a7ace: f500 7008    	add.w	r0, r0, #0x220
700a7ad2: 9006         	str	r0, [sp, #0x18]
700a7ad4: 9802         	ldr	r0, [sp, #0x8]
700a7ad6: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a7ada: f500 7001    	add.w	r0, r0, #0x204
700a7ade: 9004         	str	r0, [sp, #0x10]
700a7ae0: 9802         	ldr	r0, [sp, #0x8]
700a7ae2: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a7ae6: f500 7000    	add.w	r0, r0, #0x200
700a7aea: 9005         	str	r0, [sp, #0x14]
700a7aec: e012         	b	0x700a7b14 <Udma_chConfigPdma+0xe4> @ imm = #0x24
700a7aee: 9802         	ldr	r0, [sp, #0x8]
700a7af0: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a7af4: f500 7008    	add.w	r0, r0, #0x220
700a7af8: 9006         	str	r0, [sp, #0x18]
700a7afa: 9802         	ldr	r0, [sp, #0x8]
700a7afc: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a7b00: f500 7001    	add.w	r0, r0, #0x204
700a7b04: 9004         	str	r0, [sp, #0x10]
700a7b06: 9802         	ldr	r0, [sp, #0x8]
700a7b08: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a7b0c: f500 7000    	add.w	r0, r0, #0x200
700a7b10: 9005         	str	r0, [sp, #0x14]
700a7b12: e7ff         	b	0x700a7b14 <Udma_chConfigPdma+0xe4> @ imm = #-0x2
700a7b14: 9803         	ldr	r0, [sp, #0xc]
700a7b16: 9908         	ldr	r1, [sp, #0x20]
700a7b18: 9a06         	ldr	r2, [sp, #0x18]
700a7b1a: 9b04         	ldr	r3, [sp, #0x10]
700a7b1c: f8dd c014    	ldr.w	r12, [sp, #0x14]
700a7b20: 46ee         	mov	lr, sp
700a7b22: f8ce c000    	str.w	r12, [lr]
700a7b26: f00a ffab    	bl	0x700b2a80 <Udma_chSetPeerReg> @ imm = #0xaf56
700a7b2a: e03c         	b	0x700a7ba6 <Udma_chConfigPdma+0x176> @ imm = #0x78
700a7b2c: 9803         	ldr	r0, [sp, #0xc]
700a7b2e: 6800         	ldr	r0, [r0]
700a7b30: 2802         	cmp	r0, #0x2
700a7b32: d137         	bne	0x700a7ba4 <Udma_chConfigPdma+0x174> @ imm = #0x6e
700a7b34: e7ff         	b	0x700a7b36 <Udma_chConfigPdma+0x106> @ imm = #-0x2
700a7b36: 9802         	ldr	r0, [sp, #0x8]
700a7b38: 7800         	ldrb	r0, [r0]
700a7b3a: 07c0         	lsls	r0, r0, #0x1f
700a7b3c: b198         	cbz	r0, 0x700a7b66 <Udma_chConfigPdma+0x136> @ imm = #0x26
700a7b3e: e7ff         	b	0x700a7b40 <Udma_chConfigPdma+0x110> @ imm = #-0x2
700a7b40: 9802         	ldr	r0, [sp, #0x8]
700a7b42: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a7b46: f500 7008    	add.w	r0, r0, #0x220
700a7b4a: 9006         	str	r0, [sp, #0x18]
700a7b4c: 9802         	ldr	r0, [sp, #0x8]
700a7b4e: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a7b52: f500 7001    	add.w	r0, r0, #0x204
700a7b56: 9004         	str	r0, [sp, #0x10]
700a7b58: 9802         	ldr	r0, [sp, #0x8]
700a7b5a: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a7b5e: f500 7000    	add.w	r0, r0, #0x200
700a7b62: 9005         	str	r0, [sp, #0x14]
700a7b64: e012         	b	0x700a7b8c <Udma_chConfigPdma+0x15c> @ imm = #0x24
700a7b66: 9802         	ldr	r0, [sp, #0x8]
700a7b68: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a7b6c: f500 7008    	add.w	r0, r0, #0x220
700a7b70: 9006         	str	r0, [sp, #0x18]
700a7b72: 9802         	ldr	r0, [sp, #0x8]
700a7b74: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a7b78: f500 7001    	add.w	r0, r0, #0x204
700a7b7c: 9004         	str	r0, [sp, #0x10]
700a7b7e: 9802         	ldr	r0, [sp, #0x8]
700a7b80: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a7b84: f500 7000    	add.w	r0, r0, #0x200
700a7b88: 9005         	str	r0, [sp, #0x14]
700a7b8a: e7ff         	b	0x700a7b8c <Udma_chConfigPdma+0x15c> @ imm = #-0x2
700a7b8c: 9803         	ldr	r0, [sp, #0xc]
700a7b8e: 9908         	ldr	r1, [sp, #0x20]
700a7b90: 9a06         	ldr	r2, [sp, #0x18]
700a7b92: 9b04         	ldr	r3, [sp, #0x10]
700a7b94: f8dd c014    	ldr.w	r12, [sp, #0x14]
700a7b98: 46ee         	mov	lr, sp
700a7b9a: f8ce c000    	str.w	r12, [lr]
700a7b9e: f00a ff6f    	bl	0x700b2a80 <Udma_chSetPeerReg> @ imm = #0xaede
700a7ba2: e7ff         	b	0x700a7ba4 <Udma_chConfigPdma+0x174> @ imm = #-0x2
700a7ba4: e7ff         	b	0x700a7ba6 <Udma_chConfigPdma+0x176> @ imm = #-0x2
700a7ba6: e7ff         	b	0x700a7ba8 <Udma_chConfigPdma+0x178> @ imm = #-0x2
700a7ba8: 9807         	ldr	r0, [sp, #0x1c]
700a7baa: b00a         	add	sp, #0x28
700a7bac: bd80         	pop	{r7, pc}
700a7bae: 0000         	movs	r0, r0

700a7bb0 <CSL_bcdmaChanOpTeardownChan>:
700a7bb0: b580         	push	{r7, lr}
700a7bb2: b08c         	sub	sp, #0x30
700a7bb4: 900b         	str	r0, [sp, #0x2c]
700a7bb6: 910a         	str	r1, [sp, #0x28]
700a7bb8: 9209         	str	r2, [sp, #0x24]
700a7bba: 9308         	str	r3, [sp, #0x20]
700a7bbc: 2000         	movs	r0, #0x0
700a7bbe: 9007         	str	r0, [sp, #0x1c]
700a7bc0: 980b         	ldr	r0, [sp, #0x2c]
700a7bc2: 990a         	ldr	r1, [sp, #0x28]
700a7bc4: 9a09         	ldr	r2, [sp, #0x24]
700a7bc6: f008 fde3    	bl	0x700b0790 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x8bc6
700a7bca: b920         	cbnz	r0, 0x700a7bd6 <CSL_bcdmaChanOpTeardownChan+0x26> @ imm = #0x8
700a7bcc: e7ff         	b	0x700a7bce <CSL_bcdmaChanOpTeardownChan+0x1e> @ imm = #-0x2
700a7bce: f04f 30ff    	mov.w	r0, #0xffffffff
700a7bd2: 9007         	str	r0, [sp, #0x1c]
700a7bd4: e09f         	b	0x700a7d16 <CSL_bcdmaChanOpTeardownChan+0x166> @ imm = #0x13e
700a7bd6: 2000         	movs	r0, #0x0
700a7bd8: 9005         	str	r0, [sp, #0x14]
700a7bda: 9004         	str	r0, [sp, #0x10]
700a7bdc: 9808         	ldr	r0, [sp, #0x20]
700a7bde: b148         	cbz	r0, 0x700a7bf4 <CSL_bcdmaChanOpTeardownChan+0x44> @ imm = #0x12
700a7be0: e7ff         	b	0x700a7be2 <CSL_bcdmaChanOpTeardownChan+0x32> @ imm = #-0x2
700a7be2: 9808         	ldr	r0, [sp, #0x20]
700a7be4: 9003         	str	r0, [sp, #0xc]
700a7be6: 9803         	ldr	r0, [sp, #0xc]
700a7be8: 6800         	ldr	r0, [r0]
700a7bea: 9005         	str	r0, [sp, #0x14]
700a7bec: 9803         	ldr	r0, [sp, #0xc]
700a7bee: 6840         	ldr	r0, [r0, #0x4]
700a7bf0: 9004         	str	r0, [sp, #0x10]
700a7bf2: e7ff         	b	0x700a7bf4 <CSL_bcdmaChanOpTeardownChan+0x44> @ imm = #-0x2
700a7bf4: 980a         	ldr	r0, [sp, #0x28]
700a7bf6: 9001         	str	r0, [sp, #0x4]
700a7bf8: b148         	cbz	r0, 0x700a7c0e <CSL_bcdmaChanOpTeardownChan+0x5e> @ imm = #0x12
700a7bfa: e7ff         	b	0x700a7bfc <CSL_bcdmaChanOpTeardownChan+0x4c> @ imm = #-0x2
700a7bfc: 9801         	ldr	r0, [sp, #0x4]
700a7bfe: 2801         	cmp	r0, #0x1
700a7c00: d024         	beq	0x700a7c4c <CSL_bcdmaChanOpTeardownChan+0x9c> @ imm = #0x48
700a7c02: e7ff         	b	0x700a7c04 <CSL_bcdmaChanOpTeardownChan+0x54> @ imm = #-0x2
700a7c04: 9801         	ldr	r0, [sp, #0x4]
700a7c06: 2802         	cmp	r0, #0x2
700a7c08: d03f         	beq	0x700a7c8a <CSL_bcdmaChanOpTeardownChan+0xda> @ imm = #0x7e
700a7c0a: e7ff         	b	0x700a7c0c <CSL_bcdmaChanOpTeardownChan+0x5c> @ imm = #-0x2
700a7c0c: e7ff         	b	0x700a7c0e <CSL_bcdmaChanOpTeardownChan+0x5e> @ imm = #-0x2
700a7c0e: 980b         	ldr	r0, [sp, #0x2c]
700a7c10: 6880         	ldr	r0, [r0, #0x8]
700a7c12: 9909         	ldr	r1, [sp, #0x24]
700a7c14: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7c18: f00d fb0a    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xd614
700a7c1c: 9006         	str	r0, [sp, #0x18]
700a7c1e: 9806         	ldr	r0, [sp, #0x18]
700a7c20: f040 4080    	orr	r0, r0, #0x40000000
700a7c24: 9006         	str	r0, [sp, #0x18]
700a7c26: 9806         	ldr	r0, [sp, #0x18]
700a7c28: f020 5080    	bic	r0, r0, #0x10000000
700a7c2c: 9905         	ldr	r1, [sp, #0x14]
700a7c2e: 2900         	cmp	r1, #0x0
700a7c30: bf18         	it	ne
700a7c32: 2101         	movne	r1, #0x1
700a7c34: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a7c38: 9006         	str	r0, [sp, #0x18]
700a7c3a: 980b         	ldr	r0, [sp, #0x2c]
700a7c3c: 6880         	ldr	r0, [r0, #0x8]
700a7c3e: 9909         	ldr	r1, [sp, #0x24]
700a7c40: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7c44: 9906         	ldr	r1, [sp, #0x18]
700a7c46: f00d fa73    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0xd4e6
700a7c4a: e03d         	b	0x700a7cc8 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #0x7a
700a7c4c: 980b         	ldr	r0, [sp, #0x2c]
700a7c4e: 6900         	ldr	r0, [r0, #0x10]
700a7c50: 9909         	ldr	r1, [sp, #0x24]
700a7c52: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7c56: f00d faeb    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xd5d6
700a7c5a: 9006         	str	r0, [sp, #0x18]
700a7c5c: 9806         	ldr	r0, [sp, #0x18]
700a7c5e: f040 4080    	orr	r0, r0, #0x40000000
700a7c62: 9006         	str	r0, [sp, #0x18]
700a7c64: 9806         	ldr	r0, [sp, #0x18]
700a7c66: f020 5080    	bic	r0, r0, #0x10000000
700a7c6a: 9905         	ldr	r1, [sp, #0x14]
700a7c6c: 2900         	cmp	r1, #0x0
700a7c6e: bf18         	it	ne
700a7c70: 2101         	movne	r1, #0x1
700a7c72: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a7c76: 9006         	str	r0, [sp, #0x18]
700a7c78: 980b         	ldr	r0, [sp, #0x2c]
700a7c7a: 6900         	ldr	r0, [r0, #0x10]
700a7c7c: 9909         	ldr	r1, [sp, #0x24]
700a7c7e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7c82: 9906         	ldr	r1, [sp, #0x18]
700a7c84: f00d fa54    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0xd4a8
700a7c88: e01e         	b	0x700a7cc8 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #0x3c
700a7c8a: 980b         	ldr	r0, [sp, #0x2c]
700a7c8c: 6980         	ldr	r0, [r0, #0x18]
700a7c8e: 9909         	ldr	r1, [sp, #0x24]
700a7c90: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7c94: f00d facc    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xd598
700a7c98: 9006         	str	r0, [sp, #0x18]
700a7c9a: 9806         	ldr	r0, [sp, #0x18]
700a7c9c: f040 4080    	orr	r0, r0, #0x40000000
700a7ca0: 9006         	str	r0, [sp, #0x18]
700a7ca2: 9806         	ldr	r0, [sp, #0x18]
700a7ca4: f020 5080    	bic	r0, r0, #0x10000000
700a7ca8: 9905         	ldr	r1, [sp, #0x14]
700a7caa: 2900         	cmp	r1, #0x0
700a7cac: bf18         	it	ne
700a7cae: 2101         	movne	r1, #0x1
700a7cb0: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a7cb4: 9006         	str	r0, [sp, #0x18]
700a7cb6: 980b         	ldr	r0, [sp, #0x2c]
700a7cb8: 6980         	ldr	r0, [r0, #0x18]
700a7cba: 9909         	ldr	r1, [sp, #0x24]
700a7cbc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7cc0: 9906         	ldr	r1, [sp, #0x18]
700a7cc2: f00d fa35    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0xd46a
700a7cc6: e7ff         	b	0x700a7cc8 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #-0x2
700a7cc8: 9804         	ldr	r0, [sp, #0x10]
700a7cca: b318         	cbz	r0, 0x700a7d14 <CSL_bcdmaChanOpTeardownChan+0x164> @ imm = #0x46
700a7ccc: e7ff         	b	0x700a7cce <CSL_bcdmaChanOpTeardownChan+0x11e> @ imm = #-0x2
700a7cce: 2080         	movs	r0, #0x80
700a7cd0: 9002         	str	r0, [sp, #0x8]
700a7cd2: e7ff         	b	0x700a7cd4 <CSL_bcdmaChanOpTeardownChan+0x124> @ imm = #-0x2
700a7cd4: 980b         	ldr	r0, [sp, #0x2c]
700a7cd6: 990a         	ldr	r1, [sp, #0x28]
700a7cd8: 9a09         	ldr	r2, [sp, #0x24]
700a7cda: f008 fd59    	bl	0x700b0790 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x8ab2
700a7cde: 4601         	mov	r1, r0
700a7ce0: 2000         	movs	r0, #0x0
700a7ce2: 9000         	str	r0, [sp]
700a7ce4: b131         	cbz	r1, 0x700a7cf4 <CSL_bcdmaChanOpTeardownChan+0x144> @ imm = #0xc
700a7ce6: e7ff         	b	0x700a7ce8 <CSL_bcdmaChanOpTeardownChan+0x138> @ imm = #-0x2
700a7ce8: 9802         	ldr	r0, [sp, #0x8]
700a7cea: 2800         	cmp	r0, #0x0
700a7cec: bf18         	it	ne
700a7cee: 2001         	movne	r0, #0x1
700a7cf0: 9000         	str	r0, [sp]
700a7cf2: e7ff         	b	0x700a7cf4 <CSL_bcdmaChanOpTeardownChan+0x144> @ imm = #-0x2
700a7cf4: 9800         	ldr	r0, [sp]
700a7cf6: 07c0         	lsls	r0, r0, #0x1f
700a7cf8: b120         	cbz	r0, 0x700a7d04 <CSL_bcdmaChanOpTeardownChan+0x154> @ imm = #0x8
700a7cfa: e7ff         	b	0x700a7cfc <CSL_bcdmaChanOpTeardownChan+0x14c> @ imm = #-0x2
700a7cfc: 9802         	ldr	r0, [sp, #0x8]
700a7cfe: 3801         	subs	r0, #0x1
700a7d00: 9002         	str	r0, [sp, #0x8]
700a7d02: e7e7         	b	0x700a7cd4 <CSL_bcdmaChanOpTeardownChan+0x124> @ imm = #-0x32
700a7d04: 9802         	ldr	r0, [sp, #0x8]
700a7d06: b920         	cbnz	r0, 0x700a7d12 <CSL_bcdmaChanOpTeardownChan+0x162> @ imm = #0x8
700a7d08: e7ff         	b	0x700a7d0a <CSL_bcdmaChanOpTeardownChan+0x15a> @ imm = #-0x2
700a7d0a: f04f 30ff    	mov.w	r0, #0xffffffff
700a7d0e: 9007         	str	r0, [sp, #0x1c]
700a7d10: e7ff         	b	0x700a7d12 <CSL_bcdmaChanOpTeardownChan+0x162> @ imm = #-0x2
700a7d12: e7ff         	b	0x700a7d14 <CSL_bcdmaChanOpTeardownChan+0x164> @ imm = #-0x2
700a7d14: e7ff         	b	0x700a7d16 <CSL_bcdmaChanOpTeardownChan+0x166> @ imm = #-0x2
700a7d16: 9807         	ldr	r0, [sp, #0x1c]
700a7d18: b00c         	add	sp, #0x30
700a7d1a: bd80         	pop	{r7, pc}
700a7d1c: 0000         	movs	r0, r0
700a7d1e: 0000         	movs	r0, r0

700a7d20 <CSL_bcdmaChanOp>:
700a7d20: b580         	push	{r7, lr}
700a7d22: b088         	sub	sp, #0x20
700a7d24: f8dd c028    	ldr.w	r12, [sp, #0x28]
700a7d28: 9007         	str	r0, [sp, #0x1c]
700a7d2a: 9106         	str	r1, [sp, #0x18]
700a7d2c: 9205         	str	r2, [sp, #0x14]
700a7d2e: 9304         	str	r3, [sp, #0x10]
700a7d30: 2000         	movs	r0, #0x0
700a7d32: 9003         	str	r0, [sp, #0xc]
700a7d34: 9807         	ldr	r0, [sp, #0x1c]
700a7d36: b158         	cbz	r0, 0x700a7d50 <CSL_bcdmaChanOp+0x30> @ imm = #0x16
700a7d38: e7ff         	b	0x700a7d3a <CSL_bcdmaChanOp+0x1a> @ imm = #-0x2
700a7d3a: 9805         	ldr	r0, [sp, #0x14]
700a7d3c: 2802         	cmp	r0, #0x2
700a7d3e: d807         	bhi	0x700a7d50 <CSL_bcdmaChanOp+0x30> @ imm = #0xe
700a7d40: e7ff         	b	0x700a7d42 <CSL_bcdmaChanOp+0x22> @ imm = #-0x2
700a7d42: 9807         	ldr	r0, [sp, #0x1c]
700a7d44: 9905         	ldr	r1, [sp, #0x14]
700a7d46: 9a04         	ldr	r2, [sp, #0x10]
700a7d48: f008 fd62    	bl	0x700b0810 <CSL_bcdmaChanOpIsValidChanIdx> @ imm = #0x8ac4
700a7d4c: b920         	cbnz	r0, 0x700a7d58 <CSL_bcdmaChanOp+0x38> @ imm = #0x8
700a7d4e: e7ff         	b	0x700a7d50 <CSL_bcdmaChanOp+0x30> @ imm = #-0x2
700a7d50: f06f 0001    	mvn	r0, #0x1
700a7d54: 9003         	str	r0, [sp, #0xc]
700a7d56: e094         	b	0x700a7e82 <CSL_bcdmaChanOp+0x162> @ imm = #0x128
700a7d58: 9806         	ldr	r0, [sp, #0x18]
700a7d5a: 9002         	str	r0, [sp, #0x8]
700a7d5c: 280e         	cmp	r0, #0xe
700a7d5e: f200 808b    	bhi.w	0x700a7e78 <CSL_bcdmaChanOp+0x158> @ imm = #0x116
700a7d62: 9902         	ldr	r1, [sp, #0x8]
700a7d64: e8df f001    	tbb	[pc, r1]
700a7d68: 08 10 18 20  	.word	0x20181008
700a7d6c: 28 30 38 3f  	.word	0x3f383028
700a7d70: 47 4f 57 5f  	.word	0x5f574f47
700a7d74: 6c 79 81 00  	.word	0x0081796c
700a7d78: 9807         	ldr	r0, [sp, #0x1c]
700a7d7a: 9905         	ldr	r1, [sp, #0x14]
700a7d7c: 9a04         	ldr	r2, [sp, #0x10]
700a7d7e: 9b0a         	ldr	r3, [sp, #0x28]
700a7d80: f7fb fd16    	bl	0x700a37b0 <CSL_bcdmaChanOpCfgChan> @ imm = #-0x45d4
700a7d84: 9003         	str	r0, [sp, #0xc]
700a7d86: e07b         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0xf6
700a7d88: 9807         	ldr	r0, [sp, #0x1c]
700a7d8a: 9905         	ldr	r1, [sp, #0x14]
700a7d8c: 9a04         	ldr	r2, [sp, #0x10]
700a7d8e: 2301         	movs	r3, #0x1
700a7d90: f007 fb16    	bl	0x700af3c0 <CSL_bcdmaChanOpSetChanEnable> @ imm = #0x762c
700a7d94: 9003         	str	r0, [sp, #0xc]
700a7d96: e073         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0xe6
700a7d98: 9807         	ldr	r0, [sp, #0x1c]
700a7d9a: 9905         	ldr	r1, [sp, #0x14]
700a7d9c: 9a04         	ldr	r2, [sp, #0x10]
700a7d9e: 2300         	movs	r3, #0x0
700a7da0: f007 fb0e    	bl	0x700af3c0 <CSL_bcdmaChanOpSetChanEnable> @ imm = #0x761c
700a7da4: 9003         	str	r0, [sp, #0xc]
700a7da6: e06b         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0xd6
700a7da8: 9807         	ldr	r0, [sp, #0x1c]
700a7daa: 9905         	ldr	r1, [sp, #0x14]
700a7dac: 9a04         	ldr	r2, [sp, #0x10]
700a7dae: 2301         	movs	r3, #0x1
700a7db0: f006 fb86    	bl	0x700ae4c0 <CSL_bcdmaChanOpSetChanPause> @ imm = #0x670c
700a7db4: 9003         	str	r0, [sp, #0xc]
700a7db6: e063         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0xc6
700a7db8: 9807         	ldr	r0, [sp, #0x1c]
700a7dba: 9905         	ldr	r1, [sp, #0x14]
700a7dbc: 9a04         	ldr	r2, [sp, #0x10]
700a7dbe: 2300         	movs	r3, #0x0
700a7dc0: f006 fb7e    	bl	0x700ae4c0 <CSL_bcdmaChanOpSetChanPause> @ imm = #0x66fc
700a7dc4: 9003         	str	r0, [sp, #0xc]
700a7dc6: e05b         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0xb6
700a7dc8: 9807         	ldr	r0, [sp, #0x1c]
700a7dca: 9905         	ldr	r1, [sp, #0x14]
700a7dcc: 9a04         	ldr	r2, [sp, #0x10]
700a7dce: 9b0a         	ldr	r3, [sp, #0x28]
700a7dd0: f7ff feee    	bl	0x700a7bb0 <CSL_bcdmaChanOpTeardownChan> @ imm = #-0x224
700a7dd4: 9003         	str	r0, [sp, #0xc]
700a7dd6: e053         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0xa6
700a7dd8: 9807         	ldr	r0, [sp, #0x1c]
700a7dda: 9905         	ldr	r1, [sp, #0x14]
700a7ddc: 9a04         	ldr	r2, [sp, #0x10]
700a7dde: f009 f917    	bl	0x700b1010 <CSL_bcdmaChanOpTriggerChan> @ imm = #0x922e
700a7de2: 9003         	str	r0, [sp, #0xc]
700a7de4: e04c         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0x98
700a7de6: 9807         	ldr	r0, [sp, #0x1c]
700a7de8: 9905         	ldr	r1, [sp, #0x14]
700a7dea: 9a04         	ldr	r2, [sp, #0x10]
700a7dec: 9b0a         	ldr	r3, [sp, #0x28]
700a7dee: f004 fe97    	bl	0x700acb20 <CSL_bcdmaChanOpGetChanRT> @ imm = #0x4d2e
700a7df2: 9003         	str	r0, [sp, #0xc]
700a7df4: e044         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0x88
700a7df6: 9807         	ldr	r0, [sp, #0x1c]
700a7df8: 9905         	ldr	r1, [sp, #0x14]
700a7dfa: 9a04         	ldr	r2, [sp, #0x10]
700a7dfc: 9b0a         	ldr	r3, [sp, #0x28]
700a7dfe: f006 fbb7    	bl	0x700ae570 <CSL_bcdmaChanOpSetChanRT> @ imm = #0x676e
700a7e02: 9003         	str	r0, [sp, #0xc]
700a7e04: e03c         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0x78
700a7e06: 9807         	ldr	r0, [sp, #0x1c]
700a7e08: 9905         	ldr	r1, [sp, #0x14]
700a7e0a: 9a04         	ldr	r2, [sp, #0x10]
700a7e0c: 9b0a         	ldr	r3, [sp, #0x28]
700a7e0e: f000 fc6f    	bl	0x700a86f0 <CSL_bcdmaChanOpGetChanStats> @ imm = #0x8de
700a7e12: 9003         	str	r0, [sp, #0xc]
700a7e14: e034         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0x68
700a7e16: 9807         	ldr	r0, [sp, #0x1c]
700a7e18: 9905         	ldr	r1, [sp, #0x14]
700a7e1a: 9a04         	ldr	r2, [sp, #0x10]
700a7e1c: 9b0a         	ldr	r3, [sp, #0x28]
700a7e1e: f003 f9c7    	bl	0x700ab1b0 <CSL_bcdmaChanOpDecChanStats> @ imm = #0x338e
700a7e22: 9003         	str	r0, [sp, #0xc]
700a7e24: e02c         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0x58
700a7e26: 9807         	ldr	r0, [sp, #0x1c]
700a7e28: 9905         	ldr	r1, [sp, #0x14]
700a7e2a: 9a04         	ldr	r2, [sp, #0x10]
700a7e2c: 9b0a         	ldr	r3, [sp, #0x28]
700a7e2e: 46ee         	mov	lr, sp
700a7e30: f04f 0c01    	mov.w	r12, #0x1
700a7e34: f8ce c000    	str.w	r12, [lr]
700a7e38: f005 fdea    	bl	0x700ada10 <CSL_bcdmaChanOpAccessRemotePeerReg> @ imm = #0x5bd4
700a7e3c: 9003         	str	r0, [sp, #0xc]
700a7e3e: e01f         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0x3e
700a7e40: 9807         	ldr	r0, [sp, #0x1c]
700a7e42: 9905         	ldr	r1, [sp, #0x14]
700a7e44: 9a04         	ldr	r2, [sp, #0x10]
700a7e46: 9b0a         	ldr	r3, [sp, #0x28]
700a7e48: 46ee         	mov	lr, sp
700a7e4a: f04f 0c00    	mov.w	r12, #0x0
700a7e4e: f8ce c000    	str.w	r12, [lr]
700a7e52: f005 fddd    	bl	0x700ada10 <CSL_bcdmaChanOpAccessRemotePeerReg> @ imm = #0x5bba
700a7e56: 9003         	str	r0, [sp, #0xc]
700a7e58: e012         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0x24
700a7e5a: 9807         	ldr	r0, [sp, #0x1c]
700a7e5c: 9905         	ldr	r1, [sp, #0x14]
700a7e5e: 9a04         	ldr	r2, [sp, #0x10]
700a7e60: 9b0a         	ldr	r3, [sp, #0x28]
700a7e62: f005 f95d    	bl	0x700ad120 <CSL_bcdmaChanOpSetBurstSize> @ imm = #0x52ba
700a7e66: 9003         	str	r0, [sp, #0xc]
700a7e68: e00a         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0x14
700a7e6a: 9807         	ldr	r0, [sp, #0x1c]
700a7e6c: 9905         	ldr	r1, [sp, #0x14]
700a7e6e: 9a04         	ldr	r2, [sp, #0x10]
700a7e70: f008 ff0e    	bl	0x700b0c90 <CSL_bcdmaChanOpClearError> @ imm = #0x8e1c
700a7e74: 9003         	str	r0, [sp, #0xc]
700a7e76: e003         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #0x6
700a7e78: f06f 0001    	mvn	r0, #0x1
700a7e7c: 9003         	str	r0, [sp, #0xc]
700a7e7e: e7ff         	b	0x700a7e80 <CSL_bcdmaChanOp+0x160> @ imm = #-0x2
700a7e80: e7ff         	b	0x700a7e82 <CSL_bcdmaChanOp+0x162> @ imm = #-0x2
700a7e82: 9803         	ldr	r0, [sp, #0xc]
700a7e84: b008         	add	sp, #0x20
700a7e86: bd80         	pop	{r7, pc}
		...

700a7e90 <Udma_chOpen>:
700a7e90: b580         	push	{r7, lr}
700a7e92: b08a         	sub	sp, #0x28
700a7e94: 9009         	str	r0, [sp, #0x24]
700a7e96: 9108         	str	r1, [sp, #0x20]
700a7e98: 9207         	str	r2, [sp, #0x1c]
700a7e9a: 9306         	str	r3, [sp, #0x18]
700a7e9c: 2000         	movs	r0, #0x0
700a7e9e: 9005         	str	r0, [sp, #0x14]
700a7ea0: 9003         	str	r0, [sp, #0xc]
700a7ea2: 9809         	ldr	r0, [sp, #0x24]
700a7ea4: 9001         	str	r0, [sp, #0x4]
700a7ea6: 9801         	ldr	r0, [sp, #0x4]
700a7ea8: b130         	cbz	r0, 0x700a7eb8 <Udma_chOpen+0x28> @ imm = #0xc
700a7eaa: e7ff         	b	0x700a7eac <Udma_chOpen+0x1c> @ imm = #-0x2
700a7eac: 9808         	ldr	r0, [sp, #0x20]
700a7eae: b118         	cbz	r0, 0x700a7eb8 <Udma_chOpen+0x28> @ imm = #0x6
700a7eb0: e7ff         	b	0x700a7eb2 <Udma_chOpen+0x22> @ imm = #-0x2
700a7eb2: 9806         	ldr	r0, [sp, #0x18]
700a7eb4: b920         	cbnz	r0, 0x700a7ec0 <Udma_chOpen+0x30> @ imm = #0x8
700a7eb6: e7ff         	b	0x700a7eb8 <Udma_chOpen+0x28> @ imm = #-0x2
700a7eb8: f06f 0001    	mvn	r0, #0x1
700a7ebc: 9005         	str	r0, [sp, #0x14]
700a7ebe: e7ff         	b	0x700a7ec0 <Udma_chOpen+0x30> @ imm = #-0x2
700a7ec0: 9805         	ldr	r0, [sp, #0x14]
700a7ec2: b978         	cbnz	r0, 0x700a7ee4 <Udma_chOpen+0x54> @ imm = #0x1e
700a7ec4: e7ff         	b	0x700a7ec6 <Udma_chOpen+0x36> @ imm = #-0x2
700a7ec6: 9801         	ldr	r0, [sp, #0x4]
700a7ec8: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a7ecc: f64a 31cd    	movw	r1, #0xabcd
700a7ed0: f6ca 31dc    	movt	r1, #0xabdc
700a7ed4: 4288         	cmp	r0, r1
700a7ed6: d004         	beq	0x700a7ee2 <Udma_chOpen+0x52> @ imm = #0x8
700a7ed8: e7ff         	b	0x700a7eda <Udma_chOpen+0x4a> @ imm = #-0x2
700a7eda: f04f 30ff    	mov.w	r0, #0xffffffff
700a7ede: 9005         	str	r0, [sp, #0x14]
700a7ee0: e7ff         	b	0x700a7ee2 <Udma_chOpen+0x52> @ imm = #-0x2
700a7ee2: e7ff         	b	0x700a7ee4 <Udma_chOpen+0x54> @ imm = #-0x2
700a7ee4: 9805         	ldr	r0, [sp, #0x14]
700a7ee6: b938         	cbnz	r0, 0x700a7ef8 <Udma_chOpen+0x68> @ imm = #0xe
700a7ee8: e7ff         	b	0x700a7eea <Udma_chOpen+0x5a> @ imm = #-0x2
700a7eea: 9801         	ldr	r0, [sp, #0x4]
700a7eec: 9907         	ldr	r1, [sp, #0x1c]
700a7eee: 9a06         	ldr	r2, [sp, #0x18]
700a7ef0: f006 f826    	bl	0x700adf40 <Udma_chCheckParams> @ imm = #0x604c
700a7ef4: 9005         	str	r0, [sp, #0x14]
700a7ef6: e7ff         	b	0x700a7ef8 <Udma_chOpen+0x68> @ imm = #-0x2
700a7ef8: 9805         	ldr	r0, [sp, #0x14]
700a7efa: 2800         	cmp	r0, #0x0
700a7efc: d145         	bne	0x700a7f8a <Udma_chOpen+0xfa> @ imm = #0x8a
700a7efe: e7ff         	b	0x700a7f00 <Udma_chOpen+0x70> @ imm = #-0x2
700a7f00: 9808         	ldr	r0, [sp, #0x20]
700a7f02: 9002         	str	r0, [sp, #0x8]
700a7f04: 9802         	ldr	r0, [sp, #0x8]
700a7f06: f44f 7116    	mov.w	r1, #0x258
700a7f0a: f7f8 eff4    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0x7018
700a7f0e: 9802         	ldr	r0, [sp, #0x8]
700a7f10: 3004         	adds	r0, #0x4
700a7f12: 9906         	ldr	r1, [sp, #0x18]
700a7f14: 2264         	movs	r2, #0x64
700a7f16: f7f9 ee32    	blx	0x700a1b7c <__aeabi_memcpy8> @ imm = #-0x639c
700a7f1a: 9807         	ldr	r0, [sp, #0x1c]
700a7f1c: 9902         	ldr	r1, [sp, #0x8]
700a7f1e: 6008         	str	r0, [r1]
700a7f20: 9801         	ldr	r0, [sp, #0x4]
700a7f22: 9902         	ldr	r1, [sp, #0x8]
700a7f24: 6688         	str	r0, [r1, #0x68]
700a7f26: 9902         	ldr	r1, [sp, #0x8]
700a7f28: 2000         	movs	r0, #0x0
700a7f2a: f6cf 70ff    	movt	r0, #0xffff
700a7f2e: 66c8         	str	r0, [r1, #0x6c]
700a7f30: 9902         	ldr	r1, [sp, #0x8]
700a7f32: 6708         	str	r0, [r1, #0x70]
700a7f34: 9902         	ldr	r1, [sp, #0x8]
700a7f36: 6748         	str	r0, [r1, #0x74]
700a7f38: 9902         	ldr	r1, [sp, #0x8]
700a7f3a: 6788         	str	r0, [r1, #0x78]
700a7f3c: 9902         	ldr	r1, [sp, #0x8]
700a7f3e: 2004         	movs	r0, #0x4
700a7f40: f6cf 70ff    	movt	r0, #0xffff
700a7f44: 67c8         	str	r0, [r1, #0x7c]
700a7f46: 9902         	ldr	r1, [sp, #0x8]
700a7f48: 2000         	movs	r0, #0x0
700a7f4a: 9000         	str	r0, [sp]
700a7f4c: f8c1 0080    	str.w	r0, [r1, #0x80]
700a7f50: 9902         	ldr	r1, [sp, #0x8]
700a7f52: f8c1 0084    	str.w	r0, [r1, #0x84]
700a7f56: 9902         	ldr	r1, [sp, #0x8]
700a7f58: f8c1 0088    	str.w	r0, [r1, #0x88]
700a7f5c: 9802         	ldr	r0, [sp, #0x8]
700a7f5e: f500 70f2    	add.w	r0, r0, #0x1e4
700a7f62: 9907         	ldr	r1, [sp, #0x1c]
700a7f64: f006 f8f4    	bl	0x700ae150 <UdmaChTxPrms_init> @ imm = #0x61e8
700a7f68: 9802         	ldr	r0, [sp, #0x8]
700a7f6a: f500 70fc    	add.w	r0, r0, #0x1f8
700a7f6e: 9907         	ldr	r1, [sp, #0x1c]
700a7f70: f006 f896    	bl	0x700ae0a0 <UdmaChRxPrms_init> @ imm = #0x612c
700a7f74: 9802         	ldr	r0, [sp, #0x8]
700a7f76: f00a ff8b    	bl	0x700b2e90 <Udma_chInitRegs> @ imm = #0xaf16
700a7f7a: 9800         	ldr	r0, [sp]
700a7f7c: 9902         	ldr	r1, [sp, #0x8]
700a7f7e: f8c1 0248    	str.w	r0, [r1, #0x248]
700a7f82: 9902         	ldr	r1, [sp, #0x8]
700a7f84: f8c1 024c    	str.w	r0, [r1, #0x24c]
700a7f88: e7ff         	b	0x700a7f8a <Udma_chOpen+0xfa> @ imm = #-0x2
700a7f8a: 9805         	ldr	r0, [sp, #0x14]
700a7f8c: b960         	cbnz	r0, 0x700a7fa8 <Udma_chOpen+0x118> @ imm = #0x18
700a7f8e: e7ff         	b	0x700a7f90 <Udma_chOpen+0x100> @ imm = #-0x2
700a7f90: 9802         	ldr	r0, [sp, #0x8]
700a7f92: f7f9 fc25    	bl	0x700a17e0 <Udma_chAllocResource> @ imm = #-0x67b6
700a7f96: 9005         	str	r0, [sp, #0x14]
700a7f98: 9805         	ldr	r0, [sp, #0x14]
700a7f9a: b918         	cbnz	r0, 0x700a7fa4 <Udma_chOpen+0x114> @ imm = #0x6
700a7f9c: e7ff         	b	0x700a7f9e <Udma_chOpen+0x10e> @ imm = #-0x2
700a7f9e: 2001         	movs	r0, #0x1
700a7fa0: 9003         	str	r0, [sp, #0xc]
700a7fa2: e000         	b	0x700a7fa6 <Udma_chOpen+0x116> @ imm = #0x0
700a7fa4: e7ff         	b	0x700a7fa6 <Udma_chOpen+0x116> @ imm = #-0x2
700a7fa6: e7ff         	b	0x700a7fa8 <Udma_chOpen+0x118> @ imm = #-0x2
700a7fa8: 9805         	ldr	r0, [sp, #0x14]
700a7faa: b948         	cbnz	r0, 0x700a7fc0 <Udma_chOpen+0x130> @ imm = #0x12
700a7fac: e7ff         	b	0x700a7fae <Udma_chOpen+0x11e> @ imm = #-0x2
700a7fae: 9802         	ldr	r0, [sp, #0x8]
700a7fb0: f008 fb1e    	bl	0x700b05f0 <Udma_chPair> @ imm = #0x863c
700a7fb4: 9005         	str	r0, [sp, #0x14]
700a7fb6: 9805         	ldr	r0, [sp, #0x14]
700a7fb8: b108         	cbz	r0, 0x700a7fbe <Udma_chOpen+0x12e> @ imm = #0x2
700a7fba: e7ff         	b	0x700a7fbc <Udma_chOpen+0x12c> @ imm = #-0x2
700a7fbc: e7ff         	b	0x700a7fbe <Udma_chOpen+0x12e> @ imm = #-0x2
700a7fbe: e7ff         	b	0x700a7fc0 <Udma_chOpen+0x130> @ imm = #-0x2
700a7fc0: 9805         	ldr	r0, [sp, #0x14]
700a7fc2: b940         	cbnz	r0, 0x700a7fd6 <Udma_chOpen+0x146> @ imm = #0x10
700a7fc4: e7ff         	b	0x700a7fc6 <Udma_chOpen+0x136> @ imm = #-0x2
700a7fc6: 9902         	ldr	r1, [sp, #0x8]
700a7fc8: f64a 30cd    	movw	r0, #0xabcd
700a7fcc: f6ca 30dc    	movt	r0, #0xabdc
700a7fd0: f8c1 0244    	str.w	r0, [r1, #0x244]
700a7fd4: e00d         	b	0x700a7ff2 <Udma_chOpen+0x162> @ imm = #0x1a
700a7fd6: 9803         	ldr	r0, [sp, #0xc]
700a7fd8: 2801         	cmp	r0, #0x1
700a7fda: d109         	bne	0x700a7ff0 <Udma_chOpen+0x160> @ imm = #0x12
700a7fdc: e7ff         	b	0x700a7fde <Udma_chOpen+0x14e> @ imm = #-0x2
700a7fde: 9802         	ldr	r0, [sp, #0x8]
700a7fe0: f7fd face    	bl	0x700a5580 <Udma_chFreeResource> @ imm = #-0x2a64
700a7fe4: 9004         	str	r0, [sp, #0x10]
700a7fe6: 9804         	ldr	r0, [sp, #0x10]
700a7fe8: b108         	cbz	r0, 0x700a7fee <Udma_chOpen+0x15e> @ imm = #0x2
700a7fea: e7ff         	b	0x700a7fec <Udma_chOpen+0x15c> @ imm = #-0x2
700a7fec: e7ff         	b	0x700a7fee <Udma_chOpen+0x15e> @ imm = #-0x2
700a7fee: e7ff         	b	0x700a7ff0 <Udma_chOpen+0x160> @ imm = #-0x2
700a7ff0: e7ff         	b	0x700a7ff2 <Udma_chOpen+0x162> @ imm = #-0x2
700a7ff2: 9805         	ldr	r0, [sp, #0x14]
700a7ff4: b00a         	add	sp, #0x28
700a7ff6: bd80         	pop	{r7, pc}
		...

700a8000 <Sciclient_pmQueryModuleClkFreq>:
700a8000: b580         	push	{r7, lr}
700a8002: b09c         	sub	sp, #0x70
700a8004: f8dd c07c    	ldr.w	r12, [sp, #0x7c]
700a8008: f8dd c078    	ldr.w	r12, [sp, #0x78]
700a800c: 901b         	str	r0, [sp, #0x6c]
700a800e: 911a         	str	r1, [sp, #0x68]
700a8010: 9319         	str	r3, [sp, #0x64]
700a8012: 9218         	str	r2, [sp, #0x60]
700a8014: 2000         	movs	r0, #0x0
700a8016: 9017         	str	r0, [sp, #0x5c]
700a8018: 981b         	ldr	r0, [sp, #0x6c]
700a801a: f8cd 003b    	str.w	r0, [sp, #0x3b]
700a801e: 9818         	ldr	r0, [sp, #0x60]
700a8020: 9919         	ldr	r1, [sp, #0x64]
700a8022: f8cd 1043    	str.w	r1, [sp, #0x43]
700a8026: f8cd 003f    	str.w	r0, [sp, #0x3f]
700a802a: 9818         	ldr	r0, [sp, #0x60]
700a802c: 9919         	ldr	r1, [sp, #0x64]
700a802e: f8cd 104b    	str.w	r1, [sp, #0x4b]
700a8032: f8cd 0047    	str.w	r0, [sp, #0x47]
700a8036: 9818         	ldr	r0, [sp, #0x60]
700a8038: 9919         	ldr	r1, [sp, #0x64]
700a803a: f8cd 1053    	str.w	r1, [sp, #0x53]
700a803e: f8cd 004f    	str.w	r0, [sp, #0x4f]
700a8042: 9b18         	ldr	r3, [sp, #0x60]
700a8044: 9819         	ldr	r0, [sp, #0x64]
700a8046: f64c 41cd    	movw	r1, #0xcccd
700a804a: f6cc 41cc    	movt	r1, #0xcccc
700a804e: fba3 2e01    	umull	r2, lr, r3, r1
700a8052: f04f 3ccc    	mov.w	r12, #0xcccccccc
700a8056: fb03 e30c    	mla	r3, r3, r12, lr
700a805a: fb00 3101    	mla	r1, r0, r1, r3
700a805e: ea4f 70c2    	lsl.w	r0, r2, #0x1f
700a8062: ea40 0051    	orr.w	r0, r0, r1, lsr #1
700a8066: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a806a: ea41 0152    	orr.w	r1, r1, r2, lsr #1
700a806e: f649 129a    	movw	r2, #0x999a
700a8072: f6c9 1299    	movt	r2, #0x9999
700a8076: 1a89         	subs	r1, r1, r2
700a8078: f649 1199    	movw	r1, #0x9999
700a807c: f6c1 1199    	movt	r1, #0x1999
700a8080: 4188         	sbcs	r0, r1
700a8082: d32b         	blo	0x700a80dc <Sciclient_pmQueryModuleClkFreq+0xdc> @ imm = #0x56
700a8084: e7ff         	b	0x700a8086 <Sciclient_pmQueryModuleClkFreq+0x86> @ imm = #-0x2
700a8086: 9918         	ldr	r1, [sp, #0x60]
700a8088: 9819         	ldr	r0, [sp, #0x64]
700a808a: 084a         	lsrs	r2, r1, #0x1
700a808c: ea42 72c0    	orr.w	r2, r2, r0, lsl #31
700a8090: eb12 0250    	adds.w	r2, r2, r0, lsr #1
700a8094: f142 0200    	adc	r2, r2, #0x0
700a8098: f64c 43cd    	movw	r3, #0xcccd
700a809c: f6cc 43cc    	movt	r3, #0xcccc
700a80a0: fba2 3c03    	umull	r3, r12, r2, r3
700a80a4: f02c 0303    	bic	r3, r12, #0x3
700a80a8: eb03 039c    	add.w	r3, r3, r12, lsr #2
700a80ac: 1ad3         	subs	r3, r2, r3
700a80ae: f001 0201    	and	r2, r1, #0x1
700a80b2: ea42 0243    	orr.w	r2, r2, r3, lsl #1
700a80b6: 1a89         	subs	r1, r1, r2
700a80b8: f160 0000    	sbc	r0, r0, #0x0
700a80bc: f8cd 103f    	str.w	r1, [sp, #0x3f]
700a80c0: f8cd 0043    	str.w	r0, [sp, #0x43]
700a80c4: f8dd 103f    	ldr.w	r1, [sp, #0x3f]
700a80c8: f8dd 0043    	ldr.w	r0, [sp, #0x43]
700a80cc: 310a         	adds	r1, #0xa
700a80ce: f140 0000    	adc	r0, r0, #0x0
700a80d2: f8cd 104f    	str.w	r1, [sp, #0x4f]
700a80d6: f8cd 0053    	str.w	r0, [sp, #0x53]
700a80da: e7ff         	b	0x700a80dc <Sciclient_pmQueryModuleClkFreq+0xdc> @ imm = #-0x2
700a80dc: 981a         	ldr	r0, [sp, #0x68]
700a80de: 28ff         	cmp	r0, #0xff
700a80e0: d306         	blo	0x700a80f0 <Sciclient_pmQueryModuleClkFreq+0xf0> @ imm = #0xc
700a80e2: e7ff         	b	0x700a80e4 <Sciclient_pmQueryModuleClkFreq+0xe4> @ imm = #-0x2
700a80e4: 981a         	ldr	r0, [sp, #0x68]
700a80e6: 9016         	str	r0, [sp, #0x58]
700a80e8: 20ff         	movs	r0, #0xff
700a80ea: f88d 0057    	strb.w	r0, [sp, #0x57]
700a80ee: e003         	b	0x700a80f8 <Sciclient_pmQueryModuleClkFreq+0xf8> @ imm = #0x6
700a80f0: 981a         	ldr	r0, [sp, #0x68]
700a80f2: f88d 0057    	strb.w	r0, [sp, #0x57]
700a80f6: e7ff         	b	0x700a80f8 <Sciclient_pmQueryModuleClkFreq+0xf8> @ imm = #-0x2
700a80f8: 2000         	movs	r0, #0x0
700a80fa: 900b         	str	r0, [sp, #0x2c]
700a80fc: 900a         	str	r0, [sp, #0x28]
700a80fe: 9009         	str	r0, [sp, #0x24]
700a8100: 9008         	str	r0, [sp, #0x20]
700a8102: f240 110d    	movw	r1, #0x10d
700a8106: f8ad 100c    	strh.w	r1, [sp, #0xc]
700a810a: 2102         	movs	r1, #0x2
700a810c: 9104         	str	r1, [sp, #0x10]
700a810e: f10d 0133    	add.w	r1, sp, #0x33
700a8112: 9105         	str	r1, [sp, #0x14]
700a8114: 2129         	movs	r1, #0x29
700a8116: 9106         	str	r1, [sp, #0x18]
700a8118: 991f         	ldr	r1, [sp, #0x7c]
700a811a: 9107         	str	r1, [sp, #0x1c]
700a811c: 9000         	str	r0, [sp]
700a811e: a808         	add	r0, sp, #0x20
700a8120: 9001         	str	r0, [sp, #0x4]
700a8122: 2010         	movs	r0, #0x10
700a8124: 9002         	str	r0, [sp, #0x8]
700a8126: a803         	add	r0, sp, #0xc
700a8128: 4669         	mov	r1, sp
700a812a: f7fb f871    	bl	0x700a3210 <Sciclient_service> @ imm = #-0x4f1e
700a812e: 9017         	str	r0, [sp, #0x5c]
700a8130: 9817         	ldr	r0, [sp, #0x5c]
700a8132: b930         	cbnz	r0, 0x700a8142 <Sciclient_pmQueryModuleClkFreq+0x142> @ imm = #0xc
700a8134: e7ff         	b	0x700a8136 <Sciclient_pmQueryModuleClkFreq+0x136> @ imm = #-0x2
700a8136: 9800         	ldr	r0, [sp]
700a8138: f000 0002    	and	r0, r0, #0x2
700a813c: 2802         	cmp	r0, #0x2
700a813e: d004         	beq	0x700a814a <Sciclient_pmQueryModuleClkFreq+0x14a> @ imm = #0x8
700a8140: e7ff         	b	0x700a8142 <Sciclient_pmQueryModuleClkFreq+0x142> @ imm = #-0x2
700a8142: f04f 30ff    	mov.w	r0, #0xffffffff
700a8146: 9017         	str	r0, [sp, #0x5c]
700a8148: e7ff         	b	0x700a814a <Sciclient_pmQueryModuleClkFreq+0x14a> @ imm = #-0x2
700a814a: 9817         	ldr	r0, [sp, #0x5c]
700a814c: b930         	cbnz	r0, 0x700a815c <Sciclient_pmQueryModuleClkFreq+0x15c> @ imm = #0xc
700a814e: e7ff         	b	0x700a8150 <Sciclient_pmQueryModuleClkFreq+0x150> @ imm = #-0x2
700a8150: 980a         	ldr	r0, [sp, #0x28]
700a8152: 9a0b         	ldr	r2, [sp, #0x2c]
700a8154: 991e         	ldr	r1, [sp, #0x78]
700a8156: 604a         	str	r2, [r1, #0x4]
700a8158: 6008         	str	r0, [r1]
700a815a: e7ff         	b	0x700a815c <Sciclient_pmQueryModuleClkFreq+0x15c> @ imm = #-0x2
700a815c: 9817         	ldr	r0, [sp, #0x5c]
700a815e: b01c         	add	sp, #0x70
700a8160: bd80         	pop	{r7, pc}
		...
700a816e: 0000         	movs	r0, r0

700a8170 <_tx_thread_priority_change>:
700a8170: b580         	push	{r7, lr}
700a8172: b088         	sub	sp, #0x20
700a8174: 9007         	str	r0, [sp, #0x1c]
700a8176: 9106         	str	r1, [sp, #0x18]
700a8178: 9205         	str	r2, [sp, #0x14]
700a817a: f7fa ed4c    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x5568
700a817e: 9004         	str	r0, [sp, #0x10]
700a8180: 9807         	ldr	r0, [sp, #0x1c]
700a8182: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700a8186: 9905         	ldr	r1, [sp, #0x14]
700a8188: 6008         	str	r0, [r1]
700a818a: 9807         	ldr	r0, [sp, #0x1c]
700a818c: 6b40         	ldr	r0, [r0, #0x34]
700a818e: b318         	cbz	r0, 0x700a81d8 <_tx_thread_priority_change+0x68> @ imm = #0x46
700a8190: e7ff         	b	0x700a8192 <_tx_thread_priority_change+0x22> @ imm = #-0x2
700a8192: 9806         	ldr	r0, [sp, #0x18]
700a8194: 9907         	ldr	r1, [sp, #0x1c]
700a8196: f8c1 0098    	str.w	r0, [r1, #0x98]
700a819a: 9806         	ldr	r0, [sp, #0x18]
700a819c: 9907         	ldr	r1, [sp, #0x1c]
700a819e: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a81a2: 9806         	ldr	r0, [sp, #0x18]
700a81a4: 9907         	ldr	r1, [sp, #0x1c]
700a81a6: f8d1 10a0    	ldr.w	r1, [r1, #0xa0]
700a81aa: 4288         	cmp	r0, r1
700a81ac: d207         	bhs	0x700a81be <_tx_thread_priority_change+0x4e> @ imm = #0xe
700a81ae: e7ff         	b	0x700a81b0 <_tx_thread_priority_change+0x40> @ imm = #-0x2
700a81b0: 9806         	ldr	r0, [sp, #0x18]
700a81b2: 9907         	ldr	r1, [sp, #0x1c]
700a81b4: 6308         	str	r0, [r1, #0x30]
700a81b6: 9806         	ldr	r0, [sp, #0x18]
700a81b8: 9907         	ldr	r1, [sp, #0x1c]
700a81ba: 6408         	str	r0, [r1, #0x40]
700a81bc: e008         	b	0x700a81d0 <_tx_thread_priority_change+0x60> @ imm = #0x10
700a81be: 9907         	ldr	r1, [sp, #0x1c]
700a81c0: f8d1 00a0    	ldr.w	r0, [r1, #0xa0]
700a81c4: 6308         	str	r0, [r1, #0x30]
700a81c6: 9907         	ldr	r1, [sp, #0x1c]
700a81c8: f8d1 00a0    	ldr.w	r0, [r1, #0xa0]
700a81cc: 6408         	str	r0, [r1, #0x40]
700a81ce: e7ff         	b	0x700a81d0 <_tx_thread_priority_change+0x60> @ imm = #-0x2
700a81d0: 9804         	ldr	r0, [sp, #0x10]
700a81d2: f7fa eea0    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x52c0
700a81d6: e078         	b	0x700a82ca <_tx_thread_priority_change+0x15a> @ imm = #0xf0
700a81d8: 9907         	ldr	r1, [sp, #0x1c]
700a81da: 200e         	movs	r0, #0xe
700a81dc: 6348         	str	r0, [r1, #0x34]
700a81de: f64a 2070    	movw	r0, #0xaa70
700a81e2: f2c7 0008    	movt	r0, #0x7008
700a81e6: 6800         	ldr	r0, [r0]
700a81e8: 9003         	str	r0, [sp, #0xc]
700a81ea: 9807         	ldr	r0, [sp, #0x1c]
700a81ec: 6b00         	ldr	r0, [r0, #0x30]
700a81ee: 9001         	str	r0, [sp, #0x4]
700a81f0: f64a 217c    	movw	r1, #0xaa7c
700a81f4: f2c7 0108    	movt	r1, #0x7008
700a81f8: 6808         	ldr	r0, [r1]
700a81fa: 3001         	adds	r0, #0x1
700a81fc: 6008         	str	r0, [r1]
700a81fe: 9807         	ldr	r0, [sp, #0x1c]
700a8200: 2100         	movs	r1, #0x0
700a8202: f7fa fe8d    	bl	0x700a2f20 <_tx_thread_system_ni_suspend> @ imm = #-0x52e6
700a8206: 9806         	ldr	r0, [sp, #0x18]
700a8208: 9907         	ldr	r1, [sp, #0x1c]
700a820a: f8c1 0098    	str.w	r0, [r1, #0x98]
700a820e: 9806         	ldr	r0, [sp, #0x18]
700a8210: 9907         	ldr	r1, [sp, #0x1c]
700a8212: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a8216: 9806         	ldr	r0, [sp, #0x18]
700a8218: 9907         	ldr	r1, [sp, #0x1c]
700a821a: f8d1 10a0    	ldr.w	r1, [r1, #0xa0]
700a821e: 4288         	cmp	r0, r1
700a8220: d207         	bhs	0x700a8232 <_tx_thread_priority_change+0xc2> @ imm = #0xe
700a8222: e7ff         	b	0x700a8224 <_tx_thread_priority_change+0xb4> @ imm = #-0x2
700a8224: 9806         	ldr	r0, [sp, #0x18]
700a8226: 9907         	ldr	r1, [sp, #0x1c]
700a8228: 6308         	str	r0, [r1, #0x30]
700a822a: 9806         	ldr	r0, [sp, #0x18]
700a822c: 9907         	ldr	r1, [sp, #0x1c]
700a822e: 6408         	str	r0, [r1, #0x40]
700a8230: e008         	b	0x700a8244 <_tx_thread_priority_change+0xd4> @ imm = #0x10
700a8232: 9907         	ldr	r1, [sp, #0x1c]
700a8234: f8d1 00a0    	ldr.w	r0, [r1, #0xa0]
700a8238: 6308         	str	r0, [r1, #0x30]
700a823a: 9907         	ldr	r1, [sp, #0x1c]
700a823c: f8d1 00a0    	ldr.w	r0, [r1, #0xa0]
700a8240: 6408         	str	r0, [r1, #0x40]
700a8242: e7ff         	b	0x700a8244 <_tx_thread_priority_change+0xd4> @ imm = #-0x2
700a8244: 9807         	ldr	r0, [sp, #0x1c]
700a8246: f7ff fa63    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #-0xb3a
700a824a: f64a 217c    	movw	r1, #0xaa7c
700a824e: f2c7 0108    	movt	r1, #0x7008
700a8252: 6808         	ldr	r0, [r1]
700a8254: 3801         	subs	r0, #0x1
700a8256: 6008         	str	r0, [r1]
700a8258: f64a 2070    	movw	r0, #0xaa70
700a825c: f2c7 0008    	movt	r0, #0x7008
700a8260: 6800         	ldr	r0, [r0]
700a8262: 9002         	str	r0, [sp, #0x8]
700a8264: 9807         	ldr	r0, [sp, #0x1c]
700a8266: 9902         	ldr	r1, [sp, #0x8]
700a8268: 4288         	cmp	r0, r1
700a826a: d028         	beq	0x700a82be <_tx_thread_priority_change+0x14e> @ imm = #0x50
700a826c: e7ff         	b	0x700a826e <_tx_thread_priority_change+0xfe> @ imm = #-0x2
700a826e: 9807         	ldr	r0, [sp, #0x1c]
700a8270: 6b40         	ldr	r0, [r0, #0x34]
700a8272: bb18         	cbnz	r0, 0x700a82bc <_tx_thread_priority_change+0x14c> @ imm = #0x46
700a8274: e7ff         	b	0x700a8276 <_tx_thread_priority_change+0x106> @ imm = #-0x2
700a8276: 9807         	ldr	r0, [sp, #0x1c]
700a8278: 6b00         	ldr	r0, [r0, #0x30]
700a827a: 9902         	ldr	r1, [sp, #0x8]
700a827c: 6b09         	ldr	r1, [r1, #0x30]
700a827e: 4288         	cmp	r0, r1
700a8280: d81b         	bhi	0x700a82ba <_tx_thread_priority_change+0x14a> @ imm = #0x36
700a8282: e7ff         	b	0x700a8284 <_tx_thread_priority_change+0x114> @ imm = #-0x2
700a8284: 9807         	ldr	r0, [sp, #0x1c]
700a8286: 9903         	ldr	r1, [sp, #0xc]
700a8288: 4288         	cmp	r0, r1
700a828a: d115         	bne	0x700a82b8 <_tx_thread_priority_change+0x148> @ imm = #0x2a
700a828c: e7ff         	b	0x700a828e <_tx_thread_priority_change+0x11e> @ imm = #-0x2
700a828e: 9807         	ldr	r0, [sp, #0x1c]
700a8290: f64a 2170    	movw	r1, #0xaa70
700a8294: f2c7 0108    	movt	r1, #0x7008
700a8298: 6008         	str	r0, [r1]
700a829a: 9801         	ldr	r0, [sp, #0x4]
700a829c: 9906         	ldr	r1, [sp, #0x18]
700a829e: 4288         	cmp	r0, r1
700a82a0: d209         	bhs	0x700a82b6 <_tx_thread_priority_change+0x146> @ imm = #0x12
700a82a2: e7ff         	b	0x700a82a4 <_tx_thread_priority_change+0x134> @ imm = #-0x2
700a82a4: 9807         	ldr	r0, [sp, #0x1c]
700a82a6: 6b02         	ldr	r2, [r0, #0x30]
700a82a8: f64a 0134    	movw	r1, #0xa834
700a82ac: f2c7 0108    	movt	r1, #0x7008
700a82b0: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a82b4: e7ff         	b	0x700a82b6 <_tx_thread_priority_change+0x146> @ imm = #-0x2
700a82b6: e7ff         	b	0x700a82b8 <_tx_thread_priority_change+0x148> @ imm = #-0x2
700a82b8: e7ff         	b	0x700a82ba <_tx_thread_priority_change+0x14a> @ imm = #-0x2
700a82ba: e7ff         	b	0x700a82bc <_tx_thread_priority_change+0x14c> @ imm = #-0x2
700a82bc: e7ff         	b	0x700a82be <_tx_thread_priority_change+0x14e> @ imm = #-0x2
700a82be: 9804         	ldr	r0, [sp, #0x10]
700a82c0: f7fa ee28    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x53b0
700a82c4: f00a fd2c    	bl	0x700b2d20 <_tx_thread_system_preempt_check> @ imm = #0xaa58
700a82c8: e7ff         	b	0x700a82ca <_tx_thread_priority_change+0x15a> @ imm = #-0x2
700a82ca: 2000         	movs	r0, #0x0
700a82cc: b008         	add	sp, #0x20
700a82ce: bd80         	pop	{r7, pc}

700a82d0 <_tx_mutex_prioritize>:
700a82d0: b580         	push	{r7, lr}
700a82d2: b08a         	sub	sp, #0x28
700a82d4: 9009         	str	r0, [sp, #0x24]
700a82d6: f7fa ec9e    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x56c4
700a82da: 9008         	str	r0, [sp, #0x20]
700a82dc: 9809         	ldr	r0, [sp, #0x24]
700a82de: 69c0         	ldr	r0, [r0, #0x1c]
700a82e0: 9004         	str	r0, [sp, #0x10]
700a82e2: 9804         	ldr	r0, [sp, #0x10]
700a82e4: 2801         	cmp	r0, #0x1
700a82e6: d804         	bhi	0x700a82f2 <_tx_mutex_prioritize+0x22> @ imm = #0x8
700a82e8: e7ff         	b	0x700a82ea <_tx_mutex_prioritize+0x1a> @ imm = #-0x2
700a82ea: 9808         	ldr	r0, [sp, #0x20]
700a82ec: f7fa ee12    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x53dc
700a82f0: e09a         	b	0x700a8428 <_tx_mutex_prioritize+0x158> @ imm = #0x134
700a82f2: 9804         	ldr	r0, [sp, #0x10]
700a82f4: 2802         	cmp	r0, #0x2
700a82f6: d115         	bne	0x700a8324 <_tx_mutex_prioritize+0x54> @ imm = #0x2a
700a82f8: e7ff         	b	0x700a82fa <_tx_mutex_prioritize+0x2a> @ imm = #-0x2
700a82fa: 9809         	ldr	r0, [sp, #0x24]
700a82fc: 6980         	ldr	r0, [r0, #0x18]
700a82fe: 9005         	str	r0, [sp, #0x14]
700a8300: 9805         	ldr	r0, [sp, #0x14]
700a8302: 6f40         	ldr	r0, [r0, #0x74]
700a8304: 9003         	str	r0, [sp, #0xc]
700a8306: 9803         	ldr	r0, [sp, #0xc]
700a8308: 6b00         	ldr	r0, [r0, #0x30]
700a830a: 9905         	ldr	r1, [sp, #0x14]
700a830c: 6b09         	ldr	r1, [r1, #0x30]
700a830e: 4288         	cmp	r0, r1
700a8310: d204         	bhs	0x700a831c <_tx_mutex_prioritize+0x4c> @ imm = #0x8
700a8312: e7ff         	b	0x700a8314 <_tx_mutex_prioritize+0x44> @ imm = #-0x2
700a8314: 9803         	ldr	r0, [sp, #0xc]
700a8316: 9909         	ldr	r1, [sp, #0x24]
700a8318: 6188         	str	r0, [r1, #0x18]
700a831a: e7ff         	b	0x700a831c <_tx_mutex_prioritize+0x4c> @ imm = #-0x2
700a831c: 9808         	ldr	r0, [sp, #0x20]
700a831e: f7fa edfa    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x540c
700a8322: e080         	b	0x700a8426 <_tx_mutex_prioritize+0x156> @ imm = #0x100
700a8324: 9809         	ldr	r0, [sp, #0x24]
700a8326: 6980         	ldr	r0, [r0, #0x18]
700a8328: 9005         	str	r0, [sp, #0x14]
700a832a: 9805         	ldr	r0, [sp, #0x14]
700a832c: 9006         	str	r0, [sp, #0x18]
700a832e: 9806         	ldr	r0, [sp, #0x18]
700a8330: 6f40         	ldr	r0, [r0, #0x74]
700a8332: 9007         	str	r0, [sp, #0x1c]
700a8334: f64a 217c    	movw	r1, #0xaa7c
700a8338: f2c7 0108    	movt	r1, #0x7008
700a833c: 6808         	ldr	r0, [r1]
700a833e: 3001         	adds	r0, #0x1
700a8340: 6008         	str	r0, [r1]
700a8342: 2000         	movs	r0, #0x0
700a8344: 9001         	str	r0, [sp, #0x4]
700a8346: e7ff         	b	0x700a8348 <_tx_mutex_prioritize+0x78> @ imm = #-0x2
700a8348: 9807         	ldr	r0, [sp, #0x1c]
700a834a: 6b00         	ldr	r0, [r0, #0x30]
700a834c: 9906         	ldr	r1, [sp, #0x18]
700a834e: 6b09         	ldr	r1, [r1, #0x30]
700a8350: 4288         	cmp	r0, r1
700a8352: d203         	bhs	0x700a835c <_tx_mutex_prioritize+0x8c> @ imm = #0x6
700a8354: e7ff         	b	0x700a8356 <_tx_mutex_prioritize+0x86> @ imm = #-0x2
700a8356: 9807         	ldr	r0, [sp, #0x1c]
700a8358: 9006         	str	r0, [sp, #0x18]
700a835a: e7ff         	b	0x700a835c <_tx_mutex_prioritize+0x8c> @ imm = #-0x2
700a835c: 9808         	ldr	r0, [sp, #0x20]
700a835e: f7fa edda    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x544c
700a8362: f7fa ec58    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x5750
700a8366: 9008         	str	r0, [sp, #0x20]
700a8368: 9805         	ldr	r0, [sp, #0x14]
700a836a: 9909         	ldr	r1, [sp, #0x24]
700a836c: 6989         	ldr	r1, [r1, #0x18]
700a836e: 4288         	cmp	r0, r1
700a8370: d003         	beq	0x700a837a <_tx_mutex_prioritize+0xaa> @ imm = #0x6
700a8372: e7ff         	b	0x700a8374 <_tx_mutex_prioritize+0xa4> @ imm = #-0x2
700a8374: 2001         	movs	r0, #0x1
700a8376: 9001         	str	r0, [sp, #0x4]
700a8378: e009         	b	0x700a838e <_tx_mutex_prioritize+0xbe> @ imm = #0x12
700a837a: 9804         	ldr	r0, [sp, #0x10]
700a837c: 9909         	ldr	r1, [sp, #0x24]
700a837e: 69c9         	ldr	r1, [r1, #0x1c]
700a8380: 4288         	cmp	r0, r1
700a8382: d003         	beq	0x700a838c <_tx_mutex_prioritize+0xbc> @ imm = #0x6
700a8384: e7ff         	b	0x700a8386 <_tx_mutex_prioritize+0xb6> @ imm = #-0x2
700a8386: 2001         	movs	r0, #0x1
700a8388: 9001         	str	r0, [sp, #0x4]
700a838a: e7ff         	b	0x700a838c <_tx_mutex_prioritize+0xbc> @ imm = #-0x2
700a838c: e7ff         	b	0x700a838e <_tx_mutex_prioritize+0xbe> @ imm = #-0x2
700a838e: 9801         	ldr	r0, [sp, #0x4]
700a8390: b920         	cbnz	r0, 0x700a839c <_tx_mutex_prioritize+0xcc> @ imm = #0x8
700a8392: e7ff         	b	0x700a8394 <_tx_mutex_prioritize+0xc4> @ imm = #-0x2
700a8394: 9807         	ldr	r0, [sp, #0x1c]
700a8396: 6f40         	ldr	r0, [r0, #0x74]
700a8398: 9007         	str	r0, [sp, #0x1c]
700a839a: e00d         	b	0x700a83b8 <_tx_mutex_prioritize+0xe8> @ imm = #0x1a
700a839c: 9809         	ldr	r0, [sp, #0x24]
700a839e: 6980         	ldr	r0, [r0, #0x18]
700a83a0: 9005         	str	r0, [sp, #0x14]
700a83a2: 9809         	ldr	r0, [sp, #0x24]
700a83a4: 69c0         	ldr	r0, [r0, #0x1c]
700a83a6: 9004         	str	r0, [sp, #0x10]
700a83a8: 9805         	ldr	r0, [sp, #0x14]
700a83aa: 9006         	str	r0, [sp, #0x18]
700a83ac: 9806         	ldr	r0, [sp, #0x18]
700a83ae: 6f40         	ldr	r0, [r0, #0x74]
700a83b0: 9007         	str	r0, [sp, #0x1c]
700a83b2: 2000         	movs	r0, #0x0
700a83b4: 9001         	str	r0, [sp, #0x4]
700a83b6: e7ff         	b	0x700a83b8 <_tx_mutex_prioritize+0xe8> @ imm = #-0x2
700a83b8: e7ff         	b	0x700a83ba <_tx_mutex_prioritize+0xea> @ imm = #-0x2
700a83ba: 9807         	ldr	r0, [sp, #0x1c]
700a83bc: 9905         	ldr	r1, [sp, #0x14]
700a83be: 4288         	cmp	r0, r1
700a83c0: d1c2         	bne	0x700a8348 <_tx_mutex_prioritize+0x78> @ imm = #-0x7c
700a83c2: e7ff         	b	0x700a83c4 <_tx_mutex_prioritize+0xf4> @ imm = #-0x2
700a83c4: f64a 217c    	movw	r1, #0xaa7c
700a83c8: f2c7 0108    	movt	r1, #0x7008
700a83cc: 6808         	ldr	r0, [r1]
700a83ce: 3801         	subs	r0, #0x1
700a83d0: 6008         	str	r0, [r1]
700a83d2: 9806         	ldr	r0, [sp, #0x18]
700a83d4: 9905         	ldr	r1, [sp, #0x14]
700a83d6: 4288         	cmp	r0, r1
700a83d8: d01f         	beq	0x700a841a <_tx_mutex_prioritize+0x14a> @ imm = #0x3e
700a83da: e7ff         	b	0x700a83dc <_tx_mutex_prioritize+0x10c> @ imm = #-0x2
700a83dc: 9806         	ldr	r0, [sp, #0x18]
700a83de: 6f40         	ldr	r0, [r0, #0x74]
700a83e0: 9003         	str	r0, [sp, #0xc]
700a83e2: 9806         	ldr	r0, [sp, #0x18]
700a83e4: 6f80         	ldr	r0, [r0, #0x78]
700a83e6: 9002         	str	r0, [sp, #0x8]
700a83e8: 9802         	ldr	r0, [sp, #0x8]
700a83ea: 9903         	ldr	r1, [sp, #0xc]
700a83ec: 6788         	str	r0, [r1, #0x78]
700a83ee: 9803         	ldr	r0, [sp, #0xc]
700a83f0: 9902         	ldr	r1, [sp, #0x8]
700a83f2: 6748         	str	r0, [r1, #0x74]
700a83f4: 9805         	ldr	r0, [sp, #0x14]
700a83f6: 6f80         	ldr	r0, [r0, #0x78]
700a83f8: 9002         	str	r0, [sp, #0x8]
700a83fa: 9805         	ldr	r0, [sp, #0x14]
700a83fc: 9906         	ldr	r1, [sp, #0x18]
700a83fe: 6748         	str	r0, [r1, #0x74]
700a8400: 9802         	ldr	r0, [sp, #0x8]
700a8402: 9906         	ldr	r1, [sp, #0x18]
700a8404: 6788         	str	r0, [r1, #0x78]
700a8406: 9806         	ldr	r0, [sp, #0x18]
700a8408: 9902         	ldr	r1, [sp, #0x8]
700a840a: 6748         	str	r0, [r1, #0x74]
700a840c: 9806         	ldr	r0, [sp, #0x18]
700a840e: 9905         	ldr	r1, [sp, #0x14]
700a8410: 6788         	str	r0, [r1, #0x78]
700a8412: 9806         	ldr	r0, [sp, #0x18]
700a8414: 9909         	ldr	r1, [sp, #0x24]
700a8416: 6188         	str	r0, [r1, #0x18]
700a8418: e7ff         	b	0x700a841a <_tx_mutex_prioritize+0x14a> @ imm = #-0x2
700a841a: 9808         	ldr	r0, [sp, #0x20]
700a841c: f7fa ed7a    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x550c
700a8420: f00a fc7e    	bl	0x700b2d20 <_tx_thread_system_preempt_check> @ imm = #0xa8fc
700a8424: e7ff         	b	0x700a8426 <_tx_mutex_prioritize+0x156> @ imm = #-0x2
700a8426: e7ff         	b	0x700a8428 <_tx_mutex_prioritize+0x158> @ imm = #-0x2
700a8428: 2000         	movs	r0, #0x0
700a842a: b00a         	add	sp, #0x28
700a842c: bd80         	pop	{r7, pc}
700a842e: 0000         	movs	r0, r0

700a8430 <Udma_rmAllocMappedRxCh>:
700a8430: b580         	push	{r7, lr}
700a8432: b08a         	sub	sp, #0x28
700a8434: 9009         	str	r0, [sp, #0x24]
700a8436: 9108         	str	r1, [sp, #0x20]
700a8438: 9207         	str	r2, [sp, #0x1c]
700a843a: 2000         	movs	r0, #0x0
700a843c: f6cf 70ff    	movt	r0, #0xffff
700a8440: 9006         	str	r0, [sp, #0x18]
700a8442: 9808         	ldr	r0, [sp, #0x20]
700a8444: f500 70ea    	add.w	r0, r0, #0x1d4
700a8448: 9001         	str	r0, [sp, #0x4]
700a844a: 9808         	ldr	r0, [sp, #0x20]
700a844c: f500 609f    	add.w	r0, r0, #0x4f8
700a8450: f04f 31ff    	mov.w	r1, #0xffffffff
700a8454: f009 ff8c    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x9f18
700a8458: 9809         	ldr	r0, [sp, #0x24]
700a845a: 2101         	movs	r1, #0x1
700a845c: f6cf 71ff    	movt	r1, #0xffff
700a8460: 4288         	cmp	r0, r1
700a8462: d142         	bne	0x700a84ea <Udma_rmAllocMappedRxCh+0xba> @ imm = #0x84
700a8464: e7ff         	b	0x700a8466 <Udma_rmAllocMappedRxCh+0x36> @ imm = #-0x2
700a8466: 2000         	movs	r0, #0x0
700a8468: 9005         	str	r0, [sp, #0x14]
700a846a: e7ff         	b	0x700a846c <Udma_rmAllocMappedRxCh+0x3c> @ imm = #-0x2
700a846c: 9805         	ldr	r0, [sp, #0x14]
700a846e: 9901         	ldr	r1, [sp, #0x4]
700a8470: 9a07         	ldr	r2, [sp, #0x1c]
700a8472: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8476: 6f89         	ldr	r1, [r1, #0x78]
700a8478: 4288         	cmp	r0, r1
700a847a: d235         	bhs	0x700a84e8 <Udma_rmAllocMappedRxCh+0xb8> @ imm = #0x6a
700a847c: e7ff         	b	0x700a847e <Udma_rmAllocMappedRxCh+0x4e> @ imm = #-0x2
700a847e: 9805         	ldr	r0, [sp, #0x14]
700a8480: 0940         	lsrs	r0, r0, #0x5
700a8482: 9004         	str	r0, [sp, #0x10]
700a8484: 9805         	ldr	r0, [sp, #0x14]
700a8486: 9904         	ldr	r1, [sp, #0x10]
700a8488: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a848c: 9003         	str	r0, [sp, #0xc]
700a848e: 9903         	ldr	r1, [sp, #0xc]
700a8490: 2001         	movs	r0, #0x1
700a8492: 4088         	lsls	r0, r1
700a8494: 9002         	str	r0, [sp, #0x8]
700a8496: 9808         	ldr	r0, [sp, #0x20]
700a8498: 9907         	ldr	r1, [sp, #0x1c]
700a849a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a849e: 9904         	ldr	r1, [sp, #0x10]
700a84a0: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a84a4: f8d0 0334    	ldr.w	r0, [r0, #0x334]
700a84a8: 9902         	ldr	r1, [sp, #0x8]
700a84aa: 4008         	ands	r0, r1
700a84ac: 4288         	cmp	r0, r1
700a84ae: d116         	bne	0x700a84de <Udma_rmAllocMappedRxCh+0xae> @ imm = #0x2c
700a84b0: e7ff         	b	0x700a84b2 <Udma_rmAllocMappedRxCh+0x82> @ imm = #-0x2
700a84b2: 9a02         	ldr	r2, [sp, #0x8]
700a84b4: 9808         	ldr	r0, [sp, #0x20]
700a84b6: 9907         	ldr	r1, [sp, #0x1c]
700a84b8: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a84bc: 9904         	ldr	r1, [sp, #0x10]
700a84be: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a84c2: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700a84c6: 4390         	bics	r0, r2
700a84c8: f8c1 0334    	str.w	r0, [r1, #0x334]
700a84cc: 9805         	ldr	r0, [sp, #0x14]
700a84ce: 9901         	ldr	r1, [sp, #0x4]
700a84d0: 9a07         	ldr	r2, [sp, #0x1c]
700a84d2: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a84d6: 6e89         	ldr	r1, [r1, #0x68]
700a84d8: 4408         	add	r0, r1
700a84da: 9006         	str	r0, [sp, #0x18]
700a84dc: e004         	b	0x700a84e8 <Udma_rmAllocMappedRxCh+0xb8> @ imm = #0x8
700a84de: e7ff         	b	0x700a84e0 <Udma_rmAllocMappedRxCh+0xb0> @ imm = #-0x2
700a84e0: 9805         	ldr	r0, [sp, #0x14]
700a84e2: 3001         	adds	r0, #0x1
700a84e4: 9005         	str	r0, [sp, #0x14]
700a84e6: e7c1         	b	0x700a846c <Udma_rmAllocMappedRxCh+0x3c> @ imm = #-0x7e
700a84e8: e047         	b	0x700a857a <Udma_rmAllocMappedRxCh+0x14a> @ imm = #0x8e
700a84ea: 9809         	ldr	r0, [sp, #0x24]
700a84ec: 9901         	ldr	r1, [sp, #0x4]
700a84ee: 9a07         	ldr	r2, [sp, #0x1c]
700a84f0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a84f4: 6e89         	ldr	r1, [r1, #0x68]
700a84f6: 4288         	cmp	r0, r1
700a84f8: d33e         	blo	0x700a8578 <Udma_rmAllocMappedRxCh+0x148> @ imm = #0x7c
700a84fa: e7ff         	b	0x700a84fc <Udma_rmAllocMappedRxCh+0xcc> @ imm = #-0x2
700a84fc: 9809         	ldr	r0, [sp, #0x24]
700a84fe: 9901         	ldr	r1, [sp, #0x4]
700a8500: 9a07         	ldr	r2, [sp, #0x1c]
700a8502: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a8506: 6e91         	ldr	r1, [r2, #0x68]
700a8508: 6f92         	ldr	r2, [r2, #0x78]
700a850a: 4411         	add	r1, r2
700a850c: 4288         	cmp	r0, r1
700a850e: d233         	bhs	0x700a8578 <Udma_rmAllocMappedRxCh+0x148> @ imm = #0x66
700a8510: e7ff         	b	0x700a8512 <Udma_rmAllocMappedRxCh+0xe2> @ imm = #-0x2
700a8512: 9809         	ldr	r0, [sp, #0x24]
700a8514: 9901         	ldr	r1, [sp, #0x4]
700a8516: 9a07         	ldr	r2, [sp, #0x1c]
700a8518: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a851c: 6e89         	ldr	r1, [r1, #0x68]
700a851e: 1a40         	subs	r0, r0, r1
700a8520: 9005         	str	r0, [sp, #0x14]
700a8522: 9805         	ldr	r0, [sp, #0x14]
700a8524: 0940         	lsrs	r0, r0, #0x5
700a8526: 9004         	str	r0, [sp, #0x10]
700a8528: 9805         	ldr	r0, [sp, #0x14]
700a852a: 9904         	ldr	r1, [sp, #0x10]
700a852c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8530: 9003         	str	r0, [sp, #0xc]
700a8532: 9903         	ldr	r1, [sp, #0xc]
700a8534: 2001         	movs	r0, #0x1
700a8536: 4088         	lsls	r0, r1
700a8538: 9002         	str	r0, [sp, #0x8]
700a853a: 9808         	ldr	r0, [sp, #0x20]
700a853c: 9907         	ldr	r1, [sp, #0x1c]
700a853e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8542: 9904         	ldr	r1, [sp, #0x10]
700a8544: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8548: f8d0 0334    	ldr.w	r0, [r0, #0x334]
700a854c: 9902         	ldr	r1, [sp, #0x8]
700a854e: 4008         	ands	r0, r1
700a8550: 4288         	cmp	r0, r1
700a8552: d110         	bne	0x700a8576 <Udma_rmAllocMappedRxCh+0x146> @ imm = #0x20
700a8554: e7ff         	b	0x700a8556 <Udma_rmAllocMappedRxCh+0x126> @ imm = #-0x2
700a8556: 9a02         	ldr	r2, [sp, #0x8]
700a8558: 9808         	ldr	r0, [sp, #0x20]
700a855a: 9907         	ldr	r1, [sp, #0x1c]
700a855c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8560: 9904         	ldr	r1, [sp, #0x10]
700a8562: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8566: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700a856a: 4390         	bics	r0, r2
700a856c: f8c1 0334    	str.w	r0, [r1, #0x334]
700a8570: 9809         	ldr	r0, [sp, #0x24]
700a8572: 9006         	str	r0, [sp, #0x18]
700a8574: e7ff         	b	0x700a8576 <Udma_rmAllocMappedRxCh+0x146> @ imm = #-0x2
700a8576: e7ff         	b	0x700a8578 <Udma_rmAllocMappedRxCh+0x148> @ imm = #-0x2
700a8578: e7ff         	b	0x700a857a <Udma_rmAllocMappedRxCh+0x14a> @ imm = #-0x2
700a857a: 9808         	ldr	r0, [sp, #0x20]
700a857c: f500 609f    	add.w	r0, r0, #0x4f8
700a8580: f00a ff86    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0xaf0c
700a8584: 9806         	ldr	r0, [sp, #0x18]
700a8586: b00a         	add	sp, #0x28
700a8588: bd80         	pop	{r7, pc}
700a858a: 0000         	movs	r0, r0
700a858c: 0000         	movs	r0, r0
700a858e: 0000         	movs	r0, r0

700a8590 <Udma_rmAllocMappedTxCh>:
700a8590: b580         	push	{r7, lr}
700a8592: b08a         	sub	sp, #0x28
700a8594: 9009         	str	r0, [sp, #0x24]
700a8596: 9108         	str	r1, [sp, #0x20]
700a8598: 9207         	str	r2, [sp, #0x1c]
700a859a: 2000         	movs	r0, #0x0
700a859c: f6cf 70ff    	movt	r0, #0xffff
700a85a0: 9006         	str	r0, [sp, #0x18]
700a85a2: 9808         	ldr	r0, [sp, #0x20]
700a85a4: f500 70ea    	add.w	r0, r0, #0x1d4
700a85a8: 9001         	str	r0, [sp, #0x4]
700a85aa: 9808         	ldr	r0, [sp, #0x20]
700a85ac: f500 609f    	add.w	r0, r0, #0x4f8
700a85b0: f04f 31ff    	mov.w	r1, #0xffffffff
700a85b4: f009 fedc    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x9db8
700a85b8: 9809         	ldr	r0, [sp, #0x24]
700a85ba: 2101         	movs	r1, #0x1
700a85bc: f6cf 71ff    	movt	r1, #0xffff
700a85c0: 4288         	cmp	r0, r1
700a85c2: d142         	bne	0x700a864a <Udma_rmAllocMappedTxCh+0xba> @ imm = #0x84
700a85c4: e7ff         	b	0x700a85c6 <Udma_rmAllocMappedTxCh+0x36> @ imm = #-0x2
700a85c6: 2000         	movs	r0, #0x0
700a85c8: 9005         	str	r0, [sp, #0x14]
700a85ca: e7ff         	b	0x700a85cc <Udma_rmAllocMappedTxCh+0x3c> @ imm = #-0x2
700a85cc: 9805         	ldr	r0, [sp, #0x14]
700a85ce: 9901         	ldr	r1, [sp, #0x4]
700a85d0: 9a07         	ldr	r2, [sp, #0x1c]
700a85d2: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a85d6: 6d89         	ldr	r1, [r1, #0x58]
700a85d8: 4288         	cmp	r0, r1
700a85da: d235         	bhs	0x700a8648 <Udma_rmAllocMappedTxCh+0xb8> @ imm = #0x6a
700a85dc: e7ff         	b	0x700a85de <Udma_rmAllocMappedTxCh+0x4e> @ imm = #-0x2
700a85de: 9805         	ldr	r0, [sp, #0x14]
700a85e0: 0940         	lsrs	r0, r0, #0x5
700a85e2: 9004         	str	r0, [sp, #0x10]
700a85e4: 9805         	ldr	r0, [sp, #0x14]
700a85e6: 9904         	ldr	r1, [sp, #0x10]
700a85e8: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a85ec: 9003         	str	r0, [sp, #0xc]
700a85ee: 9903         	ldr	r1, [sp, #0xc]
700a85f0: 2001         	movs	r0, #0x1
700a85f2: 4088         	lsls	r0, r1
700a85f4: 9002         	str	r0, [sp, #0x8]
700a85f6: 9808         	ldr	r0, [sp, #0x20]
700a85f8: 9907         	ldr	r1, [sp, #0x1c]
700a85fa: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a85fe: 9904         	ldr	r1, [sp, #0x10]
700a8600: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8604: f8d0 0324    	ldr.w	r0, [r0, #0x324]
700a8608: 9902         	ldr	r1, [sp, #0x8]
700a860a: 4008         	ands	r0, r1
700a860c: 4288         	cmp	r0, r1
700a860e: d116         	bne	0x700a863e <Udma_rmAllocMappedTxCh+0xae> @ imm = #0x2c
700a8610: e7ff         	b	0x700a8612 <Udma_rmAllocMappedTxCh+0x82> @ imm = #-0x2
700a8612: 9a02         	ldr	r2, [sp, #0x8]
700a8614: 9808         	ldr	r0, [sp, #0x20]
700a8616: 9907         	ldr	r1, [sp, #0x1c]
700a8618: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a861c: 9904         	ldr	r1, [sp, #0x10]
700a861e: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8622: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700a8626: 4390         	bics	r0, r2
700a8628: f8c1 0324    	str.w	r0, [r1, #0x324]
700a862c: 9805         	ldr	r0, [sp, #0x14]
700a862e: 9901         	ldr	r1, [sp, #0x4]
700a8630: 9a07         	ldr	r2, [sp, #0x1c]
700a8632: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8636: 6c89         	ldr	r1, [r1, #0x48]
700a8638: 4408         	add	r0, r1
700a863a: 9006         	str	r0, [sp, #0x18]
700a863c: e004         	b	0x700a8648 <Udma_rmAllocMappedTxCh+0xb8> @ imm = #0x8
700a863e: e7ff         	b	0x700a8640 <Udma_rmAllocMappedTxCh+0xb0> @ imm = #-0x2
700a8640: 9805         	ldr	r0, [sp, #0x14]
700a8642: 3001         	adds	r0, #0x1
700a8644: 9005         	str	r0, [sp, #0x14]
700a8646: e7c1         	b	0x700a85cc <Udma_rmAllocMappedTxCh+0x3c> @ imm = #-0x7e
700a8648: e047         	b	0x700a86da <Udma_rmAllocMappedTxCh+0x14a> @ imm = #0x8e
700a864a: 9809         	ldr	r0, [sp, #0x24]
700a864c: 9901         	ldr	r1, [sp, #0x4]
700a864e: 9a07         	ldr	r2, [sp, #0x1c]
700a8650: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8654: 6c89         	ldr	r1, [r1, #0x48]
700a8656: 4288         	cmp	r0, r1
700a8658: d33e         	blo	0x700a86d8 <Udma_rmAllocMappedTxCh+0x148> @ imm = #0x7c
700a865a: e7ff         	b	0x700a865c <Udma_rmAllocMappedTxCh+0xcc> @ imm = #-0x2
700a865c: 9809         	ldr	r0, [sp, #0x24]
700a865e: 9901         	ldr	r1, [sp, #0x4]
700a8660: 9a07         	ldr	r2, [sp, #0x1c]
700a8662: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a8666: 6c91         	ldr	r1, [r2, #0x48]
700a8668: 6d92         	ldr	r2, [r2, #0x58]
700a866a: 4411         	add	r1, r2
700a866c: 4288         	cmp	r0, r1
700a866e: d233         	bhs	0x700a86d8 <Udma_rmAllocMappedTxCh+0x148> @ imm = #0x66
700a8670: e7ff         	b	0x700a8672 <Udma_rmAllocMappedTxCh+0xe2> @ imm = #-0x2
700a8672: 9809         	ldr	r0, [sp, #0x24]
700a8674: 9901         	ldr	r1, [sp, #0x4]
700a8676: 9a07         	ldr	r2, [sp, #0x1c]
700a8678: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a867c: 6c89         	ldr	r1, [r1, #0x48]
700a867e: 1a40         	subs	r0, r0, r1
700a8680: 9005         	str	r0, [sp, #0x14]
700a8682: 9805         	ldr	r0, [sp, #0x14]
700a8684: 0940         	lsrs	r0, r0, #0x5
700a8686: 9004         	str	r0, [sp, #0x10]
700a8688: 9805         	ldr	r0, [sp, #0x14]
700a868a: 9904         	ldr	r1, [sp, #0x10]
700a868c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8690: 9003         	str	r0, [sp, #0xc]
700a8692: 9903         	ldr	r1, [sp, #0xc]
700a8694: 2001         	movs	r0, #0x1
700a8696: 4088         	lsls	r0, r1
700a8698: 9002         	str	r0, [sp, #0x8]
700a869a: 9808         	ldr	r0, [sp, #0x20]
700a869c: 9907         	ldr	r1, [sp, #0x1c]
700a869e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a86a2: 9904         	ldr	r1, [sp, #0x10]
700a86a4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a86a8: f8d0 0324    	ldr.w	r0, [r0, #0x324]
700a86ac: 9902         	ldr	r1, [sp, #0x8]
700a86ae: 4008         	ands	r0, r1
700a86b0: 4288         	cmp	r0, r1
700a86b2: d110         	bne	0x700a86d6 <Udma_rmAllocMappedTxCh+0x146> @ imm = #0x20
700a86b4: e7ff         	b	0x700a86b6 <Udma_rmAllocMappedTxCh+0x126> @ imm = #-0x2
700a86b6: 9a02         	ldr	r2, [sp, #0x8]
700a86b8: 9808         	ldr	r0, [sp, #0x20]
700a86ba: 9907         	ldr	r1, [sp, #0x1c]
700a86bc: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a86c0: 9904         	ldr	r1, [sp, #0x10]
700a86c2: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a86c6: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700a86ca: 4390         	bics	r0, r2
700a86cc: f8c1 0324    	str.w	r0, [r1, #0x324]
700a86d0: 9809         	ldr	r0, [sp, #0x24]
700a86d2: 9006         	str	r0, [sp, #0x18]
700a86d4: e7ff         	b	0x700a86d6 <Udma_rmAllocMappedTxCh+0x146> @ imm = #-0x2
700a86d6: e7ff         	b	0x700a86d8 <Udma_rmAllocMappedTxCh+0x148> @ imm = #-0x2
700a86d8: e7ff         	b	0x700a86da <Udma_rmAllocMappedTxCh+0x14a> @ imm = #-0x2
700a86da: 9808         	ldr	r0, [sp, #0x20]
700a86dc: f500 609f    	add.w	r0, r0, #0x4f8
700a86e0: f00a fed6    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0xadac
700a86e4: 9806         	ldr	r0, [sp, #0x18]
700a86e6: b00a         	add	sp, #0x28
700a86e8: bd80         	pop	{r7, pc}
700a86ea: 0000         	movs	r0, r0
700a86ec: 0000         	movs	r0, r0
700a86ee: 0000         	movs	r0, r0

700a86f0 <CSL_bcdmaChanOpGetChanStats>:
700a86f0: b580         	push	{r7, lr}
700a86f2: b088         	sub	sp, #0x20
700a86f4: 9007         	str	r0, [sp, #0x1c]
700a86f6: 9106         	str	r1, [sp, #0x18]
700a86f8: 9205         	str	r2, [sp, #0x14]
700a86fa: 9304         	str	r3, [sp, #0x10]
700a86fc: 2000         	movs	r0, #0x0
700a86fe: 9003         	str	r0, [sp, #0xc]
700a8700: 9804         	ldr	r0, [sp, #0x10]
700a8702: b920         	cbnz	r0, 0x700a870e <CSL_bcdmaChanOpGetChanStats+0x1e> @ imm = #0x8
700a8704: e7ff         	b	0x700a8706 <CSL_bcdmaChanOpGetChanStats+0x16> @ imm = #-0x2
700a8706: f06f 0001    	mvn	r0, #0x1
700a870a: 9003         	str	r0, [sp, #0xc]
700a870c: e099         	b	0x700a8842 <CSL_bcdmaChanOpGetChanStats+0x152> @ imm = #0x132
700a870e: 9804         	ldr	r0, [sp, #0x10]
700a8710: 9002         	str	r0, [sp, #0x8]
700a8712: 9806         	ldr	r0, [sp, #0x18]
700a8714: 9001         	str	r0, [sp, #0x4]
700a8716: b140         	cbz	r0, 0x700a872a <CSL_bcdmaChanOpGetChanStats+0x3a> @ imm = #0x10
700a8718: e7ff         	b	0x700a871a <CSL_bcdmaChanOpGetChanStats+0x2a> @ imm = #-0x2
700a871a: 9801         	ldr	r0, [sp, #0x4]
700a871c: 2801         	cmp	r0, #0x1
700a871e: d031         	beq	0x700a8784 <CSL_bcdmaChanOpGetChanStats+0x94> @ imm = #0x62
700a8720: e7ff         	b	0x700a8722 <CSL_bcdmaChanOpGetChanStats+0x32> @ imm = #-0x2
700a8722: 9801         	ldr	r0, [sp, #0x4]
700a8724: 2802         	cmp	r0, #0x2
700a8726: d05a         	beq	0x700a87de <CSL_bcdmaChanOpGetChanStats+0xee> @ imm = #0xb4
700a8728: e086         	b	0x700a8838 <CSL_bcdmaChanOpGetChanStats+0x148> @ imm = #0x10c
700a872a: 9807         	ldr	r0, [sp, #0x1c]
700a872c: 6880         	ldr	r0, [r0, #0x8]
700a872e: 9905         	ldr	r1, [sp, #0x14]
700a8730: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8734: f500 6080    	add.w	r0, r0, #0x400
700a8738: f00c fd7a    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xcaf4
700a873c: 9902         	ldr	r1, [sp, #0x8]
700a873e: 6008         	str	r0, [r1]
700a8740: 9807         	ldr	r0, [sp, #0x1c]
700a8742: 6880         	ldr	r0, [r0, #0x8]
700a8744: 9905         	ldr	r1, [sp, #0x14]
700a8746: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a874a: f500 6081    	add.w	r0, r0, #0x408
700a874e: f00c fd6f    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xcade
700a8752: 9902         	ldr	r1, [sp, #0x8]
700a8754: 6048         	str	r0, [r1, #0x4]
700a8756: 9807         	ldr	r0, [sp, #0x1c]
700a8758: 6880         	ldr	r0, [r0, #0x8]
700a875a: 9905         	ldr	r1, [sp, #0x14]
700a875c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8760: f500 6082    	add.w	r0, r0, #0x410
700a8764: f00c fd64    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xcac8
700a8768: 9902         	ldr	r1, [sp, #0x8]
700a876a: 6088         	str	r0, [r1, #0x8]
700a876c: 9902         	ldr	r1, [sp, #0x8]
700a876e: 2000         	movs	r0, #0x0
700a8770: 60c8         	str	r0, [r1, #0xc]
700a8772: 9902         	ldr	r1, [sp, #0x8]
700a8774: 6108         	str	r0, [r1, #0x10]
700a8776: 9902         	ldr	r1, [sp, #0x8]
700a8778: 6848         	ldr	r0, [r1, #0x4]
700a877a: 6148         	str	r0, [r1, #0x14]
700a877c: 9902         	ldr	r1, [sp, #0x8]
700a877e: 6888         	ldr	r0, [r1, #0x8]
700a8780: 6188         	str	r0, [r1, #0x18]
700a8782: e05d         	b	0x700a8840 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0xba
700a8784: 9807         	ldr	r0, [sp, #0x1c]
700a8786: 6900         	ldr	r0, [r0, #0x10]
700a8788: 9905         	ldr	r1, [sp, #0x14]
700a878a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a878e: f500 6080    	add.w	r0, r0, #0x400
700a8792: f00c fd4d    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xca9a
700a8796: 9902         	ldr	r1, [sp, #0x8]
700a8798: 6008         	str	r0, [r1]
700a879a: 9807         	ldr	r0, [sp, #0x1c]
700a879c: 6900         	ldr	r0, [r0, #0x10]
700a879e: 9905         	ldr	r1, [sp, #0x14]
700a87a0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a87a4: f500 6081    	add.w	r0, r0, #0x408
700a87a8: f00c fd42    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xca84
700a87ac: 9902         	ldr	r1, [sp, #0x8]
700a87ae: 6048         	str	r0, [r1, #0x4]
700a87b0: 9807         	ldr	r0, [sp, #0x1c]
700a87b2: 6900         	ldr	r0, [r0, #0x10]
700a87b4: 9905         	ldr	r1, [sp, #0x14]
700a87b6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a87ba: f500 6082    	add.w	r0, r0, #0x410
700a87be: f00c fd37    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xca6e
700a87c2: 9902         	ldr	r1, [sp, #0x8]
700a87c4: 6088         	str	r0, [r1, #0x8]
700a87c6: 9902         	ldr	r1, [sp, #0x8]
700a87c8: 2000         	movs	r0, #0x0
700a87ca: 60c8         	str	r0, [r1, #0xc]
700a87cc: 9902         	ldr	r1, [sp, #0x8]
700a87ce: 6108         	str	r0, [r1, #0x10]
700a87d0: 9902         	ldr	r1, [sp, #0x8]
700a87d2: 6848         	ldr	r0, [r1, #0x4]
700a87d4: 6148         	str	r0, [r1, #0x14]
700a87d6: 9902         	ldr	r1, [sp, #0x8]
700a87d8: 6888         	ldr	r0, [r1, #0x8]
700a87da: 6188         	str	r0, [r1, #0x18]
700a87dc: e030         	b	0x700a8840 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0x60
700a87de: 9807         	ldr	r0, [sp, #0x1c]
700a87e0: 6980         	ldr	r0, [r0, #0x18]
700a87e2: 9905         	ldr	r1, [sp, #0x14]
700a87e4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a87e8: f500 6080    	add.w	r0, r0, #0x400
700a87ec: f00c fd20    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xca40
700a87f0: 9902         	ldr	r1, [sp, #0x8]
700a87f2: 6008         	str	r0, [r1]
700a87f4: 9902         	ldr	r1, [sp, #0x8]
700a87f6: 2000         	movs	r0, #0x0
700a87f8: 6048         	str	r0, [r1, #0x4]
700a87fa: 9902         	ldr	r1, [sp, #0x8]
700a87fc: 6088         	str	r0, [r1, #0x8]
700a87fe: 9807         	ldr	r0, [sp, #0x1c]
700a8800: 6980         	ldr	r0, [r0, #0x18]
700a8802: 9905         	ldr	r1, [sp, #0x14]
700a8804: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8808: f500 6081    	add.w	r0, r0, #0x408
700a880c: f00c fd10    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xca20
700a8810: 9902         	ldr	r1, [sp, #0x8]
700a8812: 60c8         	str	r0, [r1, #0xc]
700a8814: 9807         	ldr	r0, [sp, #0x1c]
700a8816: 6980         	ldr	r0, [r0, #0x18]
700a8818: 9905         	ldr	r1, [sp, #0x14]
700a881a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a881e: f500 6082    	add.w	r0, r0, #0x410
700a8822: f00c fd05    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xca0a
700a8826: 9902         	ldr	r1, [sp, #0x8]
700a8828: 6108         	str	r0, [r1, #0x10]
700a882a: 9902         	ldr	r1, [sp, #0x8]
700a882c: 68c8         	ldr	r0, [r1, #0xc]
700a882e: 6148         	str	r0, [r1, #0x14]
700a8830: 9902         	ldr	r1, [sp, #0x8]
700a8832: 6908         	ldr	r0, [r1, #0x10]
700a8834: 6188         	str	r0, [r1, #0x18]
700a8836: e003         	b	0x700a8840 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0x6
700a8838: f06f 0001    	mvn	r0, #0x1
700a883c: 9003         	str	r0, [sp, #0xc]
700a883e: e7ff         	b	0x700a8840 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #-0x2
700a8840: e7ff         	b	0x700a8842 <CSL_bcdmaChanOpGetChanStats+0x152> @ imm = #-0x2
700a8842: 9803         	ldr	r0, [sp, #0xc]
700a8844: b008         	add	sp, #0x20
700a8846: bd80         	pop	{r7, pc}
		...

700a8850 <_tx_mutex_priority_change>:
700a8850: b580         	push	{r7, lr}
700a8852: b086         	sub	sp, #0x18
700a8854: 9005         	str	r0, [sp, #0x14]
700a8856: 9104         	str	r1, [sp, #0x10]
700a8858: 9805         	ldr	r0, [sp, #0x14]
700a885a: 6b40         	ldr	r0, [r0, #0x34]
700a885c: b1a0         	cbz	r0, 0x700a8888 <_tx_mutex_priority_change+0x38> @ imm = #0x28
700a885e: e7ff         	b	0x700a8860 <_tx_mutex_priority_change+0x10> @ imm = #-0x2
700a8860: 9804         	ldr	r0, [sp, #0x10]
700a8862: 9905         	ldr	r1, [sp, #0x14]
700a8864: 6308         	str	r0, [r1, #0x30]
700a8866: 9805         	ldr	r0, [sp, #0x14]
700a8868: f8d0 009c    	ldr.w	r0, [r0, #0x9c]
700a886c: 9904         	ldr	r1, [sp, #0x10]
700a886e: 4288         	cmp	r0, r1
700a8870: d205         	bhs	0x700a887e <_tx_mutex_priority_change+0x2e> @ imm = #0xa
700a8872: e7ff         	b	0x700a8874 <_tx_mutex_priority_change+0x24> @ imm = #-0x2
700a8874: 9905         	ldr	r1, [sp, #0x14]
700a8876: f8d1 009c    	ldr.w	r0, [r1, #0x9c]
700a887a: 6408         	str	r0, [r1, #0x40]
700a887c: e003         	b	0x700a8886 <_tx_mutex_priority_change+0x36> @ imm = #0x6
700a887e: 9804         	ldr	r0, [sp, #0x10]
700a8880: 9905         	ldr	r1, [sp, #0x14]
700a8882: 6408         	str	r0, [r1, #0x40]
700a8884: e7ff         	b	0x700a8886 <_tx_mutex_priority_change+0x36> @ imm = #-0x2
700a8886: e08c         	b	0x700a89a2 <_tx_mutex_priority_change+0x152> @ imm = #0x118
700a8888: f64a 2070    	movw	r0, #0xaa70
700a888c: f2c7 0008    	movt	r0, #0x7008
700a8890: 6800         	ldr	r0, [r0]
700a8892: 9003         	str	r0, [sp, #0xc]
700a8894: 9805         	ldr	r0, [sp, #0x14]
700a8896: 6b00         	ldr	r0, [r0, #0x30]
700a8898: 9001         	str	r0, [sp, #0x4]
700a889a: f64a 217c    	movw	r1, #0xaa7c
700a889e: f2c7 0108    	movt	r1, #0x7008
700a88a2: 6808         	ldr	r0, [r1]
700a88a4: 3001         	adds	r0, #0x1
700a88a6: 6008         	str	r0, [r1]
700a88a8: 9905         	ldr	r1, [sp, #0x14]
700a88aa: 200e         	movs	r0, #0xe
700a88ac: 6348         	str	r0, [r1, #0x34]
700a88ae: 9805         	ldr	r0, [sp, #0x14]
700a88b0: 2100         	movs	r1, #0x0
700a88b2: f7fa fb35    	bl	0x700a2f20 <_tx_thread_system_ni_suspend> @ imm = #-0x5996
700a88b6: 9804         	ldr	r0, [sp, #0x10]
700a88b8: 9905         	ldr	r1, [sp, #0x14]
700a88ba: 6308         	str	r0, [r1, #0x30]
700a88bc: 9805         	ldr	r0, [sp, #0x14]
700a88be: f8d0 009c    	ldr.w	r0, [r0, #0x9c]
700a88c2: 9904         	ldr	r1, [sp, #0x10]
700a88c4: 4288         	cmp	r0, r1
700a88c6: d205         	bhs	0x700a88d4 <_tx_mutex_priority_change+0x84> @ imm = #0xa
700a88c8: e7ff         	b	0x700a88ca <_tx_mutex_priority_change+0x7a> @ imm = #-0x2
700a88ca: 9905         	ldr	r1, [sp, #0x14]
700a88cc: f8d1 009c    	ldr.w	r0, [r1, #0x9c]
700a88d0: 6408         	str	r0, [r1, #0x40]
700a88d2: e003         	b	0x700a88dc <_tx_mutex_priority_change+0x8c> @ imm = #0x6
700a88d4: 9804         	ldr	r0, [sp, #0x10]
700a88d6: 9905         	ldr	r1, [sp, #0x14]
700a88d8: 6408         	str	r0, [r1, #0x40]
700a88da: e7ff         	b	0x700a88dc <_tx_mutex_priority_change+0x8c> @ imm = #-0x2
700a88dc: 9805         	ldr	r0, [sp, #0x14]
700a88de: f7fe ff17    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #-0x11d2
700a88e2: f64a 217c    	movw	r1, #0xaa7c
700a88e6: f2c7 0108    	movt	r1, #0x7008
700a88ea: 6808         	ldr	r0, [r1]
700a88ec: 3801         	subs	r0, #0x1
700a88ee: 6008         	str	r0, [r1]
700a88f0: f64a 2070    	movw	r0, #0xaa70
700a88f4: f2c7 0008    	movt	r0, #0x7008
700a88f8: 6800         	ldr	r0, [r0]
700a88fa: 9002         	str	r0, [sp, #0x8]
700a88fc: 9805         	ldr	r0, [sp, #0x14]
700a88fe: 9902         	ldr	r1, [sp, #0x8]
700a8900: 4288         	cmp	r0, r1
700a8902: d04d         	beq	0x700a89a0 <_tx_mutex_priority_change+0x150> @ imm = #0x9a
700a8904: e7ff         	b	0x700a8906 <_tx_mutex_priority_change+0xb6> @ imm = #-0x2
700a8906: 9805         	ldr	r0, [sp, #0x14]
700a8908: 6b40         	ldr	r0, [r0, #0x34]
700a890a: 2800         	cmp	r0, #0x0
700a890c: d147         	bne	0x700a899e <_tx_mutex_priority_change+0x14e> @ imm = #0x8e
700a890e: e7ff         	b	0x700a8910 <_tx_mutex_priority_change+0xc0> @ imm = #-0x2
700a8910: 9805         	ldr	r0, [sp, #0x14]
700a8912: 6b00         	ldr	r0, [r0, #0x30]
700a8914: 9902         	ldr	r1, [sp, #0x8]
700a8916: 6b09         	ldr	r1, [r1, #0x30]
700a8918: 4288         	cmp	r0, r1
700a891a: d81b         	bhi	0x700a8954 <_tx_mutex_priority_change+0x104> @ imm = #0x36
700a891c: e7ff         	b	0x700a891e <_tx_mutex_priority_change+0xce> @ imm = #-0x2
700a891e: 9805         	ldr	r0, [sp, #0x14]
700a8920: 9903         	ldr	r1, [sp, #0xc]
700a8922: 4288         	cmp	r0, r1
700a8924: d115         	bne	0x700a8952 <_tx_mutex_priority_change+0x102> @ imm = #0x2a
700a8926: e7ff         	b	0x700a8928 <_tx_mutex_priority_change+0xd8> @ imm = #-0x2
700a8928: 9805         	ldr	r0, [sp, #0x14]
700a892a: f64a 2170    	movw	r1, #0xaa70
700a892e: f2c7 0108    	movt	r1, #0x7008
700a8932: 6008         	str	r0, [r1]
700a8934: 9801         	ldr	r0, [sp, #0x4]
700a8936: 9904         	ldr	r1, [sp, #0x10]
700a8938: 4288         	cmp	r0, r1
700a893a: d209         	bhs	0x700a8950 <_tx_mutex_priority_change+0x100> @ imm = #0x12
700a893c: e7ff         	b	0x700a893e <_tx_mutex_priority_change+0xee> @ imm = #-0x2
700a893e: 9805         	ldr	r0, [sp, #0x14]
700a8940: 6b02         	ldr	r2, [r0, #0x30]
700a8942: f64a 0134    	movw	r1, #0xa834
700a8946: f2c7 0108    	movt	r1, #0x7008
700a894a: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a894e: e7ff         	b	0x700a8950 <_tx_mutex_priority_change+0x100> @ imm = #-0x2
700a8950: e7ff         	b	0x700a8952 <_tx_mutex_priority_change+0x102> @ imm = #-0x2
700a8952: e023         	b	0x700a899c <_tx_mutex_priority_change+0x14c> @ imm = #0x46
700a8954: 9805         	ldr	r0, [sp, #0x14]
700a8956: 6b01         	ldr	r1, [r0, #0x30]
700a8958: 6c00         	ldr	r0, [r0, #0x40]
700a895a: 4288         	cmp	r0, r1
700a895c: d21d         	bhs	0x700a899a <_tx_mutex_priority_change+0x14a> @ imm = #0x3a
700a895e: e7ff         	b	0x700a8960 <_tx_mutex_priority_change+0x110> @ imm = #-0x2
700a8960: 9805         	ldr	r0, [sp, #0x14]
700a8962: 6c00         	ldr	r0, [r0, #0x40]
700a8964: 9902         	ldr	r1, [sp, #0x8]
700a8966: 6b09         	ldr	r1, [r1, #0x30]
700a8968: 4288         	cmp	r0, r1
700a896a: d815         	bhi	0x700a8998 <_tx_mutex_priority_change+0x148> @ imm = #0x2a
700a896c: e7ff         	b	0x700a896e <_tx_mutex_priority_change+0x11e> @ imm = #-0x2
700a896e: 9805         	ldr	r0, [sp, #0x14]
700a8970: f64a 2170    	movw	r1, #0xaa70
700a8974: f2c7 0108    	movt	r1, #0x7008
700a8978: 6008         	str	r0, [r1]
700a897a: 9801         	ldr	r0, [sp, #0x4]
700a897c: 9904         	ldr	r1, [sp, #0x10]
700a897e: 4288         	cmp	r0, r1
700a8980: d209         	bhs	0x700a8996 <_tx_mutex_priority_change+0x146> @ imm = #0x12
700a8982: e7ff         	b	0x700a8984 <_tx_mutex_priority_change+0x134> @ imm = #-0x2
700a8984: 9805         	ldr	r0, [sp, #0x14]
700a8986: 6b02         	ldr	r2, [r0, #0x30]
700a8988: f64a 0134    	movw	r1, #0xa834
700a898c: f2c7 0108    	movt	r1, #0x7008
700a8990: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a8994: e7ff         	b	0x700a8996 <_tx_mutex_priority_change+0x146> @ imm = #-0x2
700a8996: e7ff         	b	0x700a8998 <_tx_mutex_priority_change+0x148> @ imm = #-0x2
700a8998: e7ff         	b	0x700a899a <_tx_mutex_priority_change+0x14a> @ imm = #-0x2
700a899a: e7ff         	b	0x700a899c <_tx_mutex_priority_change+0x14c> @ imm = #-0x2
700a899c: e7ff         	b	0x700a899e <_tx_mutex_priority_change+0x14e> @ imm = #-0x2
700a899e: e7ff         	b	0x700a89a0 <_tx_mutex_priority_change+0x150> @ imm = #-0x2
700a89a0: e7ff         	b	0x700a89a2 <_tx_mutex_priority_change+0x152> @ imm = #-0x2
700a89a2: b006         	add	sp, #0x18
700a89a4: bd80         	pop	{r7, pc}
		...
700a89ae: 0000         	movs	r0, r0

700a89b0 <UART_lld_initDma>:
700a89b0: b580         	push	{r7, lr}
700a89b2: b084         	sub	sp, #0x10
700a89b4: 9003         	str	r0, [sp, #0xc]
700a89b6: 2000         	movs	r0, #0x0
700a89b8: 9002         	str	r0, [sp, #0x8]
700a89ba: 9803         	ldr	r0, [sp, #0xc]
700a89bc: b168         	cbz	r0, 0x700a89da <UART_lld_initDma+0x2a> @ imm = #0x1a
700a89be: e7ff         	b	0x700a89c0 <UART_lld_initDma+0x10> @ imm = #-0x2
700a89c0: 9803         	ldr	r0, [sp, #0xc]
700a89c2: 6840         	ldr	r0, [r0, #0x4]
700a89c4: b148         	cbz	r0, 0x700a89da <UART_lld_initDma+0x2a> @ imm = #0x12
700a89c6: e7ff         	b	0x700a89c8 <UART_lld_initDma+0x18> @ imm = #-0x2
700a89c8: 9803         	ldr	r0, [sp, #0xc]
700a89ca: 6d40         	ldr	r0, [r0, #0x54]
700a89cc: b120         	cbz	r0, 0x700a89d8 <UART_lld_initDma+0x28> @ imm = #0x8
700a89ce: e7ff         	b	0x700a89d0 <UART_lld_initDma+0x20> @ imm = #-0x2
700a89d0: f06f 0004    	mvn	r0, #0x4
700a89d4: 9002         	str	r0, [sp, #0x8]
700a89d6: e7ff         	b	0x700a89d8 <UART_lld_initDma+0x28> @ imm = #-0x2
700a89d8: e003         	b	0x700a89e2 <UART_lld_initDma+0x32> @ imm = #0x6
700a89da: f06f 0002    	mvn	r0, #0x2
700a89de: 9002         	str	r0, [sp, #0x8]
700a89e0: e7ff         	b	0x700a89e2 <UART_lld_initDma+0x32> @ imm = #-0x2
700a89e2: 9802         	ldr	r0, [sp, #0x8]
700a89e4: 2800         	cmp	r0, #0x0
700a89e6: d170         	bne	0x700a8aca <UART_lld_initDma+0x11a> @ imm = #0xe0
700a89e8: e7ff         	b	0x700a89ea <UART_lld_initDma+0x3a> @ imm = #-0x2
700a89ea: 9903         	ldr	r1, [sp, #0xc]
700a89ec: 2002         	movs	r0, #0x2
700a89ee: 6548         	str	r0, [r1, #0x54]
700a89f0: 9803         	ldr	r0, [sp, #0xc]
700a89f2: 6840         	ldr	r0, [r0, #0x4]
700a89f4: 9001         	str	r0, [sp, #0x4]
700a89f6: 9801         	ldr	r0, [sp, #0x4]
700a89f8: 6d82         	ldr	r2, [r0, #0x58]
700a89fa: f244 2040    	movw	r0, #0x4240
700a89fe: f2c0 000f    	movt	r0, #0xf
700a8a02: 2100         	movs	r1, #0x0
700a8a04: 9100         	str	r1, [sp]
700a8a06: 4790         	blx	r2
700a8a08: 9a00         	ldr	r2, [sp]
700a8a0a: 9903         	ldr	r1, [sp, #0xc]
700a8a0c: 66ca         	str	r2, [r1, #0x6c]
700a8a0e: 6688         	str	r0, [r1, #0x68]
700a8a10: 9803         	ldr	r0, [sp, #0xc]
700a8a12: 6800         	ldr	r0, [r0]
700a8a14: f006 f814    	bl	0x700aea40 <UART_IsBaseAddrValid> @ imm = #0x6028
700a8a18: 4601         	mov	r1, r0
700a8a1a: 9802         	ldr	r0, [sp, #0x8]
700a8a1c: 4408         	add	r0, r1
700a8a1e: 9002         	str	r0, [sp, #0x8]
700a8a20: 9801         	ldr	r0, [sp, #0x4]
700a8a22: 6800         	ldr	r0, [r0]
700a8a24: f00c f91c    	bl	0x700b4c60 <UART_IsParameter> @ imm = #0xc238
700a8a28: 4601         	mov	r1, r0
700a8a2a: 9802         	ldr	r0, [sp, #0x8]
700a8a2c: 4408         	add	r0, r1
700a8a2e: 9002         	str	r0, [sp, #0x8]
700a8a30: 9801         	ldr	r0, [sp, #0x4]
700a8a32: 6840         	ldr	r0, [r0, #0x4]
700a8a34: f00c f914    	bl	0x700b4c60 <UART_IsParameter> @ imm = #0xc228
700a8a38: 4601         	mov	r1, r0
700a8a3a: 9802         	ldr	r0, [sp, #0x8]
700a8a3c: 4408         	add	r0, r1
700a8a3e: 9002         	str	r0, [sp, #0x8]
700a8a40: 9801         	ldr	r0, [sp, #0x4]
700a8a42: 6880         	ldr	r0, [r0, #0x8]
700a8a44: f00b faa4    	bl	0x700b3f90 <UART_IsDataLengthValid> @ imm = #0xb548
700a8a48: 4601         	mov	r1, r0
700a8a4a: 9802         	ldr	r0, [sp, #0x8]
700a8a4c: 4408         	add	r0, r1
700a8a4e: 9002         	str	r0, [sp, #0x8]
700a8a50: 9801         	ldr	r0, [sp, #0x4]
700a8a52: 68c0         	ldr	r0, [r0, #0xc]
700a8a54: f00b ff3c    	bl	0x700b48d0 <UART_IsStopBitsValid> @ imm = #0xbe78
700a8a58: 4601         	mov	r1, r0
700a8a5a: 9802         	ldr	r0, [sp, #0x8]
700a8a5c: 4408         	add	r0, r1
700a8a5e: 9002         	str	r0, [sp, #0x8]
700a8a60: 9801         	ldr	r0, [sp, #0x4]
700a8a62: 6900         	ldr	r0, [r0, #0x10]
700a8a64: f00b f854    	bl	0x700b3b10 <UART_IsParityTypeValid> @ imm = #0xb0a8
700a8a68: 4601         	mov	r1, r0
700a8a6a: 9802         	ldr	r0, [sp, #0x8]
700a8a6c: 4408         	add	r0, r1
700a8a6e: 9002         	str	r0, [sp, #0x8]
700a8a70: 9801         	ldr	r0, [sp, #0x4]
700a8a72: 69c0         	ldr	r0, [r0, #0x1c]
700a8a74: f00a ff0c    	bl	0x700b3890 <UART_IsHWFlowCtrlValid> @ imm = #0xae18
700a8a78: 4601         	mov	r1, r0
700a8a7a: 9802         	ldr	r0, [sp, #0x8]
700a8a7c: 4408         	add	r0, r1
700a8a7e: 9002         	str	r0, [sp, #0x8]
700a8a80: 9801         	ldr	r0, [sp, #0x4]
700a8a82: 6ac0         	ldr	r0, [r0, #0x2c]
700a8a84: f00a f8bc    	bl	0x700b2c00 <UART_OperModeValid> @ imm = #0xa178
700a8a88: 4601         	mov	r1, r0
700a8a8a: 9802         	ldr	r0, [sp, #0x8]
700a8a8c: 4408         	add	r0, r1
700a8a8e: 9002         	str	r0, [sp, #0x8]
700a8a90: 9801         	ldr	r0, [sp, #0x4]
700a8a92: 6b80         	ldr	r0, [r0, #0x38]
700a8a94: f00a ff1c    	bl	0x700b38d0 <UART_IsRxTrigLvlValid> @ imm = #0xae38
700a8a98: 4601         	mov	r1, r0
700a8a9a: 9802         	ldr	r0, [sp, #0x8]
700a8a9c: 4408         	add	r0, r1
700a8a9e: 9002         	str	r0, [sp, #0x8]
700a8aa0: 9801         	ldr	r0, [sp, #0x4]
700a8aa2: 6bc0         	ldr	r0, [r0, #0x3c]
700a8aa4: f00a ff34    	bl	0x700b3910 <UART_IsTxTrigLvlValid> @ imm = #0xae68
700a8aa8: 4601         	mov	r1, r0
700a8aaa: 9802         	ldr	r0, [sp, #0x8]
700a8aac: 4408         	add	r0, r1
700a8aae: 9002         	str	r0, [sp, #0x8]
700a8ab0: 9801         	ldr	r0, [sp, #0x4]
700a8ab2: 6c80         	ldr	r0, [r0, #0x48]
700a8ab4: b120         	cbz	r0, 0x700a8ac0 <UART_lld_initDma+0x110> @ imm = #0x8
700a8ab6: e7ff         	b	0x700a8ab8 <UART_lld_initDma+0x108> @ imm = #-0x2
700a8ab8: 9801         	ldr	r0, [sp, #0x4]
700a8aba: 6cc0         	ldr	r0, [r0, #0x4c]
700a8abc: b920         	cbnz	r0, 0x700a8ac8 <UART_lld_initDma+0x118> @ imm = #0x8
700a8abe: e7ff         	b	0x700a8ac0 <UART_lld_initDma+0x110> @ imm = #-0x2
700a8ac0: 9802         	ldr	r0, [sp, #0x8]
700a8ac2: 3803         	subs	r0, #0x3
700a8ac4: 9002         	str	r0, [sp, #0x8]
700a8ac6: e7ff         	b	0x700a8ac8 <UART_lld_initDma+0x118> @ imm = #-0x2
700a8ac8: e7ff         	b	0x700a8aca <UART_lld_initDma+0x11a> @ imm = #-0x2
700a8aca: 9802         	ldr	r0, [sp, #0x8]
700a8acc: b950         	cbnz	r0, 0x700a8ae4 <UART_lld_initDma+0x134> @ imm = #0x14
700a8ace: e7ff         	b	0x700a8ad0 <UART_lld_initDma+0x120> @ imm = #-0x2
700a8ad0: 9803         	ldr	r0, [sp, #0xc]
700a8ad2: f002 ff35    	bl	0x700ab940 <UART_configInstance> @ imm = #0x2e6a
700a8ad6: 9803         	ldr	r0, [sp, #0xc]
700a8ad8: 6841         	ldr	r1, [r0, #0x4]
700a8ada: 6cc9         	ldr	r1, [r1, #0x4c]
700a8adc: f00a fc10    	bl	0x700b3300 <UART_lld_dmaInit> @ imm = #0xa820
700a8ae0: 9002         	str	r0, [sp, #0x8]
700a8ae2: e7ff         	b	0x700a8ae4 <UART_lld_initDma+0x134> @ imm = #-0x2
700a8ae4: 9802         	ldr	r0, [sp, #0x8]
700a8ae6: b920         	cbnz	r0, 0x700a8af2 <UART_lld_initDma+0x142> @ imm = #0x8
700a8ae8: e7ff         	b	0x700a8aea <UART_lld_initDma+0x13a> @ imm = #-0x2
700a8aea: 9903         	ldr	r1, [sp, #0xc]
700a8aec: 2001         	movs	r0, #0x1
700a8aee: 6548         	str	r0, [r1, #0x54]
700a8af0: e004         	b	0x700a8afc <UART_lld_initDma+0x14c> @ imm = #0x8
700a8af2: 9803         	ldr	r0, [sp, #0xc]
700a8af4: f008 ffd4    	bl	0x700b1aa0 <UART_lld_deInitDma> @ imm = #0x8fa8
700a8af8: 9002         	str	r0, [sp, #0x8]
700a8afa: e7ff         	b	0x700a8afc <UART_lld_initDma+0x14c> @ imm = #-0x2
700a8afc: 9802         	ldr	r0, [sp, #0x8]
700a8afe: b004         	add	sp, #0x10
700a8b00: bd80         	pop	{r7, pc}
700a8b02: 0000         	movs	r0, r0

700a8b04 <CSL_armR5PmuSelectCntr>:
700a8b04: e200001f     	and	r0, r0, #31
700a8b08: ee090fbc     	mcr	p15, #0x0, r0, c9, c12, #0x5
700a8b0c: e12fff1e     	bx	lr

700a8b10 <CSL_armR5PmuCfg>:
700a8b10: ee193f1c     	mrc	p15, #0x0, r3, c9, c12, #0x0
700a8b14: e3c33018     	bic	r3, r3, #24
700a8b18: e3500000     	cmp	r0, #0
700a8b1c: 0a000000     	beq	0x700a8b24 <armR5PmuCfg_00> @ imm = #0x0
700a8b20: e3833008     	orr	r3, r3, #8

700a8b24 <armR5PmuCfg_00>:
700a8b24: e3510000     	cmp	r1, #0
700a8b28: 0a000000     	beq	0x700a8b30 <armR5PmuCfg_01> @ imm = #0x0
700a8b2c: e3833010     	orr	r3, r3, #16

700a8b30 <armR5PmuCfg_01>:
700a8b30: ee093f1c     	mcr	p15, #0x0, r3, c9, c12, #0x0
700a8b34: e0233003     	eor	r3, r3, r3
700a8b38: e3520000     	cmp	r2, #0
700a8b3c: 0a000000     	beq	0x700a8b44 <armR5PmuCfg_02> @ imm = #0x0
700a8b40: e3833001     	orr	r3, r3, #1

700a8b44 <armR5PmuCfg_02>:
700a8b44: ee093f1e     	mcr	p15, #0x0, r3, c9, c14, #0x0
700a8b48: e12fff1e     	bx	lr

700a8b4c <CSL_armR5PmuEnableAllCntrs>:
700a8b4c: ee191f1c     	mrc	p15, #0x0, r1, c9, c12, #0x0
700a8b50: e3500000     	cmp	r0, #0
700a8b54: 0a000001     	beq	0x700a8b60 <armR5PmuEnableAllCntrs_disable> @ imm = #0x4
700a8b58: e3811001     	orr	r1, r1, #1
700a8b5c: ea000000     	b	0x700a8b64 <armR5PmuEnableAllCntrs_00> @ imm = #0x0

700a8b60 <armR5PmuEnableAllCntrs_disable>:
700a8b60: e3c11001     	bic	r1, r1, #1

700a8b64 <armR5PmuEnableAllCntrs_00>:
700a8b64: ee091f1c     	mcr	p15, #0x0, r1, c9, c12, #0x0
700a8b68: e12fff1e     	bx	lr

700a8b6c <CSL_armR5PmuGetNumCntrs>:
700a8b6c: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a8b70: e1a005a0     	lsr	r0, r0, #11
700a8b74: e200001f     	and	r0, r0, #31
700a8b78: e12fff1e     	bx	lr

700a8b7c <CSL_armR5PmuCfgCntr>:
700a8b7c: e52de004     	str	lr, [sp, #-0x4]!
700a8b80: ebffffdf     	bl	0x700a8b04 <CSL_armR5PmuSelectCntr> @ imm = #-0x84
700a8b84: e20110ff     	and	r1, r1, #255
700a8b88: ee091f3d     	mcr	p15, #0x0, r1, c9, c13, #0x1
700a8b8c: e49de004     	ldr	lr, [sp], #4
700a8b90: e12fff1e     	bx	lr

700a8b94 <CSL_armR5PmuEnableCntrOverflowIntr>:
700a8b94: e200001f     	and	r0, r0, #31
700a8b98: e3a02001     	mov	r2, #1
700a8b9c: e1a00012     	lsl	r0, r2, r0
700a8ba0: e3510000     	cmp	r1, #0
700a8ba4: 0a000001     	beq	0x700a8bb0 <armR5PmuEnableCntrOverflowIntr_clear> @ imm = #0x4
700a8ba8: ee090f3e     	mcr	p15, #0x0, r0, c9, c14, #0x1
700a8bac: ea000000     	b	0x700a8bb4 <armR5PmuEnableCntrOverflowIntr_00> @ imm = #0x0

700a8bb0 <armR5PmuEnableCntrOverflowIntr_clear>:
700a8bb0: ee090f5e     	mcr	p15, #0x0, r0, c9, c14, #0x2

700a8bb4 <armR5PmuEnableCntrOverflowIntr_00>:
700a8bb4: e12fff1e     	bx	lr

700a8bb8 <CSL_armR5PmuEnableCntr>:
700a8bb8: e200001f     	and	r0, r0, #31
700a8bbc: e3a02001     	mov	r2, #1
700a8bc0: e1a00012     	lsl	r0, r2, r0
700a8bc4: e3510000     	cmp	r1, #0
700a8bc8: 0a000001     	beq	0x700a8bd4 <armR5PmuEnableCntrs_clear> @ imm = #0x4
700a8bcc: ee090f3c     	mcr	p15, #0x0, r0, c9, c12, #0x1
700a8bd0: ea000000     	b	0x700a8bd8 <armR5PmuEnableCntrs_00> @ imm = #0x0

700a8bd4 <armR5PmuEnableCntrs_clear>:
700a8bd4: ee090f5c     	mcr	p15, #0x0, r0, c9, c12, #0x2

700a8bd8 <armR5PmuEnableCntrs_00>:
700a8bd8: e12fff1e     	bx	lr

700a8bdc <CSL_armR5PmuReadCntr>:
700a8bdc: e52de004     	str	lr, [sp, #-0x4]!
700a8be0: e350001f     	cmp	r0, #31
700a8be4: 0a000002     	beq	0x700a8bf4 <armR5PmuReadCntr_cycles> @ imm = #0x8
700a8be8: ebffffc5     	bl	0x700a8b04 <CSL_armR5PmuSelectCntr> @ imm = #-0xec
700a8bec: ee190f5d     	mrc	p15, #0x0, r0, c9, c13, #0x2
700a8bf0: ea000000     	b	0x700a8bf8 <armR5PmuReadCntr_00> @ imm = #0x0

700a8bf4 <armR5PmuReadCntr_cycles>:
700a8bf4: ee190f1d     	mrc	p15, #0x0, r0, c9, c13, #0x0

700a8bf8 <armR5PmuReadCntr_00>:
700a8bf8: e49de004     	ldr	lr, [sp], #4
700a8bfc: e12fff1e     	bx	lr

700a8c00 <CSL_armR5PmuSetCntr>:
700a8c00: e52de004     	str	lr, [sp, #-0x4]!
700a8c04: e350001f     	cmp	r0, #31
700a8c08: 0a000002     	beq	0x700a8c18 <armR5PmuSetCntr_cycles> @ imm = #0x8
700a8c0c: ebffffbc     	bl	0x700a8b04 <CSL_armR5PmuSelectCntr> @ imm = #-0x110
700a8c10: ee091f5d     	mcr	p15, #0x0, r1, c9, c13, #0x2
700a8c14: ea000000     	b	0x700a8c1c <armR5PmuSetCntr_00> @ imm = #0x0

700a8c18 <armR5PmuSetCntr_cycles>:
700a8c18: ee091f1d     	mcr	p15, #0x0, r1, c9, c13, #0x0

700a8c1c <armR5PmuSetCntr_00>:
700a8c1c: e49de004     	ldr	lr, [sp], #4
700a8c20: e12fff1e     	bx	lr

700a8c24 <CSL_armR5PmuReadCntrOverflowStatus>:
700a8c24: ee190f7c     	mrc	p15, #0x0, r0, c9, c12, #0x3
700a8c28: e12fff1e     	bx	lr

700a8c2c <CSL_armR5PmuClearCntrOverflowStatus>:
700a8c2c: ee090f7c     	mcr	p15, #0x0, r0, c9, c12, #0x3
700a8c30: e12fff1e     	bx	lr

700a8c34 <CSL_armR5PmuResetCycleCnt>:
700a8c34: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a8c38: e3800004     	orr	r0, r0, #4
700a8c3c: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700a8c40: e12fff1e     	bx	lr

700a8c44 <CSL_armR5PmuResetCntrs>:
700a8c44: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a8c48: e3800002     	orr	r0, r0, #2
700a8c4c: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700a8c50: e12fff1e     	bx	lr
		...

700a8c60 <Sciclient_pmSetModuleClkFreq>:
700a8c60: b580         	push	{r7, lr}
700a8c62: b098         	sub	sp, #0x60
700a8c64: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
700a8c68: f8dd c068    	ldr.w	r12, [sp, #0x68]
700a8c6c: 9017         	str	r0, [sp, #0x5c]
700a8c6e: 9116         	str	r1, [sp, #0x58]
700a8c70: 9315         	str	r3, [sp, #0x54]
700a8c72: 9214         	str	r2, [sp, #0x50]
700a8c74: 2000         	movs	r0, #0x0
700a8c76: 9013         	str	r0, [sp, #0x4c]
700a8c78: 9817         	ldr	r0, [sp, #0x5c]
700a8c7a: f8cd 002b    	str.w	r0, [sp, #0x2b]
700a8c7e: 9814         	ldr	r0, [sp, #0x50]
700a8c80: 9915         	ldr	r1, [sp, #0x54]
700a8c82: f8cd 1033    	str.w	r1, [sp, #0x33]
700a8c86: f8cd 002f    	str.w	r0, [sp, #0x2f]
700a8c8a: 9814         	ldr	r0, [sp, #0x50]
700a8c8c: 9915         	ldr	r1, [sp, #0x54]
700a8c8e: f8cd 103b    	str.w	r1, [sp, #0x3b]
700a8c92: f8cd 0037    	str.w	r0, [sp, #0x37]
700a8c96: 9814         	ldr	r0, [sp, #0x50]
700a8c98: 9915         	ldr	r1, [sp, #0x54]
700a8c9a: f8cd 1043    	str.w	r1, [sp, #0x43]
700a8c9e: f8cd 003f    	str.w	r0, [sp, #0x3f]
700a8ca2: 9b14         	ldr	r3, [sp, #0x50]
700a8ca4: 9815         	ldr	r0, [sp, #0x54]
700a8ca6: f64c 41cd    	movw	r1, #0xcccd
700a8caa: f6cc 41cc    	movt	r1, #0xcccc
700a8cae: fba3 2e01    	umull	r2, lr, r3, r1
700a8cb2: f04f 3ccc    	mov.w	r12, #0xcccccccc
700a8cb6: fb03 e30c    	mla	r3, r3, r12, lr
700a8cba: fb00 3101    	mla	r1, r0, r1, r3
700a8cbe: ea4f 70c2    	lsl.w	r0, r2, #0x1f
700a8cc2: ea40 0051    	orr.w	r0, r0, r1, lsr #1
700a8cc6: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a8cca: ea41 0152    	orr.w	r1, r1, r2, lsr #1
700a8cce: f649 129a    	movw	r2, #0x999a
700a8cd2: f6c9 1299    	movt	r2, #0x9999
700a8cd6: 1a89         	subs	r1, r1, r2
700a8cd8: f649 1199    	movw	r1, #0x9999
700a8cdc: f6c1 1199    	movt	r1, #0x1999
700a8ce0: 4188         	sbcs	r0, r1
700a8ce2: d32b         	blo	0x700a8d3c <Sciclient_pmSetModuleClkFreq+0xdc> @ imm = #0x56
700a8ce4: e7ff         	b	0x700a8ce6 <Sciclient_pmSetModuleClkFreq+0x86> @ imm = #-0x2
700a8ce6: 9914         	ldr	r1, [sp, #0x50]
700a8ce8: 9815         	ldr	r0, [sp, #0x54]
700a8cea: 084a         	lsrs	r2, r1, #0x1
700a8cec: ea42 72c0    	orr.w	r2, r2, r0, lsl #31
700a8cf0: eb12 0250    	adds.w	r2, r2, r0, lsr #1
700a8cf4: f142 0200    	adc	r2, r2, #0x0
700a8cf8: f64c 43cd    	movw	r3, #0xcccd
700a8cfc: f6cc 43cc    	movt	r3, #0xcccc
700a8d00: fba2 3c03    	umull	r3, r12, r2, r3
700a8d04: f02c 0303    	bic	r3, r12, #0x3
700a8d08: eb03 039c    	add.w	r3, r3, r12, lsr #2
700a8d0c: 1ad3         	subs	r3, r2, r3
700a8d0e: f001 0201    	and	r2, r1, #0x1
700a8d12: ea42 0243    	orr.w	r2, r2, r3, lsl #1
700a8d16: 1a89         	subs	r1, r1, r2
700a8d18: f160 0000    	sbc	r0, r0, #0x0
700a8d1c: f8cd 102f    	str.w	r1, [sp, #0x2f]
700a8d20: f8cd 0033    	str.w	r0, [sp, #0x33]
700a8d24: f8dd 102f    	ldr.w	r1, [sp, #0x2f]
700a8d28: f8dd 0033    	ldr.w	r0, [sp, #0x33]
700a8d2c: 310a         	adds	r1, #0xa
700a8d2e: f140 0000    	adc	r0, r0, #0x0
700a8d32: f8cd 103f    	str.w	r1, [sp, #0x3f]
700a8d36: f8cd 0043    	str.w	r0, [sp, #0x43]
700a8d3a: e7ff         	b	0x700a8d3c <Sciclient_pmSetModuleClkFreq+0xdc> @ imm = #-0x2
700a8d3c: 9816         	ldr	r0, [sp, #0x58]
700a8d3e: 28ff         	cmp	r0, #0xff
700a8d40: d306         	blo	0x700a8d50 <Sciclient_pmSetModuleClkFreq+0xf0> @ imm = #0xc
700a8d42: e7ff         	b	0x700a8d44 <Sciclient_pmSetModuleClkFreq+0xe4> @ imm = #-0x2
700a8d44: 9816         	ldr	r0, [sp, #0x58]
700a8d46: 9012         	str	r0, [sp, #0x48]
700a8d48: 20ff         	movs	r0, #0xff
700a8d4a: f88d 0047    	strb.w	r0, [sp, #0x47]
700a8d4e: e003         	b	0x700a8d58 <Sciclient_pmSetModuleClkFreq+0xf8> @ imm = #0x6
700a8d50: 9816         	ldr	r0, [sp, #0x58]
700a8d52: f88d 0047    	strb.w	r0, [sp, #0x47]
700a8d56: e7ff         	b	0x700a8d58 <Sciclient_pmSetModuleClkFreq+0xf8> @ imm = #-0x2
700a8d58: f44f 7086    	mov.w	r0, #0x10c
700a8d5c: f8ad 000c    	strh.w	r0, [sp, #0xc]
700a8d60: 981a         	ldr	r0, [sp, #0x68]
700a8d62: f040 0002    	orr	r0, r0, #0x2
700a8d66: 9004         	str	r0, [sp, #0x10]
700a8d68: f10d 0023    	add.w	r0, sp, #0x23
700a8d6c: 9005         	str	r0, [sp, #0x14]
700a8d6e: 2029         	movs	r0, #0x29
700a8d70: 9006         	str	r0, [sp, #0x18]
700a8d72: 981b         	ldr	r0, [sp, #0x6c]
700a8d74: 9007         	str	r0, [sp, #0x1c]
700a8d76: 2000         	movs	r0, #0x0
700a8d78: 9000         	str	r0, [sp]
700a8d7a: 9001         	str	r0, [sp, #0x4]
700a8d7c: 9002         	str	r0, [sp, #0x8]
700a8d7e: a803         	add	r0, sp, #0xc
700a8d80: 4669         	mov	r1, sp
700a8d82: f7fa fa45    	bl	0x700a3210 <Sciclient_service> @ imm = #-0x5b76
700a8d86: 9013         	str	r0, [sp, #0x4c]
700a8d88: 9813         	ldr	r0, [sp, #0x4c]
700a8d8a: b930         	cbnz	r0, 0x700a8d9a <Sciclient_pmSetModuleClkFreq+0x13a> @ imm = #0xc
700a8d8c: e7ff         	b	0x700a8d8e <Sciclient_pmSetModuleClkFreq+0x12e> @ imm = #-0x2
700a8d8e: 9800         	ldr	r0, [sp]
700a8d90: f000 0002    	and	r0, r0, #0x2
700a8d94: 2802         	cmp	r0, #0x2
700a8d96: d004         	beq	0x700a8da2 <Sciclient_pmSetModuleClkFreq+0x142> @ imm = #0x8
700a8d98: e7ff         	b	0x700a8d9a <Sciclient_pmSetModuleClkFreq+0x13a> @ imm = #-0x2
700a8d9a: f04f 30ff    	mov.w	r0, #0xffffffff
700a8d9e: 9013         	str	r0, [sp, #0x4c]
700a8da0: e7ff         	b	0x700a8da2 <Sciclient_pmSetModuleClkFreq+0x142> @ imm = #-0x2
700a8da2: 9813         	ldr	r0, [sp, #0x4c]
700a8da4: b018         	add	sp, #0x60
700a8da6: bd80         	pop	{r7, pc}
		...

700a8db0 <Udma_chAssignRegOverlay>:
700a8db0: b082         	sub	sp, #0x8
700a8db2: 9001         	str	r0, [sp, #0x4]
700a8db4: 9100         	str	r1, [sp]
700a8db6: 9801         	ldr	r0, [sp, #0x4]
700a8db8: 6800         	ldr	r0, [r0]
700a8dba: 2801         	cmp	r0, #0x1
700a8dbc: d147         	bne	0x700a8e4e <Udma_chAssignRegOverlay+0x9e> @ imm = #0x8e
700a8dbe: e7ff         	b	0x700a8dc0 <Udma_chAssignRegOverlay+0x10> @ imm = #-0x2
700a8dc0: 9800         	ldr	r0, [sp]
700a8dc2: 6ec0         	ldr	r0, [r0, #0x6c]
700a8dc4: f510 3f80    	cmn.w	r0, #0x10000
700a8dc8: d029         	beq	0x700a8e1e <Udma_chAssignRegOverlay+0x6e> @ imm = #0x52
700a8dca: e7ff         	b	0x700a8dcc <Udma_chAssignRegOverlay+0x1c> @ imm = #-0x2
700a8dcc: 9800         	ldr	r0, [sp]
700a8dce: 7800         	ldrb	r0, [r0]
700a8dd0: 0740         	lsls	r0, r0, #0x1d
700a8dd2: 2800         	cmp	r0, #0x0
700a8dd4: d511         	bpl	0x700a8dfa <Udma_chAssignRegOverlay+0x4a> @ imm = #0x22
700a8dd6: e7ff         	b	0x700a8dd8 <Udma_chAssignRegOverlay+0x28> @ imm = #-0x2
700a8dd8: 9801         	ldr	r0, [sp, #0x4]
700a8dda: 68c0         	ldr	r0, [r0, #0xc]
700a8ddc: 9900         	ldr	r1, [sp]
700a8dde: 6eca         	ldr	r2, [r1, #0x6c]
700a8de0: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a8de4: f8c1 0214    	str.w	r0, [r1, #0x214]
700a8de8: 9801         	ldr	r0, [sp, #0x4]
700a8dea: 6900         	ldr	r0, [r0, #0x10]
700a8dec: 9900         	ldr	r1, [sp]
700a8dee: 6eca         	ldr	r2, [r1, #0x6c]
700a8df0: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a8df4: f8c1 0218    	str.w	r0, [r1, #0x218]
700a8df8: e010         	b	0x700a8e1c <Udma_chAssignRegOverlay+0x6c> @ imm = #0x20
700a8dfa: 9801         	ldr	r0, [sp, #0x4]
700a8dfc: 6940         	ldr	r0, [r0, #0x14]
700a8dfe: 9900         	ldr	r1, [sp]
700a8e00: 6eca         	ldr	r2, [r1, #0x6c]
700a8e02: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a8e06: f8c1 021c    	str.w	r0, [r1, #0x21c]
700a8e0a: 9801         	ldr	r0, [sp, #0x4]
700a8e0c: 6980         	ldr	r0, [r0, #0x18]
700a8e0e: 9900         	ldr	r1, [sp]
700a8e10: 6eca         	ldr	r2, [r1, #0x6c]
700a8e12: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a8e16: f8c1 0220    	str.w	r0, [r1, #0x220]
700a8e1a: e7ff         	b	0x700a8e1c <Udma_chAssignRegOverlay+0x6c> @ imm = #-0x2
700a8e1c: e7ff         	b	0x700a8e1e <Udma_chAssignRegOverlay+0x6e> @ imm = #-0x2
700a8e1e: 9800         	ldr	r0, [sp]
700a8e20: 6f00         	ldr	r0, [r0, #0x70]
700a8e22: f510 3f80    	cmn.w	r0, #0x10000
700a8e26: d011         	beq	0x700a8e4c <Udma_chAssignRegOverlay+0x9c> @ imm = #0x22
700a8e28: e7ff         	b	0x700a8e2a <Udma_chAssignRegOverlay+0x7a> @ imm = #-0x2
700a8e2a: 9801         	ldr	r0, [sp, #0x4]
700a8e2c: 69c0         	ldr	r0, [r0, #0x1c]
700a8e2e: 9900         	ldr	r1, [sp]
700a8e30: 6f0a         	ldr	r2, [r1, #0x70]
700a8e32: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a8e36: f8c1 0224    	str.w	r0, [r1, #0x224]
700a8e3a: 9801         	ldr	r0, [sp, #0x4]
700a8e3c: 6a00         	ldr	r0, [r0, #0x20]
700a8e3e: 9900         	ldr	r1, [sp]
700a8e40: 6f0a         	ldr	r2, [r1, #0x70]
700a8e42: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a8e46: f8c1 0228    	str.w	r0, [r1, #0x228]
700a8e4a: e7ff         	b	0x700a8e4c <Udma_chAssignRegOverlay+0x9c> @ imm = #-0x2
700a8e4c: e051         	b	0x700a8ef2 <Udma_chAssignRegOverlay+0x142> @ imm = #0xa2
700a8e4e: 9801         	ldr	r0, [sp, #0x4]
700a8e50: 6800         	ldr	r0, [r0]
700a8e52: 2802         	cmp	r0, #0x2
700a8e54: d14c         	bne	0x700a8ef0 <Udma_chAssignRegOverlay+0x140> @ imm = #0x98
700a8e56: e7ff         	b	0x700a8e58 <Udma_chAssignRegOverlay+0xa8> @ imm = #-0x2
700a8e58: 9800         	ldr	r0, [sp]
700a8e5a: 6ec0         	ldr	r0, [r0, #0x6c]
700a8e5c: f510 3f80    	cmn.w	r0, #0x10000
700a8e60: d011         	beq	0x700a8e86 <Udma_chAssignRegOverlay+0xd6> @ imm = #0x22
700a8e62: e7ff         	b	0x700a8e64 <Udma_chAssignRegOverlay+0xb4> @ imm = #-0x2
700a8e64: 9801         	ldr	r0, [sp, #0x4]
700a8e66: 6dc0         	ldr	r0, [r0, #0x5c]
700a8e68: 9900         	ldr	r1, [sp]
700a8e6a: 6eca         	ldr	r2, [r1, #0x6c]
700a8e6c: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a8e70: f8c1 022c    	str.w	r0, [r1, #0x22c]
700a8e74: 9801         	ldr	r0, [sp, #0x4]
700a8e76: 6e40         	ldr	r0, [r0, #0x64]
700a8e78: 9900         	ldr	r1, [sp]
700a8e7a: 6eca         	ldr	r2, [r1, #0x6c]
700a8e7c: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a8e80: f8c1 0230    	str.w	r0, [r1, #0x230]
700a8e84: e7ff         	b	0x700a8e86 <Udma_chAssignRegOverlay+0xd6> @ imm = #-0x2
700a8e86: 9800         	ldr	r0, [sp]
700a8e88: 6f00         	ldr	r0, [r0, #0x70]
700a8e8a: f510 3f80    	cmn.w	r0, #0x10000
700a8e8e: d011         	beq	0x700a8eb4 <Udma_chAssignRegOverlay+0x104> @ imm = #0x22
700a8e90: e7ff         	b	0x700a8e92 <Udma_chAssignRegOverlay+0xe2> @ imm = #-0x2
700a8e92: 9801         	ldr	r0, [sp, #0x4]
700a8e94: 6e00         	ldr	r0, [r0, #0x60]
700a8e96: 9900         	ldr	r1, [sp]
700a8e98: 6f0a         	ldr	r2, [r1, #0x70]
700a8e9a: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a8e9e: f8c1 0234    	str.w	r0, [r1, #0x234]
700a8ea2: 9801         	ldr	r0, [sp, #0x4]
700a8ea4: 6e80         	ldr	r0, [r0, #0x68]
700a8ea6: 9900         	ldr	r1, [sp]
700a8ea8: 6f0a         	ldr	r2, [r1, #0x70]
700a8eaa: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a8eae: f8c1 0238    	str.w	r0, [r1, #0x238]
700a8eb2: e7ff         	b	0x700a8eb4 <Udma_chAssignRegOverlay+0x104> @ imm = #-0x2
700a8eb4: 9800         	ldr	r0, [sp]
700a8eb6: 6f40         	ldr	r0, [r0, #0x74]
700a8eb8: f510 3f80    	cmn.w	r0, #0x10000
700a8ebc: d017         	beq	0x700a8eee <Udma_chAssignRegOverlay+0x13e> @ imm = #0x2e
700a8ebe: e7ff         	b	0x700a8ec0 <Udma_chAssignRegOverlay+0x110> @ imm = #-0x2
700a8ec0: 9b01         	ldr	r3, [sp, #0x4]
700a8ec2: 9900         	ldr	r1, [sp]
700a8ec4: 6f4a         	ldr	r2, [r1, #0x74]
700a8ec6: 6dd8         	ldr	r0, [r3, #0x5c]
700a8ec8: f8d3 3110    	ldr.w	r3, [r3, #0x110]
700a8ecc: 441a         	add	r2, r3
700a8ece: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a8ed2: f8c1 023c    	str.w	r0, [r1, #0x23c]
700a8ed6: 9b01         	ldr	r3, [sp, #0x4]
700a8ed8: 9900         	ldr	r1, [sp]
700a8eda: 6f4a         	ldr	r2, [r1, #0x74]
700a8edc: 6e58         	ldr	r0, [r3, #0x64]
700a8ede: f8d3 3110    	ldr.w	r3, [r3, #0x110]
700a8ee2: 441a         	add	r2, r3
700a8ee4: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a8ee8: f8c1 0240    	str.w	r0, [r1, #0x240]
700a8eec: e7ff         	b	0x700a8eee <Udma_chAssignRegOverlay+0x13e> @ imm = #-0x2
700a8eee: e7ff         	b	0x700a8ef0 <Udma_chAssignRegOverlay+0x140> @ imm = #-0x2
700a8ef0: e7ff         	b	0x700a8ef2 <Udma_chAssignRegOverlay+0x142> @ imm = #-0x2
700a8ef2: b002         	add	sp, #0x8
700a8ef4: 4770         	bx	lr
		...
700a8efe: 0000         	movs	r0, r0

700a8f00 <DebugP_memLogWriterPutChar>:
700a8f00: b580         	push	{r7, lr}
700a8f02: b088         	sub	sp, #0x20
700a8f04: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a8f08: f248 003c    	movw	r0, #0x803c
700a8f0c: f2c7 000b    	movt	r0, #0x700b
700a8f10: 6800         	ldr	r0, [r0]
700a8f12: bb40         	cbnz	r0, 0x700a8f66 <DebugP_memLogWriterPutChar+0x66> @ imm = #0x50
700a8f14: e7ff         	b	0x700a8f16 <DebugP_memLogWriterPutChar+0x16> @ imm = #-0x2
700a8f16: f007 fcfb    	bl	0x700b0910 <ClockP_getTimeUsec> @ imm = #0x79f6
700a8f1a: 9105         	str	r1, [sp, #0x14]
700a8f1c: 9004         	str	r0, [sp, #0x10]
700a8f1e: f248 1050    	movw	r0, #0x8150
700a8f22: f2c7 000b    	movt	r0, #0x700b
700a8f26: 6800         	ldr	r0, [r0]
700a8f28: 9003         	str	r0, [sp, #0xc]
700a8f2a: 9804         	ldr	r0, [sp, #0x10]
700a8f2c: 9905         	ldr	r1, [sp, #0x14]
700a8f2e: f244 2240    	movw	r2, #0x4240
700a8f32: f2c0 020f    	movt	r2, #0xf
700a8f36: 2300         	movs	r3, #0x0
700a8f38: f00b ecdc    	blx	0x700b48f4 <__aeabi_uldivmod> @ imm = #0xb9b8
700a8f3c: 9b03         	ldr	r3, [sp, #0xc]
700a8f3e: 4669         	mov	r1, sp
700a8f40: 604a         	str	r2, [r1, #0x4]
700a8f42: 6008         	str	r0, [r1]
700a8f44: f64a 1034    	movw	r0, #0xa934
700a8f48: f2c7 0008    	movt	r0, #0x7008
700a8f4c: f247 7247    	movw	r2, #0x7747
700a8f50: f2c7 020b    	movt	r2, #0x700b
700a8f54: 2178         	movs	r1, #0x78
700a8f56: f00a fefb    	bl	0x700b3d50 <snprintf_>  @ imm = #0xadf6
700a8f5a: f248 013c    	movw	r1, #0x803c
700a8f5e: f2c7 010b    	movt	r1, #0x700b
700a8f62: 6008         	str	r0, [r1]
700a8f64: e7ff         	b	0x700a8f66 <DebugP_memLogWriterPutChar+0x66> @ imm = #-0x2
700a8f66: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a8f6a: f248 013c    	movw	r1, #0x803c
700a8f6e: f2c7 010b    	movt	r1, #0x700b
700a8f72: 680b         	ldr	r3, [r1]
700a8f74: f64a 1234    	movw	r2, #0xa934
700a8f78: f2c7 0208    	movt	r2, #0x7008
700a8f7c: 54d0         	strb	r0, [r2, r3]
700a8f7e: 6808         	ldr	r0, [r1]
700a8f80: 3001         	adds	r0, #0x1
700a8f82: 6008         	str	r0, [r1]
700a8f84: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a8f88: 280a         	cmp	r0, #0xa
700a8f8a: d008         	beq	0x700a8f9e <DebugP_memLogWriterPutChar+0x9e> @ imm = #0x10
700a8f8c: e7ff         	b	0x700a8f8e <DebugP_memLogWriterPutChar+0x8e> @ imm = #-0x2
700a8f8e: f248 003c    	movw	r0, #0x803c
700a8f92: f2c7 000b    	movt	r0, #0x700b
700a8f96: 6800         	ldr	r0, [r0]
700a8f98: 2878         	cmp	r0, #0x78
700a8f9a: d350         	blo	0x700a903e <DebugP_memLogWriterPutChar+0x13e> @ imm = #0xa0
700a8f9c: e7ff         	b	0x700a8f9e <DebugP_memLogWriterPutChar+0x9e> @ imm = #-0x2
700a8f9e: f248 003c    	movw	r0, #0x803c
700a8fa2: f2c7 000b    	movt	r0, #0x700b
700a8fa6: 6800         	ldr	r0, [r0]
700a8fa8: 2878         	cmp	r0, #0x78
700a8faa: d315         	blo	0x700a8fd8 <DebugP_memLogWriterPutChar+0xd8> @ imm = #0x2a
700a8fac: e7ff         	b	0x700a8fae <DebugP_memLogWriterPutChar+0xae> @ imm = #-0x2
700a8fae: f248 013c    	movw	r1, #0x803c
700a8fb2: f2c7 010b    	movt	r1, #0x700b
700a8fb6: 680b         	ldr	r3, [r1]
700a8fb8: f64a 1234    	movw	r2, #0xa934
700a8fbc: f2c7 0208    	movt	r2, #0x7008
700a8fc0: 200d         	movs	r0, #0xd
700a8fc2: 54d0         	strb	r0, [r2, r3]
700a8fc4: 6808         	ldr	r0, [r1]
700a8fc6: 3001         	adds	r0, #0x1
700a8fc8: 6008         	str	r0, [r1]
700a8fca: 680b         	ldr	r3, [r1]
700a8fcc: 200a         	movs	r0, #0xa
700a8fce: 54d0         	strb	r0, [r2, r3]
700a8fd0: 6808         	ldr	r0, [r1]
700a8fd2: 3001         	adds	r0, #0x1
700a8fd4: 6008         	str	r0, [r1]
700a8fd6: e7ff         	b	0x700a8fd8 <DebugP_memLogWriterPutChar+0xd8> @ imm = #-0x2
700a8fd8: f248 003c    	movw	r0, #0x803c
700a8fdc: f2c7 000b    	movt	r0, #0x700b
700a8fe0: 6800         	ldr	r0, [r0]
700a8fe2: f64a 1134    	movw	r1, #0xa934
700a8fe6: f2c7 0108    	movt	r1, #0x7008
700a8fea: 4408         	add	r0, r1
700a8fec: f810 0c02    	ldrb	r0, [r0, #-2]
700a8ff0: 280d         	cmp	r0, #0xd
700a8ff2: d014         	beq	0x700a901e <DebugP_memLogWriterPutChar+0x11e> @ imm = #0x28
700a8ff4: e7ff         	b	0x700a8ff6 <DebugP_memLogWriterPutChar+0xf6> @ imm = #-0x2
700a8ff6: f248 013c    	movw	r1, #0x803c
700a8ffa: f2c7 010b    	movt	r1, #0x700b
700a8ffe: 6808         	ldr	r0, [r1]
700a9000: f64a 1234    	movw	r2, #0xa934
700a9004: f2c7 0208    	movt	r2, #0x7008
700a9008: 1883         	adds	r3, r0, r2
700a900a: 200d         	movs	r0, #0xd
700a900c: f803 0c01    	strb	r0, [r3, #-1]
700a9010: 680b         	ldr	r3, [r1]
700a9012: 200a         	movs	r0, #0xa
700a9014: 54d0         	strb	r0, [r2, r3]
700a9016: 6808         	ldr	r0, [r1]
700a9018: 3001         	adds	r0, #0x1
700a901a: 6008         	str	r0, [r1]
700a901c: e7ff         	b	0x700a901e <DebugP_memLogWriterPutChar+0x11e> @ imm = #-0x2
700a901e: f248 003c    	movw	r0, #0x803c
700a9022: f2c7 000b    	movt	r0, #0x700b
700a9026: 9002         	str	r0, [sp, #0x8]
700a9028: 8801         	ldrh	r1, [r0]
700a902a: f64a 1034    	movw	r0, #0xa934
700a902e: f2c7 0008    	movt	r0, #0x7008
700a9032: f003 f96d    	bl	0x700ac310 <DebugP_memTraceLogWriterPutLine> @ imm = #0x32da
700a9036: 9902         	ldr	r1, [sp, #0x8]
700a9038: 2000         	movs	r0, #0x0
700a903a: 6008         	str	r0, [r1]
700a903c: e7ff         	b	0x700a903e <DebugP_memLogWriterPutChar+0x13e> @ imm = #-0x2
700a903e: b008         	add	sp, #0x20
700a9040: bd80         	pop	{r7, pc}
		...
700a904e: 0000         	movs	r0, r0

700a9050 <Sciclient_sendMessage>:
700a9050: b580         	push	{r7, lr}
700a9052: b08a         	sub	sp, #0x28
700a9054: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a9058: 9009         	str	r0, [sp, #0x24]
700a905a: 9108         	str	r1, [sp, #0x20]
700a905c: 9207         	str	r2, [sp, #0x1c]
700a905e: 9306         	str	r3, [sp, #0x18]
700a9060: 2200         	movs	r2, #0x0
700a9062: 9205         	str	r2, [sp, #0x14]
700a9064: 9808         	ldr	r0, [sp, #0x20]
700a9066: 9004         	str	r0, [sp, #0x10]
700a9068: 9203         	str	r2, [sp, #0xc]
700a906a: 9202         	str	r2, [sp, #0x8]
700a906c: 9909         	ldr	r1, [sp, #0x24]
700a906e: f248 0040    	movw	r0, #0x8040
700a9072: f2c7 000b    	movt	r0, #0x700b
700a9076: f00b fde3    	bl	0x700b4c40 <CSL_secProxyGetDataAddr> @ imm = #0xbbc6
700a907a: 9001         	str	r0, [sp, #0x4]
700a907c: 9808         	ldr	r0, [sp, #0x20]
700a907e: b1f8         	cbz	r0, 0x700a90c0 <Sciclient_sendMessage+0x70> @ imm = #0x3e
700a9080: e7ff         	b	0x700a9082 <Sciclient_sendMessage+0x32> @ imm = #-0x2
700a9082: 2000         	movs	r0, #0x0
700a9084: 9005         	str	r0, [sp, #0x14]
700a9086: e7ff         	b	0x700a9088 <Sciclient_sendMessage+0x38> @ imm = #-0x2
700a9088: 9805         	ldr	r0, [sp, #0x14]
700a908a: f248 1174    	movw	r1, #0x8174
700a908e: f2c7 010b    	movt	r1, #0x700b
700a9092: 7809         	ldrb	r1, [r1]
700a9094: 4288         	cmp	r0, r1
700a9096: d212         	bhs	0x700a90be <Sciclient_sendMessage+0x6e> @ imm = #0x24
700a9098: e7ff         	b	0x700a909a <Sciclient_sendMessage+0x4a> @ imm = #-0x2
700a909a: 9804         	ldr	r0, [sp, #0x10]
700a909c: 6800         	ldr	r0, [r0]
700a909e: 9002         	str	r0, [sp, #0x8]
700a90a0: 9801         	ldr	r0, [sp, #0x4]
700a90a2: 9902         	ldr	r1, [sp, #0x8]
700a90a4: f00c f85c    	bl	0x700b5160 <CSL_REG32_WR_RAW> @ imm = #0xc0b8
700a90a8: 9804         	ldr	r0, [sp, #0x10]
700a90aa: 3004         	adds	r0, #0x4
700a90ac: 9004         	str	r0, [sp, #0x10]
700a90ae: 9801         	ldr	r0, [sp, #0x4]
700a90b0: 3004         	adds	r0, #0x4
700a90b2: 9001         	str	r0, [sp, #0x4]
700a90b4: e7ff         	b	0x700a90b6 <Sciclient_sendMessage+0x66> @ imm = #-0x2
700a90b6: 9805         	ldr	r0, [sp, #0x14]
700a90b8: 3001         	adds	r0, #0x1
700a90ba: 9005         	str	r0, [sp, #0x14]
700a90bc: e7e4         	b	0x700a9088 <Sciclient_sendMessage+0x38> @ imm = #-0x38
700a90be: e7ff         	b	0x700a90c0 <Sciclient_sendMessage+0x70> @ imm = #-0x2
700a90c0: 9807         	ldr	r0, [sp, #0x1c]
700a90c2: 9004         	str	r0, [sp, #0x10]
700a90c4: 2000         	movs	r0, #0x0
700a90c6: 9005         	str	r0, [sp, #0x14]
700a90c8: e7ff         	b	0x700a90ca <Sciclient_sendMessage+0x7a> @ imm = #-0x2
700a90ca: 9805         	ldr	r0, [sp, #0x14]
700a90cc: 2801         	cmp	r0, #0x1
700a90ce: d812         	bhi	0x700a90f6 <Sciclient_sendMessage+0xa6> @ imm = #0x24
700a90d0: e7ff         	b	0x700a90d2 <Sciclient_sendMessage+0x82> @ imm = #-0x2
700a90d2: 9804         	ldr	r0, [sp, #0x10]
700a90d4: 6800         	ldr	r0, [r0]
700a90d6: 9002         	str	r0, [sp, #0x8]
700a90d8: 9801         	ldr	r0, [sp, #0x4]
700a90da: 9902         	ldr	r1, [sp, #0x8]
700a90dc: f00c f840    	bl	0x700b5160 <CSL_REG32_WR_RAW> @ imm = #0xc080
700a90e0: 9804         	ldr	r0, [sp, #0x10]
700a90e2: 3004         	adds	r0, #0x4
700a90e4: 9004         	str	r0, [sp, #0x10]
700a90e6: 9801         	ldr	r0, [sp, #0x4]
700a90e8: 3004         	adds	r0, #0x4
700a90ea: 9001         	str	r0, [sp, #0x4]
700a90ec: e7ff         	b	0x700a90ee <Sciclient_sendMessage+0x9e> @ imm = #-0x2
700a90ee: 9805         	ldr	r0, [sp, #0x14]
700a90f0: 3001         	adds	r0, #0x1
700a90f2: 9005         	str	r0, [sp, #0x14]
700a90f4: e7e9         	b	0x700a90ca <Sciclient_sendMessage+0x7a> @ imm = #-0x2e
700a90f6: 980c         	ldr	r0, [sp, #0x30]
700a90f8: b300         	cbz	r0, 0x700a913c <Sciclient_sendMessage+0xec> @ imm = #0x40
700a90fa: e7ff         	b	0x700a90fc <Sciclient_sendMessage+0xac> @ imm = #-0x2
700a90fc: 980c         	ldr	r0, [sp, #0x30]
700a90fe: 3003         	adds	r0, #0x3
700a9100: 0880         	lsrs	r0, r0, #0x2
700a9102: 9003         	str	r0, [sp, #0xc]
700a9104: 9806         	ldr	r0, [sp, #0x18]
700a9106: 9004         	str	r0, [sp, #0x10]
700a9108: e7ff         	b	0x700a910a <Sciclient_sendMessage+0xba> @ imm = #-0x2
700a910a: 9805         	ldr	r0, [sp, #0x14]
700a910c: 9903         	ldr	r1, [sp, #0xc]
700a910e: 3102         	adds	r1, #0x2
700a9110: 4288         	cmp	r0, r1
700a9112: d212         	bhs	0x700a913a <Sciclient_sendMessage+0xea> @ imm = #0x24
700a9114: e7ff         	b	0x700a9116 <Sciclient_sendMessage+0xc6> @ imm = #-0x2
700a9116: 9804         	ldr	r0, [sp, #0x10]
700a9118: 6800         	ldr	r0, [r0]
700a911a: 9002         	str	r0, [sp, #0x8]
700a911c: 9801         	ldr	r0, [sp, #0x4]
700a911e: 9902         	ldr	r1, [sp, #0x8]
700a9120: f00c f81e    	bl	0x700b5160 <CSL_REG32_WR_RAW> @ imm = #0xc03c
700a9124: 9804         	ldr	r0, [sp, #0x10]
700a9126: 3004         	adds	r0, #0x4
700a9128: 9004         	str	r0, [sp, #0x10]
700a912a: 9801         	ldr	r0, [sp, #0x4]
700a912c: 3004         	adds	r0, #0x4
700a912e: 9001         	str	r0, [sp, #0x4]
700a9130: e7ff         	b	0x700a9132 <Sciclient_sendMessage+0xe2> @ imm = #-0x2
700a9132: 9805         	ldr	r0, [sp, #0x14]
700a9134: 3001         	adds	r0, #0x1
700a9136: 9005         	str	r0, [sp, #0x14]
700a9138: e7e7         	b	0x700a910a <Sciclient_sendMessage+0xba> @ imm = #-0x32
700a913a: e7ff         	b	0x700a913c <Sciclient_sendMessage+0xec> @ imm = #-0x2
700a913c: f248 1074    	movw	r0, #0x8174
700a9140: f2c7 000b    	movt	r0, #0x700b
700a9144: 7801         	ldrb	r1, [r0]
700a9146: 980c         	ldr	r0, [sp, #0x30]
700a9148: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a914c: 3008         	adds	r0, #0x8
700a914e: f248 01c8    	movw	r1, #0x80c8
700a9152: f2c7 010b    	movt	r1, #0x700b
700a9156: 6949         	ldr	r1, [r1, #0x14]
700a9158: 3904         	subs	r1, #0x4
700a915a: 4288         	cmp	r0, r1
700a915c: d817         	bhi	0x700a918e <Sciclient_sendMessage+0x13e> @ imm = #0x2e
700a915e: e7ff         	b	0x700a9160 <Sciclient_sendMessage+0x110> @ imm = #-0x2
700a9160: 9909         	ldr	r1, [sp, #0x24]
700a9162: f248 0040    	movw	r0, #0x8040
700a9166: f2c7 000b    	movt	r0, #0x700b
700a916a: 2200         	movs	r2, #0x0
700a916c: 9200         	str	r2, [sp]
700a916e: f00b fd67    	bl	0x700b4c40 <CSL_secProxyGetDataAddr> @ imm = #0xbace
700a9172: 9900         	ldr	r1, [sp]
700a9174: 4602         	mov	r2, r0
700a9176: f248 00c8    	movw	r0, #0x80c8
700a917a: f2c7 000b    	movt	r0, #0x700b
700a917e: 6940         	ldr	r0, [r0, #0x14]
700a9180: 4410         	add	r0, r2
700a9182: 3804         	subs	r0, #0x4
700a9184: 9001         	str	r0, [sp, #0x4]
700a9186: 9801         	ldr	r0, [sp, #0x4]
700a9188: f00b ffea    	bl	0x700b5160 <CSL_REG32_WR_RAW> @ imm = #0xbfd4
700a918c: e7ff         	b	0x700a918e <Sciclient_sendMessage+0x13e> @ imm = #-0x2
700a918e: b00a         	add	sp, #0x28
700a9190: bd80         	pop	{r7, pc}
		...
700a919e: 0000         	movs	r0, r0

700a91a0 <Sciclient_rmIaValidateMapping>:
700a91a0: b580         	push	{r7, lr}
700a91a2: b088         	sub	sp, #0x20
700a91a4: 4684         	mov	r12, r0
700a91a6: 980a         	ldr	r0, [sp, #0x28]
700a91a8: f88d c01f    	strb.w	r12, [sp, #0x1f]
700a91ac: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700a91b0: f8ad 201a    	strh.w	r2, [sp, #0x1a]
700a91b4: f8ad 3018    	strh.w	r3, [sp, #0x18]
700a91b8: f88d 0017    	strb.w	r0, [sp, #0x17]
700a91bc: 2000         	movs	r0, #0x0
700a91be: 9004         	str	r0, [sp, #0x10]
700a91c0: 9003         	str	r0, [sp, #0xc]
700a91c2: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a91c6: f009 f873    	bl	0x700b22b0 <Sciclient_rmIaGetInst> @ imm = #0x90e6
700a91ca: 9003         	str	r0, [sp, #0xc]
700a91cc: 9803         	ldr	r0, [sp, #0xc]
700a91ce: b920         	cbnz	r0, 0x700a91da <Sciclient_rmIaValidateMapping+0x3a> @ imm = #0x8
700a91d0: e7ff         	b	0x700a91d2 <Sciclient_rmIaValidateMapping+0x32> @ imm = #-0x2
700a91d2: f06f 0001    	mvn	r0, #0x1
700a91d6: 9004         	str	r0, [sp, #0x10]
700a91d8: e00b         	b	0x700a91f2 <Sciclient_rmIaValidateMapping+0x52> @ imm = #0x16
700a91da: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a91de: 9903         	ldr	r1, [sp, #0xc]
700a91e0: 8989         	ldrh	r1, [r1, #0xc]
700a91e2: 4288         	cmp	r0, r1
700a91e4: db04         	blt	0x700a91f0 <Sciclient_rmIaValidateMapping+0x50> @ imm = #0x8
700a91e6: e7ff         	b	0x700a91e8 <Sciclient_rmIaValidateMapping+0x48> @ imm = #-0x2
700a91e8: f06f 0001    	mvn	r0, #0x1
700a91ec: 9004         	str	r0, [sp, #0x10]
700a91ee: e7ff         	b	0x700a91f0 <Sciclient_rmIaValidateMapping+0x50> @ imm = #-0x2
700a91f0: e7ff         	b	0x700a91f2 <Sciclient_rmIaValidateMapping+0x52> @ imm = #-0x2
700a91f2: 9804         	ldr	r0, [sp, #0x10]
700a91f4: b948         	cbnz	r0, 0x700a920a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #0x12
700a91f6: e7ff         	b	0x700a91f8 <Sciclient_rmIaValidateMapping+0x58> @ imm = #-0x2
700a91f8: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a91fc: 2840         	cmp	r0, #0x40
700a91fe: d304         	blo	0x700a920a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #0x8
700a9200: e7ff         	b	0x700a9202 <Sciclient_rmIaValidateMapping+0x62> @ imm = #-0x2
700a9202: f06f 0001    	mvn	r0, #0x1
700a9206: 9004         	str	r0, [sp, #0x10]
700a9208: e7ff         	b	0x700a920a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #-0x2
700a920a: 9804         	ldr	r0, [sp, #0x10]
700a920c: b998         	cbnz	r0, 0x700a9236 <Sciclient_rmIaValidateMapping+0x96> @ imm = #0x26
700a920e: e7ff         	b	0x700a9210 <Sciclient_rmIaValidateMapping+0x70> @ imm = #-0x2
700a9210: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700a9214: 9903         	ldr	r1, [sp, #0xc]
700a9216: 8909         	ldrh	r1, [r1, #0x8]
700a9218: 1a40         	subs	r0, r0, r1
700a921a: f8ad 000a    	strh.w	r0, [sp, #0xa]
700a921e: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700a9222: 9903         	ldr	r1, [sp, #0xc]
700a9224: 8949         	ldrh	r1, [r1, #0xa]
700a9226: 4288         	cmp	r0, r1
700a9228: db04         	blt	0x700a9234 <Sciclient_rmIaValidateMapping+0x94> @ imm = #0x8
700a922a: e7ff         	b	0x700a922c <Sciclient_rmIaValidateMapping+0x8c> @ imm = #-0x2
700a922c: f06f 0001    	mvn	r0, #0x1
700a9230: 9004         	str	r0, [sp, #0x10]
700a9232: e7ff         	b	0x700a9234 <Sciclient_rmIaValidateMapping+0x94> @ imm = #-0x2
700a9234: e7ff         	b	0x700a9236 <Sciclient_rmIaValidateMapping+0x96> @ imm = #-0x2
700a9236: 9804         	ldr	r0, [sp, #0x10]
700a9238: 2800         	cmp	r0, #0x0
700a923a: d14e         	bne	0x700a92da <Sciclient_rmIaValidateMapping+0x13a> @ imm = #0x9c
700a923c: e7ff         	b	0x700a923e <Sciclient_rmIaValidateMapping+0x9e> @ imm = #-0x2
700a923e: 9803         	ldr	r0, [sp, #0xc]
700a9240: 6840         	ldr	r0, [r0, #0x4]
700a9242: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700a9246: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a924a: 9001         	str	r0, [sp, #0x4]
700a924c: 9801         	ldr	r0, [sp, #0x4]
700a924e: f64f 7100    	movw	r1, #0xff00
700a9252: f2c0 0101    	movt	r1, #0x1
700a9256: 2208         	movs	r2, #0x8
700a9258: f00b fb0a    	bl	0x700b4870 <CSL_REG32_FEXT_RAW> @ imm = #0xb614
700a925c: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a9260: 9801         	ldr	r0, [sp, #0x4]
700a9262: 213f         	movs	r1, #0x3f
700a9264: 2200         	movs	r2, #0x0
700a9266: f00b fb03    	bl	0x700b4870 <CSL_REG32_FEXT_RAW> @ imm = #0xb606
700a926a: f8ad 0000    	strh.w	r0, [sp]
700a926e: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700a9272: b9f0         	cbnz	r0, 0x700a92b2 <Sciclient_rmIaValidateMapping+0x112> @ imm = #0x3c
700a9274: e7ff         	b	0x700a9276 <Sciclient_rmIaValidateMapping+0xd6> @ imm = #-0x2
700a9276: f8bd 0000    	ldrh.w	r0, [sp]
700a927a: b9d0         	cbnz	r0, 0x700a92b2 <Sciclient_rmIaValidateMapping+0x112> @ imm = #0x34
700a927c: e7ff         	b	0x700a927e <Sciclient_rmIaValidateMapping+0xde> @ imm = #-0x2
700a927e: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a9282: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a9286: 4288         	cmp	r0, r1
700a9288: d012         	beq	0x700a92b0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x24
700a928a: e7ff         	b	0x700a928c <Sciclient_rmIaValidateMapping+0xec> @ imm = #-0x2
700a928c: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a9290: f8bd 1000    	ldrh.w	r1, [sp]
700a9294: 4288         	cmp	r0, r1
700a9296: d00b         	beq	0x700a92b0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x16
700a9298: e7ff         	b	0x700a929a <Sciclient_rmIaValidateMapping+0xfa> @ imm = #-0x2
700a929a: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700a929e: 9903         	ldr	r1, [sp, #0xc]
700a92a0: 8a89         	ldrh	r1, [r1, #0x14]
700a92a2: 4288         	cmp	r0, r1
700a92a4: d004         	beq	0x700a92b0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x8
700a92a6: e7ff         	b	0x700a92a8 <Sciclient_rmIaValidateMapping+0x108> @ imm = #-0x2
700a92a8: f06f 0001    	mvn	r0, #0x1
700a92ac: 9004         	str	r0, [sp, #0x10]
700a92ae: e7ff         	b	0x700a92b0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #-0x2
700a92b0: e012         	b	0x700a92d8 <Sciclient_rmIaValidateMapping+0x138> @ imm = #0x24
700a92b2: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a92b6: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a92ba: 4288         	cmp	r0, r1
700a92bc: d00b         	beq	0x700a92d6 <Sciclient_rmIaValidateMapping+0x136> @ imm = #0x16
700a92be: e7ff         	b	0x700a92c0 <Sciclient_rmIaValidateMapping+0x120> @ imm = #-0x2
700a92c0: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a92c4: f8bd 1000    	ldrh.w	r1, [sp]
700a92c8: 4288         	cmp	r0, r1
700a92ca: d004         	beq	0x700a92d6 <Sciclient_rmIaValidateMapping+0x136> @ imm = #0x8
700a92cc: e7ff         	b	0x700a92ce <Sciclient_rmIaValidateMapping+0x12e> @ imm = #-0x2
700a92ce: f06f 0001    	mvn	r0, #0x1
700a92d2: 9004         	str	r0, [sp, #0x10]
700a92d4: e7ff         	b	0x700a92d6 <Sciclient_rmIaValidateMapping+0x136> @ imm = #-0x2
700a92d6: e7ff         	b	0x700a92d8 <Sciclient_rmIaValidateMapping+0x138> @ imm = #-0x2
700a92d8: e7ff         	b	0x700a92da <Sciclient_rmIaValidateMapping+0x13a> @ imm = #-0x2
700a92da: 9804         	ldr	r0, [sp, #0x10]
700a92dc: b008         	add	sp, #0x20
700a92de: bd80         	pop	{r7, pc}

700a92e0 <Udma_rmAllocMappedRing>:
700a92e0: b580         	push	{r7, lr}
700a92e2: b090         	sub	sp, #0x40
700a92e4: 900f         	str	r0, [sp, #0x3c]
700a92e6: 910e         	str	r1, [sp, #0x38]
700a92e8: 920d         	str	r2, [sp, #0x34]
700a92ea: f64f 70ff    	movw	r0, #0xffff
700a92ee: 900c         	str	r0, [sp, #0x30]
700a92f0: 2000         	movs	r0, #0x0
700a92f2: 9005         	str	r0, [sp, #0x14]
700a92f4: 980f         	ldr	r0, [sp, #0x3c]
700a92f6: f500 70ea    	add.w	r0, r0, #0x1d4
700a92fa: 9004         	str	r0, [sp, #0x10]
700a92fc: 980f         	ldr	r0, [sp, #0x3c]
700a92fe: 990e         	ldr	r1, [sp, #0x38]
700a9300: 9a0d         	ldr	r2, [sp, #0x34]
700a9302: ab01         	add	r3, sp, #0x4
700a9304: f004 fe74    	bl	0x700adff0 <Udma_getMappedChRingAttributes> @ imm = #0x4ce8
700a9308: 9005         	str	r0, [sp, #0x14]
700a930a: 9805         	ldr	r0, [sp, #0x14]
700a930c: 2800         	cmp	r0, #0x0
700a930e: f040 8084    	bne.w	0x700a941a <Udma_rmAllocMappedRing+0x13a> @ imm = #0x108
700a9312: e7ff         	b	0x700a9314 <Udma_rmAllocMappedRing+0x34> @ imm = #-0x2
700a9314: 2000         	movs	r0, #0x0
700a9316: 9007         	str	r0, [sp, #0x1c]
700a9318: 9804         	ldr	r0, [sp, #0x10]
700a931a: 990e         	ldr	r1, [sp, #0x38]
700a931c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9320: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a9324: 9006         	str	r0, [sp, #0x18]
700a9326: 9802         	ldr	r0, [sp, #0x8]
700a9328: 9904         	ldr	r1, [sp, #0x10]
700a932a: 9a0e         	ldr	r2, [sp, #0x38]
700a932c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9330: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9334: 4288         	cmp	r0, r1
700a9336: d90a         	bls	0x700a934e <Udma_rmAllocMappedRing+0x6e> @ imm = #0x14
700a9338: e7ff         	b	0x700a933a <Udma_rmAllocMappedRing+0x5a> @ imm = #-0x2
700a933a: 9802         	ldr	r0, [sp, #0x8]
700a933c: 9904         	ldr	r1, [sp, #0x10]
700a933e: 9a0e         	ldr	r2, [sp, #0x38]
700a9340: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9344: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9348: 1a40         	subs	r0, r0, r1
700a934a: 9007         	str	r0, [sp, #0x1c]
700a934c: e7ff         	b	0x700a934e <Udma_rmAllocMappedRing+0x6e> @ imm = #-0x2
700a934e: 9802         	ldr	r0, [sp, #0x8]
700a9350: 9903         	ldr	r1, [sp, #0xc]
700a9352: 4408         	add	r0, r1
700a9354: 9904         	ldr	r1, [sp, #0x10]
700a9356: 9a0e         	ldr	r2, [sp, #0x38]
700a9358: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a935c: f8d2 1088    	ldr.w	r1, [r2, #0x88]
700a9360: f8d2 20a8    	ldr.w	r2, [r2, #0xa8]
700a9364: 4411         	add	r1, r2
700a9366: 4288         	cmp	r0, r1
700a9368: d20c         	bhs	0x700a9384 <Udma_rmAllocMappedRing+0xa4> @ imm = #0x18
700a936a: e7ff         	b	0x700a936c <Udma_rmAllocMappedRing+0x8c> @ imm = #-0x2
700a936c: 9802         	ldr	r0, [sp, #0x8]
700a936e: 9903         	ldr	r1, [sp, #0xc]
700a9370: 4408         	add	r0, r1
700a9372: 9904         	ldr	r1, [sp, #0x10]
700a9374: 9a0e         	ldr	r2, [sp, #0x38]
700a9376: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a937a: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a937e: 1a40         	subs	r0, r0, r1
700a9380: 9006         	str	r0, [sp, #0x18]
700a9382: e7ff         	b	0x700a9384 <Udma_rmAllocMappedRing+0xa4> @ imm = #-0x2
700a9384: 980f         	ldr	r0, [sp, #0x3c]
700a9386: f500 609f    	add.w	r0, r0, #0x4f8
700a938a: f04f 31ff    	mov.w	r1, #0xffffffff
700a938e: f008 ffef    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x8fde
700a9392: 9807         	ldr	r0, [sp, #0x1c]
700a9394: 900b         	str	r0, [sp, #0x2c]
700a9396: e7ff         	b	0x700a9398 <Udma_rmAllocMappedRing+0xb8> @ imm = #-0x2
700a9398: 980b         	ldr	r0, [sp, #0x2c]
700a939a: 9906         	ldr	r1, [sp, #0x18]
700a939c: 4288         	cmp	r0, r1
700a939e: d236         	bhs	0x700a940e <Udma_rmAllocMappedRing+0x12e> @ imm = #0x6c
700a93a0: e7ff         	b	0x700a93a2 <Udma_rmAllocMappedRing+0xc2> @ imm = #-0x2
700a93a2: 980b         	ldr	r0, [sp, #0x2c]
700a93a4: 0940         	lsrs	r0, r0, #0x5
700a93a6: 900a         	str	r0, [sp, #0x28]
700a93a8: 980b         	ldr	r0, [sp, #0x2c]
700a93aa: 990a         	ldr	r1, [sp, #0x28]
700a93ac: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a93b0: 9009         	str	r0, [sp, #0x24]
700a93b2: 9909         	ldr	r1, [sp, #0x24]
700a93b4: 2001         	movs	r0, #0x1
700a93b6: 4088         	lsls	r0, r1
700a93b8: 9008         	str	r0, [sp, #0x20]
700a93ba: 980f         	ldr	r0, [sp, #0x3c]
700a93bc: 990e         	ldr	r1, [sp, #0x38]
700a93be: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a93c2: 990a         	ldr	r1, [sp, #0x28]
700a93c4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a93c8: f8d0 0344    	ldr.w	r0, [r0, #0x344]
700a93cc: 9908         	ldr	r1, [sp, #0x20]
700a93ce: 4008         	ands	r0, r1
700a93d0: 4288         	cmp	r0, r1
700a93d2: d117         	bne	0x700a9404 <Udma_rmAllocMappedRing+0x124> @ imm = #0x2e
700a93d4: e7ff         	b	0x700a93d6 <Udma_rmAllocMappedRing+0xf6> @ imm = #-0x2
700a93d6: 9a08         	ldr	r2, [sp, #0x20]
700a93d8: 980f         	ldr	r0, [sp, #0x3c]
700a93da: 990e         	ldr	r1, [sp, #0x38]
700a93dc: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a93e0: 990a         	ldr	r1, [sp, #0x28]
700a93e2: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a93e6: f8d1 0344    	ldr.w	r0, [r1, #0x344]
700a93ea: 4390         	bics	r0, r2
700a93ec: f8c1 0344    	str.w	r0, [r1, #0x344]
700a93f0: 980b         	ldr	r0, [sp, #0x2c]
700a93f2: 9904         	ldr	r1, [sp, #0x10]
700a93f4: 9a0e         	ldr	r2, [sp, #0x38]
700a93f6: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a93fa: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a93fe: 4408         	add	r0, r1
700a9400: 900c         	str	r0, [sp, #0x30]
700a9402: e004         	b	0x700a940e <Udma_rmAllocMappedRing+0x12e> @ imm = #0x8
700a9404: e7ff         	b	0x700a9406 <Udma_rmAllocMappedRing+0x126> @ imm = #-0x2
700a9406: 980b         	ldr	r0, [sp, #0x2c]
700a9408: 3001         	adds	r0, #0x1
700a940a: 900b         	str	r0, [sp, #0x2c]
700a940c: e7c4         	b	0x700a9398 <Udma_rmAllocMappedRing+0xb8> @ imm = #-0x78
700a940e: 980f         	ldr	r0, [sp, #0x3c]
700a9410: f500 609f    	add.w	r0, r0, #0x4f8
700a9414: f00a f83c    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0xa078
700a9418: e7ff         	b	0x700a941a <Udma_rmAllocMappedRing+0x13a> @ imm = #-0x2
700a941a: 980c         	ldr	r0, [sp, #0x30]
700a941c: b010         	add	sp, #0x40
700a941e: bd80         	pop	{r7, pc}

700a9420 <UART_procLineStatusErr>:
700a9420: b580         	push	{r7, lr}
700a9422: b086         	sub	sp, #0x18
700a9424: 9005         	str	r0, [sp, #0x14]
700a9426: 2000         	movs	r0, #0x0
700a9428: 9004         	str	r0, [sp, #0x10]
700a942a: 9002         	str	r0, [sp, #0x8]
700a942c: 9805         	ldr	r0, [sp, #0x14]
700a942e: b920         	cbnz	r0, 0x700a943a <UART_procLineStatusErr+0x1a> @ imm = #0x8
700a9430: e7ff         	b	0x700a9432 <UART_procLineStatusErr+0x12> @ imm = #-0x2
700a9432: f06f 0002    	mvn	r0, #0x2
700a9436: 9004         	str	r0, [sp, #0x10]
700a9438: e7ff         	b	0x700a943a <UART_procLineStatusErr+0x1a> @ imm = #-0x2
700a943a: 9804         	ldr	r0, [sp, #0x10]
700a943c: 2800         	cmp	r0, #0x0
700a943e: f040 808b    	bne.w	0x700a9558 <UART_procLineStatusErr+0x138> @ imm = #0x116
700a9442: e7ff         	b	0x700a9444 <UART_procLineStatusErr+0x24> @ imm = #-0x2
700a9444: 9805         	ldr	r0, [sp, #0x14]
700a9446: 6800         	ldr	r0, [r0]
700a9448: f00a f84a    	bl	0x700b34e0 <UART_readLineStatus> @ imm = #0xa094
700a944c: 9003         	str	r0, [sp, #0xc]
700a944e: 9803         	ldr	r0, [sp, #0xc]
700a9450: f000 0080    	and	r0, r0, #0x80
700a9454: 2880         	cmp	r0, #0x80
700a9456: d006         	beq	0x700a9466 <UART_procLineStatusErr+0x46> @ imm = #0xc
700a9458: e7ff         	b	0x700a945a <UART_procLineStatusErr+0x3a> @ imm = #-0x2
700a945a: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a945e: 0780         	lsls	r0, r0, #0x1e
700a9460: 2800         	cmp	r0, #0x0
700a9462: d578         	bpl	0x700a9556 <UART_procLineStatusErr+0x136> @ imm = #0xf0
700a9464: e7ff         	b	0x700a9466 <UART_procLineStatusErr+0x46> @ imm = #-0x2
700a9466: 9805         	ldr	r0, [sp, #0x14]
700a9468: 6a80         	ldr	r0, [r0, #0x28]
700a946a: b120         	cbz	r0, 0x700a9476 <UART_procLineStatusErr+0x56> @ imm = #0x8
700a946c: e7ff         	b	0x700a946e <UART_procLineStatusErr+0x4e> @ imm = #-0x2
700a946e: 9905         	ldr	r1, [sp, #0x14]
700a9470: 6988         	ldr	r0, [r1, #0x18]
700a9472: 62c8         	str	r0, [r1, #0x2c]
700a9474: e7ff         	b	0x700a9476 <UART_procLineStatusErr+0x56> @ imm = #-0x2
700a9476: 2040         	movs	r0, #0x40
700a9478: 9002         	str	r0, [sp, #0x8]
700a947a: e7ff         	b	0x700a947c <UART_procLineStatusErr+0x5c> @ imm = #-0x2
700a947c: 9805         	ldr	r0, [sp, #0x14]
700a947e: 6800         	ldr	r0, [r0]
700a9480: f00b fc3e    	bl	0x700b4d00 <UART_fifoCharGet> @ imm = #0xb87c
700a9484: 9802         	ldr	r0, [sp, #0x8]
700a9486: 3801         	subs	r0, #0x1
700a9488: 9002         	str	r0, [sp, #0x8]
700a948a: 9805         	ldr	r0, [sp, #0x14]
700a948c: 6800         	ldr	r0, [r0]
700a948e: f00a f827    	bl	0x700b34e0 <UART_readLineStatus> @ imm = #0xa04e
700a9492: 9003         	str	r0, [sp, #0xc]
700a9494: 9803         	ldr	r0, [sp, #0xc]
700a9496: f000 009f    	and	r0, r0, #0x9f
700a949a: 9003         	str	r0, [sp, #0xc]
700a949c: e7ff         	b	0x700a949e <UART_procLineStatusErr+0x7e> @ imm = #-0x2
700a949e: 9903         	ldr	r1, [sp, #0xc]
700a94a0: 2000         	movs	r0, #0x0
700a94a2: 9001         	str	r0, [sp, #0x4]
700a94a4: b131         	cbz	r1, 0x700a94b4 <UART_procLineStatusErr+0x94> @ imm = #0xc
700a94a6: e7ff         	b	0x700a94a8 <UART_procLineStatusErr+0x88> @ imm = #-0x2
700a94a8: 9802         	ldr	r0, [sp, #0x8]
700a94aa: 2800         	cmp	r0, #0x0
700a94ac: bf18         	it	ne
700a94ae: 2001         	movne	r0, #0x1
700a94b0: 9001         	str	r0, [sp, #0x4]
700a94b2: e7ff         	b	0x700a94b4 <UART_procLineStatusErr+0x94> @ imm = #-0x2
700a94b4: 9801         	ldr	r0, [sp, #0x4]
700a94b6: 07c0         	lsls	r0, r0, #0x1f
700a94b8: 2800         	cmp	r0, #0x0
700a94ba: d1df         	bne	0x700a947c <UART_procLineStatusErr+0x5c> @ imm = #-0x42
700a94bc: e7ff         	b	0x700a94be <UART_procLineStatusErr+0x9e> @ imm = #-0x2
700a94be: 9805         	ldr	r0, [sp, #0x14]
700a94c0: 6800         	ldr	r0, [r0]
700a94c2: 2105         	movs	r1, #0x5
700a94c4: f003 fa4c    	bl	0x700ac960 <UART_intrDisable> @ imm = #0x3498
700a94c8: 9905         	ldr	r1, [sp, #0x14]
700a94ca: 6948         	ldr	r0, [r1, #0x14]
700a94cc: 698a         	ldr	r2, [r1, #0x18]
700a94ce: 1a80         	subs	r0, r0, r2
700a94d0: 6148         	str	r0, [r1, #0x14]
700a94d2: 9805         	ldr	r0, [sp, #0x14]
700a94d4: 6a80         	ldr	r0, [r0, #0x28]
700a94d6: b3a8         	cbz	r0, 0x700a9544 <UART_procLineStatusErr+0x124> @ imm = #0x6a
700a94d8: e7ff         	b	0x700a94da <UART_procLineStatusErr+0xba> @ imm = #-0x2
700a94da: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a94de: 06c0         	lsls	r0, r0, #0x1b
700a94e0: 2800         	cmp	r0, #0x0
700a94e2: d508         	bpl	0x700a94f6 <UART_procLineStatusErr+0xd6> @ imm = #0x10
700a94e4: e7ff         	b	0x700a94e6 <UART_procLineStatusErr+0xc6> @ imm = #-0x2
700a94e6: 9905         	ldr	r1, [sp, #0x14]
700a94e8: 2002         	movs	r0, #0x2
700a94ea: 6348         	str	r0, [r1, #0x34]
700a94ec: 9905         	ldr	r1, [sp, #0x14]
700a94ee: 6a48         	ldr	r0, [r1, #0x24]
700a94f0: 3001         	adds	r0, #0x1
700a94f2: 6248         	str	r0, [r1, #0x24]
700a94f4: e025         	b	0x700a9542 <UART_procLineStatusErr+0x122> @ imm = #0x4a
700a94f6: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a94fa: 0700         	lsls	r0, r0, #0x1c
700a94fc: 2800         	cmp	r0, #0x0
700a94fe: d508         	bpl	0x700a9512 <UART_procLineStatusErr+0xf2> @ imm = #0x10
700a9500: e7ff         	b	0x700a9502 <UART_procLineStatusErr+0xe2> @ imm = #-0x2
700a9502: 9905         	ldr	r1, [sp, #0x14]
700a9504: 2003         	movs	r0, #0x3
700a9506: 6348         	str	r0, [r1, #0x34]
700a9508: 9905         	ldr	r1, [sp, #0x14]
700a950a: 6a48         	ldr	r0, [r1, #0x24]
700a950c: 3001         	adds	r0, #0x1
700a950e: 6248         	str	r0, [r1, #0x24]
700a9510: e016         	b	0x700a9540 <UART_procLineStatusErr+0x120> @ imm = #0x2c
700a9512: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a9516: 0740         	lsls	r0, r0, #0x1d
700a9518: 2800         	cmp	r0, #0x0
700a951a: d508         	bpl	0x700a952e <UART_procLineStatusErr+0x10e> @ imm = #0x10
700a951c: e7ff         	b	0x700a951e <UART_procLineStatusErr+0xfe> @ imm = #-0x2
700a951e: 9905         	ldr	r1, [sp, #0x14]
700a9520: 2004         	movs	r0, #0x4
700a9522: 6348         	str	r0, [r1, #0x34]
700a9524: 9905         	ldr	r1, [sp, #0x14]
700a9526: 6a48         	ldr	r0, [r1, #0x24]
700a9528: 3001         	adds	r0, #0x1
700a952a: 6248         	str	r0, [r1, #0x24]
700a952c: e007         	b	0x700a953e <UART_procLineStatusErr+0x11e> @ imm = #0xe
700a952e: 9905         	ldr	r1, [sp, #0x14]
700a9530: 2005         	movs	r0, #0x5
700a9532: 6348         	str	r0, [r1, #0x34]
700a9534: 9905         	ldr	r1, [sp, #0x14]
700a9536: 6a48         	ldr	r0, [r1, #0x24]
700a9538: 3001         	adds	r0, #0x1
700a953a: 6248         	str	r0, [r1, #0x24]
700a953c: e7ff         	b	0x700a953e <UART_procLineStatusErr+0x11e> @ imm = #-0x2
700a953e: e7ff         	b	0x700a9540 <UART_procLineStatusErr+0x120> @ imm = #-0x2
700a9540: e7ff         	b	0x700a9542 <UART_procLineStatusErr+0x122> @ imm = #-0x2
700a9542: e7ff         	b	0x700a9544 <UART_procLineStatusErr+0x124> @ imm = #-0x2
700a9544: 9805         	ldr	r0, [sp, #0x14]
700a9546: 6841         	ldr	r1, [r0, #0x4]
700a9548: 6e49         	ldr	r1, [r1, #0x64]
700a954a: 4788         	blx	r1
700a954c: 9805         	ldr	r0, [sp, #0x14]
700a954e: 3028         	adds	r0, #0x28
700a9550: f00b fb46    	bl	0x700b4be0 <UART_lld_Transaction_deInit> @ imm = #0xb68c
700a9554: e7ff         	b	0x700a9556 <UART_procLineStatusErr+0x136> @ imm = #-0x2
700a9556: e7ff         	b	0x700a9558 <UART_procLineStatusErr+0x138> @ imm = #-0x2
700a9558: 9804         	ldr	r0, [sp, #0x10]
700a955a: b006         	add	sp, #0x18
700a955c: bd80         	pop	{r7, pc}
700a955e: 0000         	movs	r0, r0

700a9560 <ClockP_init>:
700a9560: b580         	push	{r7, lr}
700a9562: b094         	sub	sp, #0x50
700a9564: f248 0080    	movw	r0, #0x8080
700a9568: f2c7 000b    	movt	r0, #0x700b
700a956c: 9005         	str	r0, [sp, #0x14]
700a956e: 68c0         	ldr	r0, [r0, #0xc]
700a9570: 2800         	cmp	r0, #0x0
700a9572: bf18         	it	ne
700a9574: 2001         	movne	r0, #0x1
700a9576: f247 31d6    	movw	r1, #0x73d6
700a957a: f2c7 010b    	movt	r1, #0x700b
700a957e: 466a         	mov	r2, sp
700a9580: 6011         	str	r1, [r2]
700a9582: f247 01aa    	movw	r1, #0x70aa
700a9586: f2c7 010b    	movt	r1, #0x700b
700a958a: 9101         	str	r1, [sp, #0x4]
700a958c: f647 02c4    	movw	r2, #0x78c4
700a9590: f2c7 020b    	movt	r2, #0x700b
700a9594: 9202         	str	r2, [sp, #0x8]
700a9596: 2334         	movs	r3, #0x34
700a9598: f007 fa3a    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x7474
700a959c: 9901         	ldr	r1, [sp, #0x4]
700a959e: 9a02         	ldr	r2, [sp, #0x8]
700a95a0: 9805         	ldr	r0, [sp, #0x14]
700a95a2: 6880         	ldr	r0, [r0, #0x8]
700a95a4: 2800         	cmp	r0, #0x0
700a95a6: bf18         	it	ne
700a95a8: 2001         	movne	r0, #0x1
700a95aa: f247 436c    	movw	r3, #0x746c
700a95ae: f2c7 030b    	movt	r3, #0x700b
700a95b2: 46ec         	mov	r12, sp
700a95b4: f8cc 3000    	str.w	r3, [r12]
700a95b8: 2335         	movs	r3, #0x35
700a95ba: f007 fa29    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x7452
700a95be: 9901         	ldr	r1, [sp, #0x4]
700a95c0: 9a02         	ldr	r2, [sp, #0x8]
700a95c2: 9805         	ldr	r0, [sp, #0x14]
700a95c4: 6900         	ldr	r0, [r0, #0x10]
700a95c6: 2800         	cmp	r0, #0x0
700a95c8: bf18         	it	ne
700a95ca: 2001         	movne	r0, #0x1
700a95cc: f247 5353    	movw	r3, #0x7553
700a95d0: f2c7 030b    	movt	r3, #0x700b
700a95d4: 46ec         	mov	r12, sp
700a95d6: f8cc 3000    	str.w	r3, [r12]
700a95da: 2336         	movs	r3, #0x36
700a95dc: f007 fa18    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x7430
700a95e0: 9901         	ldr	r1, [sp, #0x4]
700a95e2: 9a02         	ldr	r2, [sp, #0x8]
700a95e4: 9805         	ldr	r0, [sp, #0x14]
700a95e6: 6800         	ldr	r0, [r0]
700a95e8: 2800         	cmp	r0, #0x0
700a95ea: bf18         	it	ne
700a95ec: 2001         	movne	r0, #0x1
700a95ee: f247 43b1    	movw	r3, #0x74b1
700a95f2: f2c7 030b    	movt	r3, #0x700b
700a95f6: 46ec         	mov	r12, sp
700a95f8: f8cc 3000    	str.w	r3, [r12]
700a95fc: 2337         	movs	r3, #0x37
700a95fe: f007 fa07    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x740e
700a9602: 9805         	ldr	r0, [sp, #0x14]
700a9604: f64a 11b0    	movw	r1, #0xa9b0
700a9608: f2c7 0108    	movt	r1, #0x7008
700a960c: 9107         	str	r1, [sp, #0x1c]
700a960e: 2200         	movs	r2, #0x0
700a9610: 9204         	str	r2, [sp, #0x10]
700a9612: 604a         	str	r2, [r1, #0x4]
700a9614: 600a         	str	r2, [r1]
700a9616: 6902         	ldr	r2, [r0, #0x10]
700a9618: 608a         	str	r2, [r1, #0x8]
700a961a: 6800         	ldr	r0, [r0]
700a961c: 62c8         	str	r0, [r1, #0x2c]
700a961e: a80d         	add	r0, sp, #0x34
700a9620: 9003         	str	r0, [sp, #0xc]
700a9622: f00a fc95    	bl	0x700b3f50 <TimerP_Params_init> @ imm = #0xa92a
700a9626: 9903         	ldr	r1, [sp, #0xc]
700a9628: 9a04         	ldr	r2, [sp, #0x10]
700a962a: 9b05         	ldr	r3, [sp, #0x14]
700a962c: 9807         	ldr	r0, [sp, #0x1c]
700a962e: f8d3 c00c    	ldr.w	r12, [r3, #0xc]
700a9632: f8cd c034    	str.w	r12, [sp, #0x34]
700a9636: f8d3 c008    	ldr.w	r12, [r3, #0x8]
700a963a: f8cd c038    	str.w	r12, [sp, #0x38]
700a963e: 691b         	ldr	r3, [r3, #0x10]
700a9640: 930f         	str	r3, [sp, #0x3c]
700a9642: 9211         	str	r2, [sp, #0x44]
700a9644: 2201         	movs	r2, #0x1
700a9646: 9212         	str	r2, [sp, #0x48]
700a9648: 6ac0         	ldr	r0, [r0, #0x2c]
700a964a: f7fa fa01    	bl	0x700a3a50 <TimerP_setup> @ imm = #-0x5bfe
700a964e: 9807         	ldr	r0, [sp, #0x1c]
700a9650: 6ac0         	ldr	r0, [r0, #0x2c]
700a9652: f00b fd1d    	bl	0x700b5090 <TimerP_getReloadCount> @ imm = #0xba3a
700a9656: 9907         	ldr	r1, [sp, #0x1c]
700a9658: 6308         	str	r0, [r1, #0x30]
700a965a: a808         	add	r0, sp, #0x20
700a965c: 9006         	str	r0, [sp, #0x18]
700a965e: f00b ff77    	bl	0x700b5550 <HwiP_Params_init> @ imm = #0xbeee
700a9662: 9b04         	ldr	r3, [sp, #0x10]
700a9664: 9a05         	ldr	r2, [sp, #0x14]
700a9666: 9906         	ldr	r1, [sp, #0x18]
700a9668: 9807         	ldr	r0, [sp, #0x1c]
700a966a: f8d2 c004    	ldr.w	r12, [r2, #0x4]
700a966e: f8cd c020    	str.w	r12, [sp, #0x20]
700a9672: f244 0c51    	movw	r12, #0x4051
700a9676: f2c7 0c0b    	movt	r12, #0x700b
700a967a: f8cd c024    	str.w	r12, [sp, #0x24]
700a967e: f88d 3030    	strb.w	r3, [sp, #0x30]
700a9682: 7d12         	ldrb	r2, [r2, #0x14]
700a9684: f88d 202e    	strb.w	r2, [sp, #0x2e]
700a9688: 300c         	adds	r0, #0xc
700a968a: f00b ff79    	bl	0x700b5580 <HwiP_construct> @ imm = #0xbef2
700a968e: 9807         	ldr	r0, [sp, #0x1c]
700a9690: 6ac0         	ldr	r0, [r0, #0x2c]
700a9692: f00b fb95    	bl	0x700b4dc0 <TimerP_start> @ imm = #0xb72a
700a9696: b014         	add	sp, #0x50
700a9698: bd80         	pop	{r7, pc}
700a969a: 0000         	movs	r0, r0
700a969c: 0000         	movs	r0, r0
700a969e: 0000         	movs	r0, r0

700a96a0 <_ntoa_long_long>:
700a96a0: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700a96a4: b09e         	sub	sp, #0x78
700a96a6: 469e         	mov	lr, r3
700a96a8: 4614         	mov	r4, r2
700a96aa: 460d         	mov	r5, r1
700a96ac: 4606         	mov	r6, r0
700a96ae: 9929         	ldr	r1, [sp, #0xa4]
700a96b0: 9828         	ldr	r0, [sp, #0xa0]
700a96b2: f8dd c094    	ldr.w	r12, [sp, #0x94]
700a96b6: 9b24         	ldr	r3, [sp, #0x90]
700a96b8: 9a2c         	ldr	r2, [sp, #0xb0]
700a96ba: 9a2b         	ldr	r2, [sp, #0xac]
700a96bc: 9a2a         	ldr	r2, [sp, #0xa8]
700a96be: 9a26         	ldr	r2, [sp, #0x98]
700a96c0: 961d         	str	r6, [sp, #0x74]
700a96c2: 951c         	str	r5, [sp, #0x70]
700a96c4: 941b         	str	r4, [sp, #0x6c]
700a96c6: f8cd e068    	str.w	lr, [sp, #0x68]
700a96ca: f8cd c064    	str.w	r12, [sp, #0x64]
700a96ce: 9318         	str	r3, [sp, #0x60]
700a96d0: f88d 205f    	strb.w	r2, [sp, #0x5f]
700a96d4: 9115         	str	r1, [sp, #0x54]
700a96d6: 9014         	str	r0, [sp, #0x50]
700a96d8: 2000         	movs	r0, #0x0
700a96da: 900b         	str	r0, [sp, #0x2c]
700a96dc: 9818         	ldr	r0, [sp, #0x60]
700a96de: 9919         	ldr	r1, [sp, #0x64]
700a96e0: 4308         	orrs	r0, r1
700a96e2: b928         	cbnz	r0, 0x700a96f0 <_ntoa_long_long+0x50> @ imm = #0xa
700a96e4: e7ff         	b	0x700a96e6 <_ntoa_long_long+0x46> @ imm = #-0x2
700a96e6: 982c         	ldr	r0, [sp, #0xb0]
700a96e8: f020 0010    	bic	r0, r0, #0x10
700a96ec: 902c         	str	r0, [sp, #0xb0]
700a96ee: e7ff         	b	0x700a96f0 <_ntoa_long_long+0x50> @ imm = #-0x2
700a96f0: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a96f4: 0740         	lsls	r0, r0, #0x1d
700a96f6: 2800         	cmp	r0, #0x0
700a96f8: d506         	bpl	0x700a9708 <_ntoa_long_long+0x68> @ imm = #0xc
700a96fa: e7ff         	b	0x700a96fc <_ntoa_long_long+0x5c> @ imm = #-0x2
700a96fc: 9818         	ldr	r0, [sp, #0x60]
700a96fe: 9919         	ldr	r1, [sp, #0x64]
700a9700: 4308         	orrs	r0, r1
700a9702: 2800         	cmp	r0, #0x0
700a9704: d043         	beq	0x700a978e <_ntoa_long_long+0xee> @ imm = #0x86
700a9706: e7ff         	b	0x700a9708 <_ntoa_long_long+0x68> @ imm = #-0x2
700a9708: e7ff         	b	0x700a970a <_ntoa_long_long+0x6a> @ imm = #-0x2
700a970a: 9818         	ldr	r0, [sp, #0x60]
700a970c: 9919         	ldr	r1, [sp, #0x64]
700a970e: 9a14         	ldr	r2, [sp, #0x50]
700a9710: 9b15         	ldr	r3, [sp, #0x54]
700a9712: f00b e8f0    	blx	0x700b48f4 <__aeabi_uldivmod> @ imm = #0xb1e0
700a9716: f88d 202b    	strb.w	r2, [sp, #0x2b]
700a971a: f89d 002b    	ldrb.w	r0, [sp, #0x2b]
700a971e: 2809         	cmp	r0, #0x9
700a9720: dc05         	bgt	0x700a972e <_ntoa_long_long+0x8e> @ imm = #0xa
700a9722: e7ff         	b	0x700a9724 <_ntoa_long_long+0x84> @ imm = #-0x2
700a9724: f89d 002b    	ldrb.w	r0, [sp, #0x2b]
700a9728: 3030         	adds	r0, #0x30
700a972a: 9009         	str	r0, [sp, #0x24]
700a972c: e00c         	b	0x700a9748 <_ntoa_long_long+0xa8> @ imm = #0x18
700a972e: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a9732: 0681         	lsls	r1, r0, #0x1a
700a9734: 2061         	movs	r0, #0x61
700a9736: 2900         	cmp	r1, #0x0
700a9738: bf48         	it	mi
700a973a: 2041         	movmi	r0, #0x41
700a973c: f89d 102b    	ldrb.w	r1, [sp, #0x2b]
700a9740: 4408         	add	r0, r1
700a9742: 380a         	subs	r0, #0xa
700a9744: 9009         	str	r0, [sp, #0x24]
700a9746: e7ff         	b	0x700a9748 <_ntoa_long_long+0xa8> @ imm = #-0x2
700a9748: 9809         	ldr	r0, [sp, #0x24]
700a974a: 9a0b         	ldr	r2, [sp, #0x2c]
700a974c: 1c51         	adds	r1, r2, #0x1
700a974e: 910b         	str	r1, [sp, #0x2c]
700a9750: a90c         	add	r1, sp, #0x30
700a9752: 5488         	strb	r0, [r1, r2]
700a9754: 9a14         	ldr	r2, [sp, #0x50]
700a9756: 9b15         	ldr	r3, [sp, #0x54]
700a9758: 9818         	ldr	r0, [sp, #0x60]
700a975a: 9919         	ldr	r1, [sp, #0x64]
700a975c: f00b e8ca    	blx	0x700b48f4 <__aeabi_uldivmod> @ imm = #0xb194
700a9760: 9119         	str	r1, [sp, #0x64]
700a9762: 9018         	str	r0, [sp, #0x60]
700a9764: e7ff         	b	0x700a9766 <_ntoa_long_long+0xc6> @ imm = #-0x2
700a9766: 9818         	ldr	r0, [sp, #0x60]
700a9768: 9919         	ldr	r1, [sp, #0x64]
700a976a: 4301         	orrs	r1, r0
700a976c: 2000         	movs	r0, #0x0
700a976e: 9008         	str	r0, [sp, #0x20]
700a9770: b139         	cbz	r1, 0x700a9782 <_ntoa_long_long+0xe2> @ imm = #0xe
700a9772: e7ff         	b	0x700a9774 <_ntoa_long_long+0xd4> @ imm = #-0x2
700a9774: 990b         	ldr	r1, [sp, #0x2c]
700a9776: 2000         	movs	r0, #0x0
700a9778: 2920         	cmp	r1, #0x20
700a977a: bf38         	it	lo
700a977c: 2001         	movlo	r0, #0x1
700a977e: 9008         	str	r0, [sp, #0x20]
700a9780: e7ff         	b	0x700a9782 <_ntoa_long_long+0xe2> @ imm = #-0x2
700a9782: 9808         	ldr	r0, [sp, #0x20]
700a9784: 07c0         	lsls	r0, r0, #0x1f
700a9786: 2800         	cmp	r0, #0x0
700a9788: d1bf         	bne	0x700a970a <_ntoa_long_long+0x6a> @ imm = #-0x82
700a978a: e7ff         	b	0x700a978c <_ntoa_long_long+0xec> @ imm = #-0x2
700a978c: e7ff         	b	0x700a978e <_ntoa_long_long+0xee> @ imm = #-0x2
700a978e: 981d         	ldr	r0, [sp, #0x74]
700a9790: 991c         	ldr	r1, [sp, #0x70]
700a9792: 9a1b         	ldr	r2, [sp, #0x6c]
700a9794: 9b1a         	ldr	r3, [sp, #0x68]
700a9796: f8dd c02c    	ldr.w	r12, [sp, #0x2c]
700a979a: 9d14         	ldr	r5, [sp, #0x50]
700a979c: 9e2a         	ldr	r6, [sp, #0xa8]
700a979e: 9f2b         	ldr	r7, [sp, #0xac]
700a97a0: f8dd 80b0    	ldr.w	r8, [sp, #0xb0]
700a97a4: f89d 405f    	ldrb.w	r4, [sp, #0x5f]
700a97a8: 46ee         	mov	lr, sp
700a97aa: f8ce 8018    	str.w	r8, [lr, #0x18]
700a97ae: f8ce 7014    	str.w	r7, [lr, #0x14]
700a97b2: f8ce 6010    	str.w	r6, [lr, #0x10]
700a97b6: f8ce 500c    	str.w	r5, [lr, #0xc]
700a97ba: f004 0401    	and	r4, r4, #0x1
700a97be: f8ce 4008    	str.w	r4, [lr, #0x8]
700a97c2: f8ce c004    	str.w	r12, [lr, #0x4]
700a97c6: f10d 0c30    	add.w	r12, sp, #0x30
700a97ca: f8ce c000    	str.w	r12, [lr]
700a97ce: f7fb f85f    	bl	0x700a4890 <_ntoa_format> @ imm = #-0x4f42
700a97d2: b01e         	add	sp, #0x78
700a97d4: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}
		...

700a97e0 <Sciclient_rmIrqVintDelete>:
700a97e0: b580         	push	{r7, lr}
700a97e2: b08c         	sub	sp, #0x30
700a97e4: 900b         	str	r0, [sp, #0x2c]
700a97e6: 2000         	movs	r0, #0x0
700a97e8: 900a         	str	r0, [sp, #0x28]
700a97ea: f88d 0026    	strb.w	r0, [sp, #0x26]
700a97ee: f88d 0025    	strb.w	r0, [sp, #0x25]
700a97f2: 9008         	str	r0, [sp, #0x20]
700a97f4: 980a         	ldr	r0, [sp, #0x28]
700a97f6: b948         	cbnz	r0, 0x700a980c <Sciclient_rmIrqVintDelete+0x2c> @ imm = #0x12
700a97f8: e7ff         	b	0x700a97fa <Sciclient_rmIrqVintDelete+0x1a> @ imm = #-0x2
700a97fa: 990b         	ldr	r1, [sp, #0x2c]
700a97fc: 8a08         	ldrh	r0, [r1, #0x10]
700a97fe: 8a49         	ldrh	r1, [r1, #0x12]
700a9800: f10d 0227    	add.w	r2, sp, #0x27
700a9804: f007 fdd4    	bl	0x700b13b0 <Sciclient_rmIaVintGetInfo> @ imm = #0x7ba8
700a9808: 900a         	str	r0, [sp, #0x28]
700a980a: e7ff         	b	0x700a980c <Sciclient_rmIrqVintDelete+0x2c> @ imm = #-0x2
700a980c: 980a         	ldr	r0, [sp, #0x28]
700a980e: b9e8         	cbnz	r0, 0x700a984c <Sciclient_rmIrqVintDelete+0x6c> @ imm = #0x3a
700a9810: e7ff         	b	0x700a9812 <Sciclient_rmIrqVintDelete+0x32> @ imm = #-0x2
700a9812: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a9816: b920         	cbnz	r0, 0x700a9822 <Sciclient_rmIrqVintDelete+0x42> @ imm = #0x8
700a9818: e7ff         	b	0x700a981a <Sciclient_rmIrqVintDelete+0x3a> @ imm = #-0x2
700a981a: f06f 0001    	mvn	r0, #0x1
700a981e: 900a         	str	r0, [sp, #0x28]
700a9820: e013         	b	0x700a984a <Sciclient_rmIrqVintDelete+0x6a> @ imm = #0x26
700a9822: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a9826: 2801         	cmp	r0, #0x1
700a9828: d806         	bhi	0x700a9838 <Sciclient_rmIrqVintDelete+0x58> @ imm = #0xc
700a982a: e7ff         	b	0x700a982c <Sciclient_rmIrqVintDelete+0x4c> @ imm = #-0x2
700a982c: 980b         	ldr	r0, [sp, #0x2c]
700a982e: 6800         	ldr	r0, [r0]
700a9830: f007 ff46    	bl	0x700b16c0 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0x7e8c
700a9834: b120         	cbz	r0, 0x700a9840 <Sciclient_rmIrqVintDelete+0x60> @ imm = #0x8
700a9836: e7ff         	b	0x700a9838 <Sciclient_rmIrqVintDelete+0x58> @ imm = #-0x2
700a9838: 2001         	movs	r0, #0x1
700a983a: f88d 0026    	strb.w	r0, [sp, #0x26]
700a983e: e003         	b	0x700a9848 <Sciclient_rmIrqVintDelete+0x68> @ imm = #0x6
700a9840: 2001         	movs	r0, #0x1
700a9842: f88d 0025    	strb.w	r0, [sp, #0x25]
700a9846: e7ff         	b	0x700a9848 <Sciclient_rmIrqVintDelete+0x68> @ imm = #-0x2
700a9848: e7ff         	b	0x700a984a <Sciclient_rmIrqVintDelete+0x6a> @ imm = #-0x2
700a984a: e7ff         	b	0x700a984c <Sciclient_rmIrqVintDelete+0x6c> @ imm = #-0x2
700a984c: f89d 0026    	ldrb.w	r0, [sp, #0x26]
700a9850: 07c0         	lsls	r0, r0, #0x1f
700a9852: 2800         	cmp	r0, #0x0
700a9854: d049         	beq	0x700a98ea <Sciclient_rmIrqVintDelete+0x10a> @ imm = #0x92
700a9856: e7ff         	b	0x700a9858 <Sciclient_rmIrqVintDelete+0x78> @ imm = #-0x2
700a9858: 203c         	movs	r0, #0x3c
700a985a: f2c8 0000    	movt	r0, #0x8000
700a985e: 9003         	str	r0, [sp, #0xc]
700a9860: 980b         	ldr	r0, [sp, #0x2c]
700a9862: 7900         	ldrb	r0, [r0, #0x4]
700a9864: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a9868: 980b         	ldr	r0, [sp, #0x2c]
700a986a: 88c0         	ldrh	r0, [r0, #0x6]
700a986c: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a9870: 980b         	ldr	r0, [sp, #0x2c]
700a9872: 8900         	ldrh	r0, [r0, #0x8]
700a9874: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a9878: 980b         	ldr	r0, [sp, #0x2c]
700a987a: 8a00         	ldrh	r0, [r0, #0x10]
700a987c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a9880: 980b         	ldr	r0, [sp, #0x2c]
700a9882: 8a40         	ldrh	r0, [r0, #0x12]
700a9884: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a9888: 980b         	ldr	r0, [sp, #0x2c]
700a988a: 89c0         	ldrh	r0, [r0, #0xe]
700a988c: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a9890: 980b         	ldr	r0, [sp, #0x2c]
700a9892: 7d00         	ldrb	r0, [r0, #0x14]
700a9894: f88d 001e    	strb.w	r0, [sp, #0x1e]
700a9898: a801         	add	r0, sp, #0x4
700a989a: f04f 31ff    	mov.w	r1, #0xffffffff
700a989e: f009 f85f    	bl	0x700b2960 <Sciclient_rmIrqReleaseRaw> @ imm = #0x90be
700a98a2: 900a         	str	r0, [sp, #0x28]
700a98a4: 980a         	ldr	r0, [sp, #0x28]
700a98a6: b9f8         	cbnz	r0, 0x700a98e8 <Sciclient_rmIrqVintDelete+0x108> @ imm = #0x3e
700a98a8: e7ff         	b	0x700a98aa <Sciclient_rmIrqVintDelete+0xca> @ imm = #-0x2
700a98aa: 980b         	ldr	r0, [sp, #0x2c]
700a98ac: 8a00         	ldrh	r0, [r0, #0x10]
700a98ae: f008 fcff    	bl	0x700b22b0 <Sciclient_rmIaGetInst> @ imm = #0x89fe
700a98b2: 9008         	str	r0, [sp, #0x20]
700a98b4: 9808         	ldr	r0, [sp, #0x20]
700a98b6: b1b0         	cbz	r0, 0x700a98e6 <Sciclient_rmIrqVintDelete+0x106> @ imm = #0x2c
700a98b8: e7ff         	b	0x700a98ba <Sciclient_rmIrqVintDelete+0xda> @ imm = #-0x2
700a98ba: 9808         	ldr	r0, [sp, #0x20]
700a98bc: 6901         	ldr	r1, [r0, #0x10]
700a98be: 980b         	ldr	r0, [sp, #0x2c]
700a98c0: 8a42         	ldrh	r2, [r0, #0x12]
700a98c2: 5c88         	ldrb	r0, [r1, r2]
700a98c4: 3801         	subs	r0, #0x1
700a98c6: 5488         	strb	r0, [r1, r2]
700a98c8: 9a08         	ldr	r2, [sp, #0x20]
700a98ca: 8a90         	ldrh	r0, [r2, #0x14]
700a98cc: 990b         	ldr	r1, [sp, #0x2c]
700a98ce: 89c9         	ldrh	r1, [r1, #0xe]
700a98d0: 8912         	ldrh	r2, [r2, #0x8]
700a98d2: 1a89         	subs	r1, r1, r2
700a98d4: 4288         	cmp	r0, r1
700a98d6: d105         	bne	0x700a98e4 <Sciclient_rmIrqVintDelete+0x104> @ imm = #0xa
700a98d8: e7ff         	b	0x700a98da <Sciclient_rmIrqVintDelete+0xfa> @ imm = #-0x2
700a98da: 9908         	ldr	r1, [sp, #0x20]
700a98dc: f64f 70ff    	movw	r0, #0xffff
700a98e0: 8288         	strh	r0, [r1, #0x14]
700a98e2: e7ff         	b	0x700a98e4 <Sciclient_rmIrqVintDelete+0x104> @ imm = #-0x2
700a98e4: e7ff         	b	0x700a98e6 <Sciclient_rmIrqVintDelete+0x106> @ imm = #-0x2
700a98e6: e7ff         	b	0x700a98e8 <Sciclient_rmIrqVintDelete+0x108> @ imm = #-0x2
700a98e8: e7ff         	b	0x700a98ea <Sciclient_rmIrqVintDelete+0x10a> @ imm = #-0x2
700a98ea: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a98ee: 07c0         	lsls	r0, r0, #0x1f
700a98f0: b170         	cbz	r0, 0x700a9910 <Sciclient_rmIrqVintDelete+0x130> @ imm = #0x1c
700a98f2: e7ff         	b	0x700a98f4 <Sciclient_rmIrqVintDelete+0x114> @ imm = #-0x2
700a98f4: 980b         	ldr	r0, [sp, #0x2c]
700a98f6: f7f9 f80b    	bl	0x700a2910 <Sciclient_rmIrqGetRoute> @ imm = #-0x6fea
700a98fa: 900a         	str	r0, [sp, #0x28]
700a98fc: 980a         	ldr	r0, [sp, #0x28]
700a98fe: b930         	cbnz	r0, 0x700a990e <Sciclient_rmIrqVintDelete+0x12e> @ imm = #0xc
700a9900: e7ff         	b	0x700a9902 <Sciclient_rmIrqVintDelete+0x122> @ imm = #-0x2
700a9902: 980b         	ldr	r0, [sp, #0x2c]
700a9904: 2101         	movs	r1, #0x1
700a9906: f7fd fbe3    	bl	0x700a70d0 <Sciclient_rmIrqDeleteRoute> @ imm = #-0x283a
700a990a: 900a         	str	r0, [sp, #0x28]
700a990c: e7ff         	b	0x700a990e <Sciclient_rmIrqVintDelete+0x12e> @ imm = #-0x2
700a990e: e7ff         	b	0x700a9910 <Sciclient_rmIrqVintDelete+0x130> @ imm = #-0x2
700a9910: 980a         	ldr	r0, [sp, #0x28]
700a9912: b00c         	add	sp, #0x30
700a9914: bd80         	pop	{r7, pc}
		...
700a991e: 0000         	movs	r0, r0

700a9920 <UART_writePolling>:
700a9920: b580         	push	{r7, lr}
700a9922: b08c         	sub	sp, #0x30
700a9924: 900b         	str	r0, [sp, #0x2c]
700a9926: 910a         	str	r1, [sp, #0x28]
700a9928: 2000         	movs	r0, #0x0
700a992a: 9007         	str	r0, [sp, #0x1c]
700a992c: 9006         	str	r0, [sp, #0x18]
700a992e: 990b         	ldr	r1, [sp, #0x2c]
700a9930: 6809         	ldr	r1, [r1]
700a9932: 9105         	str	r1, [sp, #0x14]
700a9934: 9004         	str	r0, [sp, #0x10]
700a9936: 980b         	ldr	r0, [sp, #0x2c]
700a9938: 6840         	ldr	r0, [r0, #0x4]
700a993a: 9003         	str	r0, [sp, #0xc]
700a993c: 980a         	ldr	r0, [sp, #0x28]
700a993e: 6840         	ldr	r0, [r0, #0x4]
700a9940: 990b         	ldr	r1, [sp, #0x2c]
700a9942: 6108         	str	r0, [r1, #0x10]
700a9944: 9803         	ldr	r0, [sp, #0xc]
700a9946: 6d40         	ldr	r0, [r0, #0x54]
700a9948: 4780         	blx	r0
700a994a: 9009         	str	r0, [sp, #0x24]
700a994c: e7ff         	b	0x700a994e <UART_writePolling+0x2e> @ imm = #-0x2
700a994e: 9906         	ldr	r1, [sp, #0x18]
700a9950: 2000         	movs	r0, #0x0
700a9952: 9002         	str	r0, [sp, #0x8]
700a9954: b939         	cbnz	r1, 0x700a9966 <UART_writePolling+0x46> @ imm = #0xe
700a9956: e7ff         	b	0x700a9958 <UART_writePolling+0x38> @ imm = #-0x2
700a9958: 980b         	ldr	r0, [sp, #0x2c]
700a995a: 6900         	ldr	r0, [r0, #0x10]
700a995c: 2800         	cmp	r0, #0x0
700a995e: bf18         	it	ne
700a9960: 2001         	movne	r0, #0x1
700a9962: 9002         	str	r0, [sp, #0x8]
700a9964: e7ff         	b	0x700a9966 <UART_writePolling+0x46> @ imm = #-0x2
700a9966: 9802         	ldr	r0, [sp, #0x8]
700a9968: 07c0         	lsls	r0, r0, #0x1f
700a996a: b198         	cbz	r0, 0x700a9994 <UART_writePolling+0x74> @ imm = #0x26
700a996c: e7ff         	b	0x700a996e <UART_writePolling+0x4e> @ imm = #-0x2
700a996e: 980b         	ldr	r0, [sp, #0x2c]
700a9970: f00a fa6e    	bl	0x700b3e50 <UART_writeDataPolling> @ imm = #0xa4dc
700a9974: 9803         	ldr	r0, [sp, #0xc]
700a9976: 6d40         	ldr	r0, [r0, #0x54]
700a9978: 4780         	blx	r0
700a997a: 9909         	ldr	r1, [sp, #0x24]
700a997c: 1a40         	subs	r0, r0, r1
700a997e: 9008         	str	r0, [sp, #0x20]
700a9980: 9808         	ldr	r0, [sp, #0x20]
700a9982: 990a         	ldr	r1, [sp, #0x28]
700a9984: 6889         	ldr	r1, [r1, #0x8]
700a9986: 4288         	cmp	r0, r1
700a9988: d303         	blo	0x700a9992 <UART_writePolling+0x72> @ imm = #0x6
700a998a: e7ff         	b	0x700a998c <UART_writePolling+0x6c> @ imm = #-0x2
700a998c: 2001         	movs	r0, #0x1
700a998e: 9006         	str	r0, [sp, #0x18]
700a9990: e7ff         	b	0x700a9992 <UART_writePolling+0x72> @ imm = #-0x2
700a9992: e7dc         	b	0x700a994e <UART_writePolling+0x2e> @ imm = #-0x48
700a9994: 980b         	ldr	r0, [sp, #0x2c]
700a9996: 6900         	ldr	r0, [r0, #0x10]
700a9998: 2800         	cmp	r0, #0x0
700a999a: d149         	bne	0x700a9a30 <UART_writePolling+0x110> @ imm = #0x92
700a999c: e7ff         	b	0x700a999e <UART_writePolling+0x7e> @ imm = #-0x2
700a999e: e7ff         	b	0x700a99a0 <UART_writePolling+0x80> @ imm = #-0x2
700a99a0: 9805         	ldr	r0, [sp, #0x14]
700a99a2: f009 fd9d    	bl	0x700b34e0 <UART_readLineStatus> @ imm = #0x9b3a
700a99a6: 9004         	str	r0, [sp, #0x10]
700a99a8: 9803         	ldr	r0, [sp, #0xc]
700a99aa: 6d40         	ldr	r0, [r0, #0x54]
700a99ac: 4780         	blx	r0
700a99ae: 9909         	ldr	r1, [sp, #0x24]
700a99b0: 1a40         	subs	r0, r0, r1
700a99b2: 9008         	str	r0, [sp, #0x20]
700a99b4: e7ff         	b	0x700a99b6 <UART_writePolling+0x96> @ imm = #-0x2
700a99b6: 9804         	ldr	r0, [sp, #0x10]
700a99b8: f000 0160    	and	r1, r0, #0x60
700a99bc: 2000         	movs	r0, #0x0
700a99be: 2960         	cmp	r1, #0x60
700a99c0: 9001         	str	r0, [sp, #0x4]
700a99c2: d00d         	beq	0x700a99e0 <UART_writePolling+0xc0> @ imm = #0x1a
700a99c4: e7ff         	b	0x700a99c6 <UART_writePolling+0xa6> @ imm = #-0x2
700a99c6: 9808         	ldr	r0, [sp, #0x20]
700a99c8: 990b         	ldr	r1, [sp, #0x2c]
700a99ca: 6e8a         	ldr	r2, [r1, #0x68]
700a99cc: 6ec9         	ldr	r1, [r1, #0x6c]
700a99ce: 1a80         	subs	r0, r0, r2
700a99d0: f04f 0000    	mov.w	r0, #0x0
700a99d4: eb70 0101    	sbcs.w	r1, r0, r1
700a99d8: bf38         	it	lo
700a99da: 2001         	movlo	r0, #0x1
700a99dc: 9001         	str	r0, [sp, #0x4]
700a99de: e7ff         	b	0x700a99e0 <UART_writePolling+0xc0> @ imm = #-0x2
700a99e0: 9801         	ldr	r0, [sp, #0x4]
700a99e2: 07c0         	lsls	r0, r0, #0x1f
700a99e4: 2800         	cmp	r0, #0x0
700a99e6: d1db         	bne	0x700a99a0 <UART_writePolling+0x80> @ imm = #-0x4a
700a99e8: e7ff         	b	0x700a99ea <UART_writePolling+0xca> @ imm = #-0x2
700a99ea: 9808         	ldr	r0, [sp, #0x20]
700a99ec: 990b         	ldr	r1, [sp, #0x2c]
700a99ee: 6e8a         	ldr	r2, [r1, #0x68]
700a99f0: 6ec9         	ldr	r1, [r1, #0x6c]
700a99f2: 1a80         	subs	r0, r0, r2
700a99f4: f04f 0000    	mov.w	r0, #0x0
700a99f8: 4188         	sbcs	r0, r1
700a99fa: d30f         	blo	0x700a9a1c <UART_writePolling+0xfc> @ imm = #0x1e
700a99fc: e7ff         	b	0x700a99fe <UART_writePolling+0xde> @ imm = #-0x2
700a99fe: f06f 0001    	mvn	r0, #0x1
700a9a02: 9007         	str	r0, [sp, #0x1c]
700a9a04: 990a         	ldr	r1, [sp, #0x28]
700a9a06: 2001         	movs	r0, #0x1
700a9a08: 60c8         	str	r0, [r1, #0xc]
700a9a0a: 980b         	ldr	r0, [sp, #0x2c]
700a9a0c: 68c0         	ldr	r0, [r0, #0xc]
700a9a0e: 990a         	ldr	r1, [sp, #0x28]
700a9a10: 6048         	str	r0, [r1, #0x4]
700a9a12: 980b         	ldr	r0, [sp, #0x2c]
700a9a14: 303c         	adds	r0, #0x3c
700a9a16: f00b f8e3    	bl	0x700b4be0 <UART_lld_Transaction_deInit> @ imm = #0xb1c6
700a9a1a: e008         	b	0x700a9a2e <UART_writePolling+0x10e> @ imm = #0x10
700a9a1c: 2000         	movs	r0, #0x0
700a9a1e: 9007         	str	r0, [sp, #0x1c]
700a9a20: 990a         	ldr	r1, [sp, #0x28]
700a9a22: 60c8         	str	r0, [r1, #0xc]
700a9a24: 980b         	ldr	r0, [sp, #0x2c]
700a9a26: 303c         	adds	r0, #0x3c
700a9a28: f00b f8da    	bl	0x700b4be0 <UART_lld_Transaction_deInit> @ imm = #0xb1b4
700a9a2c: e7ff         	b	0x700a9a2e <UART_writePolling+0x10e> @ imm = #-0x2
700a9a2e: e00e         	b	0x700a9a4e <UART_writePolling+0x12e> @ imm = #0x1c
700a9a30: f06f 0001    	mvn	r0, #0x1
700a9a34: 9007         	str	r0, [sp, #0x1c]
700a9a36: 990a         	ldr	r1, [sp, #0x28]
700a9a38: 2001         	movs	r0, #0x1
700a9a3a: 60c8         	str	r0, [r1, #0xc]
700a9a3c: 980b         	ldr	r0, [sp, #0x2c]
700a9a3e: 68c0         	ldr	r0, [r0, #0xc]
700a9a40: 990a         	ldr	r1, [sp, #0x28]
700a9a42: 6048         	str	r0, [r1, #0x4]
700a9a44: 980b         	ldr	r0, [sp, #0x2c]
700a9a46: 303c         	adds	r0, #0x3c
700a9a48: f00b f8ca    	bl	0x700b4be0 <UART_lld_Transaction_deInit> @ imm = #0xb194
700a9a4c: e7ff         	b	0x700a9a4e <UART_writePolling+0x12e> @ imm = #-0x2
700a9a4e: 9807         	ldr	r0, [sp, #0x1c]
700a9a50: b00c         	add	sp, #0x30
700a9a52: bd80         	pop	{r7, pc}
		...

700a9a60 <Sciclient_recvMessage>:
700a9a60: b580         	push	{r7, lr}
700a9a62: b08e         	sub	sp, #0x38
700a9a64: 900d         	str	r0, [sp, #0x34]
700a9a66: 910c         	str	r1, [sp, #0x30]
700a9a68: 920b         	str	r2, [sp, #0x2c]
700a9a6a: 2000         	movs	r0, #0x0
700a9a6c: f88d 0023    	strb.w	r0, [sp, #0x23]
700a9a70: 990b         	ldr	r1, [sp, #0x2c]
700a9a72: ea4f 0191    	lsr.w	r1, r1, #0x2
700a9a76: 910a         	str	r1, [sp, #0x28]
700a9a78: 990b         	ldr	r1, [sp, #0x2c]
700a9a7a: 9a0a         	ldr	r2, [sp, #0x28]
700a9a7c: eba1 0182    	sub.w	r1, r1, r2, lsl #2
700a9a80: f88d 1023    	strb.w	r1, [sp, #0x23]
700a9a84: 9009         	str	r0, [sp, #0x24]
700a9a86: e7ff         	b	0x700a9a88 <Sciclient_recvMessage+0x28> @ imm = #-0x2
700a9a88: 9809         	ldr	r0, [sp, #0x24]
700a9a8a: 990a         	ldr	r1, [sp, #0x28]
700a9a8c: 4288         	cmp	r0, r1
700a9a8e: d22c         	bhs	0x700a9aea <Sciclient_recvMessage+0x8a> @ imm = #0x58
700a9a90: e7ff         	b	0x700a9a92 <Sciclient_recvMessage+0x32> @ imm = #-0x2
700a9a92: 980d         	ldr	r0, [sp, #0x34]
700a9a94: 9909         	ldr	r1, [sp, #0x24]
700a9a96: f248 1274    	movw	r2, #0x8174
700a9a9a: f2c7 020b    	movt	r2, #0x700b
700a9a9e: 7812         	ldrb	r2, [r2]
700a9aa0: 4411         	add	r1, r2
700a9aa2: 3102         	adds	r1, #0x2
700a9aa4: b2c9         	uxtb	r1, r1
700a9aa6: f00a fc2b    	bl	0x700b4300 <Sciclient_secProxyReadThread32> @ imm = #0xa856
700a9aaa: 9007         	str	r0, [sp, #0x1c]
700a9aac: a807         	add	r0, sp, #0x1c
700a9aae: 9006         	str	r0, [sp, #0x18]
700a9ab0: 2000         	movs	r0, #0x0
700a9ab2: 9005         	str	r0, [sp, #0x14]
700a9ab4: 9005         	str	r0, [sp, #0x14]
700a9ab6: e7ff         	b	0x700a9ab8 <Sciclient_recvMessage+0x58> @ imm = #-0x2
700a9ab8: 9805         	ldr	r0, [sp, #0x14]
700a9aba: 2803         	cmp	r0, #0x3
700a9abc: d810         	bhi	0x700a9ae0 <Sciclient_recvMessage+0x80> @ imm = #0x20
700a9abe: e7ff         	b	0x700a9ac0 <Sciclient_recvMessage+0x60> @ imm = #-0x2
700a9ac0: 9806         	ldr	r0, [sp, #0x18]
700a9ac2: 7800         	ldrb	r0, [r0]
700a9ac4: 990c         	ldr	r1, [sp, #0x30]
700a9ac6: 9a09         	ldr	r2, [sp, #0x24]
700a9ac8: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9acc: 9a05         	ldr	r2, [sp, #0x14]
700a9ace: 5488         	strb	r0, [r1, r2]
700a9ad0: 9806         	ldr	r0, [sp, #0x18]
700a9ad2: 3001         	adds	r0, #0x1
700a9ad4: 9006         	str	r0, [sp, #0x18]
700a9ad6: e7ff         	b	0x700a9ad8 <Sciclient_recvMessage+0x78> @ imm = #-0x2
700a9ad8: 9805         	ldr	r0, [sp, #0x14]
700a9ada: 3001         	adds	r0, #0x1
700a9adc: 9005         	str	r0, [sp, #0x14]
700a9ade: e7eb         	b	0x700a9ab8 <Sciclient_recvMessage+0x58> @ imm = #-0x2a
700a9ae0: e7ff         	b	0x700a9ae2 <Sciclient_recvMessage+0x82> @ imm = #-0x2
700a9ae2: 9809         	ldr	r0, [sp, #0x24]
700a9ae4: 3001         	adds	r0, #0x1
700a9ae6: 9009         	str	r0, [sp, #0x24]
700a9ae8: e7ce         	b	0x700a9a88 <Sciclient_recvMessage+0x28> @ imm = #-0x64
700a9aea: f89d 0023    	ldrb.w	r0, [sp, #0x23]
700a9aee: b368         	cbz	r0, 0x700a9b4c <Sciclient_recvMessage+0xec> @ imm = #0x5a
700a9af0: e7ff         	b	0x700a9af2 <Sciclient_recvMessage+0x92> @ imm = #-0x2
700a9af2: 980d         	ldr	r0, [sp, #0x34]
700a9af4: 9909         	ldr	r1, [sp, #0x24]
700a9af6: f248 1274    	movw	r2, #0x8174
700a9afa: f2c7 020b    	movt	r2, #0x700b
700a9afe: 7812         	ldrb	r2, [r2]
700a9b00: 4411         	add	r1, r2
700a9b02: 3102         	adds	r1, #0x2
700a9b04: b2c9         	uxtb	r1, r1
700a9b06: f00a fbfb    	bl	0x700b4300 <Sciclient_secProxyReadThread32> @ imm = #0xa7f6
700a9b0a: 9004         	str	r0, [sp, #0x10]
700a9b0c: a804         	add	r0, sp, #0x10
700a9b0e: 9003         	str	r0, [sp, #0xc]
700a9b10: 2000         	movs	r0, #0x0
700a9b12: 9002         	str	r0, [sp, #0x8]
700a9b14: e7ff         	b	0x700a9b16 <Sciclient_recvMessage+0xb6> @ imm = #-0x2
700a9b16: 9802         	ldr	r0, [sp, #0x8]
700a9b18: f89d 1023    	ldrb.w	r1, [sp, #0x23]
700a9b1c: 4288         	cmp	r0, r1
700a9b1e: d214         	bhs	0x700a9b4a <Sciclient_recvMessage+0xea> @ imm = #0x28
700a9b20: e7ff         	b	0x700a9b22 <Sciclient_recvMessage+0xc2> @ imm = #-0x2
700a9b22: 980c         	ldr	r0, [sp, #0x30]
700a9b24: 9001         	str	r0, [sp, #0x4]
700a9b26: 9803         	ldr	r0, [sp, #0xc]
700a9b28: 9902         	ldr	r1, [sp, #0x8]
700a9b2a: 5c40         	ldrb	r0, [r0, r1]
700a9b2c: f88d 0003    	strb.w	r0, [sp, #0x3]
700a9b30: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700a9b34: 9901         	ldr	r1, [sp, #0x4]
700a9b36: 9a09         	ldr	r2, [sp, #0x24]
700a9b38: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9b3c: 9a02         	ldr	r2, [sp, #0x8]
700a9b3e: 5488         	strb	r0, [r1, r2]
700a9b40: e7ff         	b	0x700a9b42 <Sciclient_recvMessage+0xe2> @ imm = #-0x2
700a9b42: 9802         	ldr	r0, [sp, #0x8]
700a9b44: 3001         	adds	r0, #0x1
700a9b46: 9002         	str	r0, [sp, #0x8]
700a9b48: e7e5         	b	0x700a9b16 <Sciclient_recvMessage+0xb6> @ imm = #-0x36
700a9b4a: e7ff         	b	0x700a9b4c <Sciclient_recvMessage+0xec> @ imm = #-0x2
700a9b4c: f248 1074    	movw	r0, #0x8174
700a9b50: f2c7 000b    	movt	r0, #0x700b
700a9b54: 7801         	ldrb	r1, [r0]
700a9b56: 980b         	ldr	r0, [sp, #0x2c]
700a9b58: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9b5c: 3008         	adds	r0, #0x8
700a9b5e: f248 01c8    	movw	r1, #0x80c8
700a9b62: f2c7 010b    	movt	r1, #0x700b
700a9b66: 6949         	ldr	r1, [r1, #0x14]
700a9b68: 3904         	subs	r1, #0x4
700a9b6a: 4288         	cmp	r0, r1
700a9b6c: d80e         	bhi	0x700a9b8c <Sciclient_recvMessage+0x12c> @ imm = #0x1c
700a9b6e: e7ff         	b	0x700a9b70 <Sciclient_recvMessage+0x110> @ imm = #-0x2
700a9b70: 980d         	ldr	r0, [sp, #0x34]
700a9b72: f248 01c8    	movw	r1, #0x80c8
700a9b76: f2c7 010b    	movt	r1, #0x700b
700a9b7a: 694a         	ldr	r2, [r1, #0x14]
700a9b7c: f04f 31ff    	mov.w	r1, #0xffffffff
700a9b80: eb01 0192    	add.w	r1, r1, r2, lsr #2
700a9b84: b2c9         	uxtb	r1, r1
700a9b86: f00a fbbb    	bl	0x700b4300 <Sciclient_secProxyReadThread32> @ imm = #0xa776
700a9b8a: e7ff         	b	0x700a9b8c <Sciclient_recvMessage+0x12c> @ imm = #-0x2
700a9b8c: b00e         	add	sp, #0x38
700a9b8e: bd80         	pop	{r7, pc}

700a9b90 <Udma_rmAllocIrIntr>:
700a9b90: b580         	push	{r7, lr}
700a9b92: b088         	sub	sp, #0x20
700a9b94: 9007         	str	r0, [sp, #0x1c]
700a9b96: 9106         	str	r1, [sp, #0x18]
700a9b98: 2000         	movs	r0, #0x0
700a9b9a: f6cf 70ff    	movt	r0, #0xffff
700a9b9e: 9001         	str	r0, [sp, #0x4]
700a9ba0: 9806         	ldr	r0, [sp, #0x18]
700a9ba2: f500 70ea    	add.w	r0, r0, #0x1d4
700a9ba6: 9000         	str	r0, [sp]
700a9ba8: 9806         	ldr	r0, [sp, #0x18]
700a9baa: f500 609f    	add.w	r0, r0, #0x4f8
700a9bae: f04f 31ff    	mov.w	r1, #0xffffffff
700a9bb2: f008 fbdd    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x87ba
700a9bb6: 9807         	ldr	r0, [sp, #0x1c]
700a9bb8: 2101         	movs	r1, #0x1
700a9bba: f6cf 71ff    	movt	r1, #0xffff
700a9bbe: 4288         	cmp	r0, r1
700a9bc0: d138         	bne	0x700a9c34 <Udma_rmAllocIrIntr+0xa4> @ imm = #0x70
700a9bc2: e7ff         	b	0x700a9bc4 <Udma_rmAllocIrIntr+0x34> @ imm = #-0x2
700a9bc4: 2000         	movs	r0, #0x0
700a9bc6: 9005         	str	r0, [sp, #0x14]
700a9bc8: e7ff         	b	0x700a9bca <Udma_rmAllocIrIntr+0x3a> @ imm = #-0x2
700a9bca: 9805         	ldr	r0, [sp, #0x14]
700a9bcc: 9900         	ldr	r1, [sp]
700a9bce: f8d1 10ec    	ldr.w	r1, [r1, #0xec]
700a9bd2: 4288         	cmp	r0, r1
700a9bd4: d22d         	bhs	0x700a9c32 <Udma_rmAllocIrIntr+0xa2> @ imm = #0x5a
700a9bd6: e7ff         	b	0x700a9bd8 <Udma_rmAllocIrIntr+0x48> @ imm = #-0x2
700a9bd8: 9805         	ldr	r0, [sp, #0x14]
700a9bda: 0940         	lsrs	r0, r0, #0x5
700a9bdc: 9004         	str	r0, [sp, #0x10]
700a9bde: 9805         	ldr	r0, [sp, #0x14]
700a9be0: 9904         	ldr	r1, [sp, #0x10]
700a9be2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9be6: 9003         	str	r0, [sp, #0xc]
700a9be8: 9903         	ldr	r1, [sp, #0xc]
700a9bea: 2001         	movs	r0, #0x1
700a9bec: 4088         	lsls	r0, r1
700a9bee: 9002         	str	r0, [sp, #0x8]
700a9bf0: 9806         	ldr	r0, [sp, #0x18]
700a9bf2: 9904         	ldr	r1, [sp, #0x10]
700a9bf4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9bf8: f8d0 04e4    	ldr.w	r0, [r0, #0x4e4]
700a9bfc: 9902         	ldr	r1, [sp, #0x8]
700a9bfe: 4008         	ands	r0, r1
700a9c00: 4288         	cmp	r0, r1
700a9c02: d111         	bne	0x700a9c28 <Udma_rmAllocIrIntr+0x98> @ imm = #0x22
700a9c04: e7ff         	b	0x700a9c06 <Udma_rmAllocIrIntr+0x76> @ imm = #-0x2
700a9c06: 9a02         	ldr	r2, [sp, #0x8]
700a9c08: 9806         	ldr	r0, [sp, #0x18]
700a9c0a: 9904         	ldr	r1, [sp, #0x10]
700a9c0c: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a9c10: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700a9c14: 4390         	bics	r0, r2
700a9c16: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700a9c1a: 9805         	ldr	r0, [sp, #0x14]
700a9c1c: 9900         	ldr	r1, [sp]
700a9c1e: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700a9c22: 4408         	add	r0, r1
700a9c24: 9001         	str	r0, [sp, #0x4]
700a9c26: e004         	b	0x700a9c32 <Udma_rmAllocIrIntr+0xa2> @ imm = #0x8
700a9c28: e7ff         	b	0x700a9c2a <Udma_rmAllocIrIntr+0x9a> @ imm = #-0x2
700a9c2a: 9805         	ldr	r0, [sp, #0x14]
700a9c2c: 3001         	adds	r0, #0x1
700a9c2e: 9005         	str	r0, [sp, #0x14]
700a9c30: e7cb         	b	0x700a9bca <Udma_rmAllocIrIntr+0x3a> @ imm = #-0x6a
700a9c32: e03c         	b	0x700a9cae <Udma_rmAllocIrIntr+0x11e> @ imm = #0x78
700a9c34: 9807         	ldr	r0, [sp, #0x1c]
700a9c36: 9900         	ldr	r1, [sp]
700a9c38: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700a9c3c: 4288         	cmp	r0, r1
700a9c3e: d335         	blo	0x700a9cac <Udma_rmAllocIrIntr+0x11c> @ imm = #0x6a
700a9c40: e7ff         	b	0x700a9c42 <Udma_rmAllocIrIntr+0xb2> @ imm = #-0x2
700a9c42: 9807         	ldr	r0, [sp, #0x1c]
700a9c44: 9a00         	ldr	r2, [sp]
700a9c46: f8d2 10e8    	ldr.w	r1, [r2, #0xe8]
700a9c4a: f8d2 20ec    	ldr.w	r2, [r2, #0xec]
700a9c4e: 4411         	add	r1, r2
700a9c50: 4288         	cmp	r0, r1
700a9c52: d22b         	bhs	0x700a9cac <Udma_rmAllocIrIntr+0x11c> @ imm = #0x56
700a9c54: e7ff         	b	0x700a9c56 <Udma_rmAllocIrIntr+0xc6> @ imm = #-0x2
700a9c56: 9807         	ldr	r0, [sp, #0x1c]
700a9c58: 9900         	ldr	r1, [sp]
700a9c5a: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700a9c5e: 1a40         	subs	r0, r0, r1
700a9c60: 9005         	str	r0, [sp, #0x14]
700a9c62: 9805         	ldr	r0, [sp, #0x14]
700a9c64: 0940         	lsrs	r0, r0, #0x5
700a9c66: 9004         	str	r0, [sp, #0x10]
700a9c68: 9805         	ldr	r0, [sp, #0x14]
700a9c6a: 9904         	ldr	r1, [sp, #0x10]
700a9c6c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9c70: 9003         	str	r0, [sp, #0xc]
700a9c72: 9903         	ldr	r1, [sp, #0xc]
700a9c74: 2001         	movs	r0, #0x1
700a9c76: 4088         	lsls	r0, r1
700a9c78: 9002         	str	r0, [sp, #0x8]
700a9c7a: 9806         	ldr	r0, [sp, #0x18]
700a9c7c: 9904         	ldr	r1, [sp, #0x10]
700a9c7e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9c82: f8d0 04e4    	ldr.w	r0, [r0, #0x4e4]
700a9c86: 9902         	ldr	r1, [sp, #0x8]
700a9c88: 4008         	ands	r0, r1
700a9c8a: 4288         	cmp	r0, r1
700a9c8c: d10d         	bne	0x700a9caa <Udma_rmAllocIrIntr+0x11a> @ imm = #0x1a
700a9c8e: e7ff         	b	0x700a9c90 <Udma_rmAllocIrIntr+0x100> @ imm = #-0x2
700a9c90: 9a02         	ldr	r2, [sp, #0x8]
700a9c92: 9806         	ldr	r0, [sp, #0x18]
700a9c94: 9904         	ldr	r1, [sp, #0x10]
700a9c96: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a9c9a: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700a9c9e: 4390         	bics	r0, r2
700a9ca0: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700a9ca4: 9807         	ldr	r0, [sp, #0x1c]
700a9ca6: 9001         	str	r0, [sp, #0x4]
700a9ca8: e7ff         	b	0x700a9caa <Udma_rmAllocIrIntr+0x11a> @ imm = #-0x2
700a9caa: e7ff         	b	0x700a9cac <Udma_rmAllocIrIntr+0x11c> @ imm = #-0x2
700a9cac: e7ff         	b	0x700a9cae <Udma_rmAllocIrIntr+0x11e> @ imm = #-0x2
700a9cae: 9806         	ldr	r0, [sp, #0x18]
700a9cb0: f500 609f    	add.w	r0, r0, #0x4f8
700a9cb4: f009 fbec    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x97d8
700a9cb8: 9801         	ldr	r0, [sp, #0x4]
700a9cba: b008         	add	sp, #0x20
700a9cbc: bd80         	pop	{r7, pc}
700a9cbe: 0000         	movs	r0, r0

700a9cc0 <UART_lld_init>:
700a9cc0: b580         	push	{r7, lr}
700a9cc2: b084         	sub	sp, #0x10
700a9cc4: 9003         	str	r0, [sp, #0xc]
700a9cc6: 2000         	movs	r0, #0x0
700a9cc8: 9002         	str	r0, [sp, #0x8]
700a9cca: 9803         	ldr	r0, [sp, #0xc]
700a9ccc: b168         	cbz	r0, 0x700a9cea <UART_lld_init+0x2a> @ imm = #0x1a
700a9cce: e7ff         	b	0x700a9cd0 <UART_lld_init+0x10> @ imm = #-0x2
700a9cd0: 9803         	ldr	r0, [sp, #0xc]
700a9cd2: 6840         	ldr	r0, [r0, #0x4]
700a9cd4: b148         	cbz	r0, 0x700a9cea <UART_lld_init+0x2a> @ imm = #0x12
700a9cd6: e7ff         	b	0x700a9cd8 <UART_lld_init+0x18> @ imm = #-0x2
700a9cd8: 9803         	ldr	r0, [sp, #0xc]
700a9cda: 6d40         	ldr	r0, [r0, #0x54]
700a9cdc: b120         	cbz	r0, 0x700a9ce8 <UART_lld_init+0x28> @ imm = #0x8
700a9cde: e7ff         	b	0x700a9ce0 <UART_lld_init+0x20> @ imm = #-0x2
700a9ce0: f06f 0004    	mvn	r0, #0x4
700a9ce4: 9002         	str	r0, [sp, #0x8]
700a9ce6: e7ff         	b	0x700a9ce8 <UART_lld_init+0x28> @ imm = #-0x2
700a9ce8: e003         	b	0x700a9cf2 <UART_lld_init+0x32> @ imm = #0x6
700a9cea: f06f 0002    	mvn	r0, #0x2
700a9cee: 9002         	str	r0, [sp, #0x8]
700a9cf0: e7ff         	b	0x700a9cf2 <UART_lld_init+0x32> @ imm = #-0x2
700a9cf2: 9802         	ldr	r0, [sp, #0x8]
700a9cf4: 2800         	cmp	r0, #0x0
700a9cf6: d176         	bne	0x700a9de6 <UART_lld_init+0x126> @ imm = #0xec
700a9cf8: e7ff         	b	0x700a9cfa <UART_lld_init+0x3a> @ imm = #-0x2
700a9cfa: 9903         	ldr	r1, [sp, #0xc]
700a9cfc: 2002         	movs	r0, #0x2
700a9cfe: 6548         	str	r0, [r1, #0x54]
700a9d00: 9803         	ldr	r0, [sp, #0xc]
700a9d02: 6840         	ldr	r0, [r0, #0x4]
700a9d04: 9001         	str	r0, [sp, #0x4]
700a9d06: 9801         	ldr	r0, [sp, #0x4]
700a9d08: 6d82         	ldr	r2, [r0, #0x58]
700a9d0a: f244 2040    	movw	r0, #0x4240
700a9d0e: f2c0 000f    	movt	r0, #0xf
700a9d12: 2100         	movs	r1, #0x0
700a9d14: 9100         	str	r1, [sp]
700a9d16: 4790         	blx	r2
700a9d18: 9a00         	ldr	r2, [sp]
700a9d1a: 9903         	ldr	r1, [sp, #0xc]
700a9d1c: 66ca         	str	r2, [r1, #0x6c]
700a9d1e: 6688         	str	r0, [r1, #0x68]
700a9d20: 9803         	ldr	r0, [sp, #0xc]
700a9d22: 6800         	ldr	r0, [r0]
700a9d24: f004 fe8c    	bl	0x700aea40 <UART_IsBaseAddrValid> @ imm = #0x4d18
700a9d28: 4601         	mov	r1, r0
700a9d2a: 9802         	ldr	r0, [sp, #0x8]
700a9d2c: 4408         	add	r0, r1
700a9d2e: 9002         	str	r0, [sp, #0x8]
700a9d30: 9801         	ldr	r0, [sp, #0x4]
700a9d32: 6800         	ldr	r0, [r0]
700a9d34: f00a ff94    	bl	0x700b4c60 <UART_IsParameter> @ imm = #0xaf28
700a9d38: 4601         	mov	r1, r0
700a9d3a: 9802         	ldr	r0, [sp, #0x8]
700a9d3c: 4408         	add	r0, r1
700a9d3e: 9002         	str	r0, [sp, #0x8]
700a9d40: 9801         	ldr	r0, [sp, #0x4]
700a9d42: 6840         	ldr	r0, [r0, #0x4]
700a9d44: f00a ff8c    	bl	0x700b4c60 <UART_IsParameter> @ imm = #0xaf18
700a9d48: 4601         	mov	r1, r0
700a9d4a: 9802         	ldr	r0, [sp, #0x8]
700a9d4c: 4408         	add	r0, r1
700a9d4e: 9002         	str	r0, [sp, #0x8]
700a9d50: 9801         	ldr	r0, [sp, #0x4]
700a9d52: 6880         	ldr	r0, [r0, #0x8]
700a9d54: f00a f91c    	bl	0x700b3f90 <UART_IsDataLengthValid> @ imm = #0xa238
700a9d58: 4601         	mov	r1, r0
700a9d5a: 9802         	ldr	r0, [sp, #0x8]
700a9d5c: 4408         	add	r0, r1
700a9d5e: 9002         	str	r0, [sp, #0x8]
700a9d60: 9801         	ldr	r0, [sp, #0x4]
700a9d62: 68c0         	ldr	r0, [r0, #0xc]
700a9d64: f00a fdb4    	bl	0x700b48d0 <UART_IsStopBitsValid> @ imm = #0xab68
700a9d68: 4601         	mov	r1, r0
700a9d6a: 9802         	ldr	r0, [sp, #0x8]
700a9d6c: 4408         	add	r0, r1
700a9d6e: 9002         	str	r0, [sp, #0x8]
700a9d70: 9801         	ldr	r0, [sp, #0x4]
700a9d72: 6900         	ldr	r0, [r0, #0x10]
700a9d74: f009 fecc    	bl	0x700b3b10 <UART_IsParityTypeValid> @ imm = #0x9d98
700a9d78: 4601         	mov	r1, r0
700a9d7a: 9802         	ldr	r0, [sp, #0x8]
700a9d7c: 4408         	add	r0, r1
700a9d7e: 9002         	str	r0, [sp, #0x8]
700a9d80: 9801         	ldr	r0, [sp, #0x4]
700a9d82: 69c0         	ldr	r0, [r0, #0x1c]
700a9d84: f009 fd84    	bl	0x700b3890 <UART_IsHWFlowCtrlValid> @ imm = #0x9b08
700a9d88: 4601         	mov	r1, r0
700a9d8a: 9802         	ldr	r0, [sp, #0x8]
700a9d8c: 4408         	add	r0, r1
700a9d8e: 9002         	str	r0, [sp, #0x8]
700a9d90: 9801         	ldr	r0, [sp, #0x4]
700a9d92: 6ac0         	ldr	r0, [r0, #0x2c]
700a9d94: f008 ff34    	bl	0x700b2c00 <UART_OperModeValid> @ imm = #0x8e68
700a9d98: 4601         	mov	r1, r0
700a9d9a: 9802         	ldr	r0, [sp, #0x8]
700a9d9c: 4408         	add	r0, r1
700a9d9e: 9002         	str	r0, [sp, #0x8]
700a9da0: 9801         	ldr	r0, [sp, #0x4]
700a9da2: 6b80         	ldr	r0, [r0, #0x38]
700a9da4: f009 fd94    	bl	0x700b38d0 <UART_IsRxTrigLvlValid> @ imm = #0x9b28
700a9da8: 4601         	mov	r1, r0
700a9daa: 9802         	ldr	r0, [sp, #0x8]
700a9dac: 4408         	add	r0, r1
700a9dae: 9002         	str	r0, [sp, #0x8]
700a9db0: 9801         	ldr	r0, [sp, #0x4]
700a9db2: 6bc0         	ldr	r0, [r0, #0x3c]
700a9db4: f009 fdac    	bl	0x700b3910 <UART_IsTxTrigLvlValid> @ imm = #0x9b58
700a9db8: 4601         	mov	r1, r0
700a9dba: 9802         	ldr	r0, [sp, #0x8]
700a9dbc: 4408         	add	r0, r1
700a9dbe: 9002         	str	r0, [sp, #0x8]
700a9dc0: 9802         	ldr	r0, [sp, #0x8]
700a9dc2: b938         	cbnz	r0, 0x700a9dd4 <UART_lld_init+0x114> @ imm = #0xe
700a9dc4: e7ff         	b	0x700a9dc6 <UART_lld_init+0x106> @ imm = #-0x2
700a9dc6: 9803         	ldr	r0, [sp, #0xc]
700a9dc8: f001 fdba    	bl	0x700ab940 <UART_configInstance> @ imm = #0x1b74
700a9dcc: 9903         	ldr	r1, [sp, #0xc]
700a9dce: 2001         	movs	r0, #0x1
700a9dd0: 6548         	str	r0, [r1, #0x54]
700a9dd2: e007         	b	0x700a9de4 <UART_lld_init+0x124> @ imm = #0xe
700a9dd4: 9803         	ldr	r0, [sp, #0xc]
700a9dd6: f008 fafb    	bl	0x700b23d0 <UART_lld_deInit> @ imm = #0x85f6
700a9dda: 4601         	mov	r1, r0
700a9ddc: 9802         	ldr	r0, [sp, #0x8]
700a9dde: 4408         	add	r0, r1
700a9de0: 9002         	str	r0, [sp, #0x8]
700a9de2: e7ff         	b	0x700a9de4 <UART_lld_init+0x124> @ imm = #-0x2
700a9de4: e7ff         	b	0x700a9de6 <UART_lld_init+0x126> @ imm = #-0x2
700a9de6: 9802         	ldr	r0, [sp, #0x8]
700a9de8: b004         	add	sp, #0x10
700a9dea: bd80         	pop	{r7, pc}
700a9dec: 0000         	movs	r0, r0
700a9dee: 0000         	movs	r0, r0

700a9df0 <UART_udmaInitTxCh>:
700a9df0: b580         	push	{r7, lr}
700a9df2: b0bc         	sub	sp, #0xf0
700a9df4: 903b         	str	r0, [sp, #0xec]
700a9df6: 913a         	str	r1, [sp, #0xe8]
700a9df8: 2009         	movs	r0, #0x9
700a9dfa: 9038         	str	r0, [sp, #0xe0]
700a9dfc: 9938         	ldr	r1, [sp, #0xe0]
700a9dfe: a81f         	add	r0, sp, #0x7c
700a9e00: f007 fb7e    	bl	0x700b1500 <UdmaChPrms_init> @ imm = #0x76fc
700a9e04: 983b         	ldr	r0, [sp, #0xec]
700a9e06: 6840         	ldr	r0, [r0, #0x4]
700a9e08: 6c40         	ldr	r0, [r0, #0x44]
700a9e0a: 9020         	str	r0, [sp, #0x80]
700a9e0c: 983a         	ldr	r0, [sp, #0xe8]
700a9e0e: 6a00         	ldr	r0, [r0, #0x20]
700a9e10: 9023         	str	r0, [sp, #0x8c]
700a9e12: 983a         	ldr	r0, [sp, #0xe8]
700a9e14: 6b00         	ldr	r0, [r0, #0x30]
700a9e16: 9024         	str	r0, [sp, #0x90]
700a9e18: 983a         	ldr	r0, [sp, #0xe8]
700a9e1a: 6b40         	ldr	r0, [r0, #0x34]
700a9e1c: 9026         	str	r0, [sp, #0x98]
700a9e1e: 983a         	ldr	r0, [sp, #0xe8]
700a9e20: 6bc0         	ldr	r0, [r0, #0x3c]
700a9e22: 2801         	cmp	r0, #0x1
700a9e24: d10a         	bne	0x700a9e3c <UART_udmaInitTxCh+0x4c> @ imm = #0x14
700a9e26: e7ff         	b	0x700a9e28 <UART_udmaInitTxCh+0x38> @ imm = #-0x2
700a9e28: 983a         	ldr	r0, [sp, #0xe8]
700a9e2a: 6a40         	ldr	r0, [r0, #0x24]
700a9e2c: 902a         	str	r0, [sp, #0xa8]
700a9e2e: 983a         	ldr	r0, [sp, #0xe8]
700a9e30: 6b00         	ldr	r0, [r0, #0x30]
700a9e32: 902b         	str	r0, [sp, #0xac]
700a9e34: 983a         	ldr	r0, [sp, #0xe8]
700a9e36: 6b40         	ldr	r0, [r0, #0x34]
700a9e38: 902d         	str	r0, [sp, #0xb4]
700a9e3a: e7ff         	b	0x700a9e3c <UART_udmaInitTxCh+0x4c> @ imm = #-0x2
700a9e3c: 983a         	ldr	r0, [sp, #0xe8]
700a9e3e: 6840         	ldr	r0, [r0, #0x4]
700a9e40: 9006         	str	r0, [sp, #0x18]
700a9e42: 983a         	ldr	r0, [sp, #0xe8]
700a9e44: 6800         	ldr	r0, [r0]
700a9e46: 9007         	str	r0, [sp, #0x1c]
700a9e48: 9807         	ldr	r0, [sp, #0x1c]
700a9e4a: 9906         	ldr	r1, [sp, #0x18]
700a9e4c: 9a38         	ldr	r2, [sp, #0xe0]
700a9e4e: ab1f         	add	r3, sp, #0x7c
700a9e50: f7fe f81e    	bl	0x700a7e90 <Udma_chOpen> @ imm = #-0x1fc4
700a9e54: 9039         	str	r0, [sp, #0xe4]
700a9e56: 9839         	ldr	r0, [sp, #0xe4]
700a9e58: fab0 f080    	clz	r0, r0
700a9e5c: 0940         	lsrs	r0, r0, #0x5
700a9e5e: f247 7180    	movw	r1, #0x7780
700a9e62: f2c7 010b    	movt	r1, #0x700b
700a9e66: 9103         	str	r1, [sp, #0xc]
700a9e68: 466a         	mov	r2, sp
700a9e6a: 6011         	str	r1, [r2]
700a9e6c: f247 31fd    	movw	r1, #0x73fd
700a9e70: f2c7 010b    	movt	r1, #0x700b
700a9e74: 9104         	str	r1, [sp, #0x10]
700a9e76: f247 72b8    	movw	r2, #0x77b8
700a9e7a: f2c7 020b    	movt	r2, #0x700b
700a9e7e: 9205         	str	r2, [sp, #0x14]
700a9e80: 2398         	movs	r3, #0x98
700a9e82: f006 fdc5    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x6b8a
700a9e86: 9938         	ldr	r1, [sp, #0xe0]
700a9e88: f10d 006a    	add.w	r0, sp, #0x6a
700a9e8c: 9001         	str	r0, [sp, #0x4]
700a9e8e: f004 f95f    	bl	0x700ae150 <UdmaChTxPrms_init> @ imm = #0x42be
700a9e92: 9901         	ldr	r1, [sp, #0x4]
700a9e94: 9806         	ldr	r0, [sp, #0x18]
700a9e96: f7fd f84b    	bl	0x700a6f30 <Udma_chConfigTx> @ imm = #-0x2f6a
700a9e9a: 9b03         	ldr	r3, [sp, #0xc]
700a9e9c: 9904         	ldr	r1, [sp, #0x10]
700a9e9e: 9a05         	ldr	r2, [sp, #0x14]
700a9ea0: 9039         	str	r0, [sp, #0xe4]
700a9ea2: 9839         	ldr	r0, [sp, #0xe4]
700a9ea4: fab0 f080    	clz	r0, r0
700a9ea8: 0940         	lsrs	r0, r0, #0x5
700a9eaa: 46ec         	mov	r12, sp
700a9eac: f8cc 3000    	str.w	r3, [r12]
700a9eb0: 239d         	movs	r3, #0x9d
700a9eb2: f006 fdad    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x6b5a
700a9eb6: 983a         	ldr	r0, [sp, #0xe8]
700a9eb8: 68c0         	ldr	r0, [r0, #0xc]
700a9eba: 9019         	str	r0, [sp, #0x64]
700a9ebc: a808         	add	r0, sp, #0x20
700a9ebe: 9002         	str	r0, [sp, #0x8]
700a9ec0: f007 fece    	bl	0x700b1c60 <UdmaEventPrms_init> @ imm = #0x7d9c
700a9ec4: 2001         	movs	r0, #0x1
700a9ec6: 9008         	str	r0, [sp, #0x20]
700a9ec8: 2002         	movs	r0, #0x2
700a9eca: 9009         	str	r0, [sp, #0x24]
700a9ecc: 9806         	ldr	r0, [sp, #0x18]
700a9ece: 900a         	str	r0, [sp, #0x28]
700a9ed0: 9807         	ldr	r0, [sp, #0x1c]
700a9ed2: f008 fe05    	bl	0x700b2ae0 <Udma_eventGetGlobalHandle> @ imm = #0x8c0a
700a9ed6: 9a02         	ldr	r2, [sp, #0x8]
700a9ed8: 900c         	str	r0, [sp, #0x30]
700a9eda: f64a 5031    	movw	r0, #0xad31
700a9ede: f2c7 000a    	movt	r0, #0x700a
700a9ee2: 900d         	str	r0, [sp, #0x34]
700a9ee4: 983b         	ldr	r0, [sp, #0xec]
700a9ee6: 900f         	str	r0, [sp, #0x3c]
700a9ee8: 9807         	ldr	r0, [sp, #0x1c]
700a9eea: 9919         	ldr	r1, [sp, #0x64]
700a9eec: f7fa fdf0    	bl	0x700a4ad0 <Udma_eventRegister> @ imm = #-0x5420
700a9ef0: 9b03         	ldr	r3, [sp, #0xc]
700a9ef2: 9904         	ldr	r1, [sp, #0x10]
700a9ef4: 9a05         	ldr	r2, [sp, #0x14]
700a9ef6: 9039         	str	r0, [sp, #0xe4]
700a9ef8: 9839         	ldr	r0, [sp, #0xe4]
700a9efa: fab0 f080    	clz	r0, r0
700a9efe: 0940         	lsrs	r0, r0, #0x5
700a9f00: 46ec         	mov	r12, sp
700a9f02: f8cc 3000    	str.w	r3, [r12]
700a9f06: 23a9         	movs	r3, #0xa9
700a9f08: f006 fd82    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x6b04
700a9f0c: 9839         	ldr	r0, [sp, #0xe4]
700a9f0e: b03c         	add	sp, #0xf0
700a9f10: bd80         	pop	{r7, pc}
		...
700a9f1e: 0000         	movs	r0, r0

700a9f20 <Udma_rmAllocBlkCopyCh>:
700a9f20: b580         	push	{r7, lr}
700a9f22: b088         	sub	sp, #0x20
700a9f24: 9007         	str	r0, [sp, #0x1c]
700a9f26: 9106         	str	r1, [sp, #0x18]
700a9f28: 2000         	movs	r0, #0x0
700a9f2a: f6cf 70ff    	movt	r0, #0xffff
700a9f2e: 9001         	str	r0, [sp, #0x4]
700a9f30: 9806         	ldr	r0, [sp, #0x18]
700a9f32: f500 70ea    	add.w	r0, r0, #0x1d4
700a9f36: 9000         	str	r0, [sp]
700a9f38: 9806         	ldr	r0, [sp, #0x18]
700a9f3a: f500 609f    	add.w	r0, r0, #0x4f8
700a9f3e: f04f 31ff    	mov.w	r1, #0xffffffff
700a9f42: f008 fa15    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x842a
700a9f46: 9807         	ldr	r0, [sp, #0x1c]
700a9f48: 2101         	movs	r1, #0x1
700a9f4a: f6cf 71ff    	movt	r1, #0xffff
700a9f4e: 4288         	cmp	r0, r1
700a9f50: d136         	bne	0x700a9fc0 <Udma_rmAllocBlkCopyCh+0xa0> @ imm = #0x6c
700a9f52: e7ff         	b	0x700a9f54 <Udma_rmAllocBlkCopyCh+0x34> @ imm = #-0x2
700a9f54: 2000         	movs	r0, #0x0
700a9f56: 9005         	str	r0, [sp, #0x14]
700a9f58: e7ff         	b	0x700a9f5a <Udma_rmAllocBlkCopyCh+0x3a> @ imm = #-0x2
700a9f5a: 9805         	ldr	r0, [sp, #0x14]
700a9f5c: 9900         	ldr	r1, [sp]
700a9f5e: 6949         	ldr	r1, [r1, #0x14]
700a9f60: 4288         	cmp	r0, r1
700a9f62: d22c         	bhs	0x700a9fbe <Udma_rmAllocBlkCopyCh+0x9e> @ imm = #0x58
700a9f64: e7ff         	b	0x700a9f66 <Udma_rmAllocBlkCopyCh+0x46> @ imm = #-0x2
700a9f66: 9805         	ldr	r0, [sp, #0x14]
700a9f68: 0940         	lsrs	r0, r0, #0x5
700a9f6a: 9004         	str	r0, [sp, #0x10]
700a9f6c: 9805         	ldr	r0, [sp, #0x14]
700a9f6e: 9904         	ldr	r1, [sp, #0x10]
700a9f70: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9f74: 9003         	str	r0, [sp, #0xc]
700a9f76: 9903         	ldr	r1, [sp, #0xc]
700a9f78: 2001         	movs	r0, #0x1
700a9f7a: 4088         	lsls	r0, r1
700a9f7c: 9002         	str	r0, [sp, #0x8]
700a9f7e: 9806         	ldr	r0, [sp, #0x18]
700a9f80: 9904         	ldr	r1, [sp, #0x10]
700a9f82: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9f86: f8d0 02c8    	ldr.w	r0, [r0, #0x2c8]
700a9f8a: 9902         	ldr	r1, [sp, #0x8]
700a9f8c: 4008         	ands	r0, r1
700a9f8e: 4288         	cmp	r0, r1
700a9f90: d110         	bne	0x700a9fb4 <Udma_rmAllocBlkCopyCh+0x94> @ imm = #0x20
700a9f92: e7ff         	b	0x700a9f94 <Udma_rmAllocBlkCopyCh+0x74> @ imm = #-0x2
700a9f94: 9a02         	ldr	r2, [sp, #0x8]
700a9f96: 9806         	ldr	r0, [sp, #0x18]
700a9f98: 9904         	ldr	r1, [sp, #0x10]
700a9f9a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a9f9e: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700a9fa2: 4390         	bics	r0, r2
700a9fa4: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700a9fa8: 9805         	ldr	r0, [sp, #0x14]
700a9faa: 9900         	ldr	r1, [sp]
700a9fac: 6909         	ldr	r1, [r1, #0x10]
700a9fae: 4408         	add	r0, r1
700a9fb0: 9001         	str	r0, [sp, #0x4]
700a9fb2: e004         	b	0x700a9fbe <Udma_rmAllocBlkCopyCh+0x9e> @ imm = #0x8
700a9fb4: e7ff         	b	0x700a9fb6 <Udma_rmAllocBlkCopyCh+0x96> @ imm = #-0x2
700a9fb6: 9805         	ldr	r0, [sp, #0x14]
700a9fb8: 3001         	adds	r0, #0x1
700a9fba: 9005         	str	r0, [sp, #0x14]
700a9fbc: e7cd         	b	0x700a9f5a <Udma_rmAllocBlkCopyCh+0x3a> @ imm = #-0x66
700a9fbe: e038         	b	0x700aa032 <Udma_rmAllocBlkCopyCh+0x112> @ imm = #0x70
700a9fc0: 9807         	ldr	r0, [sp, #0x1c]
700a9fc2: 9900         	ldr	r1, [sp]
700a9fc4: 6909         	ldr	r1, [r1, #0x10]
700a9fc6: 4288         	cmp	r0, r1
700a9fc8: d332         	blo	0x700aa030 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #0x64
700a9fca: e7ff         	b	0x700a9fcc <Udma_rmAllocBlkCopyCh+0xac> @ imm = #-0x2
700a9fcc: 9807         	ldr	r0, [sp, #0x1c]
700a9fce: 9a00         	ldr	r2, [sp]
700a9fd0: 6911         	ldr	r1, [r2, #0x10]
700a9fd2: 6952         	ldr	r2, [r2, #0x14]
700a9fd4: 4411         	add	r1, r2
700a9fd6: 4288         	cmp	r0, r1
700a9fd8: d22a         	bhs	0x700aa030 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #0x54
700a9fda: e7ff         	b	0x700a9fdc <Udma_rmAllocBlkCopyCh+0xbc> @ imm = #-0x2
700a9fdc: 9807         	ldr	r0, [sp, #0x1c]
700a9fde: 9900         	ldr	r1, [sp]
700a9fe0: 6909         	ldr	r1, [r1, #0x10]
700a9fe2: 1a40         	subs	r0, r0, r1
700a9fe4: 9005         	str	r0, [sp, #0x14]
700a9fe6: 9805         	ldr	r0, [sp, #0x14]
700a9fe8: 0940         	lsrs	r0, r0, #0x5
700a9fea: 9004         	str	r0, [sp, #0x10]
700a9fec: 9805         	ldr	r0, [sp, #0x14]
700a9fee: 9904         	ldr	r1, [sp, #0x10]
700a9ff0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9ff4: 9003         	str	r0, [sp, #0xc]
700a9ff6: 9903         	ldr	r1, [sp, #0xc]
700a9ff8: 2001         	movs	r0, #0x1
700a9ffa: 4088         	lsls	r0, r1
700a9ffc: 9002         	str	r0, [sp, #0x8]
700a9ffe: 9806         	ldr	r0, [sp, #0x18]
700aa000: 9904         	ldr	r1, [sp, #0x10]
700aa002: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa006: f8d0 02c8    	ldr.w	r0, [r0, #0x2c8]
700aa00a: 9902         	ldr	r1, [sp, #0x8]
700aa00c: 4008         	ands	r0, r1
700aa00e: 4288         	cmp	r0, r1
700aa010: d10d         	bne	0x700aa02e <Udma_rmAllocBlkCopyCh+0x10e> @ imm = #0x1a
700aa012: e7ff         	b	0x700aa014 <Udma_rmAllocBlkCopyCh+0xf4> @ imm = #-0x2
700aa014: 9a02         	ldr	r2, [sp, #0x8]
700aa016: 9806         	ldr	r0, [sp, #0x18]
700aa018: 9904         	ldr	r1, [sp, #0x10]
700aa01a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa01e: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700aa022: 4390         	bics	r0, r2
700aa024: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700aa028: 9807         	ldr	r0, [sp, #0x1c]
700aa02a: 9001         	str	r0, [sp, #0x4]
700aa02c: e7ff         	b	0x700aa02e <Udma_rmAllocBlkCopyCh+0x10e> @ imm = #-0x2
700aa02e: e7ff         	b	0x700aa030 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #-0x2
700aa030: e7ff         	b	0x700aa032 <Udma_rmAllocBlkCopyCh+0x112> @ imm = #-0x2
700aa032: 9806         	ldr	r0, [sp, #0x18]
700aa034: f500 609f    	add.w	r0, r0, #0x4f8
700aa038: f009 fa2a    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x9454
700aa03c: 9801         	ldr	r0, [sp, #0x4]
700aa03e: b008         	add	sp, #0x20
700aa040: bd80         	pop	{r7, pc}
		...
700aa04e: 0000         	movs	r0, r0

700aa050 <Udma_rmAllocBlkCopyHcCh>:
700aa050: b580         	push	{r7, lr}
700aa052: b088         	sub	sp, #0x20
700aa054: 9007         	str	r0, [sp, #0x1c]
700aa056: 9106         	str	r1, [sp, #0x18]
700aa058: 2000         	movs	r0, #0x0
700aa05a: f6cf 70ff    	movt	r0, #0xffff
700aa05e: 9001         	str	r0, [sp, #0x4]
700aa060: 9806         	ldr	r0, [sp, #0x18]
700aa062: f500 70ea    	add.w	r0, r0, #0x1d4
700aa066: 9000         	str	r0, [sp]
700aa068: 9806         	ldr	r0, [sp, #0x18]
700aa06a: f500 609f    	add.w	r0, r0, #0x4f8
700aa06e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa072: f008 f97d    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x82fa
700aa076: 9807         	ldr	r0, [sp, #0x1c]
700aa078: 2101         	movs	r1, #0x1
700aa07a: f6cf 71ff    	movt	r1, #0xffff
700aa07e: 4288         	cmp	r0, r1
700aa080: d136         	bne	0x700aa0f0 <Udma_rmAllocBlkCopyHcCh+0xa0> @ imm = #0x6c
700aa082: e7ff         	b	0x700aa084 <Udma_rmAllocBlkCopyHcCh+0x34> @ imm = #-0x2
700aa084: 2000         	movs	r0, #0x0
700aa086: 9005         	str	r0, [sp, #0x14]
700aa088: e7ff         	b	0x700aa08a <Udma_rmAllocBlkCopyHcCh+0x3a> @ imm = #-0x2
700aa08a: 9805         	ldr	r0, [sp, #0x14]
700aa08c: 9900         	ldr	r1, [sp]
700aa08e: 68c9         	ldr	r1, [r1, #0xc]
700aa090: 4288         	cmp	r0, r1
700aa092: d22c         	bhs	0x700aa0ee <Udma_rmAllocBlkCopyHcCh+0x9e> @ imm = #0x58
700aa094: e7ff         	b	0x700aa096 <Udma_rmAllocBlkCopyHcCh+0x46> @ imm = #-0x2
700aa096: 9805         	ldr	r0, [sp, #0x14]
700aa098: 0940         	lsrs	r0, r0, #0x5
700aa09a: 9004         	str	r0, [sp, #0x10]
700aa09c: 9805         	ldr	r0, [sp, #0x14]
700aa09e: 9904         	ldr	r1, [sp, #0x10]
700aa0a0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa0a4: 9003         	str	r0, [sp, #0xc]
700aa0a6: 9903         	ldr	r1, [sp, #0xc]
700aa0a8: 2001         	movs	r0, #0x1
700aa0aa: 4088         	lsls	r0, r1
700aa0ac: 9002         	str	r0, [sp, #0x8]
700aa0ae: 9806         	ldr	r0, [sp, #0x18]
700aa0b0: 9904         	ldr	r1, [sp, #0x10]
700aa0b2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa0b6: f8d0 02cc    	ldr.w	r0, [r0, #0x2cc]
700aa0ba: 9902         	ldr	r1, [sp, #0x8]
700aa0bc: 4008         	ands	r0, r1
700aa0be: 4288         	cmp	r0, r1
700aa0c0: d110         	bne	0x700aa0e4 <Udma_rmAllocBlkCopyHcCh+0x94> @ imm = #0x20
700aa0c2: e7ff         	b	0x700aa0c4 <Udma_rmAllocBlkCopyHcCh+0x74> @ imm = #-0x2
700aa0c4: 9a02         	ldr	r2, [sp, #0x8]
700aa0c6: 9806         	ldr	r0, [sp, #0x18]
700aa0c8: 9904         	ldr	r1, [sp, #0x10]
700aa0ca: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa0ce: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700aa0d2: 4390         	bics	r0, r2
700aa0d4: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700aa0d8: 9805         	ldr	r0, [sp, #0x14]
700aa0da: 9900         	ldr	r1, [sp]
700aa0dc: 6889         	ldr	r1, [r1, #0x8]
700aa0de: 4408         	add	r0, r1
700aa0e0: 9001         	str	r0, [sp, #0x4]
700aa0e2: e004         	b	0x700aa0ee <Udma_rmAllocBlkCopyHcCh+0x9e> @ imm = #0x8
700aa0e4: e7ff         	b	0x700aa0e6 <Udma_rmAllocBlkCopyHcCh+0x96> @ imm = #-0x2
700aa0e6: 9805         	ldr	r0, [sp, #0x14]
700aa0e8: 3001         	adds	r0, #0x1
700aa0ea: 9005         	str	r0, [sp, #0x14]
700aa0ec: e7cd         	b	0x700aa08a <Udma_rmAllocBlkCopyHcCh+0x3a> @ imm = #-0x66
700aa0ee: e038         	b	0x700aa162 <Udma_rmAllocBlkCopyHcCh+0x112> @ imm = #0x70
700aa0f0: 9807         	ldr	r0, [sp, #0x1c]
700aa0f2: 9900         	ldr	r1, [sp]
700aa0f4: 6889         	ldr	r1, [r1, #0x8]
700aa0f6: 4288         	cmp	r0, r1
700aa0f8: d332         	blo	0x700aa160 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #0x64
700aa0fa: e7ff         	b	0x700aa0fc <Udma_rmAllocBlkCopyHcCh+0xac> @ imm = #-0x2
700aa0fc: 9807         	ldr	r0, [sp, #0x1c]
700aa0fe: 9a00         	ldr	r2, [sp]
700aa100: 6891         	ldr	r1, [r2, #0x8]
700aa102: 68d2         	ldr	r2, [r2, #0xc]
700aa104: 4411         	add	r1, r2
700aa106: 4288         	cmp	r0, r1
700aa108: d22a         	bhs	0x700aa160 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #0x54
700aa10a: e7ff         	b	0x700aa10c <Udma_rmAllocBlkCopyHcCh+0xbc> @ imm = #-0x2
700aa10c: 9807         	ldr	r0, [sp, #0x1c]
700aa10e: 9900         	ldr	r1, [sp]
700aa110: 6889         	ldr	r1, [r1, #0x8]
700aa112: 1a40         	subs	r0, r0, r1
700aa114: 9005         	str	r0, [sp, #0x14]
700aa116: 9805         	ldr	r0, [sp, #0x14]
700aa118: 0940         	lsrs	r0, r0, #0x5
700aa11a: 9004         	str	r0, [sp, #0x10]
700aa11c: 9805         	ldr	r0, [sp, #0x14]
700aa11e: 9904         	ldr	r1, [sp, #0x10]
700aa120: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa124: 9003         	str	r0, [sp, #0xc]
700aa126: 9903         	ldr	r1, [sp, #0xc]
700aa128: 2001         	movs	r0, #0x1
700aa12a: 4088         	lsls	r0, r1
700aa12c: 9002         	str	r0, [sp, #0x8]
700aa12e: 9806         	ldr	r0, [sp, #0x18]
700aa130: 9904         	ldr	r1, [sp, #0x10]
700aa132: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa136: f8d0 02cc    	ldr.w	r0, [r0, #0x2cc]
700aa13a: 9902         	ldr	r1, [sp, #0x8]
700aa13c: 4008         	ands	r0, r1
700aa13e: 4288         	cmp	r0, r1
700aa140: d10d         	bne	0x700aa15e <Udma_rmAllocBlkCopyHcCh+0x10e> @ imm = #0x1a
700aa142: e7ff         	b	0x700aa144 <Udma_rmAllocBlkCopyHcCh+0xf4> @ imm = #-0x2
700aa144: 9a02         	ldr	r2, [sp, #0x8]
700aa146: 9806         	ldr	r0, [sp, #0x18]
700aa148: 9904         	ldr	r1, [sp, #0x10]
700aa14a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa14e: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700aa152: 4390         	bics	r0, r2
700aa154: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700aa158: 9807         	ldr	r0, [sp, #0x1c]
700aa15a: 9001         	str	r0, [sp, #0x4]
700aa15c: e7ff         	b	0x700aa15e <Udma_rmAllocBlkCopyHcCh+0x10e> @ imm = #-0x2
700aa15e: e7ff         	b	0x700aa160 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #-0x2
700aa160: e7ff         	b	0x700aa162 <Udma_rmAllocBlkCopyHcCh+0x112> @ imm = #-0x2
700aa162: 9806         	ldr	r0, [sp, #0x18]
700aa164: f500 609f    	add.w	r0, r0, #0x4f8
700aa168: f009 f992    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x9324
700aa16c: 9801         	ldr	r0, [sp, #0x4]
700aa16e: b008         	add	sp, #0x20
700aa170: bd80         	pop	{r7, pc}
		...
700aa17e: 0000         	movs	r0, r0

700aa180 <Udma_rmAllocBlkCopyUhcCh>:
700aa180: b580         	push	{r7, lr}
700aa182: b088         	sub	sp, #0x20
700aa184: 9007         	str	r0, [sp, #0x1c]
700aa186: 9106         	str	r1, [sp, #0x18]
700aa188: 2000         	movs	r0, #0x0
700aa18a: f6cf 70ff    	movt	r0, #0xffff
700aa18e: 9001         	str	r0, [sp, #0x4]
700aa190: 9806         	ldr	r0, [sp, #0x18]
700aa192: f500 70ea    	add.w	r0, r0, #0x1d4
700aa196: 9000         	str	r0, [sp]
700aa198: 9806         	ldr	r0, [sp, #0x18]
700aa19a: f500 609f    	add.w	r0, r0, #0x4f8
700aa19e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa1a2: f008 f8e5    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x81ca
700aa1a6: 9807         	ldr	r0, [sp, #0x1c]
700aa1a8: 2101         	movs	r1, #0x1
700aa1aa: f6cf 71ff    	movt	r1, #0xffff
700aa1ae: 4288         	cmp	r0, r1
700aa1b0: d136         	bne	0x700aa220 <Udma_rmAllocBlkCopyUhcCh+0xa0> @ imm = #0x6c
700aa1b2: e7ff         	b	0x700aa1b4 <Udma_rmAllocBlkCopyUhcCh+0x34> @ imm = #-0x2
700aa1b4: 2000         	movs	r0, #0x0
700aa1b6: 9005         	str	r0, [sp, #0x14]
700aa1b8: e7ff         	b	0x700aa1ba <Udma_rmAllocBlkCopyUhcCh+0x3a> @ imm = #-0x2
700aa1ba: 9805         	ldr	r0, [sp, #0x14]
700aa1bc: 9900         	ldr	r1, [sp]
700aa1be: 6849         	ldr	r1, [r1, #0x4]
700aa1c0: 4288         	cmp	r0, r1
700aa1c2: d22c         	bhs	0x700aa21e <Udma_rmAllocBlkCopyUhcCh+0x9e> @ imm = #0x58
700aa1c4: e7ff         	b	0x700aa1c6 <Udma_rmAllocBlkCopyUhcCh+0x46> @ imm = #-0x2
700aa1c6: 9805         	ldr	r0, [sp, #0x14]
700aa1c8: 0940         	lsrs	r0, r0, #0x5
700aa1ca: 9004         	str	r0, [sp, #0x10]
700aa1cc: 9805         	ldr	r0, [sp, #0x14]
700aa1ce: 9904         	ldr	r1, [sp, #0x10]
700aa1d0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa1d4: 9003         	str	r0, [sp, #0xc]
700aa1d6: 9903         	ldr	r1, [sp, #0xc]
700aa1d8: 2001         	movs	r0, #0x1
700aa1da: 4088         	lsls	r0, r1
700aa1dc: 9002         	str	r0, [sp, #0x8]
700aa1de: 9806         	ldr	r0, [sp, #0x18]
700aa1e0: 9904         	ldr	r1, [sp, #0x10]
700aa1e2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa1e6: f8d0 02d0    	ldr.w	r0, [r0, #0x2d0]
700aa1ea: 9902         	ldr	r1, [sp, #0x8]
700aa1ec: 4008         	ands	r0, r1
700aa1ee: 4288         	cmp	r0, r1
700aa1f0: d110         	bne	0x700aa214 <Udma_rmAllocBlkCopyUhcCh+0x94> @ imm = #0x20
700aa1f2: e7ff         	b	0x700aa1f4 <Udma_rmAllocBlkCopyUhcCh+0x74> @ imm = #-0x2
700aa1f4: 9a02         	ldr	r2, [sp, #0x8]
700aa1f6: 9806         	ldr	r0, [sp, #0x18]
700aa1f8: 9904         	ldr	r1, [sp, #0x10]
700aa1fa: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa1fe: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700aa202: 4390         	bics	r0, r2
700aa204: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700aa208: 9805         	ldr	r0, [sp, #0x14]
700aa20a: 9900         	ldr	r1, [sp]
700aa20c: 6809         	ldr	r1, [r1]
700aa20e: 4408         	add	r0, r1
700aa210: 9001         	str	r0, [sp, #0x4]
700aa212: e004         	b	0x700aa21e <Udma_rmAllocBlkCopyUhcCh+0x9e> @ imm = #0x8
700aa214: e7ff         	b	0x700aa216 <Udma_rmAllocBlkCopyUhcCh+0x96> @ imm = #-0x2
700aa216: 9805         	ldr	r0, [sp, #0x14]
700aa218: 3001         	adds	r0, #0x1
700aa21a: 9005         	str	r0, [sp, #0x14]
700aa21c: e7cd         	b	0x700aa1ba <Udma_rmAllocBlkCopyUhcCh+0x3a> @ imm = #-0x66
700aa21e: e038         	b	0x700aa292 <Udma_rmAllocBlkCopyUhcCh+0x112> @ imm = #0x70
700aa220: 9807         	ldr	r0, [sp, #0x1c]
700aa222: 9900         	ldr	r1, [sp]
700aa224: 6809         	ldr	r1, [r1]
700aa226: 4288         	cmp	r0, r1
700aa228: d332         	blo	0x700aa290 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #0x64
700aa22a: e7ff         	b	0x700aa22c <Udma_rmAllocBlkCopyUhcCh+0xac> @ imm = #-0x2
700aa22c: 9807         	ldr	r0, [sp, #0x1c]
700aa22e: 9a00         	ldr	r2, [sp]
700aa230: 6811         	ldr	r1, [r2]
700aa232: 6852         	ldr	r2, [r2, #0x4]
700aa234: 4411         	add	r1, r2
700aa236: 4288         	cmp	r0, r1
700aa238: d22a         	bhs	0x700aa290 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #0x54
700aa23a: e7ff         	b	0x700aa23c <Udma_rmAllocBlkCopyUhcCh+0xbc> @ imm = #-0x2
700aa23c: 9807         	ldr	r0, [sp, #0x1c]
700aa23e: 9900         	ldr	r1, [sp]
700aa240: 6809         	ldr	r1, [r1]
700aa242: 1a40         	subs	r0, r0, r1
700aa244: 9005         	str	r0, [sp, #0x14]
700aa246: 9805         	ldr	r0, [sp, #0x14]
700aa248: 0940         	lsrs	r0, r0, #0x5
700aa24a: 9004         	str	r0, [sp, #0x10]
700aa24c: 9805         	ldr	r0, [sp, #0x14]
700aa24e: 9904         	ldr	r1, [sp, #0x10]
700aa250: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa254: 9003         	str	r0, [sp, #0xc]
700aa256: 9903         	ldr	r1, [sp, #0xc]
700aa258: 2001         	movs	r0, #0x1
700aa25a: 4088         	lsls	r0, r1
700aa25c: 9002         	str	r0, [sp, #0x8]
700aa25e: 9806         	ldr	r0, [sp, #0x18]
700aa260: 9904         	ldr	r1, [sp, #0x10]
700aa262: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa266: f8d0 02d0    	ldr.w	r0, [r0, #0x2d0]
700aa26a: 9902         	ldr	r1, [sp, #0x8]
700aa26c: 4008         	ands	r0, r1
700aa26e: 4288         	cmp	r0, r1
700aa270: d10d         	bne	0x700aa28e <Udma_rmAllocBlkCopyUhcCh+0x10e> @ imm = #0x1a
700aa272: e7ff         	b	0x700aa274 <Udma_rmAllocBlkCopyUhcCh+0xf4> @ imm = #-0x2
700aa274: 9a02         	ldr	r2, [sp, #0x8]
700aa276: 9806         	ldr	r0, [sp, #0x18]
700aa278: 9904         	ldr	r1, [sp, #0x10]
700aa27a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa27e: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700aa282: 4390         	bics	r0, r2
700aa284: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700aa288: 9807         	ldr	r0, [sp, #0x1c]
700aa28a: 9001         	str	r0, [sp, #0x4]
700aa28c: e7ff         	b	0x700aa28e <Udma_rmAllocBlkCopyUhcCh+0x10e> @ imm = #-0x2
700aa28e: e7ff         	b	0x700aa290 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #-0x2
700aa290: e7ff         	b	0x700aa292 <Udma_rmAllocBlkCopyUhcCh+0x112> @ imm = #-0x2
700aa292: 9806         	ldr	r0, [sp, #0x18]
700aa294: f500 609f    	add.w	r0, r0, #0x4f8
700aa298: f009 f8fa    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x91f4
700aa29c: 9801         	ldr	r0, [sp, #0x4]
700aa29e: b008         	add	sp, #0x20
700aa2a0: bd80         	pop	{r7, pc}
		...
700aa2ae: 0000         	movs	r0, r0

700aa2b0 <Udma_rmAllocRxCh>:
700aa2b0: b580         	push	{r7, lr}
700aa2b2: b088         	sub	sp, #0x20
700aa2b4: 9007         	str	r0, [sp, #0x1c]
700aa2b6: 9106         	str	r1, [sp, #0x18]
700aa2b8: 2000         	movs	r0, #0x0
700aa2ba: f6cf 70ff    	movt	r0, #0xffff
700aa2be: 9001         	str	r0, [sp, #0x4]
700aa2c0: 9806         	ldr	r0, [sp, #0x18]
700aa2c2: f500 70ea    	add.w	r0, r0, #0x1d4
700aa2c6: 9000         	str	r0, [sp]
700aa2c8: 9806         	ldr	r0, [sp, #0x18]
700aa2ca: f500 609f    	add.w	r0, r0, #0x4f8
700aa2ce: f04f 31ff    	mov.w	r1, #0xffffffff
700aa2d2: f008 f84d    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x809a
700aa2d6: 9807         	ldr	r0, [sp, #0x1c]
700aa2d8: 2101         	movs	r1, #0x1
700aa2da: f6cf 71ff    	movt	r1, #0xffff
700aa2de: 4288         	cmp	r0, r1
700aa2e0: d136         	bne	0x700aa350 <Udma_rmAllocRxCh+0xa0> @ imm = #0x6c
700aa2e2: e7ff         	b	0x700aa2e4 <Udma_rmAllocRxCh+0x34> @ imm = #-0x2
700aa2e4: 2000         	movs	r0, #0x0
700aa2e6: 9005         	str	r0, [sp, #0x14]
700aa2e8: e7ff         	b	0x700aa2ea <Udma_rmAllocRxCh+0x3a> @ imm = #-0x2
700aa2ea: 9805         	ldr	r0, [sp, #0x14]
700aa2ec: 9900         	ldr	r1, [sp]
700aa2ee: 6c49         	ldr	r1, [r1, #0x44]
700aa2f0: 4288         	cmp	r0, r1
700aa2f2: d22c         	bhs	0x700aa34e <Udma_rmAllocRxCh+0x9e> @ imm = #0x58
700aa2f4: e7ff         	b	0x700aa2f6 <Udma_rmAllocRxCh+0x46> @ imm = #-0x2
700aa2f6: 9805         	ldr	r0, [sp, #0x14]
700aa2f8: 0940         	lsrs	r0, r0, #0x5
700aa2fa: 9004         	str	r0, [sp, #0x10]
700aa2fc: 9805         	ldr	r0, [sp, #0x14]
700aa2fe: 9904         	ldr	r1, [sp, #0x10]
700aa300: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa304: 9003         	str	r0, [sp, #0xc]
700aa306: 9903         	ldr	r1, [sp, #0xc]
700aa308: 2001         	movs	r0, #0x1
700aa30a: 4088         	lsls	r0, r1
700aa30c: 9002         	str	r0, [sp, #0x8]
700aa30e: 9806         	ldr	r0, [sp, #0x18]
700aa310: 9904         	ldr	r1, [sp, #0x10]
700aa312: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa316: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700aa31a: 9902         	ldr	r1, [sp, #0x8]
700aa31c: 4008         	ands	r0, r1
700aa31e: 4288         	cmp	r0, r1
700aa320: d110         	bne	0x700aa344 <Udma_rmAllocRxCh+0x94> @ imm = #0x20
700aa322: e7ff         	b	0x700aa324 <Udma_rmAllocRxCh+0x74> @ imm = #-0x2
700aa324: 9a02         	ldr	r2, [sp, #0x8]
700aa326: 9806         	ldr	r0, [sp, #0x18]
700aa328: 9904         	ldr	r1, [sp, #0x10]
700aa32a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa32e: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700aa332: 4390         	bics	r0, r2
700aa334: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700aa338: 9805         	ldr	r0, [sp, #0x14]
700aa33a: 9900         	ldr	r1, [sp]
700aa33c: 6c09         	ldr	r1, [r1, #0x40]
700aa33e: 4408         	add	r0, r1
700aa340: 9001         	str	r0, [sp, #0x4]
700aa342: e004         	b	0x700aa34e <Udma_rmAllocRxCh+0x9e> @ imm = #0x8
700aa344: e7ff         	b	0x700aa346 <Udma_rmAllocRxCh+0x96> @ imm = #-0x2
700aa346: 9805         	ldr	r0, [sp, #0x14]
700aa348: 3001         	adds	r0, #0x1
700aa34a: 9005         	str	r0, [sp, #0x14]
700aa34c: e7cd         	b	0x700aa2ea <Udma_rmAllocRxCh+0x3a> @ imm = #-0x66
700aa34e: e038         	b	0x700aa3c2 <Udma_rmAllocRxCh+0x112> @ imm = #0x70
700aa350: 9807         	ldr	r0, [sp, #0x1c]
700aa352: 9900         	ldr	r1, [sp]
700aa354: 6c09         	ldr	r1, [r1, #0x40]
700aa356: 4288         	cmp	r0, r1
700aa358: d332         	blo	0x700aa3c0 <Udma_rmAllocRxCh+0x110> @ imm = #0x64
700aa35a: e7ff         	b	0x700aa35c <Udma_rmAllocRxCh+0xac> @ imm = #-0x2
700aa35c: 9807         	ldr	r0, [sp, #0x1c]
700aa35e: 9a00         	ldr	r2, [sp]
700aa360: 6c11         	ldr	r1, [r2, #0x40]
700aa362: 6c52         	ldr	r2, [r2, #0x44]
700aa364: 4411         	add	r1, r2
700aa366: 4288         	cmp	r0, r1
700aa368: d22a         	bhs	0x700aa3c0 <Udma_rmAllocRxCh+0x110> @ imm = #0x54
700aa36a: e7ff         	b	0x700aa36c <Udma_rmAllocRxCh+0xbc> @ imm = #-0x2
700aa36c: 9807         	ldr	r0, [sp, #0x1c]
700aa36e: 9900         	ldr	r1, [sp]
700aa370: 6c09         	ldr	r1, [r1, #0x40]
700aa372: 1a40         	subs	r0, r0, r1
700aa374: 9005         	str	r0, [sp, #0x14]
700aa376: 9805         	ldr	r0, [sp, #0x14]
700aa378: 0940         	lsrs	r0, r0, #0x5
700aa37a: 9004         	str	r0, [sp, #0x10]
700aa37c: 9805         	ldr	r0, [sp, #0x14]
700aa37e: 9904         	ldr	r1, [sp, #0x10]
700aa380: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa384: 9003         	str	r0, [sp, #0xc]
700aa386: 9903         	ldr	r1, [sp, #0xc]
700aa388: 2001         	movs	r0, #0x1
700aa38a: 4088         	lsls	r0, r1
700aa38c: 9002         	str	r0, [sp, #0x8]
700aa38e: 9806         	ldr	r0, [sp, #0x18]
700aa390: 9904         	ldr	r1, [sp, #0x10]
700aa392: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa396: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700aa39a: 9902         	ldr	r1, [sp, #0x8]
700aa39c: 4008         	ands	r0, r1
700aa39e: 4288         	cmp	r0, r1
700aa3a0: d10d         	bne	0x700aa3be <Udma_rmAllocRxCh+0x10e> @ imm = #0x1a
700aa3a2: e7ff         	b	0x700aa3a4 <Udma_rmAllocRxCh+0xf4> @ imm = #-0x2
700aa3a4: 9a02         	ldr	r2, [sp, #0x8]
700aa3a6: 9806         	ldr	r0, [sp, #0x18]
700aa3a8: 9904         	ldr	r1, [sp, #0x10]
700aa3aa: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa3ae: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700aa3b2: 4390         	bics	r0, r2
700aa3b4: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700aa3b8: 9807         	ldr	r0, [sp, #0x1c]
700aa3ba: 9001         	str	r0, [sp, #0x4]
700aa3bc: e7ff         	b	0x700aa3be <Udma_rmAllocRxCh+0x10e> @ imm = #-0x2
700aa3be: e7ff         	b	0x700aa3c0 <Udma_rmAllocRxCh+0x110> @ imm = #-0x2
700aa3c0: e7ff         	b	0x700aa3c2 <Udma_rmAllocRxCh+0x112> @ imm = #-0x2
700aa3c2: 9806         	ldr	r0, [sp, #0x18]
700aa3c4: f500 609f    	add.w	r0, r0, #0x4f8
700aa3c8: f009 f862    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x90c4
700aa3cc: 9801         	ldr	r0, [sp, #0x4]
700aa3ce: b008         	add	sp, #0x20
700aa3d0: bd80         	pop	{r7, pc}
		...
700aa3de: 0000         	movs	r0, r0

700aa3e0 <Udma_rmAllocRxHcCh>:
700aa3e0: b580         	push	{r7, lr}
700aa3e2: b088         	sub	sp, #0x20
700aa3e4: 9007         	str	r0, [sp, #0x1c]
700aa3e6: 9106         	str	r1, [sp, #0x18]
700aa3e8: 2000         	movs	r0, #0x0
700aa3ea: f6cf 70ff    	movt	r0, #0xffff
700aa3ee: 9001         	str	r0, [sp, #0x4]
700aa3f0: 9806         	ldr	r0, [sp, #0x18]
700aa3f2: f500 70ea    	add.w	r0, r0, #0x1d4
700aa3f6: 9000         	str	r0, [sp]
700aa3f8: 9806         	ldr	r0, [sp, #0x18]
700aa3fa: f500 609f    	add.w	r0, r0, #0x4f8
700aa3fe: f04f 31ff    	mov.w	r1, #0xffffffff
700aa402: f007 ffb5    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x7f6a
700aa406: 9807         	ldr	r0, [sp, #0x1c]
700aa408: 2101         	movs	r1, #0x1
700aa40a: f6cf 71ff    	movt	r1, #0xffff
700aa40e: 4288         	cmp	r0, r1
700aa410: d136         	bne	0x700aa480 <Udma_rmAllocRxHcCh+0xa0> @ imm = #0x6c
700aa412: e7ff         	b	0x700aa414 <Udma_rmAllocRxHcCh+0x34> @ imm = #-0x2
700aa414: 2000         	movs	r0, #0x0
700aa416: 9005         	str	r0, [sp, #0x14]
700aa418: e7ff         	b	0x700aa41a <Udma_rmAllocRxHcCh+0x3a> @ imm = #-0x2
700aa41a: 9805         	ldr	r0, [sp, #0x14]
700aa41c: 9900         	ldr	r1, [sp]
700aa41e: 6bc9         	ldr	r1, [r1, #0x3c]
700aa420: 4288         	cmp	r0, r1
700aa422: d22c         	bhs	0x700aa47e <Udma_rmAllocRxHcCh+0x9e> @ imm = #0x58
700aa424: e7ff         	b	0x700aa426 <Udma_rmAllocRxHcCh+0x46> @ imm = #-0x2
700aa426: 9805         	ldr	r0, [sp, #0x14]
700aa428: 0940         	lsrs	r0, r0, #0x5
700aa42a: 9004         	str	r0, [sp, #0x10]
700aa42c: 9805         	ldr	r0, [sp, #0x14]
700aa42e: 9904         	ldr	r1, [sp, #0x10]
700aa430: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa434: 9003         	str	r0, [sp, #0xc]
700aa436: 9903         	ldr	r1, [sp, #0xc]
700aa438: 2001         	movs	r0, #0x1
700aa43a: 4088         	lsls	r0, r1
700aa43c: 9002         	str	r0, [sp, #0x8]
700aa43e: 9806         	ldr	r0, [sp, #0x18]
700aa440: 9904         	ldr	r1, [sp, #0x10]
700aa442: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa446: f8d0 031c    	ldr.w	r0, [r0, #0x31c]
700aa44a: 9902         	ldr	r1, [sp, #0x8]
700aa44c: 4008         	ands	r0, r1
700aa44e: 4288         	cmp	r0, r1
700aa450: d110         	bne	0x700aa474 <Udma_rmAllocRxHcCh+0x94> @ imm = #0x20
700aa452: e7ff         	b	0x700aa454 <Udma_rmAllocRxHcCh+0x74> @ imm = #-0x2
700aa454: 9a02         	ldr	r2, [sp, #0x8]
700aa456: 9806         	ldr	r0, [sp, #0x18]
700aa458: 9904         	ldr	r1, [sp, #0x10]
700aa45a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa45e: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700aa462: 4390         	bics	r0, r2
700aa464: f8c1 031c    	str.w	r0, [r1, #0x31c]
700aa468: 9805         	ldr	r0, [sp, #0x14]
700aa46a: 9900         	ldr	r1, [sp]
700aa46c: 6b89         	ldr	r1, [r1, #0x38]
700aa46e: 4408         	add	r0, r1
700aa470: 9001         	str	r0, [sp, #0x4]
700aa472: e004         	b	0x700aa47e <Udma_rmAllocRxHcCh+0x9e> @ imm = #0x8
700aa474: e7ff         	b	0x700aa476 <Udma_rmAllocRxHcCh+0x96> @ imm = #-0x2
700aa476: 9805         	ldr	r0, [sp, #0x14]
700aa478: 3001         	adds	r0, #0x1
700aa47a: 9005         	str	r0, [sp, #0x14]
700aa47c: e7cd         	b	0x700aa41a <Udma_rmAllocRxHcCh+0x3a> @ imm = #-0x66
700aa47e: e038         	b	0x700aa4f2 <Udma_rmAllocRxHcCh+0x112> @ imm = #0x70
700aa480: 9807         	ldr	r0, [sp, #0x1c]
700aa482: 9900         	ldr	r1, [sp]
700aa484: 6b89         	ldr	r1, [r1, #0x38]
700aa486: 4288         	cmp	r0, r1
700aa488: d332         	blo	0x700aa4f0 <Udma_rmAllocRxHcCh+0x110> @ imm = #0x64
700aa48a: e7ff         	b	0x700aa48c <Udma_rmAllocRxHcCh+0xac> @ imm = #-0x2
700aa48c: 9807         	ldr	r0, [sp, #0x1c]
700aa48e: 9a00         	ldr	r2, [sp]
700aa490: 6b91         	ldr	r1, [r2, #0x38]
700aa492: 6bd2         	ldr	r2, [r2, #0x3c]
700aa494: 4411         	add	r1, r2
700aa496: 4288         	cmp	r0, r1
700aa498: d22a         	bhs	0x700aa4f0 <Udma_rmAllocRxHcCh+0x110> @ imm = #0x54
700aa49a: e7ff         	b	0x700aa49c <Udma_rmAllocRxHcCh+0xbc> @ imm = #-0x2
700aa49c: 9807         	ldr	r0, [sp, #0x1c]
700aa49e: 9900         	ldr	r1, [sp]
700aa4a0: 6b89         	ldr	r1, [r1, #0x38]
700aa4a2: 1a40         	subs	r0, r0, r1
700aa4a4: 9005         	str	r0, [sp, #0x14]
700aa4a6: 9805         	ldr	r0, [sp, #0x14]
700aa4a8: 0940         	lsrs	r0, r0, #0x5
700aa4aa: 9004         	str	r0, [sp, #0x10]
700aa4ac: 9805         	ldr	r0, [sp, #0x14]
700aa4ae: 9904         	ldr	r1, [sp, #0x10]
700aa4b0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa4b4: 9003         	str	r0, [sp, #0xc]
700aa4b6: 9903         	ldr	r1, [sp, #0xc]
700aa4b8: 2001         	movs	r0, #0x1
700aa4ba: 4088         	lsls	r0, r1
700aa4bc: 9002         	str	r0, [sp, #0x8]
700aa4be: 9806         	ldr	r0, [sp, #0x18]
700aa4c0: 9904         	ldr	r1, [sp, #0x10]
700aa4c2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa4c6: f8d0 031c    	ldr.w	r0, [r0, #0x31c]
700aa4ca: 9902         	ldr	r1, [sp, #0x8]
700aa4cc: 4008         	ands	r0, r1
700aa4ce: 4288         	cmp	r0, r1
700aa4d0: d10d         	bne	0x700aa4ee <Udma_rmAllocRxHcCh+0x10e> @ imm = #0x1a
700aa4d2: e7ff         	b	0x700aa4d4 <Udma_rmAllocRxHcCh+0xf4> @ imm = #-0x2
700aa4d4: 9a02         	ldr	r2, [sp, #0x8]
700aa4d6: 9806         	ldr	r0, [sp, #0x18]
700aa4d8: 9904         	ldr	r1, [sp, #0x10]
700aa4da: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa4de: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700aa4e2: 4390         	bics	r0, r2
700aa4e4: f8c1 031c    	str.w	r0, [r1, #0x31c]
700aa4e8: 9807         	ldr	r0, [sp, #0x1c]
700aa4ea: 9001         	str	r0, [sp, #0x4]
700aa4ec: e7ff         	b	0x700aa4ee <Udma_rmAllocRxHcCh+0x10e> @ imm = #-0x2
700aa4ee: e7ff         	b	0x700aa4f0 <Udma_rmAllocRxHcCh+0x110> @ imm = #-0x2
700aa4f0: e7ff         	b	0x700aa4f2 <Udma_rmAllocRxHcCh+0x112> @ imm = #-0x2
700aa4f2: 9806         	ldr	r0, [sp, #0x18]
700aa4f4: f500 609f    	add.w	r0, r0, #0x4f8
700aa4f8: f008 ffca    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x8f94
700aa4fc: 9801         	ldr	r0, [sp, #0x4]
700aa4fe: b008         	add	sp, #0x20
700aa500: bd80         	pop	{r7, pc}
		...
700aa50e: 0000         	movs	r0, r0

700aa510 <Udma_rmAllocRxUhcCh>:
700aa510: b580         	push	{r7, lr}
700aa512: b088         	sub	sp, #0x20
700aa514: 9007         	str	r0, [sp, #0x1c]
700aa516: 9106         	str	r1, [sp, #0x18]
700aa518: 2000         	movs	r0, #0x0
700aa51a: f6cf 70ff    	movt	r0, #0xffff
700aa51e: 9001         	str	r0, [sp, #0x4]
700aa520: 9806         	ldr	r0, [sp, #0x18]
700aa522: f500 70ea    	add.w	r0, r0, #0x1d4
700aa526: 9000         	str	r0, [sp]
700aa528: 9806         	ldr	r0, [sp, #0x18]
700aa52a: f500 609f    	add.w	r0, r0, #0x4f8
700aa52e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa532: f007 ff1d    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x7e3a
700aa536: 9807         	ldr	r0, [sp, #0x1c]
700aa538: 2101         	movs	r1, #0x1
700aa53a: f6cf 71ff    	movt	r1, #0xffff
700aa53e: 4288         	cmp	r0, r1
700aa540: d136         	bne	0x700aa5b0 <Udma_rmAllocRxUhcCh+0xa0> @ imm = #0x6c
700aa542: e7ff         	b	0x700aa544 <Udma_rmAllocRxUhcCh+0x34> @ imm = #-0x2
700aa544: 2000         	movs	r0, #0x0
700aa546: 9005         	str	r0, [sp, #0x14]
700aa548: e7ff         	b	0x700aa54a <Udma_rmAllocRxUhcCh+0x3a> @ imm = #-0x2
700aa54a: 9805         	ldr	r0, [sp, #0x14]
700aa54c: 9900         	ldr	r1, [sp]
700aa54e: 6b49         	ldr	r1, [r1, #0x34]
700aa550: 4288         	cmp	r0, r1
700aa552: d22c         	bhs	0x700aa5ae <Udma_rmAllocRxUhcCh+0x9e> @ imm = #0x58
700aa554: e7ff         	b	0x700aa556 <Udma_rmAllocRxUhcCh+0x46> @ imm = #-0x2
700aa556: 9805         	ldr	r0, [sp, #0x14]
700aa558: 0940         	lsrs	r0, r0, #0x5
700aa55a: 9004         	str	r0, [sp, #0x10]
700aa55c: 9805         	ldr	r0, [sp, #0x14]
700aa55e: 9904         	ldr	r1, [sp, #0x10]
700aa560: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa564: 9003         	str	r0, [sp, #0xc]
700aa566: 9903         	ldr	r1, [sp, #0xc]
700aa568: 2001         	movs	r0, #0x1
700aa56a: 4088         	lsls	r0, r1
700aa56c: 9002         	str	r0, [sp, #0x8]
700aa56e: 9806         	ldr	r0, [sp, #0x18]
700aa570: 9904         	ldr	r1, [sp, #0x10]
700aa572: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa576: f8d0 0320    	ldr.w	r0, [r0, #0x320]
700aa57a: 9902         	ldr	r1, [sp, #0x8]
700aa57c: 4008         	ands	r0, r1
700aa57e: 4288         	cmp	r0, r1
700aa580: d110         	bne	0x700aa5a4 <Udma_rmAllocRxUhcCh+0x94> @ imm = #0x20
700aa582: e7ff         	b	0x700aa584 <Udma_rmAllocRxUhcCh+0x74> @ imm = #-0x2
700aa584: 9a02         	ldr	r2, [sp, #0x8]
700aa586: 9806         	ldr	r0, [sp, #0x18]
700aa588: 9904         	ldr	r1, [sp, #0x10]
700aa58a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa58e: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700aa592: 4390         	bics	r0, r2
700aa594: f8c1 0320    	str.w	r0, [r1, #0x320]
700aa598: 9805         	ldr	r0, [sp, #0x14]
700aa59a: 9900         	ldr	r1, [sp]
700aa59c: 6b09         	ldr	r1, [r1, #0x30]
700aa59e: 4408         	add	r0, r1
700aa5a0: 9001         	str	r0, [sp, #0x4]
700aa5a2: e004         	b	0x700aa5ae <Udma_rmAllocRxUhcCh+0x9e> @ imm = #0x8
700aa5a4: e7ff         	b	0x700aa5a6 <Udma_rmAllocRxUhcCh+0x96> @ imm = #-0x2
700aa5a6: 9805         	ldr	r0, [sp, #0x14]
700aa5a8: 3001         	adds	r0, #0x1
700aa5aa: 9005         	str	r0, [sp, #0x14]
700aa5ac: e7cd         	b	0x700aa54a <Udma_rmAllocRxUhcCh+0x3a> @ imm = #-0x66
700aa5ae: e038         	b	0x700aa622 <Udma_rmAllocRxUhcCh+0x112> @ imm = #0x70
700aa5b0: 9807         	ldr	r0, [sp, #0x1c]
700aa5b2: 9900         	ldr	r1, [sp]
700aa5b4: 6b09         	ldr	r1, [r1, #0x30]
700aa5b6: 4288         	cmp	r0, r1
700aa5b8: d332         	blo	0x700aa620 <Udma_rmAllocRxUhcCh+0x110> @ imm = #0x64
700aa5ba: e7ff         	b	0x700aa5bc <Udma_rmAllocRxUhcCh+0xac> @ imm = #-0x2
700aa5bc: 9807         	ldr	r0, [sp, #0x1c]
700aa5be: 9a00         	ldr	r2, [sp]
700aa5c0: 6b11         	ldr	r1, [r2, #0x30]
700aa5c2: 6b52         	ldr	r2, [r2, #0x34]
700aa5c4: 4411         	add	r1, r2
700aa5c6: 4288         	cmp	r0, r1
700aa5c8: d22a         	bhs	0x700aa620 <Udma_rmAllocRxUhcCh+0x110> @ imm = #0x54
700aa5ca: e7ff         	b	0x700aa5cc <Udma_rmAllocRxUhcCh+0xbc> @ imm = #-0x2
700aa5cc: 9807         	ldr	r0, [sp, #0x1c]
700aa5ce: 9900         	ldr	r1, [sp]
700aa5d0: 6b09         	ldr	r1, [r1, #0x30]
700aa5d2: 1a40         	subs	r0, r0, r1
700aa5d4: 9005         	str	r0, [sp, #0x14]
700aa5d6: 9805         	ldr	r0, [sp, #0x14]
700aa5d8: 0940         	lsrs	r0, r0, #0x5
700aa5da: 9004         	str	r0, [sp, #0x10]
700aa5dc: 9805         	ldr	r0, [sp, #0x14]
700aa5de: 9904         	ldr	r1, [sp, #0x10]
700aa5e0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa5e4: 9003         	str	r0, [sp, #0xc]
700aa5e6: 9903         	ldr	r1, [sp, #0xc]
700aa5e8: 2001         	movs	r0, #0x1
700aa5ea: 4088         	lsls	r0, r1
700aa5ec: 9002         	str	r0, [sp, #0x8]
700aa5ee: 9806         	ldr	r0, [sp, #0x18]
700aa5f0: 9904         	ldr	r1, [sp, #0x10]
700aa5f2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa5f6: f8d0 0320    	ldr.w	r0, [r0, #0x320]
700aa5fa: 9902         	ldr	r1, [sp, #0x8]
700aa5fc: 4008         	ands	r0, r1
700aa5fe: 4288         	cmp	r0, r1
700aa600: d10d         	bne	0x700aa61e <Udma_rmAllocRxUhcCh+0x10e> @ imm = #0x1a
700aa602: e7ff         	b	0x700aa604 <Udma_rmAllocRxUhcCh+0xf4> @ imm = #-0x2
700aa604: 9a02         	ldr	r2, [sp, #0x8]
700aa606: 9806         	ldr	r0, [sp, #0x18]
700aa608: 9904         	ldr	r1, [sp, #0x10]
700aa60a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa60e: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700aa612: 4390         	bics	r0, r2
700aa614: f8c1 0320    	str.w	r0, [r1, #0x320]
700aa618: 9807         	ldr	r0, [sp, #0x1c]
700aa61a: 9001         	str	r0, [sp, #0x4]
700aa61c: e7ff         	b	0x700aa61e <Udma_rmAllocRxUhcCh+0x10e> @ imm = #-0x2
700aa61e: e7ff         	b	0x700aa620 <Udma_rmAllocRxUhcCh+0x110> @ imm = #-0x2
700aa620: e7ff         	b	0x700aa622 <Udma_rmAllocRxUhcCh+0x112> @ imm = #-0x2
700aa622: 9806         	ldr	r0, [sp, #0x18]
700aa624: f500 609f    	add.w	r0, r0, #0x4f8
700aa628: f008 ff32    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x8e64
700aa62c: 9801         	ldr	r0, [sp, #0x4]
700aa62e: b008         	add	sp, #0x20
700aa630: bd80         	pop	{r7, pc}
		...
700aa63e: 0000         	movs	r0, r0

700aa640 <Udma_rmAllocTxCh>:
700aa640: b580         	push	{r7, lr}
700aa642: b088         	sub	sp, #0x20
700aa644: 9007         	str	r0, [sp, #0x1c]
700aa646: 9106         	str	r1, [sp, #0x18]
700aa648: 2000         	movs	r0, #0x0
700aa64a: f6cf 70ff    	movt	r0, #0xffff
700aa64e: 9001         	str	r0, [sp, #0x4]
700aa650: 9806         	ldr	r0, [sp, #0x18]
700aa652: f500 70ea    	add.w	r0, r0, #0x1d4
700aa656: 9000         	str	r0, [sp]
700aa658: 9806         	ldr	r0, [sp, #0x18]
700aa65a: f500 609f    	add.w	r0, r0, #0x4f8
700aa65e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa662: f007 fe85    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x7d0a
700aa666: 9807         	ldr	r0, [sp, #0x1c]
700aa668: 2101         	movs	r1, #0x1
700aa66a: f6cf 71ff    	movt	r1, #0xffff
700aa66e: 4288         	cmp	r0, r1
700aa670: d136         	bne	0x700aa6e0 <Udma_rmAllocTxCh+0xa0> @ imm = #0x6c
700aa672: e7ff         	b	0x700aa674 <Udma_rmAllocTxCh+0x34> @ imm = #-0x2
700aa674: 2000         	movs	r0, #0x0
700aa676: 9005         	str	r0, [sp, #0x14]
700aa678: e7ff         	b	0x700aa67a <Udma_rmAllocTxCh+0x3a> @ imm = #-0x2
700aa67a: 9805         	ldr	r0, [sp, #0x14]
700aa67c: 9900         	ldr	r1, [sp]
700aa67e: 6ac9         	ldr	r1, [r1, #0x2c]
700aa680: 4288         	cmp	r0, r1
700aa682: d22c         	bhs	0x700aa6de <Udma_rmAllocTxCh+0x9e> @ imm = #0x58
700aa684: e7ff         	b	0x700aa686 <Udma_rmAllocTxCh+0x46> @ imm = #-0x2
700aa686: 9805         	ldr	r0, [sp, #0x14]
700aa688: 0940         	lsrs	r0, r0, #0x5
700aa68a: 9004         	str	r0, [sp, #0x10]
700aa68c: 9805         	ldr	r0, [sp, #0x14]
700aa68e: 9904         	ldr	r1, [sp, #0x10]
700aa690: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa694: 9003         	str	r0, [sp, #0xc]
700aa696: 9903         	ldr	r1, [sp, #0xc]
700aa698: 2001         	movs	r0, #0x1
700aa69a: 4088         	lsls	r0, r1
700aa69c: 9002         	str	r0, [sp, #0x8]
700aa69e: 9806         	ldr	r0, [sp, #0x18]
700aa6a0: 9904         	ldr	r1, [sp, #0x10]
700aa6a2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa6a6: f8d0 02d4    	ldr.w	r0, [r0, #0x2d4]
700aa6aa: 9902         	ldr	r1, [sp, #0x8]
700aa6ac: 4008         	ands	r0, r1
700aa6ae: 4288         	cmp	r0, r1
700aa6b0: d110         	bne	0x700aa6d4 <Udma_rmAllocTxCh+0x94> @ imm = #0x20
700aa6b2: e7ff         	b	0x700aa6b4 <Udma_rmAllocTxCh+0x74> @ imm = #-0x2
700aa6b4: 9a02         	ldr	r2, [sp, #0x8]
700aa6b6: 9806         	ldr	r0, [sp, #0x18]
700aa6b8: 9904         	ldr	r1, [sp, #0x10]
700aa6ba: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa6be: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700aa6c2: 4390         	bics	r0, r2
700aa6c4: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700aa6c8: 9805         	ldr	r0, [sp, #0x14]
700aa6ca: 9900         	ldr	r1, [sp]
700aa6cc: 6a89         	ldr	r1, [r1, #0x28]
700aa6ce: 4408         	add	r0, r1
700aa6d0: 9001         	str	r0, [sp, #0x4]
700aa6d2: e004         	b	0x700aa6de <Udma_rmAllocTxCh+0x9e> @ imm = #0x8
700aa6d4: e7ff         	b	0x700aa6d6 <Udma_rmAllocTxCh+0x96> @ imm = #-0x2
700aa6d6: 9805         	ldr	r0, [sp, #0x14]
700aa6d8: 3001         	adds	r0, #0x1
700aa6da: 9005         	str	r0, [sp, #0x14]
700aa6dc: e7cd         	b	0x700aa67a <Udma_rmAllocTxCh+0x3a> @ imm = #-0x66
700aa6de: e038         	b	0x700aa752 <Udma_rmAllocTxCh+0x112> @ imm = #0x70
700aa6e0: 9807         	ldr	r0, [sp, #0x1c]
700aa6e2: 9900         	ldr	r1, [sp]
700aa6e4: 6a89         	ldr	r1, [r1, #0x28]
700aa6e6: 4288         	cmp	r0, r1
700aa6e8: d332         	blo	0x700aa750 <Udma_rmAllocTxCh+0x110> @ imm = #0x64
700aa6ea: e7ff         	b	0x700aa6ec <Udma_rmAllocTxCh+0xac> @ imm = #-0x2
700aa6ec: 9807         	ldr	r0, [sp, #0x1c]
700aa6ee: 9a00         	ldr	r2, [sp]
700aa6f0: 6a91         	ldr	r1, [r2, #0x28]
700aa6f2: 6ad2         	ldr	r2, [r2, #0x2c]
700aa6f4: 4411         	add	r1, r2
700aa6f6: 4288         	cmp	r0, r1
700aa6f8: d22a         	bhs	0x700aa750 <Udma_rmAllocTxCh+0x110> @ imm = #0x54
700aa6fa: e7ff         	b	0x700aa6fc <Udma_rmAllocTxCh+0xbc> @ imm = #-0x2
700aa6fc: 9807         	ldr	r0, [sp, #0x1c]
700aa6fe: 9900         	ldr	r1, [sp]
700aa700: 6a89         	ldr	r1, [r1, #0x28]
700aa702: 1a40         	subs	r0, r0, r1
700aa704: 9005         	str	r0, [sp, #0x14]
700aa706: 9805         	ldr	r0, [sp, #0x14]
700aa708: 0940         	lsrs	r0, r0, #0x5
700aa70a: 9004         	str	r0, [sp, #0x10]
700aa70c: 9805         	ldr	r0, [sp, #0x14]
700aa70e: 9904         	ldr	r1, [sp, #0x10]
700aa710: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa714: 9003         	str	r0, [sp, #0xc]
700aa716: 9903         	ldr	r1, [sp, #0xc]
700aa718: 2001         	movs	r0, #0x1
700aa71a: 4088         	lsls	r0, r1
700aa71c: 9002         	str	r0, [sp, #0x8]
700aa71e: 9806         	ldr	r0, [sp, #0x18]
700aa720: 9904         	ldr	r1, [sp, #0x10]
700aa722: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa726: f8d0 02d4    	ldr.w	r0, [r0, #0x2d4]
700aa72a: 9902         	ldr	r1, [sp, #0x8]
700aa72c: 4008         	ands	r0, r1
700aa72e: 4288         	cmp	r0, r1
700aa730: d10d         	bne	0x700aa74e <Udma_rmAllocTxCh+0x10e> @ imm = #0x1a
700aa732: e7ff         	b	0x700aa734 <Udma_rmAllocTxCh+0xf4> @ imm = #-0x2
700aa734: 9a02         	ldr	r2, [sp, #0x8]
700aa736: 9806         	ldr	r0, [sp, #0x18]
700aa738: 9904         	ldr	r1, [sp, #0x10]
700aa73a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa73e: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700aa742: 4390         	bics	r0, r2
700aa744: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700aa748: 9807         	ldr	r0, [sp, #0x1c]
700aa74a: 9001         	str	r0, [sp, #0x4]
700aa74c: e7ff         	b	0x700aa74e <Udma_rmAllocTxCh+0x10e> @ imm = #-0x2
700aa74e: e7ff         	b	0x700aa750 <Udma_rmAllocTxCh+0x110> @ imm = #-0x2
700aa750: e7ff         	b	0x700aa752 <Udma_rmAllocTxCh+0x112> @ imm = #-0x2
700aa752: 9806         	ldr	r0, [sp, #0x18]
700aa754: f500 609f    	add.w	r0, r0, #0x4f8
700aa758: f008 fe9a    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x8d34
700aa75c: 9801         	ldr	r0, [sp, #0x4]
700aa75e: b008         	add	sp, #0x20
700aa760: bd80         	pop	{r7, pc}
		...
700aa76e: 0000         	movs	r0, r0

700aa770 <Udma_rmAllocTxHcCh>:
700aa770: b580         	push	{r7, lr}
700aa772: b088         	sub	sp, #0x20
700aa774: 9007         	str	r0, [sp, #0x1c]
700aa776: 9106         	str	r1, [sp, #0x18]
700aa778: 2000         	movs	r0, #0x0
700aa77a: f6cf 70ff    	movt	r0, #0xffff
700aa77e: 9001         	str	r0, [sp, #0x4]
700aa780: 9806         	ldr	r0, [sp, #0x18]
700aa782: f500 70ea    	add.w	r0, r0, #0x1d4
700aa786: 9000         	str	r0, [sp]
700aa788: 9806         	ldr	r0, [sp, #0x18]
700aa78a: f500 609f    	add.w	r0, r0, #0x4f8
700aa78e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa792: f007 fded    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x7bda
700aa796: 9807         	ldr	r0, [sp, #0x1c]
700aa798: 2101         	movs	r1, #0x1
700aa79a: f6cf 71ff    	movt	r1, #0xffff
700aa79e: 4288         	cmp	r0, r1
700aa7a0: d136         	bne	0x700aa810 <Udma_rmAllocTxHcCh+0xa0> @ imm = #0x6c
700aa7a2: e7ff         	b	0x700aa7a4 <Udma_rmAllocTxHcCh+0x34> @ imm = #-0x2
700aa7a4: 2000         	movs	r0, #0x0
700aa7a6: 9005         	str	r0, [sp, #0x14]
700aa7a8: e7ff         	b	0x700aa7aa <Udma_rmAllocTxHcCh+0x3a> @ imm = #-0x2
700aa7aa: 9805         	ldr	r0, [sp, #0x14]
700aa7ac: 9900         	ldr	r1, [sp]
700aa7ae: 6a49         	ldr	r1, [r1, #0x24]
700aa7b0: 4288         	cmp	r0, r1
700aa7b2: d22c         	bhs	0x700aa80e <Udma_rmAllocTxHcCh+0x9e> @ imm = #0x58
700aa7b4: e7ff         	b	0x700aa7b6 <Udma_rmAllocTxHcCh+0x46> @ imm = #-0x2
700aa7b6: 9805         	ldr	r0, [sp, #0x14]
700aa7b8: 0940         	lsrs	r0, r0, #0x5
700aa7ba: 9004         	str	r0, [sp, #0x10]
700aa7bc: 9805         	ldr	r0, [sp, #0x14]
700aa7be: 9904         	ldr	r1, [sp, #0x10]
700aa7c0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa7c4: 9003         	str	r0, [sp, #0xc]
700aa7c6: 9903         	ldr	r1, [sp, #0xc]
700aa7c8: 2001         	movs	r0, #0x1
700aa7ca: 4088         	lsls	r0, r1
700aa7cc: 9002         	str	r0, [sp, #0x8]
700aa7ce: 9806         	ldr	r0, [sp, #0x18]
700aa7d0: 9904         	ldr	r1, [sp, #0x10]
700aa7d2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa7d6: f8d0 02f4    	ldr.w	r0, [r0, #0x2f4]
700aa7da: 9902         	ldr	r1, [sp, #0x8]
700aa7dc: 4008         	ands	r0, r1
700aa7de: 4288         	cmp	r0, r1
700aa7e0: d110         	bne	0x700aa804 <Udma_rmAllocTxHcCh+0x94> @ imm = #0x20
700aa7e2: e7ff         	b	0x700aa7e4 <Udma_rmAllocTxHcCh+0x74> @ imm = #-0x2
700aa7e4: 9a02         	ldr	r2, [sp, #0x8]
700aa7e6: 9806         	ldr	r0, [sp, #0x18]
700aa7e8: 9904         	ldr	r1, [sp, #0x10]
700aa7ea: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa7ee: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700aa7f2: 4390         	bics	r0, r2
700aa7f4: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700aa7f8: 9805         	ldr	r0, [sp, #0x14]
700aa7fa: 9900         	ldr	r1, [sp]
700aa7fc: 6a09         	ldr	r1, [r1, #0x20]
700aa7fe: 4408         	add	r0, r1
700aa800: 9001         	str	r0, [sp, #0x4]
700aa802: e004         	b	0x700aa80e <Udma_rmAllocTxHcCh+0x9e> @ imm = #0x8
700aa804: e7ff         	b	0x700aa806 <Udma_rmAllocTxHcCh+0x96> @ imm = #-0x2
700aa806: 9805         	ldr	r0, [sp, #0x14]
700aa808: 3001         	adds	r0, #0x1
700aa80a: 9005         	str	r0, [sp, #0x14]
700aa80c: e7cd         	b	0x700aa7aa <Udma_rmAllocTxHcCh+0x3a> @ imm = #-0x66
700aa80e: e038         	b	0x700aa882 <Udma_rmAllocTxHcCh+0x112> @ imm = #0x70
700aa810: 9807         	ldr	r0, [sp, #0x1c]
700aa812: 9900         	ldr	r1, [sp]
700aa814: 6a09         	ldr	r1, [r1, #0x20]
700aa816: 4288         	cmp	r0, r1
700aa818: d332         	blo	0x700aa880 <Udma_rmAllocTxHcCh+0x110> @ imm = #0x64
700aa81a: e7ff         	b	0x700aa81c <Udma_rmAllocTxHcCh+0xac> @ imm = #-0x2
700aa81c: 9807         	ldr	r0, [sp, #0x1c]
700aa81e: 9a00         	ldr	r2, [sp]
700aa820: 6a11         	ldr	r1, [r2, #0x20]
700aa822: 6a52         	ldr	r2, [r2, #0x24]
700aa824: 4411         	add	r1, r2
700aa826: 4288         	cmp	r0, r1
700aa828: d22a         	bhs	0x700aa880 <Udma_rmAllocTxHcCh+0x110> @ imm = #0x54
700aa82a: e7ff         	b	0x700aa82c <Udma_rmAllocTxHcCh+0xbc> @ imm = #-0x2
700aa82c: 9807         	ldr	r0, [sp, #0x1c]
700aa82e: 9900         	ldr	r1, [sp]
700aa830: 6a09         	ldr	r1, [r1, #0x20]
700aa832: 1a40         	subs	r0, r0, r1
700aa834: 9005         	str	r0, [sp, #0x14]
700aa836: 9805         	ldr	r0, [sp, #0x14]
700aa838: 0940         	lsrs	r0, r0, #0x5
700aa83a: 9004         	str	r0, [sp, #0x10]
700aa83c: 9805         	ldr	r0, [sp, #0x14]
700aa83e: 9904         	ldr	r1, [sp, #0x10]
700aa840: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa844: 9003         	str	r0, [sp, #0xc]
700aa846: 9903         	ldr	r1, [sp, #0xc]
700aa848: 2001         	movs	r0, #0x1
700aa84a: 4088         	lsls	r0, r1
700aa84c: 9002         	str	r0, [sp, #0x8]
700aa84e: 9806         	ldr	r0, [sp, #0x18]
700aa850: 9904         	ldr	r1, [sp, #0x10]
700aa852: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa856: f8d0 02f4    	ldr.w	r0, [r0, #0x2f4]
700aa85a: 9902         	ldr	r1, [sp, #0x8]
700aa85c: 4008         	ands	r0, r1
700aa85e: 4288         	cmp	r0, r1
700aa860: d10d         	bne	0x700aa87e <Udma_rmAllocTxHcCh+0x10e> @ imm = #0x1a
700aa862: e7ff         	b	0x700aa864 <Udma_rmAllocTxHcCh+0xf4> @ imm = #-0x2
700aa864: 9a02         	ldr	r2, [sp, #0x8]
700aa866: 9806         	ldr	r0, [sp, #0x18]
700aa868: 9904         	ldr	r1, [sp, #0x10]
700aa86a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa86e: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700aa872: 4390         	bics	r0, r2
700aa874: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700aa878: 9807         	ldr	r0, [sp, #0x1c]
700aa87a: 9001         	str	r0, [sp, #0x4]
700aa87c: e7ff         	b	0x700aa87e <Udma_rmAllocTxHcCh+0x10e> @ imm = #-0x2
700aa87e: e7ff         	b	0x700aa880 <Udma_rmAllocTxHcCh+0x110> @ imm = #-0x2
700aa880: e7ff         	b	0x700aa882 <Udma_rmAllocTxHcCh+0x112> @ imm = #-0x2
700aa882: 9806         	ldr	r0, [sp, #0x18]
700aa884: f500 609f    	add.w	r0, r0, #0x4f8
700aa888: f008 fe02    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x8c04
700aa88c: 9801         	ldr	r0, [sp, #0x4]
700aa88e: b008         	add	sp, #0x20
700aa890: bd80         	pop	{r7, pc}
		...
700aa89e: 0000         	movs	r0, r0

700aa8a0 <Udma_rmAllocTxUhcCh>:
700aa8a0: b580         	push	{r7, lr}
700aa8a2: b088         	sub	sp, #0x20
700aa8a4: 9007         	str	r0, [sp, #0x1c]
700aa8a6: 9106         	str	r1, [sp, #0x18]
700aa8a8: 2000         	movs	r0, #0x0
700aa8aa: f6cf 70ff    	movt	r0, #0xffff
700aa8ae: 9001         	str	r0, [sp, #0x4]
700aa8b0: 9806         	ldr	r0, [sp, #0x18]
700aa8b2: f500 70ea    	add.w	r0, r0, #0x1d4
700aa8b6: 9000         	str	r0, [sp]
700aa8b8: 9806         	ldr	r0, [sp, #0x18]
700aa8ba: f500 609f    	add.w	r0, r0, #0x4f8
700aa8be: f04f 31ff    	mov.w	r1, #0xffffffff
700aa8c2: f007 fd55    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x7aaa
700aa8c6: 9807         	ldr	r0, [sp, #0x1c]
700aa8c8: 2101         	movs	r1, #0x1
700aa8ca: f6cf 71ff    	movt	r1, #0xffff
700aa8ce: 4288         	cmp	r0, r1
700aa8d0: d136         	bne	0x700aa940 <Udma_rmAllocTxUhcCh+0xa0> @ imm = #0x6c
700aa8d2: e7ff         	b	0x700aa8d4 <Udma_rmAllocTxUhcCh+0x34> @ imm = #-0x2
700aa8d4: 2000         	movs	r0, #0x0
700aa8d6: 9005         	str	r0, [sp, #0x14]
700aa8d8: e7ff         	b	0x700aa8da <Udma_rmAllocTxUhcCh+0x3a> @ imm = #-0x2
700aa8da: 9805         	ldr	r0, [sp, #0x14]
700aa8dc: 9900         	ldr	r1, [sp]
700aa8de: 69c9         	ldr	r1, [r1, #0x1c]
700aa8e0: 4288         	cmp	r0, r1
700aa8e2: d22c         	bhs	0x700aa93e <Udma_rmAllocTxUhcCh+0x9e> @ imm = #0x58
700aa8e4: e7ff         	b	0x700aa8e6 <Udma_rmAllocTxUhcCh+0x46> @ imm = #-0x2
700aa8e6: 9805         	ldr	r0, [sp, #0x14]
700aa8e8: 0940         	lsrs	r0, r0, #0x5
700aa8ea: 9004         	str	r0, [sp, #0x10]
700aa8ec: 9805         	ldr	r0, [sp, #0x14]
700aa8ee: 9904         	ldr	r1, [sp, #0x10]
700aa8f0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa8f4: 9003         	str	r0, [sp, #0xc]
700aa8f6: 9903         	ldr	r1, [sp, #0xc]
700aa8f8: 2001         	movs	r0, #0x1
700aa8fa: 4088         	lsls	r0, r1
700aa8fc: 9002         	str	r0, [sp, #0x8]
700aa8fe: 9806         	ldr	r0, [sp, #0x18]
700aa900: 9904         	ldr	r1, [sp, #0x10]
700aa902: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa906: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700aa90a: 9902         	ldr	r1, [sp, #0x8]
700aa90c: 4008         	ands	r0, r1
700aa90e: 4288         	cmp	r0, r1
700aa910: d110         	bne	0x700aa934 <Udma_rmAllocTxUhcCh+0x94> @ imm = #0x20
700aa912: e7ff         	b	0x700aa914 <Udma_rmAllocTxUhcCh+0x74> @ imm = #-0x2
700aa914: 9a02         	ldr	r2, [sp, #0x8]
700aa916: 9806         	ldr	r0, [sp, #0x18]
700aa918: 9904         	ldr	r1, [sp, #0x10]
700aa91a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa91e: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700aa922: 4390         	bics	r0, r2
700aa924: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700aa928: 9805         	ldr	r0, [sp, #0x14]
700aa92a: 9900         	ldr	r1, [sp]
700aa92c: 6989         	ldr	r1, [r1, #0x18]
700aa92e: 4408         	add	r0, r1
700aa930: 9001         	str	r0, [sp, #0x4]
700aa932: e004         	b	0x700aa93e <Udma_rmAllocTxUhcCh+0x9e> @ imm = #0x8
700aa934: e7ff         	b	0x700aa936 <Udma_rmAllocTxUhcCh+0x96> @ imm = #-0x2
700aa936: 9805         	ldr	r0, [sp, #0x14]
700aa938: 3001         	adds	r0, #0x1
700aa93a: 9005         	str	r0, [sp, #0x14]
700aa93c: e7cd         	b	0x700aa8da <Udma_rmAllocTxUhcCh+0x3a> @ imm = #-0x66
700aa93e: e038         	b	0x700aa9b2 <Udma_rmAllocTxUhcCh+0x112> @ imm = #0x70
700aa940: 9807         	ldr	r0, [sp, #0x1c]
700aa942: 9900         	ldr	r1, [sp]
700aa944: 6989         	ldr	r1, [r1, #0x18]
700aa946: 4288         	cmp	r0, r1
700aa948: d332         	blo	0x700aa9b0 <Udma_rmAllocTxUhcCh+0x110> @ imm = #0x64
700aa94a: e7ff         	b	0x700aa94c <Udma_rmAllocTxUhcCh+0xac> @ imm = #-0x2
700aa94c: 9807         	ldr	r0, [sp, #0x1c]
700aa94e: 9a00         	ldr	r2, [sp]
700aa950: 6991         	ldr	r1, [r2, #0x18]
700aa952: 69d2         	ldr	r2, [r2, #0x1c]
700aa954: 4411         	add	r1, r2
700aa956: 4288         	cmp	r0, r1
700aa958: d22a         	bhs	0x700aa9b0 <Udma_rmAllocTxUhcCh+0x110> @ imm = #0x54
700aa95a: e7ff         	b	0x700aa95c <Udma_rmAllocTxUhcCh+0xbc> @ imm = #-0x2
700aa95c: 9807         	ldr	r0, [sp, #0x1c]
700aa95e: 9900         	ldr	r1, [sp]
700aa960: 6989         	ldr	r1, [r1, #0x18]
700aa962: 1a40         	subs	r0, r0, r1
700aa964: 9005         	str	r0, [sp, #0x14]
700aa966: 9805         	ldr	r0, [sp, #0x14]
700aa968: 0940         	lsrs	r0, r0, #0x5
700aa96a: 9004         	str	r0, [sp, #0x10]
700aa96c: 9805         	ldr	r0, [sp, #0x14]
700aa96e: 9904         	ldr	r1, [sp, #0x10]
700aa970: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa974: 9003         	str	r0, [sp, #0xc]
700aa976: 9903         	ldr	r1, [sp, #0xc]
700aa978: 2001         	movs	r0, #0x1
700aa97a: 4088         	lsls	r0, r1
700aa97c: 9002         	str	r0, [sp, #0x8]
700aa97e: 9806         	ldr	r0, [sp, #0x18]
700aa980: 9904         	ldr	r1, [sp, #0x10]
700aa982: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa986: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700aa98a: 9902         	ldr	r1, [sp, #0x8]
700aa98c: 4008         	ands	r0, r1
700aa98e: 4288         	cmp	r0, r1
700aa990: d10d         	bne	0x700aa9ae <Udma_rmAllocTxUhcCh+0x10e> @ imm = #0x1a
700aa992: e7ff         	b	0x700aa994 <Udma_rmAllocTxUhcCh+0xf4> @ imm = #-0x2
700aa994: 9a02         	ldr	r2, [sp, #0x8]
700aa996: 9806         	ldr	r0, [sp, #0x18]
700aa998: 9904         	ldr	r1, [sp, #0x10]
700aa99a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa99e: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700aa9a2: 4390         	bics	r0, r2
700aa9a4: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700aa9a8: 9807         	ldr	r0, [sp, #0x1c]
700aa9aa: 9001         	str	r0, [sp, #0x4]
700aa9ac: e7ff         	b	0x700aa9ae <Udma_rmAllocTxUhcCh+0x10e> @ imm = #-0x2
700aa9ae: e7ff         	b	0x700aa9b0 <Udma_rmAllocTxUhcCh+0x110> @ imm = #-0x2
700aa9b0: e7ff         	b	0x700aa9b2 <Udma_rmAllocTxUhcCh+0x112> @ imm = #-0x2
700aa9b2: 9806         	ldr	r0, [sp, #0x18]
700aa9b4: f500 609f    	add.w	r0, r0, #0x4f8
700aa9b8: f008 fd6a    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x8ad4
700aa9bc: 9801         	ldr	r0, [sp, #0x4]
700aa9be: b008         	add	sp, #0x20
700aa9c0: bd80         	pop	{r7, pc}
		...
700aa9ce: 0000         	movs	r0, r0

700aa9d0 <UART_udmaInitRxCh>:
700aa9d0: b580         	push	{r7, lr}
700aa9d2: b0be         	sub	sp, #0xf8
700aa9d4: 903d         	str	r0, [sp, #0xf4]
700aa9d6: 913c         	str	r1, [sp, #0xf0]
700aa9d8: 200a         	movs	r0, #0xa
700aa9da: 903a         	str	r0, [sp, #0xe8]
700aa9dc: 993a         	ldr	r1, [sp, #0xe8]
700aa9de: a821         	add	r0, sp, #0x84
700aa9e0: f006 fd8e    	bl	0x700b1500 <UdmaChPrms_init> @ imm = #0x6b1c
700aa9e4: 983d         	ldr	r0, [sp, #0xf4]
700aa9e6: 6840         	ldr	r0, [r0, #0x4]
700aa9e8: 6c00         	ldr	r0, [r0, #0x40]
700aa9ea: 9022         	str	r0, [sp, #0x88]
700aa9ec: 983c         	ldr	r0, [sp, #0xf0]
700aa9ee: 6a80         	ldr	r0, [r0, #0x28]
700aa9f0: 9025         	str	r0, [sp, #0x94]
700aa9f2: 983c         	ldr	r0, [sp, #0xf0]
700aa9f4: 6b00         	ldr	r0, [r0, #0x30]
700aa9f6: 9026         	str	r0, [sp, #0x98]
700aa9f8: 983c         	ldr	r0, [sp, #0xf0]
700aa9fa: 6b40         	ldr	r0, [r0, #0x34]
700aa9fc: 9028         	str	r0, [sp, #0xa0]
700aa9fe: 983c         	ldr	r0, [sp, #0xf0]
700aaa00: 6bc0         	ldr	r0, [r0, #0x3c]
700aaa02: 2801         	cmp	r0, #0x1
700aaa04: d10a         	bne	0x700aaa1c <UART_udmaInitRxCh+0x4c> @ imm = #0x14
700aaa06: e7ff         	b	0x700aaa08 <UART_udmaInitRxCh+0x38> @ imm = #-0x2
700aaa08: 983c         	ldr	r0, [sp, #0xf0]
700aaa0a: 6ac0         	ldr	r0, [r0, #0x2c]
700aaa0c: 902c         	str	r0, [sp, #0xb0]
700aaa0e: 983c         	ldr	r0, [sp, #0xf0]
700aaa10: 6b00         	ldr	r0, [r0, #0x30]
700aaa12: 902d         	str	r0, [sp, #0xb4]
700aaa14: 983c         	ldr	r0, [sp, #0xf0]
700aaa16: 6b40         	ldr	r0, [r0, #0x34]
700aaa18: 902f         	str	r0, [sp, #0xbc]
700aaa1a: e7ff         	b	0x700aaa1c <UART_udmaInitRxCh+0x4c> @ imm = #-0x2
700aaa1c: 983c         	ldr	r0, [sp, #0xf0]
700aaa1e: 6880         	ldr	r0, [r0, #0x8]
700aaa20: 9006         	str	r0, [sp, #0x18]
700aaa22: 983c         	ldr	r0, [sp, #0xf0]
700aaa24: 6800         	ldr	r0, [r0]
700aaa26: 9007         	str	r0, [sp, #0x1c]
700aaa28: 9807         	ldr	r0, [sp, #0x1c]
700aaa2a: 9906         	ldr	r1, [sp, #0x18]
700aaa2c: 9a3a         	ldr	r2, [sp, #0xe8]
700aaa2e: ab21         	add	r3, sp, #0x84
700aaa30: f7fd fa2e    	bl	0x700a7e90 <Udma_chOpen> @ imm = #-0x2ba4
700aaa34: 903b         	str	r0, [sp, #0xec]
700aaa36: 983b         	ldr	r0, [sp, #0xec]
700aaa38: fab0 f080    	clz	r0, r0
700aaa3c: 0940         	lsrs	r0, r0, #0x5
700aaa3e: f247 7180    	movw	r1, #0x7780
700aaa42: f2c7 010b    	movt	r1, #0x700b
700aaa46: 9103         	str	r1, [sp, #0xc]
700aaa48: 466a         	mov	r2, sp
700aaa4a: 6011         	str	r1, [r2]
700aaa4c: f247 31fd    	movw	r1, #0x73fd
700aaa50: f2c7 010b    	movt	r1, #0x700b
700aaa54: 9104         	str	r1, [sp, #0x10]
700aaa56: f247 72ca    	movw	r2, #0x77ca
700aaa5a: f2c7 020b    	movt	r2, #0x700b
700aaa5e: 9205         	str	r2, [sp, #0x14]
700aaa60: 2366         	movs	r3, #0x66
700aaa62: f005 ffd5    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x5faa
700aaa66: 993a         	ldr	r1, [sp, #0xe8]
700aaa68: a81a         	add	r0, sp, #0x68
700aaa6a: 9001         	str	r0, [sp, #0x4]
700aaa6c: f003 fb18    	bl	0x700ae0a0 <UdmaChRxPrms_init> @ imm = #0x3630
700aaa70: 9901         	ldr	r1, [sp, #0x4]
700aaa72: 9806         	ldr	r0, [sp, #0x18]
700aaa74: f7f9 fa64    	bl	0x700a3f40 <Udma_chConfigRx> @ imm = #-0x6b38
700aaa78: 9b03         	ldr	r3, [sp, #0xc]
700aaa7a: 9904         	ldr	r1, [sp, #0x10]
700aaa7c: 9a05         	ldr	r2, [sp, #0x14]
700aaa7e: 903b         	str	r0, [sp, #0xec]
700aaa80: 983b         	ldr	r0, [sp, #0xec]
700aaa82: fab0 f080    	clz	r0, r0
700aaa86: 0940         	lsrs	r0, r0, #0x5
700aaa88: 46ec         	mov	r12, sp
700aaa8a: f8cc 3000    	str.w	r3, [r12]
700aaa8e: 236b         	movs	r3, #0x6b
700aaa90: f005 ffbe    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x5f7c
700aaa94: 983c         	ldr	r0, [sp, #0xf0]
700aaa96: 6900         	ldr	r0, [r0, #0x10]
700aaa98: 9019         	str	r0, [sp, #0x64]
700aaa9a: a808         	add	r0, sp, #0x20
700aaa9c: 9002         	str	r0, [sp, #0x8]
700aaa9e: f007 f8df    	bl	0x700b1c60 <UdmaEventPrms_init> @ imm = #0x71be
700aaaa2: 2001         	movs	r0, #0x1
700aaaa4: 9008         	str	r0, [sp, #0x20]
700aaaa6: 2002         	movs	r0, #0x2
700aaaa8: 9009         	str	r0, [sp, #0x24]
700aaaaa: 9806         	ldr	r0, [sp, #0x18]
700aaaac: 900a         	str	r0, [sp, #0x28]
700aaaae: 9807         	ldr	r0, [sp, #0x1c]
700aaab0: f008 f816    	bl	0x700b2ae0 <Udma_eventGetGlobalHandle> @ imm = #0x802c
700aaab4: 9a02         	ldr	r2, [sp, #0x8]
700aaab6: 900c         	str	r0, [sp, #0x30]
700aaab8: f24f 6041    	movw	r0, #0xf641
700aaabc: f2c7 000a    	movt	r0, #0x700a
700aaac0: 900d         	str	r0, [sp, #0x34]
700aaac2: 983d         	ldr	r0, [sp, #0xf4]
700aaac4: 900f         	str	r0, [sp, #0x3c]
700aaac6: 9807         	ldr	r0, [sp, #0x1c]
700aaac8: 9919         	ldr	r1, [sp, #0x64]
700aaaca: f7fa f801    	bl	0x700a4ad0 <Udma_eventRegister> @ imm = #-0x5ffe
700aaace: 9b03         	ldr	r3, [sp, #0xc]
700aaad0: 9904         	ldr	r1, [sp, #0x10]
700aaad2: 9a05         	ldr	r2, [sp, #0x14]
700aaad4: 903b         	str	r0, [sp, #0xec]
700aaad6: 983b         	ldr	r0, [sp, #0xec]
700aaad8: fab0 f080    	clz	r0, r0
700aaadc: 0940         	lsrs	r0, r0, #0x5
700aaade: 46ec         	mov	r12, sp
700aaae0: f8cc 3000    	str.w	r3, [r12]
700aaae4: 2377         	movs	r3, #0x77
700aaae6: f005 ff93    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x5f26
700aaaea: 983b         	ldr	r0, [sp, #0xec]
700aaaec: b03e         	add	sp, #0xf8
700aaaee: bd80         	pop	{r7, pc}

700aaaf0 <Sciclient_rmIaValidateEvt>:
700aaaf0: b580         	push	{r7, lr}
700aaaf2: b086         	sub	sp, #0x18
700aaaf4: 4684         	mov	r12, r0
700aaaf6: 9808         	ldr	r0, [sp, #0x20]
700aaaf8: f8cd c014    	str.w	r12, [sp, #0x14]
700aaafc: f8ad 1012    	strh.w	r1, [sp, #0x12]
700aab00: f8ad 2010    	strh.w	r2, [sp, #0x10]
700aab04: f88d 300f    	strb.w	r3, [sp, #0xf]
700aab08: f88d 000e    	strb.w	r0, [sp, #0xe]
700aab0c: 2000         	movs	r0, #0x0
700aab0e: 9002         	str	r0, [sp, #0x8]
700aab10: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700aab14: 9905         	ldr	r1, [sp, #0x14]
700aab16: 8949         	ldrh	r1, [r1, #0xa]
700aab18: 4288         	cmp	r0, r1
700aab1a: db04         	blt	0x700aab26 <Sciclient_rmIaValidateEvt+0x36> @ imm = #0x8
700aab1c: e7ff         	b	0x700aab1e <Sciclient_rmIaValidateEvt+0x2e> @ imm = #-0x2
700aab1e: f06f 0001    	mvn	r0, #0x1
700aab22: 9002         	str	r0, [sp, #0x8]
700aab24: e7ff         	b	0x700aab26 <Sciclient_rmIaValidateEvt+0x36> @ imm = #-0x2
700aab26: 9802         	ldr	r0, [sp, #0x8]
700aab28: 2800         	cmp	r0, #0x0
700aab2a: d16d         	bne	0x700aac08 <Sciclient_rmIaValidateEvt+0x118> @ imm = #0xda
700aab2c: e7ff         	b	0x700aab2e <Sciclient_rmIaValidateEvt+0x3e> @ imm = #-0x2
700aab2e: 9805         	ldr	r0, [sp, #0x14]
700aab30: 6840         	ldr	r0, [r0, #0x4]
700aab32: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700aab36: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700aab3a: 9001         	str	r0, [sp, #0x4]
700aab3c: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700aab40: 07c0         	lsls	r0, r0, #0x1f
700aab42: 2800         	cmp	r0, #0x0
700aab44: d047         	beq	0x700aabd6 <Sciclient_rmIaValidateEvt+0xe6> @ imm = #0x8e
700aab46: e7ff         	b	0x700aab48 <Sciclient_rmIaValidateEvt+0x58> @ imm = #-0x2
700aab48: 9801         	ldr	r0, [sp, #0x4]
700aab4a: f64f 7100    	movw	r1, #0xff00
700aab4e: f2c0 0101    	movt	r1, #0x1
700aab52: 2208         	movs	r2, #0x8
700aab54: f009 fe8c    	bl	0x700b4870 <CSL_REG32_FEXT_RAW> @ imm = #0x9d18
700aab58: f8ad 0002    	strh.w	r0, [sp, #0x2]
700aab5c: 9801         	ldr	r0, [sp, #0x4]
700aab5e: 213f         	movs	r1, #0x3f
700aab60: 2200         	movs	r2, #0x0
700aab62: f009 fe85    	bl	0x700b4870 <CSL_REG32_FEXT_RAW> @ imm = #0x9d0a
700aab66: f8ad 0000    	strh.w	r0, [sp]
700aab6a: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700aab6e: b9f0         	cbnz	r0, 0x700aabae <Sciclient_rmIaValidateEvt+0xbe> @ imm = #0x3c
700aab70: e7ff         	b	0x700aab72 <Sciclient_rmIaValidateEvt+0x82> @ imm = #-0x2
700aab72: f8bd 0000    	ldrh.w	r0, [sp]
700aab76: b9d0         	cbnz	r0, 0x700aabae <Sciclient_rmIaValidateEvt+0xbe> @ imm = #0x34
700aab78: e7ff         	b	0x700aab7a <Sciclient_rmIaValidateEvt+0x8a> @ imm = #-0x2
700aab7a: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700aab7e: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700aab82: 4288         	cmp	r0, r1
700aab84: d012         	beq	0x700aabac <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x24
700aab86: e7ff         	b	0x700aab88 <Sciclient_rmIaValidateEvt+0x98> @ imm = #-0x2
700aab88: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700aab8c: f8bd 1000    	ldrh.w	r1, [sp]
700aab90: 4288         	cmp	r0, r1
700aab92: d00b         	beq	0x700aabac <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x16
700aab94: e7ff         	b	0x700aab96 <Sciclient_rmIaValidateEvt+0xa6> @ imm = #-0x2
700aab96: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700aab9a: 9905         	ldr	r1, [sp, #0x14]
700aab9c: 8a89         	ldrh	r1, [r1, #0x14]
700aab9e: 4288         	cmp	r0, r1
700aaba0: d004         	beq	0x700aabac <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x8
700aaba2: e7ff         	b	0x700aaba4 <Sciclient_rmIaValidateEvt+0xb4> @ imm = #-0x2
700aaba4: f06f 0001    	mvn	r0, #0x1
700aaba8: 9002         	str	r0, [sp, #0x8]
700aabaa: e7ff         	b	0x700aabac <Sciclient_rmIaValidateEvt+0xbc> @ imm = #-0x2
700aabac: e012         	b	0x700aabd4 <Sciclient_rmIaValidateEvt+0xe4> @ imm = #0x24
700aabae: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700aabb2: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700aabb6: 4288         	cmp	r0, r1
700aabb8: d00b         	beq	0x700aabd2 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #0x16
700aabba: e7ff         	b	0x700aabbc <Sciclient_rmIaValidateEvt+0xcc> @ imm = #-0x2
700aabbc: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700aabc0: f8bd 1000    	ldrh.w	r1, [sp]
700aabc4: 4288         	cmp	r0, r1
700aabc6: d004         	beq	0x700aabd2 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #0x8
700aabc8: e7ff         	b	0x700aabca <Sciclient_rmIaValidateEvt+0xda> @ imm = #-0x2
700aabca: f06f 0001    	mvn	r0, #0x1
700aabce: 9002         	str	r0, [sp, #0x8]
700aabd0: e7ff         	b	0x700aabd2 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #-0x2
700aabd2: e7ff         	b	0x700aabd4 <Sciclient_rmIaValidateEvt+0xe4> @ imm = #-0x2
700aabd4: e017         	b	0x700aac06 <Sciclient_rmIaValidateEvt+0x116> @ imm = #0x2e
700aabd6: 9801         	ldr	r0, [sp, #0x4]
700aabd8: f00a fb4a    	bl	0x700b5270 <CSL_REG32_RD_RAW> @ imm = #0xa694
700aabdc: b138         	cbz	r0, 0x700aabee <Sciclient_rmIaValidateEvt+0xfe> @ imm = #0xe
700aabde: e7ff         	b	0x700aabe0 <Sciclient_rmIaValidateEvt+0xf0> @ imm = #-0x2
700aabe0: 9805         	ldr	r0, [sp, #0x14]
700aabe2: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700aabe6: f005 f91b    	bl	0x700afe20 <Sciclient_rmIaEvtRomMapped> @ imm = #0x5236
700aabea: b138         	cbz	r0, 0x700aabfc <Sciclient_rmIaValidateEvt+0x10c> @ imm = #0xe
700aabec: e7ff         	b	0x700aabee <Sciclient_rmIaValidateEvt+0xfe> @ imm = #-0x2
700aabee: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700aabf2: 9905         	ldr	r1, [sp, #0x14]
700aabf4: 8a89         	ldrh	r1, [r1, #0x14]
700aabf6: 4288         	cmp	r0, r1
700aabf8: d104         	bne	0x700aac04 <Sciclient_rmIaValidateEvt+0x114> @ imm = #0x8
700aabfa: e7ff         	b	0x700aabfc <Sciclient_rmIaValidateEvt+0x10c> @ imm = #-0x2
700aabfc: f06f 0001    	mvn	r0, #0x1
700aac00: 9002         	str	r0, [sp, #0x8]
700aac02: e7ff         	b	0x700aac04 <Sciclient_rmIaValidateEvt+0x114> @ imm = #-0x2
700aac04: e7ff         	b	0x700aac06 <Sciclient_rmIaValidateEvt+0x116> @ imm = #-0x2
700aac06: e7ff         	b	0x700aac08 <Sciclient_rmIaValidateEvt+0x118> @ imm = #-0x2
700aac08: 9802         	ldr	r0, [sp, #0x8]
700aac0a: b006         	add	sp, #0x18
700aac0c: bd80         	pop	{r7, pc}
700aac0e: 0000         	movs	r0, r0

700aac10 <Sciclient_rmIrqVintAdd>:
700aac10: b580         	push	{r7, lr}
700aac12: b08c         	sub	sp, #0x30
700aac14: 900b         	str	r0, [sp, #0x2c]
700aac16: 2000         	movs	r0, #0x0
700aac18: 900a         	str	r0, [sp, #0x28]
700aac1a: f88d 0026    	strb.w	r0, [sp, #0x26]
700aac1e: f88d 0025    	strb.w	r0, [sp, #0x25]
700aac22: 9008         	str	r0, [sp, #0x20]
700aac24: 980b         	ldr	r0, [sp, #0x2c]
700aac26: f10d 0127    	add.w	r1, sp, #0x27
700aac2a: f002 fdb9    	bl	0x700ad7a0 <Sciclient_rmIrqIsVintRouteSet> @ imm = #0x2b72
700aac2e: 900a         	str	r0, [sp, #0x28]
700aac30: 980a         	ldr	r0, [sp, #0x28]
700aac32: b9a0         	cbnz	r0, 0x700aac5e <Sciclient_rmIrqVintAdd+0x4e> @ imm = #0x28
700aac34: e7ff         	b	0x700aac36 <Sciclient_rmIrqVintAdd+0x26> @ imm = #-0x2
700aac36: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700aac3a: 07c0         	lsls	r0, r0, #0x1f
700aac3c: b930         	cbnz	r0, 0x700aac4c <Sciclient_rmIrqVintAdd+0x3c> @ imm = #0xc
700aac3e: e7ff         	b	0x700aac40 <Sciclient_rmIrqVintAdd+0x30> @ imm = #-0x2
700aac40: 980b         	ldr	r0, [sp, #0x2c]
700aac42: 6800         	ldr	r0, [r0]
700aac44: f006 fd3c    	bl	0x700b16c0 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0x6a78
700aac48: b120         	cbz	r0, 0x700aac54 <Sciclient_rmIrqVintAdd+0x44> @ imm = #0x8
700aac4a: e7ff         	b	0x700aac4c <Sciclient_rmIrqVintAdd+0x3c> @ imm = #-0x2
700aac4c: 2001         	movs	r0, #0x1
700aac4e: f88d 0026    	strb.w	r0, [sp, #0x26]
700aac52: e003         	b	0x700aac5c <Sciclient_rmIrqVintAdd+0x4c> @ imm = #0x6
700aac54: 2001         	movs	r0, #0x1
700aac56: f88d 0025    	strb.w	r0, [sp, #0x25]
700aac5a: e7ff         	b	0x700aac5c <Sciclient_rmIrqVintAdd+0x4c> @ imm = #-0x2
700aac5c: e7ff         	b	0x700aac5e <Sciclient_rmIrqVintAdd+0x4e> @ imm = #-0x2
700aac5e: f89d 0026    	ldrb.w	r0, [sp, #0x26]
700aac62: 07c0         	lsls	r0, r0, #0x1f
700aac64: 2800         	cmp	r0, #0x0
700aac66: d04c         	beq	0x700aad02 <Sciclient_rmIrqVintAdd+0xf2> @ imm = #0x98
700aac68: e7ff         	b	0x700aac6a <Sciclient_rmIrqVintAdd+0x5a> @ imm = #-0x2
700aac6a: 203c         	movs	r0, #0x3c
700aac6c: f2c8 0000    	movt	r0, #0x8000
700aac70: 9003         	str	r0, [sp, #0xc]
700aac72: 980b         	ldr	r0, [sp, #0x2c]
700aac74: 7900         	ldrb	r0, [r0, #0x4]
700aac76: f88d 001f    	strb.w	r0, [sp, #0x1f]
700aac7a: 980b         	ldr	r0, [sp, #0x2c]
700aac7c: 88c0         	ldrh	r0, [r0, #0x6]
700aac7e: f8ad 0010    	strh.w	r0, [sp, #0x10]
700aac82: 980b         	ldr	r0, [sp, #0x2c]
700aac84: 8900         	ldrh	r0, [r0, #0x8]
700aac86: f8ad 0012    	strh.w	r0, [sp, #0x12]
700aac8a: 980b         	ldr	r0, [sp, #0x2c]
700aac8c: 8a00         	ldrh	r0, [r0, #0x10]
700aac8e: f8ad 0018    	strh.w	r0, [sp, #0x18]
700aac92: 980b         	ldr	r0, [sp, #0x2c]
700aac94: 8a40         	ldrh	r0, [r0, #0x12]
700aac96: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700aac9a: 980b         	ldr	r0, [sp, #0x2c]
700aac9c: 89c0         	ldrh	r0, [r0, #0xe]
700aac9e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700aaca2: 980b         	ldr	r0, [sp, #0x2c]
700aaca4: 7d00         	ldrb	r0, [r0, #0x14]
700aaca6: f88d 001e    	strb.w	r0, [sp, #0x1e]
700aacaa: 980b         	ldr	r0, [sp, #0x2c]
700aacac: 6981         	ldr	r1, [r0, #0x18]
700aacae: a801         	add	r0, sp, #0x4
700aacb0: f04f 32ff    	mov.w	r2, #0xffffffff
700aacb4: f007 fcac    	bl	0x700b2610 <Sciclient_rmIrqSetRaw> @ imm = #0x7958
700aacb8: 900a         	str	r0, [sp, #0x28]
700aacba: 980a         	ldr	r0, [sp, #0x28]
700aacbc: bb00         	cbnz	r0, 0x700aad00 <Sciclient_rmIrqVintAdd+0xf0> @ imm = #0x40
700aacbe: e7ff         	b	0x700aacc0 <Sciclient_rmIrqVintAdd+0xb0> @ imm = #-0x2
700aacc0: 980b         	ldr	r0, [sp, #0x2c]
700aacc2: 8a00         	ldrh	r0, [r0, #0x10]
700aacc4: f007 faf4    	bl	0x700b22b0 <Sciclient_rmIaGetInst> @ imm = #0x75e8
700aacc8: 9008         	str	r0, [sp, #0x20]
700aacca: 9808         	ldr	r0, [sp, #0x20]
700aaccc: b1b8         	cbz	r0, 0x700aacfe <Sciclient_rmIrqVintAdd+0xee> @ imm = #0x2e
700aacce: e7ff         	b	0x700aacd0 <Sciclient_rmIrqVintAdd+0xc0> @ imm = #-0x2
700aacd0: 9808         	ldr	r0, [sp, #0x20]
700aacd2: 6901         	ldr	r1, [r0, #0x10]
700aacd4: 980b         	ldr	r0, [sp, #0x2c]
700aacd6: 8a42         	ldrh	r2, [r0, #0x12]
700aacd8: 5c88         	ldrb	r0, [r1, r2]
700aacda: 3001         	adds	r0, #0x1
700aacdc: 5488         	strb	r0, [r1, r2]
700aacde: 980b         	ldr	r0, [sp, #0x2c]
700aace0: 8a40         	ldrh	r0, [r0, #0x12]
700aace2: b958         	cbnz	r0, 0x700aacfc <Sciclient_rmIrqVintAdd+0xec> @ imm = #0x16
700aace4: e7ff         	b	0x700aace6 <Sciclient_rmIrqVintAdd+0xd6> @ imm = #-0x2
700aace6: 980b         	ldr	r0, [sp, #0x2c]
700aace8: 7d00         	ldrb	r0, [r0, #0x14]
700aacea: b938         	cbnz	r0, 0x700aacfc <Sciclient_rmIrqVintAdd+0xec> @ imm = #0xe
700aacec: e7ff         	b	0x700aacee <Sciclient_rmIrqVintAdd+0xde> @ imm = #-0x2
700aacee: 980b         	ldr	r0, [sp, #0x2c]
700aacf0: 89c0         	ldrh	r0, [r0, #0xe]
700aacf2: 9908         	ldr	r1, [sp, #0x20]
700aacf4: 890a         	ldrh	r2, [r1, #0x8]
700aacf6: 1a80         	subs	r0, r0, r2
700aacf8: 8288         	strh	r0, [r1, #0x14]
700aacfa: e7ff         	b	0x700aacfc <Sciclient_rmIrqVintAdd+0xec> @ imm = #-0x2
700aacfc: e7ff         	b	0x700aacfe <Sciclient_rmIrqVintAdd+0xee> @ imm = #-0x2
700aacfe: e7ff         	b	0x700aad00 <Sciclient_rmIrqVintAdd+0xf0> @ imm = #-0x2
700aad00: e7ff         	b	0x700aad02 <Sciclient_rmIrqVintAdd+0xf2> @ imm = #-0x2
700aad02: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700aad06: 07c0         	lsls	r0, r0, #0x1f
700aad08: b170         	cbz	r0, 0x700aad28 <Sciclient_rmIrqVintAdd+0x118> @ imm = #0x1c
700aad0a: e7ff         	b	0x700aad0c <Sciclient_rmIrqVintAdd+0xfc> @ imm = #-0x2
700aad0c: 980b         	ldr	r0, [sp, #0x2c]
700aad0e: f7f9 fa4f    	bl	0x700a41b0 <Sciclient_rmIrqFindRoute> @ imm = #-0x6b62
700aad12: 900a         	str	r0, [sp, #0x28]
700aad14: 980a         	ldr	r0, [sp, #0x28]
700aad16: b930         	cbnz	r0, 0x700aad26 <Sciclient_rmIrqVintAdd+0x116> @ imm = #0xc
700aad18: e7ff         	b	0x700aad1a <Sciclient_rmIrqVintAdd+0x10a> @ imm = #-0x2
700aad1a: 980b         	ldr	r0, [sp, #0x2c]
700aad1c: 2101         	movs	r1, #0x1
700aad1e: f7fc fc2f    	bl	0x700a7580 <Sciclient_rmIrqProgramRoute> @ imm = #-0x37a2
700aad22: 900a         	str	r0, [sp, #0x28]
700aad24: e7ff         	b	0x700aad26 <Sciclient_rmIrqVintAdd+0x116> @ imm = #-0x2
700aad26: e7ff         	b	0x700aad28 <Sciclient_rmIrqVintAdd+0x118> @ imm = #-0x2
700aad28: 980a         	ldr	r0, [sp, #0x28]
700aad2a: b00c         	add	sp, #0x30
700aad2c: bd80         	pop	{r7, pc}
700aad2e: 0000         	movs	r0, r0

700aad30 <UART_udmaIsrTx>:
700aad30: b580         	push	{r7, lr}
700aad32: b090         	sub	sp, #0x40
700aad34: 900f         	str	r0, [sp, #0x3c]
700aad36: 910e         	str	r1, [sp, #0x38]
700aad38: 920d         	str	r2, [sp, #0x34]
700aad3a: 2000         	movs	r0, #0x0
700aad3c: 9004         	str	r0, [sp, #0x10]
700aad3e: 980d         	ldr	r0, [sp, #0x34]
700aad40: 2800         	cmp	r0, #0x0
700aad42: f000 8081    	beq.w	0x700aae48 <UART_udmaIsrTx+0x118> @ imm = #0x102
700aad46: e7ff         	b	0x700aad48 <UART_udmaIsrTx+0x18> @ imm = #-0x2
700aad48: 980d         	ldr	r0, [sp, #0x34]
700aad4a: 9006         	str	r0, [sp, #0x18]
700aad4c: 9806         	ldr	r0, [sp, #0x18]
700aad4e: 6840         	ldr	r0, [r0, #0x4]
700aad50: 9005         	str	r0, [sp, #0x14]
700aad52: 9806         	ldr	r0, [sp, #0x18]
700aad54: 6840         	ldr	r0, [r0, #0x4]
700aad56: 6cc0         	ldr	r0, [r0, #0x4c]
700aad58: 9007         	str	r0, [sp, #0x1c]
700aad5a: 9807         	ldr	r0, [sp, #0x1c]
700aad5c: 6840         	ldr	r0, [r0, #0x4]
700aad5e: 9008         	str	r0, [sp, #0x20]
700aad60: 980e         	ldr	r0, [sp, #0x38]
700aad62: 2801         	cmp	r0, #0x1
700aad64: d16b         	bne	0x700aae3e <UART_udmaIsrTx+0x10e> @ imm = #0xd6
700aad66: e7ff         	b	0x700aad68 <UART_udmaIsrTx+0x38> @ imm = #-0x2
700aad68: 9907         	ldr	r1, [sp, #0x1c]
700aad6a: 6948         	ldr	r0, [r1, #0x14]
700aad6c: 69c9         	ldr	r1, [r1, #0x1c]
700aad6e: 220a         	movs	r2, #0xa
700aad70: f00b fc76    	bl	0x700b6660 <CacheP_inv> @ imm = #0xb8ec
700aad74: 9808         	ldr	r0, [sp, #0x20]
700aad76: f006 f80b    	bl	0x700b0d90 <Udma_chGetCqRingHandle> @ imm = #0x6016
700aad7a: a90a         	add	r1, sp, #0x28
700aad7c: f004 fd00    	bl	0x700af780 <Udma_ringDequeueRaw> @ imm = #0x4a00
700aad80: 900c         	str	r0, [sp, #0x30]
700aad82: 980c         	ldr	r0, [sp, #0x30]
700aad84: b988         	cbnz	r0, 0x700aadaa <UART_udmaIsrTx+0x7a> @ imm = #0x22
700aad86: e7ff         	b	0x700aad88 <UART_udmaIsrTx+0x58> @ imm = #-0x2
700aad88: 980a         	ldr	r0, [sp, #0x28]
700aad8a: 990b         	ldr	r1, [sp, #0x2c]
700aad8c: 4308         	orrs	r0, r1
700aad8e: b160         	cbz	r0, 0x700aadaa <UART_udmaIsrTx+0x7a> @ imm = #0x18
700aad90: e7ff         	b	0x700aad92 <UART_udmaIsrTx+0x62> @ imm = #-0x2
700aad92: 980a         	ldr	r0, [sp, #0x28]
700aad94: 9009         	str	r0, [sp, #0x24]
700aad96: 9906         	ldr	r1, [sp, #0x18]
700aad98: 2000         	movs	r0, #0x0
700aad9a: 6488         	str	r0, [r1, #0x48]
700aad9c: 9809         	ldr	r0, [sp, #0x24]
700aad9e: 6800         	ldr	r0, [r0]
700aada0: f36f 509f    	bfc	r0, #22, #10
700aada4: 9906         	ldr	r1, [sp, #0x18]
700aada6: 6408         	str	r0, [r1, #0x40]
700aada8: e003         	b	0x700aadb2 <UART_udmaIsrTx+0x82> @ imm = #0x6
700aadaa: 9906         	ldr	r1, [sp, #0x18]
700aadac: 200a         	movs	r0, #0xa
700aadae: 6488         	str	r0, [r1, #0x48]
700aadb0: e7ff         	b	0x700aadb2 <UART_udmaIsrTx+0x82> @ imm = #-0x2
700aadb2: 9805         	ldr	r0, [sp, #0x14]
700aadb4: 6d40         	ldr	r0, [r0, #0x54]
700aadb6: 4780         	blx	r0
700aadb8: 9003         	str	r0, [sp, #0xc]
700aadba: e7ff         	b	0x700aadbc <UART_udmaIsrTx+0x8c> @ imm = #-0x2
700aadbc: 9806         	ldr	r0, [sp, #0x18]
700aadbe: 6800         	ldr	r0, [r0]
700aadc0: f008 fb8e    	bl	0x700b34e0 <UART_readLineStatus> @ imm = #0x871c
700aadc4: 9004         	str	r0, [sp, #0x10]
700aadc6: 9805         	ldr	r0, [sp, #0x14]
700aadc8: 6d40         	ldr	r0, [r0, #0x54]
700aadca: 4780         	blx	r0
700aadcc: 9903         	ldr	r1, [sp, #0xc]
700aadce: 1a40         	subs	r0, r0, r1
700aadd0: 9002         	str	r0, [sp, #0x8]
700aadd2: e7ff         	b	0x700aadd4 <UART_udmaIsrTx+0xa4> @ imm = #-0x2
700aadd4: 9804         	ldr	r0, [sp, #0x10]
700aadd6: f000 0160    	and	r1, r0, #0x60
700aadda: 2000         	movs	r0, #0x0
700aaddc: 2960         	cmp	r1, #0x60
700aadde: 9001         	str	r0, [sp, #0x4]
700aade0: d00d         	beq	0x700aadfe <UART_udmaIsrTx+0xce> @ imm = #0x1a
700aade2: e7ff         	b	0x700aade4 <UART_udmaIsrTx+0xb4> @ imm = #-0x2
700aade4: 9802         	ldr	r0, [sp, #0x8]
700aade6: 9906         	ldr	r1, [sp, #0x18]
700aade8: 6e8a         	ldr	r2, [r1, #0x68]
700aadea: 6ec9         	ldr	r1, [r1, #0x6c]
700aadec: 1a80         	subs	r0, r0, r2
700aadee: f04f 0000    	mov.w	r0, #0x0
700aadf2: eb70 0101    	sbcs.w	r1, r0, r1
700aadf6: bf38         	it	lo
700aadf8: 2001         	movlo	r0, #0x1
700aadfa: 9001         	str	r0, [sp, #0x4]
700aadfc: e7ff         	b	0x700aadfe <UART_udmaIsrTx+0xce> @ imm = #-0x2
700aadfe: 9801         	ldr	r0, [sp, #0x4]
700aae00: 07c0         	lsls	r0, r0, #0x1f
700aae02: 2800         	cmp	r0, #0x0
700aae04: d1da         	bne	0x700aadbc <UART_udmaIsrTx+0x8c> @ imm = #-0x4c
700aae06: e7ff         	b	0x700aae08 <UART_udmaIsrTx+0xd8> @ imm = #-0x2
700aae08: 9802         	ldr	r0, [sp, #0x8]
700aae0a: 9906         	ldr	r1, [sp, #0x18]
700aae0c: 6e8a         	ldr	r2, [r1, #0x68]
700aae0e: 6ec9         	ldr	r1, [r1, #0x6c]
700aae10: 1a80         	subs	r0, r0, r2
700aae12: f04f 0000    	mov.w	r0, #0x0
700aae16: 4188         	sbcs	r0, r1
700aae18: d307         	blo	0x700aae2a <UART_udmaIsrTx+0xfa> @ imm = #0xe
700aae1a: e7ff         	b	0x700aae1c <UART_udmaIsrTx+0xec> @ imm = #-0x2
700aae1c: 9906         	ldr	r1, [sp, #0x18]
700aae1e: 2001         	movs	r0, #0x1
700aae20: 6488         	str	r0, [r1, #0x48]
700aae22: 9906         	ldr	r1, [sp, #0x18]
700aae24: 68c8         	ldr	r0, [r1, #0xc]
700aae26: 6408         	str	r0, [r1, #0x40]
700aae28: e008         	b	0x700aae3c <UART_udmaIsrTx+0x10c> @ imm = #0x10
700aae2a: 9806         	ldr	r0, [sp, #0x18]
700aae2c: 6841         	ldr	r1, [r0, #0x4]
700aae2e: 6e09         	ldr	r1, [r1, #0x60]
700aae30: 4788         	blx	r1
700aae32: 9806         	ldr	r0, [sp, #0x18]
700aae34: 303c         	adds	r0, #0x3c
700aae36: f009 fed3    	bl	0x700b4be0 <UART_lld_Transaction_deInit> @ imm = #0x9da6
700aae3a: e7ff         	b	0x700aae3c <UART_udmaIsrTx+0x10c> @ imm = #-0x2
700aae3c: e003         	b	0x700aae46 <UART_udmaIsrTx+0x116> @ imm = #0x6
700aae3e: 9906         	ldr	r1, [sp, #0x18]
700aae40: 200a         	movs	r0, #0xa
700aae42: 6488         	str	r0, [r1, #0x48]
700aae44: e7ff         	b	0x700aae46 <UART_udmaIsrTx+0x116> @ imm = #-0x2
700aae46: e7ff         	b	0x700aae48 <UART_udmaIsrTx+0x118> @ imm = #-0x2
700aae48: b010         	add	sp, #0x40
700aae4a: bd80         	pop	{r7, pc}
700aae4c: 0000         	movs	r0, r0
700aae4e: 0000         	movs	r0, r0

700aae50 <_tx_mutex_delete>:
700aae50: b580         	push	{r7, lr}
700aae52: b088         	sub	sp, #0x20
700aae54: 9007         	str	r0, [sp, #0x1c]
700aae56: f7f7 eede    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x8244
700aae5a: 9006         	str	r0, [sp, #0x18]
700aae5c: 9907         	ldr	r1, [sp, #0x1c]
700aae5e: 2000         	movs	r0, #0x0
700aae60: 6008         	str	r0, [r1]
700aae62: f247 10f8    	movw	r0, #0x71f8
700aae66: f2c7 0008    	movt	r0, #0x7008
700aae6a: 6801         	ldr	r1, [r0]
700aae6c: 3901         	subs	r1, #0x1
700aae6e: 6001         	str	r1, [r0]
700aae70: 6800         	ldr	r0, [r0]
700aae72: b938         	cbnz	r0, 0x700aae84 <_tx_mutex_delete+0x34> @ imm = #0xe
700aae74: e7ff         	b	0x700aae76 <_tx_mutex_delete+0x26> @ imm = #-0x2
700aae76: f247 11fc    	movw	r1, #0x71fc
700aae7a: f2c7 0108    	movt	r1, #0x7008
700aae7e: 2000         	movs	r0, #0x0
700aae80: 6008         	str	r0, [r1]
700aae82: e01c         	b	0x700aaebe <_tx_mutex_delete+0x6e> @ imm = #0x38
700aae84: 9807         	ldr	r0, [sp, #0x1c]
700aae86: 6a00         	ldr	r0, [r0, #0x20]
700aae88: 9001         	str	r0, [sp, #0x4]
700aae8a: 9807         	ldr	r0, [sp, #0x1c]
700aae8c: 6a40         	ldr	r0, [r0, #0x24]
700aae8e: 9000         	str	r0, [sp]
700aae90: 9800         	ldr	r0, [sp]
700aae92: 9901         	ldr	r1, [sp, #0x4]
700aae94: 6248         	str	r0, [r1, #0x24]
700aae96: 9801         	ldr	r0, [sp, #0x4]
700aae98: 9900         	ldr	r1, [sp]
700aae9a: 6208         	str	r0, [r1, #0x20]
700aae9c: f247 10fc    	movw	r0, #0x71fc
700aaea0: f2c7 0008    	movt	r0, #0x7008
700aaea4: 6800         	ldr	r0, [r0]
700aaea6: 9907         	ldr	r1, [sp, #0x1c]
700aaea8: 4288         	cmp	r0, r1
700aaeaa: d107         	bne	0x700aaebc <_tx_mutex_delete+0x6c> @ imm = #0xe
700aaeac: e7ff         	b	0x700aaeae <_tx_mutex_delete+0x5e> @ imm = #-0x2
700aaeae: 9801         	ldr	r0, [sp, #0x4]
700aaeb0: f247 11fc    	movw	r1, #0x71fc
700aaeb4: f2c7 0108    	movt	r1, #0x7008
700aaeb8: 6008         	str	r0, [r1]
700aaeba: e7ff         	b	0x700aaebc <_tx_mutex_delete+0x6c> @ imm = #-0x2
700aaebc: e7ff         	b	0x700aaebe <_tx_mutex_delete+0x6e> @ imm = #-0x2
700aaebe: f64a 217c    	movw	r1, #0xaa7c
700aaec2: f2c7 0108    	movt	r1, #0x7008
700aaec6: 6808         	ldr	r0, [r1]
700aaec8: 3001         	adds	r0, #0x1
700aaeca: 6008         	str	r0, [r1]
700aaecc: 9807         	ldr	r0, [sp, #0x1c]
700aaece: 6980         	ldr	r0, [r0, #0x18]
700aaed0: 9005         	str	r0, [sp, #0x14]
700aaed2: 9907         	ldr	r1, [sp, #0x1c]
700aaed4: 2000         	movs	r0, #0x0
700aaed6: 6188         	str	r0, [r1, #0x18]
700aaed8: 9907         	ldr	r1, [sp, #0x1c]
700aaeda: 69c9         	ldr	r1, [r1, #0x1c]
700aaedc: 9102         	str	r1, [sp, #0x8]
700aaede: 9907         	ldr	r1, [sp, #0x1c]
700aaee0: 61c8         	str	r0, [r1, #0x1c]
700aaee2: 9807         	ldr	r0, [sp, #0x1c]
700aaee4: 68c0         	ldr	r0, [r0, #0xc]
700aaee6: 9003         	str	r0, [sp, #0xc]
700aaee8: 9803         	ldr	r0, [sp, #0xc]
700aaeea: b168         	cbz	r0, 0x700aaf08 <_tx_mutex_delete+0xb8> @ imm = #0x1a
700aaeec: e7ff         	b	0x700aaeee <_tx_mutex_delete+0x9e> @ imm = #-0x2
700aaeee: 9907         	ldr	r1, [sp, #0x1c]
700aaef0: 2001         	movs	r0, #0x1
700aaef2: 6088         	str	r0, [r1, #0x8]
700aaef4: 9806         	ldr	r0, [sp, #0x18]
700aaef6: f7f8 e80e    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x7fe4
700aaefa: 9807         	ldr	r0, [sp, #0x1c]
700aaefc: f7f7 fb68    	bl	0x700a25d0 <_tx_mutex_put> @ imm = #-0x8930
700aaf00: f7f7 ee88    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x82f0
700aaf04: 9006         	str	r0, [sp, #0x18]
700aaf06: e7ff         	b	0x700aaf08 <_tx_mutex_delete+0xb8> @ imm = #-0x2
700aaf08: 9806         	ldr	r0, [sp, #0x18]
700aaf0a: f7f8 e804    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x7ff8
700aaf0e: e7ff         	b	0x700aaf10 <_tx_mutex_delete+0xc0> @ imm = #-0x2
700aaf10: 9802         	ldr	r0, [sp, #0x8]
700aaf12: b1c8         	cbz	r0, 0x700aaf48 <_tx_mutex_delete+0xf8> @ imm = #0x32
700aaf14: e7ff         	b	0x700aaf16 <_tx_mutex_delete+0xc6> @ imm = #-0x2
700aaf16: 9802         	ldr	r0, [sp, #0x8]
700aaf18: 3801         	subs	r0, #0x1
700aaf1a: 9002         	str	r0, [sp, #0x8]
700aaf1c: f7f7 ee7a    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x830c
700aaf20: 9006         	str	r0, [sp, #0x18]
700aaf22: 9905         	ldr	r1, [sp, #0x14]
700aaf24: 2000         	movs	r0, #0x0
700aaf26: 66c8         	str	r0, [r1, #0x6c]
700aaf28: 9905         	ldr	r1, [sp, #0x14]
700aaf2a: 2001         	movs	r0, #0x1
700aaf2c: f8c1 0088    	str.w	r0, [r1, #0x88]
700aaf30: 9805         	ldr	r0, [sp, #0x14]
700aaf32: 6f40         	ldr	r0, [r0, #0x74]
700aaf34: 9004         	str	r0, [sp, #0x10]
700aaf36: 9805         	ldr	r0, [sp, #0x14]
700aaf38: f7fc fbea    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #-0x382c
700aaf3c: 9806         	ldr	r0, [sp, #0x18]
700aaf3e: f7f7 efea    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x802c
700aaf42: 9804         	ldr	r0, [sp, #0x10]
700aaf44: 9005         	str	r0, [sp, #0x14]
700aaf46: e7e3         	b	0x700aaf10 <_tx_mutex_delete+0xc0> @ imm = #-0x3a
700aaf48: f7f7 ee64    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x8338
700aaf4c: 9006         	str	r0, [sp, #0x18]
700aaf4e: f64a 217c    	movw	r1, #0xaa7c
700aaf52: f2c7 0108    	movt	r1, #0x7008
700aaf56: 6808         	ldr	r0, [r1]
700aaf58: 3801         	subs	r0, #0x1
700aaf5a: 6008         	str	r0, [r1]
700aaf5c: 9806         	ldr	r0, [sp, #0x18]
700aaf5e: f7f7 efda    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x804c
700aaf62: f007 fedd    	bl	0x700b2d20 <_tx_thread_system_preempt_check> @ imm = #0x7dba
700aaf66: 2000         	movs	r0, #0x0
700aaf68: b008         	add	sp, #0x20
700aaf6a: bd80         	pop	{r7, pc}
700aaf6c: 0000         	movs	r0, r0
700aaf6e: 0000         	movs	r0, r0

700aaf70 <_txe_mutex_create>:
700aaf70: b580         	push	{r7, lr}
700aaf72: b088         	sub	sp, #0x20
700aaf74: 9007         	str	r0, [sp, #0x1c]
700aaf76: 9106         	str	r1, [sp, #0x18]
700aaf78: 9205         	str	r2, [sp, #0x14]
700aaf7a: 9304         	str	r3, [sp, #0x10]
700aaf7c: 2000         	movs	r0, #0x0
700aaf7e: 9002         	str	r0, [sp, #0x8]
700aaf80: 9807         	ldr	r0, [sp, #0x1c]
700aaf82: b918         	cbnz	r0, 0x700aaf8c <_txe_mutex_create+0x1c> @ imm = #0x6
700aaf84: e7ff         	b	0x700aaf86 <_txe_mutex_create+0x16> @ imm = #-0x2
700aaf86: 201c         	movs	r0, #0x1c
700aaf88: 9002         	str	r0, [sp, #0x8]
700aaf8a: e059         	b	0x700ab040 <_txe_mutex_create+0xd0> @ imm = #0xb2
700aaf8c: 9804         	ldr	r0, [sp, #0x10]
700aaf8e: 2834         	cmp	r0, #0x34
700aaf90: d003         	beq	0x700aaf9a <_txe_mutex_create+0x2a> @ imm = #0x6
700aaf92: e7ff         	b	0x700aaf94 <_txe_mutex_create+0x24> @ imm = #-0x2
700aaf94: 201c         	movs	r0, #0x1c
700aaf96: 9002         	str	r0, [sp, #0x8]
700aaf98: e051         	b	0x700ab03e <_txe_mutex_create+0xce> @ imm = #0xa2
700aaf9a: f7f7 ee3c    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x8388
700aaf9e: 9003         	str	r0, [sp, #0xc]
700aafa0: f64a 217c    	movw	r1, #0xaa7c
700aafa4: f2c7 0108    	movt	r1, #0x7008
700aafa8: 6808         	ldr	r0, [r1]
700aafaa: 3001         	adds	r0, #0x1
700aafac: 6008         	str	r0, [r1]
700aafae: 9803         	ldr	r0, [sp, #0xc]
700aafb0: f7f7 efb0    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x80a0
700aafb4: f247 10fc    	movw	r0, #0x71fc
700aafb8: f2c7 0008    	movt	r0, #0x7008
700aafbc: 6800         	ldr	r0, [r0]
700aafbe: 9000         	str	r0, [sp]
700aafc0: 2000         	movs	r0, #0x0
700aafc2: 9001         	str	r0, [sp, #0x4]
700aafc4: e7ff         	b	0x700aafc6 <_txe_mutex_create+0x56> @ imm = #-0x2
700aafc6: 9801         	ldr	r0, [sp, #0x4]
700aafc8: f247 11f8    	movw	r1, #0x71f8
700aafcc: f2c7 0108    	movt	r1, #0x7008
700aafd0: 6809         	ldr	r1, [r1]
700aafd2: 4288         	cmp	r0, r1
700aafd4: d20f         	bhs	0x700aaff6 <_txe_mutex_create+0x86> @ imm = #0x1e
700aafd6: e7ff         	b	0x700aafd8 <_txe_mutex_create+0x68> @ imm = #-0x2
700aafd8: 9807         	ldr	r0, [sp, #0x1c]
700aafda: 9900         	ldr	r1, [sp]
700aafdc: 4288         	cmp	r0, r1
700aafde: d101         	bne	0x700aafe4 <_txe_mutex_create+0x74> @ imm = #0x2
700aafe0: e7ff         	b	0x700aafe2 <_txe_mutex_create+0x72> @ imm = #-0x2
700aafe2: e008         	b	0x700aaff6 <_txe_mutex_create+0x86> @ imm = #0x10
700aafe4: 9800         	ldr	r0, [sp]
700aafe6: 6a00         	ldr	r0, [r0, #0x20]
700aafe8: 9000         	str	r0, [sp]
700aafea: e7ff         	b	0x700aafec <_txe_mutex_create+0x7c> @ imm = #-0x2
700aafec: e7ff         	b	0x700aafee <_txe_mutex_create+0x7e> @ imm = #-0x2
700aafee: 9801         	ldr	r0, [sp, #0x4]
700aaff0: 3001         	adds	r0, #0x1
700aaff2: 9001         	str	r0, [sp, #0x4]
700aaff4: e7e7         	b	0x700aafc6 <_txe_mutex_create+0x56> @ imm = #-0x32
700aaff6: f7f7 ee0e    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x83e4
700aaffa: 9003         	str	r0, [sp, #0xc]
700aaffc: f64a 217c    	movw	r1, #0xaa7c
700ab000: f2c7 0108    	movt	r1, #0x7008
700ab004: 6808         	ldr	r0, [r1]
700ab006: 3801         	subs	r0, #0x1
700ab008: 6008         	str	r0, [r1]
700ab00a: 9803         	ldr	r0, [sp, #0xc]
700ab00c: f7f7 ef82    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x80fc
700ab010: f007 fe86    	bl	0x700b2d20 <_tx_thread_system_preempt_check> @ imm = #0x7d0c
700ab014: 9807         	ldr	r0, [sp, #0x1c]
700ab016: 9900         	ldr	r1, [sp]
700ab018: 4288         	cmp	r0, r1
700ab01a: d103         	bne	0x700ab024 <_txe_mutex_create+0xb4> @ imm = #0x6
700ab01c: e7ff         	b	0x700ab01e <_txe_mutex_create+0xae> @ imm = #-0x2
700ab01e: 201c         	movs	r0, #0x1c
700ab020: 9002         	str	r0, [sp, #0x8]
700ab022: e00b         	b	0x700ab03c <_txe_mutex_create+0xcc> @ imm = #0x16
700ab024: 9805         	ldr	r0, [sp, #0x14]
700ab026: 2801         	cmp	r0, #0x1
700ab028: d007         	beq	0x700ab03a <_txe_mutex_create+0xca> @ imm = #0xe
700ab02a: e7ff         	b	0x700ab02c <_txe_mutex_create+0xbc> @ imm = #-0x2
700ab02c: 9805         	ldr	r0, [sp, #0x14]
700ab02e: b118         	cbz	r0, 0x700ab038 <_txe_mutex_create+0xc8> @ imm = #0x6
700ab030: e7ff         	b	0x700ab032 <_txe_mutex_create+0xc2> @ imm = #-0x2
700ab032: 201f         	movs	r0, #0x1f
700ab034: 9002         	str	r0, [sp, #0x8]
700ab036: e7ff         	b	0x700ab038 <_txe_mutex_create+0xc8> @ imm = #-0x2
700ab038: e7ff         	b	0x700ab03a <_txe_mutex_create+0xca> @ imm = #-0x2
700ab03a: e7ff         	b	0x700ab03c <_txe_mutex_create+0xcc> @ imm = #-0x2
700ab03c: e7ff         	b	0x700ab03e <_txe_mutex_create+0xce> @ imm = #-0x2
700ab03e: e7ff         	b	0x700ab040 <_txe_mutex_create+0xd0> @ imm = #-0x2
700ab040: 9802         	ldr	r0, [sp, #0x8]
700ab042: b9b0         	cbnz	r0, 0x700ab072 <_txe_mutex_create+0x102> @ imm = #0x2c
700ab044: e7ff         	b	0x700ab046 <_txe_mutex_create+0xd6> @ imm = #-0x2
700ab046: f248 1038    	movw	r0, #0x8138
700ab04a: f2c7 000b    	movt	r0, #0x700b
700ab04e: 6800         	ldr	r0, [r0]
700ab050: b170         	cbz	r0, 0x700ab070 <_txe_mutex_create+0x100> @ imm = #0x1c
700ab052: e7ff         	b	0x700ab054 <_txe_mutex_create+0xe4> @ imm = #-0x2
700ab054: f248 1038    	movw	r0, #0x8138
700ab058: f2c7 000b    	movt	r0, #0x700b
700ab05c: 6800         	ldr	r0, [r0]
700ab05e: 0900         	lsrs	r0, r0, #0x4
700ab060: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700ab064: d203         	bhs	0x700ab06e <_txe_mutex_create+0xfe> @ imm = #0x6
700ab066: e7ff         	b	0x700ab068 <_txe_mutex_create+0xf8> @ imm = #-0x2
700ab068: 2013         	movs	r0, #0x13
700ab06a: 9002         	str	r0, [sp, #0x8]
700ab06c: e7ff         	b	0x700ab06e <_txe_mutex_create+0xfe> @ imm = #-0x2
700ab06e: e7ff         	b	0x700ab070 <_txe_mutex_create+0x100> @ imm = #-0x2
700ab070: e7ff         	b	0x700ab072 <_txe_mutex_create+0x102> @ imm = #-0x2
700ab072: 9802         	ldr	r0, [sp, #0x8]
700ab074: b938         	cbnz	r0, 0x700ab086 <_txe_mutex_create+0x116> @ imm = #0xe
700ab076: e7ff         	b	0x700ab078 <_txe_mutex_create+0x108> @ imm = #-0x2
700ab078: 9807         	ldr	r0, [sp, #0x1c]
700ab07a: 9906         	ldr	r1, [sp, #0x18]
700ab07c: 9a05         	ldr	r2, [sp, #0x14]
700ab07e: f003 f917    	bl	0x700ae2b0 <_tx_mutex_create> @ imm = #0x322e
700ab082: 9002         	str	r0, [sp, #0x8]
700ab084: e7ff         	b	0x700ab086 <_txe_mutex_create+0x116> @ imm = #-0x2
700ab086: 9802         	ldr	r0, [sp, #0x8]
700ab088: b008         	add	sp, #0x20
700ab08a: bd80         	pop	{r7, pc}

700ab08c <__udivmoddi4>:
700ab08c: e1530001     	cmp	r3, r1
700ab090: 01520000     	cmpeq	r2, r0
700ab094: 9a000007     	bls	0x700ab0b8 <__udivmoddi4+0x2c> @ imm = #0x1c
700ab098: e59d2000     	ldr	r2, [sp]
700ab09c: e3520000     	cmp	r2, #0
700ab0a0: 0a000001     	beq	0x700ab0ac <__udivmoddi4+0x20> @ imm = #0x4
700ab0a4: e5820000     	str	r0, [r2]
700ab0a8: e5821004     	str	r1, [r2, #0x4]
700ab0ac: e3b01000     	movs	r1, #0
700ab0b0: e3b00000     	movs	r0, #0
700ab0b4: e12fff1e     	bx	lr
700ab0b8: e3530000     	cmp	r3, #0
700ab0bc: 03520000     	cmpeq	r2, #0
700ab0c0: 1a00000d     	bne	0x700ab0fc <__udivmoddi4+0x70> @ imm = #0x34
700ab0c4: e59d2000     	ldr	r2, [sp]
700ab0c8: e3520000     	cmp	r2, #0
700ab0cc: 0a000001     	beq	0x700ab0d8 <__udivmoddi4+0x4c> @ imm = #0x4
700ab0d0: e5820000     	str	r0, [r2]
700ab0d4: e5821004     	str	r1, [r2, #0x4]
700ab0d8: e1b02000     	movs	r2, r0
700ab0dc: e1b03001     	movs	r3, r1
700ab0e0: e3b01000     	movs	r1, #0
700ab0e4: e3b00000     	movs	r0, #0
700ab0e8: e3530000     	cmp	r3, #0
700ab0ec: 03520000     	cmpeq	r2, #0
700ab0f0: 11e01001     	mvnne	r1, r1
700ab0f4: 11e00000     	mvnne	r0, r0
700ab0f8: eaffd9b7     	b	0x700a17dc <__aeabi_ldiv0> @ imm = #-0x9924
700ab0fc: e92d40f0     	push	{r4, r5, r6, r7, lr}
700ab100: e1a04003     	mov	r4, r3
700ab104: e1a05002     	mov	r5, r2
700ab108: e1a03001     	mov	r3, r1
700ab10c: e1a02000     	mov	r2, r0
700ab110: e3b00000     	movs	r0, #0
700ab114: e3b01000     	movs	r1, #0
700ab118: e16f6f14     	clz	r6, r4
700ab11c: e3560020     	cmp	r6, #32
700ab120: 016f6f15     	clzeq	r6, r5
700ab124: 02866020     	addeq	r6, r6, #32
700ab128: e16f7f13     	clz	r7, r3
700ab12c: e3570020     	cmp	r7, #32
700ab130: 016f7f12     	clzeq	r7, r2
700ab134: 02877020     	addeq	r7, r7, #32
700ab138: e0566007     	subs	r6, r6, r7
700ab13c: e2567020     	subs	r7, r6, #32
700ab140: 21a04715     	lslhs	r4, r5, r7
700ab144: 23a05000     	movhs	r5, #0
700ab148: 32677000     	rsblo	r7, r7, #0
700ab14c: 31a04614     	lsllo	r4, r4, r6
700ab150: 31a07735     	lsrlo	r7, r5, r7
700ab154: 31844007     	orrlo	r4, r4, r7
700ab158: 31a05615     	lsllo	r5, r5, r6
700ab15c: e1530004     	cmp	r3, r4
700ab160: 01520005     	cmpeq	r2, r5
700ab164: 3a000001     	blo	0x700ab170 <__udivmoddi4+0xe4> @ imm = #0x4
700ab168: e0522005     	subs	r2, r2, r5
700ab16c: e0d33004     	sbcs	r3, r3, r4
700ab170: e0b00000     	adcs	r0, r0, r0
700ab174: e0b11001     	adcs	r1, r1, r1
700ab178: e1b050a5     	lsrs	r5, r5, #1
700ab17c: e1855f84     	orr	r5, r5, r4, lsl #31
700ab180: e1b040a4     	lsrs	r4, r4, #1
700ab184: e2566001     	subs	r6, r6, #1
700ab188: 5afffff3     	bpl	0x700ab15c <__udivmoddi4+0xd0> @ imm = #-0x34
700ab18c: e59d7014     	ldr	r7, [sp, #0x14]
700ab190: e3570000     	cmp	r7, #0
700ab194: 0a000001     	beq	0x700ab1a0 <__udivmoddi4+0x114> @ imm = #0x4
700ab198: e5872000     	str	r2, [r7]
700ab19c: e5873004     	str	r3, [r7, #0x4]
700ab1a0: e8bd80f0     	pop	{r4, r5, r6, r7, pc}
		...

700ab1b0 <CSL_bcdmaChanOpDecChanStats>:
700ab1b0: b580         	push	{r7, lr}
700ab1b2: b088         	sub	sp, #0x20
700ab1b4: 9007         	str	r0, [sp, #0x1c]
700ab1b6: 9106         	str	r1, [sp, #0x18]
700ab1b8: 9205         	str	r2, [sp, #0x14]
700ab1ba: 9304         	str	r3, [sp, #0x10]
700ab1bc: 2000         	movs	r0, #0x0
700ab1be: 9003         	str	r0, [sp, #0xc]
700ab1c0: 9804         	ldr	r0, [sp, #0x10]
700ab1c2: b920         	cbnz	r0, 0x700ab1ce <CSL_bcdmaChanOpDecChanStats+0x1e> @ imm = #0x8
700ab1c4: e7ff         	b	0x700ab1c6 <CSL_bcdmaChanOpDecChanStats+0x16> @ imm = #-0x2
700ab1c6: f06f 0001    	mvn	r0, #0x1
700ab1ca: 9003         	str	r0, [sp, #0xc]
700ab1cc: e078         	b	0x700ab2c0 <CSL_bcdmaChanOpDecChanStats+0x110> @ imm = #0xf0
700ab1ce: 9804         	ldr	r0, [sp, #0x10]
700ab1d0: 9002         	str	r0, [sp, #0x8]
700ab1d2: 9806         	ldr	r0, [sp, #0x18]
700ab1d4: 9001         	str	r0, [sp, #0x4]
700ab1d6: b140         	cbz	r0, 0x700ab1ea <CSL_bcdmaChanOpDecChanStats+0x3a> @ imm = #0x10
700ab1d8: e7ff         	b	0x700ab1da <CSL_bcdmaChanOpDecChanStats+0x2a> @ imm = #-0x2
700ab1da: 9801         	ldr	r0, [sp, #0x4]
700ab1dc: 2801         	cmp	r0, #0x1
700ab1de: d026         	beq	0x700ab22e <CSL_bcdmaChanOpDecChanStats+0x7e> @ imm = #0x4c
700ab1e0: e7ff         	b	0x700ab1e2 <CSL_bcdmaChanOpDecChanStats+0x32> @ imm = #-0x2
700ab1e2: 9801         	ldr	r0, [sp, #0x4]
700ab1e4: 2802         	cmp	r0, #0x2
700ab1e6: d044         	beq	0x700ab272 <CSL_bcdmaChanOpDecChanStats+0xc2> @ imm = #0x88
700ab1e8: e065         	b	0x700ab2b6 <CSL_bcdmaChanOpDecChanStats+0x106> @ imm = #0xca
700ab1ea: 9807         	ldr	r0, [sp, #0x1c]
700ab1ec: 6880         	ldr	r0, [r0, #0x8]
700ab1ee: 9905         	ldr	r1, [sp, #0x14]
700ab1f0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab1f4: f500 6080    	add.w	r0, r0, #0x400
700ab1f8: 9902         	ldr	r1, [sp, #0x8]
700ab1fa: 6809         	ldr	r1, [r1]
700ab1fc: f009 ff98    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x9f30
700ab200: 9807         	ldr	r0, [sp, #0x1c]
700ab202: 6880         	ldr	r0, [r0, #0x8]
700ab204: 9905         	ldr	r1, [sp, #0x14]
700ab206: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab20a: f500 6081    	add.w	r0, r0, #0x408
700ab20e: 9902         	ldr	r1, [sp, #0x8]
700ab210: 6849         	ldr	r1, [r1, #0x4]
700ab212: f009 ff8d    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x9f1a
700ab216: 9807         	ldr	r0, [sp, #0x1c]
700ab218: 6880         	ldr	r0, [r0, #0x8]
700ab21a: 9905         	ldr	r1, [sp, #0x14]
700ab21c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab220: f500 6082    	add.w	r0, r0, #0x410
700ab224: 9902         	ldr	r1, [sp, #0x8]
700ab226: 6889         	ldr	r1, [r1, #0x8]
700ab228: f009 ff82    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x9f04
700ab22c: e047         	b	0x700ab2be <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x8e
700ab22e: 9807         	ldr	r0, [sp, #0x1c]
700ab230: 6900         	ldr	r0, [r0, #0x10]
700ab232: 9905         	ldr	r1, [sp, #0x14]
700ab234: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab238: f500 6080    	add.w	r0, r0, #0x400
700ab23c: 9902         	ldr	r1, [sp, #0x8]
700ab23e: 6809         	ldr	r1, [r1]
700ab240: f009 ff76    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x9eec
700ab244: 9807         	ldr	r0, [sp, #0x1c]
700ab246: 6900         	ldr	r0, [r0, #0x10]
700ab248: 9905         	ldr	r1, [sp, #0x14]
700ab24a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab24e: f500 6081    	add.w	r0, r0, #0x408
700ab252: 9902         	ldr	r1, [sp, #0x8]
700ab254: 6849         	ldr	r1, [r1, #0x4]
700ab256: f009 ff6b    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x9ed6
700ab25a: 9807         	ldr	r0, [sp, #0x1c]
700ab25c: 6900         	ldr	r0, [r0, #0x10]
700ab25e: 9905         	ldr	r1, [sp, #0x14]
700ab260: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab264: f500 6082    	add.w	r0, r0, #0x410
700ab268: 9902         	ldr	r1, [sp, #0x8]
700ab26a: 6889         	ldr	r1, [r1, #0x8]
700ab26c: f009 ff60    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x9ec0
700ab270: e025         	b	0x700ab2be <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x4a
700ab272: 9807         	ldr	r0, [sp, #0x1c]
700ab274: 6980         	ldr	r0, [r0, #0x18]
700ab276: 9905         	ldr	r1, [sp, #0x14]
700ab278: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab27c: f500 6080    	add.w	r0, r0, #0x400
700ab280: 9902         	ldr	r1, [sp, #0x8]
700ab282: 6809         	ldr	r1, [r1]
700ab284: f009 ff54    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x9ea8
700ab288: 9807         	ldr	r0, [sp, #0x1c]
700ab28a: 6980         	ldr	r0, [r0, #0x18]
700ab28c: 9905         	ldr	r1, [sp, #0x14]
700ab28e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab292: f500 6081    	add.w	r0, r0, #0x408
700ab296: 9902         	ldr	r1, [sp, #0x8]
700ab298: 68c9         	ldr	r1, [r1, #0xc]
700ab29a: f009 ff49    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x9e92
700ab29e: 9807         	ldr	r0, [sp, #0x1c]
700ab2a0: 6980         	ldr	r0, [r0, #0x18]
700ab2a2: 9905         	ldr	r1, [sp, #0x14]
700ab2a4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab2a8: f500 6082    	add.w	r0, r0, #0x410
700ab2ac: 9902         	ldr	r1, [sp, #0x8]
700ab2ae: 6909         	ldr	r1, [r1, #0x10]
700ab2b0: f009 ff3e    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x9e7c
700ab2b4: e003         	b	0x700ab2be <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x6
700ab2b6: f06f 0001    	mvn	r0, #0x1
700ab2ba: 9003         	str	r0, [sp, #0xc]
700ab2bc: e7ff         	b	0x700ab2be <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #-0x2
700ab2be: e7ff         	b	0x700ab2c0 <CSL_bcdmaChanOpDecChanStats+0x110> @ imm = #-0x2
700ab2c0: 9803         	ldr	r0, [sp, #0xc]
700ab2c2: b008         	add	sp, #0x20
700ab2c4: bd80         	pop	{r7, pc}
		...
700ab2ce: 0000         	movs	r0, r0

700ab2d0 <UART_divisorLatchWrite>:
700ab2d0: b580         	push	{r7, lr}
700ab2d2: b08c         	sub	sp, #0x30
700ab2d4: 900b         	str	r0, [sp, #0x2c]
700ab2d6: 910a         	str	r1, [sp, #0x28]
700ab2d8: 980b         	ldr	r0, [sp, #0x2c]
700ab2da: 21bf         	movs	r1, #0xbf
700ab2dc: 9102         	str	r1, [sp, #0x8]
700ab2de: f007 f937    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x726e
700ab2e2: 9007         	str	r0, [sp, #0x1c]
700ab2e4: 980b         	ldr	r0, [sp, #0x2c]
700ab2e6: 3008         	adds	r0, #0x8
700ab2e8: 2110         	movs	r1, #0x10
700ab2ea: 9103         	str	r1, [sp, #0xc]
700ab2ec: 2204         	movs	r2, #0x4
700ab2ee: 9204         	str	r2, [sp, #0x10]
700ab2f0: f009 fbe6    	bl	0x700b4ac0 <HW_RD_FIELD32_RAW> @ imm = #0x97cc
700ab2f4: 9903         	ldr	r1, [sp, #0xc]
700ab2f6: 9a04         	ldr	r2, [sp, #0x10]
700ab2f8: 9009         	str	r0, [sp, #0x24]
700ab2fa: 980b         	ldr	r0, [sp, #0x2c]
700ab2fc: 3008         	adds	r0, #0x8
700ab2fe: 2301         	movs	r3, #0x1
700ab300: f008 fec6    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x8d8c
700ab304: 980b         	ldr	r0, [sp, #0x2c]
700ab306: 300c         	adds	r0, #0xc
700ab308: 9907         	ldr	r1, [sp, #0x1c]
700ab30a: f009 ff71    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x9ee2
700ab30e: 980b         	ldr	r0, [sp, #0x2c]
700ab310: 217f         	movs	r1, #0x7f
700ab312: 9101         	str	r1, [sp, #0x4]
700ab314: f007 f91c    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x7238
700ab318: 9903         	ldr	r1, [sp, #0xc]
700ab31a: 9a04         	ldr	r2, [sp, #0x10]
700ab31c: 9007         	str	r0, [sp, #0x1c]
700ab31e: 980b         	ldr	r0, [sp, #0x2c]
700ab320: 3004         	adds	r0, #0x4
700ab322: f009 fbcd    	bl	0x700b4ac0 <HW_RD_FIELD32_RAW> @ imm = #0x979a
700ab326: 9903         	ldr	r1, [sp, #0xc]
700ab328: 9a04         	ldr	r2, [sp, #0x10]
700ab32a: 9008         	str	r0, [sp, #0x20]
700ab32c: 980b         	ldr	r0, [sp, #0x2c]
700ab32e: 3004         	adds	r0, #0x4
700ab330: 2300         	movs	r3, #0x0
700ab332: f008 fead    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x8d5a
700ab336: 980b         	ldr	r0, [sp, #0x2c]
700ab338: 300c         	adds	r0, #0xc
700ab33a: 9907         	ldr	r1, [sp, #0x1c]
700ab33c: f009 ff58    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x9eb0
700ab340: 9902         	ldr	r1, [sp, #0x8]
700ab342: 980b         	ldr	r0, [sp, #0x2c]
700ab344: f007 f904    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x7208
700ab348: 9007         	str	r0, [sp, #0x1c]
700ab34a: 980b         	ldr	r0, [sp, #0x2c]
700ab34c: f009 ff48    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x9e90
700ab350: b2c0         	uxtb	r0, r0
700ab352: 9005         	str	r0, [sp, #0x14]
700ab354: 980b         	ldr	r0, [sp, #0x2c]
700ab356: 3004         	adds	r0, #0x4
700ab358: f009 ff42    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x9e84
700ab35c: f000 013f    	and	r1, r0, #0x3f
700ab360: 9805         	ldr	r0, [sp, #0x14]
700ab362: ea40 2001    	orr.w	r0, r0, r1, lsl #8
700ab366: 9005         	str	r0, [sp, #0x14]
700ab368: 980b         	ldr	r0, [sp, #0x2c]
700ab36a: 2107         	movs	r1, #0x7
700ab36c: f009 f948    	bl	0x700b4600 <UART_operatingModeSelect> @ imm = #0x9290
700ab370: 9006         	str	r0, [sp, #0x18]
700ab372: 980b         	ldr	r0, [sp, #0x2c]
700ab374: f89d 1028    	ldrb.w	r1, [sp, #0x28]
700ab378: f009 ff3a    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x9e74
700ab37c: 980b         	ldr	r0, [sp, #0x2c]
700ab37e: 3004         	adds	r0, #0x4
700ab380: 990a         	ldr	r1, [sp, #0x28]
700ab382: f3c1 2105    	ubfx	r1, r1, #0x8, #0x6
700ab386: f009 ff33    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x9e66
700ab38a: 980b         	ldr	r0, [sp, #0x2c]
700ab38c: 9906         	ldr	r1, [sp, #0x18]
700ab38e: f009 f937    	bl	0x700b4600 <UART_operatingModeSelect> @ imm = #0x926e
700ab392: 980b         	ldr	r0, [sp, #0x2c]
700ab394: 300c         	adds	r0, #0xc
700ab396: 9907         	ldr	r1, [sp, #0x1c]
700ab398: f009 ff2a    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x9e54
700ab39c: 9901         	ldr	r1, [sp, #0x4]
700ab39e: 980b         	ldr	r0, [sp, #0x2c]
700ab3a0: f007 f8d6    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x71ac
700ab3a4: 9903         	ldr	r1, [sp, #0xc]
700ab3a6: 9a04         	ldr	r2, [sp, #0x10]
700ab3a8: 9007         	str	r0, [sp, #0x1c]
700ab3aa: 980b         	ldr	r0, [sp, #0x2c]
700ab3ac: 3004         	adds	r0, #0x4
700ab3ae: 9b08         	ldr	r3, [sp, #0x20]
700ab3b0: f008 fe6e    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x8cdc
700ab3b4: 980b         	ldr	r0, [sp, #0x2c]
700ab3b6: 300c         	adds	r0, #0xc
700ab3b8: 9907         	ldr	r1, [sp, #0x1c]
700ab3ba: f009 ff19    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x9e32
700ab3be: 9902         	ldr	r1, [sp, #0x8]
700ab3c0: 980b         	ldr	r0, [sp, #0x2c]
700ab3c2: f007 f8c5    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x718a
700ab3c6: 9903         	ldr	r1, [sp, #0xc]
700ab3c8: 9a04         	ldr	r2, [sp, #0x10]
700ab3ca: 9007         	str	r0, [sp, #0x1c]
700ab3cc: 980b         	ldr	r0, [sp, #0x2c]
700ab3ce: 3008         	adds	r0, #0x8
700ab3d0: 9b09         	ldr	r3, [sp, #0x24]
700ab3d2: f008 fe5d    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x8cba
700ab3d6: 980b         	ldr	r0, [sp, #0x2c]
700ab3d8: 300c         	adds	r0, #0xc
700ab3da: 9907         	ldr	r1, [sp, #0x1c]
700ab3dc: f009 ff08    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x9e10
700ab3e0: 9805         	ldr	r0, [sp, #0x14]
700ab3e2: b00c         	add	sp, #0x30
700ab3e4: bd80         	pop	{r7, pc}
		...
700ab3ee: 0000         	movs	r0, r0

700ab3f0 <_ntoa_long>:
700ab3f0: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700ab3f4: b098         	sub	sp, #0x60
700ab3f6: 4684         	mov	r12, r0
700ab3f8: 9823         	ldr	r0, [sp, #0x8c]
700ab3fa: 9822         	ldr	r0, [sp, #0x88]
700ab3fc: 9821         	ldr	r0, [sp, #0x84]
700ab3fe: 9820         	ldr	r0, [sp, #0x80]
700ab400: 981f         	ldr	r0, [sp, #0x7c]
700ab402: f8dd e078    	ldr.w	lr, [sp, #0x78]
700ab406: f8cd c05c    	str.w	r12, [sp, #0x5c]
700ab40a: 9116         	str	r1, [sp, #0x58]
700ab40c: 9215         	str	r2, [sp, #0x54]
700ab40e: 9314         	str	r3, [sp, #0x50]
700ab410: f88d 004f    	strb.w	r0, [sp, #0x4f]
700ab414: 2000         	movs	r0, #0x0
700ab416: 900a         	str	r0, [sp, #0x28]
700ab418: 981e         	ldr	r0, [sp, #0x78]
700ab41a: b928         	cbnz	r0, 0x700ab428 <_ntoa_long+0x38> @ imm = #0xa
700ab41c: e7ff         	b	0x700ab41e <_ntoa_long+0x2e> @ imm = #-0x2
700ab41e: 9823         	ldr	r0, [sp, #0x8c]
700ab420: f020 0010    	bic	r0, r0, #0x10
700ab424: 9023         	str	r0, [sp, #0x8c]
700ab426: e7ff         	b	0x700ab428 <_ntoa_long+0x38> @ imm = #-0x2
700ab428: f89d 008d    	ldrb.w	r0, [sp, #0x8d]
700ab42c: 0740         	lsls	r0, r0, #0x1d
700ab42e: 2800         	cmp	r0, #0x0
700ab430: d504         	bpl	0x700ab43c <_ntoa_long+0x4c> @ imm = #0x8
700ab432: e7ff         	b	0x700ab434 <_ntoa_long+0x44> @ imm = #-0x2
700ab434: 981e         	ldr	r0, [sp, #0x78]
700ab436: 2800         	cmp	r0, #0x0
700ab438: d03f         	beq	0x700ab4ba <_ntoa_long+0xca> @ imm = #0x7e
700ab43a: e7ff         	b	0x700ab43c <_ntoa_long+0x4c> @ imm = #-0x2
700ab43c: e7ff         	b	0x700ab43e <_ntoa_long+0x4e> @ imm = #-0x2
700ab43e: 9a1e         	ldr	r2, [sp, #0x78]
700ab440: 9920         	ldr	r1, [sp, #0x80]
700ab442: fbb2 f0f1    	udiv	r0, r2, r1
700ab446: fb00 2011    	mls	r0, r0, r1, r2
700ab44a: f88d 0027    	strb.w	r0, [sp, #0x27]
700ab44e: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700ab452: 2809         	cmp	r0, #0x9
700ab454: dc05         	bgt	0x700ab462 <_ntoa_long+0x72> @ imm = #0xa
700ab456: e7ff         	b	0x700ab458 <_ntoa_long+0x68> @ imm = #-0x2
700ab458: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700ab45c: 3030         	adds	r0, #0x30
700ab45e: 9008         	str	r0, [sp, #0x20]
700ab460: e00c         	b	0x700ab47c <_ntoa_long+0x8c> @ imm = #0x18
700ab462: f89d 008c    	ldrb.w	r0, [sp, #0x8c]
700ab466: 0681         	lsls	r1, r0, #0x1a
700ab468: 2061         	movs	r0, #0x61
700ab46a: 2900         	cmp	r1, #0x0
700ab46c: bf48         	it	mi
700ab46e: 2041         	movmi	r0, #0x41
700ab470: f89d 1027    	ldrb.w	r1, [sp, #0x27]
700ab474: 4408         	add	r0, r1
700ab476: 380a         	subs	r0, #0xa
700ab478: 9008         	str	r0, [sp, #0x20]
700ab47a: e7ff         	b	0x700ab47c <_ntoa_long+0x8c> @ imm = #-0x2
700ab47c: 9808         	ldr	r0, [sp, #0x20]
700ab47e: 9a0a         	ldr	r2, [sp, #0x28]
700ab480: 1c51         	adds	r1, r2, #0x1
700ab482: 910a         	str	r1, [sp, #0x28]
700ab484: f10d 012f    	add.w	r1, sp, #0x2f
700ab488: 5488         	strb	r0, [r1, r2]
700ab48a: 9920         	ldr	r1, [sp, #0x80]
700ab48c: 981e         	ldr	r0, [sp, #0x78]
700ab48e: fbb0 f0f1    	udiv	r0, r0, r1
700ab492: 901e         	str	r0, [sp, #0x78]
700ab494: e7ff         	b	0x700ab496 <_ntoa_long+0xa6> @ imm = #-0x2
700ab496: 991e         	ldr	r1, [sp, #0x78]
700ab498: 2000         	movs	r0, #0x0
700ab49a: 9007         	str	r0, [sp, #0x1c]
700ab49c: b139         	cbz	r1, 0x700ab4ae <_ntoa_long+0xbe> @ imm = #0xe
700ab49e: e7ff         	b	0x700ab4a0 <_ntoa_long+0xb0> @ imm = #-0x2
700ab4a0: 990a         	ldr	r1, [sp, #0x28]
700ab4a2: 2000         	movs	r0, #0x0
700ab4a4: 2920         	cmp	r1, #0x20
700ab4a6: bf38         	it	lo
700ab4a8: 2001         	movlo	r0, #0x1
700ab4aa: 9007         	str	r0, [sp, #0x1c]
700ab4ac: e7ff         	b	0x700ab4ae <_ntoa_long+0xbe> @ imm = #-0x2
700ab4ae: 9807         	ldr	r0, [sp, #0x1c]
700ab4b0: 07c0         	lsls	r0, r0, #0x1f
700ab4b2: 2800         	cmp	r0, #0x0
700ab4b4: d1c3         	bne	0x700ab43e <_ntoa_long+0x4e> @ imm = #-0x7a
700ab4b6: e7ff         	b	0x700ab4b8 <_ntoa_long+0xc8> @ imm = #-0x2
700ab4b8: e7ff         	b	0x700ab4ba <_ntoa_long+0xca> @ imm = #-0x2
700ab4ba: 9817         	ldr	r0, [sp, #0x5c]
700ab4bc: 9916         	ldr	r1, [sp, #0x58]
700ab4be: 9a15         	ldr	r2, [sp, #0x54]
700ab4c0: 9b14         	ldr	r3, [sp, #0x50]
700ab4c2: f8dd c028    	ldr.w	r12, [sp, #0x28]
700ab4c6: 9d20         	ldr	r5, [sp, #0x80]
700ab4c8: 9e21         	ldr	r6, [sp, #0x84]
700ab4ca: 9f22         	ldr	r7, [sp, #0x88]
700ab4cc: f8dd 808c    	ldr.w	r8, [sp, #0x8c]
700ab4d0: f89d 404f    	ldrb.w	r4, [sp, #0x4f]
700ab4d4: 46ee         	mov	lr, sp
700ab4d6: f8ce 8018    	str.w	r8, [lr, #0x18]
700ab4da: f8ce 7014    	str.w	r7, [lr, #0x14]
700ab4de: f8ce 6010    	str.w	r6, [lr, #0x10]
700ab4e2: f8ce 500c    	str.w	r5, [lr, #0xc]
700ab4e6: f004 0401    	and	r4, r4, #0x1
700ab4ea: f8ce 4008    	str.w	r4, [lr, #0x8]
700ab4ee: f8ce c004    	str.w	r12, [lr, #0x4]
700ab4f2: f10d 0c2f    	add.w	r12, sp, #0x2f
700ab4f6: f8ce c000    	str.w	r12, [lr]
700ab4fa: f7f9 f9c9    	bl	0x700a4890 <_ntoa_format> @ imm = #-0x6c6e
700ab4fe: b018         	add	sp, #0x60
700ab500: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}

700ab504 <_tx_thread_context_restore>:
700ab504: f10c0080     	cpsid	i
700ab508: e59f30ec     	ldr	r3, [pc, #0xec]         @ 0x700ab5fc <__tx_thread_idle_system_restore+0xc>
700ab50c: e5932000     	ldr	r2, [r3]
700ab510: e2422001     	sub	r2, r2, #1
700ab514: e5832000     	str	r2, [r3]
700ab518: e3520000     	cmp	r2, #0
700ab51c: 0a000003     	beq	0x700ab530 <__tx_thread_not_nested_restore> @ imm = #0xc
700ab520: e8bd5401     	pop	{r0, r10, r12, lr}
700ab524: e16ff000     	msr	SPSR_fsxc, r0
700ab528: e8bd000f     	pop	{r0, r1, r2, r3}
700ab52c: e1b0f00e     	movs	pc, lr

700ab530 <__tx_thread_not_nested_restore>:
700ab530: e59f10c8     	ldr	r1, [pc, #0xc8]         @ 0x700ab600 <__tx_thread_idle_system_restore+0x10>
700ab534: e5910000     	ldr	r0, [r1]
700ab538: e3500000     	cmp	r0, #0
700ab53c: 0a00002b     	beq	0x700ab5f0 <__tx_thread_idle_system_restore> @ imm = #0xac
700ab540: e59f30bc     	ldr	r3, [pc, #0xbc]         @ 0x700ab604 <__tx_thread_idle_system_restore+0x14>
700ab544: e5932000     	ldr	r2, [r3]
700ab548: e3520000     	cmp	r2, #0
700ab54c: 1a000003     	bne	0x700ab560 <__tx_thread_no_preempt_restore> @ imm = #0xc
700ab550: e59f30b0     	ldr	r3, [pc, #0xb0]         @ 0x700ab608 <__tx_thread_idle_system_restore+0x18>
700ab554: e5932000     	ldr	r2, [r3]
700ab558: e1500002     	cmp	r0, r2
700ab55c: 1a000003     	bne	0x700ab570 <__tx_thread_preempt_restore> @ imm = #0xc

700ab560 <__tx_thread_no_preempt_restore>:
700ab560: e8bd5401     	pop	{r0, r10, r12, lr}
700ab564: e16ff000     	msr	SPSR_fsxc, r0
700ab568: e8bd000f     	pop	{r0, r1, r2, r3}
700ab56c: e1b0f00e     	movs	pc, lr

700ab570 <__tx_thread_preempt_restore>:
700ab570: e8bd5408     	pop	{r3, r10, r12, lr}
700ab574: e1a0100e     	mov	r1, lr
700ab578: e3a0209f     	mov	r2, #159
700ab57c: e121f002     	msr	CPSR_c, r2
700ab580: e92d0008     	stmdb	sp!, {r3}
700ab584: e92d0002     	stmdb	sp!, {r1}
700ab588: e92d5ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, r12, lr}
700ab58c: e1a04003     	mov	r4, r3
700ab590: e3a02092     	mov	r2, #146
700ab594: e121f002     	msr	CPSR_c, r2
700ab598: e8bd000f     	pop	{r0, r1, r2, r3}
700ab59c: e3a0509f     	mov	r5, #159
700ab5a0: e121f005     	msr	CPSR_c, r5
700ab5a4: e92d000f     	push	{r0, r1, r2, r3}
700ab5a8: e59f1050     	ldr	r1, [pc, #0x50]         @ 0x700ab600 <__tx_thread_idle_system_restore+0x10>
700ab5ac: e5910000     	ldr	r0, [r1]
700ab5b0: eef12a10     	vmrs	r2, fpscr
700ab5b4: e52d2004     	str	r2, [sp, #-0x4]!
700ab5b8: ed2d0b20     	vpush	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700ab5bc: e3a03001     	mov	r3, #1
700ab5c0: e92d0008     	stmdb	sp!, {r3}
700ab5c4: e580d008     	str	sp, [r0, #0x8]
700ab5c8: e59f303c     	ldr	r3, [pc, #0x3c]         @ 0x700ab60c <__tx_thread_idle_system_restore+0x1c>
700ab5cc: e5932000     	ldr	r2, [r3]
700ab5d0: e3520000     	cmp	r2, #0
700ab5d4: 0a000002     	beq	0x700ab5e4 <__tx_thread_dont_save_ts> @ imm = #0x8
700ab5d8: e5802018     	str	r2, [r0, #0x18]
700ab5dc: e3a02000     	mov	r2, #0
700ab5e0: e5832000     	str	r2, [r3]

700ab5e4 <__tx_thread_dont_save_ts>:
700ab5e4: e3a00000     	mov	r0, #0
700ab5e8: e5810000     	str	r0, [r1]
700ab5ec: ea0013b8     	b	0x700b04d4 <_tx_thread_schedule> @ imm = #0x4ee0

700ab5f0 <__tx_thread_idle_system_restore>:
700ab5f0: e3a0009f     	mov	r0, #159
700ab5f4: e121f000     	msr	CPSR_c, r0
700ab5f8: ea0013b5     	b	0x700b04d4 <_tx_thread_schedule> @ imm = #0x4ed4
700ab5fc: 38 81 0b 70  	.word	0x700b8138
700ab600: 6c aa 08 70  	.word	0x7008aa6c
700ab604: 7c aa 08 70  	.word	0x7008aa7c
700ab608: 70 aa 08 70  	.word	0x7008aa70
700ab60c: a4 aa 08 70  	.word	0x7008aaa4

700ab610 <tm_isr_message_handler>:
; {
700ab610: b570         	push	{r4, r5, r6, lr}
;    tm_isr_counter++;
700ab612: f248 1070    	movw	r0, #0x8170
;    message[1] = isr_message_counter;
700ab616: f248 1564    	movw	r5, #0x8164
;    tm_isr_counter++;
700ab61a: f2c7 000b    	movt	r0, #0x700b
;    message[1] = isr_message_counter;
700ab61e: f2c7 050b    	movt	r5, #0x700b
;    message[0] = 1;
700ab622: f24a 76b4    	movw	r6, #0xa7b4
700ab626: f2c7 0608    	movt	r6, #0x7008
;    tm_isr_counter++;
700ab62a: 6801         	ldr	r1, [r0]
700ab62c: 3101         	adds	r1, #0x1
700ab62e: 6001         	str	r1, [r0]
700ab630: 2101         	movs	r1, #0x1
;    message[1] = isr_message_counter;
700ab632: 682a         	ldr	r2, [r5]
700ab634: 2000         	movs	r0, #0x0
;    message[0] = 1;
700ab636: e9c6 1200    	strd	r1, r2, [r6]
700ab63a: bf00         	nop
700ab63c: bf00         	nop
700ab63e: bf00         	nop
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700ab640: 6829         	ldr	r1, [r5]
700ab642: f200 33eb    	addw	r3, r0, #0x3eb
700ab646: 682a         	ldr	r2, [r5]
;    for (i = 2; i < MESSAGE_SIZE - 1; i++)
700ab648: 281b         	cmp	r0, #0x1b
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700ab64a: eb01 0181    	add.w	r1, r1, r1, lsl #2
700ab64e: eb02 0282    	add.w	r2, r2, r2, lsl #2
700ab652: eb03 0141    	add.w	r1, r3, r1, lsl #1
700ab656: f1a1 0401    	sub.w	r4, r1, #0x1
700ab65a: eb06 0180    	add.w	r1, r6, r0, lsl #2
700ab65e: eb03 0242    	add.w	r2, r3, r2, lsl #1
700ab662: e9c1 4202    	strd	r4, r2, [r1, #8]
;    for (i = 2; i < MESSAGE_SIZE - 1; i++)
700ab666: d009         	beq	0x700ab67c <tm_isr_message_handler+0x6c> @ imm = #0x12
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700ab668: 682a         	ldr	r2, [r5]
700ab66a: eb02 0282    	add.w	r2, r2, r2, lsl #2
700ab66e: eb00 0242    	add.w	r2, r0, r2, lsl #1
700ab672: 3003         	adds	r0, #0x3
700ab674: f502 727b    	add.w	r2, r2, #0x3ec
700ab678: 610a         	str	r2, [r1, #0x10]
700ab67a: e7e1         	b	0x700ab640 <tm_isr_message_handler+0x30> @ imm = #-0x3e
;       checksum += msg[i];
700ab67c: e896 0007    	ldm.w	r6, {r0, r1, r2}
700ab680: 4408         	add	r0, r1
700ab682: 68f1         	ldr	r1, [r6, #0xc]
700ab684: 4410         	add	r0, r2
700ab686: 6932         	ldr	r2, [r6, #0x10]
700ab688: 4408         	add	r0, r1
700ab68a: 6971         	ldr	r1, [r6, #0x14]
700ab68c: 4410         	add	r0, r2
700ab68e: 69b2         	ldr	r2, [r6, #0x18]
700ab690: 4408         	add	r0, r1
700ab692: 69f1         	ldr	r1, [r6, #0x1c]
700ab694: 4410         	add	r0, r2
700ab696: 6a32         	ldr	r2, [r6, #0x20]
700ab698: 4408         	add	r0, r1
700ab69a: 6a71         	ldr	r1, [r6, #0x24]
700ab69c: 4410         	add	r0, r2
700ab69e: 6ab2         	ldr	r2, [r6, #0x28]
700ab6a0: 4408         	add	r0, r1
700ab6a2: 6af1         	ldr	r1, [r6, #0x2c]
700ab6a4: 4410         	add	r0, r2
700ab6a6: 6b32         	ldr	r2, [r6, #0x30]
700ab6a8: 4408         	add	r0, r1
700ab6aa: 6b71         	ldr	r1, [r6, #0x34]
700ab6ac: 4410         	add	r0, r2
700ab6ae: 6bb2         	ldr	r2, [r6, #0x38]
700ab6b0: 4408         	add	r0, r1
700ab6b2: 6bf1         	ldr	r1, [r6, #0x3c]
700ab6b4: 4410         	add	r0, r2
700ab6b6: 6c32         	ldr	r2, [r6, #0x40]
700ab6b8: 4408         	add	r0, r1
700ab6ba: 6c71         	ldr	r1, [r6, #0x44]
700ab6bc: 4410         	add	r0, r2
700ab6be: 6cb2         	ldr	r2, [r6, #0x48]
700ab6c0: 4408         	add	r0, r1
700ab6c2: 6cf1         	ldr	r1, [r6, #0x4c]
700ab6c4: 4410         	add	r0, r2
700ab6c6: 6d32         	ldr	r2, [r6, #0x50]
700ab6c8: 4408         	add	r0, r1
700ab6ca: 6d71         	ldr	r1, [r6, #0x54]
700ab6cc: 4410         	add	r0, r2
700ab6ce: 6db2         	ldr	r2, [r6, #0x58]
700ab6d0: 4408         	add	r0, r1
700ab6d2: 6df1         	ldr	r1, [r6, #0x5c]
700ab6d4: 4410         	add	r0, r2
700ab6d6: 6e32         	ldr	r2, [r6, #0x60]
700ab6d8: 4408         	add	r0, r1
700ab6da: 6e71         	ldr	r1, [r6, #0x64]
700ab6dc: 4410         	add	r0, r2
700ab6de: 6eb2         	ldr	r2, [r6, #0x68]
700ab6e0: 4408         	add	r0, r1
700ab6e2: 6ef1         	ldr	r1, [r6, #0x6c]
700ab6e4: 4410         	add	r0, r2
700ab6e6: 6f32         	ldr	r2, [r6, #0x70]
700ab6e8: 4408         	add	r0, r1
700ab6ea: 6f71         	ldr	r1, [r6, #0x74]
700ab6ec: 4410         	add	r0, r2
700ab6ee: 6fb2         	ldr	r2, [r6, #0x78]
700ab6f0: 4408         	add	r0, r1
;    tm_pmu_profile_start(pmu_send_names[isr_message_counter]);
700ab6f2: f24a 3188    	movw	r1, #0xa388
700ab6f6: f2c7 0108    	movt	r1, #0x7008
;       checksum += msg[i];
700ab6fa: 4410         	add	r0, r2
;    message[MESSAGE_SIZE - 1] = compute_checksum(message, MESSAGE_SIZE - 1);
700ab6fc: 67f0         	str	r0, [r6, #0x7c]
;    tm_pmu_profile_start(pmu_send_names[isr_message_counter]);
700ab6fe: 6828         	ldr	r0, [r5]
700ab700: eb01 1000    	add.w	r0, r1, r0, lsl #4
700ab704: f009 fe54    	bl	0x700b53b0 <tm_pmu_profile_start> @ imm = #0x9ca8
;    tm_queue_send_from_isr(0, message);
700ab708: 4631         	mov	r1, r6
700ab70a: 2000         	movs	r0, #0x0
700ab70c: f009 f9b0    	bl	0x700b4a70 <tm_queue_send_from_isr> @ imm = #0x9360
;    isr_message_counter++; /* Prepare for next iteration */
700ab710: 6828         	ldr	r0, [r5]
700ab712: 3001         	adds	r0, #0x1
700ab714: 6028         	str	r0, [r5]
; }
700ab716: bd70         	pop	{r4, r5, r6, pc}
		...

700ab720 <Udma_eventCheckParams>:
700ab720: b084         	sub	sp, #0x10
700ab722: 9003         	str	r0, [sp, #0xc]
700ab724: 9102         	str	r1, [sp, #0x8]
700ab726: 2000         	movs	r0, #0x0
700ab728: 9001         	str	r0, [sp, #0x4]
700ab72a: 9802         	ldr	r0, [sp, #0x8]
700ab72c: 6840         	ldr	r0, [r0, #0x4]
700ab72e: 2801         	cmp	r0, #0x1
700ab730: d109         	bne	0x700ab746 <Udma_eventCheckParams+0x26> @ imm = #0x12
700ab732: e7ff         	b	0x700ab734 <Udma_eventCheckParams+0x14> @ imm = #-0x2
700ab734: 9802         	ldr	r0, [sp, #0x8]
700ab736: 6900         	ldr	r0, [r0, #0x10]
700ab738: b120         	cbz	r0, 0x700ab744 <Udma_eventCheckParams+0x24> @ imm = #0x8
700ab73a: e7ff         	b	0x700ab73c <Udma_eventCheckParams+0x1c> @ imm = #-0x2
700ab73c: f06f 0002    	mvn	r0, #0x2
700ab740: 9001         	str	r0, [sp, #0x4]
700ab742: e7ff         	b	0x700ab744 <Udma_eventCheckParams+0x24> @ imm = #-0x2
700ab744: e7ff         	b	0x700ab746 <Udma_eventCheckParams+0x26> @ imm = #-0x2
700ab746: 9802         	ldr	r0, [sp, #0x8]
700ab748: 6840         	ldr	r0, [r0, #0x4]
700ab74a: 2802         	cmp	r0, #0x2
700ab74c: d126         	bne	0x700ab79c <Udma_eventCheckParams+0x7c> @ imm = #0x4c
700ab74e: e7ff         	b	0x700ab750 <Udma_eventCheckParams+0x30> @ imm = #-0x2
700ab750: 9802         	ldr	r0, [sp, #0x8]
700ab752: 6900         	ldr	r0, [r0, #0x10]
700ab754: b308         	cbz	r0, 0x700ab79a <Udma_eventCheckParams+0x7a> @ imm = #0x42
700ab756: e7ff         	b	0x700ab758 <Udma_eventCheckParams+0x38> @ imm = #-0x2
700ab758: 9802         	ldr	r0, [sp, #0x8]
700ab75a: 6900         	ldr	r0, [r0, #0x10]
700ab75c: 9000         	str	r0, [sp]
700ab75e: 9800         	ldr	r0, [sp]
700ab760: 69c0         	ldr	r0, [r0, #0x1c]
700ab762: b140         	cbz	r0, 0x700ab776 <Udma_eventCheckParams+0x56> @ imm = #0x10
700ab764: e7ff         	b	0x700ab766 <Udma_eventCheckParams+0x46> @ imm = #-0x2
700ab766: 9802         	ldr	r0, [sp, #0x8]
700ab768: 6940         	ldr	r0, [r0, #0x14]
700ab76a: b920         	cbnz	r0, 0x700ab776 <Udma_eventCheckParams+0x56> @ imm = #0x8
700ab76c: e7ff         	b	0x700ab76e <Udma_eventCheckParams+0x4e> @ imm = #-0x2
700ab76e: f06f 0002    	mvn	r0, #0x2
700ab772: 9001         	str	r0, [sp, #0x4]
700ab774: e7ff         	b	0x700ab776 <Udma_eventCheckParams+0x56> @ imm = #-0x2
700ab776: 9800         	ldr	r0, [sp]
700ab778: 69c0         	ldr	r0, [r0, #0x1c]
700ab77a: b968         	cbnz	r0, 0x700ab798 <Udma_eventCheckParams+0x78> @ imm = #0x1a
700ab77c: e7ff         	b	0x700ab77e <Udma_eventCheckParams+0x5e> @ imm = #-0x2
700ab77e: 9802         	ldr	r0, [sp, #0x8]
700ab780: 6940         	ldr	r0, [r0, #0x14]
700ab782: b148         	cbz	r0, 0x700ab798 <Udma_eventCheckParams+0x78> @ imm = #0x12
700ab784: e7ff         	b	0x700ab786 <Udma_eventCheckParams+0x66> @ imm = #-0x2
700ab786: 9800         	ldr	r0, [sp]
700ab788: 6880         	ldr	r0, [r0, #0x8]
700ab78a: 2805         	cmp	r0, #0x5
700ab78c: d004         	beq	0x700ab798 <Udma_eventCheckParams+0x78> @ imm = #0x8
700ab78e: e7ff         	b	0x700ab790 <Udma_eventCheckParams+0x70> @ imm = #-0x2
700ab790: f06f 0002    	mvn	r0, #0x2
700ab794: 9001         	str	r0, [sp, #0x4]
700ab796: e7ff         	b	0x700ab798 <Udma_eventCheckParams+0x78> @ imm = #-0x2
700ab798: e7ff         	b	0x700ab79a <Udma_eventCheckParams+0x7a> @ imm = #-0x2
700ab79a: e7ff         	b	0x700ab79c <Udma_eventCheckParams+0x7c> @ imm = #-0x2
700ab79c: 9802         	ldr	r0, [sp, #0x8]
700ab79e: 6800         	ldr	r0, [r0]
700ab7a0: 2801         	cmp	r0, #0x1
700ab7a2: d00f         	beq	0x700ab7c4 <Udma_eventCheckParams+0xa4> @ imm = #0x1e
700ab7a4: e7ff         	b	0x700ab7a6 <Udma_eventCheckParams+0x86> @ imm = #-0x2
700ab7a6: 9802         	ldr	r0, [sp, #0x8]
700ab7a8: 6800         	ldr	r0, [r0]
700ab7aa: 2806         	cmp	r0, #0x6
700ab7ac: d00a         	beq	0x700ab7c4 <Udma_eventCheckParams+0xa4> @ imm = #0x14
700ab7ae: e7ff         	b	0x700ab7b0 <Udma_eventCheckParams+0x90> @ imm = #-0x2
700ab7b0: 9802         	ldr	r0, [sp, #0x8]
700ab7b2: 6800         	ldr	r0, [r0]
700ab7b4: 2802         	cmp	r0, #0x2
700ab7b6: d005         	beq	0x700ab7c4 <Udma_eventCheckParams+0xa4> @ imm = #0xa
700ab7b8: e7ff         	b	0x700ab7ba <Udma_eventCheckParams+0x9a> @ imm = #-0x2
700ab7ba: 9802         	ldr	r0, [sp, #0x8]
700ab7bc: 6800         	ldr	r0, [r0]
700ab7be: 2803         	cmp	r0, #0x3
700ab7c0: d109         	bne	0x700ab7d6 <Udma_eventCheckParams+0xb6> @ imm = #0x12
700ab7c2: e7ff         	b	0x700ab7c4 <Udma_eventCheckParams+0xa4> @ imm = #-0x2
700ab7c4: 9802         	ldr	r0, [sp, #0x8]
700ab7c6: 6880         	ldr	r0, [r0, #0x8]
700ab7c8: b920         	cbnz	r0, 0x700ab7d4 <Udma_eventCheckParams+0xb4> @ imm = #0x8
700ab7ca: e7ff         	b	0x700ab7cc <Udma_eventCheckParams+0xac> @ imm = #-0x2
700ab7cc: f06f 0002    	mvn	r0, #0x2
700ab7d0: 9001         	str	r0, [sp, #0x4]
700ab7d2: e7ff         	b	0x700ab7d4 <Udma_eventCheckParams+0xb4> @ imm = #-0x2
700ab7d4: e7ff         	b	0x700ab7d6 <Udma_eventCheckParams+0xb6> @ imm = #-0x2
700ab7d6: 9802         	ldr	r0, [sp, #0x8]
700ab7d8: 6800         	ldr	r0, [r0]
700ab7da: 2804         	cmp	r0, #0x4
700ab7dc: d109         	bne	0x700ab7f2 <Udma_eventCheckParams+0xd2> @ imm = #0x12
700ab7de: e7ff         	b	0x700ab7e0 <Udma_eventCheckParams+0xc0> @ imm = #-0x2
700ab7e0: 9802         	ldr	r0, [sp, #0x8]
700ab7e2: 68c0         	ldr	r0, [r0, #0xc]
700ab7e4: b920         	cbnz	r0, 0x700ab7f0 <Udma_eventCheckParams+0xd0> @ imm = #0x8
700ab7e6: e7ff         	b	0x700ab7e8 <Udma_eventCheckParams+0xc8> @ imm = #-0x2
700ab7e8: f06f 0002    	mvn	r0, #0x2
700ab7ec: 9001         	str	r0, [sp, #0x4]
700ab7ee: e7ff         	b	0x700ab7f0 <Udma_eventCheckParams+0xd0> @ imm = #-0x2
700ab7f0: e7ff         	b	0x700ab7f2 <Udma_eventCheckParams+0xd2> @ imm = #-0x2
700ab7f2: 9802         	ldr	r0, [sp, #0x8]
700ab7f4: 6800         	ldr	r0, [r0]
700ab7f6: 2805         	cmp	r0, #0x5
700ab7f8: d112         	bne	0x700ab820 <Udma_eventCheckParams+0x100> @ imm = #0x24
700ab7fa: e7ff         	b	0x700ab7fc <Udma_eventCheckParams+0xdc> @ imm = #-0x2
700ab7fc: 9802         	ldr	r0, [sp, #0x8]
700ab7fe: 6840         	ldr	r0, [r0, #0x4]
700ab800: 2802         	cmp	r0, #0x2
700ab802: d004         	beq	0x700ab80e <Udma_eventCheckParams+0xee> @ imm = #0x8
700ab804: e7ff         	b	0x700ab806 <Udma_eventCheckParams+0xe6> @ imm = #-0x2
700ab806: f06f 0002    	mvn	r0, #0x2
700ab80a: 9001         	str	r0, [sp, #0x4]
700ab80c: e7ff         	b	0x700ab80e <Udma_eventCheckParams+0xee> @ imm = #-0x2
700ab80e: 9802         	ldr	r0, [sp, #0x8]
700ab810: 6900         	ldr	r0, [r0, #0x10]
700ab812: b120         	cbz	r0, 0x700ab81e <Udma_eventCheckParams+0xfe> @ imm = #0x8
700ab814: e7ff         	b	0x700ab816 <Udma_eventCheckParams+0xf6> @ imm = #-0x2
700ab816: f06f 0002    	mvn	r0, #0x2
700ab81a: 9001         	str	r0, [sp, #0x4]
700ab81c: e7ff         	b	0x700ab81e <Udma_eventCheckParams+0xfe> @ imm = #-0x2
700ab81e: e7ff         	b	0x700ab820 <Udma_eventCheckParams+0x100> @ imm = #-0x2
700ab820: 9801         	ldr	r0, [sp, #0x4]
700ab822: b004         	add	sp, #0x10
700ab824: 4770         	bx	lr
		...
700ab82e: 0000         	movs	r0, r0

700ab830 <CSL_pktdmaTeardownChan>:
700ab830: b580         	push	{r7, lr}
700ab832: b088         	sub	sp, #0x20
700ab834: 4684         	mov	r12, r0
700ab836: 980a         	ldr	r0, [sp, #0x28]
700ab838: f8cd c01c    	str.w	r12, [sp, #0x1c]
700ab83c: 9106         	str	r1, [sp, #0x18]
700ab83e: 9205         	str	r2, [sp, #0x14]
700ab840: f88d 3013    	strb.w	r3, [sp, #0x13]
700ab844: f88d 0012    	strb.w	r0, [sp, #0x12]
700ab848: 2000         	movs	r0, #0x0
700ab84a: 9003         	str	r0, [sp, #0xc]
700ab84c: 9807         	ldr	r0, [sp, #0x1c]
700ab84e: b138         	cbz	r0, 0x700ab860 <CSL_pktdmaTeardownChan+0x30> @ imm = #0xe
700ab850: e7ff         	b	0x700ab852 <CSL_pktdmaTeardownChan+0x22> @ imm = #-0x2
700ab852: 9807         	ldr	r0, [sp, #0x1c]
700ab854: 9906         	ldr	r1, [sp, #0x18]
700ab856: 9a05         	ldr	r2, [sp, #0x14]
700ab858: f007 f972    	bl	0x700b2b40 <CSL_pktdmaIsValidChanIdx> @ imm = #0x72e4
700ab85c: b920         	cbnz	r0, 0x700ab868 <CSL_pktdmaTeardownChan+0x38> @ imm = #0x8
700ab85e: e7ff         	b	0x700ab860 <CSL_pktdmaTeardownChan+0x30> @ imm = #-0x2
700ab860: f04f 30ff    	mov.w	r0, #0xffffffff
700ab864: 9003         	str	r0, [sp, #0xc]
700ab866: e062         	b	0x700ab92e <CSL_pktdmaTeardownChan+0xfe> @ imm = #0xc4
700ab868: 9807         	ldr	r0, [sp, #0x1c]
700ab86a: 9906         	ldr	r1, [sp, #0x18]
700ab86c: 9a05         	ldr	r2, [sp, #0x14]
700ab86e: f007 fb67    	bl	0x700b2f40 <CSL_pktdmaIsChanEnabled> @ imm = #0x76ce
700ab872: 2800         	cmp	r0, #0x0
700ab874: d056         	beq	0x700ab924 <CSL_pktdmaTeardownChan+0xf4> @ imm = #0xac
700ab876: e7ff         	b	0x700ab878 <CSL_pktdmaTeardownChan+0x48> @ imm = #-0x2
700ab878: 9805         	ldr	r0, [sp, #0x14]
700ab87a: b9a8         	cbnz	r0, 0x700ab8a8 <CSL_pktdmaTeardownChan+0x78> @ imm = #0x2a
700ab87c: e7ff         	b	0x700ab87e <CSL_pktdmaTeardownChan+0x4e> @ imm = #-0x2
700ab87e: 9807         	ldr	r0, [sp, #0x1c]
700ab880: 6900         	ldr	r0, [r0, #0x10]
700ab882: 9906         	ldr	r1, [sp, #0x18]
700ab884: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab888: f009 fce2    	bl	0x700b5250 <CSL_REG32_RD_RAW> @ imm = #0x99c4
700ab88c: 9002         	str	r0, [sp, #0x8]
700ab88e: 9802         	ldr	r0, [sp, #0x8]
700ab890: f040 4080    	orr	r0, r0, #0x40000000
700ab894: 9002         	str	r0, [sp, #0x8]
700ab896: 9807         	ldr	r0, [sp, #0x1c]
700ab898: 6900         	ldr	r0, [r0, #0x10]
700ab89a: 9906         	ldr	r1, [sp, #0x18]
700ab89c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab8a0: 9902         	ldr	r1, [sp, #0x8]
700ab8a2: f009 fc4d    	bl	0x700b5140 <CSL_REG32_WR_RAW> @ imm = #0x989a
700ab8a6: e014         	b	0x700ab8d2 <CSL_pktdmaTeardownChan+0xa2> @ imm = #0x28
700ab8a8: 9807         	ldr	r0, [sp, #0x1c]
700ab8aa: 6940         	ldr	r0, [r0, #0x14]
700ab8ac: 9906         	ldr	r1, [sp, #0x18]
700ab8ae: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab8b2: f009 fccd    	bl	0x700b5250 <CSL_REG32_RD_RAW> @ imm = #0x999a
700ab8b6: 9002         	str	r0, [sp, #0x8]
700ab8b8: 9802         	ldr	r0, [sp, #0x8]
700ab8ba: f040 4080    	orr	r0, r0, #0x40000000
700ab8be: 9002         	str	r0, [sp, #0x8]
700ab8c0: 9807         	ldr	r0, [sp, #0x1c]
700ab8c2: 6940         	ldr	r0, [r0, #0x14]
700ab8c4: 9906         	ldr	r1, [sp, #0x18]
700ab8c6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab8ca: 9902         	ldr	r1, [sp, #0x8]
700ab8cc: f009 fc38    	bl	0x700b5140 <CSL_REG32_WR_RAW> @ imm = #0x9870
700ab8d0: e7ff         	b	0x700ab8d2 <CSL_pktdmaTeardownChan+0xa2> @ imm = #-0x2
700ab8d2: f89d 0012    	ldrb.w	r0, [sp, #0x12]
700ab8d6: 07c0         	lsls	r0, r0, #0x1f
700ab8d8: b318         	cbz	r0, 0x700ab922 <CSL_pktdmaTeardownChan+0xf2> @ imm = #0x46
700ab8da: e7ff         	b	0x700ab8dc <CSL_pktdmaTeardownChan+0xac> @ imm = #-0x2
700ab8dc: 2080         	movs	r0, #0x80
700ab8de: 9001         	str	r0, [sp, #0x4]
700ab8e0: e7ff         	b	0x700ab8e2 <CSL_pktdmaTeardownChan+0xb2> @ imm = #-0x2
700ab8e2: 9807         	ldr	r0, [sp, #0x1c]
700ab8e4: 9906         	ldr	r1, [sp, #0x18]
700ab8e6: 9a05         	ldr	r2, [sp, #0x14]
700ab8e8: f007 fb2a    	bl	0x700b2f40 <CSL_pktdmaIsChanEnabled> @ imm = #0x7654
700ab8ec: 4601         	mov	r1, r0
700ab8ee: 2000         	movs	r0, #0x0
700ab8f0: 9000         	str	r0, [sp]
700ab8f2: b131         	cbz	r1, 0x700ab902 <CSL_pktdmaTeardownChan+0xd2> @ imm = #0xc
700ab8f4: e7ff         	b	0x700ab8f6 <CSL_pktdmaTeardownChan+0xc6> @ imm = #-0x2
700ab8f6: 9801         	ldr	r0, [sp, #0x4]
700ab8f8: 2800         	cmp	r0, #0x0
700ab8fa: bf18         	it	ne
700ab8fc: 2001         	movne	r0, #0x1
700ab8fe: 9000         	str	r0, [sp]
700ab900: e7ff         	b	0x700ab902 <CSL_pktdmaTeardownChan+0xd2> @ imm = #-0x2
700ab902: 9800         	ldr	r0, [sp]
700ab904: 07c0         	lsls	r0, r0, #0x1f
700ab906: b120         	cbz	r0, 0x700ab912 <CSL_pktdmaTeardownChan+0xe2> @ imm = #0x8
700ab908: e7ff         	b	0x700ab90a <CSL_pktdmaTeardownChan+0xda> @ imm = #-0x2
700ab90a: 9801         	ldr	r0, [sp, #0x4]
700ab90c: 3801         	subs	r0, #0x1
700ab90e: 9001         	str	r0, [sp, #0x4]
700ab910: e7e7         	b	0x700ab8e2 <CSL_pktdmaTeardownChan+0xb2> @ imm = #-0x32
700ab912: 9801         	ldr	r0, [sp, #0x4]
700ab914: b920         	cbnz	r0, 0x700ab920 <CSL_pktdmaTeardownChan+0xf0> @ imm = #0x8
700ab916: e7ff         	b	0x700ab918 <CSL_pktdmaTeardownChan+0xe8> @ imm = #-0x2
700ab918: f04f 30ff    	mov.w	r0, #0xffffffff
700ab91c: 9003         	str	r0, [sp, #0xc]
700ab91e: e7ff         	b	0x700ab920 <CSL_pktdmaTeardownChan+0xf0> @ imm = #-0x2
700ab920: e7ff         	b	0x700ab922 <CSL_pktdmaTeardownChan+0xf2> @ imm = #-0x2
700ab922: e003         	b	0x700ab92c <CSL_pktdmaTeardownChan+0xfc> @ imm = #0x6
700ab924: f04f 30ff    	mov.w	r0, #0xffffffff
700ab928: 9003         	str	r0, [sp, #0xc]
700ab92a: e7ff         	b	0x700ab92c <CSL_pktdmaTeardownChan+0xfc> @ imm = #-0x2
700ab92c: e7ff         	b	0x700ab92e <CSL_pktdmaTeardownChan+0xfe> @ imm = #-0x2
700ab92e: 9803         	ldr	r0, [sp, #0xc]
700ab930: b008         	add	sp, #0x20
700ab932: bd80         	pop	{r7, pc}
		...

700ab940 <UART_configInstance>:
700ab940: b580         	push	{r7, lr}
700ab942: b088         	sub	sp, #0x20
700ab944: 9007         	str	r0, [sp, #0x1c]
700ab946: 9807         	ldr	r0, [sp, #0x1c]
700ab948: 6800         	ldr	r0, [r0]
700ab94a: 9006         	str	r0, [sp, #0x18]
700ab94c: 9807         	ldr	r0, [sp, #0x1c]
700ab94e: 6840         	ldr	r0, [r0, #0x4]
700ab950: 9001         	str	r0, [sp, #0x4]
700ab952: 9807         	ldr	r0, [sp, #0x1c]
700ab954: f007 fcfc    	bl	0x700b3350 <UART_resetModule> @ imm = #0x79f8
700ab958: 9801         	ldr	r0, [sp, #0x4]
700ab95a: 6a00         	ldr	r0, [r0, #0x20]
700ab95c: 2803         	cmp	r0, #0x3
700ab95e: d10e         	bne	0x700ab97e <UART_configInstance+0x3e> @ imm = #0x1c
700ab960: e7ff         	b	0x700ab962 <UART_configInstance+0x22> @ imm = #-0x2
700ab962: 9801         	ldr	r0, [sp, #0x4]
700ab964: f890 1038    	ldrb.w	r1, [r0, #0x38]
700ab968: f890 003c    	ldrb.w	r0, [r0, #0x3c]
700ab96c: 0380         	lsls	r0, r0, #0xe
700ab96e: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700ab972: 2131         	movs	r1, #0x31
700ab974: f2c0 4140    	movt	r1, #0x440
700ab978: 4308         	orrs	r0, r1
700ab97a: 9005         	str	r0, [sp, #0x14]
700ab97c: e00d         	b	0x700ab99a <UART_configInstance+0x5a> @ imm = #0x1a
700ab97e: 9801         	ldr	r0, [sp, #0x4]
700ab980: f890 1038    	ldrb.w	r1, [r0, #0x38]
700ab984: f890 003c    	ldrb.w	r0, [r0, #0x3c]
700ab988: 0380         	lsls	r0, r0, #0xe
700ab98a: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700ab98e: 2130         	movs	r1, #0x30
700ab990: f2c0 4140    	movt	r1, #0x440
700ab994: 4308         	orrs	r0, r1
700ab996: 9005         	str	r0, [sp, #0x14]
700ab998: e7ff         	b	0x700ab99a <UART_configInstance+0x5a> @ imm = #-0x2
700ab99a: 9806         	ldr	r0, [sp, #0x18]
700ab99c: 9905         	ldr	r1, [sp, #0x14]
700ab99e: f7f8 fd2f    	bl	0x700a4400 <UART_fifoConfig> @ imm = #-0x75a2
700ab9a2: 9806         	ldr	r0, [sp, #0x18]
700ab9a4: 9901         	ldr	r1, [sp, #0x4]
700ab9a6: 6d09         	ldr	r1, [r1, #0x50]
700ab9a8: f009 f9ba    	bl	0x700b4d20 <UART_timeGuardConfig> @ imm = #0x9374
700ab9ac: 9a01         	ldr	r2, [sp, #0x4]
700ab9ae: 6810         	ldr	r0, [r2]
700ab9b0: 6851         	ldr	r1, [r2, #0x4]
700ab9b2: 6ad2         	ldr	r2, [r2, #0x2c]
700ab9b4: 232a         	movs	r3, #0x2a
700ab9b6: f005 ff2b    	bl	0x700b1810 <UART_divisorValCompute> @ imm = #0x5e56
700ab9ba: 9004         	str	r0, [sp, #0x10]
700ab9bc: 9806         	ldr	r0, [sp, #0x18]
700ab9be: 9904         	ldr	r1, [sp, #0x10]
700ab9c0: f7ff fc86    	bl	0x700ab2d0 <UART_divisorLatchWrite> @ imm = #-0x6f4
700ab9c4: 9806         	ldr	r0, [sp, #0x18]
700ab9c6: 21bf         	movs	r1, #0xbf
700ab9c8: f006 fdc2    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x6b84
700ab9cc: 9801         	ldr	r0, [sp, #0x4]
700ab9ce: 6880         	ldr	r0, [r0, #0x8]
700ab9d0: 9003         	str	r0, [sp, #0xc]
700ab9d2: 9801         	ldr	r0, [sp, #0x4]
700ab9d4: 68c1         	ldr	r1, [r0, #0xc]
700ab9d6: 9803         	ldr	r0, [sp, #0xc]
700ab9d8: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700ab9dc: 9003         	str	r0, [sp, #0xc]
700ab9de: 9801         	ldr	r0, [sp, #0x4]
700ab9e0: 6900         	ldr	r0, [r0, #0x10]
700ab9e2: 00c0         	lsls	r0, r0, #0x3
700ab9e4: 9002         	str	r0, [sp, #0x8]
700ab9e6: 9806         	ldr	r0, [sp, #0x18]
700ab9e8: 9903         	ldr	r1, [sp, #0xc]
700ab9ea: 9a02         	ldr	r2, [sp, #0x8]
700ab9ec: f007 fc60    	bl	0x700b32b0 <UART_lineCharConfig> @ imm = #0x78c0
700ab9f0: 9806         	ldr	r0, [sp, #0x18]
700ab9f2: f009 fa05    	bl	0x700b4e00 <UART_divisorLatchDisable> @ imm = #0x940a
700ab9f6: 9806         	ldr	r0, [sp, #0x18]
700ab9f8: 2100         	movs	r1, #0x0
700ab9fa: f009 f8e1    	bl	0x700b4bc0 <UART_breakCtl> @ imm = #0x91c2
700ab9fe: 9806         	ldr	r0, [sp, #0x18]
700aba00: 9901         	ldr	r1, [sp, #0x4]
700aba02: 6ac9         	ldr	r1, [r1, #0x2c]
700aba04: f008 fdfc    	bl	0x700b4600 <UART_operatingModeSelect> @ imm = #0x8bf8
700aba08: 9801         	ldr	r0, [sp, #0x4]
700aba0a: 6980         	ldr	r0, [r0, #0x18]
700aba0c: 2801         	cmp	r0, #0x1
700aba0e: d112         	bne	0x700aba36 <UART_configInstance+0xf6> @ imm = #0x24
700aba10: e7ff         	b	0x700aba12 <UART_configInstance+0xd2> @ imm = #-0x2
700aba12: 9806         	ldr	r0, [sp, #0x18]
700aba14: 2103         	movs	r1, #0x3
700aba16: f008 fb7b    	bl	0x700b4110 <UART_hardwareFlowCtrlOptSet> @ imm = #0x86f6
700aba1a: 9901         	ldr	r1, [sp, #0x4]
700aba1c: 69c8         	ldr	r0, [r1, #0x1c]
700aba1e: 6b89         	ldr	r1, [r1, #0x38]
700aba20: 4288         	cmp	r0, r1
700aba22: d307         	blo	0x700aba34 <UART_configInstance+0xf4> @ imm = #0xe
700aba24: e7ff         	b	0x700aba26 <UART_configInstance+0xe6> @ imm = #-0x2
700aba26: 9806         	ldr	r0, [sp, #0x18]
700aba28: 9a01         	ldr	r2, [sp, #0x4]
700aba2a: 69d1         	ldr	r1, [r2, #0x1c]
700aba2c: 6b92         	ldr	r2, [r2, #0x38]
700aba2e: f008 fbbf    	bl	0x700b41b0 <UART_flowCtrlTrigLvlConfig> @ imm = #0x877e
700aba32: e7ff         	b	0x700aba34 <UART_configInstance+0xf4> @ imm = #-0x2
700aba34: e004         	b	0x700aba40 <UART_configInstance+0x100> @ imm = #0x8
700aba36: 9806         	ldr	r0, [sp, #0x18]
700aba38: 2100         	movs	r1, #0x0
700aba3a: f008 fb69    	bl	0x700b4110 <UART_hardwareFlowCtrlOptSet> @ imm = #0x86d2
700aba3e: e7ff         	b	0x700aba40 <UART_configInstance+0x100> @ imm = #-0x2
700aba40: b008         	add	sp, #0x20
700aba42: bd80         	pop	{r7, pc}
		...

700aba50 <_txe_semaphore_create>:
700aba50: b580         	push	{r7, lr}
700aba52: b088         	sub	sp, #0x20
700aba54: 9007         	str	r0, [sp, #0x1c]
700aba56: 9106         	str	r1, [sp, #0x18]
700aba58: 9205         	str	r2, [sp, #0x14]
700aba5a: 9304         	str	r3, [sp, #0x10]
700aba5c: 2000         	movs	r0, #0x0
700aba5e: 9002         	str	r0, [sp, #0x8]
700aba60: 9807         	ldr	r0, [sp, #0x1c]
700aba62: b918         	cbnz	r0, 0x700aba6c <_txe_semaphore_create+0x1c> @ imm = #0x6
700aba64: e7ff         	b	0x700aba66 <_txe_semaphore_create+0x16> @ imm = #-0x2
700aba66: 200c         	movs	r0, #0xc
700aba68: 9002         	str	r0, [sp, #0x8]
700aba6a: e04d         	b	0x700abb08 <_txe_semaphore_create+0xb8> @ imm = #0x9a
700aba6c: 9804         	ldr	r0, [sp, #0x10]
700aba6e: 281c         	cmp	r0, #0x1c
700aba70: d003         	beq	0x700aba7a <_txe_semaphore_create+0x2a> @ imm = #0x6
700aba72: e7ff         	b	0x700aba74 <_txe_semaphore_create+0x24> @ imm = #-0x2
700aba74: 200c         	movs	r0, #0xc
700aba76: 9002         	str	r0, [sp, #0x8]
700aba78: e045         	b	0x700abb06 <_txe_semaphore_create+0xb6> @ imm = #0x8a
700aba7a: f7f7 e8cc    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x8e68
700aba7e: 9003         	str	r0, [sp, #0xc]
700aba80: f64a 217c    	movw	r1, #0xaa7c
700aba84: f2c7 0108    	movt	r1, #0x7008
700aba88: 6808         	ldr	r0, [r1]
700aba8a: 3001         	adds	r0, #0x1
700aba8c: 6008         	str	r0, [r1]
700aba8e: 9803         	ldr	r0, [sp, #0xc]
700aba90: f7f7 ea40    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x8b80
700aba94: f64a 2060    	movw	r0, #0xaa60
700aba98: f2c7 0008    	movt	r0, #0x7008
700aba9c: 6800         	ldr	r0, [r0]
700aba9e: 9000         	str	r0, [sp]
700abaa0: 2000         	movs	r0, #0x0
700abaa2: 9001         	str	r0, [sp, #0x4]
700abaa4: e7ff         	b	0x700abaa6 <_txe_semaphore_create+0x56> @ imm = #-0x2
700abaa6: 9801         	ldr	r0, [sp, #0x4]
700abaa8: f649 611c    	movw	r1, #0x9e1c
700abaac: f2c7 0108    	movt	r1, #0x7008
700abab0: 6809         	ldr	r1, [r1]
700abab2: 4288         	cmp	r0, r1
700abab4: d20f         	bhs	0x700abad6 <_txe_semaphore_create+0x86> @ imm = #0x1e
700abab6: e7ff         	b	0x700abab8 <_txe_semaphore_create+0x68> @ imm = #-0x2
700abab8: 9807         	ldr	r0, [sp, #0x1c]
700ababa: 9900         	ldr	r1, [sp]
700ababc: 4288         	cmp	r0, r1
700ababe: d101         	bne	0x700abac4 <_txe_semaphore_create+0x74> @ imm = #0x2
700abac0: e7ff         	b	0x700abac2 <_txe_semaphore_create+0x72> @ imm = #-0x2
700abac2: e008         	b	0x700abad6 <_txe_semaphore_create+0x86> @ imm = #0x10
700abac4: 9800         	ldr	r0, [sp]
700abac6: 6940         	ldr	r0, [r0, #0x14]
700abac8: 9000         	str	r0, [sp]
700abaca: e7ff         	b	0x700abacc <_txe_semaphore_create+0x7c> @ imm = #-0x2
700abacc: e7ff         	b	0x700abace <_txe_semaphore_create+0x7e> @ imm = #-0x2
700abace: 9801         	ldr	r0, [sp, #0x4]
700abad0: 3001         	adds	r0, #0x1
700abad2: 9001         	str	r0, [sp, #0x4]
700abad4: e7e7         	b	0x700abaa6 <_txe_semaphore_create+0x56> @ imm = #-0x32
700abad6: f7f7 e89e    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x8ec4
700abada: 9003         	str	r0, [sp, #0xc]
700abadc: f64a 217c    	movw	r1, #0xaa7c
700abae0: f2c7 0108    	movt	r1, #0x7008
700abae4: 6808         	ldr	r0, [r1]
700abae6: 3801         	subs	r0, #0x1
700abae8: 6008         	str	r0, [r1]
700abaea: 9803         	ldr	r0, [sp, #0xc]
700abaec: f7f7 ea12    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x8bdc
700abaf0: f007 f916    	bl	0x700b2d20 <_tx_thread_system_preempt_check> @ imm = #0x722c
700abaf4: 9807         	ldr	r0, [sp, #0x1c]
700abaf6: 9900         	ldr	r1, [sp]
700abaf8: 4288         	cmp	r0, r1
700abafa: d103         	bne	0x700abb04 <_txe_semaphore_create+0xb4> @ imm = #0x6
700abafc: e7ff         	b	0x700abafe <_txe_semaphore_create+0xae> @ imm = #-0x2
700abafe: 200c         	movs	r0, #0xc
700abb00: 9002         	str	r0, [sp, #0x8]
700abb02: e7ff         	b	0x700abb04 <_txe_semaphore_create+0xb4> @ imm = #-0x2
700abb04: e7ff         	b	0x700abb06 <_txe_semaphore_create+0xb6> @ imm = #-0x2
700abb06: e7ff         	b	0x700abb08 <_txe_semaphore_create+0xb8> @ imm = #-0x2
700abb08: 9802         	ldr	r0, [sp, #0x8]
700abb0a: b9b0         	cbnz	r0, 0x700abb3a <_txe_semaphore_create+0xea> @ imm = #0x2c
700abb0c: e7ff         	b	0x700abb0e <_txe_semaphore_create+0xbe> @ imm = #-0x2
700abb0e: f248 1038    	movw	r0, #0x8138
700abb12: f2c7 000b    	movt	r0, #0x700b
700abb16: 6800         	ldr	r0, [r0]
700abb18: b170         	cbz	r0, 0x700abb38 <_txe_semaphore_create+0xe8> @ imm = #0x1c
700abb1a: e7ff         	b	0x700abb1c <_txe_semaphore_create+0xcc> @ imm = #-0x2
700abb1c: f248 1038    	movw	r0, #0x8138
700abb20: f2c7 000b    	movt	r0, #0x700b
700abb24: 6800         	ldr	r0, [r0]
700abb26: 0900         	lsrs	r0, r0, #0x4
700abb28: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700abb2c: d203         	bhs	0x700abb36 <_txe_semaphore_create+0xe6> @ imm = #0x6
700abb2e: e7ff         	b	0x700abb30 <_txe_semaphore_create+0xe0> @ imm = #-0x2
700abb30: 2013         	movs	r0, #0x13
700abb32: 9002         	str	r0, [sp, #0x8]
700abb34: e7ff         	b	0x700abb36 <_txe_semaphore_create+0xe6> @ imm = #-0x2
700abb36: e7ff         	b	0x700abb38 <_txe_semaphore_create+0xe8> @ imm = #-0x2
700abb38: e7ff         	b	0x700abb3a <_txe_semaphore_create+0xea> @ imm = #-0x2
700abb3a: 9802         	ldr	r0, [sp, #0x8]
700abb3c: b938         	cbnz	r0, 0x700abb4e <_txe_semaphore_create+0xfe> @ imm = #0xe
700abb3e: e7ff         	b	0x700abb40 <_txe_semaphore_create+0xf0> @ imm = #-0x2
700abb40: 9807         	ldr	r0, [sp, #0x1c]
700abb42: 9906         	ldr	r1, [sp, #0x18]
700abb44: 9a05         	ldr	r2, [sp, #0x14]
700abb46: f002 ffd3    	bl	0x700aeaf0 <_tx_semaphore_create> @ imm = #0x2fa6
700abb4a: 9002         	str	r0, [sp, #0x8]
700abb4c: e7ff         	b	0x700abb4e <_txe_semaphore_create+0xfe> @ imm = #-0x2
700abb4e: 9802         	ldr	r0, [sp, #0x8]
700abb50: b008         	add	sp, #0x20
700abb52: bd80         	pop	{r7, pc}
		...

700abb60 <Sciclient_rmIrGetOutp>:
700abb60: b580         	push	{r7, lr}
700abb62: b088         	sub	sp, #0x20
700abb64: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700abb68: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700abb6c: 9206         	str	r2, [sp, #0x18]
700abb6e: 2000         	movs	r0, #0x0
700abb70: 9005         	str	r0, [sp, #0x14]
700abb72: 9004         	str	r0, [sp, #0x10]
700abb74: 9806         	ldr	r0, [sp, #0x18]
700abb76: b920         	cbnz	r0, 0x700abb82 <Sciclient_rmIrGetOutp+0x22> @ imm = #0x8
700abb78: e7ff         	b	0x700abb7a <Sciclient_rmIrGetOutp+0x1a> @ imm = #-0x2
700abb7a: f06f 0001    	mvn	r0, #0x1
700abb7e: 9005         	str	r0, [sp, #0x14]
700abb80: e018         	b	0x700abbb4 <Sciclient_rmIrGetOutp+0x54> @ imm = #0x30
700abb82: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700abb86: f005 ff1b    	bl	0x700b19c0 <Sciclient_rmIrGetInst> @ imm = #0x5e36
700abb8a: 9004         	str	r0, [sp, #0x10]
700abb8c: 9804         	ldr	r0, [sp, #0x10]
700abb8e: b920         	cbnz	r0, 0x700abb9a <Sciclient_rmIrGetOutp+0x3a> @ imm = #0x8
700abb90: e7ff         	b	0x700abb92 <Sciclient_rmIrGetOutp+0x32> @ imm = #-0x2
700abb92: f06f 0001    	mvn	r0, #0x1
700abb96: 9005         	str	r0, [sp, #0x14]
700abb98: e00b         	b	0x700abbb2 <Sciclient_rmIrGetOutp+0x52> @ imm = #0x16
700abb9a: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700abb9e: 9904         	ldr	r1, [sp, #0x10]
700abba0: 8909         	ldrh	r1, [r1, #0x8]
700abba2: 4288         	cmp	r0, r1
700abba4: db04         	blt	0x700abbb0 <Sciclient_rmIrGetOutp+0x50> @ imm = #0x8
700abba6: e7ff         	b	0x700abba8 <Sciclient_rmIrGetOutp+0x48> @ imm = #-0x2
700abba8: f06f 0001    	mvn	r0, #0x1
700abbac: 9005         	str	r0, [sp, #0x14]
700abbae: e7ff         	b	0x700abbb0 <Sciclient_rmIrGetOutp+0x50> @ imm = #-0x2
700abbb0: e7ff         	b	0x700abbb2 <Sciclient_rmIrGetOutp+0x52> @ imm = #-0x2
700abbb2: e7ff         	b	0x700abbb4 <Sciclient_rmIrGetOutp+0x54> @ imm = #-0x2
700abbb4: 9805         	ldr	r0, [sp, #0x14]
700abbb6: b9a8         	cbnz	r0, 0x700abbe4 <Sciclient_rmIrGetOutp+0x84> @ imm = #0x2a
700abbb8: e7ff         	b	0x700abbba <Sciclient_rmIrGetOutp+0x5a> @ imm = #-0x2
700abbba: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700abbbe: b988         	cbnz	r0, 0x700abbe4 <Sciclient_rmIrGetOutp+0x84> @ imm = #0x22
700abbc0: e7ff         	b	0x700abbc2 <Sciclient_rmIrGetOutp+0x62> @ imm = #-0x2
700abbc2: 9804         	ldr	r0, [sp, #0x10]
700abbc4: 8980         	ldrh	r0, [r0, #0xc]
700abbc6: f64f 71ff    	movw	r1, #0xffff
700abbca: 4288         	cmp	r0, r1
700abbcc: d005         	beq	0x700abbda <Sciclient_rmIrGetOutp+0x7a> @ imm = #0xa
700abbce: e7ff         	b	0x700abbd0 <Sciclient_rmIrGetOutp+0x70> @ imm = #-0x2
700abbd0: 9804         	ldr	r0, [sp, #0x10]
700abbd2: 8980         	ldrh	r0, [r0, #0xc]
700abbd4: 9906         	ldr	r1, [sp, #0x18]
700abbd6: 8008         	strh	r0, [r1]
700abbd8: e003         	b	0x700abbe2 <Sciclient_rmIrGetOutp+0x82> @ imm = #0x6
700abbda: f04f 30ff    	mov.w	r0, #0xffffffff
700abbde: 9005         	str	r0, [sp, #0x14]
700abbe0: e7ff         	b	0x700abbe2 <Sciclient_rmIrGetOutp+0x82> @ imm = #-0x2
700abbe2: e7ff         	b	0x700abbe4 <Sciclient_rmIrGetOutp+0x84> @ imm = #-0x2
700abbe4: 9805         	ldr	r0, [sp, #0x14]
700abbe6: bbb8         	cbnz	r0, 0x700abc58 <Sciclient_rmIrGetOutp+0xf8> @ imm = #0x6e
700abbe8: e7ff         	b	0x700abbea <Sciclient_rmIrGetOutp+0x8a> @ imm = #-0x2
700abbea: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700abbee: b398         	cbz	r0, 0x700abc58 <Sciclient_rmIrGetOutp+0xf8> @ imm = #0x66
700abbf0: e7ff         	b	0x700abbf2 <Sciclient_rmIrGetOutp+0x92> @ imm = #-0x2
700abbf2: f04f 30ff    	mov.w	r0, #0xffffffff
700abbf6: 9005         	str	r0, [sp, #0x14]
700abbf8: 2000         	movs	r0, #0x0
700abbfa: f8ad 000e    	strh.w	r0, [sp, #0xe]
700abbfe: e7ff         	b	0x700abc00 <Sciclient_rmIrGetOutp+0xa0> @ imm = #-0x2
700abc00: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700abc04: 9904         	ldr	r1, [sp, #0x10]
700abc06: 8949         	ldrh	r1, [r1, #0xa]
700abc08: 4288         	cmp	r0, r1
700abc0a: da24         	bge	0x700abc56 <Sciclient_rmIrGetOutp+0xf6> @ imm = #0x48
700abc0c: e7ff         	b	0x700abc0e <Sciclient_rmIrGetOutp+0xae> @ imm = #-0x2
700abc0e: 9804         	ldr	r0, [sp, #0x10]
700abc10: 6840         	ldr	r0, [r0, #0x4]
700abc12: f8bd 100e    	ldrh.w	r1, [sp, #0xe]
700abc16: f008 fc1b    	bl	0x700b4450 <Sciclient_getIrAddr> @ imm = #0x8836
700abc1a: 9002         	str	r0, [sp, #0x8]
700abc1c: 9802         	ldr	r0, [sp, #0x8]
700abc1e: f240 31ff    	movw	r1, #0x3ff
700abc22: 2200         	movs	r2, #0x0
700abc24: f008 fe24    	bl	0x700b4870 <CSL_REG32_FEXT_RAW> @ imm = #0x8c48
700abc28: f8ad 0006    	strh.w	r0, [sp, #0x6]
700abc2c: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700abc30: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700abc34: 4288         	cmp	r0, r1
700abc36: d107         	bne	0x700abc48 <Sciclient_rmIrGetOutp+0xe8> @ imm = #0xe
700abc38: e7ff         	b	0x700abc3a <Sciclient_rmIrGetOutp+0xda> @ imm = #-0x2
700abc3a: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700abc3e: 9906         	ldr	r1, [sp, #0x18]
700abc40: 8008         	strh	r0, [r1]
700abc42: 2000         	movs	r0, #0x0
700abc44: 9005         	str	r0, [sp, #0x14]
700abc46: e006         	b	0x700abc56 <Sciclient_rmIrGetOutp+0xf6> @ imm = #0xc
700abc48: e7ff         	b	0x700abc4a <Sciclient_rmIrGetOutp+0xea> @ imm = #-0x2
700abc4a: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700abc4e: 3001         	adds	r0, #0x1
700abc50: f8ad 000e    	strh.w	r0, [sp, #0xe]
700abc54: e7d4         	b	0x700abc00 <Sciclient_rmIrGetOutp+0xa0> @ imm = #-0x58
700abc56: e7ff         	b	0x700abc58 <Sciclient_rmIrGetOutp+0xf8> @ imm = #-0x2
700abc58: 9805         	ldr	r0, [sp, #0x14]
700abc5a: b008         	add	sp, #0x20
700abc5c: bd80         	pop	{r7, pc}
700abc5e: 0000         	movs	r0, r0

700abc60 <_tx_semaphore_delete>:
700abc60: b580         	push	{r7, lr}
700abc62: b088         	sub	sp, #0x20
700abc64: 9007         	str	r0, [sp, #0x1c]
700abc66: f7f6 efd6    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x9054
700abc6a: 9006         	str	r0, [sp, #0x18]
700abc6c: 9907         	ldr	r1, [sp, #0x1c]
700abc6e: 2000         	movs	r0, #0x0
700abc70: 6008         	str	r0, [r1]
700abc72: f649 601c    	movw	r0, #0x9e1c
700abc76: f2c7 0008    	movt	r0, #0x7008
700abc7a: 6801         	ldr	r1, [r0]
700abc7c: 3901         	subs	r1, #0x1
700abc7e: 6001         	str	r1, [r0]
700abc80: 6800         	ldr	r0, [r0]
700abc82: b938         	cbnz	r0, 0x700abc94 <_tx_semaphore_delete+0x34> @ imm = #0xe
700abc84: e7ff         	b	0x700abc86 <_tx_semaphore_delete+0x26> @ imm = #-0x2
700abc86: f64a 2160    	movw	r1, #0xaa60
700abc8a: f2c7 0108    	movt	r1, #0x7008
700abc8e: 2000         	movs	r0, #0x0
700abc90: 6008         	str	r0, [r1]
700abc92: e01c         	b	0x700abcce <_tx_semaphore_delete+0x6e> @ imm = #0x38
700abc94: 9807         	ldr	r0, [sp, #0x1c]
700abc96: 6940         	ldr	r0, [r0, #0x14]
700abc98: 9002         	str	r0, [sp, #0x8]
700abc9a: 9807         	ldr	r0, [sp, #0x1c]
700abc9c: 6980         	ldr	r0, [r0, #0x18]
700abc9e: 9001         	str	r0, [sp, #0x4]
700abca0: 9801         	ldr	r0, [sp, #0x4]
700abca2: 9902         	ldr	r1, [sp, #0x8]
700abca4: 6188         	str	r0, [r1, #0x18]
700abca6: 9802         	ldr	r0, [sp, #0x8]
700abca8: 9901         	ldr	r1, [sp, #0x4]
700abcaa: 6148         	str	r0, [r1, #0x14]
700abcac: f64a 2060    	movw	r0, #0xaa60
700abcb0: f2c7 0008    	movt	r0, #0x7008
700abcb4: 6800         	ldr	r0, [r0]
700abcb6: 9907         	ldr	r1, [sp, #0x1c]
700abcb8: 4288         	cmp	r0, r1
700abcba: d107         	bne	0x700abccc <_tx_semaphore_delete+0x6c> @ imm = #0xe
700abcbc: e7ff         	b	0x700abcbe <_tx_semaphore_delete+0x5e> @ imm = #-0x2
700abcbe: 9802         	ldr	r0, [sp, #0x8]
700abcc0: f64a 2160    	movw	r1, #0xaa60
700abcc4: f2c7 0108    	movt	r1, #0x7008
700abcc8: 6008         	str	r0, [r1]
700abcca: e7ff         	b	0x700abccc <_tx_semaphore_delete+0x6c> @ imm = #-0x2
700abccc: e7ff         	b	0x700abcce <_tx_semaphore_delete+0x6e> @ imm = #-0x2
700abcce: f64a 217c    	movw	r1, #0xaa7c
700abcd2: f2c7 0108    	movt	r1, #0x7008
700abcd6: 6808         	ldr	r0, [r1]
700abcd8: 3001         	adds	r0, #0x1
700abcda: 6008         	str	r0, [r1]
700abcdc: 9807         	ldr	r0, [sp, #0x1c]
700abcde: 68c0         	ldr	r0, [r0, #0xc]
700abce0: 9005         	str	r0, [sp, #0x14]
700abce2: 9907         	ldr	r1, [sp, #0x1c]
700abce4: 2000         	movs	r0, #0x0
700abce6: 60c8         	str	r0, [r1, #0xc]
700abce8: 9907         	ldr	r1, [sp, #0x1c]
700abcea: 6909         	ldr	r1, [r1, #0x10]
700abcec: 9103         	str	r1, [sp, #0xc]
700abcee: 9907         	ldr	r1, [sp, #0x1c]
700abcf0: 6108         	str	r0, [r1, #0x10]
700abcf2: 9806         	ldr	r0, [sp, #0x18]
700abcf4: f7f7 e90e    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x8de4
700abcf8: e7ff         	b	0x700abcfa <_tx_semaphore_delete+0x9a> @ imm = #-0x2
700abcfa: 9803         	ldr	r0, [sp, #0xc]
700abcfc: b1c8         	cbz	r0, 0x700abd32 <_tx_semaphore_delete+0xd2> @ imm = #0x32
700abcfe: e7ff         	b	0x700abd00 <_tx_semaphore_delete+0xa0> @ imm = #-0x2
700abd00: 9803         	ldr	r0, [sp, #0xc]
700abd02: 3801         	subs	r0, #0x1
700abd04: 9003         	str	r0, [sp, #0xc]
700abd06: f7f6 ef86    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x90f4
700abd0a: 9006         	str	r0, [sp, #0x18]
700abd0c: 9905         	ldr	r1, [sp, #0x14]
700abd0e: 2000         	movs	r0, #0x0
700abd10: 66c8         	str	r0, [r1, #0x6c]
700abd12: 9905         	ldr	r1, [sp, #0x14]
700abd14: 2001         	movs	r0, #0x1
700abd16: f8c1 0088    	str.w	r0, [r1, #0x88]
700abd1a: 9805         	ldr	r0, [sp, #0x14]
700abd1c: 6f40         	ldr	r0, [r0, #0x74]
700abd1e: 9004         	str	r0, [sp, #0x10]
700abd20: 9805         	ldr	r0, [sp, #0x14]
700abd22: f7fb fcf5    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #-0x4616
700abd26: 9806         	ldr	r0, [sp, #0x18]
700abd28: f7f7 e8f4    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x8e18
700abd2c: 9804         	ldr	r0, [sp, #0x10]
700abd2e: 9005         	str	r0, [sp, #0x14]
700abd30: e7e3         	b	0x700abcfa <_tx_semaphore_delete+0x9a> @ imm = #-0x3a
700abd32: f7f6 ef70    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x9120
700abd36: 9006         	str	r0, [sp, #0x18]
700abd38: f64a 217c    	movw	r1, #0xaa7c
700abd3c: f2c7 0108    	movt	r1, #0x7008
700abd40: 6808         	ldr	r0, [r1]
700abd42: 3801         	subs	r0, #0x1
700abd44: 6008         	str	r0, [r1]
700abd46: 9806         	ldr	r0, [sp, #0x18]
700abd48: f7f7 e8e4    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x8e38
700abd4c: f006 ffe8    	bl	0x700b2d20 <_tx_thread_system_preempt_check> @ imm = #0x6fd0
700abd50: 2000         	movs	r0, #0x0
700abd52: b008         	add	sp, #0x20
700abd54: bd80         	pop	{r7, pc}
		...
700abd5e: 0000         	movs	r0, r0

700abd60 <_tx_thread_preemption_change>:
700abd60: b580         	push	{r7, lr}
700abd62: b086         	sub	sp, #0x18
700abd64: 9005         	str	r0, [sp, #0x14]
700abd66: 9104         	str	r1, [sp, #0x10]
700abd68: 9203         	str	r2, [sp, #0xc]
700abd6a: 2000         	movs	r0, #0x0
700abd6c: 9001         	str	r0, [sp, #0x4]
700abd6e: 9805         	ldr	r0, [sp, #0x14]
700abd70: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700abd74: 9904         	ldr	r1, [sp, #0x10]
700abd76: 4288         	cmp	r0, r1
700abd78: d007         	beq	0x700abd8a <_tx_thread_preemption_change+0x2a> @ imm = #0xe
700abd7a: e7ff         	b	0x700abd7c <_tx_thread_preemption_change+0x1c> @ imm = #-0x2
700abd7c: 9804         	ldr	r0, [sp, #0x10]
700abd7e: b118         	cbz	r0, 0x700abd88 <_tx_thread_preemption_change+0x28> @ imm = #0x6
700abd80: e7ff         	b	0x700abd82 <_tx_thread_preemption_change+0x22> @ imm = #-0x2
700abd82: 2000         	movs	r0, #0x0
700abd84: 9004         	str	r0, [sp, #0x10]
700abd86: e7ff         	b	0x700abd88 <_tx_thread_preemption_change+0x28> @ imm = #-0x2
700abd88: e7ff         	b	0x700abd8a <_tx_thread_preemption_change+0x2a> @ imm = #-0x2
700abd8a: f7f6 ef44    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x9178
700abd8e: 9002         	str	r0, [sp, #0x8]
700abd90: 9804         	ldr	r0, [sp, #0x10]
700abd92: 9905         	ldr	r1, [sp, #0x14]
700abd94: f8d1 1098    	ldr.w	r1, [r1, #0x98]
700abd98: 4288         	cmp	r0, r1
700abd9a: d903         	bls	0x700abda4 <_tx_thread_preemption_change+0x44> @ imm = #0x6
700abd9c: e7ff         	b	0x700abd9e <_tx_thread_preemption_change+0x3e> @ imm = #-0x2
700abd9e: 2018         	movs	r0, #0x18
700abda0: 9001         	str	r0, [sp, #0x4]
700abda2: e050         	b	0x700abe46 <_tx_thread_preemption_change+0xe6> @ imm = #0xa0
700abda4: 9805         	ldr	r0, [sp, #0x14]
700abda6: f8d0 009c    	ldr.w	r0, [r0, #0x9c]
700abdaa: 9903         	ldr	r1, [sp, #0xc]
700abdac: 6008         	str	r0, [r1]
700abdae: 9804         	ldr	r0, [sp, #0x10]
700abdb0: 9905         	ldr	r1, [sp, #0x14]
700abdb2: f8c1 009c    	str.w	r0, [r1, #0x9c]
700abdb6: 9804         	ldr	r0, [sp, #0x10]
700abdb8: 9905         	ldr	r1, [sp, #0x14]
700abdba: f8d1 10a0    	ldr.w	r1, [r1, #0xa0]
700abdbe: 4288         	cmp	r0, r1
700abdc0: d204         	bhs	0x700abdcc <_tx_thread_preemption_change+0x6c> @ imm = #0x8
700abdc2: e7ff         	b	0x700abdc4 <_tx_thread_preemption_change+0x64> @ imm = #-0x2
700abdc4: 9804         	ldr	r0, [sp, #0x10]
700abdc6: 9905         	ldr	r1, [sp, #0x14]
700abdc8: 6408         	str	r0, [r1, #0x40]
700abdca: e004         	b	0x700abdd6 <_tx_thread_preemption_change+0x76> @ imm = #0x8
700abdcc: 9905         	ldr	r1, [sp, #0x14]
700abdce: f8d1 00a0    	ldr.w	r0, [r1, #0xa0]
700abdd2: 6408         	str	r0, [r1, #0x40]
700abdd4: e7ff         	b	0x700abdd6 <_tx_thread_preemption_change+0x76> @ imm = #-0x2
700abdd6: f64a 2074    	movw	r0, #0xaa74
700abdda: f2c7 0008    	movt	r0, #0x7008
700abdde: 6800         	ldr	r0, [r0]
700abde0: 9905         	ldr	r1, [sp, #0x14]
700abde2: 6b09         	ldr	r1, [r1, #0x30]
700abde4: 4288         	cmp	r0, r1
700abde6: d22d         	bhs	0x700abe44 <_tx_thread_preemption_change+0xe4> @ imm = #0x5a
700abde8: e7ff         	b	0x700abdea <_tx_thread_preemption_change+0x8a> @ imm = #-0x2
700abdea: f64a 2074    	movw	r0, #0xaa74
700abdee: f2c7 0008    	movt	r0, #0x7008
700abdf2: 6800         	ldr	r0, [r0]
700abdf4: 9904         	ldr	r1, [sp, #0x10]
700abdf6: 4288         	cmp	r0, r1
700abdf8: d223         	bhs	0x700abe42 <_tx_thread_preemption_change+0xe2> @ imm = #0x46
700abdfa: e7ff         	b	0x700abdfc <_tx_thread_preemption_change+0x9c> @ imm = #-0x2
700abdfc: f64a 2070    	movw	r0, #0xaa70
700abe00: f2c7 0008    	movt	r0, #0x7008
700abe04: 6800         	ldr	r0, [r0]
700abe06: 9905         	ldr	r1, [sp, #0x14]
700abe08: 4288         	cmp	r0, r1
700abe0a: d119         	bne	0x700abe40 <_tx_thread_preemption_change+0xe0> @ imm = #0x32
700abe0c: e7ff         	b	0x700abe0e <_tx_thread_preemption_change+0xae> @ imm = #-0x2
700abe0e: f64a 2074    	movw	r0, #0xaa74
700abe12: f2c7 0008    	movt	r0, #0x7008
700abe16: 6801         	ldr	r1, [r0]
700abe18: f64a 0034    	movw	r0, #0xa834
700abe1c: f2c7 0008    	movt	r0, #0x7008
700abe20: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700abe24: f64a 2170    	movw	r1, #0xaa70
700abe28: f2c7 0108    	movt	r1, #0x7008
700abe2c: 6008         	str	r0, [r1]
700abe2e: 9802         	ldr	r0, [sp, #0x8]
700abe30: f7f7 e870    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x8f20
700abe34: f006 ff74    	bl	0x700b2d20 <_tx_thread_system_preempt_check> @ imm = #0x6ee8
700abe38: f7f6 eeec    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x9228
700abe3c: 9002         	str	r0, [sp, #0x8]
700abe3e: e7ff         	b	0x700abe40 <_tx_thread_preemption_change+0xe0> @ imm = #-0x2
700abe40: e7ff         	b	0x700abe42 <_tx_thread_preemption_change+0xe2> @ imm = #-0x2
700abe42: e7ff         	b	0x700abe44 <_tx_thread_preemption_change+0xe4> @ imm = #-0x2
700abe44: e7ff         	b	0x700abe46 <_tx_thread_preemption_change+0xe6> @ imm = #-0x2
700abe46: 9802         	ldr	r0, [sp, #0x8]
700abe48: f7f7 e864    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x8f38
700abe4c: 9801         	ldr	r0, [sp, #0x4]
700abe4e: b006         	add	sp, #0x18
700abe50: bd80         	pop	{r7, pc}
700abe52: 0000         	movs	r0, r0

700abe54 <_tx_timer_interrupt>:
700abe54: e59f10cc     	ldr	r1, [pc, #0xcc]         @ 0x700abf28 <__tx_timer_nothing_expired+0x4>
700abe58: e5910000     	ldr	r0, [r1]
700abe5c: e2800001     	add	r0, r0, #1
700abe60: e5810000     	str	r0, [r1]
700abe64: e59f30c0     	ldr	r3, [pc, #0xc0]         @ 0x700abf2c <__tx_timer_nothing_expired+0x8>
700abe68: e5932000     	ldr	r2, [r3]
700abe6c: e3520000     	cmp	r2, #0
700abe70: 0a000006     	beq	0x700abe90 <__tx_timer_no_time_slice> @ imm = #0x18
700abe74: e2422001     	sub	r2, r2, #1
700abe78: e5832000     	str	r2, [r3]
700abe7c: e3520000     	cmp	r2, #0
700abe80: 1a000002     	bne	0x700abe90 <__tx_timer_no_time_slice> @ imm = #0x8
700abe84: e59f30a4     	ldr	r3, [pc, #0xa4]         @ 0x700abf30 <__tx_timer_nothing_expired+0xc>
700abe88: e3a00001     	mov	r0, #1
700abe8c: e5830000     	str	r0, [r3]

700abe90 <__tx_timer_no_time_slice>:
700abe90: e59f109c     	ldr	r1, [pc, #0x9c]         @ 0x700abf34 <__tx_timer_nothing_expired+0x10>
700abe94: e5910000     	ldr	r0, [r1]
700abe98: e5902000     	ldr	r2, [r0]
700abe9c: e3520000     	cmp	r2, #0
700abea0: 0a000003     	beq	0x700abeb4 <__tx_timer_no_timer> @ imm = #0xc
700abea4: e59f308c     	ldr	r3, [pc, #0x8c]         @ 0x700abf38 <__tx_timer_nothing_expired+0x14>
700abea8: e3a02001     	mov	r2, #1
700abeac: e5832000     	str	r2, [r3]
700abeb0: ea000007     	b	0x700abed4 <__tx_timer_done> @ imm = #0x1c

700abeb4 <__tx_timer_no_timer>:
700abeb4: e2800004     	add	r0, r0, #4
700abeb8: e59f307c     	ldr	r3, [pc, #0x7c]         @ 0x700abf3c <__tx_timer_nothing_expired+0x18>
700abebc: e5932000     	ldr	r2, [r3]
700abec0: e1500002     	cmp	r0, r2
700abec4: 1a000001     	bne	0x700abed0 <__tx_timer_skip_wrap> @ imm = #0x4
700abec8: e59f3070     	ldr	r3, [pc, #0x70]         @ 0x700abf40 <__tx_timer_nothing_expired+0x1c>
700abecc: e5930000     	ldr	r0, [r3]

700abed0 <__tx_timer_skip_wrap>:
700abed0: e5810000     	str	r0, [r1]

700abed4 <__tx_timer_done>:
700abed4: e59f3054     	ldr	r3, [pc, #0x54]         @ 0x700abf30 <__tx_timer_nothing_expired+0xc>
700abed8: e5932000     	ldr	r2, [r3]
700abedc: e3520000     	cmp	r2, #0
700abee0: 1a000003     	bne	0x700abef4 <__tx_something_expired> @ imm = #0xc
700abee4: e59f104c     	ldr	r1, [pc, #0x4c]         @ 0x700abf38 <__tx_timer_nothing_expired+0x14>
700abee8: e5910000     	ldr	r0, [r1]
700abeec: e3500000     	cmp	r0, #0
700abef0: 0a00000b     	beq	0x700abf24 <__tx_timer_nothing_expired> @ imm = #0x2c

700abef4 <__tx_something_expired>:
700abef4: e92d4001     	push	{r0, lr}
700abef8: e59f1038     	ldr	r1, [pc, #0x38]         @ 0x700abf38 <__tx_timer_nothing_expired+0x14>
700abefc: e5910000     	ldr	r0, [r1]
700abf00: e3500000     	cmp	r0, #0
700abf04: 0a000000     	beq	0x700abf0c <__tx_timer_dont_activate> @ imm = #0x0
700abf08: faffdf70     	blx	0x700a3cd0 <_tx_timer_expiration_process> @ imm = #-0x8240

700abf0c <__tx_timer_dont_activate>:
700abf0c: e59f301c     	ldr	r3, [pc, #0x1c]         @ 0x700abf30 <__tx_timer_nothing_expired+0xc>
700abf10: e5932000     	ldr	r2, [r3]
700abf14: e3520000     	cmp	r2, #0
700abf18: 0a000000     	beq	0x700abf20 <__tx_timer_not_ts_expiration> @ imm = #0x0
700abf1c: fa000e3f     	blx	0x700af820 <_tx_thread_time_slice> @ imm = #0x38fc

700abf20 <__tx_timer_not_ts_expiration>:
700abf20: e8bd4001     	pop	{r0, lr}

700abf24 <__tx_timer_nothing_expired>:
700abf24: e12fff1e     	bx	lr
700abf28: a0 aa 08 70  	.word	0x7008aaa0
700abf2c: a4 aa 08 70  	.word	0x7008aaa4
700abf30: 8c aa 08 70  	.word	0x7008aa8c
700abf34: 84 aa 08 70  	.word	0x7008aa84
700abf38: 88 aa 08 70  	.word	0x7008aa88
700abf3c: 94 aa 08 70  	.word	0x7008aa94
700abf40: 98 aa 08 70  	.word	0x7008aa98
700abf44: 00 00 00 00  	.word	0x00000000
700abf48: 00 00 00 00  	.word	0x00000000
700abf4c: 00 00 00 00  	.word	0x00000000

700abf50 <PMU_profileEnd>:
700abf50: b580         	push	{r7, lr}
700abf52: b090         	sub	sp, #0x40
700abf54: 900e         	str	r0, [sp, #0x38]
700abf56: 2000         	movs	r0, #0x0
700abf58: 900d         	str	r0, [sp, #0x34]
700abf5a: f248 2000    	movw	r0, #0x8200
700abf5e: f2c7 0008    	movt	r0, #0x7008
700abf62: 6800         	ldr	r0, [r0]
700abf64: 2840         	cmp	r0, #0x40
700abf66: d304         	blo	0x700abf72 <PMU_profileEnd+0x22> @ imm = #0x8
700abf68: e7ff         	b	0x700abf6a <PMU_profileEnd+0x1a> @ imm = #-0x2
700abf6a: f04f 30ff    	mov.w	r0, #0xffffffff
700abf6e: 900f         	str	r0, [sp, #0x3c]
700abf70: e061         	b	0x700ac036 <PMU_profileEnd+0xe6> @ imm = #0xc2
700abf72: 201f         	movs	r0, #0x1f
700abf74: f7fc ee32    	blx	0x700a8bdc <CSL_armR5PmuReadCntr> @ imm = #-0x339c
700abf78: 900c         	str	r0, [sp, #0x30]
700abf7a: 2000         	movs	r0, #0x0
700abf7c: f7fc ee2e    	blx	0x700a8bdc <CSL_armR5PmuReadCntr> @ imm = #-0x33a4
700abf80: 900b         	str	r0, [sp, #0x2c]
700abf82: 2001         	movs	r0, #0x1
700abf84: f7fc ee2a    	blx	0x700a8bdc <CSL_armR5PmuReadCntr> @ imm = #-0x33ac
700abf88: 900a         	str	r0, [sp, #0x28]
700abf8a: 2002         	movs	r0, #0x2
700abf8c: f7fc ee26    	blx	0x700a8bdc <CSL_armR5PmuReadCntr> @ imm = #-0x33b4
700abf90: 9009         	str	r0, [sp, #0x24]
700abf92: 980b         	ldr	r0, [sp, #0x2c]
700abf94: 9006         	str	r0, [sp, #0x18]
700abf96: 980a         	ldr	r0, [sp, #0x28]
700abf98: 9007         	str	r0, [sp, #0x1c]
700abf9a: 9809         	ldr	r0, [sp, #0x24]
700abf9c: 9008         	str	r0, [sp, #0x20]
700abf9e: f248 2200    	movw	r2, #0x8200
700abfa2: f2c7 0208    	movt	r2, #0x7008
700abfa6: 6810         	ldr	r0, [r2]
700abfa8: 9005         	str	r0, [sp, #0x14]
700abfaa: 6890         	ldr	r0, [r2, #0x8]
700abfac: 9003         	str	r0, [sp, #0xc]
700abfae: 6850         	ldr	r0, [r2, #0x4]
700abfb0: 9002         	str	r0, [sp, #0x8]
700abfb2: 9805         	ldr	r0, [sp, #0x14]
700abfb4: 2134         	movs	r1, #0x34
700abfb6: fb00 2001    	mla	r0, r0, r1, r2
700abfba: 300c         	adds	r0, #0xc
700abfbc: 9001         	str	r0, [sp, #0x4]
700abfbe: 980e         	ldr	r0, [sp, #0x38]
700abfc0: 9901         	ldr	r1, [sp, #0x4]
700abfc2: 6b09         	ldr	r1, [r1, #0x30]
700abfc4: f7f5 eddc    	blx	0x700a1b80 <strcmp>     @ imm = #-0xa448
700abfc8: b120         	cbz	r0, 0x700abfd4 <PMU_profileEnd+0x84> @ imm = #0x8
700abfca: e7ff         	b	0x700abfcc <PMU_profileEnd+0x7c> @ imm = #-0x2
700abfcc: f04f 30ff    	mov.w	r0, #0xffffffff
700abfd0: 900d         	str	r0, [sp, #0x34]
700abfd2: e7ff         	b	0x700abfd4 <PMU_profileEnd+0x84> @ imm = #-0x2
700abfd4: 980d         	ldr	r0, [sp, #0x34]
700abfd6: bb58         	cbnz	r0, 0x700ac030 <PMU_profileEnd+0xe0> @ imm = #0x56
700abfd8: e7ff         	b	0x700abfda <PMU_profileEnd+0x8a> @ imm = #-0x2
700abfda: 9802         	ldr	r0, [sp, #0x8]
700abfdc: 2801         	cmp	r0, #0x1
700abfde: d106         	bne	0x700abfee <PMU_profileEnd+0x9e> @ imm = #0xc
700abfe0: e7ff         	b	0x700abfe2 <PMU_profileEnd+0x92> @ imm = #-0x2
700abfe2: 980c         	ldr	r0, [sp, #0x30]
700abfe4: 9901         	ldr	r1, [sp, #0x4]
700abfe6: 6aca         	ldr	r2, [r1, #0x2c]
700abfe8: 1a80         	subs	r0, r0, r2
700abfea: 62c8         	str	r0, [r1, #0x2c]
700abfec: e7ff         	b	0x700abfee <PMU_profileEnd+0x9e> @ imm = #-0x2
700abfee: 2000         	movs	r0, #0x0
700abff0: 9004         	str	r0, [sp, #0x10]
700abff2: e7ff         	b	0x700abff4 <PMU_profileEnd+0xa4> @ imm = #-0x2
700abff4: 9804         	ldr	r0, [sp, #0x10]
700abff6: 9903         	ldr	r1, [sp, #0xc]
700abff8: 4288         	cmp	r0, r1
700abffa: d211         	bhs	0x700ac020 <PMU_profileEnd+0xd0> @ imm = #0x22
700abffc: e7ff         	b	0x700abffe <PMU_profileEnd+0xae> @ imm = #-0x2
700abffe: 9a04         	ldr	r2, [sp, #0x10]
700ac000: a806         	add	r0, sp, #0x18
700ac002: f850 0022    	ldr.w	r0, [r0, r2, lsl #2]
700ac006: 9901         	ldr	r1, [sp, #0x4]
700ac008: eb02 0242    	add.w	r2, r2, r2, lsl #1
700ac00c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700ac010: 688a         	ldr	r2, [r1, #0x8]
700ac012: 1a80         	subs	r0, r0, r2
700ac014: 6088         	str	r0, [r1, #0x8]
700ac016: e7ff         	b	0x700ac018 <PMU_profileEnd+0xc8> @ imm = #-0x2
700ac018: 9804         	ldr	r0, [sp, #0x10]
700ac01a: 3001         	adds	r0, #0x1
700ac01c: 9004         	str	r0, [sp, #0x10]
700ac01e: e7e9         	b	0x700abff4 <PMU_profileEnd+0xa4> @ imm = #-0x2e
700ac020: f248 2100    	movw	r1, #0x8200
700ac024: f2c7 0108    	movt	r1, #0x7008
700ac028: 6808         	ldr	r0, [r1]
700ac02a: 3001         	adds	r0, #0x1
700ac02c: 6008         	str	r0, [r1]
700ac02e: e7ff         	b	0x700ac030 <PMU_profileEnd+0xe0> @ imm = #-0x2
700ac030: 980d         	ldr	r0, [sp, #0x34]
700ac032: 900f         	str	r0, [sp, #0x3c]
700ac034: e7ff         	b	0x700ac036 <PMU_profileEnd+0xe6> @ imm = #-0x2
700ac036: 980f         	ldr	r0, [sp, #0x3c]
700ac038: b010         	add	sp, #0x40
700ac03a: bd80         	pop	{r7, pc}
700ac03c: 0000         	movs	r0, r0
700ac03e: 0000         	movs	r0, r0

700ac040 <Udma_eventIsrFxn>:
700ac040: b580         	push	{r7, lr}
700ac042: b088         	sub	sp, #0x20
700ac044: 9007         	str	r0, [sp, #0x1c]
700ac046: 9807         	ldr	r0, [sp, #0x1c]
700ac048: 9003         	str	r0, [sp, #0xc]
700ac04a: 2001         	movs	r0, #0x1
700ac04c: 9004         	str	r0, [sp, #0x10]
700ac04e: 2000         	movs	r0, #0x0
700ac050: 9000         	str	r0, [sp]
700ac052: 9803         	ldr	r0, [sp, #0xc]
700ac054: 6800         	ldr	r0, [r0]
700ac056: 9002         	str	r0, [sp, #0x8]
700ac058: 9803         	ldr	r0, [sp, #0xc]
700ac05a: 6cc0         	ldr	r0, [r0, #0x4c]
700ac05c: 9005         	str	r0, [sp, #0x14]
700ac05e: e7ff         	b	0x700ac060 <Udma_eventIsrFxn+0x20> @ imm = #-0x2
700ac060: 9803         	ldr	r0, [sp, #0xc]
700ac062: 2800         	cmp	r0, #0x0
700ac064: d060         	beq	0x700ac128 <Udma_eventIsrFxn+0xe8> @ imm = #0xc0
700ac066: e7ff         	b	0x700ac068 <Udma_eventIsrFxn+0x28> @ imm = #-0x2
700ac068: 9803         	ldr	r0, [sp, #0xc]
700ac06a: 6880         	ldr	r0, [r0, #0x8]
700ac06c: 2805         	cmp	r0, #0x5
700ac06e: d057         	beq	0x700ac120 <Udma_eventIsrFxn+0xe0> @ imm = #0xae
700ac070: e7ff         	b	0x700ac072 <Udma_eventIsrFxn+0x32> @ imm = #-0x2
700ac072: 9805         	ldr	r0, [sp, #0x14]
700ac074: 0180         	lsls	r0, r0, #0x6
700ac076: 9006         	str	r0, [sp, #0x18]
700ac078: 9803         	ldr	r0, [sp, #0xc]
700ac07a: 6d01         	ldr	r1, [r0, #0x50]
700ac07c: 9806         	ldr	r0, [sp, #0x18]
700ac07e: 4408         	add	r0, r1
700ac080: 9006         	str	r0, [sp, #0x18]
700ac082: 9802         	ldr	r0, [sp, #0x8]
700ac084: 309c         	adds	r0, #0x9c
700ac086: 9906         	ldr	r1, [sp, #0x18]
700ac088: 2201         	movs	r2, #0x1
700ac08a: f002 fc29    	bl	0x700ae8e0 <CSL_intaggrIsIntrPending> @ imm = #0x2852
700ac08e: 2800         	cmp	r0, #0x0
700ac090: d045         	beq	0x700ac11e <Udma_eventIsrFxn+0xde> @ imm = #0x8a
700ac092: e7ff         	b	0x700ac094 <Udma_eventIsrFxn+0x54> @ imm = #-0x2
700ac094: 9802         	ldr	r0, [sp, #0x8]
700ac096: 309c         	adds	r0, #0x9c
700ac098: 9906         	ldr	r1, [sp, #0x18]
700ac09a: f005 f839    	bl	0x700b1110 <CSL_intaggrClrIntr> @ imm = #0x5072
700ac09e: 9803         	ldr	r0, [sp, #0xc]
700ac0a0: 3008         	adds	r0, #0x8
700ac0a2: 9001         	str	r0, [sp, #0x4]
700ac0a4: 9801         	ldr	r0, [sp, #0x4]
700ac0a6: 6800         	ldr	r0, [r0]
700ac0a8: 2801         	cmp	r0, #0x1
700ac0aa: d005         	beq	0x700ac0b8 <Udma_eventIsrFxn+0x78> @ imm = #0xa
700ac0ac: e7ff         	b	0x700ac0ae <Udma_eventIsrFxn+0x6e> @ imm = #-0x2
700ac0ae: 9801         	ldr	r0, [sp, #0x4]
700ac0b0: 6800         	ldr	r0, [r0]
700ac0b2: 2806         	cmp	r0, #0x6
700ac0b4: d114         	bne	0x700ac0e0 <Udma_eventIsrFxn+0xa0> @ imm = #0x28
700ac0b6: e7ff         	b	0x700ac0b8 <Udma_eventIsrFxn+0x78> @ imm = #-0x2
700ac0b8: 9801         	ldr	r0, [sp, #0x4]
700ac0ba: 6880         	ldr	r0, [r0, #0x8]
700ac0bc: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700ac0c0: 9000         	str	r0, [sp]
700ac0c2: 9900         	ldr	r1, [sp]
700ac0c4: 6808         	ldr	r0, [r1]
700ac0c6: 308c         	adds	r0, #0x8c
700ac0c8: 8889         	ldrh	r1, [r1, #0x4]
700ac0ca: f007 fb21    	bl	0x700b3710 <CSL_lcdma_ringaccIsTeardownComplete> @ imm = #0x7642
700ac0ce: b118         	cbz	r0, 0x700ac0d8 <Udma_eventIsrFxn+0x98> @ imm = #0x6
700ac0d0: e7ff         	b	0x700ac0d2 <Udma_eventIsrFxn+0x92> @ imm = #-0x2
700ac0d2: 2002         	movs	r0, #0x2
700ac0d4: 9004         	str	r0, [sp, #0x10]
700ac0d6: e002         	b	0x700ac0de <Udma_eventIsrFxn+0x9e> @ imm = #0x4
700ac0d8: 2003         	movs	r0, #0x3
700ac0da: 9004         	str	r0, [sp, #0x10]
700ac0dc: e7ff         	b	0x700ac0de <Udma_eventIsrFxn+0x9e> @ imm = #-0x2
700ac0de: e7ff         	b	0x700ac0e0 <Udma_eventIsrFxn+0xa0> @ imm = #-0x2
700ac0e0: 9803         	ldr	r0, [sp, #0xc]
700ac0e2: 6880         	ldr	r0, [r0, #0x8]
700ac0e4: 2801         	cmp	r0, #0x1
700ac0e6: d104         	bne	0x700ac0f2 <Udma_eventIsrFxn+0xb2> @ imm = #0x8
700ac0e8: e7ff         	b	0x700ac0ea <Udma_eventIsrFxn+0xaa> @ imm = #-0x2
700ac0ea: 9804         	ldr	r0, [sp, #0x10]
700ac0ec: 2802         	cmp	r0, #0x2
700ac0ee: d015         	beq	0x700ac11c <Udma_eventIsrFxn+0xdc> @ imm = #0x2a
700ac0f0: e7ff         	b	0x700ac0f2 <Udma_eventIsrFxn+0xb2> @ imm = #-0x2
700ac0f2: 9803         	ldr	r0, [sp, #0xc]
700ac0f4: 6880         	ldr	r0, [r0, #0x8]
700ac0f6: 2806         	cmp	r0, #0x6
700ac0f8: d104         	bne	0x700ac104 <Udma_eventIsrFxn+0xc4> @ imm = #0x8
700ac0fa: e7ff         	b	0x700ac0fc <Udma_eventIsrFxn+0xbc> @ imm = #-0x2
700ac0fc: 9804         	ldr	r0, [sp, #0x10]
700ac0fe: 2803         	cmp	r0, #0x3
700ac100: d00c         	beq	0x700ac11c <Udma_eventIsrFxn+0xdc> @ imm = #0x18
700ac102: e7ff         	b	0x700ac104 <Udma_eventIsrFxn+0xc4> @ imm = #-0x2
700ac104: 9801         	ldr	r0, [sp, #0x4]
700ac106: 6940         	ldr	r0, [r0, #0x14]
700ac108: b138         	cbz	r0, 0x700ac11a <Udma_eventIsrFxn+0xda> @ imm = #0xe
700ac10a: e7ff         	b	0x700ac10c <Udma_eventIsrFxn+0xcc> @ imm = #-0x2
700ac10c: 9a01         	ldr	r2, [sp, #0x4]
700ac10e: 9803         	ldr	r0, [sp, #0xc]
700ac110: 6811         	ldr	r1, [r2]
700ac112: 6953         	ldr	r3, [r2, #0x14]
700ac114: 69d2         	ldr	r2, [r2, #0x1c]
700ac116: 4798         	blx	r3
700ac118: e7ff         	b	0x700ac11a <Udma_eventIsrFxn+0xda> @ imm = #-0x2
700ac11a: e7ff         	b	0x700ac11c <Udma_eventIsrFxn+0xdc> @ imm = #-0x2
700ac11c: e7ff         	b	0x700ac11e <Udma_eventIsrFxn+0xde> @ imm = #-0x2
700ac11e: e7ff         	b	0x700ac120 <Udma_eventIsrFxn+0xe0> @ imm = #-0x2
700ac120: 9803         	ldr	r0, [sp, #0xc]
700ac122: 6dc0         	ldr	r0, [r0, #0x5c]
700ac124: 9003         	str	r0, [sp, #0xc]
700ac126: e79b         	b	0x700ac060 <Udma_eventIsrFxn+0x20> @ imm = #-0xca
700ac128: b008         	add	sp, #0x20
700ac12a: bd80         	pop	{r7, pc}
700ac12c: 0000         	movs	r0, r0
700ac12e: 0000         	movs	r0, r0

700ac130 <AddrTranslateP_getLocalAddr>:
700ac130: b580         	push	{r7, lr}
700ac132: b08e         	sub	sp, #0x38
700ac134: 910d         	str	r1, [sp, #0x34]
700ac136: 900c         	str	r0, [sp, #0x30]
700ac138: f248 00f4    	movw	r0, #0x80f4
700ac13c: f2c7 000b    	movt	r0, #0x700b
700ac140: 6801         	ldr	r1, [r0]
700ac142: 2000         	movs	r0, #0x0
700ac144: 9001         	str	r0, [sp, #0x4]
700ac146: 2910         	cmp	r1, #0x10
700ac148: bf38         	it	lo
700ac14a: 2001         	movlo	r0, #0x1
700ac14c: f00a fcb8    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0xa970
700ac150: 9801         	ldr	r0, [sp, #0x4]
700ac152: 900b         	str	r0, [sp, #0x2c]
700ac154: 900a         	str	r0, [sp, #0x28]
700ac156: e7ff         	b	0x700ac158 <AddrTranslateP_getLocalAddr+0x28> @ imm = #-0x2
700ac158: 980a         	ldr	r0, [sp, #0x28]
700ac15a: f248 01f4    	movw	r1, #0x80f4
700ac15e: f2c7 010b    	movt	r1, #0x700b
700ac162: 6809         	ldr	r1, [r1]
700ac164: 4288         	cmp	r0, r1
700ac166: d23b         	bhs	0x700ac1e0 <AddrTranslateP_getLocalAddr+0xb0> @ imm = #0x76
700ac168: e7ff         	b	0x700ac16a <AddrTranslateP_getLocalAddr+0x3a> @ imm = #-0x2
700ac16a: f248 00f4    	movw	r0, #0x80f4
700ac16e: f2c7 000b    	movt	r0, #0x700b
700ac172: 6881         	ldr	r1, [r0, #0x8]
700ac174: 9a0a         	ldr	r2, [sp, #0x28]
700ac176: eb01 1102    	add.w	r1, r1, r2, lsl #4
700ac17a: 68ca         	ldr	r2, [r1, #0xc]
700ac17c: 2101         	movs	r1, #0x1
700ac17e: 4091         	lsls	r1, r2
700ac180: 3a20         	subs	r2, #0x20
700ac182: 2a00         	cmp	r2, #0x0
700ac184: bf58         	it	pl
700ac186: 2100         	movpl	r1, #0x0
700ac188: 3901         	subs	r1, #0x1
700ac18a: 9103         	str	r1, [sp, #0xc]
700ac18c: 6880         	ldr	r0, [r0, #0x8]
700ac18e: 9a0a         	ldr	r2, [sp, #0x28]
700ac190: eb00 1102    	add.w	r1, r0, r2, lsl #4
700ac194: ea4f 1202    	lsl.w	r2, r2, #0x4
700ac198: 5880         	ldr	r0, [r0, r2]
700ac19a: 6849         	ldr	r1, [r1, #0x4]
700ac19c: 9107         	str	r1, [sp, #0x1c]
700ac19e: 9006         	str	r0, [sp, #0x18]
700ac1a0: 9906         	ldr	r1, [sp, #0x18]
700ac1a2: 9807         	ldr	r0, [sp, #0x1c]
700ac1a4: 9a03         	ldr	r2, [sp, #0xc]
700ac1a6: 1889         	adds	r1, r1, r2
700ac1a8: f140 0000    	adc	r0, r0, #0x0
700ac1ac: 9104         	str	r1, [sp, #0x10]
700ac1ae: 9005         	str	r0, [sp, #0x14]
700ac1b0: 9a0c         	ldr	r2, [sp, #0x30]
700ac1b2: 980d         	ldr	r0, [sp, #0x34]
700ac1b4: 9b06         	ldr	r3, [sp, #0x18]
700ac1b6: 9907         	ldr	r1, [sp, #0x1c]
700ac1b8: 1ad2         	subs	r2, r2, r3
700ac1ba: 4188         	sbcs	r0, r1
700ac1bc: d30b         	blo	0x700ac1d6 <AddrTranslateP_getLocalAddr+0xa6> @ imm = #0x16
700ac1be: e7ff         	b	0x700ac1c0 <AddrTranslateP_getLocalAddr+0x90> @ imm = #-0x2
700ac1c0: 9b0c         	ldr	r3, [sp, #0x30]
700ac1c2: 990d         	ldr	r1, [sp, #0x34]
700ac1c4: 9a04         	ldr	r2, [sp, #0x10]
700ac1c6: 9805         	ldr	r0, [sp, #0x14]
700ac1c8: 1ad2         	subs	r2, r2, r3
700ac1ca: 4188         	sbcs	r0, r1
700ac1cc: d303         	blo	0x700ac1d6 <AddrTranslateP_getLocalAddr+0xa6> @ imm = #0x6
700ac1ce: e7ff         	b	0x700ac1d0 <AddrTranslateP_getLocalAddr+0xa0> @ imm = #-0x2
700ac1d0: 2001         	movs	r0, #0x1
700ac1d2: 900b         	str	r0, [sp, #0x2c]
700ac1d4: e004         	b	0x700ac1e0 <AddrTranslateP_getLocalAddr+0xb0> @ imm = #0x8
700ac1d6: e7ff         	b	0x700ac1d8 <AddrTranslateP_getLocalAddr+0xa8> @ imm = #-0x2
700ac1d8: 980a         	ldr	r0, [sp, #0x28]
700ac1da: 3001         	adds	r0, #0x1
700ac1dc: 900a         	str	r0, [sp, #0x28]
700ac1de: e7bb         	b	0x700ac158 <AddrTranslateP_getLocalAddr+0x28> @ imm = #-0x8a
700ac1e0: 980b         	ldr	r0, [sp, #0x2c]
700ac1e2: b1a0         	cbz	r0, 0x700ac20e <AddrTranslateP_getLocalAddr+0xde> @ imm = #0x28
700ac1e4: e7ff         	b	0x700ac1e6 <AddrTranslateP_getLocalAddr+0xb6> @ imm = #-0x2
700ac1e6: 990c         	ldr	r1, [sp, #0x30]
700ac1e8: f248 00f4    	movw	r0, #0x80f4
700ac1ec: f2c7 000b    	movt	r0, #0x700b
700ac1f0: 6882         	ldr	r2, [r0, #0x8]
700ac1f2: 9b0a         	ldr	r3, [sp, #0x28]
700ac1f4: 011b         	lsls	r3, r3, #0x4
700ac1f6: 58d2         	ldr	r2, [r2, r3]
700ac1f8: 1a89         	subs	r1, r1, r2
700ac1fa: 9102         	str	r1, [sp, #0x8]
700ac1fc: 6880         	ldr	r0, [r0, #0x8]
700ac1fe: 990a         	ldr	r1, [sp, #0x28]
700ac200: eb00 1001    	add.w	r0, r0, r1, lsl #4
700ac204: 6880         	ldr	r0, [r0, #0x8]
700ac206: 9902         	ldr	r1, [sp, #0x8]
700ac208: 4408         	add	r0, r1
700ac20a: 9009         	str	r0, [sp, #0x24]
700ac20c: e002         	b	0x700ac214 <AddrTranslateP_getLocalAddr+0xe4> @ imm = #0x4
700ac20e: 980c         	ldr	r0, [sp, #0x30]
700ac210: 9009         	str	r0, [sp, #0x24]
700ac212: e7ff         	b	0x700ac214 <AddrTranslateP_getLocalAddr+0xe4> @ imm = #-0x2
700ac214: 9809         	ldr	r0, [sp, #0x24]
700ac216: b00e         	add	sp, #0x38
700ac218: bd80         	pop	{r7, pc}
700ac21a: 0000         	movs	r0, r0
700ac21c: 0000         	movs	r0, r0
700ac21e: 0000         	movs	r0, r0

700ac220 <Udma_eventFreeResource>:
700ac220: b580         	push	{r7, lr}
700ac222: b084         	sub	sp, #0x10
700ac224: 9003         	str	r0, [sp, #0xc]
700ac226: 9102         	str	r1, [sp, #0x8]
700ac228: f009 eda4    	blx	0x700b5d74 <HwiP_disable> @ imm = #0x9b48
700ac22c: 9001         	str	r0, [sp, #0x4]
700ac22e: 9802         	ldr	r0, [sp, #0x8]
700ac230: 6e00         	ldr	r0, [r0, #0x60]
700ac232: b128         	cbz	r0, 0x700ac240 <Udma_eventFreeResource+0x20> @ imm = #0xa
700ac234: e7ff         	b	0x700ac236 <Udma_eventFreeResource+0x16> @ imm = #-0x2
700ac236: 9902         	ldr	r1, [sp, #0x8]
700ac238: 6dc8         	ldr	r0, [r1, #0x5c]
700ac23a: 6e09         	ldr	r1, [r1, #0x60]
700ac23c: 65c8         	str	r0, [r1, #0x5c]
700ac23e: e7ff         	b	0x700ac240 <Udma_eventFreeResource+0x20> @ imm = #-0x2
700ac240: 9802         	ldr	r0, [sp, #0x8]
700ac242: 6dc0         	ldr	r0, [r0, #0x5c]
700ac244: b128         	cbz	r0, 0x700ac252 <Udma_eventFreeResource+0x32> @ imm = #0xa
700ac246: e7ff         	b	0x700ac248 <Udma_eventFreeResource+0x28> @ imm = #-0x2
700ac248: 9802         	ldr	r0, [sp, #0x8]
700ac24a: 6dc1         	ldr	r1, [r0, #0x5c]
700ac24c: 6e00         	ldr	r0, [r0, #0x60]
700ac24e: 6608         	str	r0, [r1, #0x60]
700ac250: e7ff         	b	0x700ac252 <Udma_eventFreeResource+0x32> @ imm = #-0x2
700ac252: 9801         	ldr	r0, [sp, #0x4]
700ac254: f009 edae    	blx	0x700b5db4 <HwiP_restore> @ imm = #0x9b5c
700ac258: 9802         	ldr	r0, [sp, #0x8]
700ac25a: 6e40         	ldr	r0, [r0, #0x64]
700ac25c: b140         	cbz	r0, 0x700ac270 <Udma_eventFreeResource+0x50> @ imm = #0x10
700ac25e: e7ff         	b	0x700ac260 <Udma_eventFreeResource+0x40> @ imm = #-0x2
700ac260: 9802         	ldr	r0, [sp, #0x8]
700ac262: 3068         	adds	r0, #0x68
700ac264: f009 fa8c    	bl	0x700b5780 <HwiP_destruct> @ imm = #0x9518
700ac268: 9902         	ldr	r1, [sp, #0x8]
700ac26a: 2000         	movs	r0, #0x0
700ac26c: 6648         	str	r0, [r1, #0x64]
700ac26e: e7ff         	b	0x700ac270 <Udma_eventFreeResource+0x50> @ imm = #-0x2
700ac270: 9802         	ldr	r0, [sp, #0x8]
700ac272: 6d40         	ldr	r0, [r0, #0x54]
700ac274: f510 3f80    	cmn.w	r0, #0x10000
700ac278: d00d         	beq	0x700ac296 <Udma_eventFreeResource+0x76> @ imm = #0x1a
700ac27a: e7ff         	b	0x700ac27c <Udma_eventFreeResource+0x5c> @ imm = #-0x2
700ac27c: 9802         	ldr	r0, [sp, #0x8]
700ac27e: 6d40         	ldr	r0, [r0, #0x54]
700ac280: 9903         	ldr	r1, [sp, #0xc]
700ac282: f005 fc7d    	bl	0x700b1b80 <Udma_rmFreeIrIntr> @ imm = #0x58fa
700ac286: 9902         	ldr	r1, [sp, #0x8]
700ac288: 2000         	movs	r0, #0x0
700ac28a: f6cf 70ff    	movt	r0, #0xffff
700ac28e: 6548         	str	r0, [r1, #0x54]
700ac290: 9902         	ldr	r1, [sp, #0x8]
700ac292: 6588         	str	r0, [r1, #0x58]
700ac294: e7ff         	b	0x700ac296 <Udma_eventFreeResource+0x76> @ imm = #-0x2
700ac296: 9802         	ldr	r0, [sp, #0x8]
700ac298: 6c80         	ldr	r0, [r0, #0x48]
700ac29a: f64f 71ff    	movw	r1, #0xffff
700ac29e: 4288         	cmp	r0, r1
700ac2a0: d00e         	beq	0x700ac2c0 <Udma_eventFreeResource+0xa0> @ imm = #0x1c
700ac2a2: e7ff         	b	0x700ac2a4 <Udma_eventFreeResource+0x84> @ imm = #-0x2
700ac2a4: 9803         	ldr	r0, [sp, #0xc]
700ac2a6: 9902         	ldr	r1, [sp, #0x8]
700ac2a8: f008 f9da    	bl	0x700b4660 <Udma_eventResetSteering> @ imm = #0x83b4
700ac2ac: 9802         	ldr	r0, [sp, #0x8]
700ac2ae: 6c80         	ldr	r0, [r0, #0x48]
700ac2b0: 9903         	ldr	r1, [sp, #0xc]
700ac2b2: f005 fc2d    	bl	0x700b1b10 <Udma_rmFreeEvent> @ imm = #0x585a
700ac2b6: 9902         	ldr	r1, [sp, #0x8]
700ac2b8: f64f 70ff    	movw	r0, #0xffff
700ac2bc: 6488         	str	r0, [r1, #0x48]
700ac2be: e7ff         	b	0x700ac2c0 <Udma_eventFreeResource+0xa0> @ imm = #-0x2
700ac2c0: 9802         	ldr	r0, [sp, #0x8]
700ac2c2: 6d00         	ldr	r0, [r0, #0x50]
700ac2c4: f64f 71ff    	movw	r1, #0xffff
700ac2c8: 4288         	cmp	r0, r1
700ac2ca: d00a         	beq	0x700ac2e2 <Udma_eventFreeResource+0xc2> @ imm = #0x14
700ac2cc: e7ff         	b	0x700ac2ce <Udma_eventFreeResource+0xae> @ imm = #-0x2
700ac2ce: 9a02         	ldr	r2, [sp, #0x8]
700ac2d0: 6d10         	ldr	r0, [r2, #0x50]
700ac2d2: 9903         	ldr	r1, [sp, #0xc]
700ac2d4: f003 ff54    	bl	0x700b0180 <Udma_rmFreeVintrBit> @ imm = #0x3ea8
700ac2d8: 9902         	ldr	r1, [sp, #0x8]
700ac2da: f64f 70ff    	movw	r0, #0xffff
700ac2de: 6508         	str	r0, [r1, #0x50]
700ac2e0: e7ff         	b	0x700ac2e2 <Udma_eventFreeResource+0xc2> @ imm = #-0x2
700ac2e2: 9802         	ldr	r0, [sp, #0x8]
700ac2e4: 6cc0         	ldr	r0, [r0, #0x4c]
700ac2e6: f64f 71ff    	movw	r1, #0xffff
700ac2ea: 4288         	cmp	r0, r1
700ac2ec: d00a         	beq	0x700ac304 <Udma_eventFreeResource+0xe4> @ imm = #0x14
700ac2ee: e7ff         	b	0x700ac2f0 <Udma_eventFreeResource+0xd0> @ imm = #-0x2
700ac2f0: 9802         	ldr	r0, [sp, #0x8]
700ac2f2: 6cc0         	ldr	r0, [r0, #0x4c]
700ac2f4: 9903         	ldr	r1, [sp, #0xc]
700ac2f6: f005 fc7b    	bl	0x700b1bf0 <Udma_rmFreeVintr> @ imm = #0x58f6
700ac2fa: 9902         	ldr	r1, [sp, #0x8]
700ac2fc: f64f 70ff    	movw	r0, #0xffff
700ac300: 64c8         	str	r0, [r1, #0x4c]
700ac302: e7ff         	b	0x700ac304 <Udma_eventFreeResource+0xe4> @ imm = #-0x2
700ac304: b004         	add	sp, #0x10
700ac306: bd80         	pop	{r7, pc}
		...

700ac310 <DebugP_memTraceLogWriterPutLine>:
700ac310: b580         	push	{r7, lr}
700ac312: b08a         	sub	sp, #0x28
700ac314: 9009         	str	r0, [sp, #0x24]
700ac316: f8ad 1022    	strh.w	r1, [sp, #0x22]
700ac31a: 2000         	movs	r0, #0x0
700ac31c: 9007         	str	r0, [sp, #0x1c]
700ac31e: f248 1048    	movw	r0, #0x8148
700ac322: f2c7 000b    	movt	r0, #0x700b
700ac326: 6800         	ldr	r0, [r0]
700ac328: b920         	cbnz	r0, 0x700ac334 <DebugP_memTraceLogWriterPutLine+0x24> @ imm = #0x8
700ac32a: e7ff         	b	0x700ac32c <DebugP_memTraceLogWriterPutLine+0x1c> @ imm = #-0x2
700ac32c: f04f 30ff    	mov.w	r0, #0xffffffff
700ac330: 9007         	str	r0, [sp, #0x1c]
700ac332: e7ff         	b	0x700ac334 <DebugP_memTraceLogWriterPutLine+0x24> @ imm = #-0x2
700ac334: 9807         	ldr	r0, [sp, #0x1c]
700ac336: 2800         	cmp	r0, #0x0
700ac338: d15a         	bne	0x700ac3f0 <DebugP_memTraceLogWriterPutLine+0xe0> @ imm = #0xb4
700ac33a: e7ff         	b	0x700ac33c <DebugP_memTraceLogWriterPutLine+0x2c> @ imm = #-0x2
700ac33c: f248 104c    	movw	r0, #0x814c
700ac340: f2c7 000b    	movt	r0, #0x700b
700ac344: 6800         	ldr	r0, [r0]
700ac346: 9006         	str	r0, [sp, #0x18]
700ac348: f247 2000    	movw	r0, #0x7200
700ac34c: f2c7 0008    	movt	r0, #0x7008
700ac350: 9003         	str	r0, [sp, #0xc]
700ac352: 2000         	movs	r0, #0x0
700ac354: 9004         	str	r0, [sp, #0x10]
700ac356: 9005         	str	r0, [sp, #0x14]
700ac358: e7ff         	b	0x700ac35a <DebugP_memTraceLogWriterPutLine+0x4a> @ imm = #-0x2
700ac35a: 9805         	ldr	r0, [sp, #0x14]
700ac35c: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700ac360: 4288         	cmp	r0, r1
700ac362: d233         	bhs	0x700ac3cc <DebugP_memTraceLogWriterPutLine+0xbc> @ imm = #0x66
700ac364: e7ff         	b	0x700ac366 <DebugP_memTraceLogWriterPutLine+0x56> @ imm = #-0x2
700ac366: 9809         	ldr	r0, [sp, #0x24]
700ac368: 9904         	ldr	r1, [sp, #0x10]
700ac36a: 5c40         	ldrb	r0, [r0, r1]
700ac36c: 9903         	ldr	r1, [sp, #0xc]
700ac36e: 9a06         	ldr	r2, [sp, #0x18]
700ac370: 5488         	strb	r0, [r1, r2]
700ac372: 9806         	ldr	r0, [sp, #0x18]
700ac374: 3001         	adds	r0, #0x1
700ac376: 9006         	str	r0, [sp, #0x18]
700ac378: 9806         	ldr	r0, [sp, #0x18]
700ac37a: f248 1148    	movw	r1, #0x8148
700ac37e: f2c7 010b    	movt	r1, #0x700b
700ac382: 6809         	ldr	r1, [r1]
700ac384: 4288         	cmp	r0, r1
700ac386: d319         	blo	0x700ac3bc <DebugP_memTraceLogWriterPutLine+0xac> @ imm = #0x32
700ac388: e7ff         	b	0x700ac38a <DebugP_memTraceLogWriterPutLine+0x7a> @ imm = #-0x2
700ac38a: 9803         	ldr	r0, [sp, #0xc]
700ac38c: f248 124c    	movw	r2, #0x814c
700ac390: f2c7 020b    	movt	r2, #0x700b
700ac394: 9202         	str	r2, [sp, #0x8]
700ac396: 6811         	ldr	r1, [r2]
700ac398: 4408         	add	r0, r1
700ac39a: 9906         	ldr	r1, [sp, #0x18]
700ac39c: 6812         	ldr	r2, [r2]
700ac39e: 1a89         	subs	r1, r1, r2
700ac3a0: 220f         	movs	r2, #0xf
700ac3a2: f009 efc6    	blx	0x700b6330 <CacheP_wbInv> @ imm = #0x9f8c
700ac3a6: 9902         	ldr	r1, [sp, #0x8]
700ac3a8: 2000         	movs	r0, #0x0
700ac3aa: 9006         	str	r0, [sp, #0x18]
700ac3ac: 6008         	str	r0, [r1]
700ac3ae: f248 1144    	movw	r1, #0x8144
700ac3b2: f2c7 010b    	movt	r1, #0x700b
700ac3b6: 2001         	movs	r0, #0x1
700ac3b8: 6008         	str	r0, [r1]
700ac3ba: e7ff         	b	0x700ac3bc <DebugP_memTraceLogWriterPutLine+0xac> @ imm = #-0x2
700ac3bc: 9804         	ldr	r0, [sp, #0x10]
700ac3be: 3001         	adds	r0, #0x1
700ac3c0: 9004         	str	r0, [sp, #0x10]
700ac3c2: e7ff         	b	0x700ac3c4 <DebugP_memTraceLogWriterPutLine+0xb4> @ imm = #-0x2
700ac3c4: 9805         	ldr	r0, [sp, #0x14]
700ac3c6: 3001         	adds	r0, #0x1
700ac3c8: 9005         	str	r0, [sp, #0x14]
700ac3ca: e7c6         	b	0x700ac35a <DebugP_memTraceLogWriterPutLine+0x4a> @ imm = #-0x74
700ac3cc: 9803         	ldr	r0, [sp, #0xc]
700ac3ce: f248 124c    	movw	r2, #0x814c
700ac3d2: f2c7 020b    	movt	r2, #0x700b
700ac3d6: 9201         	str	r2, [sp, #0x4]
700ac3d8: 6811         	ldr	r1, [r2]
700ac3da: 4408         	add	r0, r1
700ac3dc: 9906         	ldr	r1, [sp, #0x18]
700ac3de: 6812         	ldr	r2, [r2]
700ac3e0: 1a89         	subs	r1, r1, r2
700ac3e2: 220f         	movs	r2, #0xf
700ac3e4: f009 efa4    	blx	0x700b6330 <CacheP_wbInv> @ imm = #0x9f48
700ac3e8: 9901         	ldr	r1, [sp, #0x4]
700ac3ea: 9806         	ldr	r0, [sp, #0x18]
700ac3ec: 6008         	str	r0, [r1]
700ac3ee: e7ff         	b	0x700ac3f0 <DebugP_memTraceLogWriterPutLine+0xe0> @ imm = #-0x2
700ac3f0: b00a         	add	sp, #0x28
700ac3f2: bd80         	pop	{r7, pc}
		...

700ac400 <_tx_semaphore_get>:
700ac400: b580         	push	{r7, lr}
700ac402: b088         	sub	sp, #0x20
700ac404: 9007         	str	r0, [sp, #0x1c]
700ac406: 9106         	str	r1, [sp, #0x18]
700ac408: 2000         	movs	r0, #0x0
700ac40a: 9001         	str	r0, [sp, #0x4]
700ac40c: f7f6 ec02    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x97fc
700ac410: 9005         	str	r0, [sp, #0x14]
700ac412: 9807         	ldr	r0, [sp, #0x1c]
700ac414: 6880         	ldr	r0, [r0, #0x8]
700ac416: b140         	cbz	r0, 0x700ac42a <_tx_semaphore_get+0x2a> @ imm = #0x10
700ac418: e7ff         	b	0x700ac41a <_tx_semaphore_get+0x1a> @ imm = #-0x2
700ac41a: 9907         	ldr	r1, [sp, #0x1c]
700ac41c: 6888         	ldr	r0, [r1, #0x8]
700ac41e: 3801         	subs	r0, #0x1
700ac420: 6088         	str	r0, [r1, #0x8]
700ac422: 9805         	ldr	r0, [sp, #0x14]
700ac424: f7f6 ed76    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x9514
700ac428: e059         	b	0x700ac4de <_tx_semaphore_get+0xde> @ imm = #0xb2
700ac42a: 9806         	ldr	r0, [sp, #0x18]
700ac42c: 2800         	cmp	r0, #0x0
700ac42e: d04f         	beq	0x700ac4d0 <_tx_semaphore_get+0xd0> @ imm = #0x9e
700ac430: e7ff         	b	0x700ac432 <_tx_semaphore_get+0x32> @ imm = #-0x2
700ac432: f64a 207c    	movw	r0, #0xaa7c
700ac436: f2c7 0008    	movt	r0, #0x7008
700ac43a: 6800         	ldr	r0, [r0]
700ac43c: b130         	cbz	r0, 0x700ac44c <_tx_semaphore_get+0x4c> @ imm = #0xc
700ac43e: e7ff         	b	0x700ac440 <_tx_semaphore_get+0x40> @ imm = #-0x2
700ac440: 9805         	ldr	r0, [sp, #0x14]
700ac442: f7f6 ed68    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x9530
700ac446: 200d         	movs	r0, #0xd
700ac448: 9001         	str	r0, [sp, #0x4]
700ac44a: e040         	b	0x700ac4ce <_tx_semaphore_get+0xce> @ imm = #0x80
700ac44c: f64a 206c    	movw	r0, #0xaa6c
700ac450: f2c7 0008    	movt	r0, #0x7008
700ac454: 6800         	ldr	r0, [r0]
700ac456: 9004         	str	r0, [sp, #0x10]
700ac458: 9904         	ldr	r1, [sp, #0x10]
700ac45a: f640 3011    	movw	r0, #0xb11
700ac45e: f2c7 000b    	movt	r0, #0x700b
700ac462: 66c8         	str	r0, [r1, #0x6c]
700ac464: 9807         	ldr	r0, [sp, #0x1c]
700ac466: 9904         	ldr	r1, [sp, #0x10]
700ac468: 6708         	str	r0, [r1, #0x70]
700ac46a: 9807         	ldr	r0, [sp, #0x1c]
700ac46c: 6900         	ldr	r0, [r0, #0x10]
700ac46e: b940         	cbnz	r0, 0x700ac482 <_tx_semaphore_get+0x82> @ imm = #0x10
700ac470: e7ff         	b	0x700ac472 <_tx_semaphore_get+0x72> @ imm = #-0x2
700ac472: 9804         	ldr	r0, [sp, #0x10]
700ac474: 9907         	ldr	r1, [sp, #0x1c]
700ac476: 60c8         	str	r0, [r1, #0xc]
700ac478: 9804         	ldr	r0, [sp, #0x10]
700ac47a: 6740         	str	r0, [r0, #0x74]
700ac47c: 9804         	ldr	r0, [sp, #0x10]
700ac47e: 6780         	str	r0, [r0, #0x78]
700ac480: e012         	b	0x700ac4a8 <_tx_semaphore_get+0xa8> @ imm = #0x24
700ac482: 9807         	ldr	r0, [sp, #0x1c]
700ac484: 68c0         	ldr	r0, [r0, #0xc]
700ac486: 9003         	str	r0, [sp, #0xc]
700ac488: 9803         	ldr	r0, [sp, #0xc]
700ac48a: 9904         	ldr	r1, [sp, #0x10]
700ac48c: 6748         	str	r0, [r1, #0x74]
700ac48e: 9803         	ldr	r0, [sp, #0xc]
700ac490: 6f80         	ldr	r0, [r0, #0x78]
700ac492: 9002         	str	r0, [sp, #0x8]
700ac494: 9802         	ldr	r0, [sp, #0x8]
700ac496: 9904         	ldr	r1, [sp, #0x10]
700ac498: 6788         	str	r0, [r1, #0x78]
700ac49a: 9804         	ldr	r0, [sp, #0x10]
700ac49c: 9902         	ldr	r1, [sp, #0x8]
700ac49e: 6748         	str	r0, [r1, #0x74]
700ac4a0: 9804         	ldr	r0, [sp, #0x10]
700ac4a2: 9903         	ldr	r1, [sp, #0xc]
700ac4a4: 6788         	str	r0, [r1, #0x78]
700ac4a6: e7ff         	b	0x700ac4a8 <_tx_semaphore_get+0xa8> @ imm = #-0x2
700ac4a8: 9907         	ldr	r1, [sp, #0x1c]
700ac4aa: 6908         	ldr	r0, [r1, #0x10]
700ac4ac: 3001         	adds	r0, #0x1
700ac4ae: 6108         	str	r0, [r1, #0x10]
700ac4b0: 9904         	ldr	r1, [sp, #0x10]
700ac4b2: 2006         	movs	r0, #0x6
700ac4b4: 6348         	str	r0, [r1, #0x34]
700ac4b6: 9804         	ldr	r0, [sp, #0x10]
700ac4b8: 9906         	ldr	r1, [sp, #0x18]
700ac4ba: f7f6 fd31    	bl	0x700a2f20 <_tx_thread_system_ni_suspend> @ imm = #-0x959e
700ac4be: 9805         	ldr	r0, [sp, #0x14]
700ac4c0: f7f6 ed28    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x95b0
700ac4c4: 9804         	ldr	r0, [sp, #0x10]
700ac4c6: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700ac4ca: 9001         	str	r0, [sp, #0x4]
700ac4cc: e7ff         	b	0x700ac4ce <_tx_semaphore_get+0xce> @ imm = #-0x2
700ac4ce: e005         	b	0x700ac4dc <_tx_semaphore_get+0xdc> @ imm = #0xa
700ac4d0: 9805         	ldr	r0, [sp, #0x14]
700ac4d2: f7f6 ed20    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x95c0
700ac4d6: 200d         	movs	r0, #0xd
700ac4d8: 9001         	str	r0, [sp, #0x4]
700ac4da: e7ff         	b	0x700ac4dc <_tx_semaphore_get+0xdc> @ imm = #-0x2
700ac4dc: e7ff         	b	0x700ac4de <_tx_semaphore_get+0xde> @ imm = #-0x2
700ac4de: 9801         	ldr	r0, [sp, #0x4]
700ac4e0: b008         	add	sp, #0x20
700ac4e2: bd80         	pop	{r7, pc}
		...

700ac4f0 <Sciclient_rmIrqGetNode>:
700ac4f0: b089         	sub	sp, #0x24
700ac4f2: f8ad 0022    	strh.w	r0, [sp, #0x22]
700ac4f6: 9107         	str	r1, [sp, #0x1c]
700ac4f8: f06f 0001    	mvn	r0, #0x1
700ac4fc: 9006         	str	r0, [sp, #0x18]
700ac4fe: 2000         	movs	r0, #0x0
700ac500: 9004         	str	r0, [sp, #0x10]
700ac502: f647 51c0    	movw	r1, #0x7dc0
700ac506: f2c7 010b    	movt	r1, #0x700b
700ac50a: 680a         	ldr	r2, [r1]
700ac50c: 3a01         	subs	r2, #0x1
700ac50e: 9203         	str	r2, [sp, #0xc]
700ac510: 6809         	ldr	r1, [r1]
700ac512: f8ad 1006    	strh.w	r1, [sp, #0x6]
700ac516: 9907         	ldr	r1, [sp, #0x1c]
700ac518: 6008         	str	r0, [r1]
700ac51a: e7ff         	b	0x700ac51c <Sciclient_rmIrqGetNode+0x2c> @ imm = #-0x2
700ac51c: 9904         	ldr	r1, [sp, #0x10]
700ac51e: 9a03         	ldr	r2, [sp, #0xc]
700ac520: 2000         	movs	r0, #0x0
700ac522: 4291         	cmp	r1, r2
700ac524: 9000         	str	r0, [sp]
700ac526: d81d         	bhi	0x700ac564 <Sciclient_rmIrqGetNode+0x74> @ imm = #0x3a
700ac528: e7ff         	b	0x700ac52a <Sciclient_rmIrqGetNode+0x3a> @ imm = #-0x2
700ac52a: 9904         	ldr	r1, [sp, #0x10]
700ac52c: f647 50c0    	movw	r0, #0x7dc0
700ac530: f2c7 000b    	movt	r0, #0x700b
700ac534: 6802         	ldr	r2, [r0]
700ac536: 2000         	movs	r0, #0x0
700ac538: 4291         	cmp	r1, r2
700ac53a: 9000         	str	r0, [sp]
700ac53c: d212         	bhs	0x700ac564 <Sciclient_rmIrqGetNode+0x74> @ imm = #0x24
700ac53e: e7ff         	b	0x700ac540 <Sciclient_rmIrqGetNode+0x50> @ imm = #-0x2
700ac540: 9903         	ldr	r1, [sp, #0xc]
700ac542: f647 50c0    	movw	r0, #0x7dc0
700ac546: f2c7 000b    	movt	r0, #0x700b
700ac54a: 6802         	ldr	r2, [r0]
700ac54c: 2000         	movs	r0, #0x0
700ac54e: 4291         	cmp	r1, r2
700ac550: 9000         	str	r0, [sp]
700ac552: d207         	bhs	0x700ac564 <Sciclient_rmIrqGetNode+0x74> @ imm = #0xe
700ac554: e7ff         	b	0x700ac556 <Sciclient_rmIrqGetNode+0x66> @ imm = #-0x2
700ac556: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ac55a: 2800         	cmp	r0, #0x0
700ac55c: bf18         	it	ne
700ac55e: 2001         	movne	r0, #0x1
700ac560: 9000         	str	r0, [sp]
700ac562: e7ff         	b	0x700ac564 <Sciclient_rmIrqGetNode+0x74> @ imm = #-0x2
700ac564: 9800         	ldr	r0, [sp]
700ac566: 07c0         	lsls	r0, r0, #0x1f
700ac568: b380         	cbz	r0, 0x700ac5cc <Sciclient_rmIrqGetNode+0xdc> @ imm = #0x60
700ac56a: e7ff         	b	0x700ac56c <Sciclient_rmIrqGetNode+0x7c> @ imm = #-0x2
700ac56c: 9804         	ldr	r0, [sp, #0x10]
700ac56e: 9903         	ldr	r1, [sp, #0xc]
700ac570: 4408         	add	r0, r1
700ac572: 0840         	lsrs	r0, r0, #0x1
700ac574: 9002         	str	r0, [sp, #0x8]
700ac576: 9902         	ldr	r1, [sp, #0x8]
700ac578: f247 1004    	movw	r0, #0x7104
700ac57c: f2c7 000b    	movt	r0, #0x700b
700ac580: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700ac584: 9005         	str	r0, [sp, #0x14]
700ac586: 9805         	ldr	r0, [sp, #0x14]
700ac588: 8800         	ldrh	r0, [r0]
700ac58a: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700ac58e: 4288         	cmp	r0, r1
700ac590: d106         	bne	0x700ac5a0 <Sciclient_rmIrqGetNode+0xb0> @ imm = #0xc
700ac592: e7ff         	b	0x700ac594 <Sciclient_rmIrqGetNode+0xa4> @ imm = #-0x2
700ac594: 9805         	ldr	r0, [sp, #0x14]
700ac596: 9907         	ldr	r1, [sp, #0x1c]
700ac598: 6008         	str	r0, [r1]
700ac59a: 2000         	movs	r0, #0x0
700ac59c: 9006         	str	r0, [sp, #0x18]
700ac59e: e015         	b	0x700ac5cc <Sciclient_rmIrqGetNode+0xdc> @ imm = #0x2a
700ac5a0: 9805         	ldr	r0, [sp, #0x14]
700ac5a2: 8800         	ldrh	r0, [r0]
700ac5a4: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700ac5a8: 4288         	cmp	r0, r1
700ac5aa: da04         	bge	0x700ac5b6 <Sciclient_rmIrqGetNode+0xc6> @ imm = #0x8
700ac5ac: e7ff         	b	0x700ac5ae <Sciclient_rmIrqGetNode+0xbe> @ imm = #-0x2
700ac5ae: 9802         	ldr	r0, [sp, #0x8]
700ac5b0: 3001         	adds	r0, #0x1
700ac5b2: 9004         	str	r0, [sp, #0x10]
700ac5b4: e003         	b	0x700ac5be <Sciclient_rmIrqGetNode+0xce> @ imm = #0x6
700ac5b6: 9802         	ldr	r0, [sp, #0x8]
700ac5b8: 3801         	subs	r0, #0x1
700ac5ba: 9003         	str	r0, [sp, #0xc]
700ac5bc: e7ff         	b	0x700ac5be <Sciclient_rmIrqGetNode+0xce> @ imm = #-0x2
700ac5be: e7ff         	b	0x700ac5c0 <Sciclient_rmIrqGetNode+0xd0> @ imm = #-0x2
700ac5c0: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ac5c4: 3801         	subs	r0, #0x1
700ac5c6: f8ad 0006    	strh.w	r0, [sp, #0x6]
700ac5ca: e7a7         	b	0x700ac51c <Sciclient_rmIrqGetNode+0x2c> @ imm = #-0xb2
700ac5cc: 9806         	ldr	r0, [sp, #0x18]
700ac5ce: b009         	add	sp, #0x24
700ac5d0: 4770         	bx	lr
		...
700ac5de: 0000         	movs	r0, r0

700ac5e0 <Sciclient_waitForMessage>:
700ac5e0: b580         	push	{r7, lr}
700ac5e2: b088         	sub	sp, #0x20
700ac5e4: 9007         	str	r0, [sp, #0x1c]
700ac5e6: 9106         	str	r1, [sp, #0x18]
700ac5e8: 9205         	str	r2, [sp, #0x14]
700ac5ea: f88d 3013    	strb.w	r3, [sp, #0x13]
700ac5ee: 9806         	ldr	r0, [sp, #0x18]
700ac5f0: 9002         	str	r0, [sp, #0x8]
700ac5f2: 2200         	movs	r2, #0x0
700ac5f4: 9201         	str	r2, [sp, #0x4]
700ac5f6: 9907         	ldr	r1, [sp, #0x1c]
700ac5f8: f248 0040    	movw	r0, #0x8040
700ac5fc: f2c7 000b    	movt	r0, #0x700b
700ac600: f008 fb1e    	bl	0x700b4c40 <CSL_secProxyGetDataAddr> @ imm = #0x863c
700ac604: f248 1174    	movw	r1, #0x8174
700ac608: f2c7 010b    	movt	r1, #0x700b
700ac60c: 7809         	ldrb	r1, [r1]
700ac60e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ac612: 9003         	str	r0, [sp, #0xc]
700ac614: e7ff         	b	0x700ac616 <Sciclient_waitForMessage+0x36> @ imm = #-0x2
700ac616: 9807         	ldr	r0, [sp, #0x1c]
700ac618: f008 fbc2    	bl	0x700b4da0 <Sciclient_secProxyThreadStatusReg> @ imm = #0x8784
700ac61c: f008 fe20    	bl	0x700b5260 <CSL_REG32_RD_RAW> @ imm = #0x8c40
700ac620: b2c0         	uxtb	r0, r0
700ac622: 9905         	ldr	r1, [sp, #0x14]
700ac624: 1a40         	subs	r0, r0, r1
700ac626: b960         	cbnz	r0, 0x700ac642 <Sciclient_waitForMessage+0x62> @ imm = #0x18
700ac628: e7ff         	b	0x700ac62a <Sciclient_waitForMessage+0x4a> @ imm = #-0x2
700ac62a: 9802         	ldr	r0, [sp, #0x8]
700ac62c: b120         	cbz	r0, 0x700ac638 <Sciclient_waitForMessage+0x58> @ imm = #0x8
700ac62e: e7ff         	b	0x700ac630 <Sciclient_waitForMessage+0x50> @ imm = #-0x2
700ac630: 9802         	ldr	r0, [sp, #0x8]
700ac632: 3801         	subs	r0, #0x1
700ac634: 9002         	str	r0, [sp, #0x8]
700ac636: e003         	b	0x700ac640 <Sciclient_waitForMessage+0x60> @ imm = #0x6
700ac638: f06f 0001    	mvn	r0, #0x1
700ac63c: 9001         	str	r0, [sp, #0x4]
700ac63e: e000         	b	0x700ac642 <Sciclient_waitForMessage+0x62> @ imm = #0x0
700ac640: e7e9         	b	0x700ac616 <Sciclient_waitForMessage+0x36> @ imm = #-0x2e
700ac642: 9801         	ldr	r0, [sp, #0x4]
700ac644: bbc0         	cbnz	r0, 0x700ac6b8 <Sciclient_waitForMessage+0xd8> @ imm = #0x70
700ac646: e7ff         	b	0x700ac648 <Sciclient_waitForMessage+0x68> @ imm = #-0x2
700ac648: f06f 0001    	mvn	r0, #0x1
700ac64c: 9001         	str	r0, [sp, #0x4]
700ac64e: 9806         	ldr	r0, [sp, #0x18]
700ac650: 9002         	str	r0, [sp, #0x8]
700ac652: e7ff         	b	0x700ac654 <Sciclient_waitForMessage+0x74> @ imm = #-0x2
700ac654: 9807         	ldr	r0, [sp, #0x1c]
700ac656: f008 fba3    	bl	0x700b4da0 <Sciclient_secProxyThreadStatusReg> @ imm = #0x8746
700ac65a: f008 fe01    	bl	0x700b5260 <CSL_REG32_RD_RAW> @ imm = #0x8c02
700ac65e: b2c0         	uxtb	r0, r0
700ac660: 9905         	ldr	r1, [sp, #0x14]
700ac662: 1a40         	subs	r0, r0, r1
700ac664: 9000         	str	r0, [sp]
700ac666: 9803         	ldr	r0, [sp, #0xc]
700ac668: 78c0         	ldrb	r0, [r0, #0x3]
700ac66a: f89d 1013    	ldrb.w	r1, [sp, #0x13]
700ac66e: 4288         	cmp	r0, r1
700ac670: d103         	bne	0x700ac67a <Sciclient_waitForMessage+0x9a> @ imm = #0x6
700ac672: e7ff         	b	0x700ac674 <Sciclient_waitForMessage+0x94> @ imm = #-0x2
700ac674: 2000         	movs	r0, #0x0
700ac676: 9001         	str	r0, [sp, #0x4]
700ac678: e01d         	b	0x700ac6b6 <Sciclient_waitForMessage+0xd6> @ imm = #0x3a
700ac67a: 9800         	ldr	r0, [sp]
700ac67c: 2802         	cmp	r0, #0x2
700ac67e: d30e         	blo	0x700ac69e <Sciclient_waitForMessage+0xbe> @ imm = #0x1c
700ac680: e7ff         	b	0x700ac682 <Sciclient_waitForMessage+0xa2> @ imm = #-0x2
700ac682: 9807         	ldr	r0, [sp, #0x1c]
700ac684: f248 01c8    	movw	r1, #0x80c8
700ac688: f2c7 010b    	movt	r1, #0x700b
700ac68c: 694a         	ldr	r2, [r1, #0x14]
700ac68e: f04f 31ff    	mov.w	r1, #0xffffffff
700ac692: eb01 0192    	add.w	r1, r1, r2, lsr #2
700ac696: b2c9         	uxtb	r1, r1
700ac698: f007 fe32    	bl	0x700b4300 <Sciclient_secProxyReadThread32> @ imm = #0x7c64
700ac69c: e7ff         	b	0x700ac69e <Sciclient_waitForMessage+0xbe> @ imm = #-0x2
700ac69e: 9802         	ldr	r0, [sp, #0x8]
700ac6a0: b120         	cbz	r0, 0x700ac6ac <Sciclient_waitForMessage+0xcc> @ imm = #0x8
700ac6a2: e7ff         	b	0x700ac6a4 <Sciclient_waitForMessage+0xc4> @ imm = #-0x2
700ac6a4: 9802         	ldr	r0, [sp, #0x8]
700ac6a6: 3801         	subs	r0, #0x1
700ac6a8: 9002         	str	r0, [sp, #0x8]
700ac6aa: e003         	b	0x700ac6b4 <Sciclient_waitForMessage+0xd4> @ imm = #0x6
700ac6ac: f06f 0001    	mvn	r0, #0x1
700ac6b0: 9001         	str	r0, [sp, #0x4]
700ac6b2: e000         	b	0x700ac6b6 <Sciclient_waitForMessage+0xd6> @ imm = #0x0
700ac6b4: e7ce         	b	0x700ac654 <Sciclient_waitForMessage+0x74> @ imm = #-0x64
700ac6b6: e7ff         	b	0x700ac6b8 <Sciclient_waitForMessage+0xd8> @ imm = #-0x2
700ac6b8: 9801         	ldr	r0, [sp, #0x4]
700ac6ba: b008         	add	sp, #0x20
700ac6bc: bd80         	pop	{r7, pc}
700ac6be: 0000         	movs	r0, r0

700ac6c0 <UART_intrEnable>:
700ac6c0: b580         	push	{r7, lr}
700ac6c2: b08a         	sub	sp, #0x28
700ac6c4: 9009         	str	r0, [sp, #0x24]
700ac6c6: 9108         	str	r1, [sp, #0x20]
700ac6c8: 2000         	movs	r0, #0x0
700ac6ca: 9007         	str	r0, [sp, #0x1c]
700ac6cc: 9006         	str	r0, [sp, #0x18]
700ac6ce: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700ac6d2: f010 0ff0    	tst.w	r0, #0xf0
700ac6d6: d053         	beq	0x700ac780 <UART_intrEnable+0xc0> @ imm = #0xa6
700ac6d8: e7ff         	b	0x700ac6da <UART_intrEnable+0x1a> @ imm = #-0x2
700ac6da: 9809         	ldr	r0, [sp, #0x24]
700ac6dc: 300c         	adds	r0, #0xc
700ac6de: f008 fd7f    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x8afe
700ac6e2: 9006         	str	r0, [sp, #0x18]
700ac6e4: 9809         	ldr	r0, [sp, #0x24]
700ac6e6: 300c         	adds	r0, #0xc
700ac6e8: 21bf         	movs	r1, #0xbf
700ac6ea: 9103         	str	r1, [sp, #0xc]
700ac6ec: f008 fd80    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x8b00
700ac6f0: 9809         	ldr	r0, [sp, #0x24]
700ac6f2: 3008         	adds	r0, #0x8
700ac6f4: 2110         	movs	r1, #0x10
700ac6f6: 9104         	str	r1, [sp, #0x10]
700ac6f8: 2204         	movs	r2, #0x4
700ac6fa: 9205         	str	r2, [sp, #0x14]
700ac6fc: f008 f9e0    	bl	0x700b4ac0 <HW_RD_FIELD32_RAW> @ imm = #0x83c0
700ac700: 9904         	ldr	r1, [sp, #0x10]
700ac702: 9a05         	ldr	r2, [sp, #0x14]
700ac704: 9007         	str	r0, [sp, #0x1c]
700ac706: 9809         	ldr	r0, [sp, #0x24]
700ac708: 3008         	adds	r0, #0x8
700ac70a: 2301         	movs	r3, #0x1
700ac70c: f007 fcc0    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x7980
700ac710: 9809         	ldr	r0, [sp, #0x24]
700ac712: 300c         	adds	r0, #0xc
700ac714: 9906         	ldr	r1, [sp, #0x18]
700ac716: f008 fd6b    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x8ad6
700ac71a: 9809         	ldr	r0, [sp, #0x24]
700ac71c: 300c         	adds	r0, #0xc
700ac71e: f008 fd5f    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x8abe
700ac722: 9006         	str	r0, [sp, #0x18]
700ac724: 9809         	ldr	r0, [sp, #0x24]
700ac726: 300c         	adds	r0, #0xc
700ac728: 9002         	str	r0, [sp, #0x8]
700ac72a: f008 fd59    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x8ab2
700ac72e: 4601         	mov	r1, r0
700ac730: 9802         	ldr	r0, [sp, #0x8]
700ac732: f001 017f    	and	r1, r1, #0x7f
700ac736: f008 fd5b    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x8ab6
700ac73a: 9809         	ldr	r0, [sp, #0x24]
700ac73c: 3004         	adds	r0, #0x4
700ac73e: 9908         	ldr	r1, [sp, #0x20]
700ac740: f001 01f0    	and	r1, r1, #0xf0
700ac744: f008 fd54    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x8aa8
700ac748: 9809         	ldr	r0, [sp, #0x24]
700ac74a: 300c         	adds	r0, #0xc
700ac74c: 9906         	ldr	r1, [sp, #0x18]
700ac74e: f008 fd4f    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x8a9e
700ac752: 9809         	ldr	r0, [sp, #0x24]
700ac754: 300c         	adds	r0, #0xc
700ac756: f008 fd43    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x8a86
700ac75a: 9903         	ldr	r1, [sp, #0xc]
700ac75c: 9006         	str	r0, [sp, #0x18]
700ac75e: 9809         	ldr	r0, [sp, #0x24]
700ac760: 300c         	adds	r0, #0xc
700ac762: f008 fd45    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x8a8a
700ac766: 9904         	ldr	r1, [sp, #0x10]
700ac768: 9a05         	ldr	r2, [sp, #0x14]
700ac76a: 9809         	ldr	r0, [sp, #0x24]
700ac76c: 3008         	adds	r0, #0x8
700ac76e: 9b07         	ldr	r3, [sp, #0x1c]
700ac770: f007 fc8e    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x791c
700ac774: 9809         	ldr	r0, [sp, #0x24]
700ac776: 300c         	adds	r0, #0xc
700ac778: 9906         	ldr	r1, [sp, #0x18]
700ac77a: f008 fd39    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x8a72
700ac77e: e7ff         	b	0x700ac780 <UART_intrEnable+0xc0> @ imm = #-0x2
700ac780: 9809         	ldr	r0, [sp, #0x24]
700ac782: 3004         	adds	r0, #0x4
700ac784: 9001         	str	r0, [sp, #0x4]
700ac786: f008 fd2b    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x8a56
700ac78a: 4601         	mov	r1, r0
700ac78c: 9801         	ldr	r0, [sp, #0x4]
700ac78e: 9a08         	ldr	r2, [sp, #0x20]
700ac790: f002 020f    	and	r2, r2, #0xf
700ac794: 4311         	orrs	r1, r2
700ac796: f008 fd2b    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x8a56
700ac79a: b00a         	add	sp, #0x28
700ac79c: bd80         	pop	{r7, pc}
700ac79e: 0000         	movs	r0, r0

700ac7a0 <_tx_thread_stack_build>:
700ac7a0: e92d00f0     	push	{r4, r5, r6, r7}
700ac7a4: e92d400f     	push	{r0, r1, r2, r3, lr}
700ac7a8: fa002200     	blx	0x700b4fb0 <tx_threadx_stack_build_cpsr_get> @ imm = #0x8800
700ac7ac: e1a04000     	mov	r4, r0
700ac7b0: e8bd400f     	pop	{r0, r1, r2, r3, lr}
700ac7b4: e5902010     	ldr	r2, [r0, #0x10]
700ac7b8: e3c22007     	bic	r2, r2, #7
700ac7bc: e24220cc     	sub	r2, r2, #204
700ac7c0: e3a03001     	mov	r3, #1
700ac7c4: e5823000     	str	r3, [r2]
700ac7c8: e3a06000     	mov	r6, #0
700ac7cc: e3a07000     	mov	r7, #0
700ac7d0: e1c260f4     	strd	r6, r7, [r2, #4]
700ac7d4: e1c260fc     	strd	r6, r7, [r2, #12]
700ac7d8: e1c261f4     	strd	r6, r7, [r2, #20]
700ac7dc: e1c261fc     	strd	r6, r7, [r2, #28]
700ac7e0: e1c262f4     	strd	r6, r7, [r2, #36]
700ac7e4: e1c262fc     	strd	r6, r7, [r2, #44]
700ac7e8: e1c263f4     	strd	r6, r7, [r2, #52]
700ac7ec: e1c263fc     	strd	r6, r7, [r2, #60]
700ac7f0: e1c264f4     	strd	r6, r7, [r2, #68]
700ac7f4: e1c264fc     	strd	r6, r7, [r2, #76]
700ac7f8: e1c265f4     	strd	r6, r7, [r2, #84]
700ac7fc: e1c265fc     	strd	r6, r7, [r2, #92]
700ac800: e1c266f4     	strd	r6, r7, [r2, #100]
700ac804: e1c266fc     	strd	r6, r7, [r2, #108]
700ac808: e1c267f4     	strd	r6, r7, [r2, #116]
700ac80c: e1c267fc     	strd	r6, r7, [r2, #124]
700ac810: e5826084     	str	r6, [r2, #0x84]
700ac814: e3a03000     	mov	r3, #0
700ac818: e5823088     	str	r3, [r2, #0x88]
700ac81c: e582308c     	str	r3, [r2, #0x8c]
700ac820: e5823090     	str	r3, [r2, #0x90]
700ac824: e5823094     	str	r3, [r2, #0x94]
700ac828: e5823098     	str	r3, [r2, #0x98]
700ac82c: e582309c     	str	r3, [r2, #0x9c]
700ac830: e58230a0     	str	r3, [r2, #0xa0]
700ac834: e58230a4     	str	r3, [r2, #0xa4]
700ac838: e58230a8     	str	r3, [r2, #0xa8]
700ac83c: e58230ac     	str	r3, [r2, #0xac]
700ac840: e590300c     	ldr	r3, [r0, #0xc]
700ac844: e58230b0     	str	r3, [r2, #0xb0]
700ac848: e58230b4     	str	r3, [r2, #0xb4]
700ac84c: e58230b8     	str	r3, [r2, #0xb8]
700ac850: e59f3020     	ldr	r3, [pc, #0x20]         @ 0x700ac878 <_tx_thread_stack_build+0xd8>
700ac854: e58230bc     	str	r3, [r2, #0xbc]
700ac858: e58210c0     	str	r1, [r2, #0xc0]
700ac85c: e3c4109f     	bic	r1, r4, #159
700ac860: e381301f     	orr	r3, r1, #31
700ac864: e58230c4     	str	r3, [r2, #0xc4]
700ac868: e58230c8     	str	r3, [r2, #0xc8]
700ac86c: e5802008     	str	r2, [r0, #0x8]
700ac870: e8bd00f0     	pop	{r4, r5, r6, r7}
700ac874: e12fff1e     	bx	lr
700ac878: d4 04 0b 70  	.word	0x700b04d4
700ac87c: 00 00 00 00  	.word	0x00000000

700ac880 <Sciclient_rmIrInpIsFree>:
700ac880: b580         	push	{r7, lr}
700ac882: b086         	sub	sp, #0x18
700ac884: f8ad 0016    	strh.w	r0, [sp, #0x16]
700ac888: f8ad 1014    	strh.w	r1, [sp, #0x14]
700ac88c: 2000         	movs	r0, #0x0
700ac88e: 9004         	str	r0, [sp, #0x10]
700ac890: 9003         	str	r0, [sp, #0xc]
700ac892: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700ac896: f005 f893    	bl	0x700b19c0 <Sciclient_rmIrGetInst> @ imm = #0x5126
700ac89a: 9003         	str	r0, [sp, #0xc]
700ac89c: 9803         	ldr	r0, [sp, #0xc]
700ac89e: b920         	cbnz	r0, 0x700ac8aa <Sciclient_rmIrInpIsFree+0x2a> @ imm = #0x8
700ac8a0: e7ff         	b	0x700ac8a2 <Sciclient_rmIrInpIsFree+0x22> @ imm = #-0x2
700ac8a2: f06f 0001    	mvn	r0, #0x1
700ac8a6: 9004         	str	r0, [sp, #0x10]
700ac8a8: e00b         	b	0x700ac8c2 <Sciclient_rmIrInpIsFree+0x42> @ imm = #0x16
700ac8aa: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700ac8ae: 9903         	ldr	r1, [sp, #0xc]
700ac8b0: 8909         	ldrh	r1, [r1, #0x8]
700ac8b2: 4288         	cmp	r0, r1
700ac8b4: db04         	blt	0x700ac8c0 <Sciclient_rmIrInpIsFree+0x40> @ imm = #0x8
700ac8b6: e7ff         	b	0x700ac8b8 <Sciclient_rmIrInpIsFree+0x38> @ imm = #-0x2
700ac8b8: f06f 0001    	mvn	r0, #0x1
700ac8bc: 9004         	str	r0, [sp, #0x10]
700ac8be: e7ff         	b	0x700ac8c0 <Sciclient_rmIrInpIsFree+0x40> @ imm = #-0x2
700ac8c0: e7ff         	b	0x700ac8c2 <Sciclient_rmIrInpIsFree+0x42> @ imm = #-0x2
700ac8c2: 9804         	ldr	r0, [sp, #0x10]
700ac8c4: 2800         	cmp	r0, #0x0
700ac8c6: d145         	bne	0x700ac954 <Sciclient_rmIrInpIsFree+0xd4> @ imm = #0x8a
700ac8c8: e7ff         	b	0x700ac8ca <Sciclient_rmIrInpIsFree+0x4a> @ imm = #-0x2
700ac8ca: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700ac8ce: b960         	cbnz	r0, 0x700ac8ea <Sciclient_rmIrInpIsFree+0x6a> @ imm = #0x18
700ac8d0: e7ff         	b	0x700ac8d2 <Sciclient_rmIrInpIsFree+0x52> @ imm = #-0x2
700ac8d2: 9803         	ldr	r0, [sp, #0xc]
700ac8d4: 8980         	ldrh	r0, [r0, #0xc]
700ac8d6: f64f 71ff    	movw	r1, #0xffff
700ac8da: 4288         	cmp	r0, r1
700ac8dc: d004         	beq	0x700ac8e8 <Sciclient_rmIrInpIsFree+0x68> @ imm = #0x8
700ac8de: e7ff         	b	0x700ac8e0 <Sciclient_rmIrInpIsFree+0x60> @ imm = #-0x2
700ac8e0: f04f 30ff    	mov.w	r0, #0xffffffff
700ac8e4: 9004         	str	r0, [sp, #0x10]
700ac8e6: e7ff         	b	0x700ac8e8 <Sciclient_rmIrInpIsFree+0x68> @ imm = #-0x2
700ac8e8: e033         	b	0x700ac952 <Sciclient_rmIrInpIsFree+0xd2> @ imm = #0x66
700ac8ea: 2000         	movs	r0, #0x0
700ac8ec: f8ad 000a    	strh.w	r0, [sp, #0xa]
700ac8f0: e7ff         	b	0x700ac8f2 <Sciclient_rmIrInpIsFree+0x72> @ imm = #-0x2
700ac8f2: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700ac8f6: 9903         	ldr	r1, [sp, #0xc]
700ac8f8: 8949         	ldrh	r1, [r1, #0xa]
700ac8fa: 4288         	cmp	r0, r1
700ac8fc: da28         	bge	0x700ac950 <Sciclient_rmIrInpIsFree+0xd0> @ imm = #0x50
700ac8fe: e7ff         	b	0x700ac900 <Sciclient_rmIrInpIsFree+0x80> @ imm = #-0x2
700ac900: 9803         	ldr	r0, [sp, #0xc]
700ac902: 6840         	ldr	r0, [r0, #0x4]
700ac904: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700ac908: f007 fda2    	bl	0x700b4450 <Sciclient_getIrAddr> @ imm = #0x7b44
700ac90c: 9001         	str	r0, [sp, #0x4]
700ac90e: 9801         	ldr	r0, [sp, #0x4]
700ac910: f240 31ff    	movw	r1, #0x3ff
700ac914: 2200         	movs	r2, #0x0
700ac916: f007 ffab    	bl	0x700b4870 <CSL_REG32_FEXT_RAW> @ imm = #0x7f56
700ac91a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700ac91e: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ac922: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700ac926: 4288         	cmp	r0, r1
700ac928: d10b         	bne	0x700ac942 <Sciclient_rmIrInpIsFree+0xc2> @ imm = #0x16
700ac92a: e7ff         	b	0x700ac92c <Sciclient_rmIrInpIsFree+0xac> @ imm = #-0x2
700ac92c: 9803         	ldr	r0, [sp, #0xc]
700ac92e: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700ac932: f001 fe75    	bl	0x700ae620 <Sciclient_rmIrInpRomMapped> @ imm = #0x1cea
700ac936: b920         	cbnz	r0, 0x700ac942 <Sciclient_rmIrInpIsFree+0xc2> @ imm = #0x8
700ac938: e7ff         	b	0x700ac93a <Sciclient_rmIrInpIsFree+0xba> @ imm = #-0x2
700ac93a: f04f 30ff    	mov.w	r0, #0xffffffff
700ac93e: 9004         	str	r0, [sp, #0x10]
700ac940: e006         	b	0x700ac950 <Sciclient_rmIrInpIsFree+0xd0> @ imm = #0xc
700ac942: e7ff         	b	0x700ac944 <Sciclient_rmIrInpIsFree+0xc4> @ imm = #-0x2
700ac944: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700ac948: 3001         	adds	r0, #0x1
700ac94a: f8ad 000a    	strh.w	r0, [sp, #0xa]
700ac94e: e7d0         	b	0x700ac8f2 <Sciclient_rmIrInpIsFree+0x72> @ imm = #-0x60
700ac950: e7ff         	b	0x700ac952 <Sciclient_rmIrInpIsFree+0xd2> @ imm = #-0x2
700ac952: e7ff         	b	0x700ac954 <Sciclient_rmIrInpIsFree+0xd4> @ imm = #-0x2
700ac954: 9804         	ldr	r0, [sp, #0x10]
700ac956: b006         	add	sp, #0x18
700ac958: bd80         	pop	{r7, pc}
700ac95a: 0000         	movs	r0, r0
700ac95c: 0000         	movs	r0, r0
700ac95e: 0000         	movs	r0, r0

700ac960 <UART_intrDisable>:
700ac960: b580         	push	{r7, lr}
700ac962: b088         	sub	sp, #0x20
700ac964: 9007         	str	r0, [sp, #0x1c]
700ac966: 9106         	str	r1, [sp, #0x18]
700ac968: f89d 0018    	ldrb.w	r0, [sp, #0x18]
700ac96c: f010 0ff0    	tst.w	r0, #0xf0
700ac970: d020         	beq	0x700ac9b4 <UART_intrDisable+0x54> @ imm = #0x40
700ac972: e7ff         	b	0x700ac974 <UART_intrDisable+0x14> @ imm = #-0x2
700ac974: 9807         	ldr	r0, [sp, #0x1c]
700ac976: 300c         	adds	r0, #0xc
700ac978: f008 fc32    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x8864
700ac97c: 9004         	str	r0, [sp, #0x10]
700ac97e: 9807         	ldr	r0, [sp, #0x1c]
700ac980: 300c         	adds	r0, #0xc
700ac982: 21bf         	movs	r1, #0xbf
700ac984: f008 fc34    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x8868
700ac988: 9807         	ldr	r0, [sp, #0x1c]
700ac98a: 3008         	adds	r0, #0x8
700ac98c: 2110         	movs	r1, #0x10
700ac98e: 9102         	str	r1, [sp, #0x8]
700ac990: 2204         	movs	r2, #0x4
700ac992: 9203         	str	r2, [sp, #0xc]
700ac994: f008 f894    	bl	0x700b4ac0 <HW_RD_FIELD32_RAW> @ imm = #0x8128
700ac998: 9902         	ldr	r1, [sp, #0x8]
700ac99a: 9a03         	ldr	r2, [sp, #0xc]
700ac99c: 9005         	str	r0, [sp, #0x14]
700ac99e: 9807         	ldr	r0, [sp, #0x1c]
700ac9a0: 3008         	adds	r0, #0x8
700ac9a2: 2301         	movs	r3, #0x1
700ac9a4: f007 fb74    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x76e8
700ac9a8: 9807         	ldr	r0, [sp, #0x1c]
700ac9aa: 300c         	adds	r0, #0xc
700ac9ac: 9904         	ldr	r1, [sp, #0x10]
700ac9ae: f008 fc1f    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x883e
700ac9b2: e7ff         	b	0x700ac9b4 <UART_intrDisable+0x54> @ imm = #-0x2
700ac9b4: 9807         	ldr	r0, [sp, #0x1c]
700ac9b6: 300c         	adds	r0, #0xc
700ac9b8: f008 fc12    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x8824
700ac9bc: 9004         	str	r0, [sp, #0x10]
700ac9be: 9807         	ldr	r0, [sp, #0x1c]
700ac9c0: 300c         	adds	r0, #0xc
700ac9c2: 9000         	str	r0, [sp]
700ac9c4: f008 fc0c    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x8818
700ac9c8: 4601         	mov	r1, r0
700ac9ca: 9800         	ldr	r0, [sp]
700ac9cc: f001 017f    	and	r1, r1, #0x7f
700ac9d0: f008 fc0e    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x881c
700ac9d4: 9807         	ldr	r0, [sp, #0x1c]
700ac9d6: 3004         	adds	r0, #0x4
700ac9d8: 9001         	str	r0, [sp, #0x4]
700ac9da: f008 fc01    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x8802
700ac9de: 4601         	mov	r1, r0
700ac9e0: 9801         	ldr	r0, [sp, #0x4]
700ac9e2: 9b06         	ldr	r3, [sp, #0x18]
700ac9e4: f06f 02ff    	mvn	r2, #0xff
700ac9e8: ea62 0203    	orn	r2, r2, r3
700ac9ec: 4011         	ands	r1, r2
700ac9ee: f008 fbff    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x87fe
700ac9f2: 9807         	ldr	r0, [sp, #0x1c]
700ac9f4: 300c         	adds	r0, #0xc
700ac9f6: 9904         	ldr	r1, [sp, #0x10]
700ac9f8: f008 fbfa    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x87f4
700ac9fc: f89d 0018    	ldrb.w	r0, [sp, #0x18]
700aca00: f010 0ff0    	tst.w	r0, #0xf0
700aca04: d017         	beq	0x700aca36 <UART_intrDisable+0xd6> @ imm = #0x2e
700aca06: e7ff         	b	0x700aca08 <UART_intrDisable+0xa8> @ imm = #-0x2
700aca08: 9807         	ldr	r0, [sp, #0x1c]
700aca0a: 300c         	adds	r0, #0xc
700aca0c: f008 fbe8    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x87d0
700aca10: 9004         	str	r0, [sp, #0x10]
700aca12: 9807         	ldr	r0, [sp, #0x1c]
700aca14: 300c         	adds	r0, #0xc
700aca16: 21bf         	movs	r1, #0xbf
700aca18: f008 fbea    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x87d4
700aca1c: 9807         	ldr	r0, [sp, #0x1c]
700aca1e: 3008         	adds	r0, #0x8
700aca20: 9b05         	ldr	r3, [sp, #0x14]
700aca22: 2110         	movs	r1, #0x10
700aca24: 2204         	movs	r2, #0x4
700aca26: f007 fb33    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x7666
700aca2a: 9807         	ldr	r0, [sp, #0x1c]
700aca2c: 300c         	adds	r0, #0xc
700aca2e: 9904         	ldr	r1, [sp, #0x10]
700aca30: f008 fbde    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x87bc
700aca34: e7ff         	b	0x700aca36 <UART_intrDisable+0xd6> @ imm = #-0x2
700aca36: b008         	add	sp, #0x20
700aca38: bd80         	pop	{r7, pc}
700aca3a: 0000         	movs	r0, r0
700aca3c: 0000         	movs	r0, r0
700aca3e: 0000         	movs	r0, r0

700aca40 <UART_udmaConfigPdmaTx>:
700aca40: b580         	push	{r7, lr}
700aca42: b090         	sub	sp, #0x40
700aca44: 900f         	str	r0, [sp, #0x3c]
700aca46: 910e         	str	r1, [sp, #0x38]
700aca48: 980f         	ldr	r0, [sp, #0x3c]
700aca4a: 6840         	ldr	r0, [r0, #0x4]
700aca4c: 6cc0         	ldr	r0, [r0, #0x4c]
700aca4e: 9008         	str	r0, [sp, #0x20]
700aca50: 9808         	ldr	r0, [sp, #0x20]
700aca52: 6840         	ldr	r0, [r0, #0x4]
700aca54: 9009         	str	r0, [sp, #0x24]
700aca56: a80a         	add	r0, sp, #0x28
700aca58: 9002         	str	r0, [sp, #0x8]
700aca5a: f008 f8e1    	bl	0x700b4c20 <UdmaChPdmaPrms_init> @ imm = #0x81c2
700aca5e: 9902         	ldr	r1, [sp, #0x8]
700aca60: 2000         	movs	r0, #0x0
700aca62: 9003         	str	r0, [sp, #0xc]
700aca64: 900a         	str	r0, [sp, #0x28]
700aca66: 2201         	movs	r2, #0x1
700aca68: 920b         	str	r2, [sp, #0x2c]
700aca6a: 900c         	str	r0, [sp, #0x30]
700aca6c: 9809         	ldr	r0, [sp, #0x24]
700aca6e: f7fa ffdf    	bl	0x700a7a30 <Udma_chConfigPdma> @ imm = #-0x5042
700aca72: 900d         	str	r0, [sp, #0x34]
700aca74: 980d         	ldr	r0, [sp, #0x34]
700aca76: fab0 f080    	clz	r0, r0
700aca7a: 0940         	lsrs	r0, r0, #0x5
700aca7c: f247 7180    	movw	r1, #0x7780
700aca80: f2c7 010b    	movt	r1, #0x700b
700aca84: 9105         	str	r1, [sp, #0x14]
700aca86: 466a         	mov	r2, sp
700aca88: 6011         	str	r1, [r2]
700aca8a: f247 31fd    	movw	r1, #0x73fd
700aca8e: f2c7 010b    	movt	r1, #0x700b
700aca92: 9106         	str	r1, [sp, #0x18]
700aca94: f247 7207    	movw	r2, #0x7707
700aca98: f2c7 020b    	movt	r2, #0x700b
700aca9c: 9207         	str	r2, [sp, #0x1c]
700aca9e: 23ee         	movs	r3, #0xee
700acaa0: f003 ffb6    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x3f6c
700acaa4: 9809         	ldr	r0, [sp, #0x24]
700acaa6: f004 fa73    	bl	0x700b0f90 <Udma_chEnable> @ imm = #0x44e6
700acaaa: 9b05         	ldr	r3, [sp, #0x14]
700acaac: 9906         	ldr	r1, [sp, #0x18]
700acaae: 9a07         	ldr	r2, [sp, #0x1c]
700acab0: 900d         	str	r0, [sp, #0x34]
700acab2: 980d         	ldr	r0, [sp, #0x34]
700acab4: fab0 f080    	clz	r0, r0
700acab8: 0940         	lsrs	r0, r0, #0x5
700acaba: 46ec         	mov	r12, sp
700acabc: f8cc 3000    	str.w	r3, [r12]
700acac0: 23f1         	movs	r3, #0xf1
700acac2: f003 ffa5    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x3f4a
700acac6: 9809         	ldr	r0, [sp, #0x24]
700acac8: 9908         	ldr	r1, [sp, #0x20]
700acaca: 6949         	ldr	r1, [r1, #0x14]
700acacc: 9a0f         	ldr	r2, [sp, #0x3c]
700acace: 6892         	ldr	r2, [r2, #0x8]
700acad0: 9b0e         	ldr	r3, [sp, #0x38]
700acad2: 685b         	ldr	r3, [r3, #0x4]
700acad4: f000 fc5c    	bl	0x700ad390 <UART_udmaHpdInit> @ imm = #0x8b8
700acad8: 9809         	ldr	r0, [sp, #0x24]
700acada: f004 f999    	bl	0x700b0e10 <Udma_chGetFqRingHandle> @ imm = #0x4332
700acade: 9a03         	ldr	r2, [sp, #0xc]
700acae0: 9004         	str	r0, [sp, #0x10]
700acae2: 9808         	ldr	r0, [sp, #0x20]
700acae4: 6940         	ldr	r0, [r0, #0x14]
700acae6: 4611         	mov	r1, r2
700acae8: f008 fa92    	bl	0x700b5010 <Udma_defaultVirtToPhyFxn> @ imm = #0x8524
700acaec: 4602         	mov	r2, r0
700acaee: 9804         	ldr	r0, [sp, #0x10]
700acaf0: 460b         	mov	r3, r1
700acaf2: f002 fb75    	bl	0x700af1e0 <Udma_ringQueueRaw> @ imm = #0x26ea
700acaf6: 9b05         	ldr	r3, [sp, #0x14]
700acaf8: 9906         	ldr	r1, [sp, #0x18]
700acafa: 9a07         	ldr	r2, [sp, #0x1c]
700acafc: 900d         	str	r0, [sp, #0x34]
700acafe: 980d         	ldr	r0, [sp, #0x34]
700acb00: fab0 f080    	clz	r0, r0
700acb04: 0940         	lsrs	r0, r0, #0x5
700acb06: 46ec         	mov	r12, sp
700acb08: f8cc 3000    	str.w	r3, [r12]
700acb0c: 23f9         	movs	r3, #0xf9
700acb0e: f003 ff7f    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x3efe
700acb12: 980d         	ldr	r0, [sp, #0x34]
700acb14: b010         	add	sp, #0x40
700acb16: bd80         	pop	{r7, pc}
		...

700acb20 <CSL_bcdmaChanOpGetChanRT>:
700acb20: b580         	push	{r7, lr}
700acb22: b088         	sub	sp, #0x20
700acb24: 9007         	str	r0, [sp, #0x1c]
700acb26: 9106         	str	r1, [sp, #0x18]
700acb28: 9205         	str	r2, [sp, #0x14]
700acb2a: 9304         	str	r3, [sp, #0x10]
700acb2c: 2000         	movs	r0, #0x0
700acb2e: 9003         	str	r0, [sp, #0xc]
700acb30: 9804         	ldr	r0, [sp, #0x10]
700acb32: b920         	cbnz	r0, 0x700acb3e <CSL_bcdmaChanOpGetChanRT+0x1e> @ imm = #0x8
700acb34: e7ff         	b	0x700acb36 <CSL_bcdmaChanOpGetChanRT+0x16> @ imm = #-0x2
700acb36: f06f 0001    	mvn	r0, #0x1
700acb3a: 9003         	str	r0, [sp, #0xc]
700acb3c: e057         	b	0x700acbee <CSL_bcdmaChanOpGetChanRT+0xce> @ imm = #0xae
700acb3e: 9806         	ldr	r0, [sp, #0x18]
700acb40: 9000         	str	r0, [sp]
700acb42: b140         	cbz	r0, 0x700acb56 <CSL_bcdmaChanOpGetChanRT+0x36> @ imm = #0x10
700acb44: e7ff         	b	0x700acb46 <CSL_bcdmaChanOpGetChanRT+0x26> @ imm = #-0x2
700acb46: 9800         	ldr	r0, [sp]
700acb48: 2801         	cmp	r0, #0x1
700acb4a: d00d         	beq	0x700acb68 <CSL_bcdmaChanOpGetChanRT+0x48> @ imm = #0x1a
700acb4c: e7ff         	b	0x700acb4e <CSL_bcdmaChanOpGetChanRT+0x2e> @ imm = #-0x2
700acb4e: 9800         	ldr	r0, [sp]
700acb50: 2802         	cmp	r0, #0x2
700acb52: d012         	beq	0x700acb7a <CSL_bcdmaChanOpGetChanRT+0x5a> @ imm = #0x24
700acb54: e01a         	b	0x700acb8c <CSL_bcdmaChanOpGetChanRT+0x6c> @ imm = #0x34
700acb56: 9807         	ldr	r0, [sp, #0x1c]
700acb58: 6880         	ldr	r0, [r0, #0x8]
700acb5a: 9905         	ldr	r1, [sp, #0x14]
700acb5c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700acb60: f008 fb66    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0x86cc
700acb64: 9002         	str	r0, [sp, #0x8]
700acb66: e015         	b	0x700acb94 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x2a
700acb68: 9807         	ldr	r0, [sp, #0x1c]
700acb6a: 6900         	ldr	r0, [r0, #0x10]
700acb6c: 9905         	ldr	r1, [sp, #0x14]
700acb6e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700acb72: f008 fb5d    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0x86ba
700acb76: 9002         	str	r0, [sp, #0x8]
700acb78: e00c         	b	0x700acb94 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x18
700acb7a: 9807         	ldr	r0, [sp, #0x1c]
700acb7c: 6980         	ldr	r0, [r0, #0x18]
700acb7e: 9905         	ldr	r1, [sp, #0x14]
700acb80: eb00 3001    	add.w	r0, r0, r1, lsl #12
700acb84: f008 fb54    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0x86a8
700acb88: 9002         	str	r0, [sp, #0x8]
700acb8a: e003         	b	0x700acb94 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x6
700acb8c: f06f 0001    	mvn	r0, #0x1
700acb90: 9003         	str	r0, [sp, #0xc]
700acb92: e7ff         	b	0x700acb94 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #-0x2
700acb94: 9803         	ldr	r0, [sp, #0xc]
700acb96: bb48         	cbnz	r0, 0x700acbec <CSL_bcdmaChanOpGetChanRT+0xcc> @ imm = #0x52
700acb98: e7ff         	b	0x700acb9a <CSL_bcdmaChanOpGetChanRT+0x7a> @ imm = #-0x2
700acb9a: 9804         	ldr	r0, [sp, #0x10]
700acb9c: 9001         	str	r0, [sp, #0x4]
700acb9e: 9802         	ldr	r0, [sp, #0x8]
700acba0: 0fc0         	lsrs	r0, r0, #0x1f
700acba2: 9901         	ldr	r1, [sp, #0x4]
700acba4: 6008         	str	r0, [r1]
700acba6: 9802         	ldr	r0, [sp, #0x8]
700acba8: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700acbac: 9901         	ldr	r1, [sp, #0x4]
700acbae: 6048         	str	r0, [r1, #0x4]
700acbb0: 9802         	ldr	r0, [sp, #0x8]
700acbb2: f3c0 7000    	ubfx	r0, r0, #0x1c, #0x1
700acbb6: 9901         	ldr	r1, [sp, #0x4]
700acbb8: 6108         	str	r0, [r1, #0x10]
700acbba: 9802         	ldr	r0, [sp, #0x8]
700acbbc: f3c0 7040    	ubfx	r0, r0, #0x1d, #0x1
700acbc0: 9901         	ldr	r1, [sp, #0x4]
700acbc2: 6088         	str	r0, [r1, #0x8]
700acbc4: 9802         	ldr	r0, [sp, #0x8]
700acbc6: f000 0001    	and	r0, r0, #0x1
700acbca: 9901         	ldr	r1, [sp, #0x4]
700acbcc: 60c8         	str	r0, [r1, #0xc]
700acbce: 9806         	ldr	r0, [sp, #0x18]
700acbd0: 2802         	cmp	r0, #0x2
700acbd2: d106         	bne	0x700acbe2 <CSL_bcdmaChanOpGetChanRT+0xc2> @ imm = #0xc
700acbd4: e7ff         	b	0x700acbd6 <CSL_bcdmaChanOpGetChanRT+0xb6> @ imm = #-0x2
700acbd6: 9802         	ldr	r0, [sp, #0x8]
700acbd8: f3c0 0040    	ubfx	r0, r0, #0x1, #0x1
700acbdc: 9901         	ldr	r1, [sp, #0x4]
700acbde: 6148         	str	r0, [r1, #0x14]
700acbe0: e003         	b	0x700acbea <CSL_bcdmaChanOpGetChanRT+0xca> @ imm = #0x6
700acbe2: 9901         	ldr	r1, [sp, #0x4]
700acbe4: 2000         	movs	r0, #0x0
700acbe6: 6148         	str	r0, [r1, #0x14]
700acbe8: e7ff         	b	0x700acbea <CSL_bcdmaChanOpGetChanRT+0xca> @ imm = #-0x2
700acbea: e7ff         	b	0x700acbec <CSL_bcdmaChanOpGetChanRT+0xcc> @ imm = #-0x2
700acbec: e7ff         	b	0x700acbee <CSL_bcdmaChanOpGetChanRT+0xce> @ imm = #-0x2
700acbee: 9803         	ldr	r0, [sp, #0xc]
700acbf0: b008         	add	sp, #0x20
700acbf2: bd80         	pop	{r7, pc}
		...

700acc00 <Pinmux_unlockMMR>:
700acc00: b580         	push	{r7, lr}
700acc02: b088         	sub	sp, #0x20
700acc04: 9007         	str	r0, [sp, #0x1c]
700acc06: 9807         	ldr	r0, [sp, #0x1c]
700acc08: bb78         	cbnz	r0, 0x700acc6a <Pinmux_unlockMMR+0x6a> @ imm = #0x5e
700acc0a: e7ff         	b	0x700acc0c <Pinmux_unlockMMR+0xc> @ imm = #-0x2
700acc0c: f44f 2070    	mov.w	r0, #0xf0000
700acc10: 2100         	movs	r1, #0x0
700acc12: f7ff fa8d    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0xae6
700acc16: 9006         	str	r0, [sp, #0x18]
700acc18: 9806         	ldr	r0, [sp, #0x18]
700acc1a: f241 0108    	movw	r1, #0x1008
700acc1e: 4408         	add	r0, r1
700acc20: 9005         	str	r0, [sp, #0x14]
700acc22: 9805         	ldr	r0, [sp, #0x14]
700acc24: f243 4190    	movw	r1, #0x3490
700acc28: f6c6 01ef    	movt	r1, #0x68ef
700acc2c: 9103         	str	r1, [sp, #0xc]
700acc2e: f008 fa8f    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x851e
700acc32: 9805         	ldr	r0, [sp, #0x14]
700acc34: 3004         	adds	r0, #0x4
700acc36: 9005         	str	r0, [sp, #0x14]
700acc38: 9805         	ldr	r0, [sp, #0x14]
700acc3a: f64b 415a    	movw	r1, #0xbc5a
700acc3e: f2cd 1172    	movt	r1, #0xd172
700acc42: 9104         	str	r1, [sp, #0x10]
700acc44: f008 fa84    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x8508
700acc48: 9903         	ldr	r1, [sp, #0xc]
700acc4a: 9806         	ldr	r0, [sp, #0x18]
700acc4c: f245 0208    	movw	r2, #0x5008
700acc50: 4410         	add	r0, r2
700acc52: 9005         	str	r0, [sp, #0x14]
700acc54: 9805         	ldr	r0, [sp, #0x14]
700acc56: f008 fa7b    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x84f6
700acc5a: 9904         	ldr	r1, [sp, #0x10]
700acc5c: 9805         	ldr	r0, [sp, #0x14]
700acc5e: 3004         	adds	r0, #0x4
700acc60: 9005         	str	r0, [sp, #0x14]
700acc62: 9805         	ldr	r0, [sp, #0x14]
700acc64: f008 fa74    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x84e8
700acc68: e7ff         	b	0x700acc6a <Pinmux_unlockMMR+0x6a> @ imm = #-0x2
700acc6a: 9807         	ldr	r0, [sp, #0x1c]
700acc6c: 2801         	cmp	r0, #0x1
700acc6e: d12f         	bne	0x700accd0 <Pinmux_unlockMMR+0xd0> @ imm = #0x5e
700acc70: e7ff         	b	0x700acc72 <Pinmux_unlockMMR+0x72> @ imm = #-0x2
700acc72: f04f 6081    	mov.w	r0, #0x4080000
700acc76: 2100         	movs	r1, #0x0
700acc78: f7ff fa5a    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0xb4c
700acc7c: 9006         	str	r0, [sp, #0x18]
700acc7e: 9806         	ldr	r0, [sp, #0x18]
700acc80: f241 0108    	movw	r1, #0x1008
700acc84: 4408         	add	r0, r1
700acc86: 9005         	str	r0, [sp, #0x14]
700acc88: 9805         	ldr	r0, [sp, #0x14]
700acc8a: f243 4190    	movw	r1, #0x3490
700acc8e: f6c6 01ef    	movt	r1, #0x68ef
700acc92: 9101         	str	r1, [sp, #0x4]
700acc94: f008 fa5c    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x84b8
700acc98: 9805         	ldr	r0, [sp, #0x14]
700acc9a: 3004         	adds	r0, #0x4
700acc9c: 9005         	str	r0, [sp, #0x14]
700acc9e: 9805         	ldr	r0, [sp, #0x14]
700acca0: f64b 415a    	movw	r1, #0xbc5a
700acca4: f2cd 1172    	movt	r1, #0xd172
700acca8: 9102         	str	r1, [sp, #0x8]
700accaa: f008 fa51    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x84a2
700accae: 9901         	ldr	r1, [sp, #0x4]
700accb0: 9806         	ldr	r0, [sp, #0x18]
700accb2: f245 0208    	movw	r2, #0x5008
700accb6: 4410         	add	r0, r2
700accb8: 9005         	str	r0, [sp, #0x14]
700accba: 9805         	ldr	r0, [sp, #0x14]
700accbc: f008 fa48    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x8490
700accc0: 9902         	ldr	r1, [sp, #0x8]
700accc2: 9805         	ldr	r0, [sp, #0x14]
700accc4: 3004         	adds	r0, #0x4
700accc6: 9005         	str	r0, [sp, #0x14]
700accc8: 9805         	ldr	r0, [sp, #0x14]
700accca: f008 fa41    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x8482
700accce: e7ff         	b	0x700accd0 <Pinmux_unlockMMR+0xd0> @ imm = #-0x2
700accd0: b008         	add	sp, #0x20
700accd2: bd80         	pop	{r7, pc}
		...

700acce0 <_tx_timer_system_activate>:
700acce0: b087         	sub	sp, #0x1c
700acce2: 9006         	str	r0, [sp, #0x18]
700acce4: 9806         	ldr	r0, [sp, #0x18]
700acce6: 6800         	ldr	r0, [r0]
700acce8: 9001         	str	r0, [sp, #0x4]
700accea: 9801         	ldr	r0, [sp, #0x4]
700accec: 2800         	cmp	r0, #0x0
700accee: d05f         	beq	0x700acdb0 <_tx_timer_system_activate+0xd0> @ imm = #0xbe
700accf0: e7ff         	b	0x700accf2 <_tx_timer_system_activate+0x12> @ imm = #-0x2
700accf2: 9801         	ldr	r0, [sp, #0x4]
700accf4: 3001         	adds	r0, #0x1
700accf6: 2800         	cmp	r0, #0x0
700accf8: d059         	beq	0x700acdae <_tx_timer_system_activate+0xce> @ imm = #0xb2
700accfa: e7ff         	b	0x700accfc <_tx_timer_system_activate+0x1c> @ imm = #-0x2
700accfc: 9806         	ldr	r0, [sp, #0x18]
700accfe: 6980         	ldr	r0, [r0, #0x18]
700acd00: 2800         	cmp	r0, #0x0
700acd02: d153         	bne	0x700acdac <_tx_timer_system_activate+0xcc> @ imm = #0xa6
700acd04: e7ff         	b	0x700acd06 <_tx_timer_system_activate+0x26> @ imm = #-0x2
700acd06: 9801         	ldr	r0, [sp, #0x4]
700acd08: 2821         	cmp	r0, #0x21
700acd0a: d303         	blo	0x700acd14 <_tx_timer_system_activate+0x34> @ imm = #0x6
700acd0c: e7ff         	b	0x700acd0e <_tx_timer_system_activate+0x2e> @ imm = #-0x2
700acd0e: 201f         	movs	r0, #0x1f
700acd10: 9000         	str	r0, [sp]
700acd12: e003         	b	0x700acd1c <_tx_timer_system_activate+0x3c> @ imm = #0x6
700acd14: 9801         	ldr	r0, [sp, #0x4]
700acd16: 3801         	subs	r0, #0x1
700acd18: 9000         	str	r0, [sp]
700acd1a: e7ff         	b	0x700acd1c <_tx_timer_system_activate+0x3c> @ imm = #-0x2
700acd1c: f64a 2084    	movw	r0, #0xaa84
700acd20: f2c7 0008    	movt	r0, #0x7008
700acd24: 6800         	ldr	r0, [r0]
700acd26: 9900         	ldr	r1, [sp]
700acd28: eb00 0081    	add.w	r0, r0, r1, lsl #2
700acd2c: 9005         	str	r0, [sp, #0x14]
700acd2e: 9805         	ldr	r0, [sp, #0x14]
700acd30: f64a 2194    	movw	r1, #0xaa94
700acd34: f2c7 0108    	movt	r1, #0x7008
700acd38: 6809         	ldr	r1, [r1]
700acd3a: 4288         	cmp	r0, r1
700acd3c: d313         	blo	0x700acd66 <_tx_timer_system_activate+0x86> @ imm = #0x26
700acd3e: e7ff         	b	0x700acd40 <_tx_timer_system_activate+0x60> @ imm = #-0x2
700acd40: 9805         	ldr	r0, [sp, #0x14]
700acd42: f64a 2194    	movw	r1, #0xaa94
700acd46: f2c7 0108    	movt	r1, #0x7008
700acd4a: 6809         	ldr	r1, [r1]
700acd4c: 1a40         	subs	r0, r0, r1
700acd4e: 1080         	asrs	r0, r0, #0x2
700acd50: 9002         	str	r0, [sp, #0x8]
700acd52: f64a 2098    	movw	r0, #0xaa98
700acd56: f2c7 0008    	movt	r0, #0x7008
700acd5a: 6800         	ldr	r0, [r0]
700acd5c: 9902         	ldr	r1, [sp, #0x8]
700acd5e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700acd62: 9005         	str	r0, [sp, #0x14]
700acd64: e7ff         	b	0x700acd66 <_tx_timer_system_activate+0x86> @ imm = #-0x2
700acd66: 9805         	ldr	r0, [sp, #0x14]
700acd68: 6800         	ldr	r0, [r0]
700acd6a: b940         	cbnz	r0, 0x700acd7e <_tx_timer_system_activate+0x9e> @ imm = #0x10
700acd6c: e7ff         	b	0x700acd6e <_tx_timer_system_activate+0x8e> @ imm = #-0x2
700acd6e: 9806         	ldr	r0, [sp, #0x18]
700acd70: 6100         	str	r0, [r0, #0x10]
700acd72: 9806         	ldr	r0, [sp, #0x18]
700acd74: 6140         	str	r0, [r0, #0x14]
700acd76: 9806         	ldr	r0, [sp, #0x18]
700acd78: 9905         	ldr	r1, [sp, #0x14]
700acd7a: 6008         	str	r0, [r1]
700acd7c: e012         	b	0x700acda4 <_tx_timer_system_activate+0xc4> @ imm = #0x24
700acd7e: 9805         	ldr	r0, [sp, #0x14]
700acd80: 6800         	ldr	r0, [r0]
700acd82: 9004         	str	r0, [sp, #0x10]
700acd84: 9804         	ldr	r0, [sp, #0x10]
700acd86: 6940         	ldr	r0, [r0, #0x14]
700acd88: 9003         	str	r0, [sp, #0xc]
700acd8a: 9806         	ldr	r0, [sp, #0x18]
700acd8c: 9903         	ldr	r1, [sp, #0xc]
700acd8e: 6108         	str	r0, [r1, #0x10]
700acd90: 9806         	ldr	r0, [sp, #0x18]
700acd92: 9904         	ldr	r1, [sp, #0x10]
700acd94: 6148         	str	r0, [r1, #0x14]
700acd96: 9804         	ldr	r0, [sp, #0x10]
700acd98: 9906         	ldr	r1, [sp, #0x18]
700acd9a: 6108         	str	r0, [r1, #0x10]
700acd9c: 9803         	ldr	r0, [sp, #0xc]
700acd9e: 9906         	ldr	r1, [sp, #0x18]
700acda0: 6148         	str	r0, [r1, #0x14]
700acda2: e7ff         	b	0x700acda4 <_tx_timer_system_activate+0xc4> @ imm = #-0x2
700acda4: 9805         	ldr	r0, [sp, #0x14]
700acda6: 9906         	ldr	r1, [sp, #0x18]
700acda8: 6188         	str	r0, [r1, #0x18]
700acdaa: e7ff         	b	0x700acdac <_tx_timer_system_activate+0xcc> @ imm = #-0x2
700acdac: e7ff         	b	0x700acdae <_tx_timer_system_activate+0xce> @ imm = #-0x2
700acdae: e7ff         	b	0x700acdb0 <_tx_timer_system_activate+0xd0> @ imm = #-0x2
700acdb0: b007         	add	sp, #0x1c
700acdb2: 4770         	bx	lr
		...

700acdc0 <UART_lld_write>:
700acdc0: b580         	push	{r7, lr}
700acdc2: b086         	sub	sp, #0x18
700acdc4: f8dd c020    	ldr.w	r12, [sp, #0x20]
700acdc8: 9005         	str	r0, [sp, #0x14]
700acdca: 9104         	str	r1, [sp, #0x10]
700acdcc: 9203         	str	r2, [sp, #0xc]
700acdce: 9302         	str	r3, [sp, #0x8]
700acdd0: 2000         	movs	r0, #0x0
700acdd2: 9001         	str	r0, [sp, #0x4]
700acdd4: 9805         	ldr	r0, [sp, #0x14]
700acdd6: 2800         	cmp	r0, #0x0
700acdd8: d054         	beq	0x700ace84 <UART_lld_write+0xc4> @ imm = #0xa8
700acdda: e7ff         	b	0x700acddc <UART_lld_write+0x1c> @ imm = #-0x2
700acddc: 9805         	ldr	r0, [sp, #0x14]
700acdde: 303c         	adds	r0, #0x3c
700acde0: 9000         	str	r0, [sp]
700acde2: 9800         	ldr	r0, [sp]
700acde4: 6800         	ldr	r0, [r0]
700acde6: b138         	cbz	r0, 0x700acdf8 <UART_lld_write+0x38> @ imm = #0xe
700acde8: e7ff         	b	0x700acdea <UART_lld_write+0x2a> @ imm = #-0x2
700acdea: 9900         	ldr	r1, [sp]
700acdec: 2009         	movs	r0, #0x9
700acdee: 60c8         	str	r0, [r1, #0xc]
700acdf0: f04f 30ff    	mov.w	r0, #0xffffffff
700acdf4: 9001         	str	r0, [sp, #0x4]
700acdf6: e044         	b	0x700ace82 <UART_lld_write+0xc2> @ imm = #0x88
700acdf8: 9800         	ldr	r0, [sp]
700acdfa: f007 fbd1    	bl	0x700b45a0 <UART_lld_Transaction_init> @ imm = #0x77a2
700acdfe: 9808         	ldr	r0, [sp, #0x20]
700ace00: b128         	cbz	r0, 0x700ace0e <UART_lld_write+0x4e> @ imm = #0xa
700ace02: e7ff         	b	0x700ace04 <UART_lld_write+0x44> @ imm = #-0x2
700ace04: 9808         	ldr	r0, [sp, #0x20]
700ace06: 6800         	ldr	r0, [r0]
700ace08: 9900         	ldr	r1, [sp]
700ace0a: 6108         	str	r0, [r1, #0x10]
700ace0c: e003         	b	0x700ace16 <UART_lld_write+0x56> @ imm = #0x6
700ace0e: 9900         	ldr	r1, [sp]
700ace10: 2000         	movs	r0, #0x0
700ace12: 6108         	str	r0, [r1, #0x10]
700ace14: e7ff         	b	0x700ace16 <UART_lld_write+0x56> @ imm = #-0x2
700ace16: 9804         	ldr	r0, [sp, #0x10]
700ace18: 9900         	ldr	r1, [sp]
700ace1a: 6008         	str	r0, [r1]
700ace1c: 9803         	ldr	r0, [sp, #0xc]
700ace1e: 9900         	ldr	r1, [sp]
700ace20: 6048         	str	r0, [r1, #0x4]
700ace22: 9802         	ldr	r0, [sp, #0x8]
700ace24: 9900         	ldr	r1, [sp]
700ace26: 6088         	str	r0, [r1, #0x8]
700ace28: 9805         	ldr	r0, [sp, #0x14]
700ace2a: 6d40         	ldr	r0, [r0, #0x54]
700ace2c: 2801         	cmp	r0, #0x1
700ace2e: d105         	bne	0x700ace3c <UART_lld_write+0x7c> @ imm = #0xa
700ace30: e7ff         	b	0x700ace32 <UART_lld_write+0x72> @ imm = #-0x2
700ace32: 9800         	ldr	r0, [sp]
700ace34: f007 f8cc    	bl	0x700b3fd0 <UART_checkTransaction> @ imm = #0x7198
700ace38: 9001         	str	r0, [sp, #0x4]
700ace3a: e003         	b	0x700ace44 <UART_lld_write+0x84> @ imm = #0x6
700ace3c: f06f 0003    	mvn	r0, #0x3
700ace40: 9001         	str	r0, [sp, #0x4]
700ace42: e7ff         	b	0x700ace44 <UART_lld_write+0x84> @ imm = #-0x2
700ace44: 9801         	ldr	r0, [sp, #0x4]
700ace46: b980         	cbnz	r0, 0x700ace6a <UART_lld_write+0xaa> @ imm = #0x20
700ace48: e7ff         	b	0x700ace4a <UART_lld_write+0x8a> @ imm = #-0x2
700ace4a: 9800         	ldr	r0, [sp]
700ace4c: 6800         	ldr	r0, [r0]
700ace4e: 9905         	ldr	r1, [sp, #0x14]
700ace50: 6088         	str	r0, [r1, #0x8]
700ace52: 9800         	ldr	r0, [sp]
700ace54: 6880         	ldr	r0, [r0, #0x8]
700ace56: 9905         	ldr	r1, [sp, #0x14]
700ace58: 6448         	str	r0, [r1, #0x44]
700ace5a: 9905         	ldr	r1, [sp, #0x14]
700ace5c: 2000         	movs	r0, #0x0
700ace5e: 60c8         	str	r0, [r1, #0xc]
700ace60: 9800         	ldr	r0, [sp]
700ace62: 6840         	ldr	r0, [r0, #0x4]
700ace64: 9905         	ldr	r1, [sp, #0x14]
700ace66: 6108         	str	r0, [r1, #0x10]
700ace68: e7ff         	b	0x700ace6a <UART_lld_write+0xaa> @ imm = #-0x2
700ace6a: 9905         	ldr	r1, [sp, #0x14]
700ace6c: 2002         	movs	r0, #0x2
700ace6e: 6548         	str	r0, [r1, #0x54]
700ace70: 9805         	ldr	r0, [sp, #0x14]
700ace72: 9900         	ldr	r1, [sp]
700ace74: f7fc fd54    	bl	0x700a9920 <UART_writePolling> @ imm = #-0x3558
700ace78: 9001         	str	r0, [sp, #0x4]
700ace7a: 9905         	ldr	r1, [sp, #0x14]
700ace7c: 2001         	movs	r0, #0x1
700ace7e: 6548         	str	r0, [r1, #0x54]
700ace80: e7ff         	b	0x700ace82 <UART_lld_write+0xc2> @ imm = #-0x2
700ace82: e003         	b	0x700ace8c <UART_lld_write+0xcc> @ imm = #0x6
700ace84: f06f 0002    	mvn	r0, #0x2
700ace88: 9001         	str	r0, [sp, #0x4]
700ace8a: e7ff         	b	0x700ace8c <UART_lld_write+0xcc> @ imm = #-0x2
700ace8c: 9801         	ldr	r0, [sp, #0x4]
700ace8e: b006         	add	sp, #0x18
700ace90: bd80         	pop	{r7, pc}
		...
700ace9e: 0000         	movs	r0, r0

700acea0 <UART_udmaDeInitCh>:
700acea0: b580         	push	{r7, lr}
700acea2: b08c         	sub	sp, #0x30
700acea4: 900b         	str	r0, [sp, #0x2c]
700acea6: 910a         	str	r1, [sp, #0x28]
700acea8: 2000         	movs	r0, #0x0
700aceaa: 9009         	str	r0, [sp, #0x24]
700aceac: 2001         	movs	r0, #0x1
700aceae: 9008         	str	r0, [sp, #0x20]
700aceb0: 980b         	ldr	r0, [sp, #0x2c]
700aceb2: 2164         	movs	r1, #0x64
700aceb4: f001 f9a4    	bl	0x700ae200 <Udma_chDisable> @ imm = #0x1348
700aceb8: 9009         	str	r0, [sp, #0x24]
700aceba: 9809         	ldr	r0, [sp, #0x24]
700acebc: fab0 f080    	clz	r0, r0
700acec0: 0940         	lsrs	r0, r0, #0x5
700acec2: f247 715a    	movw	r1, #0x775a
700acec6: f2c7 010b    	movt	r1, #0x700b
700aceca: 9102         	str	r1, [sp, #0x8]
700acecc: 466a         	mov	r2, sp
700acece: 6011         	str	r1, [r2]
700aced0: f247 31fd    	movw	r1, #0x73fd
700aced4: f2c7 010b    	movt	r1, #0x700b
700aced8: 9103         	str	r1, [sp, #0xc]
700aceda: f247 72a6    	movw	r2, #0x77a6
700acede: f2c7 020b    	movt	r2, #0x700b
700acee2: 9204         	str	r2, [sp, #0x10]
700acee4: f240 134b    	movw	r3, #0x14b
700acee8: f003 fd92    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x3b24
700aceec: 980a         	ldr	r0, [sp, #0x28]
700aceee: f000 fbef    	bl	0x700ad6d0 <Udma_eventUnRegister> @ imm = #0x7de
700acef2: 9b02         	ldr	r3, [sp, #0x8]
700acef4: 9903         	ldr	r1, [sp, #0xc]
700acef6: 9a04         	ldr	r2, [sp, #0x10]
700acef8: 9009         	str	r0, [sp, #0x24]
700acefa: 9809         	ldr	r0, [sp, #0x24]
700acefc: fab0 f080    	clz	r0, r0
700acf00: 0940         	lsrs	r0, r0, #0x5
700acf02: 46ec         	mov	r12, sp
700acf04: f8cc 3000    	str.w	r3, [r12]
700acf08: f240 134f    	movw	r3, #0x14f
700acf0c: f003 fd80    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x3b00
700acf10: e7ff         	b	0x700acf12 <UART_udmaDeInitCh+0x72> @ imm = #-0x2
700acf12: 9808         	ldr	r0, [sp, #0x20]
700acf14: 2801         	cmp	r0, #0x1
700acf16: d10f         	bne	0x700acf38 <UART_udmaDeInitCh+0x98> @ imm = #0x1e
700acf18: e7ff         	b	0x700acf1a <UART_udmaDeInitCh+0x7a> @ imm = #-0x2
700acf1a: 980b         	ldr	r0, [sp, #0x2c]
700acf1c: f003 ff78    	bl	0x700b0e10 <Udma_chGetFqRingHandle> @ imm = #0x3ef0
700acf20: a906         	add	r1, sp, #0x18
700acf22: f003 f89d    	bl	0x700b0060 <Udma_ringFlushRaw> @ imm = #0x313a
700acf26: 9005         	str	r0, [sp, #0x14]
700acf28: 9805         	ldr	r0, [sp, #0x14]
700acf2a: 3004         	adds	r0, #0x4
700acf2c: b918         	cbnz	r0, 0x700acf36 <UART_udmaDeInitCh+0x96> @ imm = #0x6
700acf2e: e7ff         	b	0x700acf30 <UART_udmaDeInitCh+0x90> @ imm = #-0x2
700acf30: 2000         	movs	r0, #0x0
700acf32: 9008         	str	r0, [sp, #0x20]
700acf34: e7ff         	b	0x700acf36 <UART_udmaDeInitCh+0x96> @ imm = #-0x2
700acf36: e7ec         	b	0x700acf12 <UART_udmaDeInitCh+0x72> @ imm = #-0x28
700acf38: 980b         	ldr	r0, [sp, #0x2c]
700acf3a: f000 fd01    	bl	0x700ad940 <Udma_chClose> @ imm = #0xa02
700acf3e: 9009         	str	r0, [sp, #0x24]
700acf40: 9809         	ldr	r0, [sp, #0x24]
700acf42: fab0 f080    	clz	r0, r0
700acf46: 0940         	lsrs	r0, r0, #0x5
700acf48: f247 715a    	movw	r1, #0x775a
700acf4c: f2c7 010b    	movt	r1, #0x700b
700acf50: 466a         	mov	r2, sp
700acf52: 6011         	str	r1, [r2]
700acf54: f247 31fd    	movw	r1, #0x73fd
700acf58: f2c7 010b    	movt	r1, #0x700b
700acf5c: f247 72a6    	movw	r2, #0x77a6
700acf60: f2c7 020b    	movt	r2, #0x700b
700acf64: f240 1361    	movw	r3, #0x161
700acf68: f003 fd52    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x3aa4
700acf6c: 9809         	ldr	r0, [sp, #0x24]
700acf6e: b00c         	add	sp, #0x30
700acf70: bd80         	pop	{r7, pc}
		...
700acf7e: 0000         	movs	r0, r0

700acf80 <Sciclient_getCurrentContext>:
700acf80: b082         	sub	sp, #0x8
700acf82: f8ad 0006    	strh.w	r0, [sp, #0x6]
700acf86: 200f         	movs	r0, #0xf
700acf88: 9000         	str	r0, [sp]
700acf8a: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acf8e: 280a         	cmp	r0, #0xa
700acf90: d04c         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0x98
700acf92: e7ff         	b	0x700acf94 <Sciclient_getCurrentContext+0x14> @ imm = #-0x2
700acf94: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acf98: f249 0130    	movw	r1, #0x9030
700acf9c: 4288         	cmp	r0, r1
700acf9e: d045         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0x8a
700acfa0: e7ff         	b	0x700acfa2 <Sciclient_getCurrentContext+0x22> @ imm = #-0x2
700acfa2: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acfa6: 280b         	cmp	r0, #0xb
700acfa8: d040         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0x80
700acfaa: e7ff         	b	0x700acfac <Sciclient_getCurrentContext+0x2c> @ imm = #-0x2
700acfac: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acfb0: 280c         	cmp	r0, #0xc
700acfb2: d03b         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0x76
700acfb4: e7ff         	b	0x700acfb6 <Sciclient_getCurrentContext+0x36> @ imm = #-0x2
700acfb6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acfba: 280d         	cmp	r0, #0xd
700acfbc: d036         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0x6c
700acfbe: e7ff         	b	0x700acfc0 <Sciclient_getCurrentContext+0x40> @ imm = #-0x2
700acfc0: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acfc4: f249 0131    	movw	r1, #0x9031
700acfc8: 4288         	cmp	r0, r1
700acfca: d02f         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0x5e
700acfcc: e7ff         	b	0x700acfce <Sciclient_getCurrentContext+0x4e> @ imm = #-0x2
700acfce: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acfd2: f249 0122    	movw	r1, #0x9022
700acfd6: 4288         	cmp	r0, r1
700acfd8: d028         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0x50
700acfda: e7ff         	b	0x700acfdc <Sciclient_getCurrentContext+0x5c> @ imm = #-0x2
700acfdc: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acfe0: f249 0123    	movw	r1, #0x9023
700acfe4: 4288         	cmp	r0, r1
700acfe6: d021         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0x42
700acfe8: e7ff         	b	0x700acfea <Sciclient_getCurrentContext+0x6a> @ imm = #-0x2
700acfea: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acfee: f249 0133    	movw	r1, #0x9033
700acff2: 4288         	cmp	r0, r1
700acff4: d01a         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0x34
700acff6: e7ff         	b	0x700acff8 <Sciclient_getCurrentContext+0x78> @ imm = #-0x2
700acff8: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acffc: f249 0132    	movw	r1, #0x9032
700ad000: 4288         	cmp	r0, r1
700ad002: d013         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0x26
700ad004: e7ff         	b	0x700ad006 <Sciclient_getCurrentContext+0x86> @ imm = #-0x2
700ad006: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad00a: f249 0134    	movw	r1, #0x9034
700ad00e: 4288         	cmp	r0, r1
700ad010: d00c         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0x18
700ad012: e7ff         	b	0x700ad014 <Sciclient_getCurrentContext+0x94> @ imm = #-0x2
700ad014: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad018: f249 0135    	movw	r1, #0x9035
700ad01c: 4288         	cmp	r0, r1
700ad01e: d005         	beq	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #0xa
700ad020: e7ff         	b	0x700ad022 <Sciclient_getCurrentContext+0xa2> @ imm = #-0x2
700ad022: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad026: 280e         	cmp	r0, #0xe
700ad028: d107         	bne	0x700ad03a <Sciclient_getCurrentContext+0xba> @ imm = #0xe
700ad02a: e7ff         	b	0x700ad02c <Sciclient_getCurrentContext+0xac> @ imm = #-0x2
700ad02c: f248 00c8    	movw	r0, #0x80c8
700ad030: f2c7 000b    	movt	r0, #0x700b
700ad034: 68c0         	ldr	r0, [r0, #0xc]
700ad036: 9000         	str	r0, [sp]
700ad038: e006         	b	0x700ad048 <Sciclient_getCurrentContext+0xc8> @ imm = #0xc
700ad03a: f248 00c8    	movw	r0, #0x80c8
700ad03e: f2c7 000b    	movt	r0, #0x700b
700ad042: 6900         	ldr	r0, [r0, #0x10]
700ad044: 9000         	str	r0, [sp]
700ad046: e7ff         	b	0x700ad048 <Sciclient_getCurrentContext+0xc8> @ imm = #-0x2
700ad048: 9800         	ldr	r0, [sp]
700ad04a: b002         	add	sp, #0x8
700ad04c: 4770         	bx	lr
700ad04e: 0000         	movs	r0, r0

700ad050 <Udma_rmAllocVintrBit>:
700ad050: b580         	push	{r7, lr}
700ad052: b08a         	sub	sp, #0x28
700ad054: 9009         	str	r0, [sp, #0x24]
700ad056: f64f 70ff    	movw	r0, #0xffff
700ad05a: 9007         	str	r0, [sp, #0x1c]
700ad05c: 9809         	ldr	r0, [sp, #0x24]
700ad05e: 6800         	ldr	r0, [r0]
700ad060: 9001         	str	r0, [sp, #0x4]
700ad062: 9809         	ldr	r0, [sp, #0x24]
700ad064: 9003         	str	r0, [sp, #0xc]
700ad066: 9809         	ldr	r0, [sp, #0x24]
700ad068: 3008         	adds	r0, #0x8
700ad06a: 9002         	str	r0, [sp, #0x8]
700ad06c: 9802         	ldr	r0, [sp, #0x8]
700ad06e: 6900         	ldr	r0, [r0, #0x10]
700ad070: b120         	cbz	r0, 0x700ad07c <Udma_rmAllocVintrBit+0x2c> @ imm = #0x8
700ad072: e7ff         	b	0x700ad074 <Udma_rmAllocVintrBit+0x24> @ imm = #-0x2
700ad074: 9802         	ldr	r0, [sp, #0x8]
700ad076: 6900         	ldr	r0, [r0, #0x10]
700ad078: 9003         	str	r0, [sp, #0xc]
700ad07a: e7ff         	b	0x700ad07c <Udma_rmAllocVintrBit+0x2c> @ imm = #-0x2
700ad07c: 9801         	ldr	r0, [sp, #0x4]
700ad07e: f500 609f    	add.w	r0, r0, #0x4f8
700ad082: f04f 31ff    	mov.w	r1, #0xffffffff
700ad086: f005 f973    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x52e6
700ad08a: 2000         	movs	r0, #0x0
700ad08c: 9008         	str	r0, [sp, #0x20]
700ad08e: e7ff         	b	0x700ad090 <Udma_rmAllocVintrBit+0x40> @ imm = #-0x2
700ad090: 9808         	ldr	r0, [sp, #0x20]
700ad092: 283f         	cmp	r0, #0x3f
700ad094: d83a         	bhi	0x700ad10c <Udma_rmAllocVintrBit+0xbc> @ imm = #0x74
700ad096: e7ff         	b	0x700ad098 <Udma_rmAllocVintrBit+0x48> @ imm = #-0x2
700ad098: 9b08         	ldr	r3, [sp, #0x20]
700ad09a: f1a3 0220    	sub.w	r2, r3, #0x20
700ad09e: 2101         	movs	r1, #0x1
700ad0a0: fa01 fc02    	lsl.w	r12, r1, r2
700ad0a4: f1c3 0020    	rsb.w	r0, r3, #0x20
700ad0a8: fa21 f000    	lsr.w	r0, r1, r0
700ad0ac: 2a00         	cmp	r2, #0x0
700ad0ae: bf58         	it	pl
700ad0b0: 4660         	movpl	r0, r12
700ad0b2: fa01 f103    	lsl.w	r1, r1, r3
700ad0b6: 2a00         	cmp	r2, #0x0
700ad0b8: bf58         	it	pl
700ad0ba: 2100         	movpl	r1, #0x0
700ad0bc: 9104         	str	r1, [sp, #0x10]
700ad0be: 9005         	str	r0, [sp, #0x14]
700ad0c0: 9903         	ldr	r1, [sp, #0xc]
700ad0c2: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700ad0c6: f8d1 108c    	ldr.w	r1, [r1, #0x8c]
700ad0ca: 9a04         	ldr	r2, [sp, #0x10]
700ad0cc: 9b05         	ldr	r3, [sp, #0x14]
700ad0ce: ea01 0103    	and.w	r1, r1, r3
700ad0d2: ea00 0002    	and.w	r0, r0, r2
700ad0d6: ea40 0001    	orr.w	r0, r0, r1
700ad0da: b990         	cbnz	r0, 0x700ad102 <Udma_rmAllocVintrBit+0xb2> @ imm = #0x24
700ad0dc: e7ff         	b	0x700ad0de <Udma_rmAllocVintrBit+0x8e> @ imm = #-0x2
700ad0de: f8dd c010    	ldr.w	r12, [sp, #0x10]
700ad0e2: 9b05         	ldr	r3, [sp, #0x14]
700ad0e4: 9903         	ldr	r1, [sp, #0xc]
700ad0e6: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700ad0ea: f8d1 208c    	ldr.w	r2, [r1, #0x8c]
700ad0ee: ea40 000c    	orr.w	r0, r0, r12
700ad0f2: 431a         	orrs	r2, r3
700ad0f4: f8c1 208c    	str.w	r2, [r1, #0x8c]
700ad0f8: f8c1 0088    	str.w	r0, [r1, #0x88]
700ad0fc: 9808         	ldr	r0, [sp, #0x20]
700ad0fe: 9007         	str	r0, [sp, #0x1c]
700ad100: e004         	b	0x700ad10c <Udma_rmAllocVintrBit+0xbc> @ imm = #0x8
700ad102: e7ff         	b	0x700ad104 <Udma_rmAllocVintrBit+0xb4> @ imm = #-0x2
700ad104: 9808         	ldr	r0, [sp, #0x20]
700ad106: 3001         	adds	r0, #0x1
700ad108: 9008         	str	r0, [sp, #0x20]
700ad10a: e7c1         	b	0x700ad090 <Udma_rmAllocVintrBit+0x40> @ imm = #-0x7e
700ad10c: 9801         	ldr	r0, [sp, #0x4]
700ad10e: f500 609f    	add.w	r0, r0, #0x4f8
700ad112: f006 f9bd    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x637a
700ad116: 9807         	ldr	r0, [sp, #0x1c]
700ad118: b00a         	add	sp, #0x28
700ad11a: bd80         	pop	{r7, pc}
700ad11c: 0000         	movs	r0, r0
700ad11e: 0000         	movs	r0, r0

700ad120 <CSL_bcdmaChanOpSetBurstSize>:
700ad120: b580         	push	{r7, lr}
700ad122: b088         	sub	sp, #0x20
700ad124: 9007         	str	r0, [sp, #0x1c]
700ad126: 9106         	str	r1, [sp, #0x18]
700ad128: 9205         	str	r2, [sp, #0x14]
700ad12a: 9304         	str	r3, [sp, #0x10]
700ad12c: 2000         	movs	r0, #0x0
700ad12e: 9003         	str	r0, [sp, #0xc]
700ad130: 9804         	ldr	r0, [sp, #0x10]
700ad132: b920         	cbnz	r0, 0x700ad13e <CSL_bcdmaChanOpSetBurstSize+0x1e> @ imm = #0x8
700ad134: e7ff         	b	0x700ad136 <CSL_bcdmaChanOpSetBurstSize+0x16> @ imm = #-0x2
700ad136: f06f 0001    	mvn	r0, #0x1
700ad13a: 9003         	str	r0, [sp, #0xc]
700ad13c: e052         	b	0x700ad1e4 <CSL_bcdmaChanOpSetBurstSize+0xc4> @ imm = #0xa4
700ad13e: 9804         	ldr	r0, [sp, #0x10]
700ad140: 6800         	ldr	r0, [r0]
700ad142: 9002         	str	r0, [sp, #0x8]
700ad144: 9806         	ldr	r0, [sp, #0x18]
700ad146: 9001         	str	r0, [sp, #0x4]
700ad148: b140         	cbz	r0, 0x700ad15c <CSL_bcdmaChanOpSetBurstSize+0x3c> @ imm = #0x10
700ad14a: e7ff         	b	0x700ad14c <CSL_bcdmaChanOpSetBurstSize+0x2c> @ imm = #-0x2
700ad14c: 9801         	ldr	r0, [sp, #0x4]
700ad14e: 2801         	cmp	r0, #0x1
700ad150: d019         	beq	0x700ad186 <CSL_bcdmaChanOpSetBurstSize+0x66> @ imm = #0x32
700ad152: e7ff         	b	0x700ad154 <CSL_bcdmaChanOpSetBurstSize+0x34> @ imm = #-0x2
700ad154: 9801         	ldr	r0, [sp, #0x4]
700ad156: 2802         	cmp	r0, #0x2
700ad158: d02a         	beq	0x700ad1b0 <CSL_bcdmaChanOpSetBurstSize+0x90> @ imm = #0x54
700ad15a: e03e         	b	0x700ad1da <CSL_bcdmaChanOpSetBurstSize+0xba> @ imm = #0x7c
700ad15c: 9802         	ldr	r0, [sp, #0x8]
700ad15e: 2803         	cmp	r0, #0x3
700ad160: d304         	blo	0x700ad16c <CSL_bcdmaChanOpSetBurstSize+0x4c> @ imm = #0x8
700ad162: e7ff         	b	0x700ad164 <CSL_bcdmaChanOpSetBurstSize+0x44> @ imm = #-0x2
700ad164: f06f 0002    	mvn	r0, #0x2
700ad168: 9003         	str	r0, [sp, #0xc]
700ad16a: e00b         	b	0x700ad184 <CSL_bcdmaChanOpSetBurstSize+0x64> @ imm = #0x16
700ad16c: 9807         	ldr	r0, [sp, #0x1c]
700ad16e: 6840         	ldr	r0, [r0, #0x4]
700ad170: 9905         	ldr	r1, [sp, #0x14]
700ad172: eb00 2001    	add.w	r0, r0, r1, lsl #8
700ad176: 9b02         	ldr	r3, [sp, #0x8]
700ad178: f44f 6140    	mov.w	r1, #0xc00
700ad17c: 220a         	movs	r2, #0xa
700ad17e: f006 fe07    	bl	0x700b3d90 <CSL_REG32_FINS_RAW> @ imm = #0x6c0e
700ad182: e7ff         	b	0x700ad184 <CSL_bcdmaChanOpSetBurstSize+0x64> @ imm = #-0x2
700ad184: e02d         	b	0x700ad1e2 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x5a
700ad186: 9802         	ldr	r0, [sp, #0x8]
700ad188: 2802         	cmp	r0, #0x2
700ad18a: d304         	blo	0x700ad196 <CSL_bcdmaChanOpSetBurstSize+0x76> @ imm = #0x8
700ad18c: e7ff         	b	0x700ad18e <CSL_bcdmaChanOpSetBurstSize+0x6e> @ imm = #-0x2
700ad18e: f06f 0002    	mvn	r0, #0x2
700ad192: 9003         	str	r0, [sp, #0xc]
700ad194: e00b         	b	0x700ad1ae <CSL_bcdmaChanOpSetBurstSize+0x8e> @ imm = #0x16
700ad196: 9807         	ldr	r0, [sp, #0x1c]
700ad198: 68c0         	ldr	r0, [r0, #0xc]
700ad19a: 9905         	ldr	r1, [sp, #0x14]
700ad19c: eb00 2001    	add.w	r0, r0, r1, lsl #8
700ad1a0: 9b02         	ldr	r3, [sp, #0x8]
700ad1a2: f44f 6140    	mov.w	r1, #0xc00
700ad1a6: 220a         	movs	r2, #0xa
700ad1a8: f006 fdf2    	bl	0x700b3d90 <CSL_REG32_FINS_RAW> @ imm = #0x6be4
700ad1ac: e7ff         	b	0x700ad1ae <CSL_bcdmaChanOpSetBurstSize+0x8e> @ imm = #-0x2
700ad1ae: e018         	b	0x700ad1e2 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x30
700ad1b0: 9802         	ldr	r0, [sp, #0x8]
700ad1b2: 2802         	cmp	r0, #0x2
700ad1b4: d304         	blo	0x700ad1c0 <CSL_bcdmaChanOpSetBurstSize+0xa0> @ imm = #0x8
700ad1b6: e7ff         	b	0x700ad1b8 <CSL_bcdmaChanOpSetBurstSize+0x98> @ imm = #-0x2
700ad1b8: f06f 0002    	mvn	r0, #0x2
700ad1bc: 9003         	str	r0, [sp, #0xc]
700ad1be: e00b         	b	0x700ad1d8 <CSL_bcdmaChanOpSetBurstSize+0xb8> @ imm = #0x16
700ad1c0: 9807         	ldr	r0, [sp, #0x1c]
700ad1c2: 6940         	ldr	r0, [r0, #0x14]
700ad1c4: 9905         	ldr	r1, [sp, #0x14]
700ad1c6: eb00 2001    	add.w	r0, r0, r1, lsl #8
700ad1ca: 9b02         	ldr	r3, [sp, #0x8]
700ad1cc: f44f 6140    	mov.w	r1, #0xc00
700ad1d0: 220a         	movs	r2, #0xa
700ad1d2: f006 fddd    	bl	0x700b3d90 <CSL_REG32_FINS_RAW> @ imm = #0x6bba
700ad1d6: e7ff         	b	0x700ad1d8 <CSL_bcdmaChanOpSetBurstSize+0xb8> @ imm = #-0x2
700ad1d8: e003         	b	0x700ad1e2 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x6
700ad1da: f06f 0001    	mvn	r0, #0x1
700ad1de: 9003         	str	r0, [sp, #0xc]
700ad1e0: e7ff         	b	0x700ad1e2 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #-0x2
700ad1e2: e7ff         	b	0x700ad1e4 <CSL_bcdmaChanOpSetBurstSize+0xc4> @ imm = #-0x2
700ad1e4: 9803         	ldr	r0, [sp, #0xc]
700ad1e6: b008         	add	sp, #0x20
700ad1e8: bd80         	pop	{r7, pc}
700ad1ea: 0000         	movs	r0, r0
700ad1ec: 0000         	movs	r0, r0
700ad1ee: 0000         	movs	r0, r0

700ad1f0 <Udma_ringCheckParams>:
700ad1f0: b580         	push	{r7, lr}
700ad1f2: b084         	sub	sp, #0x10
700ad1f4: 9003         	str	r0, [sp, #0xc]
700ad1f6: 9102         	str	r1, [sp, #0x8]
700ad1f8: 2000         	movs	r0, #0x0
700ad1fa: 9001         	str	r0, [sp, #0x4]
700ad1fc: 9802         	ldr	r0, [sp, #0x8]
700ad1fe: 6800         	ldr	r0, [r0]
700ad200: b920         	cbnz	r0, 0x700ad20c <Udma_ringCheckParams+0x1c> @ imm = #0x8
700ad202: e7ff         	b	0x700ad204 <Udma_ringCheckParams+0x14> @ imm = #-0x2
700ad204: f06f 0002    	mvn	r0, #0x2
700ad208: 9001         	str	r0, [sp, #0x4]
700ad20a: e009         	b	0x700ad220 <Udma_ringCheckParams+0x30> @ imm = #0x12
700ad20c: 9802         	ldr	r0, [sp, #0x8]
700ad20e: 7800         	ldrb	r0, [r0]
700ad210: 0640         	lsls	r0, r0, #0x19
700ad212: b120         	cbz	r0, 0x700ad21e <Udma_ringCheckParams+0x2e> @ imm = #0x8
700ad214: e7ff         	b	0x700ad216 <Udma_ringCheckParams+0x26> @ imm = #-0x2
700ad216: f06f 0002    	mvn	r0, #0x2
700ad21a: 9001         	str	r0, [sp, #0x4]
700ad21c: e7ff         	b	0x700ad21e <Udma_ringCheckParams+0x2e> @ imm = #-0x2
700ad21e: e7ff         	b	0x700ad220 <Udma_ringCheckParams+0x30> @ imm = #-0x2
700ad220: 9802         	ldr	r0, [sp, #0x8]
700ad222: 68c0         	ldr	r0, [r0, #0xc]
700ad224: b920         	cbnz	r0, 0x700ad230 <Udma_ringCheckParams+0x40> @ imm = #0x8
700ad226: e7ff         	b	0x700ad228 <Udma_ringCheckParams+0x38> @ imm = #-0x2
700ad228: f06f 0002    	mvn	r0, #0x2
700ad22c: 9001         	str	r0, [sp, #0x4]
700ad22e: e7ff         	b	0x700ad230 <Udma_ringCheckParams+0x40> @ imm = #-0x2
700ad230: 9803         	ldr	r0, [sp, #0xc]
700ad232: 6800         	ldr	r0, [r0]
700ad234: b148         	cbz	r0, 0x700ad24a <Udma_ringCheckParams+0x5a> @ imm = #0x12
700ad236: e7ff         	b	0x700ad238 <Udma_ringCheckParams+0x48> @ imm = #-0x2
700ad238: 9802         	ldr	r0, [sp, #0x8]
700ad23a: 7a00         	ldrb	r0, [r0, #0x8]
700ad23c: b120         	cbz	r0, 0x700ad248 <Udma_ringCheckParams+0x58> @ imm = #0x8
700ad23e: e7ff         	b	0x700ad240 <Udma_ringCheckParams+0x50> @ imm = #-0x2
700ad240: f06f 0002    	mvn	r0, #0x2
700ad244: 9001         	str	r0, [sp, #0x4]
700ad246: e7ff         	b	0x700ad248 <Udma_ringCheckParams+0x58> @ imm = #-0x2
700ad248: e7ff         	b	0x700ad24a <Udma_ringCheckParams+0x5a> @ imm = #-0x2
700ad24a: 9802         	ldr	r0, [sp, #0x8]
700ad24c: 6840         	ldr	r0, [r0, #0x4]
700ad24e: f64a 31cd    	movw	r1, #0xabcd
700ad252: f6ca 31dc    	movt	r1, #0xabdc
700ad256: 4288         	cmp	r0, r1
700ad258: d012         	beq	0x700ad280 <Udma_ringCheckParams+0x90> @ imm = #0x24
700ad25a: e7ff         	b	0x700ad25c <Udma_ringCheckParams+0x6c> @ imm = #-0x2
700ad25c: 9a02         	ldr	r2, [sp, #0x8]
700ad25e: 7a10         	ldrb	r0, [r2, #0x8]
700ad260: 68d1         	ldr	r1, [r2, #0xc]
700ad262: 7c12         	ldrb	r2, [r2, #0x10]
700ad264: f006 fa2c    	bl	0x700b36c0 <UdmaUtils_getRingMemSize> @ imm = #0x6458
700ad268: 9000         	str	r0, [sp]
700ad26a: 9802         	ldr	r0, [sp, #0x8]
700ad26c: 6840         	ldr	r0, [r0, #0x4]
700ad26e: 9900         	ldr	r1, [sp]
700ad270: 4288         	cmp	r0, r1
700ad272: d204         	bhs	0x700ad27e <Udma_ringCheckParams+0x8e> @ imm = #0x8
700ad274: e7ff         	b	0x700ad276 <Udma_ringCheckParams+0x86> @ imm = #-0x2
700ad276: f06f 0004    	mvn	r0, #0x4
700ad27a: 9001         	str	r0, [sp, #0x4]
700ad27c: e7ff         	b	0x700ad27e <Udma_ringCheckParams+0x8e> @ imm = #-0x2
700ad27e: e7ff         	b	0x700ad280 <Udma_ringCheckParams+0x90> @ imm = #-0x2
700ad280: 9802         	ldr	r0, [sp, #0x8]
700ad282: 7c40         	ldrb	r0, [r0, #0x11]
700ad284: 2810         	cmp	r0, #0x10
700ad286: d304         	blo	0x700ad292 <Udma_ringCheckParams+0xa2> @ imm = #0x8
700ad288: e7ff         	b	0x700ad28a <Udma_ringCheckParams+0x9a> @ imm = #-0x2
700ad28a: f06f 0002    	mvn	r0, #0x2
700ad28e: 9001         	str	r0, [sp, #0x4]
700ad290: e7ff         	b	0x700ad292 <Udma_ringCheckParams+0xa2> @ imm = #-0x2
700ad292: 9802         	ldr	r0, [sp, #0x8]
700ad294: 6940         	ldr	r0, [r0, #0x14]
700ad296: 2104         	movs	r1, #0x4
700ad298: f6cf 71ff    	movt	r1, #0xffff
700ad29c: 4288         	cmp	r0, r1
700ad29e: d009         	beq	0x700ad2b4 <Udma_ringCheckParams+0xc4> @ imm = #0x12
700ad2a0: e7ff         	b	0x700ad2a2 <Udma_ringCheckParams+0xb2> @ imm = #-0x2
700ad2a2: 9802         	ldr	r0, [sp, #0x8]
700ad2a4: 6940         	ldr	r0, [r0, #0x14]
700ad2a6: 2808         	cmp	r0, #0x8
700ad2a8: d304         	blo	0x700ad2b4 <Udma_ringCheckParams+0xc4> @ imm = #0x8
700ad2aa: e7ff         	b	0x700ad2ac <Udma_ringCheckParams+0xbc> @ imm = #-0x2
700ad2ac: f06f 0002    	mvn	r0, #0x2
700ad2b0: 9001         	str	r0, [sp, #0x4]
700ad2b2: e7ff         	b	0x700ad2b4 <Udma_ringCheckParams+0xc4> @ imm = #-0x2
700ad2b4: 9801         	ldr	r0, [sp, #0x4]
700ad2b6: b004         	add	sp, #0x10
700ad2b8: bd80         	pop	{r7, pc}
700ad2ba: 0000         	movs	r0, r0
700ad2bc: 0000         	movs	r0, r0
700ad2be: 0000         	movs	r0, r0

700ad2c0 <UART_lld_writeDma>:
700ad2c0: b580         	push	{r7, lr}
700ad2c2: b086         	sub	sp, #0x18
700ad2c4: 9005         	str	r0, [sp, #0x14]
700ad2c6: 9104         	str	r1, [sp, #0x10]
700ad2c8: 9203         	str	r2, [sp, #0xc]
700ad2ca: 9302         	str	r3, [sp, #0x8]
700ad2cc: 2000         	movs	r0, #0x0
700ad2ce: 9001         	str	r0, [sp, #0x4]
700ad2d0: 9805         	ldr	r0, [sp, #0x14]
700ad2d2: 2800         	cmp	r0, #0x0
700ad2d4: d051         	beq	0x700ad37a <UART_lld_writeDma+0xba> @ imm = #0xa2
700ad2d6: e7ff         	b	0x700ad2d8 <UART_lld_writeDma+0x18> @ imm = #-0x2
700ad2d8: 9805         	ldr	r0, [sp, #0x14]
700ad2da: 303c         	adds	r0, #0x3c
700ad2dc: 9000         	str	r0, [sp]
700ad2de: 9800         	ldr	r0, [sp]
700ad2e0: 6800         	ldr	r0, [r0]
700ad2e2: b138         	cbz	r0, 0x700ad2f4 <UART_lld_writeDma+0x34> @ imm = #0xe
700ad2e4: e7ff         	b	0x700ad2e6 <UART_lld_writeDma+0x26> @ imm = #-0x2
700ad2e6: 9900         	ldr	r1, [sp]
700ad2e8: 2009         	movs	r0, #0x9
700ad2ea: 60c8         	str	r0, [r1, #0xc]
700ad2ec: f04f 30ff    	mov.w	r0, #0xffffffff
700ad2f0: 9001         	str	r0, [sp, #0x4]
700ad2f2: e041         	b	0x700ad378 <UART_lld_writeDma+0xb8> @ imm = #0x82
700ad2f4: 9800         	ldr	r0, [sp]
700ad2f6: f007 f953    	bl	0x700b45a0 <UART_lld_Transaction_init> @ imm = #0x72a6
700ad2fa: 9802         	ldr	r0, [sp, #0x8]
700ad2fc: b128         	cbz	r0, 0x700ad30a <UART_lld_writeDma+0x4a> @ imm = #0xa
700ad2fe: e7ff         	b	0x700ad300 <UART_lld_writeDma+0x40> @ imm = #-0x2
700ad300: 9802         	ldr	r0, [sp, #0x8]
700ad302: 6800         	ldr	r0, [r0]
700ad304: 9900         	ldr	r1, [sp]
700ad306: 6108         	str	r0, [r1, #0x10]
700ad308: e003         	b	0x700ad312 <UART_lld_writeDma+0x52> @ imm = #0x6
700ad30a: 9900         	ldr	r1, [sp]
700ad30c: 2000         	movs	r0, #0x0
700ad30e: 6108         	str	r0, [r1, #0x10]
700ad310: e7ff         	b	0x700ad312 <UART_lld_writeDma+0x52> @ imm = #-0x2
700ad312: 9804         	ldr	r0, [sp, #0x10]
700ad314: 9900         	ldr	r1, [sp]
700ad316: 6008         	str	r0, [r1]
700ad318: 9803         	ldr	r0, [sp, #0xc]
700ad31a: 9900         	ldr	r1, [sp]
700ad31c: 6048         	str	r0, [r1, #0x4]
700ad31e: 9805         	ldr	r0, [sp, #0x14]
700ad320: 6d40         	ldr	r0, [r0, #0x54]
700ad322: 2801         	cmp	r0, #0x1
700ad324: d105         	bne	0x700ad332 <UART_lld_writeDma+0x72> @ imm = #0xa
700ad326: e7ff         	b	0x700ad328 <UART_lld_writeDma+0x68> @ imm = #-0x2
700ad328: 9800         	ldr	r0, [sp]
700ad32a: f006 fe51    	bl	0x700b3fd0 <UART_checkTransaction> @ imm = #0x6ca2
700ad32e: 9001         	str	r0, [sp, #0x4]
700ad330: e003         	b	0x700ad33a <UART_lld_writeDma+0x7a> @ imm = #0x6
700ad332: f06f 0003    	mvn	r0, #0x3
700ad336: 9001         	str	r0, [sp, #0x4]
700ad338: e7ff         	b	0x700ad33a <UART_lld_writeDma+0x7a> @ imm = #-0x2
700ad33a: 9801         	ldr	r0, [sp, #0x4]
700ad33c: b9d8         	cbnz	r0, 0x700ad376 <UART_lld_writeDma+0xb6> @ imm = #0x36
700ad33e: e7ff         	b	0x700ad340 <UART_lld_writeDma+0x80> @ imm = #-0x2
700ad340: 9800         	ldr	r0, [sp]
700ad342: 6800         	ldr	r0, [r0]
700ad344: 9905         	ldr	r1, [sp, #0x14]
700ad346: 6088         	str	r0, [r1, #0x8]
700ad348: 9800         	ldr	r0, [sp]
700ad34a: 6880         	ldr	r0, [r0, #0x8]
700ad34c: 9905         	ldr	r1, [sp, #0x14]
700ad34e: 6448         	str	r0, [r1, #0x44]
700ad350: 9905         	ldr	r1, [sp, #0x14]
700ad352: 2000         	movs	r0, #0x0
700ad354: 60c8         	str	r0, [r1, #0xc]
700ad356: 9800         	ldr	r0, [sp]
700ad358: 6840         	ldr	r0, [r0, #0x4]
700ad35a: 9905         	ldr	r1, [sp, #0x14]
700ad35c: 6108         	str	r0, [r1, #0x10]
700ad35e: 9905         	ldr	r1, [sp, #0x14]
700ad360: 2002         	movs	r0, #0x2
700ad362: 6548         	str	r0, [r1, #0x54]
700ad364: 9805         	ldr	r0, [sp, #0x14]
700ad366: 9900         	ldr	r1, [sp]
700ad368: f007 f932    	bl	0x700b45d0 <UART_lld_dmaWrite> @ imm = #0x7264
700ad36c: 9001         	str	r0, [sp, #0x4]
700ad36e: 9905         	ldr	r1, [sp, #0x14]
700ad370: 2001         	movs	r0, #0x1
700ad372: 6548         	str	r0, [r1, #0x54]
700ad374: e7ff         	b	0x700ad376 <UART_lld_writeDma+0xb6> @ imm = #-0x2
700ad376: e7ff         	b	0x700ad378 <UART_lld_writeDma+0xb8> @ imm = #-0x2
700ad378: e003         	b	0x700ad382 <UART_lld_writeDma+0xc2> @ imm = #0x6
700ad37a: f06f 0002    	mvn	r0, #0x2
700ad37e: 9001         	str	r0, [sp, #0x4]
700ad380: e7ff         	b	0x700ad382 <UART_lld_writeDma+0xc2> @ imm = #-0x2
700ad382: 9801         	ldr	r0, [sp, #0x4]
700ad384: b006         	add	sp, #0x18
700ad386: bd80         	pop	{r7, pc}
		...

700ad390 <UART_udmaHpdInit>:
700ad390: b580         	push	{r7, lr}
700ad392: b08a         	sub	sp, #0x28
700ad394: 9009         	str	r0, [sp, #0x24]
700ad396: 9108         	str	r1, [sp, #0x20]
700ad398: 9207         	str	r2, [sp, #0x1c]
700ad39a: 9306         	str	r3, [sp, #0x18]
700ad39c: 9808         	ldr	r0, [sp, #0x20]
700ad39e: 9005         	str	r0, [sp, #0x14]
700ad3a0: 2001         	movs	r0, #0x1
700ad3a2: 9004         	str	r0, [sp, #0x10]
700ad3a4: 9805         	ldr	r0, [sp, #0x14]
700ad3a6: 9904         	ldr	r1, [sp, #0x10]
700ad3a8: f007 fc9a    	bl	0x700b4ce0 <CSL_udmapCppi5SetDescType> @ imm = #0x7934
700ad3ac: 9805         	ldr	r0, [sp, #0x14]
700ad3ae: 2100         	movs	r1, #0x0
700ad3b0: 9102         	str	r1, [sp, #0x8]
700ad3b2: f007 facd    	bl	0x700b4950 <CSL_udmapCppi5SetEpiDataPresent> @ imm = #0x759a
700ad3b6: 9902         	ldr	r1, [sp, #0x8]
700ad3b8: 9805         	ldr	r0, [sp, #0x14]
700ad3ba: f007 fda9    	bl	0x700b4f10 <CSL_udmapCppi5SetPsDataLoc> @ imm = #0x7b52
700ad3be: 9902         	ldr	r1, [sp, #0x8]
700ad3c0: 9805         	ldr	r0, [sp, #0x14]
700ad3c2: f007 fcbd    	bl	0x700b4d40 <CSL_udmapCppi5SetPsDataLen> @ imm = #0x797a
700ad3c6: 9805         	ldr	r0, [sp, #0x14]
700ad3c8: 9904         	ldr	r1, [sp, #0x10]
700ad3ca: 9a06         	ldr	r2, [sp, #0x18]
700ad3cc: f006 f900    	bl	0x700b35d0 <CSL_udmapCppi5SetPktLen> @ imm = #0x6200
700ad3d0: 9902         	ldr	r1, [sp, #0x8]
700ad3d2: 9805         	ldr	r0, [sp, #0x14]
700ad3d4: f007 fcc4    	bl	0x700b4d60 <CSL_udmapCppi5SetPsFlags> @ imm = #0x7988
700ad3d8: 9805         	ldr	r0, [sp, #0x14]
700ad3da: 9904         	ldr	r1, [sp, #0x10]
700ad3dc: f240 3221    	movw	r2, #0x321
700ad3e0: f643 73ff    	movw	r3, #0x3fff
700ad3e4: f004 fab4    	bl	0x700b1950 <CSL_udmapCppi5SetIds> @ imm = #0x4568
700ad3e8: 9902         	ldr	r1, [sp, #0x8]
700ad3ea: 9805         	ldr	r0, [sp, #0x14]
700ad3ec: f007 fe30    	bl	0x700b5050 <CSL_udmapCppi5SetSrcTag> @ imm = #0x7c60
700ad3f0: 9902         	ldr	r1, [sp, #0x8]
700ad3f2: 9805         	ldr	r0, [sp, #0x14]
700ad3f4: f007 fecc    	bl	0x700b5190 <CSL_udmapCppi5SetDstTag> @ imm = #0x7d98
700ad3f8: 9809         	ldr	r0, [sp, #0x24]
700ad3fa: 9908         	ldr	r1, [sp, #0x20]
700ad3fc: f007 f978    	bl	0x700b46f0 <UART_udmapSetReturnPolicy> @ imm = #0x72f0
700ad400: 9b02         	ldr	r3, [sp, #0x8]
700ad402: 9805         	ldr	r0, [sp, #0x14]
700ad404: 461a         	mov	r2, r3
700ad406: f007 fd43    	bl	0x700b4e90 <CSL_udmapCppi5LinkDesc> @ imm = #0x7a86
700ad40a: 9a02         	ldr	r2, [sp, #0x8]
700ad40c: 9805         	ldr	r0, [sp, #0x14]
700ad40e: 9001         	str	r0, [sp, #0x4]
700ad410: 9807         	ldr	r0, [sp, #0x1c]
700ad412: 4611         	mov	r1, r2
700ad414: f007 fdfc    	bl	0x700b5010 <Udma_defaultVirtToPhyFxn> @ imm = #0x7bf8
700ad418: 4602         	mov	r2, r0
700ad41a: 9801         	ldr	r0, [sp, #0x4]
700ad41c: 460b         	mov	r3, r1
700ad41e: f007 fd47    	bl	0x700b4eb0 <CSL_udmapCppi5SetBufferAddr> @ imm = #0x7a8e
700ad422: 9805         	ldr	r0, [sp, #0x14]
700ad424: 9906         	ldr	r1, [sp, #0x18]
700ad426: f007 fd53    	bl	0x700b4ed0 <CSL_udmapCppi5SetBufferLen> @ imm = #0x7aa6
700ad42a: 9a02         	ldr	r2, [sp, #0x8]
700ad42c: 9805         	ldr	r0, [sp, #0x14]
700ad42e: 9003         	str	r0, [sp, #0xc]
700ad430: 9807         	ldr	r0, [sp, #0x1c]
700ad432: 4611         	mov	r1, r2
700ad434: f007 fdec    	bl	0x700b5010 <Udma_defaultVirtToPhyFxn> @ imm = #0x7bd8
700ad438: 4602         	mov	r2, r0
700ad43a: 9803         	ldr	r0, [sp, #0xc]
700ad43c: 460b         	mov	r3, r1
700ad43e: f007 fd57    	bl	0x700b4ef0 <CSL_udmapCppi5SetOrgBufferAddr> @ imm = #0x7aae
700ad442: 9805         	ldr	r0, [sp, #0x14]
700ad444: 9906         	ldr	r1, [sp, #0x18]
700ad446: f007 feab    	bl	0x700b51a0 <CSL_udmapCppi5SetOrgBufferLen> @ imm = #0x7d56
700ad44a: 9808         	ldr	r0, [sp, #0x20]
700ad44c: 2130         	movs	r1, #0x30
700ad44e: 220a         	movs	r2, #0xa
700ad450: f008 ef50    	blx	0x700b62f4 <CacheP_wb>  @ imm = #0x8ea0
700ad454: b00a         	add	sp, #0x28
700ad456: bd80         	pop	{r7, pc}
		...

700ad460 <Udma_eventCheckUnRegister>:
700ad460: b580         	push	{r7, lr}
700ad462: b088         	sub	sp, #0x20
700ad464: 9007         	str	r0, [sp, #0x1c]
700ad466: 9106         	str	r1, [sp, #0x18]
700ad468: 2000         	movs	r0, #0x0
700ad46a: 9005         	str	r0, [sp, #0x14]
700ad46c: 9806         	ldr	r0, [sp, #0x18]
700ad46e: 3008         	adds	r0, #0x8
700ad470: 9004         	str	r0, [sp, #0x10]
700ad472: 9806         	ldr	r0, [sp, #0x18]
700ad474: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700ad478: f64a 31cd    	movw	r1, #0xabcd
700ad47c: f6ca 31dc    	movt	r1, #0xabdc
700ad480: 4288         	cmp	r0, r1
700ad482: d004         	beq	0x700ad48e <Udma_eventCheckUnRegister+0x2e> @ imm = #0x8
700ad484: e7ff         	b	0x700ad486 <Udma_eventCheckUnRegister+0x26> @ imm = #-0x2
700ad486: f04f 30ff    	mov.w	r0, #0xffffffff
700ad48a: 9005         	str	r0, [sp, #0x14]
700ad48c: e7ff         	b	0x700ad48e <Udma_eventCheckUnRegister+0x2e> @ imm = #-0x2
700ad48e: 9805         	ldr	r0, [sp, #0x14]
700ad490: b968         	cbnz	r0, 0x700ad4ae <Udma_eventCheckUnRegister+0x4e> @ imm = #0x1a
700ad492: e7ff         	b	0x700ad494 <Udma_eventCheckUnRegister+0x34> @ imm = #-0x2
700ad494: 9804         	ldr	r0, [sp, #0x10]
700ad496: 6900         	ldr	r0, [r0, #0x10]
700ad498: b940         	cbnz	r0, 0x700ad4ac <Udma_eventCheckUnRegister+0x4c> @ imm = #0x10
700ad49a: e7ff         	b	0x700ad49c <Udma_eventCheckUnRegister+0x3c> @ imm = #-0x2
700ad49c: 9806         	ldr	r0, [sp, #0x18]
700ad49e: 6dc0         	ldr	r0, [r0, #0x5c]
700ad4a0: b120         	cbz	r0, 0x700ad4ac <Udma_eventCheckUnRegister+0x4c> @ imm = #0x8
700ad4a2: e7ff         	b	0x700ad4a4 <Udma_eventCheckUnRegister+0x44> @ imm = #-0x2
700ad4a4: f04f 30ff    	mov.w	r0, #0xffffffff
700ad4a8: 9005         	str	r0, [sp, #0x14]
700ad4aa: e7ff         	b	0x700ad4ac <Udma_eventCheckUnRegister+0x4c> @ imm = #-0x2
700ad4ac: e7ff         	b	0x700ad4ae <Udma_eventCheckUnRegister+0x4e> @ imm = #-0x2
700ad4ae: 9805         	ldr	r0, [sp, #0x14]
700ad4b0: bbb8         	cbnz	r0, 0x700ad522 <Udma_eventCheckUnRegister+0xc2> @ imm = #0x6e
700ad4b2: e7ff         	b	0x700ad4b4 <Udma_eventCheckUnRegister+0x54> @ imm = #-0x2
700ad4b4: 9804         	ldr	r0, [sp, #0x10]
700ad4b6: 6800         	ldr	r0, [r0]
700ad4b8: 2801         	cmp	r0, #0x1
700ad4ba: d00a         	beq	0x700ad4d2 <Udma_eventCheckUnRegister+0x72> @ imm = #0x14
700ad4bc: e7ff         	b	0x700ad4be <Udma_eventCheckUnRegister+0x5e> @ imm = #-0x2
700ad4be: 9804         	ldr	r0, [sp, #0x10]
700ad4c0: 6800         	ldr	r0, [r0]
700ad4c2: 2806         	cmp	r0, #0x6
700ad4c4: d005         	beq	0x700ad4d2 <Udma_eventCheckUnRegister+0x72> @ imm = #0xa
700ad4c6: e7ff         	b	0x700ad4c8 <Udma_eventCheckUnRegister+0x68> @ imm = #-0x2
700ad4c8: 9804         	ldr	r0, [sp, #0x10]
700ad4ca: 6800         	ldr	r0, [r0]
700ad4cc: 2804         	cmp	r0, #0x4
700ad4ce: d127         	bne	0x700ad520 <Udma_eventCheckUnRegister+0xc0> @ imm = #0x4e
700ad4d0: e7ff         	b	0x700ad4d2 <Udma_eventCheckUnRegister+0x72> @ imm = #-0x2
700ad4d2: 9804         	ldr	r0, [sp, #0x10]
700ad4d4: 6800         	ldr	r0, [r0]
700ad4d6: 2801         	cmp	r0, #0x1
700ad4d8: d005         	beq	0x700ad4e6 <Udma_eventCheckUnRegister+0x86> @ imm = #0xa
700ad4da: e7ff         	b	0x700ad4dc <Udma_eventCheckUnRegister+0x7c> @ imm = #-0x2
700ad4dc: 9804         	ldr	r0, [sp, #0x10]
700ad4de: 6800         	ldr	r0, [r0]
700ad4e0: 2806         	cmp	r0, #0x6
700ad4e2: d106         	bne	0x700ad4f2 <Udma_eventCheckUnRegister+0x92> @ imm = #0xc
700ad4e4: e7ff         	b	0x700ad4e6 <Udma_eventCheckUnRegister+0x86> @ imm = #-0x2
700ad4e6: 9804         	ldr	r0, [sp, #0x10]
700ad4e8: 6880         	ldr	r0, [r0, #0x8]
700ad4ea: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700ad4ee: 9003         	str	r0, [sp, #0xc]
700ad4f0: e003         	b	0x700ad4fa <Udma_eventCheckUnRegister+0x9a> @ imm = #0x6
700ad4f2: 9804         	ldr	r0, [sp, #0x10]
700ad4f4: 68c0         	ldr	r0, [r0, #0xc]
700ad4f6: 9003         	str	r0, [sp, #0xc]
700ad4f8: e7ff         	b	0x700ad4fa <Udma_eventCheckUnRegister+0x9a> @ imm = #-0x2
700ad4fa: 9803         	ldr	r0, [sp, #0xc]
700ad4fc: f007 f910    	bl	0x700b4720 <Udma_ringGetForwardRingOcc> @ imm = #0x7220
700ad500: 9002         	str	r0, [sp, #0x8]
700ad502: 9803         	ldr	r0, [sp, #0xc]
700ad504: f007 f924    	bl	0x700b4750 <Udma_ringGetReverseRingOcc> @ imm = #0x7248
700ad508: 9001         	str	r0, [sp, #0x4]
700ad50a: 9802         	ldr	r0, [sp, #0x8]
700ad50c: b918         	cbnz	r0, 0x700ad516 <Udma_eventCheckUnRegister+0xb6> @ imm = #0x6
700ad50e: e7ff         	b	0x700ad510 <Udma_eventCheckUnRegister+0xb0> @ imm = #-0x2
700ad510: 9801         	ldr	r0, [sp, #0x4]
700ad512: b120         	cbz	r0, 0x700ad51e <Udma_eventCheckUnRegister+0xbe> @ imm = #0x8
700ad514: e7ff         	b	0x700ad516 <Udma_eventCheckUnRegister+0xb6> @ imm = #-0x2
700ad516: f04f 30ff    	mov.w	r0, #0xffffffff
700ad51a: 9005         	str	r0, [sp, #0x14]
700ad51c: e7ff         	b	0x700ad51e <Udma_eventCheckUnRegister+0xbe> @ imm = #-0x2
700ad51e: e7ff         	b	0x700ad520 <Udma_eventCheckUnRegister+0xc0> @ imm = #-0x2
700ad520: e7ff         	b	0x700ad522 <Udma_eventCheckUnRegister+0xc2> @ imm = #-0x2
700ad522: 9805         	ldr	r0, [sp, #0x14]
700ad524: b008         	add	sp, #0x20
700ad526: bd80         	pop	{r7, pc}
		...

700ad530 <Udma_ringFree>:
700ad530: b580         	push	{r7, lr}
700ad532: b086         	sub	sp, #0x18
700ad534: 9005         	str	r0, [sp, #0x14]
700ad536: 2000         	movs	r0, #0x0
700ad538: 9004         	str	r0, [sp, #0x10]
700ad53a: 9805         	ldr	r0, [sp, #0x14]
700ad53c: 9002         	str	r0, [sp, #0x8]
700ad53e: 9802         	ldr	r0, [sp, #0x8]
700ad540: b920         	cbnz	r0, 0x700ad54c <Udma_ringFree+0x1c> @ imm = #0x8
700ad542: e7ff         	b	0x700ad544 <Udma_ringFree+0x14> @ imm = #-0x2
700ad544: f06f 0001    	mvn	r0, #0x1
700ad548: 9004         	str	r0, [sp, #0x10]
700ad54a: e7ff         	b	0x700ad54c <Udma_ringFree+0x1c> @ imm = #-0x2
700ad54c: 9804         	ldr	r0, [sp, #0x10]
700ad54e: b970         	cbnz	r0, 0x700ad56e <Udma_ringFree+0x3e> @ imm = #0x1c
700ad550: e7ff         	b	0x700ad552 <Udma_ringFree+0x22> @ imm = #-0x2
700ad552: 9802         	ldr	r0, [sp, #0x8]
700ad554: 6d80         	ldr	r0, [r0, #0x58]
700ad556: f64a 31cd    	movw	r1, #0xabcd
700ad55a: f6ca 31dc    	movt	r1, #0xabdc
700ad55e: 4288         	cmp	r0, r1
700ad560: d004         	beq	0x700ad56c <Udma_ringFree+0x3c> @ imm = #0x8
700ad562: e7ff         	b	0x700ad564 <Udma_ringFree+0x34> @ imm = #-0x2
700ad564: f04f 30ff    	mov.w	r0, #0xffffffff
700ad568: 9004         	str	r0, [sp, #0x10]
700ad56a: e7ff         	b	0x700ad56c <Udma_ringFree+0x3c> @ imm = #-0x2
700ad56c: e7ff         	b	0x700ad56e <Udma_ringFree+0x3e> @ imm = #-0x2
700ad56e: 9804         	ldr	r0, [sp, #0x10]
700ad570: b9a8         	cbnz	r0, 0x700ad59e <Udma_ringFree+0x6e> @ imm = #0x2a
700ad572: e7ff         	b	0x700ad574 <Udma_ringFree+0x44> @ imm = #-0x2
700ad574: 9802         	ldr	r0, [sp, #0x8]
700ad576: 6800         	ldr	r0, [r0]
700ad578: 9003         	str	r0, [sp, #0xc]
700ad57a: 9803         	ldr	r0, [sp, #0xc]
700ad57c: b150         	cbz	r0, 0x700ad594 <Udma_ringFree+0x64> @ imm = #0x14
700ad57e: e7ff         	b	0x700ad580 <Udma_ringFree+0x50> @ imm = #-0x2
700ad580: 9803         	ldr	r0, [sp, #0xc]
700ad582: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ad586: f64a 31cd    	movw	r1, #0xabcd
700ad58a: f6ca 31dc    	movt	r1, #0xabdc
700ad58e: 4288         	cmp	r0, r1
700ad590: d004         	beq	0x700ad59c <Udma_ringFree+0x6c> @ imm = #0x8
700ad592: e7ff         	b	0x700ad594 <Udma_ringFree+0x64> @ imm = #-0x2
700ad594: f04f 30ff    	mov.w	r0, #0xffffffff
700ad598: 9004         	str	r0, [sp, #0x10]
700ad59a: e7ff         	b	0x700ad59c <Udma_ringFree+0x6c> @ imm = #-0x2
700ad59c: e7ff         	b	0x700ad59e <Udma_ringFree+0x6e> @ imm = #-0x2
700ad59e: 9804         	ldr	r0, [sp, #0x10]
700ad5a0: bb38         	cbnz	r0, 0x700ad5f2 <Udma_ringFree+0xc2> @ imm = #0x4e
700ad5a2: e7ff         	b	0x700ad5a4 <Udma_ringFree+0x74> @ imm = #-0x2
700ad5a4: 9802         	ldr	r0, [sp, #0x8]
700ad5a6: 6dc0         	ldr	r0, [r0, #0x5c]
700ad5a8: 2104         	movs	r1, #0x4
700ad5aa: f6cf 71ff    	movt	r1, #0xffff
700ad5ae: 4288         	cmp	r0, r1
700ad5b0: d106         	bne	0x700ad5c0 <Udma_ringFree+0x90> @ imm = #0xc
700ad5b2: e7ff         	b	0x700ad5b4 <Udma_ringFree+0x84> @ imm = #-0x2
700ad5b4: 9802         	ldr	r0, [sp, #0x8]
700ad5b6: 8880         	ldrh	r0, [r0, #0x4]
700ad5b8: 9903         	ldr	r1, [sp, #0xc]
700ad5ba: f007 fe81    	bl	0x700b52c0 <Udma_rmFreeFreeRing> @ imm = #0x7d02
700ad5be: e007         	b	0x700ad5d0 <Udma_ringFree+0xa0> @ imm = #0xe
700ad5c0: 9b02         	ldr	r3, [sp, #0x8]
700ad5c2: 8898         	ldrh	r0, [r3, #0x4]
700ad5c4: 9903         	ldr	r1, [sp, #0xc]
700ad5c6: 6dda         	ldr	r2, [r3, #0x5c]
700ad5c8: 6e1b         	ldr	r3, [r3, #0x60]
700ad5ca: f002 fb99    	bl	0x700afd00 <Udma_rmFreeMappedRing> @ imm = #0x2732
700ad5ce: e7ff         	b	0x700ad5d0 <Udma_ringFree+0xa0> @ imm = #-0x2
700ad5d0: 9902         	ldr	r1, [sp, #0x8]
700ad5d2: f64f 70ff    	movw	r0, #0xffff
700ad5d6: 8088         	strh	r0, [r1, #0x4]
700ad5d8: 9902         	ldr	r1, [sp, #0x8]
700ad5da: 2000         	movs	r0, #0x0
700ad5dc: 9001         	str	r0, [sp, #0x4]
700ad5de: 6588         	str	r0, [r1, #0x58]
700ad5e0: 9803         	ldr	r0, [sp, #0xc]
700ad5e2: f8d0 15c8    	ldr.w	r1, [r0, #0x5c8]
700ad5e6: 9802         	ldr	r0, [sp, #0x8]
700ad5e8: 4788         	blx	r1
700ad5ea: 9801         	ldr	r0, [sp, #0x4]
700ad5ec: 9902         	ldr	r1, [sp, #0x8]
700ad5ee: 6008         	str	r0, [r1]
700ad5f0: e7ff         	b	0x700ad5f2 <Udma_ringFree+0xc2> @ imm = #-0x2
700ad5f2: 9804         	ldr	r0, [sp, #0x10]
700ad5f4: b006         	add	sp, #0x18
700ad5f6: bd80         	pop	{r7, pc}
		...

700ad600 <UART_lld_writeIntr>:
700ad600: b580         	push	{r7, lr}
700ad602: b086         	sub	sp, #0x18
700ad604: 9005         	str	r0, [sp, #0x14]
700ad606: 9104         	str	r1, [sp, #0x10]
700ad608: 9203         	str	r2, [sp, #0xc]
700ad60a: 9302         	str	r3, [sp, #0x8]
700ad60c: 2000         	movs	r0, #0x0
700ad60e: 9001         	str	r0, [sp, #0x4]
700ad610: 9805         	ldr	r0, [sp, #0x14]
700ad612: 2800         	cmp	r0, #0x0
700ad614: d050         	beq	0x700ad6b8 <UART_lld_writeIntr+0xb8> @ imm = #0xa0
700ad616: e7ff         	b	0x700ad618 <UART_lld_writeIntr+0x18> @ imm = #-0x2
700ad618: 9805         	ldr	r0, [sp, #0x14]
700ad61a: 303c         	adds	r0, #0x3c
700ad61c: 9000         	str	r0, [sp]
700ad61e: 9800         	ldr	r0, [sp]
700ad620: 6800         	ldr	r0, [r0]
700ad622: b138         	cbz	r0, 0x700ad634 <UART_lld_writeIntr+0x34> @ imm = #0xe
700ad624: e7ff         	b	0x700ad626 <UART_lld_writeIntr+0x26> @ imm = #-0x2
700ad626: 9900         	ldr	r1, [sp]
700ad628: 2009         	movs	r0, #0x9
700ad62a: 60c8         	str	r0, [r1, #0xc]
700ad62c: f04f 30ff    	mov.w	r0, #0xffffffff
700ad630: 9001         	str	r0, [sp, #0x4]
700ad632: e040         	b	0x700ad6b6 <UART_lld_writeIntr+0xb6> @ imm = #0x80
700ad634: 9800         	ldr	r0, [sp]
700ad636: f006 ffb3    	bl	0x700b45a0 <UART_lld_Transaction_init> @ imm = #0x6f66
700ad63a: 9802         	ldr	r0, [sp, #0x8]
700ad63c: b128         	cbz	r0, 0x700ad64a <UART_lld_writeIntr+0x4a> @ imm = #0xa
700ad63e: e7ff         	b	0x700ad640 <UART_lld_writeIntr+0x40> @ imm = #-0x2
700ad640: 9802         	ldr	r0, [sp, #0x8]
700ad642: 6800         	ldr	r0, [r0]
700ad644: 9900         	ldr	r1, [sp]
700ad646: 6108         	str	r0, [r1, #0x10]
700ad648: e003         	b	0x700ad652 <UART_lld_writeIntr+0x52> @ imm = #0x6
700ad64a: 9900         	ldr	r1, [sp]
700ad64c: 2000         	movs	r0, #0x0
700ad64e: 6108         	str	r0, [r1, #0x10]
700ad650: e7ff         	b	0x700ad652 <UART_lld_writeIntr+0x52> @ imm = #-0x2
700ad652: 9804         	ldr	r0, [sp, #0x10]
700ad654: 9900         	ldr	r1, [sp]
700ad656: 6008         	str	r0, [r1]
700ad658: 9803         	ldr	r0, [sp, #0xc]
700ad65a: 9900         	ldr	r1, [sp]
700ad65c: 6048         	str	r0, [r1, #0x4]
700ad65e: 9805         	ldr	r0, [sp, #0x14]
700ad660: 6d40         	ldr	r0, [r0, #0x54]
700ad662: 2801         	cmp	r0, #0x1
700ad664: d105         	bne	0x700ad672 <UART_lld_writeIntr+0x72> @ imm = #0xa
700ad666: e7ff         	b	0x700ad668 <UART_lld_writeIntr+0x68> @ imm = #-0x2
700ad668: 9800         	ldr	r0, [sp]
700ad66a: f006 fcb1    	bl	0x700b3fd0 <UART_checkTransaction> @ imm = #0x6962
700ad66e: 9001         	str	r0, [sp, #0x4]
700ad670: e003         	b	0x700ad67a <UART_lld_writeIntr+0x7a> @ imm = #0x6
700ad672: f06f 0003    	mvn	r0, #0x3
700ad676: 9001         	str	r0, [sp, #0x4]
700ad678: e7ff         	b	0x700ad67a <UART_lld_writeIntr+0x7a> @ imm = #-0x2
700ad67a: 9801         	ldr	r0, [sp, #0x4]
700ad67c: b9d0         	cbnz	r0, 0x700ad6b4 <UART_lld_writeIntr+0xb4> @ imm = #0x34
700ad67e: e7ff         	b	0x700ad680 <UART_lld_writeIntr+0x80> @ imm = #-0x2
700ad680: 9800         	ldr	r0, [sp]
700ad682: 6800         	ldr	r0, [r0]
700ad684: 9905         	ldr	r1, [sp, #0x14]
700ad686: 6088         	str	r0, [r1, #0x8]
700ad688: 9800         	ldr	r0, [sp]
700ad68a: 6880         	ldr	r0, [r0, #0x8]
700ad68c: 9905         	ldr	r1, [sp, #0x14]
700ad68e: 6448         	str	r0, [r1, #0x44]
700ad690: 9905         	ldr	r1, [sp, #0x14]
700ad692: 2000         	movs	r0, #0x0
700ad694: 60c8         	str	r0, [r1, #0xc]
700ad696: 9800         	ldr	r0, [sp]
700ad698: 6840         	ldr	r0, [r0, #0x4]
700ad69a: 9905         	ldr	r1, [sp, #0x14]
700ad69c: 6108         	str	r0, [r1, #0x10]
700ad69e: 9905         	ldr	r1, [sp, #0x14]
700ad6a0: 2002         	movs	r0, #0x2
700ad6a2: 6548         	str	r0, [r1, #0x54]
700ad6a4: 9805         	ldr	r0, [sp, #0x14]
700ad6a6: f007 faab    	bl	0x700b4c00 <UART_writeInterrupt> @ imm = #0x7556
700ad6aa: 9001         	str	r0, [sp, #0x4]
700ad6ac: 9905         	ldr	r1, [sp, #0x14]
700ad6ae: 2001         	movs	r0, #0x1
700ad6b0: 6548         	str	r0, [r1, #0x54]
700ad6b2: e7ff         	b	0x700ad6b4 <UART_lld_writeIntr+0xb4> @ imm = #-0x2
700ad6b4: e7ff         	b	0x700ad6b6 <UART_lld_writeIntr+0xb6> @ imm = #-0x2
700ad6b6: e003         	b	0x700ad6c0 <UART_lld_writeIntr+0xc0> @ imm = #0x6
700ad6b8: f06f 0002    	mvn	r0, #0x2
700ad6bc: 9001         	str	r0, [sp, #0x4]
700ad6be: e7ff         	b	0x700ad6c0 <UART_lld_writeIntr+0xc0> @ imm = #-0x2
700ad6c0: 9801         	ldr	r0, [sp, #0x4]
700ad6c2: b006         	add	sp, #0x18
700ad6c4: bd80         	pop	{r7, pc}
		...
700ad6ce: 0000         	movs	r0, r0

700ad6d0 <Udma_eventUnRegister>:
700ad6d0: b580         	push	{r7, lr}
700ad6d2: b084         	sub	sp, #0x10
700ad6d4: 9003         	str	r0, [sp, #0xc]
700ad6d6: 2000         	movs	r0, #0x0
700ad6d8: 9002         	str	r0, [sp, #0x8]
700ad6da: 9803         	ldr	r0, [sp, #0xc]
700ad6dc: b920         	cbnz	r0, 0x700ad6e8 <Udma_eventUnRegister+0x18> @ imm = #0x8
700ad6de: e7ff         	b	0x700ad6e0 <Udma_eventUnRegister+0x10> @ imm = #-0x2
700ad6e0: f06f 0001    	mvn	r0, #0x1
700ad6e4: 9002         	str	r0, [sp, #0x8]
700ad6e6: e7ff         	b	0x700ad6e8 <Udma_eventUnRegister+0x18> @ imm = #-0x2
700ad6e8: 9802         	ldr	r0, [sp, #0x8]
700ad6ea: b9b8         	cbnz	r0, 0x700ad71c <Udma_eventUnRegister+0x4c> @ imm = #0x2e
700ad6ec: e7ff         	b	0x700ad6ee <Udma_eventUnRegister+0x1e> @ imm = #-0x2
700ad6ee: 9803         	ldr	r0, [sp, #0xc]
700ad6f0: 9000         	str	r0, [sp]
700ad6f2: 9800         	ldr	r0, [sp]
700ad6f4: 6800         	ldr	r0, [r0]
700ad6f6: 9001         	str	r0, [sp, #0x4]
700ad6f8: 9801         	ldr	r0, [sp, #0x4]
700ad6fa: b150         	cbz	r0, 0x700ad712 <Udma_eventUnRegister+0x42> @ imm = #0x14
700ad6fc: e7ff         	b	0x700ad6fe <Udma_eventUnRegister+0x2e> @ imm = #-0x2
700ad6fe: 9801         	ldr	r0, [sp, #0x4]
700ad700: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ad704: f64a 31cd    	movw	r1, #0xabcd
700ad708: f6ca 31dc    	movt	r1, #0xabdc
700ad70c: 4288         	cmp	r0, r1
700ad70e: d004         	beq	0x700ad71a <Udma_eventUnRegister+0x4a> @ imm = #0x8
700ad710: e7ff         	b	0x700ad712 <Udma_eventUnRegister+0x42> @ imm = #-0x2
700ad712: f04f 30ff    	mov.w	r0, #0xffffffff
700ad716: 9002         	str	r0, [sp, #0x8]
700ad718: e7ff         	b	0x700ad71a <Udma_eventUnRegister+0x4a> @ imm = #-0x2
700ad71a: e7ff         	b	0x700ad71c <Udma_eventUnRegister+0x4c> @ imm = #-0x2
700ad71c: 9802         	ldr	r0, [sp, #0x8]
700ad71e: bbb8         	cbnz	r0, 0x700ad790 <Udma_eventUnRegister+0xc0> @ imm = #0x6e
700ad720: e7ff         	b	0x700ad722 <Udma_eventUnRegister+0x52> @ imm = #-0x2
700ad722: 9801         	ldr	r0, [sp, #0x4]
700ad724: 6800         	ldr	r0, [r0]
700ad726: b130         	cbz	r0, 0x700ad736 <Udma_eventUnRegister+0x66> @ imm = #0xc
700ad728: e7ff         	b	0x700ad72a <Udma_eventUnRegister+0x5a> @ imm = #-0x2
700ad72a: 9800         	ldr	r0, [sp]
700ad72c: 6880         	ldr	r0, [r0, #0x8]
700ad72e: 2802         	cmp	r0, #0x2
700ad730: d101         	bne	0x700ad736 <Udma_eventUnRegister+0x66> @ imm = #0x2
700ad732: e7ff         	b	0x700ad734 <Udma_eventUnRegister+0x64> @ imm = #-0x2
700ad734: e02b         	b	0x700ad78e <Udma_eventUnRegister+0xbe> @ imm = #0x56
700ad736: 9801         	ldr	r0, [sp, #0x4]
700ad738: 9900         	ldr	r1, [sp]
700ad73a: f7ff fe91    	bl	0x700ad460 <Udma_eventCheckUnRegister> @ imm = #-0x2de
700ad73e: 9002         	str	r0, [sp, #0x8]
700ad740: 9802         	ldr	r0, [sp, #0x8]
700ad742: bb18         	cbnz	r0, 0x700ad78c <Udma_eventUnRegister+0xbc> @ imm = #0x46
700ad744: e7ff         	b	0x700ad746 <Udma_eventUnRegister+0x76> @ imm = #-0x2
700ad746: 9800         	ldr	r0, [sp]
700ad748: 6e40         	ldr	r0, [r0, #0x64]
700ad74a: b128         	cbz	r0, 0x700ad758 <Udma_eventUnRegister+0x88> @ imm = #0xa
700ad74c: e7ff         	b	0x700ad74e <Udma_eventUnRegister+0x7e> @ imm = #-0x2
700ad74e: 9800         	ldr	r0, [sp]
700ad750: 6d80         	ldr	r0, [r0, #0x58]
700ad752: f007 fe75    	bl	0x700b5440 <HwiP_disableInt> @ imm = #0x7cea
700ad756: e7ff         	b	0x700ad758 <Udma_eventUnRegister+0x88> @ imm = #-0x2
700ad758: 9801         	ldr	r0, [sp, #0x4]
700ad75a: 9900         	ldr	r1, [sp]
700ad75c: f7f5 fa60    	bl	0x700a2c20 <Udma_eventReset> @ imm = #-0xab40
700ad760: 9002         	str	r0, [sp, #0x8]
700ad762: 9802         	ldr	r0, [sp, #0x8]
700ad764: b108         	cbz	r0, 0x700ad76a <Udma_eventUnRegister+0x9a> @ imm = #0x2
700ad766: e7ff         	b	0x700ad768 <Udma_eventUnRegister+0x98> @ imm = #-0x2
700ad768: e7ff         	b	0x700ad76a <Udma_eventUnRegister+0x9a> @ imm = #-0x2
700ad76a: 9801         	ldr	r0, [sp, #0x4]
700ad76c: 9900         	ldr	r1, [sp]
700ad76e: f7fe fd57    	bl	0x700ac220 <Udma_eventFreeResource> @ imm = #-0x1552
700ad772: 9900         	ldr	r1, [sp]
700ad774: 2000         	movs	r0, #0x0
700ad776: f8c1 0098    	str.w	r0, [r1, #0x98]
700ad77a: 9900         	ldr	r1, [sp]
700ad77c: f8c1 0090    	str.w	r0, [r1, #0x90]
700ad780: 9900         	ldr	r1, [sp]
700ad782: f8c1 0094    	str.w	r0, [r1, #0x94]
700ad786: 9900         	ldr	r1, [sp]
700ad788: 6008         	str	r0, [r1]
700ad78a: e7ff         	b	0x700ad78c <Udma_eventUnRegister+0xbc> @ imm = #-0x2
700ad78c: e7ff         	b	0x700ad78e <Udma_eventUnRegister+0xbe> @ imm = #-0x2
700ad78e: e7ff         	b	0x700ad790 <Udma_eventUnRegister+0xc0> @ imm = #-0x2
700ad790: 9802         	ldr	r0, [sp, #0x8]
700ad792: b004         	add	sp, #0x10
700ad794: bd80         	pop	{r7, pc}
		...
700ad79e: 0000         	movs	r0, r0

700ad7a0 <Sciclient_rmIrqIsVintRouteSet>:
700ad7a0: b580         	push	{r7, lr}
700ad7a2: b088         	sub	sp, #0x20
700ad7a4: 9007         	str	r0, [sp, #0x1c]
700ad7a6: 9106         	str	r1, [sp, #0x18]
700ad7a8: 2000         	movs	r0, #0x0
700ad7aa: f88d 0007    	strb.w	r0, [sp, #0x7]
700ad7ae: 9906         	ldr	r1, [sp, #0x18]
700ad7b0: 7008         	strb	r0, [r1]
700ad7b2: 9807         	ldr	r0, [sp, #0x1c]
700ad7b4: 8a00         	ldrh	r0, [r0, #0x10]
700ad7b6: a903         	add	r1, sp, #0xc
700ad7b8: f7fe fe9a    	bl	0x700ac4f0 <Sciclient_rmIrqGetNode> @ imm = #-0x12cc
700ad7bc: 9005         	str	r0, [sp, #0x14]
700ad7be: 9805         	ldr	r0, [sp, #0x14]
700ad7c0: bb90         	cbnz	r0, 0x700ad828 <Sciclient_rmIrqIsVintRouteSet+0x88> @ imm = #0x64
700ad7c2: e7ff         	b	0x700ad7c4 <Sciclient_rmIrqIsVintRouteSet+0x24> @ imm = #-0x2
700ad7c4: 2000         	movs	r0, #0x0
700ad7c6: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ad7ca: e7ff         	b	0x700ad7cc <Sciclient_rmIrqIsVintRouteSet+0x2c> @ imm = #-0x2
700ad7cc: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ad7d0: 9903         	ldr	r1, [sp, #0xc]
700ad7d2: 8849         	ldrh	r1, [r1, #0x2]
700ad7d4: 4288         	cmp	r0, r1
700ad7d6: da26         	bge	0x700ad826 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0x4c
700ad7d8: e7ff         	b	0x700ad7da <Sciclient_rmIrqIsVintRouteSet+0x3a> @ imm = #-0x2
700ad7da: 9803         	ldr	r0, [sp, #0xc]
700ad7dc: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700ad7e0: aa02         	add	r2, sp, #0x8
700ad7e2: f005 ff1d    	bl	0x700b3620 <Sciclient_rmIrqGetNodeItf> @ imm = #0x5e3a
700ad7e6: 9005         	str	r0, [sp, #0x14]
700ad7e8: 9805         	ldr	r0, [sp, #0x14]
700ad7ea: b108         	cbz	r0, 0x700ad7f0 <Sciclient_rmIrqIsVintRouteSet+0x50> @ imm = #0x2
700ad7ec: e7ff         	b	0x700ad7ee <Sciclient_rmIrqIsVintRouteSet+0x4e> @ imm = #-0x2
700ad7ee: e01a         	b	0x700ad826 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0x34
700ad7f0: 9807         	ldr	r0, [sp, #0x1c]
700ad7f2: 8a40         	ldrh	r0, [r0, #0x12]
700ad7f4: 9902         	ldr	r1, [sp, #0x8]
700ad7f6: 8809         	ldrh	r1, [r1]
700ad7f8: 4288         	cmp	r0, r1
700ad7fa: db0d         	blt	0x700ad818 <Sciclient_rmIrqIsVintRouteSet+0x78> @ imm = #0x1a
700ad7fc: e7ff         	b	0x700ad7fe <Sciclient_rmIrqIsVintRouteSet+0x5e> @ imm = #-0x2
700ad7fe: 9807         	ldr	r0, [sp, #0x1c]
700ad800: 8a40         	ldrh	r0, [r0, #0x12]
700ad802: 9a02         	ldr	r2, [sp, #0x8]
700ad804: 8811         	ldrh	r1, [r2]
700ad806: 8892         	ldrh	r2, [r2, #0x4]
700ad808: 4411         	add	r1, r2
700ad80a: 4288         	cmp	r0, r1
700ad80c: da04         	bge	0x700ad818 <Sciclient_rmIrqIsVintRouteSet+0x78> @ imm = #0x8
700ad80e: e7ff         	b	0x700ad810 <Sciclient_rmIrqIsVintRouteSet+0x70> @ imm = #-0x2
700ad810: 2001         	movs	r0, #0x1
700ad812: f88d 0007    	strb.w	r0, [sp, #0x7]
700ad816: e006         	b	0x700ad826 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0xc
700ad818: e7ff         	b	0x700ad81a <Sciclient_rmIrqIsVintRouteSet+0x7a> @ imm = #-0x2
700ad81a: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ad81e: 3001         	adds	r0, #0x1
700ad820: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ad824: e7d2         	b	0x700ad7cc <Sciclient_rmIrqIsVintRouteSet+0x2c> @ imm = #-0x5c
700ad826: e7ff         	b	0x700ad828 <Sciclient_rmIrqIsVintRouteSet+0x88> @ imm = #-0x2
700ad828: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700ad82c: 07c0         	lsls	r0, r0, #0x1f
700ad82e: b1b0         	cbz	r0, 0x700ad85e <Sciclient_rmIrqIsVintRouteSet+0xbe> @ imm = #0x2c
700ad830: e7ff         	b	0x700ad832 <Sciclient_rmIrqIsVintRouteSet+0x92> @ imm = #-0x2
700ad832: 9a02         	ldr	r2, [sp, #0x8]
700ad834: 8850         	ldrh	r0, [r2, #0x2]
700ad836: 9907         	ldr	r1, [sp, #0x1c]
700ad838: 8a49         	ldrh	r1, [r1, #0x12]
700ad83a: 8812         	ldrh	r2, [r2]
700ad83c: 1a89         	subs	r1, r1, r2
700ad83e: 4408         	add	r0, r1
700ad840: f8ad 0004    	strh.w	r0, [sp, #0x4]
700ad844: 9802         	ldr	r0, [sp, #0x8]
700ad846: 88c0         	ldrh	r0, [r0, #0x6]
700ad848: f8bd 1004    	ldrh.w	r1, [sp, #0x4]
700ad84c: f7ff f818    	bl	0x700ac880 <Sciclient_rmIrInpIsFree> @ imm = #-0xfd0
700ad850: b120         	cbz	r0, 0x700ad85c <Sciclient_rmIrqIsVintRouteSet+0xbc> @ imm = #0x8
700ad852: e7ff         	b	0x700ad854 <Sciclient_rmIrqIsVintRouteSet+0xb4> @ imm = #-0x2
700ad854: 9906         	ldr	r1, [sp, #0x18]
700ad856: 2001         	movs	r0, #0x1
700ad858: 7008         	strb	r0, [r1]
700ad85a: e7ff         	b	0x700ad85c <Sciclient_rmIrqIsVintRouteSet+0xbc> @ imm = #-0x2
700ad85c: e7ff         	b	0x700ad85e <Sciclient_rmIrqIsVintRouteSet+0xbe> @ imm = #-0x2
700ad85e: 9805         	ldr	r0, [sp, #0x14]
700ad860: b008         	add	sp, #0x20
700ad862: bd80         	pop	{r7, pc}
		...

700ad870 <UART_flushTxFifo>:
700ad870: b580         	push	{r7, lr}
700ad872: b08a         	sub	sp, #0x28
700ad874: 9009         	str	r0, [sp, #0x24]
700ad876: f640 30b8    	movw	r0, #0xbb8
700ad87a: 9003         	str	r0, [sp, #0xc]
700ad87c: 2000         	movs	r0, #0x0
700ad87e: 9002         	str	r0, [sp, #0x8]
700ad880: 9809         	ldr	r0, [sp, #0x24]
700ad882: 9008         	str	r0, [sp, #0x20]
700ad884: 9808         	ldr	r0, [sp, #0x20]
700ad886: 2800         	cmp	r0, #0x0
700ad888: d052         	beq	0x700ad930 <UART_flushTxFifo+0xc0> @ imm = #0xa4
700ad88a: e7ff         	b	0x700ad88c <UART_flushTxFifo+0x1c> @ imm = #-0x2
700ad88c: 9808         	ldr	r0, [sp, #0x20]
700ad88e: 6800         	ldr	r0, [r0]
700ad890: 9007         	str	r0, [sp, #0x1c]
700ad892: 9807         	ldr	r0, [sp, #0x1c]
700ad894: 2800         	cmp	r0, #0x0
700ad896: bf18         	it	ne
700ad898: 2001         	movne	r0, #0x1
700ad89a: f247 71dc    	movw	r1, #0x77dc
700ad89e: f2c7 010b    	movt	r1, #0x700b
700ad8a2: 466a         	mov	r2, sp
700ad8a4: 6011         	str	r1, [r2]
700ad8a6: f247 71ee    	movw	r1, #0x77ee
700ad8aa: f2c7 010b    	movt	r1, #0x700b
700ad8ae: f647 0222    	movw	r2, #0x7822
700ad8b2: f2c7 020b    	movt	r2, #0x700b
700ad8b6: f240 3357    	movw	r3, #0x357
700ad8ba: f003 f8a9    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x3152
700ad8be: f007 fd27    	bl	0x700b5310 <ClockP_getTicks> @ imm = #0x7a4e
700ad8c2: 9005         	str	r0, [sp, #0x14]
700ad8c4: e7ff         	b	0x700ad8c6 <UART_flushTxFifo+0x56> @ imm = #-0x2
700ad8c6: 9802         	ldr	r0, [sp, #0x8]
700ad8c8: b9d8         	cbnz	r0, 0x700ad902 <UART_flushTxFifo+0x92> @ imm = #0x36
700ad8ca: e7ff         	b	0x700ad8cc <UART_flushTxFifo+0x5c> @ imm = #-0x2
700ad8cc: 9807         	ldr	r0, [sp, #0x1c]
700ad8ce: 6800         	ldr	r0, [r0]
700ad8d0: f006 f85e    	bl	0x700b3990 <UART_spaceAvail> @ imm = #0x60bc
700ad8d4: 9006         	str	r0, [sp, #0x18]
700ad8d6: 9806         	ldr	r0, [sp, #0x18]
700ad8d8: 2801         	cmp	r0, #0x1
700ad8da: d101         	bne	0x700ad8e0 <UART_flushTxFifo+0x70> @ imm = #0x2
700ad8dc: e7ff         	b	0x700ad8de <UART_flushTxFifo+0x6e> @ imm = #-0x2
700ad8de: e010         	b	0x700ad902 <UART_flushTxFifo+0x92> @ imm = #0x20
700ad8e0: f007 fd16    	bl	0x700b5310 <ClockP_getTicks> @ imm = #0x7a2c
700ad8e4: 9905         	ldr	r1, [sp, #0x14]
700ad8e6: 1a40         	subs	r0, r0, r1
700ad8e8: 9004         	str	r0, [sp, #0x10]
700ad8ea: 9804         	ldr	r0, [sp, #0x10]
700ad8ec: 9903         	ldr	r1, [sp, #0xc]
700ad8ee: 4288         	cmp	r0, r1
700ad8f0: d303         	blo	0x700ad8fa <UART_flushTxFifo+0x8a> @ imm = #0x6
700ad8f2: e7ff         	b	0x700ad8f4 <UART_flushTxFifo+0x84> @ imm = #-0x2
700ad8f4: 2001         	movs	r0, #0x1
700ad8f6: 9002         	str	r0, [sp, #0x8]
700ad8f8: e002         	b	0x700ad900 <UART_flushTxFifo+0x90> @ imm = #0x4
700ad8fa: f007 fd11    	bl	0x700b5320 <TaskP_yield> @ imm = #0x7a22
700ad8fe: e7ff         	b	0x700ad900 <UART_flushTxFifo+0x90> @ imm = #-0x2
700ad900: e7e1         	b	0x700ad8c6 <UART_flushTxFifo+0x56> @ imm = #-0x3e
700ad902: 9802         	ldr	r0, [sp, #0x8]
700ad904: fab0 f080    	clz	r0, r0
700ad908: 0940         	lsrs	r0, r0, #0x5
700ad90a: f247 61bd    	movw	r1, #0x76bd
700ad90e: f2c7 010b    	movt	r1, #0x700b
700ad912: 466a         	mov	r2, sp
700ad914: 6011         	str	r1, [r2]
700ad916: f247 71ee    	movw	r1, #0x77ee
700ad91a: f2c7 010b    	movt	r1, #0x700b
700ad91e: f647 0222    	movw	r2, #0x7822
700ad922: f2c7 020b    	movt	r2, #0x700b
700ad926: f240 3371    	movw	r3, #0x371
700ad92a: f003 f871    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x30e2
700ad92e: e7ff         	b	0x700ad930 <UART_flushTxFifo+0xc0> @ imm = #-0x2
700ad930: b00a         	add	sp, #0x28
700ad932: bd80         	pop	{r7, pc}
		...

700ad940 <Udma_chClose>:
700ad940: b580         	push	{r7, lr}
700ad942: b084         	sub	sp, #0x10
700ad944: 9003         	str	r0, [sp, #0xc]
700ad946: 2000         	movs	r0, #0x0
700ad948: 9002         	str	r0, [sp, #0x8]
700ad94a: 9803         	ldr	r0, [sp, #0xc]
700ad94c: 9000         	str	r0, [sp]
700ad94e: 9800         	ldr	r0, [sp]
700ad950: b150         	cbz	r0, 0x700ad968 <Udma_chClose+0x28> @ imm = #0x14
700ad952: e7ff         	b	0x700ad954 <Udma_chClose+0x14> @ imm = #-0x2
700ad954: 9800         	ldr	r0, [sp]
700ad956: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700ad95a: f64a 31cd    	movw	r1, #0xabcd
700ad95e: f6ca 31dc    	movt	r1, #0xabdc
700ad962: 4288         	cmp	r0, r1
700ad964: d004         	beq	0x700ad970 <Udma_chClose+0x30> @ imm = #0x8
700ad966: e7ff         	b	0x700ad968 <Udma_chClose+0x28> @ imm = #-0x2
700ad968: f06f 0001    	mvn	r0, #0x1
700ad96c: 9002         	str	r0, [sp, #0x8]
700ad96e: e7ff         	b	0x700ad970 <Udma_chClose+0x30> @ imm = #-0x2
700ad970: 9802         	ldr	r0, [sp, #0x8]
700ad972: b9a8         	cbnz	r0, 0x700ad9a0 <Udma_chClose+0x60> @ imm = #0x2a
700ad974: e7ff         	b	0x700ad976 <Udma_chClose+0x36> @ imm = #-0x2
700ad976: 9800         	ldr	r0, [sp]
700ad978: 6e80         	ldr	r0, [r0, #0x68]
700ad97a: 9001         	str	r0, [sp, #0x4]
700ad97c: 9801         	ldr	r0, [sp, #0x4]
700ad97e: b150         	cbz	r0, 0x700ad996 <Udma_chClose+0x56> @ imm = #0x14
700ad980: e7ff         	b	0x700ad982 <Udma_chClose+0x42> @ imm = #-0x2
700ad982: 9801         	ldr	r0, [sp, #0x4]
700ad984: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ad988: f64a 31cd    	movw	r1, #0xabcd
700ad98c: f6ca 31dc    	movt	r1, #0xabdc
700ad990: 4288         	cmp	r0, r1
700ad992: d004         	beq	0x700ad99e <Udma_chClose+0x5e> @ imm = #0x8
700ad994: e7ff         	b	0x700ad996 <Udma_chClose+0x56> @ imm = #-0x2
700ad996: f04f 30ff    	mov.w	r0, #0xffffffff
700ad99a: 9002         	str	r0, [sp, #0x8]
700ad99c: e7ff         	b	0x700ad99e <Udma_chClose+0x5e> @ imm = #-0x2
700ad99e: e7ff         	b	0x700ad9a0 <Udma_chClose+0x60> @ imm = #-0x2
700ad9a0: 9802         	ldr	r0, [sp, #0x8]
700ad9a2: b958         	cbnz	r0, 0x700ad9bc <Udma_chClose+0x7c> @ imm = #0x16
700ad9a4: e7ff         	b	0x700ad9a6 <Udma_chClose+0x66> @ imm = #-0x2
700ad9a6: 9800         	ldr	r0, [sp]
700ad9a8: f8d0 0248    	ldr.w	r0, [r0, #0x248]
700ad9ac: 2801         	cmp	r0, #0x1
700ad9ae: d104         	bne	0x700ad9ba <Udma_chClose+0x7a> @ imm = #0x8
700ad9b0: e7ff         	b	0x700ad9b2 <Udma_chClose+0x72> @ imm = #-0x2
700ad9b2: f04f 30ff    	mov.w	r0, #0xffffffff
700ad9b6: 9002         	str	r0, [sp, #0x8]
700ad9b8: e7ff         	b	0x700ad9ba <Udma_chClose+0x7a> @ imm = #-0x2
700ad9ba: e7ff         	b	0x700ad9bc <Udma_chClose+0x7c> @ imm = #-0x2
700ad9bc: 9802         	ldr	r0, [sp, #0x8]
700ad9be: b9e8         	cbnz	r0, 0x700ad9fc <Udma_chClose+0xbc> @ imm = #0x3a
700ad9c0: e7ff         	b	0x700ad9c2 <Udma_chClose+0x82> @ imm = #-0x2
700ad9c2: 9800         	ldr	r0, [sp]
700ad9c4: f002 fe5c    	bl	0x700b0680 <Udma_chUnpair> @ imm = #0x2cb8
700ad9c8: 9002         	str	r0, [sp, #0x8]
700ad9ca: 9802         	ldr	r0, [sp, #0x8]
700ad9cc: b108         	cbz	r0, 0x700ad9d2 <Udma_chClose+0x92> @ imm = #0x2
700ad9ce: e7ff         	b	0x700ad9d0 <Udma_chClose+0x90> @ imm = #-0x2
700ad9d0: e7ff         	b	0x700ad9d2 <Udma_chClose+0x92> @ imm = #-0x2
700ad9d2: 9800         	ldr	r0, [sp]
700ad9d4: f7f7 fdd4    	bl	0x700a5580 <Udma_chFreeResource> @ imm = #-0x8458
700ad9d8: 4601         	mov	r1, r0
700ad9da: 9802         	ldr	r0, [sp, #0x8]
700ad9dc: 4408         	add	r0, r1
700ad9de: 9002         	str	r0, [sp, #0x8]
700ad9e0: 9802         	ldr	r0, [sp, #0x8]
700ad9e2: b108         	cbz	r0, 0x700ad9e8 <Udma_chClose+0xa8> @ imm = #0x2
700ad9e4: e7ff         	b	0x700ad9e6 <Udma_chClose+0xa6> @ imm = #-0x2
700ad9e6: e7ff         	b	0x700ad9e8 <Udma_chClose+0xa8> @ imm = #-0x2
700ad9e8: 9800         	ldr	r0, [sp]
700ad9ea: f44f 7114    	mov.w	r1, #0x250
700ad9ee: f7f3 ea82    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0xcafc
700ad9f2: 9900         	ldr	r1, [sp]
700ad9f4: 2000         	movs	r0, #0x0
700ad9f6: f8c1 0244    	str.w	r0, [r1, #0x244]
700ad9fa: e7ff         	b	0x700ad9fc <Udma_chClose+0xbc> @ imm = #-0x2
700ad9fc: 9802         	ldr	r0, [sp, #0x8]
700ad9fe: b004         	add	sp, #0x10
700ada00: bd80         	pop	{r7, pc}
		...
700ada0e: 0000         	movs	r0, r0

700ada10 <CSL_bcdmaChanOpAccessRemotePeerReg>:
700ada10: b580         	push	{r7, lr}
700ada12: b08a         	sub	sp, #0x28
700ada14: 4684         	mov	r12, r0
700ada16: 980c         	ldr	r0, [sp, #0x30]
700ada18: f8cd c024    	str.w	r12, [sp, #0x24]
700ada1c: 9108         	str	r1, [sp, #0x20]
700ada1e: 9207         	str	r2, [sp, #0x1c]
700ada20: 9306         	str	r3, [sp, #0x18]
700ada22: f88d 0017    	strb.w	r0, [sp, #0x17]
700ada26: 2000         	movs	r0, #0x0
700ada28: 9004         	str	r0, [sp, #0x10]
700ada2a: 9806         	ldr	r0, [sp, #0x18]
700ada2c: b920         	cbnz	r0, 0x700ada38 <CSL_bcdmaChanOpAccessRemotePeerReg+0x28> @ imm = #0x8
700ada2e: e7ff         	b	0x700ada30 <CSL_bcdmaChanOpAccessRemotePeerReg+0x20> @ imm = #-0x2
700ada30: f06f 0001    	mvn	r0, #0x1
700ada34: 9004         	str	r0, [sp, #0x10]
700ada36: e048         	b	0x700adaca <CSL_bcdmaChanOpAccessRemotePeerReg+0xba> @ imm = #0x90
700ada38: 2000         	movs	r0, #0x0
700ada3a: 9003         	str	r0, [sp, #0xc]
700ada3c: 9808         	ldr	r0, [sp, #0x20]
700ada3e: 9001         	str	r0, [sp, #0x4]
700ada40: 2801         	cmp	r0, #0x1
700ada42: d004         	beq	0x700ada4e <CSL_bcdmaChanOpAccessRemotePeerReg+0x3e> @ imm = #0x8
700ada44: e7ff         	b	0x700ada46 <CSL_bcdmaChanOpAccessRemotePeerReg+0x36> @ imm = #-0x2
700ada46: 9801         	ldr	r0, [sp, #0x4]
700ada48: 2802         	cmp	r0, #0x2
700ada4a: d009         	beq	0x700ada60 <CSL_bcdmaChanOpAccessRemotePeerReg+0x50> @ imm = #0x12
700ada4c: e011         	b	0x700ada72 <CSL_bcdmaChanOpAccessRemotePeerReg+0x62> @ imm = #0x22
700ada4e: 9809         	ldr	r0, [sp, #0x24]
700ada50: 6900         	ldr	r0, [r0, #0x10]
700ada52: 9907         	ldr	r1, [sp, #0x1c]
700ada54: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ada58: f500 7000    	add.w	r0, r0, #0x200
700ada5c: 9003         	str	r0, [sp, #0xc]
700ada5e: e00c         	b	0x700ada7a <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #0x18
700ada60: 9809         	ldr	r0, [sp, #0x24]
700ada62: 6980         	ldr	r0, [r0, #0x18]
700ada64: 9907         	ldr	r1, [sp, #0x1c]
700ada66: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ada6a: f500 7000    	add.w	r0, r0, #0x200
700ada6e: 9003         	str	r0, [sp, #0xc]
700ada70: e003         	b	0x700ada7a <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #0x6
700ada72: f06f 0001    	mvn	r0, #0x1
700ada76: 9004         	str	r0, [sp, #0x10]
700ada78: e7ff         	b	0x700ada7a <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #-0x2
700ada7a: 9803         	ldr	r0, [sp, #0xc]
700ada7c: b320         	cbz	r0, 0x700adac8 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb8> @ imm = #0x48
700ada7e: e7ff         	b	0x700ada80 <CSL_bcdmaChanOpAccessRemotePeerReg+0x70> @ imm = #-0x2
700ada80: 9806         	ldr	r0, [sp, #0x18]
700ada82: 9002         	str	r0, [sp, #0x8]
700ada84: 9802         	ldr	r0, [sp, #0x8]
700ada86: 6800         	ldr	r0, [r0]
700ada88: 2810         	cmp	r0, #0x10
700ada8a: d304         	blo	0x700ada96 <CSL_bcdmaChanOpAccessRemotePeerReg+0x86> @ imm = #0x8
700ada8c: e7ff         	b	0x700ada8e <CSL_bcdmaChanOpAccessRemotePeerReg+0x7e> @ imm = #-0x2
700ada8e: f06f 0002    	mvn	r0, #0x2
700ada92: 9004         	str	r0, [sp, #0x10]
700ada94: e017         	b	0x700adac6 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb6> @ imm = #0x2e
700ada96: 9802         	ldr	r0, [sp, #0x8]
700ada98: 6801         	ldr	r1, [r0]
700ada9a: 9803         	ldr	r0, [sp, #0xc]
700ada9c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700adaa0: 9003         	str	r0, [sp, #0xc]
700adaa2: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700adaa6: 07c0         	lsls	r0, r0, #0x1f
700adaa8: b130         	cbz	r0, 0x700adab8 <CSL_bcdmaChanOpAccessRemotePeerReg+0xa8> @ imm = #0xc
700adaaa: e7ff         	b	0x700adaac <CSL_bcdmaChanOpAccessRemotePeerReg+0x9c> @ imm = #-0x2
700adaac: 9803         	ldr	r0, [sp, #0xc]
700adaae: f007 fbbf    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0x777e
700adab2: 9902         	ldr	r1, [sp, #0x8]
700adab4: 6048         	str	r0, [r1, #0x4]
700adab6: e005         	b	0x700adac4 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb4> @ imm = #0xa
700adab8: 9803         	ldr	r0, [sp, #0xc]
700adaba: 9902         	ldr	r1, [sp, #0x8]
700adabc: 6849         	ldr	r1, [r1, #0x4]
700adabe: f007 fb37    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x766e
700adac2: e7ff         	b	0x700adac4 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb4> @ imm = #-0x2
700adac4: e7ff         	b	0x700adac6 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb6> @ imm = #-0x2
700adac6: e7ff         	b	0x700adac8 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb8> @ imm = #-0x2
700adac8: e7ff         	b	0x700adaca <CSL_bcdmaChanOpAccessRemotePeerReg+0xba> @ imm = #-0x2
700adaca: 9804         	ldr	r0, [sp, #0x10]
700adacc: b00a         	add	sp, #0x28
700adace: bd80         	pop	{r7, pc}

700adad0 <_out_rev>:
700adad0: b580         	push	{r7, lr}
700adad2: b086         	sub	sp, #0x18
700adad4: f8dd c02c    	ldr.w	r12, [sp, #0x2c]
700adad8: f8dd c028    	ldr.w	r12, [sp, #0x28]
700adadc: f8dd c024    	ldr.w	r12, [sp, #0x24]
700adae0: f8dd c020    	ldr.w	r12, [sp, #0x20]
700adae4: 9005         	str	r0, [sp, #0x14]
700adae6: 9104         	str	r1, [sp, #0x10]
700adae8: 9203         	str	r2, [sp, #0xc]
700adaea: 9302         	str	r3, [sp, #0x8]
700adaec: 9803         	ldr	r0, [sp, #0xc]
700adaee: 9001         	str	r0, [sp, #0x4]
700adaf0: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700adaf4: 0780         	lsls	r0, r0, #0x1e
700adaf6: 2800         	cmp	r0, #0x0
700adaf8: d41c         	bmi	0x700adb34 <_out_rev+0x64> @ imm = #0x38
700adafa: e7ff         	b	0x700adafc <_out_rev+0x2c> @ imm = #-0x2
700adafc: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700adb00: 07c0         	lsls	r0, r0, #0x1f
700adb02: b9b8         	cbnz	r0, 0x700adb34 <_out_rev+0x64> @ imm = #0x2e
700adb04: e7ff         	b	0x700adb06 <_out_rev+0x36> @ imm = #-0x2
700adb06: 9809         	ldr	r0, [sp, #0x24]
700adb08: 9000         	str	r0, [sp]
700adb0a: e7ff         	b	0x700adb0c <_out_rev+0x3c> @ imm = #-0x2
700adb0c: 9800         	ldr	r0, [sp]
700adb0e: 990a         	ldr	r1, [sp, #0x28]
700adb10: 4288         	cmp	r0, r1
700adb12: d20e         	bhs	0x700adb32 <_out_rev+0x62> @ imm = #0x1c
700adb14: e7ff         	b	0x700adb16 <_out_rev+0x46> @ imm = #-0x2
700adb16: f8dd c014    	ldr.w	r12, [sp, #0x14]
700adb1a: 9904         	ldr	r1, [sp, #0x10]
700adb1c: 9a03         	ldr	r2, [sp, #0xc]
700adb1e: 1c50         	adds	r0, r2, #0x1
700adb20: 9003         	str	r0, [sp, #0xc]
700adb22: 9b02         	ldr	r3, [sp, #0x8]
700adb24: 2020         	movs	r0, #0x20
700adb26: 47e0         	blx	r12
700adb28: e7ff         	b	0x700adb2a <_out_rev+0x5a> @ imm = #-0x2
700adb2a: 9800         	ldr	r0, [sp]
700adb2c: 3001         	adds	r0, #0x1
700adb2e: 9000         	str	r0, [sp]
700adb30: e7ec         	b	0x700adb0c <_out_rev+0x3c> @ imm = #-0x28
700adb32: e7ff         	b	0x700adb34 <_out_rev+0x64> @ imm = #-0x2
700adb34: e7ff         	b	0x700adb36 <_out_rev+0x66> @ imm = #-0x2
700adb36: 9809         	ldr	r0, [sp, #0x24]
700adb38: b170         	cbz	r0, 0x700adb58 <_out_rev+0x88> @ imm = #0x1c
700adb3a: e7ff         	b	0x700adb3c <_out_rev+0x6c> @ imm = #-0x2
700adb3c: f8dd c014    	ldr.w	r12, [sp, #0x14]
700adb40: 9808         	ldr	r0, [sp, #0x20]
700adb42: 9909         	ldr	r1, [sp, #0x24]
700adb44: 3901         	subs	r1, #0x1
700adb46: 9109         	str	r1, [sp, #0x24]
700adb48: 5c40         	ldrb	r0, [r0, r1]
700adb4a: 9904         	ldr	r1, [sp, #0x10]
700adb4c: 9a03         	ldr	r2, [sp, #0xc]
700adb4e: 1c53         	adds	r3, r2, #0x1
700adb50: 9303         	str	r3, [sp, #0xc]
700adb52: 9b02         	ldr	r3, [sp, #0x8]
700adb54: 47e0         	blx	r12
700adb56: e7ee         	b	0x700adb36 <_out_rev+0x66> @ imm = #-0x24
700adb58: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700adb5c: 0780         	lsls	r0, r0, #0x1e
700adb5e: 2800         	cmp	r0, #0x0
700adb60: d513         	bpl	0x700adb8a <_out_rev+0xba> @ imm = #0x26
700adb62: e7ff         	b	0x700adb64 <_out_rev+0x94> @ imm = #-0x2
700adb64: e7ff         	b	0x700adb66 <_out_rev+0x96> @ imm = #-0x2
700adb66: 9803         	ldr	r0, [sp, #0xc]
700adb68: 9901         	ldr	r1, [sp, #0x4]
700adb6a: 1a40         	subs	r0, r0, r1
700adb6c: 990a         	ldr	r1, [sp, #0x28]
700adb6e: 4288         	cmp	r0, r1
700adb70: d20a         	bhs	0x700adb88 <_out_rev+0xb8> @ imm = #0x14
700adb72: e7ff         	b	0x700adb74 <_out_rev+0xa4> @ imm = #-0x2
700adb74: f8dd c014    	ldr.w	r12, [sp, #0x14]
700adb78: 9904         	ldr	r1, [sp, #0x10]
700adb7a: 9a03         	ldr	r2, [sp, #0xc]
700adb7c: 1c50         	adds	r0, r2, #0x1
700adb7e: 9003         	str	r0, [sp, #0xc]
700adb80: 9b02         	ldr	r3, [sp, #0x8]
700adb82: 2020         	movs	r0, #0x20
700adb84: 47e0         	blx	r12
700adb86: e7ee         	b	0x700adb66 <_out_rev+0x96> @ imm = #-0x24
700adb88: e7ff         	b	0x700adb8a <_out_rev+0xba> @ imm = #-0x2
700adb8a: 9803         	ldr	r0, [sp, #0xc]
700adb8c: b006         	add	sp, #0x18
700adb8e: bd80         	pop	{r7, pc}

700adb90 <PMU_profilePrintEntry>:
700adb90: b580         	push	{r7, lr}
700adb92: b086         	sub	sp, #0x18
700adb94: 9005         	str	r0, [sp, #0x14]
700adb96: 2000         	movs	r0, #0x0
700adb98: 9004         	str	r0, [sp, #0x10]
700adb9a: e7ff         	b	0x700adb9c <PMU_profilePrintEntry+0xc> @ imm = #-0x2
700adb9c: 9804         	ldr	r0, [sp, #0x10]
700adb9e: f248 2100    	movw	r1, #0x8200
700adba2: f2c7 0108    	movt	r1, #0x7008
700adba6: 6809         	ldr	r1, [r1]
700adba8: 4288         	cmp	r0, r1
700adbaa: d24d         	bhs	0x700adc48 <PMU_profilePrintEntry+0xb8> @ imm = #0x9a
700adbac: e7ff         	b	0x700adbae <PMU_profilePrintEntry+0x1e> @ imm = #-0x2
700adbae: 9804         	ldr	r0, [sp, #0x10]
700adbb0: f248 2200    	movw	r2, #0x8200
700adbb4: f2c7 0208    	movt	r2, #0x7008
700adbb8: 2134         	movs	r1, #0x34
700adbba: fb00 2001    	mla	r0, r0, r1, r2
700adbbe: 300c         	adds	r0, #0xc
700adbc0: 9002         	str	r0, [sp, #0x8]
700adbc2: 9805         	ldr	r0, [sp, #0x14]
700adbc4: 9902         	ldr	r1, [sp, #0x8]
700adbc6: 6b09         	ldr	r1, [r1, #0x30]
700adbc8: f7f3 efda    	blx	0x700a1b80 <strcmp>     @ imm = #-0xc04c
700adbcc: bbb8         	cbnz	r0, 0x700adc3e <PMU_profilePrintEntry+0xae> @ imm = #0x6e
700adbce: e7ff         	b	0x700adbd0 <PMU_profilePrintEntry+0x40> @ imm = #-0x2
700adbd0: 9802         	ldr	r0, [sp, #0x8]
700adbd2: 6b02         	ldr	r2, [r0, #0x30]
700adbd4: f247 61f0    	movw	r1, #0x76f0
700adbd8: f2c7 010b    	movt	r1, #0x700b
700adbdc: 2001         	movs	r0, #0x1
700adbde: 9001         	str	r0, [sp, #0x4]
700adbe0: f001 ffae    	bl	0x700afb40 <_DebugP_logZone> @ imm = #0x1f5c
700adbe4: 9801         	ldr	r0, [sp, #0x4]
700adbe6: 9902         	ldr	r1, [sp, #0x8]
700adbe8: 6aca         	ldr	r2, [r1, #0x2c]
700adbea: f247 716d    	movw	r1, #0x776d
700adbee: f2c7 010b    	movt	r1, #0x700b
700adbf2: f001 ffa5    	bl	0x700afb40 <_DebugP_logZone> @ imm = #0x1f4a
700adbf6: 2000         	movs	r0, #0x0
700adbf8: 9003         	str	r0, [sp, #0xc]
700adbfa: e7ff         	b	0x700adbfc <PMU_profilePrintEntry+0x6c> @ imm = #-0x2
700adbfc: 9803         	ldr	r0, [sp, #0xc]
700adbfe: 2802         	cmp	r0, #0x2
700adc00: d815         	bhi	0x700adc2e <PMU_profilePrintEntry+0x9e> @ imm = #0x2a
700adc02: e7ff         	b	0x700adc04 <PMU_profilePrintEntry+0x74> @ imm = #-0x2
700adc04: 9902         	ldr	r1, [sp, #0x8]
700adc06: 9803         	ldr	r0, [sp, #0xc]
700adc08: eb00 0240    	add.w	r2, r0, r0, lsl #1
700adc0c: eb01 0082    	add.w	r0, r1, r2, lsl #2
700adc10: f851 2022    	ldr.w	r2, [r1, r2, lsl #2]
700adc14: 6883         	ldr	r3, [r0, #0x8]
700adc16: f647 0155    	movw	r1, #0x7855
700adc1a: f2c7 010b    	movt	r1, #0x700b
700adc1e: 2001         	movs	r0, #0x1
700adc20: f001 ff8e    	bl	0x700afb40 <_DebugP_logZone> @ imm = #0x1f1c
700adc24: e7ff         	b	0x700adc26 <PMU_profilePrintEntry+0x96> @ imm = #-0x2
700adc26: 9803         	ldr	r0, [sp, #0xc]
700adc28: 3001         	adds	r0, #0x1
700adc2a: 9003         	str	r0, [sp, #0xc]
700adc2c: e7e6         	b	0x700adbfc <PMU_profilePrintEntry+0x6c> @ imm = #-0x34
700adc2e: f646 61e1    	movw	r1, #0x6ee1
700adc32: f2c7 010b    	movt	r1, #0x700b
700adc36: 2001         	movs	r0, #0x1
700adc38: f001 ff82    	bl	0x700afb40 <_DebugP_logZone> @ imm = #0x1f04
700adc3c: e004         	b	0x700adc48 <PMU_profilePrintEntry+0xb8> @ imm = #0x8
700adc3e: e7ff         	b	0x700adc40 <PMU_profilePrintEntry+0xb0> @ imm = #-0x2
700adc40: 9804         	ldr	r0, [sp, #0x10]
700adc42: 3001         	adds	r0, #0x1
700adc44: 9004         	str	r0, [sp, #0x10]
700adc46: e7a9         	b	0x700adb9c <PMU_profilePrintEntry+0xc> @ imm = #-0xae
700adc48: b006         	add	sp, #0x18
700adc4a: bd80         	pop	{r7, pc}
700adc4c: 0000         	movs	r0, r0
700adc4e: 0000         	movs	r0, r0

700adc50 <CSL_pktdmaAccessChanPeerReg>:
700adc50: b580         	push	{r7, lr}
700adc52: b088         	sub	sp, #0x20
700adc54: 4684         	mov	r12, r0
700adc56: 980b         	ldr	r0, [sp, #0x2c]
700adc58: f8dd e028    	ldr.w	lr, [sp, #0x28]
700adc5c: f8cd c01c    	str.w	r12, [sp, #0x1c]
700adc60: 9106         	str	r1, [sp, #0x18]
700adc62: 9205         	str	r2, [sp, #0x14]
700adc64: 9304         	str	r3, [sp, #0x10]
700adc66: f88d 000f    	strb.w	r0, [sp, #0xf]
700adc6a: 2000         	movs	r0, #0x0
700adc6c: 9002         	str	r0, [sp, #0x8]
700adc6e: 9807         	ldr	r0, [sp, #0x1c]
700adc70: b150         	cbz	r0, 0x700adc88 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #0x14
700adc72: e7ff         	b	0x700adc74 <CSL_pktdmaAccessChanPeerReg+0x24> @ imm = #-0x2
700adc74: 9804         	ldr	r0, [sp, #0x10]
700adc76: b138         	cbz	r0, 0x700adc88 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #0xe
700adc78: e7ff         	b	0x700adc7a <CSL_pktdmaAccessChanPeerReg+0x2a> @ imm = #-0x2
700adc7a: 9807         	ldr	r0, [sp, #0x1c]
700adc7c: 9906         	ldr	r1, [sp, #0x18]
700adc7e: 9a0a         	ldr	r2, [sp, #0x28]
700adc80: f004 ff5e    	bl	0x700b2b40 <CSL_pktdmaIsValidChanIdx> @ imm = #0x4ebc
700adc84: b920         	cbnz	r0, 0x700adc90 <CSL_pktdmaAccessChanPeerReg+0x40> @ imm = #0x8
700adc86: e7ff         	b	0x700adc88 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #-0x2
700adc88: f04f 30ff    	mov.w	r0, #0xffffffff
700adc8c: 9002         	str	r0, [sp, #0x8]
700adc8e: e037         	b	0x700add00 <CSL_pktdmaAccessChanPeerReg+0xb0> @ imm = #0x6e
700adc90: 9805         	ldr	r0, [sp, #0x14]
700adc92: 280f         	cmp	r0, #0xf
700adc94: d82f         	bhi	0x700adcf6 <CSL_pktdmaAccessChanPeerReg+0xa6> @ imm = #0x5e
700adc96: e7ff         	b	0x700adc98 <CSL_pktdmaAccessChanPeerReg+0x48> @ imm = #-0x2
700adc98: 980a         	ldr	r0, [sp, #0x28]
700adc9a: b960         	cbnz	r0, 0x700adcb6 <CSL_pktdmaAccessChanPeerReg+0x66> @ imm = #0x18
700adc9c: e7ff         	b	0x700adc9e <CSL_pktdmaAccessChanPeerReg+0x4e> @ imm = #-0x2
700adc9e: 9807         	ldr	r0, [sp, #0x1c]
700adca0: 6900         	ldr	r0, [r0, #0x10]
700adca2: 9906         	ldr	r1, [sp, #0x18]
700adca4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700adca8: 9905         	ldr	r1, [sp, #0x14]
700adcaa: eb00 0081    	add.w	r0, r0, r1, lsl #2
700adcae: f500 7000    	add.w	r0, r0, #0x200
700adcb2: 9001         	str	r0, [sp, #0x4]
700adcb4: e00b         	b	0x700adcce <CSL_pktdmaAccessChanPeerReg+0x7e> @ imm = #0x16
700adcb6: 9807         	ldr	r0, [sp, #0x1c]
700adcb8: 6940         	ldr	r0, [r0, #0x14]
700adcba: 9906         	ldr	r1, [sp, #0x18]
700adcbc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700adcc0: 9905         	ldr	r1, [sp, #0x14]
700adcc2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700adcc6: f500 7000    	add.w	r0, r0, #0x200
700adcca: 9001         	str	r0, [sp, #0x4]
700adccc: e7ff         	b	0x700adcce <CSL_pktdmaAccessChanPeerReg+0x7e> @ imm = #-0x2
700adcce: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700adcd2: 07c0         	lsls	r0, r0, #0x1f
700adcd4: b130         	cbz	r0, 0x700adce4 <CSL_pktdmaAccessChanPeerReg+0x94> @ imm = #0xc
700adcd6: e7ff         	b	0x700adcd8 <CSL_pktdmaAccessChanPeerReg+0x88> @ imm = #-0x2
700adcd8: 9801         	ldr	r0, [sp, #0x4]
700adcda: f007 fab9    	bl	0x700b5250 <CSL_REG32_RD_RAW> @ imm = #0x7572
700adcde: 9904         	ldr	r1, [sp, #0x10]
700adce0: 6008         	str	r0, [r1]
700adce2: e005         	b	0x700adcf0 <CSL_pktdmaAccessChanPeerReg+0xa0> @ imm = #0xa
700adce4: 9801         	ldr	r0, [sp, #0x4]
700adce6: 9904         	ldr	r1, [sp, #0x10]
700adce8: 6809         	ldr	r1, [r1]
700adcea: f007 fa29    	bl	0x700b5140 <CSL_REG32_WR_RAW> @ imm = #0x7452
700adcee: e7ff         	b	0x700adcf0 <CSL_pktdmaAccessChanPeerReg+0xa0> @ imm = #-0x2
700adcf0: 2000         	movs	r0, #0x0
700adcf2: 9002         	str	r0, [sp, #0x8]
700adcf4: e003         	b	0x700adcfe <CSL_pktdmaAccessChanPeerReg+0xae> @ imm = #0x6
700adcf6: f04f 30ff    	mov.w	r0, #0xffffffff
700adcfa: 9002         	str	r0, [sp, #0x8]
700adcfc: e7ff         	b	0x700adcfe <CSL_pktdmaAccessChanPeerReg+0xae> @ imm = #-0x2
700adcfe: e7ff         	b	0x700add00 <CSL_pktdmaAccessChanPeerReg+0xb0> @ imm = #-0x2
700add00: 9802         	ldr	r0, [sp, #0x8]
700add02: b008         	add	sp, #0x20
700add04: bd80         	pop	{r7, pc}
		...
700add0e: 0000         	movs	r0, r0

700add10 <UART_fifoWrite>:
700add10: b580         	push	{r7, lr}
700add12: b08c         	sub	sp, #0x30
700add14: 900b         	str	r0, [sp, #0x2c]
700add16: 910a         	str	r1, [sp, #0x28]
700add18: 9209         	str	r2, [sp, #0x24]
700add1a: 9809         	ldr	r0, [sp, #0x24]
700add1c: 9008         	str	r0, [sp, #0x20]
700add1e: 9808         	ldr	r0, [sp, #0x20]
700add20: 9007         	str	r0, [sp, #0x1c]
700add22: 980a         	ldr	r0, [sp, #0x28]
700add24: 9006         	str	r0, [sp, #0x18]
700add26: 2000         	movs	r0, #0x0
700add28: 9005         	str	r0, [sp, #0x14]
700add2a: 9004         	str	r0, [sp, #0x10]
700add2c: f640 30b8    	movw	r0, #0xbb8
700add30: 9003         	str	r0, [sp, #0xc]
700add32: 2040         	movs	r0, #0x40
700add34: 9004         	str	r0, [sp, #0x10]
700add36: e7ff         	b	0x700add38 <UART_fifoWrite+0x28> @ imm = #-0x2
700add38: 980b         	ldr	r0, [sp, #0x2c]
700add3a: 6800         	ldr	r0, [r0]
700add3c: f005 fbd0    	bl	0x700b34e0 <UART_readLineStatus> @ imm = #0x57a0
700add40: 9005         	str	r0, [sp, #0x14]
700add42: 9803         	ldr	r0, [sp, #0xc]
700add44: 3801         	subs	r0, #0x1
700add46: 9003         	str	r0, [sp, #0xc]
700add48: e7ff         	b	0x700add4a <UART_fifoWrite+0x3a> @ imm = #-0x2
700add4a: 9805         	ldr	r0, [sp, #0x14]
700add4c: f000 0160    	and	r1, r0, #0x60
700add50: 2000         	movs	r0, #0x0
700add52: 2960         	cmp	r1, #0x60
700add54: 9002         	str	r0, [sp, #0x8]
700add56: d007         	beq	0x700add68 <UART_fifoWrite+0x58> @ imm = #0xe
700add58: e7ff         	b	0x700add5a <UART_fifoWrite+0x4a> @ imm = #-0x2
700add5a: 9903         	ldr	r1, [sp, #0xc]
700add5c: 2000         	movs	r0, #0x0
700add5e: 2900         	cmp	r1, #0x0
700add60: bfc8         	it	gt
700add62: 2001         	movgt	r0, #0x1
700add64: 9002         	str	r0, [sp, #0x8]
700add66: e7ff         	b	0x700add68 <UART_fifoWrite+0x58> @ imm = #-0x2
700add68: 9802         	ldr	r0, [sp, #0x8]
700add6a: 07c0         	lsls	r0, r0, #0x1f
700add6c: 2800         	cmp	r0, #0x0
700add6e: d1e3         	bne	0x700add38 <UART_fifoWrite+0x28> @ imm = #-0x3a
700add70: e7ff         	b	0x700add72 <UART_fifoWrite+0x62> @ imm = #-0x2
700add72: 9803         	ldr	r0, [sp, #0xc]
700add74: 2801         	cmp	r0, #0x1
700add76: db21         	blt	0x700addbc <UART_fifoWrite+0xac> @ imm = #0x42
700add78: e7ff         	b	0x700add7a <UART_fifoWrite+0x6a> @ imm = #-0x2
700add7a: e7ff         	b	0x700add7c <UART_fifoWrite+0x6c> @ imm = #-0x2
700add7c: 9904         	ldr	r1, [sp, #0x10]
700add7e: 2000         	movs	r0, #0x0
700add80: 9001         	str	r0, [sp, #0x4]
700add82: b131         	cbz	r1, 0x700add92 <UART_fifoWrite+0x82> @ imm = #0xc
700add84: e7ff         	b	0x700add86 <UART_fifoWrite+0x76> @ imm = #-0x2
700add86: 9808         	ldr	r0, [sp, #0x20]
700add88: 2800         	cmp	r0, #0x0
700add8a: bf18         	it	ne
700add8c: 2001         	movne	r0, #0x1
700add8e: 9001         	str	r0, [sp, #0x4]
700add90: e7ff         	b	0x700add92 <UART_fifoWrite+0x82> @ imm = #-0x2
700add92: 9801         	ldr	r0, [sp, #0x4]
700add94: 07c0         	lsls	r0, r0, #0x1f
700add96: b180         	cbz	r0, 0x700addba <UART_fifoWrite+0xaa> @ imm = #0x20
700add98: e7ff         	b	0x700add9a <UART_fifoWrite+0x8a> @ imm = #-0x2
700add9a: 980b         	ldr	r0, [sp, #0x2c]
700add9c: 6800         	ldr	r0, [r0]
700add9e: 9906         	ldr	r1, [sp, #0x18]
700adda0: 7809         	ldrb	r1, [r1]
700adda2: f007 f84d    	bl	0x700b4e40 <UART_putChar> @ imm = #0x709a
700adda6: 9806         	ldr	r0, [sp, #0x18]
700adda8: 3001         	adds	r0, #0x1
700addaa: 9006         	str	r0, [sp, #0x18]
700addac: 9808         	ldr	r0, [sp, #0x20]
700addae: 3801         	subs	r0, #0x1
700addb0: 9008         	str	r0, [sp, #0x20]
700addb2: 9804         	ldr	r0, [sp, #0x10]
700addb4: 3801         	subs	r0, #0x1
700addb6: 9004         	str	r0, [sp, #0x10]
700addb8: e7e0         	b	0x700add7c <UART_fifoWrite+0x6c> @ imm = #-0x40
700addba: e7ff         	b	0x700addbc <UART_fifoWrite+0xac> @ imm = #-0x2
700addbc: 9807         	ldr	r0, [sp, #0x1c]
700addbe: 9908         	ldr	r1, [sp, #0x20]
700addc0: 1a40         	subs	r0, r0, r1
700addc2: b00c         	add	sp, #0x30
700addc4: bd80         	pop	{r7, pc}
		...
700addce: 0000         	movs	r0, r0

700addd0 <tm_thread_locking_benchmark_thread>:
; {
700addd0: f248 146c    	movw	r4, #0x816c
700addd4: f24a 1588    	movw	r5, #0xa188
700addd8: f2c7 040b    	movt	r4, #0x700b
700adddc: f2c7 0508    	movt	r5, #0x7008
;       if (thread_locking_counter < ITERATION_COUNT)
700adde0: 6820         	ldr	r0, [r4]
700adde2: 281f         	cmp	r0, #0x1f
700adde4: d804         	bhi	0x700addf0 <tm_thread_locking_benchmark_thread+0x20> @ imm = #0x8
;          tm_pmu_profile_start(pmu_lock_numbers[thread_locking_counter]);
700adde6: 6820         	ldr	r0, [r4]
700adde8: eb05 1000    	add.w	r0, r5, r0, lsl #4
700addec: f007 fae0    	bl	0x700b53b0 <tm_pmu_profile_start> @ imm = #0x75c0
;       tm_suspend_scheduler();
700addf0: f006 fa26    	bl	0x700b4240 <tm_suspend_scheduler> @ imm = #0x644c
;       thread_locking_counter++;
700addf4: 6820         	ldr	r0, [r4]
700addf6: 1c41         	adds	r1, r0, #0x1
700addf8: f44f 707a    	mov.w	r0, #0x3e8
700addfc: 6021         	str	r1, [r4]
700addfe: bf00         	nop
;       for (int i = 0; i < 1000; i++)
700ade00: 3832         	subs	r0, #0x32
;          __asm__ volatile("nop");
700ade02: bf00         	nop
700ade04: bf00         	nop
700ade06: bf00         	nop
700ade08: bf00         	nop
700ade0a: bf00         	nop
700ade0c: bf00         	nop
700ade0e: bf00         	nop
700ade10: bf00         	nop
700ade12: bf00         	nop
700ade14: bf00         	nop
700ade16: bf00         	nop
700ade18: bf00         	nop
700ade1a: bf00         	nop
700ade1c: bf00         	nop
700ade1e: bf00         	nop
700ade20: bf00         	nop
700ade22: bf00         	nop
700ade24: bf00         	nop
700ade26: bf00         	nop
700ade28: bf00         	nop
700ade2a: bf00         	nop
700ade2c: bf00         	nop
700ade2e: bf00         	nop
700ade30: bf00         	nop
700ade32: bf00         	nop
700ade34: bf00         	nop
700ade36: bf00         	nop
700ade38: bf00         	nop
700ade3a: bf00         	nop
700ade3c: bf00         	nop
700ade3e: bf00         	nop
700ade40: bf00         	nop
700ade42: bf00         	nop
700ade44: bf00         	nop
700ade46: bf00         	nop
700ade48: bf00         	nop
700ade4a: bf00         	nop
700ade4c: bf00         	nop
700ade4e: bf00         	nop
700ade50: bf00         	nop
700ade52: bf00         	nop
700ade54: bf00         	nop
700ade56: bf00         	nop
700ade58: bf00         	nop
700ade5a: bf00         	nop
700ade5c: bf00         	nop
700ade5e: bf00         	nop
700ade60: bf00         	nop
700ade62: bf00         	nop
700ade64: bf00         	nop
;       for (int i = 0; i < 1000; i++)
700ade66: f47f afcb    	bne.w	0x700ade00 <tm_thread_locking_benchmark_thread+0x30> @ imm = #-0x6a
;       tm_resume_scheduler();
700ade6a: f006 f8d1    	bl	0x700b4010 <tm_resume_scheduler> @ imm = #0x61a2
;       if (thread_locking_counter < ITERATION_COUNT + 1)
700ade6e: 6820         	ldr	r0, [r4]
700ade70: 2821         	cmp	r0, #0x21
700ade72: f4bf afb5    	bhs.w	0x700adde0 <tm_thread_locking_benchmark_thread+0x10> @ imm = #-0x96
;          tm_pmu_profile_end(pmu_lock_numbers[thread_locking_counter - 1]);
700ade76: 6820         	ldr	r0, [r4]
700ade78: eb05 1000    	add.w	r0, r5, r0, lsl #4
700ade7c: 3810         	subs	r0, #0x10
700ade7e: f007 fa87    	bl	0x700b5390 <tm_pmu_profile_end> @ imm = #0x750e
700ade82: e7ad         	b	0x700adde0 <tm_thread_locking_benchmark_thread+0x10> @ imm = #-0xa6
		...

700ade90 <UART_init>:
700ade90: b580         	push	{r7, lr}
700ade92: b086         	sub	sp, #0x18
700ade94: 2000         	movs	r0, #0x0
700ade96: 9004         	str	r0, [sp, #0x10]
700ade98: e7ff         	b	0x700ade9a <UART_init+0xa> @ imm = #-0x2
700ade9a: 9804         	ldr	r0, [sp, #0x10]
700ade9c: f248 115c    	movw	r1, #0x815c
700adea0: f2c7 010b    	movt	r1, #0x700b
700adea4: 6809         	ldr	r1, [r1]
700adea6: 4288         	cmp	r0, r1
700adea8: d236         	bhs	0x700adf18 <UART_init+0x88> @ imm = #0x6c
700adeaa: e7ff         	b	0x700adeac <UART_init+0x1c> @ imm = #-0x2
700adeac: 9904         	ldr	r1, [sp, #0x10]
700adeae: f248 1024    	movw	r0, #0x8124
700adeb2: f2c7 000b    	movt	r0, #0x700b
700adeb6: 9002         	str	r0, [sp, #0x8]
700adeb8: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700adebc: 6840         	ldr	r0, [r0, #0x4]
700adebe: 9003         	str	r0, [sp, #0xc]
700adec0: 9803         	ldr	r0, [sp, #0xc]
700adec2: 2800         	cmp	r0, #0x0
700adec4: bf18         	it	ne
700adec6: 2001         	movne	r0, #0x1
700adec8: f247 7193    	movw	r1, #0x7793
700adecc: f2c7 010b    	movt	r1, #0x700b
700aded0: 466a         	mov	r2, sp
700aded2: 6011         	str	r1, [r2]
700aded4: f247 71ee    	movw	r1, #0x77ee
700aded8: f2c7 010b    	movt	r1, #0x700b
700adedc: f647 1206    	movw	r2, #0x7906
700adee0: f2c7 020b    	movt	r2, #0x700b
700adee4: 23bf         	movs	r3, #0xbf
700adee6: f002 fd93    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x2b26
700adeea: 9803         	ldr	r0, [sp, #0xc]
700adeec: f44f 715a    	mov.w	r1, #0x368
700adef0: f7f3 e800    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0xd000
700adef4: 9802         	ldr	r0, [sp, #0x8]
700adef6: 9904         	ldr	r1, [sp, #0x10]
700adef8: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700adefc: 6800         	ldr	r0, [r0]
700adefe: 2100         	movs	r1, #0x0
700adf00: f7fe f916    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x1dd4
700adf04: 9902         	ldr	r1, [sp, #0x8]
700adf06: 9a04         	ldr	r2, [sp, #0x10]
700adf08: f851 1032    	ldr.w	r1, [r1, r2, lsl #3]
700adf0c: 6008         	str	r0, [r1]
700adf0e: e7ff         	b	0x700adf10 <UART_init+0x80> @ imm = #-0x2
700adf10: 9804         	ldr	r0, [sp, #0x10]
700adf12: 3001         	adds	r0, #0x1
700adf14: 9004         	str	r0, [sp, #0x10]
700adf16: e7c0         	b	0x700ade9a <UART_init+0xa> @ imm = #-0x80
700adf18: f647 60a8    	movw	r0, #0x7ea8
700adf1c: f2c7 000b    	movt	r0, #0x700b
700adf20: 3004         	adds	r0, #0x4
700adf22: f002 f855    	bl	0x700affd0 <SemaphoreP_constructMutex> @ imm = #0x20aa
700adf26: 9005         	str	r0, [sp, #0x14]
700adf28: 9805         	ldr	r0, [sp, #0x14]
700adf2a: b938         	cbnz	r0, 0x700adf3c <UART_init+0xac> @ imm = #0xe
700adf2c: e7ff         	b	0x700adf2e <UART_init+0x9e> @ imm = #-0x2
700adf2e: f647 61a8    	movw	r1, #0x7ea8
700adf32: f2c7 010b    	movt	r1, #0x700b
700adf36: 1d08         	adds	r0, r1, #0x4
700adf38: 6008         	str	r0, [r1]
700adf3a: e7ff         	b	0x700adf3c <UART_init+0xac> @ imm = #-0x2
700adf3c: b006         	add	sp, #0x18
700adf3e: bd80         	pop	{r7, pc}

700adf40 <Udma_chCheckParams>:
700adf40: b084         	sub	sp, #0x10
700adf42: 9003         	str	r0, [sp, #0xc]
700adf44: 9102         	str	r1, [sp, #0x8]
700adf46: 9201         	str	r2, [sp, #0x4]
700adf48: 2000         	movs	r0, #0x0
700adf4a: 9000         	str	r0, [sp]
700adf4c: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700adf50: 0700         	lsls	r0, r0, #0x1c
700adf52: 2800         	cmp	r0, #0x0
700adf54: d513         	bpl	0x700adf7e <Udma_chCheckParams+0x3e> @ imm = #0x26
700adf56: e7ff         	b	0x700adf58 <Udma_chCheckParams+0x18> @ imm = #-0x2
700adf58: 9801         	ldr	r0, [sp, #0x4]
700adf5a: 6840         	ldr	r0, [r0, #0x4]
700adf5c: f510 3f80    	cmn.w	r0, #0x10000
700adf60: d008         	beq	0x700adf74 <Udma_chCheckParams+0x34> @ imm = #0x10
700adf62: e7ff         	b	0x700adf64 <Udma_chCheckParams+0x24> @ imm = #-0x2
700adf64: 9801         	ldr	r0, [sp, #0x4]
700adf66: 6840         	ldr	r0, [r0, #0x4]
700adf68: 2102         	movs	r1, #0x2
700adf6a: f6cf 71ff    	movt	r1, #0xffff
700adf6e: 4288         	cmp	r0, r1
700adf70: d104         	bne	0x700adf7c <Udma_chCheckParams+0x3c> @ imm = #0x8
700adf72: e7ff         	b	0x700adf74 <Udma_chCheckParams+0x34> @ imm = #-0x2
700adf74: f06f 0002    	mvn	r0, #0x2
700adf78: 9000         	str	r0, [sp]
700adf7a: e7ff         	b	0x700adf7c <Udma_chCheckParams+0x3c> @ imm = #-0x2
700adf7c: e7ff         	b	0x700adf7e <Udma_chCheckParams+0x3e> @ imm = #-0x2
700adf7e: f89d 0009    	ldrb.w	r0, [sp, #0x9]
700adf82: 07c0         	lsls	r0, r0, #0x1f
700adf84: b388         	cbz	r0, 0x700adfea <Udma_chCheckParams+0xaa> @ imm = #0x62
700adf86: e7ff         	b	0x700adf88 <Udma_chCheckParams+0x48> @ imm = #-0x2
700adf88: 9801         	ldr	r0, [sp, #0x4]
700adf8a: 6880         	ldr	r0, [r0, #0x8]
700adf8c: 2104         	movs	r1, #0x4
700adf8e: f6cf 71ff    	movt	r1, #0xffff
700adf92: 4288         	cmp	r0, r1
700adf94: d104         	bne	0x700adfa0 <Udma_chCheckParams+0x60> @ imm = #0x8
700adf96: e7ff         	b	0x700adf98 <Udma_chCheckParams+0x58> @ imm = #-0x2
700adf98: f06f 0002    	mvn	r0, #0x2
700adf9c: 9000         	str	r0, [sp]
700adf9e: e7ff         	b	0x700adfa0 <Udma_chCheckParams+0x60> @ imm = #-0x2
700adfa0: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700adfa4: 07c0         	lsls	r0, r0, #0x1f
700adfa6: b150         	cbz	r0, 0x700adfbe <Udma_chCheckParams+0x7e> @ imm = #0x14
700adfa8: e7ff         	b	0x700adfaa <Udma_chCheckParams+0x6a> @ imm = #-0x2
700adfaa: 9801         	ldr	r0, [sp, #0x4]
700adfac: 6880         	ldr	r0, [r0, #0x8]
700adfae: 2804         	cmp	r0, #0x4
700adfb0: d304         	blo	0x700adfbc <Udma_chCheckParams+0x7c> @ imm = #0x8
700adfb2: e7ff         	b	0x700adfb4 <Udma_chCheckParams+0x74> @ imm = #-0x2
700adfb4: f06f 0002    	mvn	r0, #0x2
700adfb8: 9000         	str	r0, [sp]
700adfba: e7ff         	b	0x700adfbc <Udma_chCheckParams+0x7c> @ imm = #-0x2
700adfbc: e7ff         	b	0x700adfbe <Udma_chCheckParams+0x7e> @ imm = #-0x2
700adfbe: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700adfc2: 0780         	lsls	r0, r0, #0x1e
700adfc4: 2800         	cmp	r0, #0x0
700adfc6: d50f         	bpl	0x700adfe8 <Udma_chCheckParams+0xa8> @ imm = #0x1e
700adfc8: e7ff         	b	0x700adfca <Udma_chCheckParams+0x8a> @ imm = #-0x2
700adfca: 9801         	ldr	r0, [sp, #0x4]
700adfcc: 6880         	ldr	r0, [r0, #0x8]
700adfce: 2804         	cmp	r0, #0x4
700adfd0: d305         	blo	0x700adfde <Udma_chCheckParams+0x9e> @ imm = #0xa
700adfd2: e7ff         	b	0x700adfd4 <Udma_chCheckParams+0x94> @ imm = #-0x2
700adfd4: 9801         	ldr	r0, [sp, #0x4]
700adfd6: 6880         	ldr	r0, [r0, #0x8]
700adfd8: 2808         	cmp	r0, #0x8
700adfda: d304         	blo	0x700adfe6 <Udma_chCheckParams+0xa6> @ imm = #0x8
700adfdc: e7ff         	b	0x700adfde <Udma_chCheckParams+0x9e> @ imm = #-0x2
700adfde: f06f 0002    	mvn	r0, #0x2
700adfe2: 9000         	str	r0, [sp]
700adfe4: e7ff         	b	0x700adfe6 <Udma_chCheckParams+0xa6> @ imm = #-0x2
700adfe6: e7ff         	b	0x700adfe8 <Udma_chCheckParams+0xa8> @ imm = #-0x2
700adfe8: e7ff         	b	0x700adfea <Udma_chCheckParams+0xaa> @ imm = #-0x2
700adfea: 9800         	ldr	r0, [sp]
700adfec: b004         	add	sp, #0x10
700adfee: 4770         	bx	lr

700adff0 <Udma_getMappedChRingAttributes>:
700adff0: b087         	sub	sp, #0x1c
700adff2: 9006         	str	r0, [sp, #0x18]
700adff4: 9105         	str	r1, [sp, #0x14]
700adff6: 9204         	str	r2, [sp, #0x10]
700adff8: 9303         	str	r3, [sp, #0xc]
700adffa: 2000         	movs	r0, #0x0
700adffc: 9001         	str	r0, [sp, #0x4]
700adffe: 9000         	str	r0, [sp]
700ae000: 9805         	ldr	r0, [sp, #0x14]
700ae002: 2803         	cmp	r0, #0x3
700ae004: d81e         	bhi	0x700ae044 <Udma_getMappedChRingAttributes+0x54> @ imm = #0x3c
700ae006: e7ff         	b	0x700ae008 <Udma_getMappedChRingAttributes+0x18> @ imm = #-0x2
700ae008: 9804         	ldr	r0, [sp, #0x10]
700ae00a: 2810         	cmp	r0, #0x10
700ae00c: d304         	blo	0x700ae018 <Udma_getMappedChRingAttributes+0x28> @ imm = #0x8
700ae00e: e7ff         	b	0x700ae010 <Udma_getMappedChRingAttributes+0x20> @ imm = #-0x2
700ae010: 9804         	ldr	r0, [sp, #0x10]
700ae012: 282a         	cmp	r0, #0x2a
700ae014: d304         	blo	0x700ae020 <Udma_getMappedChRingAttributes+0x30> @ imm = #0x8
700ae016: e7ff         	b	0x700ae018 <Udma_getMappedChRingAttributes+0x28> @ imm = #-0x2
700ae018: f06f 0002    	mvn	r0, #0x2
700ae01c: 9000         	str	r0, [sp]
700ae01e: e7ff         	b	0x700ae020 <Udma_getMappedChRingAttributes+0x30> @ imm = #-0x2
700ae020: 9800         	ldr	r0, [sp]
700ae022: b970         	cbnz	r0, 0x700ae042 <Udma_getMappedChRingAttributes+0x52> @ imm = #0x1c
700ae024: e7ff         	b	0x700ae026 <Udma_getMappedChRingAttributes+0x36> @ imm = #-0x2
700ae026: 9804         	ldr	r0, [sp, #0x10]
700ae028: 3810         	subs	r0, #0x10
700ae02a: 9001         	str	r0, [sp, #0x4]
700ae02c: 9801         	ldr	r0, [sp, #0x4]
700ae02e: eb00 0140    	add.w	r1, r0, r0, lsl #1
700ae032: f646 40a8    	movw	r0, #0x6ca8
700ae036: f2c7 000b    	movt	r0, #0x700b
700ae03a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae03e: 9002         	str	r0, [sp, #0x8]
700ae040: e7ff         	b	0x700ae042 <Udma_getMappedChRingAttributes+0x52> @ imm = #-0x2
700ae042: e01d         	b	0x700ae080 <Udma_getMappedChRingAttributes+0x90> @ imm = #0x3a
700ae044: 9804         	ldr	r0, [sp, #0x10]
700ae046: 2810         	cmp	r0, #0x10
700ae048: d304         	blo	0x700ae054 <Udma_getMappedChRingAttributes+0x64> @ imm = #0x8
700ae04a: e7ff         	b	0x700ae04c <Udma_getMappedChRingAttributes+0x5c> @ imm = #-0x2
700ae04c: 9804         	ldr	r0, [sp, #0x10]
700ae04e: 281d         	cmp	r0, #0x1d
700ae050: d304         	blo	0x700ae05c <Udma_getMappedChRingAttributes+0x6c> @ imm = #0x8
700ae052: e7ff         	b	0x700ae054 <Udma_getMappedChRingAttributes+0x64> @ imm = #-0x2
700ae054: f06f 0002    	mvn	r0, #0x2
700ae058: 9000         	str	r0, [sp]
700ae05a: e7ff         	b	0x700ae05c <Udma_getMappedChRingAttributes+0x6c> @ imm = #-0x2
700ae05c: 9800         	ldr	r0, [sp]
700ae05e: b970         	cbnz	r0, 0x700ae07e <Udma_getMappedChRingAttributes+0x8e> @ imm = #0x1c
700ae060: e7ff         	b	0x700ae062 <Udma_getMappedChRingAttributes+0x72> @ imm = #-0x2
700ae062: 9804         	ldr	r0, [sp, #0x10]
700ae064: 3810         	subs	r0, #0x10
700ae066: 9001         	str	r0, [sp, #0x4]
700ae068: 9801         	ldr	r0, [sp, #0x4]
700ae06a: eb00 0140    	add.w	r1, r0, r0, lsl #1
700ae06e: f646 60e4    	movw	r0, #0x6ee4
700ae072: f2c7 000b    	movt	r0, #0x700b
700ae076: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae07a: 9002         	str	r0, [sp, #0x8]
700ae07c: e7ff         	b	0x700ae07e <Udma_getMappedChRingAttributes+0x8e> @ imm = #-0x2
700ae07e: e7ff         	b	0x700ae080 <Udma_getMappedChRingAttributes+0x90> @ imm = #-0x2
700ae080: 9800         	ldr	r0, [sp]
700ae082: b948         	cbnz	r0, 0x700ae098 <Udma_getMappedChRingAttributes+0xa8> @ imm = #0x12
700ae084: e7ff         	b	0x700ae086 <Udma_getMappedChRingAttributes+0x96> @ imm = #-0x2
700ae086: 9903         	ldr	r1, [sp, #0xc]
700ae088: 9b02         	ldr	r3, [sp, #0x8]
700ae08a: 6818         	ldr	r0, [r3]
700ae08c: 685a         	ldr	r2, [r3, #0x4]
700ae08e: 689b         	ldr	r3, [r3, #0x8]
700ae090: 608b         	str	r3, [r1, #0x8]
700ae092: 604a         	str	r2, [r1, #0x4]
700ae094: 6008         	str	r0, [r1]
700ae096: e7ff         	b	0x700ae098 <Udma_getMappedChRingAttributes+0xa8> @ imm = #-0x2
700ae098: 9800         	ldr	r0, [sp]
700ae09a: b007         	add	sp, #0x1c
700ae09c: 4770         	bx	lr
700ae09e: 0000         	movs	r0, r0

700ae0a0 <UdmaChRxPrms_init>:
700ae0a0: b083         	sub	sp, #0xc
700ae0a2: 9002         	str	r0, [sp, #0x8]
700ae0a4: 9101         	str	r1, [sp, #0x4]
700ae0a6: 9802         	ldr	r0, [sp, #0x8]
700ae0a8: 2800         	cmp	r0, #0x0
700ae0aa: d04d         	beq	0x700ae148 <UdmaChRxPrms_init+0xa8> @ imm = #0x9a
700ae0ac: e7ff         	b	0x700ae0ae <UdmaChRxPrms_init+0xe> @ imm = #-0x2
700ae0ae: 9902         	ldr	r1, [sp, #0x8]
700ae0b0: 2000         	movs	r0, #0x0
700ae0b2: 7008         	strb	r0, [r1]
700ae0b4: 9902         	ldr	r1, [sp, #0x8]
700ae0b6: 7048         	strb	r0, [r1, #0x1]
700ae0b8: 9902         	ldr	r1, [sp, #0x8]
700ae0ba: 2002         	movs	r0, #0x2
700ae0bc: 7088         	strb	r0, [r1, #0x2]
700ae0be: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae0c2: 0740         	lsls	r0, r0, #0x1d
700ae0c4: 2800         	cmp	r0, #0x0
700ae0c6: d504         	bpl	0x700ae0d2 <UdmaChRxPrms_init+0x32> @ imm = #0x8
700ae0c8: e7ff         	b	0x700ae0ca <UdmaChRxPrms_init+0x2a> @ imm = #-0x2
700ae0ca: 9902         	ldr	r1, [sp, #0x8]
700ae0cc: 200c         	movs	r0, #0xc
700ae0ce: 7088         	strb	r0, [r1, #0x2]
700ae0d0: e7ff         	b	0x700ae0d2 <UdmaChRxPrms_init+0x32> @ imm = #-0x2
700ae0d2: 9902         	ldr	r1, [sp, #0x8]
700ae0d4: 2010         	movs	r0, #0x10
700ae0d6: 8088         	strh	r0, [r1, #0x4]
700ae0d8: 9902         	ldr	r1, [sp, #0x8]
700ae0da: 2004         	movs	r0, #0x4
700ae0dc: 7188         	strb	r0, [r1, #0x6]
700ae0de: 9902         	ldr	r1, [sp, #0x8]
700ae0e0: 71c8         	strb	r0, [r1, #0x7]
700ae0e2: 9802         	ldr	r0, [sp, #0x8]
700ae0e4: 2100         	movs	r1, #0x0
700ae0e6: 9100         	str	r1, [sp]
700ae0e8: 7201         	strb	r1, [r0, #0x8]
700ae0ea: 9a02         	ldr	r2, [sp, #0x8]
700ae0ec: 2001         	movs	r0, #0x1
700ae0ee: 7250         	strb	r0, [r2, #0x9]
700ae0f0: 9a02         	ldr	r2, [sp, #0x8]
700ae0f2: 8151         	strh	r1, [r2, #0xa]
700ae0f4: 9a02         	ldr	r2, [sp, #0x8]
700ae0f6: 8191         	strh	r1, [r2, #0xc]
700ae0f8: 9a02         	ldr	r2, [sp, #0x8]
700ae0fa: 7391         	strb	r1, [r2, #0xe]
700ae0fc: 9a02         	ldr	r2, [sp, #0x8]
700ae0fe: 73d1         	strb	r1, [r2, #0xf]
700ae100: 9a02         	ldr	r2, [sp, #0x8]
700ae102: 7410         	strb	r0, [r2, #0x10]
700ae104: 9a02         	ldr	r2, [sp, #0x8]
700ae106: 7451         	strb	r1, [r2, #0x11]
700ae108: 9a02         	ldr	r2, [sp, #0x8]
700ae10a: 7491         	strb	r1, [r2, #0x12]
700ae10c: 9a02         	ldr	r2, [sp, #0x8]
700ae10e: 74d1         	strb	r1, [r2, #0x13]
700ae110: 9902         	ldr	r1, [sp, #0x8]
700ae112: 6148         	str	r0, [r1, #0x14]
700ae114: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae118: 0600         	lsls	r0, r0, #0x18
700ae11a: 2800         	cmp	r0, #0x0
700ae11c: d504         	bpl	0x700ae128 <UdmaChRxPrms_init+0x88> @ imm = #0x8
700ae11e: e7ff         	b	0x700ae120 <UdmaChRxPrms_init+0x80> @ imm = #-0x2
700ae120: 9902         	ldr	r1, [sp, #0x8]
700ae122: 2003         	movs	r0, #0x3
700ae124: 7608         	strb	r0, [r1, #0x18]
700ae126: e00e         	b	0x700ae146 <UdmaChRxPrms_init+0xa6> @ imm = #0x1c
700ae128: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae12c: 0640         	lsls	r0, r0, #0x19
700ae12e: 2800         	cmp	r0, #0x0
700ae130: d504         	bpl	0x700ae13c <UdmaChRxPrms_init+0x9c> @ imm = #0x8
700ae132: e7ff         	b	0x700ae134 <UdmaChRxPrms_init+0x94> @ imm = #-0x2
700ae134: 9902         	ldr	r1, [sp, #0x8]
700ae136: 2003         	movs	r0, #0x3
700ae138: 7608         	strb	r0, [r1, #0x18]
700ae13a: e003         	b	0x700ae144 <UdmaChRxPrms_init+0xa4> @ imm = #0x6
700ae13c: 9902         	ldr	r1, [sp, #0x8]
700ae13e: 2001         	movs	r0, #0x1
700ae140: 7608         	strb	r0, [r1, #0x18]
700ae142: e7ff         	b	0x700ae144 <UdmaChRxPrms_init+0xa4> @ imm = #-0x2
700ae144: e7ff         	b	0x700ae146 <UdmaChRxPrms_init+0xa6> @ imm = #-0x2
700ae146: e7ff         	b	0x700ae148 <UdmaChRxPrms_init+0xa8> @ imm = #-0x2
700ae148: b003         	add	sp, #0xc
700ae14a: 4770         	bx	lr
700ae14c: 0000         	movs	r0, r0
700ae14e: 0000         	movs	r0, r0

700ae150 <UdmaChTxPrms_init>:
700ae150: b082         	sub	sp, #0x8
700ae152: 9001         	str	r0, [sp, #0x4]
700ae154: 9100         	str	r1, [sp]
700ae156: 9801         	ldr	r0, [sp, #0x4]
700ae158: 2800         	cmp	r0, #0x0
700ae15a: d04d         	beq	0x700ae1f8 <UdmaChTxPrms_init+0xa8> @ imm = #0x9a
700ae15c: e7ff         	b	0x700ae15e <UdmaChTxPrms_init+0xe> @ imm = #-0x2
700ae15e: 9901         	ldr	r1, [sp, #0x4]
700ae160: 2000         	movs	r0, #0x0
700ae162: 7008         	strb	r0, [r1]
700ae164: 9901         	ldr	r1, [sp, #0x4]
700ae166: 7048         	strb	r0, [r1, #0x1]
700ae168: 9901         	ldr	r1, [sp, #0x4]
700ae16a: 7088         	strb	r0, [r1, #0x2]
700ae16c: 9901         	ldr	r1, [sp, #0x4]
700ae16e: 70c8         	strb	r0, [r1, #0x3]
700ae170: 9901         	ldr	r1, [sp, #0x4]
700ae172: 2002         	movs	r0, #0x2
700ae174: 7108         	strb	r0, [r1, #0x4]
700ae176: f89d 0000    	ldrb.w	r0, [sp]
700ae17a: 0740         	lsls	r0, r0, #0x1d
700ae17c: 2800         	cmp	r0, #0x0
700ae17e: d504         	bpl	0x700ae18a <UdmaChTxPrms_init+0x3a> @ imm = #0x8
700ae180: e7ff         	b	0x700ae182 <UdmaChTxPrms_init+0x32> @ imm = #-0x2
700ae182: 9901         	ldr	r1, [sp, #0x4]
700ae184: 200c         	movs	r0, #0xc
700ae186: 7108         	strb	r0, [r1, #0x4]
700ae188: e7ff         	b	0x700ae18a <UdmaChTxPrms_init+0x3a> @ imm = #-0x2
700ae18a: 9901         	ldr	r1, [sp, #0x4]
700ae18c: 2010         	movs	r0, #0x10
700ae18e: 80c8         	strh	r0, [r1, #0x6]
700ae190: 9901         	ldr	r1, [sp, #0x4]
700ae192: 2004         	movs	r0, #0x4
700ae194: 7208         	strb	r0, [r1, #0x8]
700ae196: 9901         	ldr	r1, [sp, #0x4]
700ae198: 7248         	strb	r0, [r1, #0x9]
700ae19a: 9901         	ldr	r1, [sp, #0x4]
700ae19c: 2000         	movs	r0, #0x0
700ae19e: 7288         	strb	r0, [r1, #0xa]
700ae1a0: 9a01         	ldr	r2, [sp, #0x4]
700ae1a2: 2101         	movs	r1, #0x1
700ae1a4: 72d1         	strb	r1, [r2, #0xb]
700ae1a6: 9901         	ldr	r1, [sp, #0x4]
700ae1a8: 7308         	strb	r0, [r1, #0xc]
700ae1aa: f89d 0000    	ldrb.w	r0, [sp]
700ae1ae: ea4f 6000    	lsl.w	r0, r0, #0x18
700ae1b2: 2800         	cmp	r0, #0x0
700ae1b4: d507         	bpl	0x700ae1c6 <UdmaChTxPrms_init+0x76> @ imm = #0xe
700ae1b6: e7ff         	b	0x700ae1b8 <UdmaChTxPrms_init+0x68> @ imm = #-0x2
700ae1b8: 9901         	ldr	r1, [sp, #0x4]
700ae1ba: 2000         	movs	r0, #0x0
700ae1bc: 81c8         	strh	r0, [r1, #0xe]
700ae1be: 9901         	ldr	r1, [sp, #0x4]
700ae1c0: 2003         	movs	r0, #0x3
700ae1c2: 7408         	strb	r0, [r1, #0x10]
700ae1c4: e014         	b	0x700ae1f0 <UdmaChTxPrms_init+0xa0> @ imm = #0x28
700ae1c6: f89d 0000    	ldrb.w	r0, [sp]
700ae1ca: 0640         	lsls	r0, r0, #0x19
700ae1cc: 2800         	cmp	r0, #0x0
700ae1ce: d507         	bpl	0x700ae1e0 <UdmaChTxPrms_init+0x90> @ imm = #0xe
700ae1d0: e7ff         	b	0x700ae1d2 <UdmaChTxPrms_init+0x82> @ imm = #-0x2
700ae1d2: 9901         	ldr	r1, [sp, #0x4]
700ae1d4: 2000         	movs	r0, #0x0
700ae1d6: 81c8         	strh	r0, [r1, #0xe]
700ae1d8: 9901         	ldr	r1, [sp, #0x4]
700ae1da: 2003         	movs	r0, #0x3
700ae1dc: 7408         	strb	r0, [r1, #0x10]
700ae1de: e006         	b	0x700ae1ee <UdmaChTxPrms_init+0x9e> @ imm = #0xc
700ae1e0: 9901         	ldr	r1, [sp, #0x4]
700ae1e2: 20c0         	movs	r0, #0xc0
700ae1e4: 81c8         	strh	r0, [r1, #0xe]
700ae1e6: 9901         	ldr	r1, [sp, #0x4]
700ae1e8: 2001         	movs	r0, #0x1
700ae1ea: 7408         	strb	r0, [r1, #0x10]
700ae1ec: e7ff         	b	0x700ae1ee <UdmaChTxPrms_init+0x9e> @ imm = #-0x2
700ae1ee: e7ff         	b	0x700ae1f0 <UdmaChTxPrms_init+0xa0> @ imm = #-0x2
700ae1f0: 9901         	ldr	r1, [sp, #0x4]
700ae1f2: 2000         	movs	r0, #0x0
700ae1f4: 7448         	strb	r0, [r1, #0x11]
700ae1f6: e7ff         	b	0x700ae1f8 <UdmaChTxPrms_init+0xa8> @ imm = #-0x2
700ae1f8: b002         	add	sp, #0x8
700ae1fa: 4770         	bx	lr
700ae1fc: 0000         	movs	r0, r0
700ae1fe: 0000         	movs	r0, r0

700ae200 <Udma_chDisable>:
700ae200: b580         	push	{r7, lr}
700ae202: b086         	sub	sp, #0x18
700ae204: 9005         	str	r0, [sp, #0x14]
700ae206: 9104         	str	r1, [sp, #0x10]
700ae208: 2000         	movs	r0, #0x0
700ae20a: 9003         	str	r0, [sp, #0xc]
700ae20c: 9805         	ldr	r0, [sp, #0x14]
700ae20e: 9001         	str	r0, [sp, #0x4]
700ae210: 9801         	ldr	r0, [sp, #0x4]
700ae212: b150         	cbz	r0, 0x700ae22a <Udma_chDisable+0x2a> @ imm = #0x14
700ae214: e7ff         	b	0x700ae216 <Udma_chDisable+0x16> @ imm = #-0x2
700ae216: 9801         	ldr	r0, [sp, #0x4]
700ae218: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700ae21c: f64a 31cd    	movw	r1, #0xabcd
700ae220: f6ca 31dc    	movt	r1, #0xabdc
700ae224: 4288         	cmp	r0, r1
700ae226: d004         	beq	0x700ae232 <Udma_chDisable+0x32> @ imm = #0x8
700ae228: e7ff         	b	0x700ae22a <Udma_chDisable+0x2a> @ imm = #-0x2
700ae22a: f06f 0001    	mvn	r0, #0x1
700ae22e: 9003         	str	r0, [sp, #0xc]
700ae230: e7ff         	b	0x700ae232 <Udma_chDisable+0x32> @ imm = #-0x2
700ae232: 9803         	ldr	r0, [sp, #0xc]
700ae234: b9a8         	cbnz	r0, 0x700ae262 <Udma_chDisable+0x62> @ imm = #0x2a
700ae236: e7ff         	b	0x700ae238 <Udma_chDisable+0x38> @ imm = #-0x2
700ae238: 9801         	ldr	r0, [sp, #0x4]
700ae23a: 6e80         	ldr	r0, [r0, #0x68]
700ae23c: 9002         	str	r0, [sp, #0x8]
700ae23e: 9802         	ldr	r0, [sp, #0x8]
700ae240: b150         	cbz	r0, 0x700ae258 <Udma_chDisable+0x58> @ imm = #0x14
700ae242: e7ff         	b	0x700ae244 <Udma_chDisable+0x44> @ imm = #-0x2
700ae244: 9802         	ldr	r0, [sp, #0x8]
700ae246: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ae24a: f64a 31cd    	movw	r1, #0xabcd
700ae24e: f6ca 31dc    	movt	r1, #0xabdc
700ae252: 4288         	cmp	r0, r1
700ae254: d004         	beq	0x700ae260 <Udma_chDisable+0x60> @ imm = #0x8
700ae256: e7ff         	b	0x700ae258 <Udma_chDisable+0x58> @ imm = #-0x2
700ae258: f04f 30ff    	mov.w	r0, #0xffffffff
700ae25c: 9003         	str	r0, [sp, #0xc]
700ae25e: e7ff         	b	0x700ae260 <Udma_chDisable+0x60> @ imm = #-0x2
700ae260: e7ff         	b	0x700ae262 <Udma_chDisable+0x62> @ imm = #-0x2
700ae262: 9803         	ldr	r0, [sp, #0xc]
700ae264: b9f8         	cbnz	r0, 0x700ae2a6 <Udma_chDisable+0xa6> @ imm = #0x3e
700ae266: e7ff         	b	0x700ae268 <Udma_chDisable+0x68> @ imm = #-0x2
700ae268: 9801         	ldr	r0, [sp, #0x4]
700ae26a: 7800         	ldrb	r0, [r0]
700ae26c: 0740         	lsls	r0, r0, #0x1d
700ae26e: 2800         	cmp	r0, #0x0
700ae270: d506         	bpl	0x700ae280 <Udma_chDisable+0x80> @ imm = #0xc
700ae272: e7ff         	b	0x700ae274 <Udma_chDisable+0x74> @ imm = #-0x2
700ae274: 9801         	ldr	r0, [sp, #0x4]
700ae276: 9904         	ldr	r1, [sp, #0x10]
700ae278: f7f7 fc92    	bl	0x700a5ba0 <Udma_chDisableBlkCpyChan> @ imm = #-0x86dc
700ae27c: 9003         	str	r0, [sp, #0xc]
700ae27e: e011         	b	0x700ae2a4 <Udma_chDisable+0xa4> @ imm = #0x22
700ae280: 9801         	ldr	r0, [sp, #0x4]
700ae282: 7800         	ldrb	r0, [r0]
700ae284: 07c0         	lsls	r0, r0, #0x1f
700ae286: b130         	cbz	r0, 0x700ae296 <Udma_chDisable+0x96> @ imm = #0xc
700ae288: e7ff         	b	0x700ae28a <Udma_chDisable+0x8a> @ imm = #-0x2
700ae28a: 9801         	ldr	r0, [sp, #0x4]
700ae28c: 9904         	ldr	r1, [sp, #0x10]
700ae28e: f7f3 fe3f    	bl	0x700a1f10 <Udma_chDisableTxChan> @ imm = #-0xc382
700ae292: 9003         	str	r0, [sp, #0xc]
700ae294: e005         	b	0x700ae2a2 <Udma_chDisable+0xa2> @ imm = #0xa
700ae296: 9801         	ldr	r0, [sp, #0x4]
700ae298: 9904         	ldr	r1, [sp, #0x10]
700ae29a: f7f5 f921    	bl	0x700a34e0 <Udma_chDisableRxChan> @ imm = #-0xadbe
700ae29e: 9003         	str	r0, [sp, #0xc]
700ae2a0: e7ff         	b	0x700ae2a2 <Udma_chDisable+0xa2> @ imm = #-0x2
700ae2a2: e7ff         	b	0x700ae2a4 <Udma_chDisable+0xa4> @ imm = #-0x2
700ae2a4: e7ff         	b	0x700ae2a6 <Udma_chDisable+0xa6> @ imm = #-0x2
700ae2a6: 9803         	ldr	r0, [sp, #0xc]
700ae2a8: b006         	add	sp, #0x18
700ae2aa: bd80         	pop	{r7, pc}
700ae2ac: 0000         	movs	r0, r0
700ae2ae: 0000         	movs	r0, r0

700ae2b0 <_tx_mutex_create>:
700ae2b0: b580         	push	{r7, lr}
700ae2b2: b086         	sub	sp, #0x18
700ae2b4: 9005         	str	r0, [sp, #0x14]
700ae2b6: 9104         	str	r1, [sp, #0x10]
700ae2b8: 9203         	str	r2, [sp, #0xc]
700ae2ba: 9805         	ldr	r0, [sp, #0x14]
700ae2bc: 2134         	movs	r1, #0x34
700ae2be: f7f2 ee1a    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0xd3cc
700ae2c2: 9804         	ldr	r0, [sp, #0x10]
700ae2c4: 9905         	ldr	r1, [sp, #0x14]
700ae2c6: 6048         	str	r0, [r1, #0x4]
700ae2c8: 9803         	ldr	r0, [sp, #0xc]
700ae2ca: 9905         	ldr	r1, [sp, #0x14]
700ae2cc: 6108         	str	r0, [r1, #0x10]
700ae2ce: f7f4 eca2    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0xb6bc
700ae2d2: 9002         	str	r0, [sp, #0x8]
700ae2d4: 9905         	ldr	r1, [sp, #0x14]
700ae2d6: f245 4045    	movw	r0, #0x5445
700ae2da: f6c4 5055    	movt	r0, #0x4d55
700ae2de: 6008         	str	r0, [r1]
700ae2e0: f64a 2178    	movw	r1, #0xaa78
700ae2e4: f2c7 0108    	movt	r1, #0x7008
700ae2e8: f241 4021    	movw	r0, #0x1421
700ae2ec: f2c7 000b    	movt	r0, #0x700b
700ae2f0: 6008         	str	r0, [r1]
700ae2f2: f247 10f8    	movw	r0, #0x71f8
700ae2f6: f2c7 0008    	movt	r0, #0x7008
700ae2fa: 6800         	ldr	r0, [r0]
700ae2fc: b958         	cbnz	r0, 0x700ae316 <_tx_mutex_create+0x66> @ imm = #0x16
700ae2fe: e7ff         	b	0x700ae300 <_tx_mutex_create+0x50> @ imm = #-0x2
700ae300: 9805         	ldr	r0, [sp, #0x14]
700ae302: f247 11fc    	movw	r1, #0x71fc
700ae306: f2c7 0108    	movt	r1, #0x7008
700ae30a: 6008         	str	r0, [r1]
700ae30c: 9805         	ldr	r0, [sp, #0x14]
700ae30e: 6200         	str	r0, [r0, #0x20]
700ae310: 9805         	ldr	r0, [sp, #0x14]
700ae312: 6240         	str	r0, [r0, #0x24]
700ae314: e015         	b	0x700ae342 <_tx_mutex_create+0x92> @ imm = #0x2a
700ae316: f247 10fc    	movw	r0, #0x71fc
700ae31a: f2c7 0008    	movt	r0, #0x7008
700ae31e: 6800         	ldr	r0, [r0]
700ae320: 9001         	str	r0, [sp, #0x4]
700ae322: 9801         	ldr	r0, [sp, #0x4]
700ae324: 6a40         	ldr	r0, [r0, #0x24]
700ae326: 9000         	str	r0, [sp]
700ae328: 9805         	ldr	r0, [sp, #0x14]
700ae32a: 9901         	ldr	r1, [sp, #0x4]
700ae32c: 6248         	str	r0, [r1, #0x24]
700ae32e: 9805         	ldr	r0, [sp, #0x14]
700ae330: 9900         	ldr	r1, [sp]
700ae332: 6208         	str	r0, [r1, #0x20]
700ae334: 9800         	ldr	r0, [sp]
700ae336: 9905         	ldr	r1, [sp, #0x14]
700ae338: 6248         	str	r0, [r1, #0x24]
700ae33a: 9801         	ldr	r0, [sp, #0x4]
700ae33c: 9905         	ldr	r1, [sp, #0x14]
700ae33e: 6208         	str	r0, [r1, #0x20]
700ae340: e7ff         	b	0x700ae342 <_tx_mutex_create+0x92> @ imm = #-0x2
700ae342: f247 11f8    	movw	r1, #0x71f8
700ae346: f2c7 0108    	movt	r1, #0x7008
700ae34a: 6808         	ldr	r0, [r1]
700ae34c: 3001         	adds	r0, #0x1
700ae34e: 6008         	str	r0, [r1]
700ae350: 9802         	ldr	r0, [sp, #0x8]
700ae352: f7f4 ede0    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xb440
700ae356: 2000         	movs	r0, #0x0
700ae358: b006         	add	sp, #0x18
700ae35a: bd80         	pop	{r7, pc}
700ae35c: 0000         	movs	r0, r0
700ae35e: 0000         	movs	r0, r0

700ae360 <_tx_semaphore_ceiling_put>:
700ae360: b580         	push	{r7, lr}
700ae362: b088         	sub	sp, #0x20
700ae364: 9007         	str	r0, [sp, #0x1c]
700ae366: 9106         	str	r1, [sp, #0x18]
700ae368: 2000         	movs	r0, #0x0
700ae36a: 9000         	str	r0, [sp]
700ae36c: f7f4 ec52    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0xb75c
700ae370: 9005         	str	r0, [sp, #0x14]
700ae372: 9807         	ldr	r0, [sp, #0x1c]
700ae374: 6900         	ldr	r0, [r0, #0x10]
700ae376: 9003         	str	r0, [sp, #0xc]
700ae378: 9803         	ldr	r0, [sp, #0xc]
700ae37a: b9b8         	cbnz	r0, 0x700ae3ac <_tx_semaphore_ceiling_put+0x4c> @ imm = #0x2e
700ae37c: e7ff         	b	0x700ae37e <_tx_semaphore_ceiling_put+0x1e> @ imm = #-0x2
700ae37e: 9807         	ldr	r0, [sp, #0x1c]
700ae380: 6880         	ldr	r0, [r0, #0x8]
700ae382: 9906         	ldr	r1, [sp, #0x18]
700ae384: 4288         	cmp	r0, r1
700ae386: d306         	blo	0x700ae396 <_tx_semaphore_ceiling_put+0x36> @ imm = #0xc
700ae388: e7ff         	b	0x700ae38a <_tx_semaphore_ceiling_put+0x2a> @ imm = #-0x2
700ae38a: 9805         	ldr	r0, [sp, #0x14]
700ae38c: f7f4 edc2    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xb47c
700ae390: 2021         	movs	r0, #0x21
700ae392: 9000         	str	r0, [sp]
700ae394: e009         	b	0x700ae3aa <_tx_semaphore_ceiling_put+0x4a> @ imm = #0x12
700ae396: 9907         	ldr	r1, [sp, #0x1c]
700ae398: 6888         	ldr	r0, [r1, #0x8]
700ae39a: 3001         	adds	r0, #0x1
700ae39c: 6088         	str	r0, [r1, #0x8]
700ae39e: 9805         	ldr	r0, [sp, #0x14]
700ae3a0: f7f4 edb8    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xb490
700ae3a4: 2000         	movs	r0, #0x0
700ae3a6: 9000         	str	r0, [sp]
700ae3a8: e7ff         	b	0x700ae3aa <_tx_semaphore_ceiling_put+0x4a> @ imm = #-0x2
700ae3aa: e02c         	b	0x700ae406 <_tx_semaphore_ceiling_put+0xa6> @ imm = #0x58
700ae3ac: 9807         	ldr	r0, [sp, #0x1c]
700ae3ae: 68c0         	ldr	r0, [r0, #0xc]
700ae3b0: 9004         	str	r0, [sp, #0x10]
700ae3b2: 9803         	ldr	r0, [sp, #0xc]
700ae3b4: 3801         	subs	r0, #0x1
700ae3b6: 9003         	str	r0, [sp, #0xc]
700ae3b8: 9803         	ldr	r0, [sp, #0xc]
700ae3ba: b920         	cbnz	r0, 0x700ae3c6 <_tx_semaphore_ceiling_put+0x66> @ imm = #0x8
700ae3bc: e7ff         	b	0x700ae3be <_tx_semaphore_ceiling_put+0x5e> @ imm = #-0x2
700ae3be: 9907         	ldr	r1, [sp, #0x1c]
700ae3c0: 2000         	movs	r0, #0x0
700ae3c2: 60c8         	str	r0, [r1, #0xc]
700ae3c4: e00f         	b	0x700ae3e6 <_tx_semaphore_ceiling_put+0x86> @ imm = #0x1e
700ae3c6: 9804         	ldr	r0, [sp, #0x10]
700ae3c8: 6f40         	ldr	r0, [r0, #0x74]
700ae3ca: 9002         	str	r0, [sp, #0x8]
700ae3cc: 9802         	ldr	r0, [sp, #0x8]
700ae3ce: 9907         	ldr	r1, [sp, #0x1c]
700ae3d0: 60c8         	str	r0, [r1, #0xc]
700ae3d2: 9804         	ldr	r0, [sp, #0x10]
700ae3d4: 6f80         	ldr	r0, [r0, #0x78]
700ae3d6: 9001         	str	r0, [sp, #0x4]
700ae3d8: 9801         	ldr	r0, [sp, #0x4]
700ae3da: 9902         	ldr	r1, [sp, #0x8]
700ae3dc: 6788         	str	r0, [r1, #0x78]
700ae3de: 9802         	ldr	r0, [sp, #0x8]
700ae3e0: 9901         	ldr	r1, [sp, #0x4]
700ae3e2: 6748         	str	r0, [r1, #0x74]
700ae3e4: e7ff         	b	0x700ae3e6 <_tx_semaphore_ceiling_put+0x86> @ imm = #-0x2
700ae3e6: 9803         	ldr	r0, [sp, #0xc]
700ae3e8: 9907         	ldr	r1, [sp, #0x1c]
700ae3ea: 6108         	str	r0, [r1, #0x10]
700ae3ec: 9904         	ldr	r1, [sp, #0x10]
700ae3ee: 2000         	movs	r0, #0x0
700ae3f0: 66c8         	str	r0, [r1, #0x6c]
700ae3f2: 9904         	ldr	r1, [sp, #0x10]
700ae3f4: f8c1 0088    	str.w	r0, [r1, #0x88]
700ae3f8: 9804         	ldr	r0, [sp, #0x10]
700ae3fa: f7f9 f989    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #-0x6cee
700ae3fe: 9805         	ldr	r0, [sp, #0x14]
700ae400: f7f4 ed88    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xb4f0
700ae404: e7ff         	b	0x700ae406 <_tx_semaphore_ceiling_put+0xa6> @ imm = #-0x2
700ae406: 9800         	ldr	r0, [sp]
700ae408: b008         	add	sp, #0x20
700ae40a: bd80         	pop	{r7, pc}
700ae40c: 0000         	movs	r0, r0
700ae40e: 0000         	movs	r0, r0

700ae410 <_tx_thread_relinquish>:
700ae410: b580         	push	{r7, lr}
700ae412: b084         	sub	sp, #0x10
700ae414: f64a 206c    	movw	r0, #0xaa6c
700ae418: f2c7 0008    	movt	r0, #0x7008
700ae41c: 6800         	ldr	r0, [r0]
700ae41e: 9001         	str	r0, [sp, #0x4]
700ae420: f7f4 ebf8    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0xb810
700ae424: 9003         	str	r0, [sp, #0xc]
700ae426: 9801         	ldr	r0, [sp, #0x4]
700ae428: 69c0         	ldr	r0, [r0, #0x1c]
700ae42a: f64a 21a4    	movw	r1, #0xaaa4
700ae42e: f2c7 0108    	movt	r1, #0x7008
700ae432: 6008         	str	r0, [r1]
700ae434: 9801         	ldr	r0, [sp, #0x4]
700ae436: 6b00         	ldr	r0, [r0, #0x30]
700ae438: 9002         	str	r0, [sp, #0x8]
700ae43a: 9901         	ldr	r1, [sp, #0x4]
700ae43c: 6a08         	ldr	r0, [r1, #0x20]
700ae43e: 4288         	cmp	r0, r1
700ae440: d011         	beq	0x700ae466 <_tx_thread_relinquish+0x56> @ imm = #0x22
700ae442: e7ff         	b	0x700ae444 <_tx_thread_relinquish+0x34> @ imm = #-0x2
700ae444: 9801         	ldr	r0, [sp, #0x4]
700ae446: 6a00         	ldr	r0, [r0, #0x20]
700ae448: 9a02         	ldr	r2, [sp, #0x8]
700ae44a: f64a 0134    	movw	r1, #0xa834
700ae44e: f2c7 0108    	movt	r1, #0x7008
700ae452: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700ae456: 9801         	ldr	r0, [sp, #0x4]
700ae458: 6a00         	ldr	r0, [r0, #0x20]
700ae45a: f64a 2170    	movw	r1, #0xaa70
700ae45e: f2c7 0108    	movt	r1, #0x7008
700ae462: 6008         	str	r0, [r1]
700ae464: e7ff         	b	0x700ae466 <_tx_thread_relinquish+0x56> @ imm = #-0x2
700ae466: f64a 2074    	movw	r0, #0xaa74
700ae46a: f2c7 0008    	movt	r0, #0x7008
700ae46e: 6800         	ldr	r0, [r0]
700ae470: 9902         	ldr	r1, [sp, #0x8]
700ae472: 4288         	cmp	r0, r1
700ae474: d211         	bhs	0x700ae49a <_tx_thread_relinquish+0x8a> @ imm = #0x22
700ae476: e7ff         	b	0x700ae478 <_tx_thread_relinquish+0x68> @ imm = #-0x2
700ae478: f64a 2074    	movw	r0, #0xaa74
700ae47c: f2c7 0008    	movt	r0, #0x7008
700ae480: 6801         	ldr	r1, [r0]
700ae482: f64a 0034    	movw	r0, #0xa834
700ae486: f2c7 0008    	movt	r0, #0x7008
700ae48a: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700ae48e: f64a 2170    	movw	r1, #0xaa70
700ae492: f2c7 0108    	movt	r1, #0x7008
700ae496: 6008         	str	r0, [r1]
700ae498: e7ff         	b	0x700ae49a <_tx_thread_relinquish+0x8a> @ imm = #-0x2
700ae49a: 9803         	ldr	r0, [sp, #0xc]
700ae49c: f7f4 ed3a    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xb58c
700ae4a0: f64a 2070    	movw	r0, #0xaa70
700ae4a4: f2c7 0008    	movt	r0, #0x7008
700ae4a8: 6800         	ldr	r0, [r0]
700ae4aa: 9901         	ldr	r1, [sp, #0x4]
700ae4ac: 4288         	cmp	r0, r1
700ae4ae: d003         	beq	0x700ae4b8 <_tx_thread_relinquish+0xa8> @ imm = #0x6
700ae4b0: e7ff         	b	0x700ae4b2 <_tx_thread_relinquish+0xa2> @ imm = #-0x2
700ae4b2: f004 ea26    	blx	0x700b2900 <_tx_thread_system_return> @ imm = #0x444c
700ae4b6: e7ff         	b	0x700ae4b8 <_tx_thread_relinquish+0xa8> @ imm = #-0x2
700ae4b8: b004         	add	sp, #0x10
700ae4ba: bd80         	pop	{r7, pc}
700ae4bc: 0000         	movs	r0, r0
700ae4be: 0000         	movs	r0, r0

700ae4c0 <CSL_bcdmaChanOpSetChanPause>:
700ae4c0: b580         	push	{r7, lr}
700ae4c2: b086         	sub	sp, #0x18
700ae4c4: 9005         	str	r0, [sp, #0x14]
700ae4c6: 9104         	str	r1, [sp, #0x10]
700ae4c8: 9203         	str	r2, [sp, #0xc]
700ae4ca: f88d 300b    	strb.w	r3, [sp, #0xb]
700ae4ce: 2000         	movs	r0, #0x0
700ae4d0: 9001         	str	r0, [sp, #0x4]
700ae4d2: 9805         	ldr	r0, [sp, #0x14]
700ae4d4: 9904         	ldr	r1, [sp, #0x10]
700ae4d6: 9a03         	ldr	r2, [sp, #0xc]
700ae4d8: f002 f95a    	bl	0x700b0790 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x22b4
700ae4dc: b920         	cbnz	r0, 0x700ae4e8 <CSL_bcdmaChanOpSetChanPause+0x28> @ imm = #0x8
700ae4de: e7ff         	b	0x700ae4e0 <CSL_bcdmaChanOpSetChanPause+0x20> @ imm = #-0x2
700ae4e0: f04f 30ff    	mov.w	r0, #0xffffffff
700ae4e4: 9001         	str	r0, [sp, #0x4]
700ae4e6: e03d         	b	0x700ae564 <CSL_bcdmaChanOpSetChanPause+0xa4> @ imm = #0x7a
700ae4e8: 9804         	ldr	r0, [sp, #0x10]
700ae4ea: 9000         	str	r0, [sp]
700ae4ec: b140         	cbz	r0, 0x700ae500 <CSL_bcdmaChanOpSetChanPause+0x40> @ imm = #0x10
700ae4ee: e7ff         	b	0x700ae4f0 <CSL_bcdmaChanOpSetChanPause+0x30> @ imm = #-0x2
700ae4f0: 9800         	ldr	r0, [sp]
700ae4f2: 2801         	cmp	r0, #0x1
700ae4f4: d013         	beq	0x700ae51e <CSL_bcdmaChanOpSetChanPause+0x5e> @ imm = #0x26
700ae4f6: e7ff         	b	0x700ae4f8 <CSL_bcdmaChanOpSetChanPause+0x38> @ imm = #-0x2
700ae4f8: 9800         	ldr	r0, [sp]
700ae4fa: 2802         	cmp	r0, #0x2
700ae4fc: d01e         	beq	0x700ae53c <CSL_bcdmaChanOpSetChanPause+0x7c> @ imm = #0x3c
700ae4fe: e02c         	b	0x700ae55a <CSL_bcdmaChanOpSetChanPause+0x9a> @ imm = #0x58
700ae500: 9805         	ldr	r0, [sp, #0x14]
700ae502: 6880         	ldr	r0, [r0, #0x8]
700ae504: 9903         	ldr	r1, [sp, #0xc]
700ae506: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae50a: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700ae50e: f001 0301    	and	r3, r1, #0x1
700ae512: f04f 5100    	mov.w	r1, #0x20000000
700ae516: 221d         	movs	r2, #0x1d
700ae518: f005 fc3a    	bl	0x700b3d90 <CSL_REG32_FINS_RAW> @ imm = #0x5874
700ae51c: e021         	b	0x700ae562 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x42
700ae51e: 9805         	ldr	r0, [sp, #0x14]
700ae520: 6900         	ldr	r0, [r0, #0x10]
700ae522: 9903         	ldr	r1, [sp, #0xc]
700ae524: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae528: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700ae52c: f001 0301    	and	r3, r1, #0x1
700ae530: f04f 5100    	mov.w	r1, #0x20000000
700ae534: 221d         	movs	r2, #0x1d
700ae536: f005 fc2b    	bl	0x700b3d90 <CSL_REG32_FINS_RAW> @ imm = #0x5856
700ae53a: e012         	b	0x700ae562 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x24
700ae53c: 9805         	ldr	r0, [sp, #0x14]
700ae53e: 6980         	ldr	r0, [r0, #0x18]
700ae540: 9903         	ldr	r1, [sp, #0xc]
700ae542: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae546: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700ae54a: f001 0301    	and	r3, r1, #0x1
700ae54e: f04f 5100    	mov.w	r1, #0x20000000
700ae552: 221d         	movs	r2, #0x1d
700ae554: f005 fc1c    	bl	0x700b3d90 <CSL_REG32_FINS_RAW> @ imm = #0x5838
700ae558: e003         	b	0x700ae562 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x6
700ae55a: f06f 0001    	mvn	r0, #0x1
700ae55e: 9001         	str	r0, [sp, #0x4]
700ae560: e7ff         	b	0x700ae562 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #-0x2
700ae562: e7ff         	b	0x700ae564 <CSL_bcdmaChanOpSetChanPause+0xa4> @ imm = #-0x2
700ae564: 9801         	ldr	r0, [sp, #0x4]
700ae566: b006         	add	sp, #0x18
700ae568: bd80         	pop	{r7, pc}
700ae56a: 0000         	movs	r0, r0
700ae56c: 0000         	movs	r0, r0
700ae56e: 0000         	movs	r0, r0

700ae570 <CSL_bcdmaChanOpSetChanRT>:
700ae570: b580         	push	{r7, lr}
700ae572: b088         	sub	sp, #0x20
700ae574: 9007         	str	r0, [sp, #0x1c]
700ae576: 9106         	str	r1, [sp, #0x18]
700ae578: 9205         	str	r2, [sp, #0x14]
700ae57a: 9304         	str	r3, [sp, #0x10]
700ae57c: 2000         	movs	r0, #0x0
700ae57e: 9003         	str	r0, [sp, #0xc]
700ae580: 9804         	ldr	r0, [sp, #0x10]
700ae582: b920         	cbnz	r0, 0x700ae58e <CSL_bcdmaChanOpSetChanRT+0x1e> @ imm = #0x8
700ae584: e7ff         	b	0x700ae586 <CSL_bcdmaChanOpSetChanRT+0x16> @ imm = #-0x2
700ae586: f06f 0001    	mvn	r0, #0x1
700ae58a: 9003         	str	r0, [sp, #0xc]
700ae58c: e042         	b	0x700ae614 <CSL_bcdmaChanOpSetChanRT+0xa4> @ imm = #0x84
700ae58e: 9804         	ldr	r0, [sp, #0x10]
700ae590: 9001         	str	r0, [sp, #0x4]
700ae592: 9801         	ldr	r0, [sp, #0x4]
700ae594: 6803         	ldr	r3, [r0]
700ae596: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700ae59a: 6881         	ldr	r1, [r0, #0x8]
700ae59c: 6902         	ldr	r2, [r0, #0x10]
700ae59e: f04f 4080    	mov.w	r0, #0x40000000
700ae5a2: ea00 708c    	and.w	r0, r0, r12, lsl #30
700ae5a6: ea40 70c3    	orr.w	r0, r0, r3, lsl #31
700ae5aa: f002 0201    	and	r2, r2, #0x1
700ae5ae: ea40 7002    	orr.w	r0, r0, r2, lsl #28
700ae5b2: f001 0101    	and	r1, r1, #0x1
700ae5b6: ea40 7041    	orr.w	r0, r0, r1, lsl #29
700ae5ba: 9002         	str	r0, [sp, #0x8]
700ae5bc: 9806         	ldr	r0, [sp, #0x18]
700ae5be: 9000         	str	r0, [sp]
700ae5c0: b140         	cbz	r0, 0x700ae5d4 <CSL_bcdmaChanOpSetChanRT+0x64> @ imm = #0x10
700ae5c2: e7ff         	b	0x700ae5c4 <CSL_bcdmaChanOpSetChanRT+0x54> @ imm = #-0x2
700ae5c4: 9800         	ldr	r0, [sp]
700ae5c6: 2801         	cmp	r0, #0x1
700ae5c8: d00d         	beq	0x700ae5e6 <CSL_bcdmaChanOpSetChanRT+0x76> @ imm = #0x1a
700ae5ca: e7ff         	b	0x700ae5cc <CSL_bcdmaChanOpSetChanRT+0x5c> @ imm = #-0x2
700ae5cc: 9800         	ldr	r0, [sp]
700ae5ce: 2802         	cmp	r0, #0x2
700ae5d0: d012         	beq	0x700ae5f8 <CSL_bcdmaChanOpSetChanRT+0x88> @ imm = #0x24
700ae5d2: e01a         	b	0x700ae60a <CSL_bcdmaChanOpSetChanRT+0x9a> @ imm = #0x34
700ae5d4: 9807         	ldr	r0, [sp, #0x1c]
700ae5d6: 6880         	ldr	r0, [r0, #0x8]
700ae5d8: 9905         	ldr	r1, [sp, #0x14]
700ae5da: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae5de: 9902         	ldr	r1, [sp, #0x8]
700ae5e0: f006 fda6    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x6b4c
700ae5e4: e015         	b	0x700ae612 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x2a
700ae5e6: 9807         	ldr	r0, [sp, #0x1c]
700ae5e8: 6900         	ldr	r0, [r0, #0x10]
700ae5ea: 9905         	ldr	r1, [sp, #0x14]
700ae5ec: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae5f0: 9902         	ldr	r1, [sp, #0x8]
700ae5f2: f006 fd9d    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x6b3a
700ae5f6: e00c         	b	0x700ae612 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x18
700ae5f8: 9807         	ldr	r0, [sp, #0x1c]
700ae5fa: 6980         	ldr	r0, [r0, #0x18]
700ae5fc: 9905         	ldr	r1, [sp, #0x14]
700ae5fe: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae602: 9902         	ldr	r1, [sp, #0x8]
700ae604: f006 fd94    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x6b28
700ae608: e003         	b	0x700ae612 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x6
700ae60a: f06f 0001    	mvn	r0, #0x1
700ae60e: 9003         	str	r0, [sp, #0xc]
700ae610: e7ff         	b	0x700ae612 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #-0x2
700ae612: e7ff         	b	0x700ae614 <CSL_bcdmaChanOpSetChanRT+0xa4> @ imm = #-0x2
700ae614: 9803         	ldr	r0, [sp, #0xc]
700ae616: b008         	add	sp, #0x20
700ae618: bd80         	pop	{r7, pc}
700ae61a: 0000         	movs	r0, r0
700ae61c: 0000         	movs	r0, r0
700ae61e: 0000         	movs	r0, r0

700ae620 <Sciclient_rmIrInpRomMapped>:
700ae620: b082         	sub	sp, #0x8
700ae622: 9001         	str	r0, [sp, #0x4]
700ae624: f8ad 1002    	strh.w	r1, [sp, #0x2]
700ae628: 2000         	movs	r0, #0x0
700ae62a: f88d 0001    	strb.w	r0, [sp, #0x1]
700ae62e: 9801         	ldr	r0, [sp, #0x4]
700ae630: 6900         	ldr	r0, [r0, #0x10]
700ae632: 2800         	cmp	r0, #0x0
700ae634: d042         	beq	0x700ae6bc <Sciclient_rmIrInpRomMapped+0x9c> @ imm = #0x84
700ae636: e7ff         	b	0x700ae638 <Sciclient_rmIrInpRomMapped+0x18> @ imm = #-0x2
700ae638: 2000         	movs	r0, #0x0
700ae63a: f88d 0000    	strb.w	r0, [sp]
700ae63e: e7ff         	b	0x700ae640 <Sciclient_rmIrInpRomMapped+0x20> @ imm = #-0x2
700ae640: f89d 0000    	ldrb.w	r0, [sp]
700ae644: 9901         	ldr	r1, [sp, #0x4]
700ae646: 7d09         	ldrb	r1, [r1, #0x14]
700ae648: 4288         	cmp	r0, r1
700ae64a: da36         	bge	0x700ae6ba <Sciclient_rmIrInpRomMapped+0x9a> @ imm = #0x6c
700ae64c: e7ff         	b	0x700ae64e <Sciclient_rmIrInpRomMapped+0x2e> @ imm = #-0x2
700ae64e: 9801         	ldr	r0, [sp, #0x4]
700ae650: 6900         	ldr	r0, [r0, #0x10]
700ae652: f89d 1000    	ldrb.w	r1, [sp]
700ae656: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700ae65a: 7980         	ldrb	r0, [r0, #0x6]
700ae65c: 07c0         	lsls	r0, r0, #0x1f
700ae65e: bb28         	cbnz	r0, 0x700ae6ac <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x4a
700ae660: e7ff         	b	0x700ae662 <Sciclient_rmIrInpRomMapped+0x42> @ imm = #-0x2
700ae662: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ae666: 9901         	ldr	r1, [sp, #0x4]
700ae668: 6909         	ldr	r1, [r1, #0x10]
700ae66a: f89d 2000    	ldrb.w	r2, [sp]
700ae66e: f831 1032    	ldrh.w	r1, [r1, r2, lsl #3]
700ae672: 4288         	cmp	r0, r1
700ae674: db1a         	blt	0x700ae6ac <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x34
700ae676: e7ff         	b	0x700ae678 <Sciclient_rmIrInpRomMapped+0x58> @ imm = #-0x2
700ae678: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ae67c: 9901         	ldr	r1, [sp, #0x4]
700ae67e: 6909         	ldr	r1, [r1, #0x10]
700ae680: f89d 3000    	ldrb.w	r3, [sp]
700ae684: eb01 02c3    	add.w	r2, r1, r3, lsl #3
700ae688: f831 1033    	ldrh.w	r1, [r1, r3, lsl #3]
700ae68c: 8892         	ldrh	r2, [r2, #0x4]
700ae68e: 4411         	add	r1, r2
700ae690: 4288         	cmp	r0, r1
700ae692: da0b         	bge	0x700ae6ac <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x16
700ae694: e7ff         	b	0x700ae696 <Sciclient_rmIrInpRomMapped+0x76> @ imm = #-0x2
700ae696: 2001         	movs	r0, #0x1
700ae698: f88d 0001    	strb.w	r0, [sp, #0x1]
700ae69c: 9901         	ldr	r1, [sp, #0x4]
700ae69e: 6909         	ldr	r1, [r1, #0x10]
700ae6a0: f89d 2000    	ldrb.w	r2, [sp]
700ae6a4: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700ae6a8: 7188         	strb	r0, [r1, #0x6]
700ae6aa: e006         	b	0x700ae6ba <Sciclient_rmIrInpRomMapped+0x9a> @ imm = #0xc
700ae6ac: e7ff         	b	0x700ae6ae <Sciclient_rmIrInpRomMapped+0x8e> @ imm = #-0x2
700ae6ae: f89d 0000    	ldrb.w	r0, [sp]
700ae6b2: 3001         	adds	r0, #0x1
700ae6b4: f88d 0000    	strb.w	r0, [sp]
700ae6b8: e7c2         	b	0x700ae640 <Sciclient_rmIrInpRomMapped+0x20> @ imm = #-0x7c
700ae6ba: e7ff         	b	0x700ae6bc <Sciclient_rmIrInpRomMapped+0x9c> @ imm = #-0x2
700ae6bc: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700ae6c0: f000 0001    	and	r0, r0, #0x1
700ae6c4: b002         	add	sp, #0x8
700ae6c6: 4770         	bx	lr
		...

700ae6d0 <Sciclient_rmIrOutpRomMapped>:
700ae6d0: b082         	sub	sp, #0x8
700ae6d2: 9001         	str	r0, [sp, #0x4]
700ae6d4: f8ad 1002    	strh.w	r1, [sp, #0x2]
700ae6d8: 2000         	movs	r0, #0x0
700ae6da: f88d 0001    	strb.w	r0, [sp, #0x1]
700ae6de: 9801         	ldr	r0, [sp, #0x4]
700ae6e0: 6900         	ldr	r0, [r0, #0x10]
700ae6e2: 2800         	cmp	r0, #0x0
700ae6e4: d042         	beq	0x700ae76c <Sciclient_rmIrOutpRomMapped+0x9c> @ imm = #0x84
700ae6e6: e7ff         	b	0x700ae6e8 <Sciclient_rmIrOutpRomMapped+0x18> @ imm = #-0x2
700ae6e8: 2000         	movs	r0, #0x0
700ae6ea: f88d 0000    	strb.w	r0, [sp]
700ae6ee: e7ff         	b	0x700ae6f0 <Sciclient_rmIrOutpRomMapped+0x20> @ imm = #-0x2
700ae6f0: f89d 0000    	ldrb.w	r0, [sp]
700ae6f4: 9901         	ldr	r1, [sp, #0x4]
700ae6f6: 7d09         	ldrb	r1, [r1, #0x14]
700ae6f8: 4288         	cmp	r0, r1
700ae6fa: da36         	bge	0x700ae76a <Sciclient_rmIrOutpRomMapped+0x9a> @ imm = #0x6c
700ae6fc: e7ff         	b	0x700ae6fe <Sciclient_rmIrOutpRomMapped+0x2e> @ imm = #-0x2
700ae6fe: 9801         	ldr	r0, [sp, #0x4]
700ae700: 6900         	ldr	r0, [r0, #0x10]
700ae702: f89d 1000    	ldrb.w	r1, [sp]
700ae706: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700ae70a: 7980         	ldrb	r0, [r0, #0x6]
700ae70c: 07c0         	lsls	r0, r0, #0x1f
700ae70e: bb28         	cbnz	r0, 0x700ae75c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x4a
700ae710: e7ff         	b	0x700ae712 <Sciclient_rmIrOutpRomMapped+0x42> @ imm = #-0x2
700ae712: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ae716: 9901         	ldr	r1, [sp, #0x4]
700ae718: 6909         	ldr	r1, [r1, #0x10]
700ae71a: f89d 2000    	ldrb.w	r2, [sp]
700ae71e: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700ae722: 8849         	ldrh	r1, [r1, #0x2]
700ae724: 4288         	cmp	r0, r1
700ae726: db19         	blt	0x700ae75c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x32
700ae728: e7ff         	b	0x700ae72a <Sciclient_rmIrOutpRomMapped+0x5a> @ imm = #-0x2
700ae72a: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ae72e: 9901         	ldr	r1, [sp, #0x4]
700ae730: 6909         	ldr	r1, [r1, #0x10]
700ae732: f89d 2000    	ldrb.w	r2, [sp]
700ae736: eb01 02c2    	add.w	r2, r1, r2, lsl #3
700ae73a: 8851         	ldrh	r1, [r2, #0x2]
700ae73c: 8892         	ldrh	r2, [r2, #0x4]
700ae73e: 4411         	add	r1, r2
700ae740: 4288         	cmp	r0, r1
700ae742: da0b         	bge	0x700ae75c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x16
700ae744: e7ff         	b	0x700ae746 <Sciclient_rmIrOutpRomMapped+0x76> @ imm = #-0x2
700ae746: 2001         	movs	r0, #0x1
700ae748: f88d 0001    	strb.w	r0, [sp, #0x1]
700ae74c: 9901         	ldr	r1, [sp, #0x4]
700ae74e: 6909         	ldr	r1, [r1, #0x10]
700ae750: f89d 2000    	ldrb.w	r2, [sp]
700ae754: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700ae758: 7188         	strb	r0, [r1, #0x6]
700ae75a: e006         	b	0x700ae76a <Sciclient_rmIrOutpRomMapped+0x9a> @ imm = #0xc
700ae75c: e7ff         	b	0x700ae75e <Sciclient_rmIrOutpRomMapped+0x8e> @ imm = #-0x2
700ae75e: f89d 0000    	ldrb.w	r0, [sp]
700ae762: 3001         	adds	r0, #0x1
700ae764: f88d 0000    	strb.w	r0, [sp]
700ae768: e7c2         	b	0x700ae6f0 <Sciclient_rmIrOutpRomMapped+0x20> @ imm = #-0x7c
700ae76a: e7ff         	b	0x700ae76c <Sciclient_rmIrOutpRomMapped+0x9c> @ imm = #-0x2
700ae76c: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700ae770: f000 0001    	and	r0, r0, #0x1
700ae774: b002         	add	sp, #0x8
700ae776: 4770         	bx	lr
		...

700ae780 <CycleCounterP_init>:
700ae780: b580         	push	{r7, lr}
700ae782: b082         	sub	sp, #0x8
700ae784: 9101         	str	r1, [sp, #0x4]
700ae786: 9000         	str	r0, [sp]
700ae788: 9800         	ldr	r0, [sp]
700ae78a: 9a01         	ldr	r2, [sp, #0x4]
700ae78c: f248 1130    	movw	r1, #0x8130
700ae790: f2c7 010b    	movt	r1, #0x700b
700ae794: 604a         	str	r2, [r1, #0x4]
700ae796: 6008         	str	r0, [r1]
700ae798: f000 f802    	bl	0x700ae7a0 <CycleCounterP_reset> @ imm = #0x4
700ae79c: b002         	add	sp, #0x8
700ae79e: bd80         	pop	{r7, pc}

700ae7a0 <CycleCounterP_reset>:
700ae7a0: b580         	push	{r7, lr}
700ae7a2: b082         	sub	sp, #0x8
700ae7a4: 2000         	movs	r0, #0x0
700ae7a6: 9001         	str	r0, [sp, #0x4]
700ae7a8: 9801         	ldr	r0, [sp, #0x4]
700ae7aa: f040 0004    	orr	r0, r0, #0x4
700ae7ae: 9001         	str	r0, [sp, #0x4]
700ae7b0: 9801         	ldr	r0, [sp, #0x4]
700ae7b2: f040 0002    	orr	r0, r0, #0x2
700ae7b6: 9001         	str	r0, [sp, #0x4]
700ae7b8: 9801         	ldr	r0, [sp, #0x4]
700ae7ba: f040 0001    	orr	r0, r0, #0x1
700ae7be: 9001         	str	r0, [sp, #0x4]
700ae7c0: f04f 30ff    	mov.w	r0, #0xffffffff
700ae7c4: 9000         	str	r0, [sp]
700ae7c6: f005 ed30    	blx	0x700b4228 <PmuP_disableCounters> @ imm = #0x5a60
700ae7ca: 9800         	ldr	r0, [sp]
700ae7cc: f005 ed34    	blx	0x700b4238 <PmuP_clearOverflowStatus> @ imm = #0x5a68
700ae7d0: 9801         	ldr	r0, [sp, #0x4]
700ae7d2: f005 ed22    	blx	0x700b4218 <PmuP_setup> @ imm = #0x5a44
700ae7d6: f04f 4000    	mov.w	r0, #0x80000000
700ae7da: f005 ed22    	blx	0x700b4220 <PmuP_enableCounters> @ imm = #0x5a44
700ae7de: b002         	add	sp, #0x8
700ae7e0: bd80         	pop	{r7, pc}
700ae7e2: bf00         	nop
700ae7e4: bf00         	nop
700ae7e6: bf00         	nop
700ae7e8: bf00         	nop
700ae7ea: bf00         	nop
700ae7ec: bf00         	nop
700ae7ee: bf00         	nop

700ae7f0 <CycleCounterP_nsToTicks>:
700ae7f0: b580         	push	{r7, lr}
700ae7f2: b082         	sub	sp, #0x8
700ae7f4: 9101         	str	r1, [sp, #0x4]
700ae7f6: 9000         	str	r0, [sp]
700ae7f8: 9b00         	ldr	r3, [sp]
700ae7fa: 9901         	ldr	r1, [sp, #0x4]
700ae7fc: f248 1030    	movw	r0, #0x8130
700ae800: f2c7 000b    	movt	r0, #0x700b
700ae804: 6802         	ldr	r2, [r0]
700ae806: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700ae80a: fba3 0e02    	umull	r0, lr, r3, r2
700ae80e: fb03 e30c    	mla	r3, r3, r12, lr
700ae812: fb01 3102    	mla	r1, r1, r2, r3
700ae816: f64c 2200    	movw	r2, #0xca00
700ae81a: f6c3 329a    	movt	r2, #0x3b9a
700ae81e: 2300         	movs	r3, #0x0
700ae820: f006 e868    	blx	0x700b48f4 <__aeabi_uldivmod> @ imm = #0x60d0
700ae824: b002         	add	sp, #0x8
700ae826: bd80         	pop	{r7, pc}
		...

700ae830 <Sciclient_pmGetModuleClkNumParent>:
700ae830: b580         	push	{r7, lr}
700ae832: b096         	sub	sp, #0x58
700ae834: 9015         	str	r0, [sp, #0x54]
700ae836: 9114         	str	r1, [sp, #0x50]
700ae838: 9213         	str	r2, [sp, #0x4c]
700ae83a: 9312         	str	r3, [sp, #0x48]
700ae83c: 2000         	movs	r0, #0x0
700ae83e: 9011         	str	r0, [sp, #0x44]
700ae840: f88d 0040    	strb.w	r0, [sp, #0x40]
700ae844: 900f         	str	r0, [sp, #0x3c]
700ae846: 900e         	str	r0, [sp, #0x38]
700ae848: 900d         	str	r0, [sp, #0x34]
700ae84a: 900c         	str	r0, [sp, #0x30]
700ae84c: 9815         	ldr	r0, [sp, #0x54]
700ae84e: 900e         	str	r0, [sp, #0x38]
700ae850: 9814         	ldr	r0, [sp, #0x50]
700ae852: 28ff         	cmp	r0, #0xff
700ae854: d307         	blo	0x700ae866 <Sciclient_pmGetModuleClkNumParent+0x36> @ imm = #0xe
700ae856: e7ff         	b	0x700ae858 <Sciclient_pmGetModuleClkNumParent+0x28> @ imm = #-0x2
700ae858: 9814         	ldr	r0, [sp, #0x50]
700ae85a: f8cd 003d    	str.w	r0, [sp, #0x3d]
700ae85e: 20ff         	movs	r0, #0xff
700ae860: f88d 003c    	strb.w	r0, [sp, #0x3c]
700ae864: e003         	b	0x700ae86e <Sciclient_pmGetModuleClkNumParent+0x3e> @ imm = #0x6
700ae866: 9814         	ldr	r0, [sp, #0x50]
700ae868: f88d 003c    	strb.w	r0, [sp, #0x3c]
700ae86c: e7ff         	b	0x700ae86e <Sciclient_pmGetModuleClkNumParent+0x3e> @ imm = #-0x2
700ae86e: 2000         	movs	r0, #0x0
700ae870: f88d 002c    	strb.w	r0, [sp, #0x2c]
700ae874: 900a         	str	r0, [sp, #0x28]
700ae876: 9009         	str	r0, [sp, #0x24]
700ae878: 9008         	str	r0, [sp, #0x20]
700ae87a: f44f 7182    	mov.w	r1, #0x104
700ae87e: f8ad 100c    	strh.w	r1, [sp, #0xc]
700ae882: 2102         	movs	r1, #0x2
700ae884: 9104         	str	r1, [sp, #0x10]
700ae886: a90c         	add	r1, sp, #0x30
700ae888: 9105         	str	r1, [sp, #0x14]
700ae88a: 2111         	movs	r1, #0x11
700ae88c: 9106         	str	r1, [sp, #0x18]
700ae88e: 9912         	ldr	r1, [sp, #0x48]
700ae890: 9107         	str	r1, [sp, #0x1c]
700ae892: 9000         	str	r0, [sp]
700ae894: a808         	add	r0, sp, #0x20
700ae896: 9001         	str	r0, [sp, #0x4]
700ae898: 200d         	movs	r0, #0xd
700ae89a: 9002         	str	r0, [sp, #0x8]
700ae89c: a803         	add	r0, sp, #0xc
700ae89e: 4669         	mov	r1, sp
700ae8a0: f7f4 fcb6    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xb694
700ae8a4: 9011         	str	r0, [sp, #0x44]
700ae8a6: 9811         	ldr	r0, [sp, #0x44]
700ae8a8: b930         	cbnz	r0, 0x700ae8b8 <Sciclient_pmGetModuleClkNumParent+0x88> @ imm = #0xc
700ae8aa: e7ff         	b	0x700ae8ac <Sciclient_pmGetModuleClkNumParent+0x7c> @ imm = #-0x2
700ae8ac: 9800         	ldr	r0, [sp]
700ae8ae: f000 0002    	and	r0, r0, #0x2
700ae8b2: 2802         	cmp	r0, #0x2
700ae8b4: d004         	beq	0x700ae8c0 <Sciclient_pmGetModuleClkNumParent+0x90> @ imm = #0x8
700ae8b6: e7ff         	b	0x700ae8b8 <Sciclient_pmGetModuleClkNumParent+0x88> @ imm = #-0x2
700ae8b8: f04f 30ff    	mov.w	r0, #0xffffffff
700ae8bc: 9011         	str	r0, [sp, #0x44]
700ae8be: e7ff         	b	0x700ae8c0 <Sciclient_pmGetModuleClkNumParent+0x90> @ imm = #-0x2
700ae8c0: 9811         	ldr	r0, [sp, #0x44]
700ae8c2: b928         	cbnz	r0, 0x700ae8d0 <Sciclient_pmGetModuleClkNumParent+0xa0> @ imm = #0xa
700ae8c4: e7ff         	b	0x700ae8c6 <Sciclient_pmGetModuleClkNumParent+0x96> @ imm = #-0x2
700ae8c6: f89d 0028    	ldrb.w	r0, [sp, #0x28]
700ae8ca: 9913         	ldr	r1, [sp, #0x4c]
700ae8cc: 6008         	str	r0, [r1]
700ae8ce: e7ff         	b	0x700ae8d0 <Sciclient_pmGetModuleClkNumParent+0xa0> @ imm = #-0x2
700ae8d0: 9811         	ldr	r0, [sp, #0x44]
700ae8d2: b016         	add	sp, #0x58
700ae8d4: bd80         	pop	{r7, pc}
		...
700ae8de: 0000         	movs	r0, r0

700ae8e0 <CSL_intaggrIsIntrPending>:
700ae8e0: b580         	push	{r7, lr}
700ae8e2: b088         	sub	sp, #0x20
700ae8e4: 9007         	str	r0, [sp, #0x1c]
700ae8e6: 9106         	str	r1, [sp, #0x18]
700ae8e8: f88d 2017    	strb.w	r2, [sp, #0x17]
700ae8ec: 2000         	movs	r0, #0x0
700ae8ee: f88d 0016    	strb.w	r0, [sp, #0x16]
700ae8f2: 9807         	ldr	r0, [sp, #0x1c]
700ae8f4: 9906         	ldr	r1, [sp, #0x18]
700ae8f6: f005 f88b    	bl	0x700b3a10 <CSL_intaggrIsValidStatusBitNum> @ imm = #0x5116
700ae8fa: b3e8         	cbz	r0, 0x700ae978 <CSL_intaggrIsIntrPending+0x98> @ imm = #0x7a
700ae8fc: e7ff         	b	0x700ae8fe <CSL_intaggrIsIntrPending+0x1e> @ imm = #-0x2
700ae8fe: 9806         	ldr	r0, [sp, #0x18]
700ae900: 0980         	lsrs	r0, r0, #0x6
700ae902: 9001         	str	r0, [sp, #0x4]
700ae904: 9806         	ldr	r0, [sp, #0x18]
700ae906: f000 003f    	and	r0, r0, #0x3f
700ae90a: 9000         	str	r0, [sp]
700ae90c: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700ae910: 07c0         	lsls	r0, r0, #0x1f
700ae912: b158         	cbz	r0, 0x700ae92c <CSL_intaggrIsIntrPending+0x4c> @ imm = #0x16
700ae914: e7ff         	b	0x700ae916 <CSL_intaggrIsIntrPending+0x36> @ imm = #-0x2
700ae916: 9807         	ldr	r0, [sp, #0x1c]
700ae918: 6880         	ldr	r0, [r0, #0x8]
700ae91a: 9901         	ldr	r1, [sp, #0x4]
700ae91c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae920: 3020         	adds	r0, #0x20
700ae922: f006 fc7d    	bl	0x700b5220 <CSL_REG64_RD_RAW> @ imm = #0x68fa
700ae926: 9103         	str	r1, [sp, #0xc]
700ae928: 9002         	str	r0, [sp, #0x8]
700ae92a: e00a         	b	0x700ae942 <CSL_intaggrIsIntrPending+0x62> @ imm = #0x14
700ae92c: 9807         	ldr	r0, [sp, #0x1c]
700ae92e: 6880         	ldr	r0, [r0, #0x8]
700ae930: 9901         	ldr	r1, [sp, #0x4]
700ae932: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae936: 3010         	adds	r0, #0x10
700ae938: f006 fc72    	bl	0x700b5220 <CSL_REG64_RD_RAW> @ imm = #0x68e4
700ae93c: 9103         	str	r1, [sp, #0xc]
700ae93e: 9002         	str	r0, [sp, #0x8]
700ae940: e7ff         	b	0x700ae942 <CSL_intaggrIsIntrPending+0x62> @ imm = #-0x2
700ae942: 9802         	ldr	r0, [sp, #0x8]
700ae944: 9903         	ldr	r1, [sp, #0xc]
700ae946: 9a00         	ldr	r2, [sp]
700ae948: 40d0         	lsrs	r0, r2
700ae94a: f1c2 0320    	rsb.w	r3, r2, #0x20
700ae94e: fa01 f303    	lsl.w	r3, r1, r3
700ae952: 4318         	orrs	r0, r3
700ae954: 3a20         	subs	r2, #0x20
700ae956: 40d1         	lsrs	r1, r2
700ae958: 2a00         	cmp	r2, #0x0
700ae95a: bf58         	it	pl
700ae95c: 4608         	movpl	r0, r1
700ae95e: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700ae962: b920         	cbnz	r0, 0x700ae96e <CSL_intaggrIsIntrPending+0x8e> @ imm = #0x8
700ae964: e7ff         	b	0x700ae966 <CSL_intaggrIsIntrPending+0x86> @ imm = #-0x2
700ae966: 2000         	movs	r0, #0x0
700ae968: f88d 0016    	strb.w	r0, [sp, #0x16]
700ae96c: e003         	b	0x700ae976 <CSL_intaggrIsIntrPending+0x96> @ imm = #0x6
700ae96e: 2001         	movs	r0, #0x1
700ae970: f88d 0016    	strb.w	r0, [sp, #0x16]
700ae974: e7ff         	b	0x700ae976 <CSL_intaggrIsIntrPending+0x96> @ imm = #-0x2
700ae976: e7ff         	b	0x700ae978 <CSL_intaggrIsIntrPending+0x98> @ imm = #-0x2
700ae978: f89d 0016    	ldrb.w	r0, [sp, #0x16]
700ae97c: f000 0001    	and	r0, r0, #0x1
700ae980: b008         	add	sp, #0x20
700ae982: bd80         	pop	{r7, pc}
		...

700ae990 <Sciclient_rmIrqCheckLoop>:
700ae990: b580         	push	{r7, lr}
700ae992: b088         	sub	sp, #0x20
700ae994: 9007         	str	r0, [sp, #0x1c]
700ae996: 2000         	movs	r0, #0x0
700ae998: f88d 001b    	strb.w	r0, [sp, #0x1b]
700ae99c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700ae9a0: e7ff         	b	0x700ae9a2 <Sciclient_rmIrqCheckLoop+0x12> @ imm = #-0x2
700ae9a2: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700ae9a6: 9002         	str	r0, [sp, #0x8]
700ae9a8: f006 fc82    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0x6904
700ae9ac: 4601         	mov	r1, r0
700ae9ae: 9802         	ldr	r0, [sp, #0x8]
700ae9b0: 4288         	cmp	r0, r1
700ae9b2: da39         	bge	0x700aea28 <Sciclient_rmIrqCheckLoop+0x98> @ imm = #0x72
700ae9b4: e7ff         	b	0x700ae9b6 <Sciclient_rmIrqCheckLoop+0x26> @ imm = #-0x2
700ae9b6: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700ae9ba: f006 f8e1    	bl	0x700b4b80 <Sciclient_rmPsGetIrqNode> @ imm = #0x61c2
700ae9be: 9004         	str	r0, [sp, #0x10]
700ae9c0: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700ae9c4: 3001         	adds	r0, #0x1
700ae9c6: f8ad 0016    	strh.w	r0, [sp, #0x16]
700ae9ca: e7ff         	b	0x700ae9cc <Sciclient_rmIrqCheckLoop+0x3c> @ imm = #-0x2
700ae9cc: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700ae9d0: 9001         	str	r0, [sp, #0x4]
700ae9d2: f006 fc6d    	bl	0x700b52b0 <Sciclient_rmPsGetPsp> @ imm = #0x68da
700ae9d6: 4601         	mov	r1, r0
700ae9d8: 9801         	ldr	r0, [sp, #0x4]
700ae9da: 4288         	cmp	r0, r1
700ae9dc: da17         	bge	0x700aea0e <Sciclient_rmIrqCheckLoop+0x7e> @ imm = #0x2e
700ae9de: e7ff         	b	0x700ae9e0 <Sciclient_rmIrqCheckLoop+0x50> @ imm = #-0x2
700ae9e0: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700ae9e4: f006 f8cc    	bl	0x700b4b80 <Sciclient_rmPsGetIrqNode> @ imm = #0x6198
700ae9e8: 9003         	str	r0, [sp, #0xc]
700ae9ea: 9804         	ldr	r0, [sp, #0x10]
700ae9ec: 8800         	ldrh	r0, [r0]
700ae9ee: 9903         	ldr	r1, [sp, #0xc]
700ae9f0: 8809         	ldrh	r1, [r1]
700ae9f2: 4288         	cmp	r0, r1
700ae9f4: d104         	bne	0x700aea00 <Sciclient_rmIrqCheckLoop+0x70> @ imm = #0x8
700ae9f6: e7ff         	b	0x700ae9f8 <Sciclient_rmIrqCheckLoop+0x68> @ imm = #-0x2
700ae9f8: 2001         	movs	r0, #0x1
700ae9fa: f88d 001b    	strb.w	r0, [sp, #0x1b]
700ae9fe: e006         	b	0x700aea0e <Sciclient_rmIrqCheckLoop+0x7e> @ imm = #0xc
700aea00: e7ff         	b	0x700aea02 <Sciclient_rmIrqCheckLoop+0x72> @ imm = #-0x2
700aea02: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700aea06: 3001         	adds	r0, #0x1
700aea08: f8ad 0016    	strh.w	r0, [sp, #0x16]
700aea0c: e7de         	b	0x700ae9cc <Sciclient_rmIrqCheckLoop+0x3c> @ imm = #-0x44
700aea0e: f89d 001b    	ldrb.w	r0, [sp, #0x1b]
700aea12: 07c0         	lsls	r0, r0, #0x1f
700aea14: b108         	cbz	r0, 0x700aea1a <Sciclient_rmIrqCheckLoop+0x8a> @ imm = #0x2
700aea16: e7ff         	b	0x700aea18 <Sciclient_rmIrqCheckLoop+0x88> @ imm = #-0x2
700aea18: e006         	b	0x700aea28 <Sciclient_rmIrqCheckLoop+0x98> @ imm = #0xc
700aea1a: e7ff         	b	0x700aea1c <Sciclient_rmIrqCheckLoop+0x8c> @ imm = #-0x2
700aea1c: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700aea20: 3001         	adds	r0, #0x1
700aea22: f8ad 0018    	strh.w	r0, [sp, #0x18]
700aea26: e7bc         	b	0x700ae9a2 <Sciclient_rmIrqCheckLoop+0x12> @ imm = #-0x88
700aea28: f89d 001b    	ldrb.w	r0, [sp, #0x1b]
700aea2c: f000 0001    	and	r0, r0, #0x1
700aea30: b008         	add	sp, #0x20
700aea32: bd80         	pop	{r7, pc}
		...

700aea40 <UART_IsBaseAddrValid>:
700aea40: b082         	sub	sp, #0x8
700aea42: 9001         	str	r0, [sp, #0x4]
700aea44: f06f 0002    	mvn	r0, #0x2
700aea48: 9000         	str	r0, [sp]
700aea4a: 9801         	ldr	r0, [sp, #0x4]
700aea4c: f1b0 7f20    	cmp.w	r0, #0x2800000
700aea50: d042         	beq	0x700aead8 <UART_IsBaseAddrValid+0x98> @ imm = #0x84
700aea52: e7ff         	b	0x700aea54 <UART_IsBaseAddrValid+0x14> @ imm = #-0x2
700aea54: 9801         	ldr	r0, [sp, #0x4]
700aea56: 2100         	movs	r1, #0x0
700aea58: f2c0 2181    	movt	r1, #0x281
700aea5c: 4288         	cmp	r0, r1
700aea5e: d03b         	beq	0x700aead8 <UART_IsBaseAddrValid+0x98> @ imm = #0x76
700aea60: e7ff         	b	0x700aea62 <UART_IsBaseAddrValid+0x22> @ imm = #-0x2
700aea62: 9801         	ldr	r0, [sp, #0x4]
700aea64: 2100         	movs	r1, #0x0
700aea66: f2c0 2182    	movt	r1, #0x282
700aea6a: 4288         	cmp	r0, r1
700aea6c: d034         	beq	0x700aead8 <UART_IsBaseAddrValid+0x98> @ imm = #0x68
700aea6e: e7ff         	b	0x700aea70 <UART_IsBaseAddrValid+0x30> @ imm = #-0x2
700aea70: 9801         	ldr	r0, [sp, #0x4]
700aea72: 2100         	movs	r1, #0x0
700aea74: f2c0 2183    	movt	r1, #0x283
700aea78: 4288         	cmp	r0, r1
700aea7a: d02d         	beq	0x700aead8 <UART_IsBaseAddrValid+0x98> @ imm = #0x5a
700aea7c: e7ff         	b	0x700aea7e <UART_IsBaseAddrValid+0x3e> @ imm = #-0x2
700aea7e: 9801         	ldr	r0, [sp, #0x4]
700aea80: f1b0 7f21    	cmp.w	r0, #0x2840000
700aea84: d028         	beq	0x700aead8 <UART_IsBaseAddrValid+0x98> @ imm = #0x50
700aea86: e7ff         	b	0x700aea88 <UART_IsBaseAddrValid+0x48> @ imm = #-0x2
700aea88: 9801         	ldr	r0, [sp, #0x4]
700aea8a: 2100         	movs	r1, #0x0
700aea8c: f2c0 2185    	movt	r1, #0x285
700aea90: 4288         	cmp	r0, r1
700aea92: d021         	beq	0x700aead8 <UART_IsBaseAddrValid+0x98> @ imm = #0x42
700aea94: e7ff         	b	0x700aea96 <UART_IsBaseAddrValid+0x56> @ imm = #-0x2
700aea96: 9801         	ldr	r0, [sp, #0x4]
700aea98: 2100         	movs	r1, #0x0
700aea9a: f2c0 2186    	movt	r1, #0x286
700aea9e: 4288         	cmp	r0, r1
700aeaa0: d01a         	beq	0x700aead8 <UART_IsBaseAddrValid+0x98> @ imm = #0x34
700aeaa2: e7ff         	b	0x700aeaa4 <UART_IsBaseAddrValid+0x64> @ imm = #-0x2
700aeaa4: 9801         	ldr	r0, [sp, #0x4]
700aeaa6: f1b0 6f94    	cmp.w	r0, #0x4a00000
700aeaaa: d015         	beq	0x700aead8 <UART_IsBaseAddrValid+0x98> @ imm = #0x2a
700aeaac: e7ff         	b	0x700aeaae <UART_IsBaseAddrValid+0x6e> @ imm = #-0x2
700aeaae: 9801         	ldr	r0, [sp, #0x4]
700aeab0: 2100         	movs	r1, #0x0
700aeab2: f2c0 41a1    	movt	r1, #0x4a1
700aeab6: 4288         	cmp	r0, r1
700aeab8: d00e         	beq	0x700aead8 <UART_IsBaseAddrValid+0x98> @ imm = #0x1c
700aeaba: e7ff         	b	0x700aeabc <UART_IsBaseAddrValid+0x7c> @ imm = #-0x2
700aeabc: 9801         	ldr	r0, [sp, #0x4]
700aeabe: 2100         	movs	r1, #0x0
700aeac0: f2c8 41a0    	movt	r1, #0x84a0
700aeac4: 4288         	cmp	r0, r1
700aeac6: d007         	beq	0x700aead8 <UART_IsBaseAddrValid+0x98> @ imm = #0xe
700aeac8: e7ff         	b	0x700aeaca <UART_IsBaseAddrValid+0x8a> @ imm = #-0x2
700aeaca: 9801         	ldr	r0, [sp, #0x4]
700aeacc: 2100         	movs	r1, #0x0
700aeace: f2c8 41a1    	movt	r1, #0x84a1
700aead2: 4288         	cmp	r0, r1
700aead4: d103         	bne	0x700aeade <UART_IsBaseAddrValid+0x9e> @ imm = #0x6
700aead6: e7ff         	b	0x700aead8 <UART_IsBaseAddrValid+0x98> @ imm = #-0x2
700aead8: 2000         	movs	r0, #0x0
700aeada: 9000         	str	r0, [sp]
700aeadc: e7ff         	b	0x700aeade <UART_IsBaseAddrValid+0x9e> @ imm = #-0x2
700aeade: 9800         	ldr	r0, [sp]
700aeae0: b002         	add	sp, #0x8
700aeae2: 4770         	bx	lr
		...

700aeaf0 <_tx_semaphore_create>:
700aeaf0: b580         	push	{r7, lr}
700aeaf2: b086         	sub	sp, #0x18
700aeaf4: 9005         	str	r0, [sp, #0x14]
700aeaf6: 9104         	str	r1, [sp, #0x10]
700aeaf8: 9203         	str	r2, [sp, #0xc]
700aeafa: 9905         	ldr	r1, [sp, #0x14]
700aeafc: 2000         	movs	r0, #0x0
700aeafe: 6188         	str	r0, [r1, #0x18]
700aeb00: 6148         	str	r0, [r1, #0x14]
700aeb02: 6108         	str	r0, [r1, #0x10]
700aeb04: 60c8         	str	r0, [r1, #0xc]
700aeb06: 6088         	str	r0, [r1, #0x8]
700aeb08: 6048         	str	r0, [r1, #0x4]
700aeb0a: 6008         	str	r0, [r1]
700aeb0c: 9804         	ldr	r0, [sp, #0x10]
700aeb0e: 9905         	ldr	r1, [sp, #0x14]
700aeb10: 6048         	str	r0, [r1, #0x4]
700aeb12: 9803         	ldr	r0, [sp, #0xc]
700aeb14: 9905         	ldr	r1, [sp, #0x14]
700aeb16: 6088         	str	r0, [r1, #0x8]
700aeb18: f7f4 e87c    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0xbf08
700aeb1c: 9002         	str	r0, [sp, #0x8]
700aeb1e: 9905         	ldr	r1, [sp, #0x14]
700aeb20: f644 5041    	movw	r0, #0x4d41
700aeb24: f2c5 3045    	movt	r0, #0x5345
700aeb28: 6008         	str	r0, [r1]
700aeb2a: f649 601c    	movw	r0, #0x9e1c
700aeb2e: f2c7 0008    	movt	r0, #0x7008
700aeb32: 6800         	ldr	r0, [r0]
700aeb34: b958         	cbnz	r0, 0x700aeb4e <_tx_semaphore_create+0x5e> @ imm = #0x16
700aeb36: e7ff         	b	0x700aeb38 <_tx_semaphore_create+0x48> @ imm = #-0x2
700aeb38: 9805         	ldr	r0, [sp, #0x14]
700aeb3a: f64a 2160    	movw	r1, #0xaa60
700aeb3e: f2c7 0108    	movt	r1, #0x7008
700aeb42: 6008         	str	r0, [r1]
700aeb44: 9805         	ldr	r0, [sp, #0x14]
700aeb46: 6140         	str	r0, [r0, #0x14]
700aeb48: 9805         	ldr	r0, [sp, #0x14]
700aeb4a: 6180         	str	r0, [r0, #0x18]
700aeb4c: e015         	b	0x700aeb7a <_tx_semaphore_create+0x8a> @ imm = #0x2a
700aeb4e: f64a 2060    	movw	r0, #0xaa60
700aeb52: f2c7 0008    	movt	r0, #0x7008
700aeb56: 6800         	ldr	r0, [r0]
700aeb58: 9001         	str	r0, [sp, #0x4]
700aeb5a: 9801         	ldr	r0, [sp, #0x4]
700aeb5c: 6980         	ldr	r0, [r0, #0x18]
700aeb5e: 9000         	str	r0, [sp]
700aeb60: 9805         	ldr	r0, [sp, #0x14]
700aeb62: 9901         	ldr	r1, [sp, #0x4]
700aeb64: 6188         	str	r0, [r1, #0x18]
700aeb66: 9805         	ldr	r0, [sp, #0x14]
700aeb68: 9900         	ldr	r1, [sp]
700aeb6a: 6148         	str	r0, [r1, #0x14]
700aeb6c: 9800         	ldr	r0, [sp]
700aeb6e: 9905         	ldr	r1, [sp, #0x14]
700aeb70: 6188         	str	r0, [r1, #0x18]
700aeb72: 9801         	ldr	r0, [sp, #0x4]
700aeb74: 9905         	ldr	r1, [sp, #0x14]
700aeb76: 6148         	str	r0, [r1, #0x14]
700aeb78: e7ff         	b	0x700aeb7a <_tx_semaphore_create+0x8a> @ imm = #-0x2
700aeb7a: f649 611c    	movw	r1, #0x9e1c
700aeb7e: f2c7 0108    	movt	r1, #0x7008
700aeb82: 6808         	ldr	r0, [r1]
700aeb84: 3001         	adds	r0, #0x1
700aeb86: 6008         	str	r0, [r1]
700aeb88: 9802         	ldr	r0, [sp, #0x8]
700aeb8a: f7f4 e9c4    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xbc78
700aeb8e: 2000         	movs	r0, #0x0
700aeb90: b006         	add	sp, #0x18
700aeb92: bd80         	pop	{r7, pc}
		...

700aeba0 <Sciclient_getContext>:
700aeba0: b084         	sub	sp, #0x10
700aeba2: 9003         	str	r0, [sp, #0xc]
700aeba4: 9102         	str	r1, [sp, #0x8]
700aeba6: 200f         	movs	r0, #0xf
700aeba8: 9001         	str	r0, [sp, #0x4]
700aebaa: 9802         	ldr	r0, [sp, #0x8]
700aebac: 9000         	str	r0, [sp]
700aebae: 2806         	cmp	r0, #0x6
700aebb0: d842         	bhi	0x700aec38 <Sciclient_getContext+0x98> @ imm = #0x84
700aebb2: 9900         	ldr	r1, [sp]
700aebb4: e8df f001    	tbb	[pc, r1]
700aebb8: 04 0e 18 22  	.word	0x22180e04
700aebbc: 2c 36 36 00  	.word	0x0036362c
700aebc0: 9803         	ldr	r0, [sp, #0xc]
700aebc2: b918         	cbnz	r0, 0x700aebcc <Sciclient_getContext+0x2c> @ imm = #0x6
700aebc4: e7ff         	b	0x700aebc6 <Sciclient_getContext+0x26> @ imm = #-0x2
700aebc6: 200e         	movs	r0, #0xe
700aebc8: 9001         	str	r0, [sp, #0x4]
700aebca: e002         	b	0x700aebd2 <Sciclient_getContext+0x32> @ imm = #0x4
700aebcc: 2008         	movs	r0, #0x8
700aebce: 9001         	str	r0, [sp, #0x4]
700aebd0: e7ff         	b	0x700aebd2 <Sciclient_getContext+0x32> @ imm = #-0x2
700aebd2: e032         	b	0x700aec3a <Sciclient_getContext+0x9a> @ imm = #0x64
700aebd4: 9803         	ldr	r0, [sp, #0xc]
700aebd6: b918         	cbnz	r0, 0x700aebe0 <Sciclient_getContext+0x40> @ imm = #0x6
700aebd8: e7ff         	b	0x700aebda <Sciclient_getContext+0x3a> @ imm = #-0x2
700aebda: 2000         	movs	r0, #0x0
700aebdc: 9001         	str	r0, [sp, #0x4]
700aebde: e002         	b	0x700aebe6 <Sciclient_getContext+0x46> @ imm = #0x4
700aebe0: 2001         	movs	r0, #0x1
700aebe2: 9001         	str	r0, [sp, #0x4]
700aebe4: e7ff         	b	0x700aebe6 <Sciclient_getContext+0x46> @ imm = #-0x2
700aebe6: e028         	b	0x700aec3a <Sciclient_getContext+0x9a> @ imm = #0x50
700aebe8: 9803         	ldr	r0, [sp, #0xc]
700aebea: b918         	cbnz	r0, 0x700aebf4 <Sciclient_getContext+0x54> @ imm = #0x6
700aebec: e7ff         	b	0x700aebee <Sciclient_getContext+0x4e> @ imm = #-0x2
700aebee: 2002         	movs	r0, #0x2
700aebf0: 9001         	str	r0, [sp, #0x4]
700aebf2: e002         	b	0x700aebfa <Sciclient_getContext+0x5a> @ imm = #0x4
700aebf4: 2003         	movs	r0, #0x3
700aebf6: 9001         	str	r0, [sp, #0x4]
700aebf8: e7ff         	b	0x700aebfa <Sciclient_getContext+0x5a> @ imm = #-0x2
700aebfa: e01e         	b	0x700aec3a <Sciclient_getContext+0x9a> @ imm = #0x3c
700aebfc: 9803         	ldr	r0, [sp, #0xc]
700aebfe: b918         	cbnz	r0, 0x700aec08 <Sciclient_getContext+0x68> @ imm = #0x6
700aec00: e7ff         	b	0x700aec02 <Sciclient_getContext+0x62> @ imm = #-0x2
700aec02: 2009         	movs	r0, #0x9
700aec04: 9001         	str	r0, [sp, #0x4]
700aec06: e002         	b	0x700aec0e <Sciclient_getContext+0x6e> @ imm = #0x4
700aec08: 200a         	movs	r0, #0xa
700aec0a: 9001         	str	r0, [sp, #0x4]
700aec0c: e7ff         	b	0x700aec0e <Sciclient_getContext+0x6e> @ imm = #-0x2
700aec0e: e014         	b	0x700aec3a <Sciclient_getContext+0x9a> @ imm = #0x28
700aec10: 9803         	ldr	r0, [sp, #0xc]
700aec12: b918         	cbnz	r0, 0x700aec1c <Sciclient_getContext+0x7c> @ imm = #0x6
700aec14: e7ff         	b	0x700aec16 <Sciclient_getContext+0x76> @ imm = #-0x2
700aec16: 200b         	movs	r0, #0xb
700aec18: 9001         	str	r0, [sp, #0x4]
700aec1a: e002         	b	0x700aec22 <Sciclient_getContext+0x82> @ imm = #0x4
700aec1c: 200c         	movs	r0, #0xc
700aec1e: 9001         	str	r0, [sp, #0x4]
700aec20: e7ff         	b	0x700aec22 <Sciclient_getContext+0x82> @ imm = #-0x2
700aec22: e00a         	b	0x700aec3a <Sciclient_getContext+0x9a> @ imm = #0x14
700aec24: 9803         	ldr	r0, [sp, #0xc]
700aec26: b918         	cbnz	r0, 0x700aec30 <Sciclient_getContext+0x90> @ imm = #0x6
700aec28: e7ff         	b	0x700aec2a <Sciclient_getContext+0x8a> @ imm = #-0x2
700aec2a: 2004         	movs	r0, #0x4
700aec2c: 9001         	str	r0, [sp, #0x4]
700aec2e: e002         	b	0x700aec36 <Sciclient_getContext+0x96> @ imm = #0x4
700aec30: 2006         	movs	r0, #0x6
700aec32: 9001         	str	r0, [sp, #0x4]
700aec34: e7ff         	b	0x700aec36 <Sciclient_getContext+0x96> @ imm = #-0x2
700aec36: e000         	b	0x700aec3a <Sciclient_getContext+0x9a> @ imm = #0x0
700aec38: e7ff         	b	0x700aec3a <Sciclient_getContext+0x9a> @ imm = #-0x2
700aec3a: 9801         	ldr	r0, [sp, #0x4]
700aec3c: b004         	add	sp, #0x10
700aec3e: 4770         	bx	lr

700aec40 <Udma_rmAllocEvent>:
700aec40: b580         	push	{r7, lr}
700aec42: b088         	sub	sp, #0x20
700aec44: 9007         	str	r0, [sp, #0x1c]
700aec46: f64f 70ff    	movw	r0, #0xffff
700aec4a: 9006         	str	r0, [sp, #0x18]
700aec4c: 9807         	ldr	r0, [sp, #0x1c]
700aec4e: f500 70ea    	add.w	r0, r0, #0x1d4
700aec52: 9001         	str	r0, [sp, #0x4]
700aec54: 9807         	ldr	r0, [sp, #0x1c]
700aec56: f500 609f    	add.w	r0, r0, #0x4f8
700aec5a: f04f 31ff    	mov.w	r1, #0xffffffff
700aec5e: f003 fb87    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x370e
700aec62: 2000         	movs	r0, #0x0
700aec64: 9005         	str	r0, [sp, #0x14]
700aec66: e7ff         	b	0x700aec68 <Udma_rmAllocEvent+0x28> @ imm = #-0x2
700aec68: 9805         	ldr	r0, [sp, #0x14]
700aec6a: 9901         	ldr	r1, [sp, #0x4]
700aec6c: f8d1 10dc    	ldr.w	r1, [r1, #0xdc]
700aec70: 4288         	cmp	r0, r1
700aec72: d22d         	bhs	0x700aecd0 <Udma_rmAllocEvent+0x90> @ imm = #0x5a
700aec74: e7ff         	b	0x700aec76 <Udma_rmAllocEvent+0x36> @ imm = #-0x2
700aec76: 9805         	ldr	r0, [sp, #0x14]
700aec78: 0940         	lsrs	r0, r0, #0x5
700aec7a: 9004         	str	r0, [sp, #0x10]
700aec7c: 9805         	ldr	r0, [sp, #0x14]
700aec7e: 9904         	ldr	r1, [sp, #0x10]
700aec80: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aec84: 9003         	str	r0, [sp, #0xc]
700aec86: 9903         	ldr	r1, [sp, #0xc]
700aec88: 2001         	movs	r0, #0x1
700aec8a: 4088         	lsls	r0, r1
700aec8c: 9002         	str	r0, [sp, #0x8]
700aec8e: 9807         	ldr	r0, [sp, #0x1c]
700aec90: 9904         	ldr	r1, [sp, #0x10]
700aec92: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aec96: f8d0 0424    	ldr.w	r0, [r0, #0x424]
700aec9a: 9902         	ldr	r1, [sp, #0x8]
700aec9c: 4008         	ands	r0, r1
700aec9e: 4288         	cmp	r0, r1
700aeca0: d111         	bne	0x700aecc6 <Udma_rmAllocEvent+0x86> @ imm = #0x22
700aeca2: e7ff         	b	0x700aeca4 <Udma_rmAllocEvent+0x64> @ imm = #-0x2
700aeca4: 9a02         	ldr	r2, [sp, #0x8]
700aeca6: 9807         	ldr	r0, [sp, #0x1c]
700aeca8: 9904         	ldr	r1, [sp, #0x10]
700aecaa: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aecae: f8d1 0424    	ldr.w	r0, [r1, #0x424]
700aecb2: 4390         	bics	r0, r2
700aecb4: f8c1 0424    	str.w	r0, [r1, #0x424]
700aecb8: 9805         	ldr	r0, [sp, #0x14]
700aecba: 9901         	ldr	r1, [sp, #0x4]
700aecbc: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700aecc0: 4408         	add	r0, r1
700aecc2: 9006         	str	r0, [sp, #0x18]
700aecc4: e004         	b	0x700aecd0 <Udma_rmAllocEvent+0x90> @ imm = #0x8
700aecc6: e7ff         	b	0x700aecc8 <Udma_rmAllocEvent+0x88> @ imm = #-0x2
700aecc8: 9805         	ldr	r0, [sp, #0x14]
700aecca: 3001         	adds	r0, #0x1
700aeccc: 9005         	str	r0, [sp, #0x14]
700aecce: e7cb         	b	0x700aec68 <Udma_rmAllocEvent+0x28> @ imm = #-0x6a
700aecd0: 9807         	ldr	r0, [sp, #0x1c]
700aecd2: f500 609f    	add.w	r0, r0, #0x4f8
700aecd6: f004 fbdb    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x47b6
700aecda: 9806         	ldr	r0, [sp, #0x18]
700aecdc: b008         	add	sp, #0x20
700aecde: bd80         	pop	{r7, pc}

700aece0 <Udma_rmAllocVintr>:
700aece0: b580         	push	{r7, lr}
700aece2: b088         	sub	sp, #0x20
700aece4: 9007         	str	r0, [sp, #0x1c]
700aece6: f64f 70ff    	movw	r0, #0xffff
700aecea: 9002         	str	r0, [sp, #0x8]
700aecec: 9807         	ldr	r0, [sp, #0x1c]
700aecee: f500 70ea    	add.w	r0, r0, #0x1d4
700aecf2: 9001         	str	r0, [sp, #0x4]
700aecf4: 9807         	ldr	r0, [sp, #0x1c]
700aecf6: f500 609f    	add.w	r0, r0, #0x4f8
700aecfa: f04f 31ff    	mov.w	r1, #0xffffffff
700aecfe: f003 fb37    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x366e
700aed02: 2000         	movs	r0, #0x0
700aed04: 9006         	str	r0, [sp, #0x18]
700aed06: e7ff         	b	0x700aed08 <Udma_rmAllocVintr+0x28> @ imm = #-0x2
700aed08: 9806         	ldr	r0, [sp, #0x18]
700aed0a: 9901         	ldr	r1, [sp, #0x4]
700aed0c: f8d1 10e4    	ldr.w	r1, [r1, #0xe4]
700aed10: 4288         	cmp	r0, r1
700aed12: d22d         	bhs	0x700aed70 <Udma_rmAllocVintr+0x90> @ imm = #0x5a
700aed14: e7ff         	b	0x700aed16 <Udma_rmAllocVintr+0x36> @ imm = #-0x2
700aed16: 9806         	ldr	r0, [sp, #0x18]
700aed18: 0940         	lsrs	r0, r0, #0x5
700aed1a: 9005         	str	r0, [sp, #0x14]
700aed1c: 9806         	ldr	r0, [sp, #0x18]
700aed1e: 9905         	ldr	r1, [sp, #0x14]
700aed20: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aed24: 9004         	str	r0, [sp, #0x10]
700aed26: 9904         	ldr	r1, [sp, #0x10]
700aed28: 2001         	movs	r0, #0x1
700aed2a: 4088         	lsls	r0, r1
700aed2c: 9003         	str	r0, [sp, #0xc]
700aed2e: 9807         	ldr	r0, [sp, #0x1c]
700aed30: 9905         	ldr	r1, [sp, #0x14]
700aed32: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aed36: f8d0 04a4    	ldr.w	r0, [r0, #0x4a4]
700aed3a: 9903         	ldr	r1, [sp, #0xc]
700aed3c: 4008         	ands	r0, r1
700aed3e: 4288         	cmp	r0, r1
700aed40: d111         	bne	0x700aed66 <Udma_rmAllocVintr+0x86> @ imm = #0x22
700aed42: e7ff         	b	0x700aed44 <Udma_rmAllocVintr+0x64> @ imm = #-0x2
700aed44: 9a03         	ldr	r2, [sp, #0xc]
700aed46: 9807         	ldr	r0, [sp, #0x1c]
700aed48: 9905         	ldr	r1, [sp, #0x14]
700aed4a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aed4e: f8d1 04a4    	ldr.w	r0, [r1, #0x4a4]
700aed52: 4390         	bics	r0, r2
700aed54: f8c1 04a4    	str.w	r0, [r1, #0x4a4]
700aed58: 9806         	ldr	r0, [sp, #0x18]
700aed5a: 9901         	ldr	r1, [sp, #0x4]
700aed5c: f8d1 10e0    	ldr.w	r1, [r1, #0xe0]
700aed60: 4408         	add	r0, r1
700aed62: 9002         	str	r0, [sp, #0x8]
700aed64: e004         	b	0x700aed70 <Udma_rmAllocVintr+0x90> @ imm = #0x8
700aed66: e7ff         	b	0x700aed68 <Udma_rmAllocVintr+0x88> @ imm = #-0x2
700aed68: 9806         	ldr	r0, [sp, #0x18]
700aed6a: 3001         	adds	r0, #0x1
700aed6c: 9006         	str	r0, [sp, #0x18]
700aed6e: e7cb         	b	0x700aed08 <Udma_rmAllocVintr+0x28> @ imm = #-0x6a
700aed70: 9807         	ldr	r0, [sp, #0x1c]
700aed72: f500 609f    	add.w	r0, r0, #0x4f8
700aed76: f004 fb8b    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x4716
700aed7a: 9802         	ldr	r0, [sp, #0x8]
700aed7c: b008         	add	sp, #0x20
700aed7e: bd80         	pop	{r7, pc}

700aed80 <Pinmux_config>:
700aed80: b580         	push	{r7, lr}
700aed82: b086         	sub	sp, #0x18
700aed84: 9005         	str	r0, [sp, #0x14]
700aed86: 9104         	str	r1, [sp, #0x10]
700aed88: 2000         	movs	r0, #0x0
700aed8a: 9001         	str	r0, [sp, #0x4]
700aed8c: 9805         	ldr	r0, [sp, #0x14]
700aed8e: 2800         	cmp	r0, #0x0
700aed90: d042         	beq	0x700aee18 <Pinmux_config+0x98> @ imm = #0x84
700aed92: e7ff         	b	0x700aed94 <Pinmux_config+0x14> @ imm = #-0x2
700aed94: 9805         	ldr	r0, [sp, #0x14]
700aed96: f9b0 0000    	ldrsh.w	r0, [r0]
700aed9a: 3001         	adds	r0, #0x1
700aed9c: b3e0         	cbz	r0, 0x700aee18 <Pinmux_config+0x98> @ imm = #0x78
700aed9e: e7ff         	b	0x700aeda0 <Pinmux_config+0x20> @ imm = #-0x2
700aeda0: 9804         	ldr	r0, [sp, #0x10]
700aeda2: b920         	cbnz	r0, 0x700aedae <Pinmux_config+0x2e> @ imm = #0x8
700aeda4: e7ff         	b	0x700aeda6 <Pinmux_config+0x26> @ imm = #-0x2
700aeda6: f44f 2074    	mov.w	r0, #0xf4000
700aedaa: 9003         	str	r0, [sp, #0xc]
700aedac: e005         	b	0x700aedba <Pinmux_config+0x3a> @ imm = #0xa
700aedae: f244 0000    	movw	r0, #0x4000
700aedb2: f2c0 4008    	movt	r0, #0x408
700aedb6: 9003         	str	r0, [sp, #0xc]
700aedb8: e7ff         	b	0x700aedba <Pinmux_config+0x3a> @ imm = #-0x2
700aedba: 9803         	ldr	r0, [sp, #0xc]
700aedbc: 2100         	movs	r1, #0x0
700aedbe: f7fd f9b7    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x2c92
700aedc2: 9003         	str	r0, [sp, #0xc]
700aedc4: 9805         	ldr	r0, [sp, #0x14]
700aedc6: f9b0 0000    	ldrsh.w	r0, [r0]
700aedca: 3001         	adds	r0, #0x1
700aedcc: b130         	cbz	r0, 0x700aeddc <Pinmux_config+0x5c> @ imm = #0xc
700aedce: e7ff         	b	0x700aedd0 <Pinmux_config+0x50> @ imm = #-0x2
700aedd0: 2001         	movs	r0, #0x1
700aedd2: 9001         	str	r0, [sp, #0x4]
700aedd4: 9804         	ldr	r0, [sp, #0x10]
700aedd6: f7fd ff13    	bl	0x700acc00 <Pinmux_unlockMMR> @ imm = #-0x21da
700aedda: e7ff         	b	0x700aeddc <Pinmux_config+0x5c> @ imm = #-0x2
700aeddc: e7ff         	b	0x700aedde <Pinmux_config+0x5e> @ imm = #-0x2
700aedde: 9805         	ldr	r0, [sp, #0x14]
700aede0: f9b0 0000    	ldrsh.w	r0, [r0]
700aede4: 3001         	adds	r0, #0x1
700aede6: b178         	cbz	r0, 0x700aee08 <Pinmux_config+0x88> @ imm = #0x1e
700aede8: e7ff         	b	0x700aedea <Pinmux_config+0x6a> @ imm = #-0x2
700aedea: 9803         	ldr	r0, [sp, #0xc]
700aedec: 9905         	ldr	r1, [sp, #0x14]
700aedee: f9b1 1000    	ldrsh.w	r1, [r1]
700aedf2: 4408         	add	r0, r1
700aedf4: 9002         	str	r0, [sp, #0x8]
700aedf6: 9802         	ldr	r0, [sp, #0x8]
700aedf8: 9905         	ldr	r1, [sp, #0x14]
700aedfa: 6849         	ldr	r1, [r1, #0x4]
700aedfc: f006 f9a8    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x6350
700aee00: 9805         	ldr	r0, [sp, #0x14]
700aee02: 3008         	adds	r0, #0x8
700aee04: 9005         	str	r0, [sp, #0x14]
700aee06: e7ea         	b	0x700aedde <Pinmux_config+0x5e> @ imm = #-0x2c
700aee08: 9801         	ldr	r0, [sp, #0x4]
700aee0a: b120         	cbz	r0, 0x700aee16 <Pinmux_config+0x96> @ imm = #0x8
700aee0c: e7ff         	b	0x700aee0e <Pinmux_config+0x8e> @ imm = #-0x2
700aee0e: 9804         	ldr	r0, [sp, #0x10]
700aee10: f002 fbae    	bl	0x700b1570 <Pinmux_lockMMR> @ imm = #0x275c
700aee14: e7ff         	b	0x700aee16 <Pinmux_config+0x96> @ imm = #-0x2
700aee16: e7ff         	b	0x700aee18 <Pinmux_config+0x98> @ imm = #-0x2
700aee18: b006         	add	sp, #0x18
700aee1a: bd80         	pop	{r7, pc}
700aee1c: 0000         	movs	r0, r0
700aee1e: 0000         	movs	r0, r0

700aee20 <Sciclient_pmGetModuleClkFreq>:
700aee20: b580         	push	{r7, lr}
700aee22: b096         	sub	sp, #0x58
700aee24: 9015         	str	r0, [sp, #0x54]
700aee26: 9114         	str	r1, [sp, #0x50]
700aee28: 9213         	str	r2, [sp, #0x4c]
700aee2a: 9312         	str	r3, [sp, #0x48]
700aee2c: 2000         	movs	r0, #0x0
700aee2e: 9011         	str	r0, [sp, #0x44]
700aee30: 9815         	ldr	r0, [sp, #0x54]
700aee32: f8cd 003b    	str.w	r0, [sp, #0x3b]
700aee36: 9814         	ldr	r0, [sp, #0x50]
700aee38: 28ff         	cmp	r0, #0xff
700aee3a: d306         	blo	0x700aee4a <Sciclient_pmGetModuleClkFreq+0x2a> @ imm = #0xc
700aee3c: e7ff         	b	0x700aee3e <Sciclient_pmGetModuleClkFreq+0x1e> @ imm = #-0x2
700aee3e: 9814         	ldr	r0, [sp, #0x50]
700aee40: 9010         	str	r0, [sp, #0x40]
700aee42: 20ff         	movs	r0, #0xff
700aee44: f88d 003f    	strb.w	r0, [sp, #0x3f]
700aee48: e003         	b	0x700aee52 <Sciclient_pmGetModuleClkFreq+0x32> @ imm = #0x6
700aee4a: 9814         	ldr	r0, [sp, #0x50]
700aee4c: f88d 003f    	strb.w	r0, [sp, #0x3f]
700aee50: e7ff         	b	0x700aee52 <Sciclient_pmGetModuleClkFreq+0x32> @ imm = #-0x2
700aee52: 2000         	movs	r0, #0x0
700aee54: 900b         	str	r0, [sp, #0x2c]
700aee56: 900a         	str	r0, [sp, #0x28]
700aee58: 9009         	str	r0, [sp, #0x24]
700aee5a: 9008         	str	r0, [sp, #0x20]
700aee5c: f44f 7187    	mov.w	r1, #0x10e
700aee60: f8ad 100c    	strh.w	r1, [sp, #0xc]
700aee64: 2102         	movs	r1, #0x2
700aee66: 9104         	str	r1, [sp, #0x10]
700aee68: f10d 0133    	add.w	r1, sp, #0x33
700aee6c: 9105         	str	r1, [sp, #0x14]
700aee6e: 2111         	movs	r1, #0x11
700aee70: 9106         	str	r1, [sp, #0x18]
700aee72: 9912         	ldr	r1, [sp, #0x48]
700aee74: 9107         	str	r1, [sp, #0x1c]
700aee76: 9000         	str	r0, [sp]
700aee78: a808         	add	r0, sp, #0x20
700aee7a: 9001         	str	r0, [sp, #0x4]
700aee7c: 2010         	movs	r0, #0x10
700aee7e: 9002         	str	r0, [sp, #0x8]
700aee80: a803         	add	r0, sp, #0xc
700aee82: 4669         	mov	r1, sp
700aee84: f7f4 f9c4    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xbc78
700aee88: 9011         	str	r0, [sp, #0x44]
700aee8a: 9811         	ldr	r0, [sp, #0x44]
700aee8c: b930         	cbnz	r0, 0x700aee9c <Sciclient_pmGetModuleClkFreq+0x7c> @ imm = #0xc
700aee8e: e7ff         	b	0x700aee90 <Sciclient_pmGetModuleClkFreq+0x70> @ imm = #-0x2
700aee90: 9800         	ldr	r0, [sp]
700aee92: f000 0002    	and	r0, r0, #0x2
700aee96: 2802         	cmp	r0, #0x2
700aee98: d004         	beq	0x700aeea4 <Sciclient_pmGetModuleClkFreq+0x84> @ imm = #0x8
700aee9a: e7ff         	b	0x700aee9c <Sciclient_pmGetModuleClkFreq+0x7c> @ imm = #-0x2
700aee9c: f04f 30ff    	mov.w	r0, #0xffffffff
700aeea0: 9011         	str	r0, [sp, #0x44]
700aeea2: e7ff         	b	0x700aeea4 <Sciclient_pmGetModuleClkFreq+0x84> @ imm = #-0x2
700aeea4: 9811         	ldr	r0, [sp, #0x44]
700aeea6: b930         	cbnz	r0, 0x700aeeb6 <Sciclient_pmGetModuleClkFreq+0x96> @ imm = #0xc
700aeea8: e7ff         	b	0x700aeeaa <Sciclient_pmGetModuleClkFreq+0x8a> @ imm = #-0x2
700aeeaa: 980a         	ldr	r0, [sp, #0x28]
700aeeac: 9a0b         	ldr	r2, [sp, #0x2c]
700aeeae: 9913         	ldr	r1, [sp, #0x4c]
700aeeb0: 604a         	str	r2, [r1, #0x4]
700aeeb2: 6008         	str	r0, [r1]
700aeeb4: e7ff         	b	0x700aeeb6 <Sciclient_pmGetModuleClkFreq+0x96> @ imm = #-0x2
700aeeb6: 9811         	ldr	r0, [sp, #0x44]
700aeeb8: b016         	add	sp, #0x58
700aeeba: bd80         	pop	{r7, pc}
700aeebc: 0000         	movs	r0, r0
700aeebe: 0000         	movs	r0, r0

700aeec0 <Sciclient_pmGetModuleClkParent>:
700aeec0: b580         	push	{r7, lr}
700aeec2: b096         	sub	sp, #0x58
700aeec4: 9015         	str	r0, [sp, #0x54]
700aeec6: 9114         	str	r1, [sp, #0x50]
700aeec8: 9213         	str	r2, [sp, #0x4c]
700aeeca: 9312         	str	r3, [sp, #0x48]
700aeecc: 2000         	movs	r0, #0x0
700aeece: 9011         	str	r0, [sp, #0x44]
700aeed0: 9815         	ldr	r0, [sp, #0x54]
700aeed2: f8cd 003b    	str.w	r0, [sp, #0x3b]
700aeed6: 9814         	ldr	r0, [sp, #0x50]
700aeed8: 28ff         	cmp	r0, #0xff
700aeeda: d306         	blo	0x700aeeea <Sciclient_pmGetModuleClkParent+0x2a> @ imm = #0xc
700aeedc: e7ff         	b	0x700aeede <Sciclient_pmGetModuleClkParent+0x1e> @ imm = #-0x2
700aeede: 9814         	ldr	r0, [sp, #0x50]
700aeee0: 9010         	str	r0, [sp, #0x40]
700aeee2: 20ff         	movs	r0, #0xff
700aeee4: f88d 003f    	strb.w	r0, [sp, #0x3f]
700aeee8: e003         	b	0x700aeef2 <Sciclient_pmGetModuleClkParent+0x32> @ imm = #0x6
700aeeea: 9814         	ldr	r0, [sp, #0x50]
700aeeec: f88d 003f    	strb.w	r0, [sp, #0x3f]
700aeef0: e7ff         	b	0x700aeef2 <Sciclient_pmGetModuleClkParent+0x32> @ imm = #-0x2
700aeef2: 2000         	movs	r0, #0x0
700aeef4: f88d 0030    	strb.w	r0, [sp, #0x30]
700aeef8: 900b         	str	r0, [sp, #0x2c]
700aeefa: 900a         	str	r0, [sp, #0x28]
700aeefc: 9009         	str	r0, [sp, #0x24]
700aeefe: f240 1103    	movw	r1, #0x103
700aef02: f8ad 1010    	strh.w	r1, [sp, #0x10]
700aef06: 2102         	movs	r1, #0x2
700aef08: 9105         	str	r1, [sp, #0x14]
700aef0a: f10d 0133    	add.w	r1, sp, #0x33
700aef0e: 9106         	str	r1, [sp, #0x18]
700aef10: 2111         	movs	r1, #0x11
700aef12: 9107         	str	r1, [sp, #0x1c]
700aef14: 9912         	ldr	r1, [sp, #0x48]
700aef16: 9108         	str	r1, [sp, #0x20]
700aef18: 9001         	str	r0, [sp, #0x4]
700aef1a: a809         	add	r0, sp, #0x24
700aef1c: 9002         	str	r0, [sp, #0x8]
700aef1e: 200d         	movs	r0, #0xd
700aef20: 9003         	str	r0, [sp, #0xc]
700aef22: a804         	add	r0, sp, #0x10
700aef24: a901         	add	r1, sp, #0x4
700aef26: f7f4 f973    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xbd1a
700aef2a: 9011         	str	r0, [sp, #0x44]
700aef2c: 9811         	ldr	r0, [sp, #0x44]
700aef2e: b930         	cbnz	r0, 0x700aef3e <Sciclient_pmGetModuleClkParent+0x7e> @ imm = #0xc
700aef30: e7ff         	b	0x700aef32 <Sciclient_pmGetModuleClkParent+0x72> @ imm = #-0x2
700aef32: 9801         	ldr	r0, [sp, #0x4]
700aef34: f000 0002    	and	r0, r0, #0x2
700aef38: 2802         	cmp	r0, #0x2
700aef3a: d004         	beq	0x700aef46 <Sciclient_pmGetModuleClkParent+0x86> @ imm = #0x8
700aef3c: e7ff         	b	0x700aef3e <Sciclient_pmGetModuleClkParent+0x7e> @ imm = #-0x2
700aef3e: f04f 30ff    	mov.w	r0, #0xffffffff
700aef42: 9011         	str	r0, [sp, #0x44]
700aef44: e7ff         	b	0x700aef46 <Sciclient_pmGetModuleClkParent+0x86> @ imm = #-0x2
700aef46: 9811         	ldr	r0, [sp, #0x44]
700aef48: b928         	cbnz	r0, 0x700aef56 <Sciclient_pmGetModuleClkParent+0x96> @ imm = #0xa
700aef4a: e7ff         	b	0x700aef4c <Sciclient_pmGetModuleClkParent+0x8c> @ imm = #-0x2
700aef4c: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700aef50: 9913         	ldr	r1, [sp, #0x4c]
700aef52: 6008         	str	r0, [r1]
700aef54: e7ff         	b	0x700aef56 <Sciclient_pmGetModuleClkParent+0x96> @ imm = #-0x2
700aef56: 9811         	ldr	r0, [sp, #0x44]
700aef58: b016         	add	sp, #0x58
700aef5a: bd80         	pop	{r7, pc}
700aef5c: 0000         	movs	r0, r0
700aef5e: 0000         	movs	r0, r0

700aef60 <SOC_controlModuleUnlockMMR>:
700aef60: b580         	push	{r7, lr}
700aef62: b084         	sub	sp, #0x10
700aef64: 9003         	str	r0, [sp, #0xc]
700aef66: 9102         	str	r1, [sp, #0x8]
700aef68: 9803         	ldr	r0, [sp, #0xc]
700aef6a: bb00         	cbnz	r0, 0x700aefae <SOC_controlModuleUnlockMMR+0x4e> @ imm = #0x40
700aef6c: e7ff         	b	0x700aef6e <SOC_controlModuleUnlockMMR+0xe> @ imm = #-0x2
700aef6e: f04f 4086    	mov.w	r0, #0x43000000
700aef72: 2100         	movs	r1, #0x0
700aef74: f7fd f8dc    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x2e48
700aef78: 9001         	str	r0, [sp, #0x4]
700aef7a: 9801         	ldr	r0, [sp, #0x4]
700aef7c: 9902         	ldr	r1, [sp, #0x8]
700aef7e: eb00 3081    	add.w	r0, r0, r1, lsl #14
700aef82: f241 0108    	movw	r1, #0x1008
700aef86: 4408         	add	r0, r1
700aef88: 9000         	str	r0, [sp]
700aef8a: 9800         	ldr	r0, [sp]
700aef8c: f243 4190    	movw	r1, #0x3490
700aef90: f6c6 01ef    	movt	r1, #0x68ef
700aef94: f006 f8ec    	bl	0x700b5170 <CSL_REG32_WR_RAW> @ imm = #0x61d8
700aef98: 9800         	ldr	r0, [sp]
700aef9a: 3004         	adds	r0, #0x4
700aef9c: 9000         	str	r0, [sp]
700aef9e: 9800         	ldr	r0, [sp]
700aefa0: f64b 415a    	movw	r1, #0xbc5a
700aefa4: f2cd 1172    	movt	r1, #0xd172
700aefa8: f006 f8e2    	bl	0x700b5170 <CSL_REG32_WR_RAW> @ imm = #0x61c4
700aefac: e7ff         	b	0x700aefae <SOC_controlModuleUnlockMMR+0x4e> @ imm = #-0x2
700aefae: 9803         	ldr	r0, [sp, #0xc]
700aefb0: 2801         	cmp	r0, #0x1
700aefb2: d120         	bne	0x700aeff6 <SOC_controlModuleUnlockMMR+0x96> @ imm = #0x40
700aefb4: e7ff         	b	0x700aefb6 <SOC_controlModuleUnlockMMR+0x56> @ imm = #-0x2
700aefb6: f04f 608a    	mov.w	r0, #0x4500000
700aefba: 2100         	movs	r1, #0x0
700aefbc: f7fd f8b8    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x2e90
700aefc0: 9001         	str	r0, [sp, #0x4]
700aefc2: 9801         	ldr	r0, [sp, #0x4]
700aefc4: 9902         	ldr	r1, [sp, #0x8]
700aefc6: eb00 3081    	add.w	r0, r0, r1, lsl #14
700aefca: f241 0108    	movw	r1, #0x1008
700aefce: 4408         	add	r0, r1
700aefd0: 9000         	str	r0, [sp]
700aefd2: 9800         	ldr	r0, [sp]
700aefd4: f243 4190    	movw	r1, #0x3490
700aefd8: f6c6 01ef    	movt	r1, #0x68ef
700aefdc: f006 f8c8    	bl	0x700b5170 <CSL_REG32_WR_RAW> @ imm = #0x6190
700aefe0: 9800         	ldr	r0, [sp]
700aefe2: 3004         	adds	r0, #0x4
700aefe4: 9000         	str	r0, [sp]
700aefe6: 9800         	ldr	r0, [sp]
700aefe8: f64b 415a    	movw	r1, #0xbc5a
700aefec: f2cd 1172    	movt	r1, #0xd172
700aeff0: f006 f8be    	bl	0x700b5170 <CSL_REG32_WR_RAW> @ imm = #0x617c
700aeff4: e7ff         	b	0x700aeff6 <SOC_controlModuleUnlockMMR+0x96> @ imm = #-0x2
700aeff6: b004         	add	sp, #0x10
700aeff8: bd80         	pop	{r7, pc}
700aeffa: 0000         	movs	r0, r0
700aeffc: 0000         	movs	r0, r0
700aeffe: 0000         	movs	r0, r0

700af000 <Sciclient_pmModuleGetClkStatus>:
700af000: b580         	push	{r7, lr}
700af002: b094         	sub	sp, #0x50
700af004: 9013         	str	r0, [sp, #0x4c]
700af006: 9112         	str	r1, [sp, #0x48]
700af008: 9211         	str	r2, [sp, #0x44]
700af00a: 9310         	str	r3, [sp, #0x40]
700af00c: 2000         	movs	r0, #0x0
700af00e: 900f         	str	r0, [sp, #0x3c]
700af010: 9813         	ldr	r0, [sp, #0x4c]
700af012: f8cd 0033    	str.w	r0, [sp, #0x33]
700af016: 9812         	ldr	r0, [sp, #0x48]
700af018: 28ff         	cmp	r0, #0xff
700af01a: d306         	blo	0x700af02a <Sciclient_pmModuleGetClkStatus+0x2a> @ imm = #0xc
700af01c: e7ff         	b	0x700af01e <Sciclient_pmModuleGetClkStatus+0x1e> @ imm = #-0x2
700af01e: 9812         	ldr	r0, [sp, #0x48]
700af020: 900e         	str	r0, [sp, #0x38]
700af022: 20ff         	movs	r0, #0xff
700af024: f88d 0037    	strb.w	r0, [sp, #0x37]
700af028: e003         	b	0x700af032 <Sciclient_pmModuleGetClkStatus+0x32> @ imm = #0x6
700af02a: 9812         	ldr	r0, [sp, #0x48]
700af02c: f88d 0037    	strb.w	r0, [sp, #0x37]
700af030: e7ff         	b	0x700af032 <Sciclient_pmModuleGetClkStatus+0x32> @ imm = #-0x2
700af032: 2000         	movs	r0, #0x0
700af034: f8ad 0028    	strh.w	r0, [sp, #0x28]
700af038: 9009         	str	r0, [sp, #0x24]
700af03a: 9008         	str	r0, [sp, #0x20]
700af03c: f240 1101    	movw	r1, #0x101
700af040: f8ad 100c    	strh.w	r1, [sp, #0xc]
700af044: 2102         	movs	r1, #0x2
700af046: 9104         	str	r1, [sp, #0x10]
700af048: f10d 012b    	add.w	r1, sp, #0x2b
700af04c: 9105         	str	r1, [sp, #0x14]
700af04e: 2111         	movs	r1, #0x11
700af050: 9106         	str	r1, [sp, #0x18]
700af052: 9910         	ldr	r1, [sp, #0x40]
700af054: 9107         	str	r1, [sp, #0x1c]
700af056: 9000         	str	r0, [sp]
700af058: a808         	add	r0, sp, #0x20
700af05a: 9001         	str	r0, [sp, #0x4]
700af05c: 200a         	movs	r0, #0xa
700af05e: 9002         	str	r0, [sp, #0x8]
700af060: a803         	add	r0, sp, #0xc
700af062: 4669         	mov	r1, sp
700af064: f7f4 f8d4    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xbe58
700af068: 900f         	str	r0, [sp, #0x3c]
700af06a: 980f         	ldr	r0, [sp, #0x3c]
700af06c: b930         	cbnz	r0, 0x700af07c <Sciclient_pmModuleGetClkStatus+0x7c> @ imm = #0xc
700af06e: e7ff         	b	0x700af070 <Sciclient_pmModuleGetClkStatus+0x70> @ imm = #-0x2
700af070: 9800         	ldr	r0, [sp]
700af072: f000 0002    	and	r0, r0, #0x2
700af076: 2802         	cmp	r0, #0x2
700af078: d004         	beq	0x700af084 <Sciclient_pmModuleGetClkStatus+0x84> @ imm = #0x8
700af07a: e7ff         	b	0x700af07c <Sciclient_pmModuleGetClkStatus+0x7c> @ imm = #-0x2
700af07c: f04f 30ff    	mov.w	r0, #0xffffffff
700af080: 900f         	str	r0, [sp, #0x3c]
700af082: e7ff         	b	0x700af084 <Sciclient_pmModuleGetClkStatus+0x84> @ imm = #-0x2
700af084: 980f         	ldr	r0, [sp, #0x3c]
700af086: b928         	cbnz	r0, 0x700af094 <Sciclient_pmModuleGetClkStatus+0x94> @ imm = #0xa
700af088: e7ff         	b	0x700af08a <Sciclient_pmModuleGetClkStatus+0x8a> @ imm = #-0x2
700af08a: f89d 0029    	ldrb.w	r0, [sp, #0x29]
700af08e: 9911         	ldr	r1, [sp, #0x44]
700af090: 6008         	str	r0, [r1]
700af092: e7ff         	b	0x700af094 <Sciclient_pmModuleGetClkStatus+0x94> @ imm = #-0x2
700af094: 980f         	ldr	r0, [sp, #0x3c]
700af096: b014         	add	sp, #0x50
700af098: bd80         	pop	{r7, pc}
700af09a: 0000         	movs	r0, r0
700af09c: 0000         	movs	r0, r0
700af09e: 0000         	movs	r0, r0

700af0a0 <Sciclient_pmSetModuleClkParent>:
700af0a0: b580         	push	{r7, lr}
700af0a2: b094         	sub	sp, #0x50
700af0a4: 9013         	str	r0, [sp, #0x4c]
700af0a6: 9112         	str	r1, [sp, #0x48]
700af0a8: 9211         	str	r2, [sp, #0x44]
700af0aa: 9310         	str	r3, [sp, #0x40]
700af0ac: 2000         	movs	r0, #0x0
700af0ae: 900f         	str	r0, [sp, #0x3c]
700af0b0: 9813         	ldr	r0, [sp, #0x4c]
700af0b2: f8cd 002e    	str.w	r0, [sp, #0x2e]
700af0b6: 9812         	ldr	r0, [sp, #0x48]
700af0b8: 28ff         	cmp	r0, #0xff
700af0ba: d306         	blo	0x700af0ca <Sciclient_pmSetModuleClkParent+0x2a> @ imm = #0xc
700af0bc: e7ff         	b	0x700af0be <Sciclient_pmSetModuleClkParent+0x1e> @ imm = #-0x2
700af0be: 9812         	ldr	r0, [sp, #0x48]
700af0c0: 900d         	str	r0, [sp, #0x34]
700af0c2: 20ff         	movs	r0, #0xff
700af0c4: f88d 0032    	strb.w	r0, [sp, #0x32]
700af0c8: e003         	b	0x700af0d2 <Sciclient_pmSetModuleClkParent+0x32> @ imm = #0x6
700af0ca: 9812         	ldr	r0, [sp, #0x48]
700af0cc: f88d 0032    	strb.w	r0, [sp, #0x32]
700af0d0: e7ff         	b	0x700af0d2 <Sciclient_pmSetModuleClkParent+0x32> @ imm = #-0x2
700af0d2: 9811         	ldr	r0, [sp, #0x44]
700af0d4: 28ff         	cmp	r0, #0xff
700af0d6: d306         	blo	0x700af0e6 <Sciclient_pmSetModuleClkParent+0x46> @ imm = #0xc
700af0d8: e7ff         	b	0x700af0da <Sciclient_pmSetModuleClkParent+0x3a> @ imm = #-0x2
700af0da: 9811         	ldr	r0, [sp, #0x44]
700af0dc: 900e         	str	r0, [sp, #0x38]
700af0de: 20ff         	movs	r0, #0xff
700af0e0: f88d 0033    	strb.w	r0, [sp, #0x33]
700af0e4: e003         	b	0x700af0ee <Sciclient_pmSetModuleClkParent+0x4e> @ imm = #0x6
700af0e6: 9811         	ldr	r0, [sp, #0x44]
700af0e8: f88d 0033    	strb.w	r0, [sp, #0x33]
700af0ec: e7ff         	b	0x700af0ee <Sciclient_pmSetModuleClkParent+0x4e> @ imm = #-0x2
700af0ee: f44f 7081    	mov.w	r0, #0x102
700af0f2: f8ad 0010    	strh.w	r0, [sp, #0x10]
700af0f6: 2002         	movs	r0, #0x2
700af0f8: 9005         	str	r0, [sp, #0x14]
700af0fa: f10d 0026    	add.w	r0, sp, #0x26
700af0fe: 9006         	str	r0, [sp, #0x18]
700af100: 2016         	movs	r0, #0x16
700af102: 9007         	str	r0, [sp, #0x1c]
700af104: 9810         	ldr	r0, [sp, #0x40]
700af106: 9008         	str	r0, [sp, #0x20]
700af108: 2000         	movs	r0, #0x0
700af10a: 9001         	str	r0, [sp, #0x4]
700af10c: 9002         	str	r0, [sp, #0x8]
700af10e: 9003         	str	r0, [sp, #0xc]
700af110: a804         	add	r0, sp, #0x10
700af112: a901         	add	r1, sp, #0x4
700af114: f7f4 f87c    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xbf08
700af118: 900f         	str	r0, [sp, #0x3c]
700af11a: 980f         	ldr	r0, [sp, #0x3c]
700af11c: b930         	cbnz	r0, 0x700af12c <Sciclient_pmSetModuleClkParent+0x8c> @ imm = #0xc
700af11e: e7ff         	b	0x700af120 <Sciclient_pmSetModuleClkParent+0x80> @ imm = #-0x2
700af120: 9801         	ldr	r0, [sp, #0x4]
700af122: f000 0002    	and	r0, r0, #0x2
700af126: 2802         	cmp	r0, #0x2
700af128: d004         	beq	0x700af134 <Sciclient_pmSetModuleClkParent+0x94> @ imm = #0x8
700af12a: e7ff         	b	0x700af12c <Sciclient_pmSetModuleClkParent+0x8c> @ imm = #-0x2
700af12c: f04f 30ff    	mov.w	r0, #0xffffffff
700af130: 900f         	str	r0, [sp, #0x3c]
700af132: e7ff         	b	0x700af134 <Sciclient_pmSetModuleClkParent+0x94> @ imm = #-0x2
700af134: 980f         	ldr	r0, [sp, #0x3c]
700af136: b014         	add	sp, #0x50
700af138: bd80         	pop	{r7, pc}
700af13a: 0000         	movs	r0, r0
700af13c: 0000         	movs	r0, r0
700af13e: 0000         	movs	r0, r0

700af140 <Sciclient_rmIrOutpIsFree>:
700af140: b580         	push	{r7, lr}
700af142: b086         	sub	sp, #0x18
700af144: f8ad 0016    	strh.w	r0, [sp, #0x16]
700af148: f8ad 1014    	strh.w	r1, [sp, #0x14]
700af14c: 2000         	movs	r0, #0x0
700af14e: 9004         	str	r0, [sp, #0x10]
700af150: 9003         	str	r0, [sp, #0xc]
700af152: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700af156: f002 fc33    	bl	0x700b19c0 <Sciclient_rmIrGetInst> @ imm = #0x2866
700af15a: 9003         	str	r0, [sp, #0xc]
700af15c: 9803         	ldr	r0, [sp, #0xc]
700af15e: b920         	cbnz	r0, 0x700af16a <Sciclient_rmIrOutpIsFree+0x2a> @ imm = #0x8
700af160: e7ff         	b	0x700af162 <Sciclient_rmIrOutpIsFree+0x22> @ imm = #-0x2
700af162: f06f 0001    	mvn	r0, #0x1
700af166: 9004         	str	r0, [sp, #0x10]
700af168: e00b         	b	0x700af182 <Sciclient_rmIrOutpIsFree+0x42> @ imm = #0x16
700af16a: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700af16e: 9903         	ldr	r1, [sp, #0xc]
700af170: 8949         	ldrh	r1, [r1, #0xa]
700af172: 4288         	cmp	r0, r1
700af174: db04         	blt	0x700af180 <Sciclient_rmIrOutpIsFree+0x40> @ imm = #0x8
700af176: e7ff         	b	0x700af178 <Sciclient_rmIrOutpIsFree+0x38> @ imm = #-0x2
700af178: f06f 0001    	mvn	r0, #0x1
700af17c: 9004         	str	r0, [sp, #0x10]
700af17e: e7ff         	b	0x700af180 <Sciclient_rmIrOutpIsFree+0x40> @ imm = #-0x2
700af180: e7ff         	b	0x700af182 <Sciclient_rmIrOutpIsFree+0x42> @ imm = #-0x2
700af182: 9804         	ldr	r0, [sp, #0x10]
700af184: bb30         	cbnz	r0, 0x700af1d4 <Sciclient_rmIrOutpIsFree+0x94> @ imm = #0x4c
700af186: e7ff         	b	0x700af188 <Sciclient_rmIrOutpIsFree+0x48> @ imm = #-0x2
700af188: 9803         	ldr	r0, [sp, #0xc]
700af18a: 6840         	ldr	r0, [r0, #0x4]
700af18c: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700af190: f005 f95e    	bl	0x700b4450 <Sciclient_getIrAddr> @ imm = #0x52bc
700af194: 9002         	str	r0, [sp, #0x8]
700af196: 9802         	ldr	r0, [sp, #0x8]
700af198: f240 31ff    	movw	r1, #0x3ff
700af19c: 2200         	movs	r2, #0x0
700af19e: f005 fb67    	bl	0x700b4870 <CSL_REG32_FEXT_RAW> @ imm = #0x56ce
700af1a2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700af1a6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700af1aa: b138         	cbz	r0, 0x700af1bc <Sciclient_rmIrOutpIsFree+0x7c> @ imm = #0xe
700af1ac: e7ff         	b	0x700af1ae <Sciclient_rmIrOutpIsFree+0x6e> @ imm = #-0x2
700af1ae: 9803         	ldr	r0, [sp, #0xc]
700af1b0: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700af1b4: f7ff fa8c    	bl	0x700ae6d0 <Sciclient_rmIrOutpRomMapped> @ imm = #-0xae8
700af1b8: b138         	cbz	r0, 0x700af1ca <Sciclient_rmIrOutpIsFree+0x8a> @ imm = #0xe
700af1ba: e7ff         	b	0x700af1bc <Sciclient_rmIrOutpIsFree+0x7c> @ imm = #-0x2
700af1bc: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700af1c0: 9903         	ldr	r1, [sp, #0xc]
700af1c2: 8989         	ldrh	r1, [r1, #0xc]
700af1c4: 4288         	cmp	r0, r1
700af1c6: d104         	bne	0x700af1d2 <Sciclient_rmIrOutpIsFree+0x92> @ imm = #0x8
700af1c8: e7ff         	b	0x700af1ca <Sciclient_rmIrOutpIsFree+0x8a> @ imm = #-0x2
700af1ca: f04f 30ff    	mov.w	r0, #0xffffffff
700af1ce: 9004         	str	r0, [sp, #0x10]
700af1d0: e7ff         	b	0x700af1d2 <Sciclient_rmIrOutpIsFree+0x92> @ imm = #-0x2
700af1d2: e7ff         	b	0x700af1d4 <Sciclient_rmIrOutpIsFree+0x94> @ imm = #-0x2
700af1d4: 9804         	ldr	r0, [sp, #0x10]
700af1d6: b006         	add	sp, #0x18
700af1d8: bd80         	pop	{r7, pc}
700af1da: 0000         	movs	r0, r0
700af1dc: 0000         	movs	r0, r0
700af1de: 0000         	movs	r0, r0

700af1e0 <Udma_ringQueueRaw>:
700af1e0: b580         	push	{r7, lr}
700af1e2: b088         	sub	sp, #0x20
700af1e4: 9007         	str	r0, [sp, #0x1c]
700af1e6: 9305         	str	r3, [sp, #0x14]
700af1e8: 9204         	str	r2, [sp, #0x10]
700af1ea: 2000         	movs	r0, #0x0
700af1ec: 9003         	str	r0, [sp, #0xc]
700af1ee: 9807         	ldr	r0, [sp, #0x1c]
700af1f0: 9000         	str	r0, [sp]
700af1f2: 9800         	ldr	r0, [sp]
700af1f4: b180         	cbz	r0, 0x700af218 <Udma_ringQueueRaw+0x38> @ imm = #0x20
700af1f6: e7ff         	b	0x700af1f8 <Udma_ringQueueRaw+0x18> @ imm = #-0x2
700af1f8: 9800         	ldr	r0, [sp]
700af1fa: 6d80         	ldr	r0, [r0, #0x58]
700af1fc: f64a 31cd    	movw	r1, #0xabcd
700af200: f6ca 31dc    	movt	r1, #0xabdc
700af204: 4288         	cmp	r0, r1
700af206: d107         	bne	0x700af218 <Udma_ringQueueRaw+0x38> @ imm = #0xe
700af208: e7ff         	b	0x700af20a <Udma_ringQueueRaw+0x2a> @ imm = #-0x2
700af20a: 9800         	ldr	r0, [sp]
700af20c: 8880         	ldrh	r0, [r0, #0x4]
700af20e: f64f 71ff    	movw	r1, #0xffff
700af212: 4288         	cmp	r0, r1
700af214: d104         	bne	0x700af220 <Udma_ringQueueRaw+0x40> @ imm = #0x8
700af216: e7ff         	b	0x700af218 <Udma_ringQueueRaw+0x38> @ imm = #-0x2
700af218: f06f 0001    	mvn	r0, #0x1
700af21c: 9003         	str	r0, [sp, #0xc]
700af21e: e7ff         	b	0x700af220 <Udma_ringQueueRaw+0x40> @ imm = #-0x2
700af220: 9803         	ldr	r0, [sp, #0xc]
700af222: b9a8         	cbnz	r0, 0x700af250 <Udma_ringQueueRaw+0x70> @ imm = #0x2a
700af224: e7ff         	b	0x700af226 <Udma_ringQueueRaw+0x46> @ imm = #-0x2
700af226: 9800         	ldr	r0, [sp]
700af228: 6800         	ldr	r0, [r0]
700af22a: 9001         	str	r0, [sp, #0x4]
700af22c: 9801         	ldr	r0, [sp, #0x4]
700af22e: b150         	cbz	r0, 0x700af246 <Udma_ringQueueRaw+0x66> @ imm = #0x14
700af230: e7ff         	b	0x700af232 <Udma_ringQueueRaw+0x52> @ imm = #-0x2
700af232: 9801         	ldr	r0, [sp, #0x4]
700af234: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700af238: f64a 31cd    	movw	r1, #0xabcd
700af23c: f6ca 31dc    	movt	r1, #0xabdc
700af240: 4288         	cmp	r0, r1
700af242: d004         	beq	0x700af24e <Udma_ringQueueRaw+0x6e> @ imm = #0x8
700af244: e7ff         	b	0x700af246 <Udma_ringQueueRaw+0x66> @ imm = #-0x2
700af246: f04f 30ff    	mov.w	r0, #0xffffffff
700af24a: 9003         	str	r0, [sp, #0xc]
700af24c: e7ff         	b	0x700af24e <Udma_ringQueueRaw+0x6e> @ imm = #-0x2
700af24e: e7ff         	b	0x700af250 <Udma_ringQueueRaw+0x70> @ imm = #-0x2
700af250: 9803         	ldr	r0, [sp, #0xc]
700af252: b978         	cbnz	r0, 0x700af274 <Udma_ringQueueRaw+0x94> @ imm = #0x1e
700af254: e7ff         	b	0x700af256 <Udma_ringQueueRaw+0x76> @ imm = #-0x2
700af256: f006 ed8e    	blx	0x700b5d74 <HwiP_disable> @ imm = #0x6b1c
700af25a: 9002         	str	r0, [sp, #0x8]
700af25c: 9801         	ldr	r0, [sp, #0x4]
700af25e: f8d0 c594    	ldr.w	r12, [r0, #0x594]
700af262: 9900         	ldr	r1, [sp]
700af264: 9a04         	ldr	r2, [sp, #0x10]
700af266: 9b05         	ldr	r3, [sp, #0x14]
700af268: 47e0         	blx	r12
700af26a: 9003         	str	r0, [sp, #0xc]
700af26c: 9802         	ldr	r0, [sp, #0x8]
700af26e: f006 eda2    	blx	0x700b5db4 <HwiP_restore> @ imm = #0x6b44
700af272: e7ff         	b	0x700af274 <Udma_ringQueueRaw+0x94> @ imm = #-0x2
700af274: 9803         	ldr	r0, [sp, #0xc]
700af276: b008         	add	sp, #0x20
700af278: bd80         	pop	{r7, pc}
700af27a: 0000         	movs	r0, r0
700af27c: 0000         	movs	r0, r0
700af27e: 0000         	movs	r0, r0

700af280 <_tx_thread_sleep>:
700af280: b580         	push	{r7, lr}
700af282: b084         	sub	sp, #0x10
700af284: 9003         	str	r0, [sp, #0xc]
700af286: f7f3 ecc6    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0xc674
700af28a: 9002         	str	r0, [sp, #0x8]
700af28c: f64a 206c    	movw	r0, #0xaa6c
700af290: f2c7 0008    	movt	r0, #0x7008
700af294: 6800         	ldr	r0, [r0]
700af296: 9000         	str	r0, [sp]
700af298: 9800         	ldr	r0, [sp]
700af29a: b930         	cbnz	r0, 0x700af2aa <_tx_thread_sleep+0x2a> @ imm = #0xc
700af29c: e7ff         	b	0x700af29e <_tx_thread_sleep+0x1e> @ imm = #-0x2
700af29e: 9802         	ldr	r0, [sp, #0x8]
700af2a0: f7f3 ee38    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xc390
700af2a4: 2013         	movs	r0, #0x13
700af2a6: 9001         	str	r0, [sp, #0x4]
700af2a8: e034         	b	0x700af314 <_tx_thread_sleep+0x94> @ imm = #0x68
700af2aa: f248 1038    	movw	r0, #0x8138
700af2ae: f2c7 000b    	movt	r0, #0x700b
700af2b2: 6800         	ldr	r0, [r0]
700af2b4: b130         	cbz	r0, 0x700af2c4 <_tx_thread_sleep+0x44> @ imm = #0xc
700af2b6: e7ff         	b	0x700af2b8 <_tx_thread_sleep+0x38> @ imm = #-0x2
700af2b8: 9802         	ldr	r0, [sp, #0x8]
700af2ba: f7f3 ee2c    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xc3a8
700af2be: 2013         	movs	r0, #0x13
700af2c0: 9001         	str	r0, [sp, #0x4]
700af2c2: e026         	b	0x700af312 <_tx_thread_sleep+0x92> @ imm = #0x4c
700af2c4: 9803         	ldr	r0, [sp, #0xc]
700af2c6: b930         	cbnz	r0, 0x700af2d6 <_tx_thread_sleep+0x56> @ imm = #0xc
700af2c8: e7ff         	b	0x700af2ca <_tx_thread_sleep+0x4a> @ imm = #-0x2
700af2ca: 9802         	ldr	r0, [sp, #0x8]
700af2cc: f7f3 ee22    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xc3bc
700af2d0: 2000         	movs	r0, #0x0
700af2d2: 9001         	str	r0, [sp, #0x4]
700af2d4: e01c         	b	0x700af310 <_tx_thread_sleep+0x90> @ imm = #0x38
700af2d6: f64a 207c    	movw	r0, #0xaa7c
700af2da: f2c7 0008    	movt	r0, #0x7008
700af2de: 6800         	ldr	r0, [r0]
700af2e0: b130         	cbz	r0, 0x700af2f0 <_tx_thread_sleep+0x70> @ imm = #0xc
700af2e2: e7ff         	b	0x700af2e4 <_tx_thread_sleep+0x64> @ imm = #-0x2
700af2e4: 9802         	ldr	r0, [sp, #0x8]
700af2e6: f7f3 ee16    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xc3d4
700af2ea: 2013         	movs	r0, #0x13
700af2ec: 9001         	str	r0, [sp, #0x4]
700af2ee: e00e         	b	0x700af30e <_tx_thread_sleep+0x8e> @ imm = #0x1c
700af2f0: 9900         	ldr	r1, [sp]
700af2f2: 2004         	movs	r0, #0x4
700af2f4: 6348         	str	r0, [r1, #0x34]
700af2f6: 9800         	ldr	r0, [sp]
700af2f8: 9903         	ldr	r1, [sp, #0xc]
700af2fa: f7f3 fe11    	bl	0x700a2f20 <_tx_thread_system_ni_suspend> @ imm = #-0xc3de
700af2fe: 9802         	ldr	r0, [sp, #0x8]
700af300: f7f3 ee08    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xc3f0
700af304: 9800         	ldr	r0, [sp]
700af306: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700af30a: 9001         	str	r0, [sp, #0x4]
700af30c: e7ff         	b	0x700af30e <_tx_thread_sleep+0x8e> @ imm = #-0x2
700af30e: e7ff         	b	0x700af310 <_tx_thread_sleep+0x90> @ imm = #-0x2
700af310: e7ff         	b	0x700af312 <_tx_thread_sleep+0x92> @ imm = #-0x2
700af312: e7ff         	b	0x700af314 <_tx_thread_sleep+0x94> @ imm = #-0x2
700af314: 9801         	ldr	r0, [sp, #0x4]
700af316: b004         	add	sp, #0x10
700af318: bd80         	pop	{r7, pc}
700af31a: 0000         	movs	r0, r0
700af31c: 0000         	movs	r0, r0
700af31e: 0000         	movs	r0, r0

700af320 <_txe_mutex_get>:
700af320: b580         	push	{r7, lr}
700af322: b084         	sub	sp, #0x10
700af324: 9003         	str	r0, [sp, #0xc]
700af326: 9102         	str	r1, [sp, #0x8]
700af328: 2000         	movs	r0, #0x0
700af32a: 9001         	str	r0, [sp, #0x4]
700af32c: 9803         	ldr	r0, [sp, #0xc]
700af32e: b918         	cbnz	r0, 0x700af338 <_txe_mutex_get+0x18> @ imm = #0x6
700af330: e7ff         	b	0x700af332 <_txe_mutex_get+0x12> @ imm = #-0x2
700af332: 201c         	movs	r0, #0x1c
700af334: 9001         	str	r0, [sp, #0x4]
700af336: e01b         	b	0x700af370 <_txe_mutex_get+0x50> @ imm = #0x36
700af338: 9803         	ldr	r0, [sp, #0xc]
700af33a: 6800         	ldr	r0, [r0]
700af33c: f245 4145    	movw	r1, #0x5445
700af340: f6c4 5155    	movt	r1, #0x4d55
700af344: 4288         	cmp	r0, r1
700af346: d003         	beq	0x700af350 <_txe_mutex_get+0x30> @ imm = #0x6
700af348: e7ff         	b	0x700af34a <_txe_mutex_get+0x2a> @ imm = #-0x2
700af34a: 201c         	movs	r0, #0x1c
700af34c: 9001         	str	r0, [sp, #0x4]
700af34e: e00e         	b	0x700af36e <_txe_mutex_get+0x4e> @ imm = #0x1c
700af350: 9802         	ldr	r0, [sp, #0x8]
700af352: b158         	cbz	r0, 0x700af36c <_txe_mutex_get+0x4c> @ imm = #0x16
700af354: e7ff         	b	0x700af356 <_txe_mutex_get+0x36> @ imm = #-0x2
700af356: f248 1038    	movw	r0, #0x8138
700af35a: f2c7 000b    	movt	r0, #0x700b
700af35e: 6800         	ldr	r0, [r0]
700af360: b118         	cbz	r0, 0x700af36a <_txe_mutex_get+0x4a> @ imm = #0x6
700af362: e7ff         	b	0x700af364 <_txe_mutex_get+0x44> @ imm = #-0x2
700af364: 2004         	movs	r0, #0x4
700af366: 9001         	str	r0, [sp, #0x4]
700af368: e7ff         	b	0x700af36a <_txe_mutex_get+0x4a> @ imm = #-0x2
700af36a: e7ff         	b	0x700af36c <_txe_mutex_get+0x4c> @ imm = #-0x2
700af36c: e7ff         	b	0x700af36e <_txe_mutex_get+0x4e> @ imm = #-0x2
700af36e: e7ff         	b	0x700af370 <_txe_mutex_get+0x50> @ imm = #-0x2
700af370: 9801         	ldr	r0, [sp, #0x4]
700af372: b9b0         	cbnz	r0, 0x700af3a2 <_txe_mutex_get+0x82> @ imm = #0x2c
700af374: e7ff         	b	0x700af376 <_txe_mutex_get+0x56> @ imm = #-0x2
700af376: f248 1038    	movw	r0, #0x8138
700af37a: f2c7 000b    	movt	r0, #0x700b
700af37e: 6800         	ldr	r0, [r0]
700af380: b170         	cbz	r0, 0x700af3a0 <_txe_mutex_get+0x80> @ imm = #0x1c
700af382: e7ff         	b	0x700af384 <_txe_mutex_get+0x64> @ imm = #-0x2
700af384: f248 1038    	movw	r0, #0x8138
700af388: f2c7 000b    	movt	r0, #0x700b
700af38c: 6800         	ldr	r0, [r0]
700af38e: 0900         	lsrs	r0, r0, #0x4
700af390: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700af394: d203         	bhs	0x700af39e <_txe_mutex_get+0x7e> @ imm = #0x6
700af396: e7ff         	b	0x700af398 <_txe_mutex_get+0x78> @ imm = #-0x2
700af398: 2013         	movs	r0, #0x13
700af39a: 9001         	str	r0, [sp, #0x4]
700af39c: e7ff         	b	0x700af39e <_txe_mutex_get+0x7e> @ imm = #-0x2
700af39e: e7ff         	b	0x700af3a0 <_txe_mutex_get+0x80> @ imm = #-0x2
700af3a0: e7ff         	b	0x700af3a2 <_txe_mutex_get+0x82> @ imm = #-0x2
700af3a2: 9801         	ldr	r0, [sp, #0x4]
700af3a4: b930         	cbnz	r0, 0x700af3b4 <_txe_mutex_get+0x94> @ imm = #0xc
700af3a6: e7ff         	b	0x700af3a8 <_txe_mutex_get+0x88> @ imm = #-0x2
700af3a8: 9803         	ldr	r0, [sp, #0xc]
700af3aa: 9902         	ldr	r1, [sp, #0x8]
700af3ac: f7f6 fde8    	bl	0x700a5f80 <_tx_mutex_get> @ imm = #-0x9430
700af3b0: 9001         	str	r0, [sp, #0x4]
700af3b2: e7ff         	b	0x700af3b4 <_txe_mutex_get+0x94> @ imm = #-0x2
700af3b4: 9801         	ldr	r0, [sp, #0x4]
700af3b6: b004         	add	sp, #0x10
700af3b8: bd80         	pop	{r7, pc}
700af3ba: 0000         	movs	r0, r0
700af3bc: 0000         	movs	r0, r0
700af3be: 0000         	movs	r0, r0

700af3c0 <CSL_bcdmaChanOpSetChanEnable>:
700af3c0: b580         	push	{r7, lr}
700af3c2: b086         	sub	sp, #0x18
700af3c4: 9005         	str	r0, [sp, #0x14]
700af3c6: 9104         	str	r1, [sp, #0x10]
700af3c8: 9203         	str	r2, [sp, #0xc]
700af3ca: f88d 300b    	strb.w	r3, [sp, #0xb]
700af3ce: 2000         	movs	r0, #0x0
700af3d0: 9001         	str	r0, [sp, #0x4]
700af3d2: 9804         	ldr	r0, [sp, #0x10]
700af3d4: 9000         	str	r0, [sp]
700af3d6: b140         	cbz	r0, 0x700af3ea <CSL_bcdmaChanOpSetChanEnable+0x2a> @ imm = #0x10
700af3d8: e7ff         	b	0x700af3da <CSL_bcdmaChanOpSetChanEnable+0x1a> @ imm = #-0x2
700af3da: 9800         	ldr	r0, [sp]
700af3dc: 2801         	cmp	r0, #0x1
700af3de: d014         	beq	0x700af40a <CSL_bcdmaChanOpSetChanEnable+0x4a> @ imm = #0x28
700af3e0: e7ff         	b	0x700af3e2 <CSL_bcdmaChanOpSetChanEnable+0x22> @ imm = #-0x2
700af3e2: 9800         	ldr	r0, [sp]
700af3e4: 2802         	cmp	r0, #0x2
700af3e6: d020         	beq	0x700af42a <CSL_bcdmaChanOpSetChanEnable+0x6a> @ imm = #0x40
700af3e8: e02f         	b	0x700af44a <CSL_bcdmaChanOpSetChanEnable+0x8a> @ imm = #0x5e
700af3ea: 9805         	ldr	r0, [sp, #0x14]
700af3ec: 6880         	ldr	r0, [r0, #0x8]
700af3ee: 9903         	ldr	r1, [sp, #0xc]
700af3f0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af3f4: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700af3f8: f001 0101    	and	r1, r1, #0x1
700af3fc: 2900         	cmp	r1, #0x0
700af3fe: bf18         	it	ne
700af400: f04f 4100    	movne.w	r1, #0x80000000
700af404: f005 fe94    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x5d28
700af408: e023         	b	0x700af452 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x46
700af40a: 9805         	ldr	r0, [sp, #0x14]
700af40c: 6900         	ldr	r0, [r0, #0x10]
700af40e: 9903         	ldr	r1, [sp, #0xc]
700af410: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af414: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700af418: f001 0101    	and	r1, r1, #0x1
700af41c: 2900         	cmp	r1, #0x0
700af41e: bf18         	it	ne
700af420: f04f 4100    	movne.w	r1, #0x80000000
700af424: f005 fe84    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x5d08
700af428: e013         	b	0x700af452 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x26
700af42a: 9805         	ldr	r0, [sp, #0x14]
700af42c: 6980         	ldr	r0, [r0, #0x18]
700af42e: 9903         	ldr	r1, [sp, #0xc]
700af430: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af434: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700af438: f001 0101    	and	r1, r1, #0x1
700af43c: 2900         	cmp	r1, #0x0
700af43e: bf18         	it	ne
700af440: f04f 4100    	movne.w	r1, #0x80000000
700af444: f005 fe74    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x5ce8
700af448: e003         	b	0x700af452 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x6
700af44a: f06f 0001    	mvn	r0, #0x1
700af44e: 9001         	str	r0, [sp, #0x4]
700af450: e7ff         	b	0x700af452 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #-0x2
700af452: 9801         	ldr	r0, [sp, #0x4]
700af454: b006         	add	sp, #0x18
700af456: bd80         	pop	{r7, pc}
		...

700af460 <PMU_profileStart>:
700af460: b580         	push	{r7, lr}
700af462: b088         	sub	sp, #0x20
700af464: 9006         	str	r0, [sp, #0x18]
700af466: f248 2000    	movw	r0, #0x8200
700af46a: f2c7 0008    	movt	r0, #0x7008
700af46e: 6801         	ldr	r1, [r0]
700af470: 9105         	str	r1, [sp, #0x14]
700af472: 6881         	ldr	r1, [r0, #0x8]
700af474: 9103         	str	r1, [sp, #0xc]
700af476: 6841         	ldr	r1, [r0, #0x4]
700af478: 9102         	str	r1, [sp, #0x8]
700af47a: 6800         	ldr	r0, [r0]
700af47c: 2840         	cmp	r0, #0x40
700af47e: d304         	blo	0x700af48a <PMU_profileStart+0x2a> @ imm = #0x8
700af480: e7ff         	b	0x700af482 <PMU_profileStart+0x22> @ imm = #-0x2
700af482: f04f 30ff    	mov.w	r0, #0xffffffff
700af486: 9007         	str	r0, [sp, #0x1c]
700af488: e032         	b	0x700af4f0 <PMU_profileStart+0x90> @ imm = #0x64
700af48a: 9805         	ldr	r0, [sp, #0x14]
700af48c: f248 2200    	movw	r2, #0x8200
700af490: f2c7 0208    	movt	r2, #0x7008
700af494: 2134         	movs	r1, #0x34
700af496: fb00 2001    	mla	r0, r0, r1, r2
700af49a: 300c         	adds	r0, #0xc
700af49c: 9001         	str	r0, [sp, #0x4]
700af49e: 9806         	ldr	r0, [sp, #0x18]
700af4a0: 9901         	ldr	r1, [sp, #0x4]
700af4a2: 6308         	str	r0, [r1, #0x30]
700af4a4: f005 fef4    	bl	0x700b5290 <PMU_resetCounters> @ imm = #0x5de8
700af4a8: 9802         	ldr	r0, [sp, #0x8]
700af4aa: 2801         	cmp	r0, #0x1
700af4ac: d106         	bne	0x700af4bc <PMU_profileStart+0x5c> @ imm = #0xc
700af4ae: e7ff         	b	0x700af4b0 <PMU_profileStart+0x50> @ imm = #-0x2
700af4b0: 201f         	movs	r0, #0x1f
700af4b2: f7f9 eb94    	blx	0x700a8bdc <CSL_armR5PmuReadCntr> @ imm = #-0x68d8
700af4b6: 9901         	ldr	r1, [sp, #0x4]
700af4b8: 62c8         	str	r0, [r1, #0x2c]
700af4ba: e7ff         	b	0x700af4bc <PMU_profileStart+0x5c> @ imm = #-0x2
700af4bc: 2000         	movs	r0, #0x0
700af4be: 9004         	str	r0, [sp, #0x10]
700af4c0: e7ff         	b	0x700af4c2 <PMU_profileStart+0x62> @ imm = #-0x2
700af4c2: 9804         	ldr	r0, [sp, #0x10]
700af4c4: 9903         	ldr	r1, [sp, #0xc]
700af4c6: 4288         	cmp	r0, r1
700af4c8: d20f         	bhs	0x700af4ea <PMU_profileStart+0x8a> @ imm = #0x1e
700af4ca: e7ff         	b	0x700af4cc <PMU_profileStart+0x6c> @ imm = #-0x2
700af4cc: 9804         	ldr	r0, [sp, #0x10]
700af4ce: f7f9 eb86    	blx	0x700a8bdc <CSL_armR5PmuReadCntr> @ imm = #-0x68f4
700af4d2: 9901         	ldr	r1, [sp, #0x4]
700af4d4: 9a04         	ldr	r2, [sp, #0x10]
700af4d6: eb02 0242    	add.w	r2, r2, r2, lsl #1
700af4da: eb01 0182    	add.w	r1, r1, r2, lsl #2
700af4de: 6088         	str	r0, [r1, #0x8]
700af4e0: e7ff         	b	0x700af4e2 <PMU_profileStart+0x82> @ imm = #-0x2
700af4e2: 9804         	ldr	r0, [sp, #0x10]
700af4e4: 3001         	adds	r0, #0x1
700af4e6: 9004         	str	r0, [sp, #0x10]
700af4e8: e7eb         	b	0x700af4c2 <PMU_profileStart+0x62> @ imm = #-0x2a
700af4ea: 2000         	movs	r0, #0x0
700af4ec: 9007         	str	r0, [sp, #0x1c]
700af4ee: e7ff         	b	0x700af4f0 <PMU_profileStart+0x90> @ imm = #-0x2
700af4f0: 9807         	ldr	r0, [sp, #0x1c]
700af4f2: b008         	add	sp, #0x20
700af4f4: bd80         	pop	{r7, pc}
		...
700af4fe: 0000         	movs	r0, r0

700af500 <Sciclient_init>:
700af500: b580         	push	{r7, lr}
700af502: b086         	sub	sp, #0x18
700af504: 9005         	str	r0, [sp, #0x14]
700af506: 2100         	movs	r1, #0x0
700af508: 9101         	str	r1, [sp, #0x4]
700af50a: 9104         	str	r1, [sp, #0x10]
700af50c: f248 0040    	movw	r0, #0x8040
700af510: f2c7 000b    	movt	r0, #0x700b
700af514: 9002         	str	r0, [sp, #0x8]
700af516: 6800         	ldr	r0, [r0]
700af518: f7fc fe0a    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x33ec
700af51c: 9901         	ldr	r1, [sp, #0x4]
700af51e: 4602         	mov	r2, r0
700af520: 9802         	ldr	r0, [sp, #0x8]
700af522: 6002         	str	r2, [r0]
700af524: 6840         	ldr	r0, [r0, #0x4]
700af526: f7fc fe03    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x33fa
700af52a: 9901         	ldr	r1, [sp, #0x4]
700af52c: 4602         	mov	r2, r0
700af52e: 9802         	ldr	r0, [sp, #0x8]
700af530: 6042         	str	r2, [r0, #0x4]
700af532: 6880         	ldr	r0, [r0, #0x8]
700af534: f7fc fdfc    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x3408
700af538: 9902         	ldr	r1, [sp, #0x8]
700af53a: 6088         	str	r0, [r1, #0x8]
700af53c: 6908         	ldr	r0, [r1, #0x10]
700af53e: 6949         	ldr	r1, [r1, #0x14]
700af540: f7fc fdf6    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x3414
700af544: 9a02         	ldr	r2, [sp, #0x8]
700af546: 4601         	mov	r1, r0
700af548: 9801         	ldr	r0, [sp, #0x4]
700af54a: 6150         	str	r0, [r2, #0x14]
700af54c: 6111         	str	r1, [r2, #0x10]
700af54e: f248 01c8    	movw	r1, #0x80c8
700af552: f2c7 010b    	movt	r1, #0x700b
700af556: 9103         	str	r1, [sp, #0xc]
700af558: 6008         	str	r0, [r1]
700af55a: 9805         	ldr	r0, [sp, #0x14]
700af55c: 6048         	str	r0, [r1, #0x4]
700af55e: 9805         	ldr	r0, [sp, #0x14]
700af560: f003 fc66    	bl	0x700b2e30 <Sciclient_getDevId> @ imm = #0x38cc
700af564: 9a03         	ldr	r2, [sp, #0xc]
700af566: 4601         	mov	r1, r0
700af568: 9801         	ldr	r0, [sp, #0x4]
700af56a: 6091         	str	r1, [r2, #0x8]
700af56c: 9905         	ldr	r1, [sp, #0x14]
700af56e: f7ff fb17    	bl	0x700aeba0 <Sciclient_getContext> @ imm = #-0x9d2
700af572: 9903         	ldr	r1, [sp, #0xc]
700af574: 60c8         	str	r0, [r1, #0xc]
700af576: 9905         	ldr	r1, [sp, #0x14]
700af578: 2001         	movs	r0, #0x1
700af57a: f7ff fb11    	bl	0x700aeba0 <Sciclient_getContext> @ imm = #-0x9de
700af57e: 9a03         	ldr	r2, [sp, #0xc]
700af580: 4601         	mov	r1, r0
700af582: 9802         	ldr	r0, [sp, #0x8]
700af584: 6111         	str	r1, [r2, #0x10]
700af586: f004 fe73    	bl	0x700b4270 <CSL_secProxyGetMaxMsgSize> @ imm = #0x4ce6
700af58a: 9903         	ldr	r1, [sp, #0xc]
700af58c: 3804         	subs	r0, #0x4
700af58e: 6148         	str	r0, [r1, #0x14]
700af590: 9804         	ldr	r0, [sp, #0x10]
700af592: b006         	add	sp, #0x18
700af594: bd80         	pop	{r7, pc}
		...
700af59e: 0000         	movs	r0, r0

700af5a0 <UART_subConfigTCRTLRModeEn>:
700af5a0: b580         	push	{r7, lr}
700af5a2: b088         	sub	sp, #0x20
700af5a4: 9007         	str	r0, [sp, #0x1c]
700af5a6: 9807         	ldr	r0, [sp, #0x1c]
700af5a8: 21bf         	movs	r1, #0xbf
700af5aa: 9101         	str	r1, [sp, #0x4]
700af5ac: f002 ffd0    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x2fa0
700af5b0: 9004         	str	r0, [sp, #0x10]
700af5b2: 9807         	ldr	r0, [sp, #0x1c]
700af5b4: 3008         	adds	r0, #0x8
700af5b6: 2110         	movs	r1, #0x10
700af5b8: 9102         	str	r1, [sp, #0x8]
700af5ba: 2204         	movs	r2, #0x4
700af5bc: 9203         	str	r2, [sp, #0xc]
700af5be: f005 fa7f    	bl	0x700b4ac0 <HW_RD_FIELD32_RAW> @ imm = #0x54fe
700af5c2: 9902         	ldr	r1, [sp, #0x8]
700af5c4: 9a03         	ldr	r2, [sp, #0xc]
700af5c6: 9006         	str	r0, [sp, #0x18]
700af5c8: 9807         	ldr	r0, [sp, #0x1c]
700af5ca: 3008         	adds	r0, #0x8
700af5cc: 2301         	movs	r3, #0x1
700af5ce: 9300         	str	r3, [sp]
700af5d0: f004 fd5e    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x4abc
700af5d4: 9807         	ldr	r0, [sp, #0x1c]
700af5d6: 300c         	adds	r0, #0xc
700af5d8: 9904         	ldr	r1, [sp, #0x10]
700af5da: f005 fe09    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x5c12
700af5de: 9807         	ldr	r0, [sp, #0x1c]
700af5e0: 2180         	movs	r1, #0x80
700af5e2: f002 ffb5    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x2f6a
700af5e6: 9004         	str	r0, [sp, #0x10]
700af5e8: 9807         	ldr	r0, [sp, #0x1c]
700af5ea: 3010         	adds	r0, #0x10
700af5ec: f005 fdf8    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x5bf0
700af5f0: 9b00         	ldr	r3, [sp]
700af5f2: f000 0040    	and	r0, r0, #0x40
700af5f6: 9005         	str	r0, [sp, #0x14]
700af5f8: 9807         	ldr	r0, [sp, #0x1c]
700af5fa: 3010         	adds	r0, #0x10
700af5fc: 2140         	movs	r1, #0x40
700af5fe: 2206         	movs	r2, #0x6
700af600: f004 fd46    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x4a8c
700af604: 9807         	ldr	r0, [sp, #0x1c]
700af606: 300c         	adds	r0, #0xc
700af608: 9904         	ldr	r1, [sp, #0x10]
700af60a: f005 fdf1    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x5be2
700af60e: 9901         	ldr	r1, [sp, #0x4]
700af610: 9807         	ldr	r0, [sp, #0x1c]
700af612: f002 ff9d    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x2f3a
700af616: 9902         	ldr	r1, [sp, #0x8]
700af618: 9a03         	ldr	r2, [sp, #0xc]
700af61a: 9004         	str	r0, [sp, #0x10]
700af61c: 9807         	ldr	r0, [sp, #0x1c]
700af61e: 3008         	adds	r0, #0x8
700af620: 9b06         	ldr	r3, [sp, #0x18]
700af622: f004 fd35    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x4a6a
700af626: 9807         	ldr	r0, [sp, #0x1c]
700af628: 300c         	adds	r0, #0xc
700af62a: 9904         	ldr	r1, [sp, #0x10]
700af62c: f005 fde0    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x5bc0
700af630: 9805         	ldr	r0, [sp, #0x14]
700af632: b008         	add	sp, #0x20
700af634: bd80         	pop	{r7, pc}
		...
700af63e: 0000         	movs	r0, r0

700af640 <UART_udmaIsrRx>:
700af640: b580         	push	{r7, lr}
700af642: b08a         	sub	sp, #0x28
700af644: 9009         	str	r0, [sp, #0x24]
700af646: 9108         	str	r1, [sp, #0x20]
700af648: 9207         	str	r2, [sp, #0x1c]
700af64a: 9807         	ldr	r0, [sp, #0x1c]
700af64c: 2800         	cmp	r0, #0x0
700af64e: d040         	beq	0x700af6d2 <UART_udmaIsrRx+0x92> @ imm = #0x80
700af650: e7ff         	b	0x700af652 <UART_udmaIsrRx+0x12> @ imm = #-0x2
700af652: 9807         	ldr	r0, [sp, #0x1c]
700af654: 9000         	str	r0, [sp]
700af656: 9800         	ldr	r0, [sp]
700af658: 6840         	ldr	r0, [r0, #0x4]
700af65a: 6cc0         	ldr	r0, [r0, #0x4c]
700af65c: 9001         	str	r0, [sp, #0x4]
700af65e: 9801         	ldr	r0, [sp, #0x4]
700af660: 6880         	ldr	r0, [r0, #0x8]
700af662: 9002         	str	r0, [sp, #0x8]
700af664: 9808         	ldr	r0, [sp, #0x20]
700af666: 2801         	cmp	r0, #0x1
700af668: d12e         	bne	0x700af6c8 <UART_udmaIsrRx+0x88> @ imm = #0x5c
700af66a: e7ff         	b	0x700af66c <UART_udmaIsrRx+0x2c> @ imm = #-0x2
700af66c: 9901         	ldr	r1, [sp, #0x4]
700af66e: 6988         	ldr	r0, [r1, #0x18]
700af670: 69c9         	ldr	r1, [r1, #0x1c]
700af672: 220a         	movs	r2, #0xa
700af674: f006 fff4    	bl	0x700b6660 <CacheP_inv> @ imm = #0x6fe8
700af678: 9802         	ldr	r0, [sp, #0x8]
700af67a: f001 fb89    	bl	0x700b0d90 <Udma_chGetCqRingHandle> @ imm = #0x1712
700af67e: a904         	add	r1, sp, #0x10
700af680: f000 f87e    	bl	0x700af780 <Udma_ringDequeueRaw> @ imm = #0xfc
700af684: 9006         	str	r0, [sp, #0x18]
700af686: 9806         	ldr	r0, [sp, #0x18]
700af688: b988         	cbnz	r0, 0x700af6ae <UART_udmaIsrRx+0x6e> @ imm = #0x22
700af68a: e7ff         	b	0x700af68c <UART_udmaIsrRx+0x4c> @ imm = #-0x2
700af68c: 9804         	ldr	r0, [sp, #0x10]
700af68e: 9905         	ldr	r1, [sp, #0x14]
700af690: 4308         	orrs	r0, r1
700af692: b160         	cbz	r0, 0x700af6ae <UART_udmaIsrRx+0x6e> @ imm = #0x18
700af694: e7ff         	b	0x700af696 <UART_udmaIsrRx+0x56> @ imm = #-0x2
700af696: 9804         	ldr	r0, [sp, #0x10]
700af698: 9003         	str	r0, [sp, #0xc]
700af69a: 9803         	ldr	r0, [sp, #0xc]
700af69c: 6800         	ldr	r0, [r0]
700af69e: f36f 509f    	bfc	r0, #22, #10
700af6a2: 9900         	ldr	r1, [sp]
700af6a4: 62c8         	str	r0, [r1, #0x2c]
700af6a6: 9900         	ldr	r1, [sp]
700af6a8: 2000         	movs	r0, #0x0
700af6aa: 6348         	str	r0, [r1, #0x34]
700af6ac: e003         	b	0x700af6b6 <UART_udmaIsrRx+0x76> @ imm = #0x6
700af6ae: 9900         	ldr	r1, [sp]
700af6b0: 200a         	movs	r0, #0xa
700af6b2: 6348         	str	r0, [r1, #0x34]
700af6b4: e7ff         	b	0x700af6b6 <UART_udmaIsrRx+0x76> @ imm = #-0x2
700af6b6: 9800         	ldr	r0, [sp]
700af6b8: 6841         	ldr	r1, [r0, #0x4]
700af6ba: 6dc9         	ldr	r1, [r1, #0x5c]
700af6bc: 4788         	blx	r1
700af6be: 9800         	ldr	r0, [sp]
700af6c0: 3028         	adds	r0, #0x28
700af6c2: f005 fa8d    	bl	0x700b4be0 <UART_lld_Transaction_deInit> @ imm = #0x551a
700af6c6: e003         	b	0x700af6d0 <UART_udmaIsrRx+0x90> @ imm = #0x6
700af6c8: 9900         	ldr	r1, [sp]
700af6ca: 200a         	movs	r0, #0xa
700af6cc: 6488         	str	r0, [r1, #0x48]
700af6ce: e7ff         	b	0x700af6d0 <UART_udmaIsrRx+0x90> @ imm = #-0x2
700af6d0: e7ff         	b	0x700af6d2 <UART_udmaIsrRx+0x92> @ imm = #-0x2
700af6d2: b00a         	add	sp, #0x28
700af6d4: bd80         	pop	{r7, pc}
		...
700af6de: 0000         	movs	r0, r0

700af6e0 <UdmaFlowPrms_init>:
700af6e0: b084         	sub	sp, #0x10
700af6e2: 9003         	str	r0, [sp, #0xc]
700af6e4: 9102         	str	r1, [sp, #0x8]
700af6e6: 9803         	ldr	r0, [sp, #0xc]
700af6e8: 2800         	cmp	r0, #0x0
700af6ea: d042         	beq	0x700af772 <UdmaFlowPrms_init+0x92> @ imm = #0x84
700af6ec: e7ff         	b	0x700af6ee <UdmaFlowPrms_init+0xe> @ imm = #-0x2
700af6ee: 9803         	ldr	r0, [sp, #0xc]
700af6f0: 2100         	movs	r1, #0x0
700af6f2: 9100         	str	r1, [sp]
700af6f4: 6001         	str	r1, [r0]
700af6f6: 9803         	ldr	r0, [sp, #0xc]
700af6f8: 7101         	strb	r1, [r0, #0x4]
700af6fa: 9803         	ldr	r0, [sp, #0xc]
700af6fc: 7141         	strb	r1, [r0, #0x5]
700af6fe: 9a03         	ldr	r2, [sp, #0xc]
700af700: 2001         	movs	r0, #0x1
700af702: 7190         	strb	r0, [r2, #0x6]
700af704: 9803         	ldr	r0, [sp, #0xc]
700af706: 71c1         	strb	r1, [r0, #0x7]
700af708: 9803         	ldr	r0, [sp, #0xc]
700af70a: 7201         	strb	r1, [r0, #0x8]
700af70c: 9803         	ldr	r0, [sp, #0xc]
700af70e: 8141         	strh	r1, [r0, #0xa]
700af710: 9a03         	ldr	r2, [sp, #0xc]
700af712: f64f 70ff    	movw	r0, #0xffff
700af716: 9001         	str	r0, [sp, #0x4]
700af718: 8190         	strh	r0, [r2, #0xc]
700af71a: 9a03         	ldr	r2, [sp, #0xc]
700af71c: 73d1         	strb	r1, [r2, #0xf]
700af71e: 9b03         	ldr	r3, [sp, #0xc]
700af720: 2204         	movs	r2, #0x4
700af722: 745a         	strb	r2, [r3, #0x11]
700af724: 9b03         	ldr	r3, [sp, #0xc]
700af726: 7399         	strb	r1, [r3, #0xe]
700af728: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700af72c: 2302         	movs	r3, #0x2
700af72e: f88c 3010    	strb.w	r3, [r12, #0x10]
700af732: 9b03         	ldr	r3, [sp, #0xc]
700af734: 74d9         	strb	r1, [r3, #0x13]
700af736: 9b03         	ldr	r3, [sp, #0xc]
700af738: 755a         	strb	r2, [r3, #0x15]
700af73a: 9a03         	ldr	r2, [sp, #0xc]
700af73c: 7491         	strb	r1, [r2, #0x12]
700af73e: 9b03         	ldr	r3, [sp, #0xc]
700af740: 2205         	movs	r2, #0x5
700af742: 751a         	strb	r2, [r3, #0x14]
700af744: 9a03         	ldr	r2, [sp, #0xc]
700af746: 7591         	strb	r1, [r2, #0x16]
700af748: 9a03         	ldr	r2, [sp, #0xc]
700af74a: 8310         	strh	r0, [r2, #0x18]
700af74c: 9a03         	ldr	r2, [sp, #0xc]
700af74e: 8350         	strh	r0, [r2, #0x1a]
700af750: 9a03         	ldr	r2, [sp, #0xc]
700af752: 8390         	strh	r0, [r2, #0x1c]
700af754: 9a03         	ldr	r2, [sp, #0xc]
700af756: 83d0         	strh	r0, [r2, #0x1e]
700af758: 9a03         	ldr	r2, [sp, #0xc]
700af75a: 8411         	strh	r1, [r2, #0x20]
700af75c: 9a03         	ldr	r2, [sp, #0xc]
700af75e: 8451         	strh	r1, [r2, #0x22]
700af760: 9a03         	ldr	r2, [sp, #0xc]
700af762: 8491         	strh	r1, [r2, #0x24]
700af764: 9903         	ldr	r1, [sp, #0xc]
700af766: 84c8         	strh	r0, [r1, #0x26]
700af768: 9903         	ldr	r1, [sp, #0xc]
700af76a: 8508         	strh	r0, [r1, #0x28]
700af76c: 9903         	ldr	r1, [sp, #0xc]
700af76e: 8548         	strh	r0, [r1, #0x2a]
700af770: e7ff         	b	0x700af772 <UdmaFlowPrms_init+0x92> @ imm = #-0x2
700af772: b004         	add	sp, #0x10
700af774: 4770         	bx	lr
		...
700af77e: 0000         	movs	r0, r0

700af780 <Udma_ringDequeueRaw>:
700af780: b580         	push	{r7, lr}
700af782: b086         	sub	sp, #0x18
700af784: 9005         	str	r0, [sp, #0x14]
700af786: 9104         	str	r1, [sp, #0x10]
700af788: 2000         	movs	r0, #0x0
700af78a: 9003         	str	r0, [sp, #0xc]
700af78c: 9805         	ldr	r0, [sp, #0x14]
700af78e: 9000         	str	r0, [sp]
700af790: 9800         	ldr	r0, [sp]
700af792: b180         	cbz	r0, 0x700af7b6 <Udma_ringDequeueRaw+0x36> @ imm = #0x20
700af794: e7ff         	b	0x700af796 <Udma_ringDequeueRaw+0x16> @ imm = #-0x2
700af796: 9800         	ldr	r0, [sp]
700af798: 6d80         	ldr	r0, [r0, #0x58]
700af79a: f64a 31cd    	movw	r1, #0xabcd
700af79e: f6ca 31dc    	movt	r1, #0xabdc
700af7a2: 4288         	cmp	r0, r1
700af7a4: d107         	bne	0x700af7b6 <Udma_ringDequeueRaw+0x36> @ imm = #0xe
700af7a6: e7ff         	b	0x700af7a8 <Udma_ringDequeueRaw+0x28> @ imm = #-0x2
700af7a8: 9800         	ldr	r0, [sp]
700af7aa: 8880         	ldrh	r0, [r0, #0x4]
700af7ac: f64f 71ff    	movw	r1, #0xffff
700af7b0: 4288         	cmp	r0, r1
700af7b2: d104         	bne	0x700af7be <Udma_ringDequeueRaw+0x3e> @ imm = #0x8
700af7b4: e7ff         	b	0x700af7b6 <Udma_ringDequeueRaw+0x36> @ imm = #-0x2
700af7b6: f06f 0001    	mvn	r0, #0x1
700af7ba: 9003         	str	r0, [sp, #0xc]
700af7bc: e7ff         	b	0x700af7be <Udma_ringDequeueRaw+0x3e> @ imm = #-0x2
700af7be: 9803         	ldr	r0, [sp, #0xc]
700af7c0: b9a8         	cbnz	r0, 0x700af7ee <Udma_ringDequeueRaw+0x6e> @ imm = #0x2a
700af7c2: e7ff         	b	0x700af7c4 <Udma_ringDequeueRaw+0x44> @ imm = #-0x2
700af7c4: 9800         	ldr	r0, [sp]
700af7c6: 6800         	ldr	r0, [r0]
700af7c8: 9001         	str	r0, [sp, #0x4]
700af7ca: 9801         	ldr	r0, [sp, #0x4]
700af7cc: b150         	cbz	r0, 0x700af7e4 <Udma_ringDequeueRaw+0x64> @ imm = #0x14
700af7ce: e7ff         	b	0x700af7d0 <Udma_ringDequeueRaw+0x50> @ imm = #-0x2
700af7d0: 9801         	ldr	r0, [sp, #0x4]
700af7d2: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700af7d6: f64a 31cd    	movw	r1, #0xabcd
700af7da: f6ca 31dc    	movt	r1, #0xabdc
700af7de: 4288         	cmp	r0, r1
700af7e0: d004         	beq	0x700af7ec <Udma_ringDequeueRaw+0x6c> @ imm = #0x8
700af7e2: e7ff         	b	0x700af7e4 <Udma_ringDequeueRaw+0x64> @ imm = #-0x2
700af7e4: f04f 30ff    	mov.w	r0, #0xffffffff
700af7e8: 9003         	str	r0, [sp, #0xc]
700af7ea: e7ff         	b	0x700af7ec <Udma_ringDequeueRaw+0x6c> @ imm = #-0x2
700af7ec: e7ff         	b	0x700af7ee <Udma_ringDequeueRaw+0x6e> @ imm = #-0x2
700af7ee: 9803         	ldr	r0, [sp, #0xc]
700af7f0: b970         	cbnz	r0, 0x700af810 <Udma_ringDequeueRaw+0x90> @ imm = #0x1c
700af7f2: e7ff         	b	0x700af7f4 <Udma_ringDequeueRaw+0x74> @ imm = #-0x2
700af7f4: f006 eabe    	blx	0x700b5d74 <HwiP_disable> @ imm = #0x657c
700af7f8: 9002         	str	r0, [sp, #0x8]
700af7fa: 9801         	ldr	r0, [sp, #0x4]
700af7fc: f8d0 3590    	ldr.w	r3, [r0, #0x590]
700af800: 9900         	ldr	r1, [sp]
700af802: 9a04         	ldr	r2, [sp, #0x10]
700af804: 4798         	blx	r3
700af806: 9003         	str	r0, [sp, #0xc]
700af808: 9802         	ldr	r0, [sp, #0x8]
700af80a: f006 ead4    	blx	0x700b5db4 <HwiP_restore> @ imm = #0x65a8
700af80e: e7ff         	b	0x700af810 <Udma_ringDequeueRaw+0x90> @ imm = #-0x2
700af810: 9803         	ldr	r0, [sp, #0xc]
700af812: b006         	add	sp, #0x18
700af814: bd80         	pop	{r7, pc}
		...
700af81e: 0000         	movs	r0, r0

700af820 <_tx_thread_time_slice>:
700af820: b580         	push	{r7, lr}
700af822: b082         	sub	sp, #0x8
700af824: f64a 206c    	movw	r0, #0xaa6c
700af828: f2c7 0008    	movt	r0, #0x7008
700af82c: 6800         	ldr	r0, [r0]
700af82e: 9000         	str	r0, [sp]
700af830: f7f3 e9f0    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0xcc20
700af834: 9001         	str	r0, [sp, #0x4]
700af836: f64a 218c    	movw	r1, #0xaa8c
700af83a: f2c7 0108    	movt	r1, #0x7008
700af83e: 2000         	movs	r0, #0x0
700af840: 6008         	str	r0, [r1]
700af842: 9800         	ldr	r0, [sp]
700af844: b390         	cbz	r0, 0x700af8ac <_tx_thread_time_slice+0x8c> @ imm = #0x64
700af846: e7ff         	b	0x700af848 <_tx_thread_time_slice+0x28> @ imm = #-0x2
700af848: 9800         	ldr	r0, [sp]
700af84a: 6b40         	ldr	r0, [r0, #0x34]
700af84c: bb68         	cbnz	r0, 0x700af8aa <_tx_thread_time_slice+0x8a> @ imm = #0x5a
700af84e: e7ff         	b	0x700af850 <_tx_thread_time_slice+0x30> @ imm = #-0x2
700af850: 9900         	ldr	r1, [sp]
700af852: 69c8         	ldr	r0, [r1, #0x1c]
700af854: 6188         	str	r0, [r1, #0x18]
700af856: 9800         	ldr	r0, [sp]
700af858: 6980         	ldr	r0, [r0, #0x18]
700af85a: f64a 21a4    	movw	r1, #0xaaa4
700af85e: f2c7 0108    	movt	r1, #0x7008
700af862: 6008         	str	r0, [r1]
700af864: 9900         	ldr	r1, [sp]
700af866: 6a08         	ldr	r0, [r1, #0x20]
700af868: 4288         	cmp	r0, r1
700af86a: d01d         	beq	0x700af8a8 <_tx_thread_time_slice+0x88> @ imm = #0x3a
700af86c: e7ff         	b	0x700af86e <_tx_thread_time_slice+0x4e> @ imm = #-0x2
700af86e: 9900         	ldr	r1, [sp]
700af870: 6b08         	ldr	r0, [r1, #0x30]
700af872: 6c09         	ldr	r1, [r1, #0x40]
700af874: 4288         	cmp	r0, r1
700af876: d116         	bne	0x700af8a6 <_tx_thread_time_slice+0x86> @ imm = #0x2c
700af878: e7ff         	b	0x700af87a <_tx_thread_time_slice+0x5a> @ imm = #-0x2
700af87a: 9800         	ldr	r0, [sp]
700af87c: 6a01         	ldr	r1, [r0, #0x20]
700af87e: 6b02         	ldr	r2, [r0, #0x30]
700af880: f64a 0034    	movw	r0, #0xa834
700af884: f2c7 0008    	movt	r0, #0x7008
700af888: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700af88c: f64a 2174    	movw	r1, #0xaa74
700af890: f2c7 0108    	movt	r1, #0x7008
700af894: 6809         	ldr	r1, [r1]
700af896: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700af89a: f64a 2170    	movw	r1, #0xaa70
700af89e: f2c7 0108    	movt	r1, #0x7008
700af8a2: 6008         	str	r0, [r1]
700af8a4: e7ff         	b	0x700af8a6 <_tx_thread_time_slice+0x86> @ imm = #-0x2
700af8a6: e7ff         	b	0x700af8a8 <_tx_thread_time_slice+0x88> @ imm = #-0x2
700af8a8: e7ff         	b	0x700af8aa <_tx_thread_time_slice+0x8a> @ imm = #-0x2
700af8aa: e7ff         	b	0x700af8ac <_tx_thread_time_slice+0x8c> @ imm = #-0x2
700af8ac: 9801         	ldr	r0, [sp, #0x4]
700af8ae: f7f3 eb32    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xc99c
700af8b2: b002         	add	sp, #0x8
700af8b4: bd80         	pop	{r7, pc}
		...
700af8be: 0000         	movs	r0, r0

700af8c0 <UART_lld_dmaDisableChannel>:
700af8c0: b580         	push	{r7, lr}
700af8c2: b08a         	sub	sp, #0x28
700af8c4: 9009         	str	r0, [sp, #0x24]
700af8c6: 9108         	str	r1, [sp, #0x20]
700af8c8: 2000         	movs	r0, #0x0
700af8ca: 9007         	str	r0, [sp, #0x1c]
700af8cc: 2001         	movs	r0, #0x1
700af8ce: 9006         	str	r0, [sp, #0x18]
700af8d0: 9809         	ldr	r0, [sp, #0x24]
700af8d2: 6840         	ldr	r0, [r0, #0x4]
700af8d4: 6cc0         	ldr	r0, [r0, #0x4c]
700af8d6: 9005         	str	r0, [sp, #0x14]
700af8d8: 9808         	ldr	r0, [sp, #0x20]
700af8da: 2801         	cmp	r0, #0x1
700af8dc: d104         	bne	0x700af8e8 <UART_lld_dmaDisableChannel+0x28> @ imm = #0x8
700af8de: e7ff         	b	0x700af8e0 <UART_lld_dmaDisableChannel+0x20> @ imm = #-0x2
700af8e0: 9805         	ldr	r0, [sp, #0x14]
700af8e2: 6840         	ldr	r0, [r0, #0x4]
700af8e4: 9004         	str	r0, [sp, #0x10]
700af8e6: e003         	b	0x700af8f0 <UART_lld_dmaDisableChannel+0x30> @ imm = #0x6
700af8e8: 9805         	ldr	r0, [sp, #0x14]
700af8ea: 6880         	ldr	r0, [r0, #0x8]
700af8ec: 9004         	str	r0, [sp, #0x10]
700af8ee: e7ff         	b	0x700af8f0 <UART_lld_dmaDisableChannel+0x30> @ imm = #-0x2
700af8f0: 9804         	ldr	r0, [sp, #0x10]
700af8f2: 2164         	movs	r1, #0x64
700af8f4: f7fe fc84    	bl	0x700ae200 <Udma_chDisable> @ imm = #-0x16f8
700af8f8: 9007         	str	r0, [sp, #0x1c]
700af8fa: 9807         	ldr	r0, [sp, #0x1c]
700af8fc: fab0 f080    	clz	r0, r0
700af900: 0940         	lsrs	r0, r0, #0x5
700af902: f247 715a    	movw	r1, #0x775a
700af906: f2c7 010b    	movt	r1, #0x700b
700af90a: 466a         	mov	r2, sp
700af90c: 6011         	str	r1, [r2]
700af90e: f247 31fd    	movw	r1, #0x73fd
700af912: f2c7 010b    	movt	r1, #0x700b
700af916: f247 623b    	movw	r2, #0x763b
700af91a: f2c7 020b    	movt	r2, #0x700b
700af91e: f240 137b    	movw	r3, #0x17b
700af922: f001 f875    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0x10ea
700af926: e7ff         	b	0x700af928 <UART_lld_dmaDisableChannel+0x68> @ imm = #-0x2
700af928: 9806         	ldr	r0, [sp, #0x18]
700af92a: 2801         	cmp	r0, #0x1
700af92c: d10f         	bne	0x700af94e <UART_lld_dmaDisableChannel+0x8e> @ imm = #0x1e
700af92e: e7ff         	b	0x700af930 <UART_lld_dmaDisableChannel+0x70> @ imm = #-0x2
700af930: 9804         	ldr	r0, [sp, #0x10]
700af932: f001 fa6d    	bl	0x700b0e10 <Udma_chGetFqRingHandle> @ imm = #0x14da
700af936: a902         	add	r1, sp, #0x8
700af938: f000 fb92    	bl	0x700b0060 <Udma_ringFlushRaw> @ imm = #0x724
700af93c: 9001         	str	r0, [sp, #0x4]
700af93e: 9801         	ldr	r0, [sp, #0x4]
700af940: 3004         	adds	r0, #0x4
700af942: b918         	cbnz	r0, 0x700af94c <UART_lld_dmaDisableChannel+0x8c> @ imm = #0x6
700af944: e7ff         	b	0x700af946 <UART_lld_dmaDisableChannel+0x86> @ imm = #-0x2
700af946: 2000         	movs	r0, #0x0
700af948: 9006         	str	r0, [sp, #0x18]
700af94a: e7ff         	b	0x700af94c <UART_lld_dmaDisableChannel+0x8c> @ imm = #-0x2
700af94c: e7ec         	b	0x700af928 <UART_lld_dmaDisableChannel+0x68> @ imm = #-0x28
700af94e: 9807         	ldr	r0, [sp, #0x1c]
700af950: b00a         	add	sp, #0x28
700af952: bd80         	pop	{r7, pc}
		...

700af960 <SOC_moduleClockEnable>:
700af960: b580         	push	{r7, lr}
700af962: b088         	sub	sp, #0x20
700af964: 9007         	str	r0, [sp, #0x1c]
700af966: 9106         	str	r1, [sp, #0x18]
700af968: 2000         	movs	r0, #0x0
700af96a: 9005         	str	r0, [sp, #0x14]
700af96c: 2102         	movs	r1, #0x2
700af96e: 9104         	str	r1, [sp, #0x10]
700af970: 9003         	str	r0, [sp, #0xc]
700af972: 9002         	str	r0, [sp, #0x8]
700af974: 9807         	ldr	r0, [sp, #0x1c]
700af976: 466a         	mov	r2, sp
700af978: f04f 31ff    	mov.w	r1, #0xffffffff
700af97c: 6011         	str	r1, [r2]
700af97e: a904         	add	r1, sp, #0x10
700af980: aa03         	add	r2, sp, #0xc
700af982: ab02         	add	r3, sp, #0x8
700af984: f000 fa04    	bl	0x700afd90 <Sciclient_pmGetModuleState> @ imm = #0x408
700af988: 9005         	str	r0, [sp, #0x14]
700af98a: 9805         	ldr	r0, [sp, #0x14]
700af98c: bb70         	cbnz	r0, 0x700af9ec <SOC_moduleClockEnable+0x8c> @ imm = #0x5c
700af98e: e7ff         	b	0x700af990 <SOC_moduleClockEnable+0x30> @ imm = #-0x2
700af990: 9804         	ldr	r0, [sp, #0x10]
700af992: b9c8         	cbnz	r0, 0x700af9c8 <SOC_moduleClockEnable+0x68> @ imm = #0x32
700af994: e7ff         	b	0x700af996 <SOC_moduleClockEnable+0x36> @ imm = #-0x2
700af996: 9806         	ldr	r0, [sp, #0x18]
700af998: 2801         	cmp	r0, #0x1
700af99a: d115         	bne	0x700af9c8 <SOC_moduleClockEnable+0x68> @ imm = #0x2a
700af99c: e7ff         	b	0x700af99e <SOC_moduleClockEnable+0x3e> @ imm = #-0x2
700af99e: 9807         	ldr	r0, [sp, #0x1c]
700af9a0: 2102         	movs	r1, #0x2
700af9a2: f240 2202    	movw	r2, #0x202
700af9a6: f04f 33ff    	mov.w	r3, #0xffffffff
700af9aa: f000 f829    	bl	0x700afa00 <Sciclient_pmSetModuleState> @ imm = #0x52
700af9ae: 9005         	str	r0, [sp, #0x14]
700af9b0: 9805         	ldr	r0, [sp, #0x14]
700af9b2: b940         	cbnz	r0, 0x700af9c6 <SOC_moduleClockEnable+0x66> @ imm = #0x10
700af9b4: e7ff         	b	0x700af9b6 <SOC_moduleClockEnable+0x56> @ imm = #-0x2
700af9b6: 9807         	ldr	r0, [sp, #0x1c]
700af9b8: 2100         	movs	r1, #0x0
700af9ba: f04f 32ff    	mov.w	r2, #0xffffffff
700af9be: f002 fc47    	bl	0x700b2250 <Sciclient_pmSetModuleRst> @ imm = #0x288e
700af9c2: 9005         	str	r0, [sp, #0x14]
700af9c4: e7ff         	b	0x700af9c6 <SOC_moduleClockEnable+0x66> @ imm = #-0x2
700af9c6: e010         	b	0x700af9ea <SOC_moduleClockEnable+0x8a> @ imm = #0x20
700af9c8: 9804         	ldr	r0, [sp, #0x10]
700af9ca: 2801         	cmp	r0, #0x1
700af9cc: d10c         	bne	0x700af9e8 <SOC_moduleClockEnable+0x88> @ imm = #0x18
700af9ce: e7ff         	b	0x700af9d0 <SOC_moduleClockEnable+0x70> @ imm = #-0x2
700af9d0: 9806         	ldr	r0, [sp, #0x18]
700af9d2: b948         	cbnz	r0, 0x700af9e8 <SOC_moduleClockEnable+0x88> @ imm = #0x12
700af9d4: e7ff         	b	0x700af9d6 <SOC_moduleClockEnable+0x76> @ imm = #-0x2
700af9d6: 9807         	ldr	r0, [sp, #0x1c]
700af9d8: 2100         	movs	r1, #0x0
700af9da: 2202         	movs	r2, #0x2
700af9dc: f04f 33ff    	mov.w	r3, #0xffffffff
700af9e0: f000 f80e    	bl	0x700afa00 <Sciclient_pmSetModuleState> @ imm = #0x1c
700af9e4: 9005         	str	r0, [sp, #0x14]
700af9e6: e7ff         	b	0x700af9e8 <SOC_moduleClockEnable+0x88> @ imm = #-0x2
700af9e8: e7ff         	b	0x700af9ea <SOC_moduleClockEnable+0x8a> @ imm = #-0x2
700af9ea: e7ff         	b	0x700af9ec <SOC_moduleClockEnable+0x8c> @ imm = #-0x2
700af9ec: 9805         	ldr	r0, [sp, #0x14]
700af9ee: b008         	add	sp, #0x20
700af9f0: bd80         	pop	{r7, pc}
		...
700af9fe: 0000         	movs	r0, r0

700afa00 <Sciclient_pmSetModuleState>:
700afa00: b580         	push	{r7, lr}
700afa02: b092         	sub	sp, #0x48
700afa04: 9011         	str	r0, [sp, #0x44]
700afa06: 9110         	str	r1, [sp, #0x40]
700afa08: 920f         	str	r2, [sp, #0x3c]
700afa0a: 930e         	str	r3, [sp, #0x38]
700afa0c: 2000         	movs	r0, #0x0
700afa0e: 900d         	str	r0, [sp, #0x34]
700afa10: 9911         	ldr	r1, [sp, #0x44]
700afa12: f8cd 102b    	str.w	r1, [sp, #0x2b]
700afa16: f8cd 002f    	str.w	r0, [sp, #0x2f]
700afa1a: 9910         	ldr	r1, [sp, #0x40]
700afa1c: f88d 1033    	strb.w	r1, [sp, #0x33]
700afa20: f44f 7100    	mov.w	r1, #0x200
700afa24: f8ad 100c    	strh.w	r1, [sp, #0xc]
700afa28: 990f         	ldr	r1, [sp, #0x3c]
700afa2a: 9104         	str	r1, [sp, #0x10]
700afa2c: f10d 0123    	add.w	r1, sp, #0x23
700afa30: 9105         	str	r1, [sp, #0x14]
700afa32: 2111         	movs	r1, #0x11
700afa34: 9106         	str	r1, [sp, #0x18]
700afa36: 990e         	ldr	r1, [sp, #0x38]
700afa38: 9107         	str	r1, [sp, #0x1c]
700afa3a: 9000         	str	r0, [sp]
700afa3c: 9001         	str	r0, [sp, #0x4]
700afa3e: 9002         	str	r0, [sp, #0x8]
700afa40: 980f         	ldr	r0, [sp, #0x3c]
700afa42: f000 0002    	and	r0, r0, #0x2
700afa46: 2802         	cmp	r0, #0x2
700afa48: d007         	beq	0x700afa5a <Sciclient_pmSetModuleState+0x5a> @ imm = #0xe
700afa4a: e7ff         	b	0x700afa4c <Sciclient_pmSetModuleState+0x4c> @ imm = #-0x2
700afa4c: 980f         	ldr	r0, [sp, #0x3c]
700afa4e: b120         	cbz	r0, 0x700afa5a <Sciclient_pmSetModuleState+0x5a> @ imm = #0x8
700afa50: e7ff         	b	0x700afa52 <Sciclient_pmSetModuleState+0x52> @ imm = #-0x2
700afa52: f04f 30ff    	mov.w	r0, #0xffffffff
700afa56: 900d         	str	r0, [sp, #0x34]
700afa58: e7ff         	b	0x700afa5a <Sciclient_pmSetModuleState+0x5a> @ imm = #-0x2
700afa5a: 980d         	ldr	r0, [sp, #0x34]
700afa5c: b930         	cbnz	r0, 0x700afa6c <Sciclient_pmSetModuleState+0x6c> @ imm = #0xc
700afa5e: e7ff         	b	0x700afa60 <Sciclient_pmSetModuleState+0x60> @ imm = #-0x2
700afa60: a803         	add	r0, sp, #0xc
700afa62: 4669         	mov	r1, sp
700afa64: f7f3 fbd4    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xc858
700afa68: 900d         	str	r0, [sp, #0x34]
700afa6a: e7ff         	b	0x700afa6c <Sciclient_pmSetModuleState+0x6c> @ imm = #-0x2
700afa6c: 980d         	ldr	r0, [sp, #0x34]
700afa6e: b948         	cbnz	r0, 0x700afa84 <Sciclient_pmSetModuleState+0x84> @ imm = #0x12
700afa70: e7ff         	b	0x700afa72 <Sciclient_pmSetModuleState+0x72> @ imm = #-0x2
700afa72: 980f         	ldr	r0, [sp, #0x3c]
700afa74: b150         	cbz	r0, 0x700afa8c <Sciclient_pmSetModuleState+0x8c> @ imm = #0x14
700afa76: e7ff         	b	0x700afa78 <Sciclient_pmSetModuleState+0x78> @ imm = #-0x2
700afa78: 9800         	ldr	r0, [sp]
700afa7a: f000 0002    	and	r0, r0, #0x2
700afa7e: 2802         	cmp	r0, #0x2
700afa80: d004         	beq	0x700afa8c <Sciclient_pmSetModuleState+0x8c> @ imm = #0x8
700afa82: e7ff         	b	0x700afa84 <Sciclient_pmSetModuleState+0x84> @ imm = #-0x2
700afa84: f04f 30ff    	mov.w	r0, #0xffffffff
700afa88: 900d         	str	r0, [sp, #0x34]
700afa8a: e7ff         	b	0x700afa8c <Sciclient_pmSetModuleState+0x8c> @ imm = #-0x2
700afa8c: 980d         	ldr	r0, [sp, #0x34]
700afa8e: b012         	add	sp, #0x48
700afa90: bd80         	pop	{r7, pc}
		...
700afa9e: 0000         	movs	r0, r0

700afaa0 <Sciclient_rmPsPop>:
700afaa0: b084         	sub	sp, #0x10
700afaa2: 9003         	str	r0, [sp, #0xc]
700afaa4: 9102         	str	r1, [sp, #0x8]
700afaa6: 2000         	movs	r0, #0x0
700afaa8: 9001         	str	r0, [sp, #0x4]
700afaaa: f64a 10e8    	movw	r0, #0xa9e8
700afaae: f2c7 0008    	movt	r0, #0x7008
700afab2: 8c80         	ldrh	r0, [r0, #0x24]
700afab4: b3b0         	cbz	r0, 0x700afb24 <Sciclient_rmPsPop+0x84> @ imm = #0x6c
700afab6: e7ff         	b	0x700afab8 <Sciclient_rmPsPop+0x18> @ imm = #-0x2
700afab8: 9803         	ldr	r0, [sp, #0xc]
700afaba: b398         	cbz	r0, 0x700afb24 <Sciclient_rmPsPop+0x84> @ imm = #0x66
700afabc: e7ff         	b	0x700afabe <Sciclient_rmPsPop+0x1e> @ imm = #-0x2
700afabe: 9802         	ldr	r0, [sp, #0x8]
700afac0: b380         	cbz	r0, 0x700afb24 <Sciclient_rmPsPop+0x84> @ imm = #0x60
700afac2: e7ff         	b	0x700afac4 <Sciclient_rmPsPop+0x24> @ imm = #-0x2
700afac4: f64a 11e8    	movw	r1, #0xa9e8
700afac8: f2c7 0108    	movt	r1, #0x7008
700afacc: 9100         	str	r1, [sp]
700aface: 8c88         	ldrh	r0, [r1, #0x24]
700afad0: 3801         	subs	r0, #0x1
700afad2: 8488         	strh	r0, [r1, #0x24]
700afad4: 8c88         	ldrh	r0, [r1, #0x24]
700afad6: eb00 0040    	add.w	r0, r0, r0, lsl #1
700afada: f851 0020    	ldr.w	r0, [r1, r0, lsl #2]
700afade: 9a03         	ldr	r2, [sp, #0xc]
700afae0: 6010         	str	r0, [r2]
700afae2: 8c88         	ldrh	r0, [r1, #0x24]
700afae4: eb00 0040    	add.w	r0, r0, r0, lsl #1
700afae8: eb01 0080    	add.w	r0, r1, r0, lsl #2
700afaec: 8880         	ldrh	r0, [r0, #0x4]
700afaee: 9a02         	ldr	r2, [sp, #0x8]
700afaf0: 8010         	strh	r0, [r2]
700afaf2: 8c88         	ldrh	r0, [r1, #0x24]
700afaf4: eb00 0240    	add.w	r2, r0, r0, lsl #1
700afaf8: 2000         	movs	r0, #0x0
700afafa: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700afafe: 8c8a         	ldrh	r2, [r1, #0x24]
700afb00: eb02 0242    	add.w	r2, r2, r2, lsl #1
700afb04: eb01 0282    	add.w	r2, r1, r2, lsl #2
700afb08: 8090         	strh	r0, [r2, #0x4]
700afb0a: 8c8a         	ldrh	r2, [r1, #0x24]
700afb0c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700afb10: eb01 0282    	add.w	r2, r1, r2, lsl #2
700afb14: 80d0         	strh	r0, [r2, #0x6]
700afb16: 8c8a         	ldrh	r2, [r1, #0x24]
700afb18: eb02 0242    	add.w	r2, r2, r2, lsl #1
700afb1c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700afb20: 8108         	strh	r0, [r1, #0x8]
700afb22: e003         	b	0x700afb2c <Sciclient_rmPsPop+0x8c> @ imm = #0x6
700afb24: f04f 30ff    	mov.w	r0, #0xffffffff
700afb28: 9001         	str	r0, [sp, #0x4]
700afb2a: e7ff         	b	0x700afb2c <Sciclient_rmPsPop+0x8c> @ imm = #-0x2
700afb2c: 9801         	ldr	r0, [sp, #0x4]
700afb2e: b004         	add	sp, #0x10
700afb30: 4770         	bx	lr
		...
700afb3e: 0000         	movs	r0, r0

700afb40 <_DebugP_logZone>:
700afb40: b082         	sub	sp, #0x8
700afb42: b580         	push	{r7, lr}
700afb44: b086         	sub	sp, #0x18
700afb46: 9309         	str	r3, [sp, #0x24]
700afb48: 9208         	str	r2, [sp, #0x20]
700afb4a: 9005         	str	r0, [sp, #0x14]
700afb4c: 9104         	str	r1, [sp, #0x10]
700afb4e: f005 ff27    	bl	0x700b59a0 <HwiP_inISR> @ imm = #0x5e4e
700afb52: bbc8         	cbnz	r0, 0x700afbc8 <_DebugP_logZone+0x88> @ imm = #0x72
700afb54: e7ff         	b	0x700afb56 <_DebugP_logZone+0x16> @ imm = #-0x2
700afb56: f248 103c    	movw	r0, #0x813c
700afb5a: f2c7 000b    	movt	r0, #0x700b
700afb5e: 6800         	ldr	r0, [r0]
700afb60: b9a0         	cbnz	r0, 0x700afb8c <_DebugP_logZone+0x4c> @ imm = #0x28
700afb62: e7ff         	b	0x700afb64 <_DebugP_logZone+0x24> @ imm = #-0x2
700afb64: f24a 701c    	movw	r0, #0xa71c
700afb68: f2c7 0008    	movt	r0, #0x7008
700afb6c: f000 fa30    	bl	0x700affd0 <SemaphoreP_constructMutex> @ imm = #0x460
700afb70: 9003         	str	r0, [sp, #0xc]
700afb72: 9803         	ldr	r0, [sp, #0xc]
700afb74: fab0 f080    	clz	r0, r0
700afb78: 0940         	lsrs	r0, r0, #0x5
700afb7a: f006 ffa1    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x6f42
700afb7e: f248 113c    	movw	r1, #0x813c
700afb82: f2c7 010b    	movt	r1, #0x700b
700afb86: 2001         	movs	r0, #0x1
700afb88: 6008         	str	r0, [r1]
700afb8a: e7ff         	b	0x700afb8c <_DebugP_logZone+0x4c> @ imm = #-0x2
700afb8c: f248 1040    	movw	r0, #0x8140
700afb90: f2c7 000b    	movt	r0, #0x700b
700afb94: 6800         	ldr	r0, [r0]
700afb96: 9905         	ldr	r1, [sp, #0x14]
700afb98: 4008         	ands	r0, r1
700afb9a: 4288         	cmp	r0, r1
700afb9c: d113         	bne	0x700afbc6 <_DebugP_logZone+0x86> @ imm = #0x26
700afb9e: e7ff         	b	0x700afba0 <_DebugP_logZone+0x60> @ imm = #-0x2
700afba0: f24a 701c    	movw	r0, #0xa71c
700afba4: f2c7 0008    	movt	r0, #0x7008
700afba8: 9001         	str	r0, [sp, #0x4]
700afbaa: f04f 31ff    	mov.w	r1, #0xffffffff
700afbae: f002 fbdf    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x27be
700afbb2: a808         	add	r0, sp, #0x20
700afbb4: 9002         	str	r0, [sp, #0x8]
700afbb6: 9804         	ldr	r0, [sp, #0x10]
700afbb8: 9902         	ldr	r1, [sp, #0x8]
700afbba: f004 fd81    	bl	0x700b46c0 <vprintf_>   @ imm = #0x4b02
700afbbe: 9801         	ldr	r0, [sp, #0x4]
700afbc0: f003 fc66    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x38cc
700afbc4: e7ff         	b	0x700afbc6 <_DebugP_logZone+0x86> @ imm = #-0x2
700afbc6: e7ff         	b	0x700afbc8 <_DebugP_logZone+0x88> @ imm = #-0x2
700afbc8: b006         	add	sp, #0x18
700afbca: e8bd 4080    	pop.w	{r7, lr}
700afbce: b002         	add	sp, #0x8
700afbd0: 4770         	bx	lr
		...
700afbde: 0000         	movs	r0, r0

700afbe0 <_tx_queue_cleanup>:
700afbe0: b580         	push	{r7, lr}
700afbe2: b086         	sub	sp, #0x18
700afbe4: 9005         	str	r0, [sp, #0x14]
700afbe6: 9104         	str	r1, [sp, #0x10]
700afbe8: 9805         	ldr	r0, [sp, #0x14]
700afbea: 6f00         	ldr	r0, [r0, #0x70]
700afbec: 9003         	str	r0, [sp, #0xc]
700afbee: 9905         	ldr	r1, [sp, #0x14]
700afbf0: 2000         	movs	r0, #0x0
700afbf2: 66c8         	str	r0, [r1, #0x6c]
700afbf4: 9903         	ldr	r1, [sp, #0xc]
700afbf6: 6ac8         	ldr	r0, [r1, #0x2c]
700afbf8: 3801         	subs	r0, #0x1
700afbfa: 62c8         	str	r0, [r1, #0x2c]
700afbfc: 9803         	ldr	r0, [sp, #0xc]
700afbfe: 6ac0         	ldr	r0, [r0, #0x2c]
700afc00: 9002         	str	r0, [sp, #0x8]
700afc02: 9802         	ldr	r0, [sp, #0x8]
700afc04: b920         	cbnz	r0, 0x700afc10 <_tx_queue_cleanup+0x30> @ imm = #0x8
700afc06: e7ff         	b	0x700afc08 <_tx_queue_cleanup+0x28> @ imm = #-0x2
700afc08: 9903         	ldr	r1, [sp, #0xc]
700afc0a: 2000         	movs	r0, #0x0
700afc0c: 6288         	str	r0, [r1, #0x28]
700afc0e: e016         	b	0x700afc3e <_tx_queue_cleanup+0x5e> @ imm = #0x2c
700afc10: 9805         	ldr	r0, [sp, #0x14]
700afc12: 6f40         	ldr	r0, [r0, #0x74]
700afc14: 9001         	str	r0, [sp, #0x4]
700afc16: 9805         	ldr	r0, [sp, #0x14]
700afc18: 6f80         	ldr	r0, [r0, #0x78]
700afc1a: 9000         	str	r0, [sp]
700afc1c: 9800         	ldr	r0, [sp]
700afc1e: 9901         	ldr	r1, [sp, #0x4]
700afc20: 6788         	str	r0, [r1, #0x78]
700afc22: 9801         	ldr	r0, [sp, #0x4]
700afc24: 9900         	ldr	r1, [sp]
700afc26: 6748         	str	r0, [r1, #0x74]
700afc28: 9803         	ldr	r0, [sp, #0xc]
700afc2a: 6a80         	ldr	r0, [r0, #0x28]
700afc2c: 9905         	ldr	r1, [sp, #0x14]
700afc2e: 4288         	cmp	r0, r1
700afc30: d104         	bne	0x700afc3c <_tx_queue_cleanup+0x5c> @ imm = #0x8
700afc32: e7ff         	b	0x700afc34 <_tx_queue_cleanup+0x54> @ imm = #-0x2
700afc34: 9801         	ldr	r0, [sp, #0x4]
700afc36: 9903         	ldr	r1, [sp, #0xc]
700afc38: 6288         	str	r0, [r1, #0x28]
700afc3a: e7ff         	b	0x700afc3c <_tx_queue_cleanup+0x5c> @ imm = #-0x2
700afc3c: e7ff         	b	0x700afc3e <_tx_queue_cleanup+0x5e> @ imm = #-0x2
700afc3e: 9805         	ldr	r0, [sp, #0x14]
700afc40: 6b40         	ldr	r0, [r0, #0x34]
700afc42: 2805         	cmp	r0, #0x5
700afc44: d112         	bne	0x700afc6c <_tx_queue_cleanup+0x8c> @ imm = #0x24
700afc46: e7ff         	b	0x700afc48 <_tx_queue_cleanup+0x68> @ imm = #-0x2
700afc48: 9803         	ldr	r0, [sp, #0xc]
700afc4a: 6900         	ldr	r0, [r0, #0x10]
700afc4c: b128         	cbz	r0, 0x700afc5a <_tx_queue_cleanup+0x7a> @ imm = #0xa
700afc4e: e7ff         	b	0x700afc50 <_tx_queue_cleanup+0x70> @ imm = #-0x2
700afc50: 9905         	ldr	r1, [sp, #0x14]
700afc52: 200b         	movs	r0, #0xb
700afc54: f8c1 0088    	str.w	r0, [r1, #0x88]
700afc58: e004         	b	0x700afc64 <_tx_queue_cleanup+0x84> @ imm = #0x8
700afc5a: 9905         	ldr	r1, [sp, #0x14]
700afc5c: 200a         	movs	r0, #0xa
700afc5e: f8c1 0088    	str.w	r0, [r1, #0x88]
700afc62: e7ff         	b	0x700afc64 <_tx_queue_cleanup+0x84> @ imm = #-0x2
700afc64: 9805         	ldr	r0, [sp, #0x14]
700afc66: f7f7 fd53    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #-0x855a
700afc6a: e7ff         	b	0x700afc6c <_tx_queue_cleanup+0x8c> @ imm = #-0x2
700afc6c: b006         	add	sp, #0x18
700afc6e: bd80         	pop	{r7, pc}

700afc70 <Sciclient_pmModuleClkRequest>:
700afc70: b580         	push	{r7, lr}
700afc72: b092         	sub	sp, #0x48
700afc74: f8dd c050    	ldr.w	r12, [sp, #0x50]
700afc78: 9011         	str	r0, [sp, #0x44]
700afc7a: 9110         	str	r1, [sp, #0x40]
700afc7c: 920f         	str	r2, [sp, #0x3c]
700afc7e: 930e         	str	r3, [sp, #0x38]
700afc80: 2000         	movs	r0, #0x0
700afc82: 900d         	str	r0, [sp, #0x34]
700afc84: 9811         	ldr	r0, [sp, #0x44]
700afc86: f8cd 002a    	str.w	r0, [sp, #0x2a]
700afc8a: 9810         	ldr	r0, [sp, #0x40]
700afc8c: f5b0 7f80    	cmp.w	r0, #0x100
700afc90: d306         	blo	0x700afca0 <Sciclient_pmModuleClkRequest+0x30> @ imm = #0xc
700afc92: e7ff         	b	0x700afc94 <Sciclient_pmModuleClkRequest+0x24> @ imm = #-0x2
700afc94: 20ff         	movs	r0, #0xff
700afc96: f88d 002e    	strb.w	r0, [sp, #0x2e]
700afc9a: 9810         	ldr	r0, [sp, #0x40]
700afc9c: 900c         	str	r0, [sp, #0x30]
700afc9e: e003         	b	0x700afca8 <Sciclient_pmModuleClkRequest+0x38> @ imm = #0x6
700afca0: 9810         	ldr	r0, [sp, #0x40]
700afca2: f88d 002e    	strb.w	r0, [sp, #0x2e]
700afca6: e7ff         	b	0x700afca8 <Sciclient_pmModuleClkRequest+0x38> @ imm = #-0x2
700afca8: 980f         	ldr	r0, [sp, #0x3c]
700afcaa: f88d 002f    	strb.w	r0, [sp, #0x2f]
700afcae: f44f 7080    	mov.w	r0, #0x100
700afcb2: f8ad 000c    	strh.w	r0, [sp, #0xc]
700afcb6: 980e         	ldr	r0, [sp, #0x38]
700afcb8: f040 0002    	orr	r0, r0, #0x2
700afcbc: 9004         	str	r0, [sp, #0x10]
700afcbe: f10d 0022    	add.w	r0, sp, #0x22
700afcc2: 9005         	str	r0, [sp, #0x14]
700afcc4: 2012         	movs	r0, #0x12
700afcc6: 9006         	str	r0, [sp, #0x18]
700afcc8: 9814         	ldr	r0, [sp, #0x50]
700afcca: 9007         	str	r0, [sp, #0x1c]
700afccc: 2000         	movs	r0, #0x0
700afcce: 9000         	str	r0, [sp]
700afcd0: 9001         	str	r0, [sp, #0x4]
700afcd2: 9002         	str	r0, [sp, #0x8]
700afcd4: a803         	add	r0, sp, #0xc
700afcd6: 4669         	mov	r1, sp
700afcd8: f7f3 fa9a    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xcacc
700afcdc: 900d         	str	r0, [sp, #0x34]
700afcde: 980d         	ldr	r0, [sp, #0x34]
700afce0: b930         	cbnz	r0, 0x700afcf0 <Sciclient_pmModuleClkRequest+0x80> @ imm = #0xc
700afce2: e7ff         	b	0x700afce4 <Sciclient_pmModuleClkRequest+0x74> @ imm = #-0x2
700afce4: 9800         	ldr	r0, [sp]
700afce6: f000 0002    	and	r0, r0, #0x2
700afcea: 2802         	cmp	r0, #0x2
700afcec: d004         	beq	0x700afcf8 <Sciclient_pmModuleClkRequest+0x88> @ imm = #0x8
700afcee: e7ff         	b	0x700afcf0 <Sciclient_pmModuleClkRequest+0x80> @ imm = #-0x2
700afcf0: f04f 30ff    	mov.w	r0, #0xffffffff
700afcf4: 900d         	str	r0, [sp, #0x34]
700afcf6: e7ff         	b	0x700afcf8 <Sciclient_pmModuleClkRequest+0x88> @ imm = #-0x2
700afcf8: 980d         	ldr	r0, [sp, #0x34]
700afcfa: b012         	add	sp, #0x48
700afcfc: bd80         	pop	{r7, pc}
700afcfe: 0000         	movs	r0, r0

700afd00 <Udma_rmFreeMappedRing>:
700afd00: b580         	push	{r7, lr}
700afd02: b08e         	sub	sp, #0x38
700afd04: 900d         	str	r0, [sp, #0x34]
700afd06: 910c         	str	r1, [sp, #0x30]
700afd08: 920b         	str	r2, [sp, #0x2c]
700afd0a: 930a         	str	r3, [sp, #0x28]
700afd0c: 980c         	ldr	r0, [sp, #0x30]
700afd0e: f500 70ea    	add.w	r0, r0, #0x1d4
700afd12: 9005         	str	r0, [sp, #0x14]
700afd14: 980c         	ldr	r0, [sp, #0x30]
700afd16: 990b         	ldr	r1, [sp, #0x2c]
700afd18: 9a0a         	ldr	r2, [sp, #0x28]
700afd1a: ab02         	add	r3, sp, #0x8
700afd1c: f7fe f968    	bl	0x700adff0 <Udma_getMappedChRingAttributes> @ imm = #-0x1d30
700afd20: 9001         	str	r0, [sp, #0x4]
700afd22: 980d         	ldr	r0, [sp, #0x34]
700afd24: 9902         	ldr	r1, [sp, #0x8]
700afd26: 4288         	cmp	r0, r1
700afd28: d02f         	beq	0x700afd8a <Udma_rmFreeMappedRing+0x8a> @ imm = #0x5e
700afd2a: e7ff         	b	0x700afd2c <Udma_rmFreeMappedRing+0x2c> @ imm = #-0x2
700afd2c: 980c         	ldr	r0, [sp, #0x30]
700afd2e: f500 609f    	add.w	r0, r0, #0x4f8
700afd32: f04f 31ff    	mov.w	r1, #0xffffffff
700afd36: f002 fb1b    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x2636
700afd3a: 980d         	ldr	r0, [sp, #0x34]
700afd3c: 9905         	ldr	r1, [sp, #0x14]
700afd3e: 9a0b         	ldr	r2, [sp, #0x2c]
700afd40: eb01 0182    	add.w	r1, r1, r2, lsl #2
700afd44: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700afd48: 1a40         	subs	r0, r0, r1
700afd4a: 9009         	str	r0, [sp, #0x24]
700afd4c: 9809         	ldr	r0, [sp, #0x24]
700afd4e: 0940         	lsrs	r0, r0, #0x5
700afd50: 9008         	str	r0, [sp, #0x20]
700afd52: 9809         	ldr	r0, [sp, #0x24]
700afd54: 9908         	ldr	r1, [sp, #0x20]
700afd56: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700afd5a: 9007         	str	r0, [sp, #0x1c]
700afd5c: 9907         	ldr	r1, [sp, #0x1c]
700afd5e: 2001         	movs	r0, #0x1
700afd60: 4088         	lsls	r0, r1
700afd62: 9006         	str	r0, [sp, #0x18]
700afd64: 9a06         	ldr	r2, [sp, #0x18]
700afd66: 980c         	ldr	r0, [sp, #0x30]
700afd68: 990b         	ldr	r1, [sp, #0x2c]
700afd6a: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700afd6e: 9908         	ldr	r1, [sp, #0x20]
700afd70: eb00 0181    	add.w	r1, r0, r1, lsl #2
700afd74: f8d1 0344    	ldr.w	r0, [r1, #0x344]
700afd78: 4310         	orrs	r0, r2
700afd7a: f8c1 0344    	str.w	r0, [r1, #0x344]
700afd7e: 980c         	ldr	r0, [sp, #0x30]
700afd80: f500 609f    	add.w	r0, r0, #0x4f8
700afd84: f003 fb84    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x3708
700afd88: e7ff         	b	0x700afd8a <Udma_rmFreeMappedRing+0x8a> @ imm = #-0x2
700afd8a: b00e         	add	sp, #0x38
700afd8c: bd80         	pop	{r7, pc}
700afd8e: 0000         	movs	r0, r0

700afd90 <Sciclient_pmGetModuleState>:
700afd90: b580         	push	{r7, lr}
700afd92: b096         	sub	sp, #0x58
700afd94: f8dd c060    	ldr.w	r12, [sp, #0x60]
700afd98: 9015         	str	r0, [sp, #0x54]
700afd9a: 9114         	str	r1, [sp, #0x50]
700afd9c: 9213         	str	r2, [sp, #0x4c]
700afd9e: 9312         	str	r3, [sp, #0x48]
700afda0: 2000         	movs	r0, #0x0
700afda2: 9011         	str	r0, [sp, #0x44]
700afda4: f8ad 0034    	strh.w	r0, [sp, #0x34]
700afda8: 900c         	str	r0, [sp, #0x30]
700afdaa: 900b         	str	r0, [sp, #0x2c]
700afdac: 900a         	str	r0, [sp, #0x28]
700afdae: 9009         	str	r0, [sp, #0x24]
700afdb0: 9915         	ldr	r1, [sp, #0x54]
700afdb2: 9110         	str	r1, [sp, #0x40]
700afdb4: f240 2101    	movw	r1, #0x201
700afdb8: f8ad 1010    	strh.w	r1, [sp, #0x10]
700afdbc: 2102         	movs	r1, #0x2
700afdbe: 9105         	str	r1, [sp, #0x14]
700afdc0: a90e         	add	r1, sp, #0x38
700afdc2: 9106         	str	r1, [sp, #0x18]
700afdc4: 210c         	movs	r1, #0xc
700afdc6: 9107         	str	r1, [sp, #0x1c]
700afdc8: 9918         	ldr	r1, [sp, #0x60]
700afdca: 9108         	str	r1, [sp, #0x20]
700afdcc: 9001         	str	r0, [sp, #0x4]
700afdce: a809         	add	r0, sp, #0x24
700afdd0: 9002         	str	r0, [sp, #0x8]
700afdd2: 2012         	movs	r0, #0x12
700afdd4: 9003         	str	r0, [sp, #0xc]
700afdd6: a804         	add	r0, sp, #0x10
700afdd8: a901         	add	r1, sp, #0x4
700afdda: f7f3 fa19    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xcbce
700afdde: 9011         	str	r0, [sp, #0x44]
700afde0: 9811         	ldr	r0, [sp, #0x44]
700afde2: b930         	cbnz	r0, 0x700afdf2 <Sciclient_pmGetModuleState+0x62> @ imm = #0xc
700afde4: e7ff         	b	0x700afde6 <Sciclient_pmGetModuleState+0x56> @ imm = #-0x2
700afde6: 9801         	ldr	r0, [sp, #0x4]
700afde8: f000 0002    	and	r0, r0, #0x2
700afdec: 2802         	cmp	r0, #0x2
700afdee: d004         	beq	0x700afdfa <Sciclient_pmGetModuleState+0x6a> @ imm = #0x8
700afdf0: e7ff         	b	0x700afdf2 <Sciclient_pmGetModuleState+0x62> @ imm = #-0x2
700afdf2: f04f 30ff    	mov.w	r0, #0xffffffff
700afdf6: 9011         	str	r0, [sp, #0x44]
700afdf8: e7ff         	b	0x700afdfa <Sciclient_pmGetModuleState+0x6a> @ imm = #-0x2
700afdfa: 9811         	ldr	r0, [sp, #0x44]
700afdfc: b958         	cbnz	r0, 0x700afe16 <Sciclient_pmGetModuleState+0x86> @ imm = #0x16
700afdfe: e7ff         	b	0x700afe00 <Sciclient_pmGetModuleState+0x70> @ imm = #-0x2
700afe00: f89d 0035    	ldrb.w	r0, [sp, #0x35]
700afe04: 9914         	ldr	r1, [sp, #0x50]
700afe06: 6008         	str	r0, [r1]
700afe08: 980c         	ldr	r0, [sp, #0x30]
700afe0a: 9913         	ldr	r1, [sp, #0x4c]
700afe0c: 6008         	str	r0, [r1]
700afe0e: 980b         	ldr	r0, [sp, #0x2c]
700afe10: 9912         	ldr	r1, [sp, #0x48]
700afe12: 6008         	str	r0, [r1]
700afe14: e7ff         	b	0x700afe16 <Sciclient_pmGetModuleState+0x86> @ imm = #-0x2
700afe16: 9811         	ldr	r0, [sp, #0x44]
700afe18: b016         	add	sp, #0x58
700afe1a: bd80         	pop	{r7, pc}
700afe1c: 0000         	movs	r0, r0
700afe1e: 0000         	movs	r0, r0

700afe20 <Sciclient_rmIaEvtRomMapped>:
700afe20: b082         	sub	sp, #0x8
700afe22: 9001         	str	r0, [sp, #0x4]
700afe24: f8ad 1002    	strh.w	r1, [sp, #0x2]
700afe28: 2000         	movs	r0, #0x0
700afe2a: f88d 0001    	strb.w	r0, [sp, #0x1]
700afe2e: 9801         	ldr	r0, [sp, #0x4]
700afe30: 6980         	ldr	r0, [r0, #0x18]
700afe32: b3a8         	cbz	r0, 0x700afea0 <Sciclient_rmIaEvtRomMapped+0x80> @ imm = #0x6a
700afe34: e7ff         	b	0x700afe36 <Sciclient_rmIaEvtRomMapped+0x16> @ imm = #-0x2
700afe36: 2000         	movs	r0, #0x0
700afe38: f88d 0000    	strb.w	r0, [sp]
700afe3c: e7ff         	b	0x700afe3e <Sciclient_rmIaEvtRomMapped+0x1e> @ imm = #-0x2
700afe3e: f89d 0000    	ldrb.w	r0, [sp]
700afe42: 9901         	ldr	r1, [sp, #0x4]
700afe44: 7f09         	ldrb	r1, [r1, #0x1c]
700afe46: 4288         	cmp	r0, r1
700afe48: da29         	bge	0x700afe9e <Sciclient_rmIaEvtRomMapped+0x7e> @ imm = #0x52
700afe4a: e7ff         	b	0x700afe4c <Sciclient_rmIaEvtRomMapped+0x2c> @ imm = #-0x2
700afe4c: 9801         	ldr	r0, [sp, #0x4]
700afe4e: 6980         	ldr	r0, [r0, #0x18]
700afe50: f89d 1000    	ldrb.w	r1, [sp]
700afe54: eb00 0081    	add.w	r0, r0, r1, lsl #2
700afe58: 7880         	ldrb	r0, [r0, #0x2]
700afe5a: 07c0         	lsls	r0, r0, #0x1f
700afe5c: b9c0         	cbnz	r0, 0x700afe90 <Sciclient_rmIaEvtRomMapped+0x70> @ imm = #0x30
700afe5e: e7ff         	b	0x700afe60 <Sciclient_rmIaEvtRomMapped+0x40> @ imm = #-0x2
700afe60: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700afe64: 9a01         	ldr	r2, [sp, #0x4]
700afe66: 6991         	ldr	r1, [r2, #0x18]
700afe68: f89d 3000    	ldrb.w	r3, [sp]
700afe6c: f831 1023    	ldrh.w	r1, [r1, r3, lsl #2]
700afe70: 8912         	ldrh	r2, [r2, #0x8]
700afe72: 1a89         	subs	r1, r1, r2
700afe74: 4288         	cmp	r0, r1
700afe76: d10b         	bne	0x700afe90 <Sciclient_rmIaEvtRomMapped+0x70> @ imm = #0x16
700afe78: e7ff         	b	0x700afe7a <Sciclient_rmIaEvtRomMapped+0x5a> @ imm = #-0x2
700afe7a: 2001         	movs	r0, #0x1
700afe7c: f88d 0001    	strb.w	r0, [sp, #0x1]
700afe80: 9901         	ldr	r1, [sp, #0x4]
700afe82: 6989         	ldr	r1, [r1, #0x18]
700afe84: f89d 2000    	ldrb.w	r2, [sp]
700afe88: eb01 0182    	add.w	r1, r1, r2, lsl #2
700afe8c: 7088         	strb	r0, [r1, #0x2]
700afe8e: e006         	b	0x700afe9e <Sciclient_rmIaEvtRomMapped+0x7e> @ imm = #0xc
700afe90: e7ff         	b	0x700afe92 <Sciclient_rmIaEvtRomMapped+0x72> @ imm = #-0x2
700afe92: f89d 0000    	ldrb.w	r0, [sp]
700afe96: 3001         	adds	r0, #0x1
700afe98: f88d 0000    	strb.w	r0, [sp]
700afe9c: e7cf         	b	0x700afe3e <Sciclient_rmIaEvtRomMapped+0x1e> @ imm = #-0x62
700afe9e: e7ff         	b	0x700afea0 <Sciclient_rmIaEvtRomMapped+0x80> @ imm = #-0x2
700afea0: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700afea4: f000 0001    	and	r0, r0, #0x1
700afea8: b002         	add	sp, #0x8
700afeaa: 4770         	bx	lr
700afeac: 0000         	movs	r0, r0
700afeae: 0000         	movs	r0, r0

700afeb0 <SemaphoreP_constructBinary>:
700afeb0: b580         	push	{r7, lr}
700afeb2: b086         	sub	sp, #0x18
700afeb4: 9005         	str	r0, [sp, #0x14]
700afeb6: 9104         	str	r1, [sp, #0x10]
700afeb8: 2000         	movs	r0, #0x0
700afeba: 9003         	str	r0, [sp, #0xc]
700afebc: f04f 30ff    	mov.w	r0, #0xffffffff
700afec0: 9002         	str	r0, [sp, #0x8]
700afec2: f247 2076    	movw	r0, #0x7276
700afec6: f2c7 000b    	movt	r0, #0x700b
700afeca: 4669         	mov	r1, sp
700afecc: 6008         	str	r0, [r1]
700afece: f247 014c    	movw	r1, #0x704c
700afed2: f2c7 010b    	movt	r1, #0x700b
700afed6: f247 6220    	movw	r2, #0x7620
700afeda: f2c7 020b    	movt	r2, #0x700b
700afede: 2001         	movs	r0, #0x1
700afee0: 2334         	movs	r3, #0x34
700afee2: f000 fd95    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xb2a
700afee6: 9805         	ldr	r0, [sp, #0x14]
700afee8: b128         	cbz	r0, 0x700afef6 <SemaphoreP_constructBinary+0x46> @ imm = #0xa
700afeea: e7ff         	b	0x700afeec <SemaphoreP_constructBinary+0x3c> @ imm = #-0x2
700afeec: 9805         	ldr	r0, [sp, #0x14]
700afeee: 9003         	str	r0, [sp, #0xc]
700afef0: 2000         	movs	r0, #0x0
700afef2: 9002         	str	r0, [sp, #0x8]
700afef4: e7ff         	b	0x700afef6 <SemaphoreP_constructBinary+0x46> @ imm = #-0x2
700afef6: 9802         	ldr	r0, [sp, #0x8]
700afef8: b9e8         	cbnz	r0, 0x700aff36 <SemaphoreP_constructBinary+0x86> @ imm = #0x3a
700afefa: e7ff         	b	0x700afefc <SemaphoreP_constructBinary+0x4c> @ imm = #-0x2
700afefc: 9903         	ldr	r1, [sp, #0xc]
700afefe: 2000         	movs	r0, #0x0
700aff00: 6508         	str	r0, [r1, #0x50]
700aff02: 9903         	ldr	r1, [sp, #0xc]
700aff04: 6548         	str	r0, [r1, #0x54]
700aff06: 9903         	ldr	r1, [sp, #0xc]
700aff08: 2001         	movs	r0, #0x1
700aff0a: 6588         	str	r0, [r1, #0x58]
700aff0c: 9803         	ldr	r0, [sp, #0xc]
700aff0e: 9a04         	ldr	r2, [sp, #0x10]
700aff10: f647 0144    	movw	r1, #0x7844
700aff14: f2c7 010b    	movt	r1, #0x700b
700aff18: 231c         	movs	r3, #0x1c
700aff1a: f7fb fd99    	bl	0x700aba50 <_txe_semaphore_create> @ imm = #-0x44ce
700aff1e: 9001         	str	r0, [sp, #0x4]
700aff20: 9801         	ldr	r0, [sp, #0x4]
700aff22: b120         	cbz	r0, 0x700aff2e <SemaphoreP_constructBinary+0x7e> @ imm = #0x8
700aff24: e7ff         	b	0x700aff26 <SemaphoreP_constructBinary+0x76> @ imm = #-0x2
700aff26: f04f 30ff    	mov.w	r0, #0xffffffff
700aff2a: 9002         	str	r0, [sp, #0x8]
700aff2c: e002         	b	0x700aff34 <SemaphoreP_constructBinary+0x84> @ imm = #0x4
700aff2e: 2000         	movs	r0, #0x0
700aff30: 9002         	str	r0, [sp, #0x8]
700aff32: e7ff         	b	0x700aff34 <SemaphoreP_constructBinary+0x84> @ imm = #-0x2
700aff34: e7ff         	b	0x700aff36 <SemaphoreP_constructBinary+0x86> @ imm = #-0x2
700aff36: 9802         	ldr	r0, [sp, #0x8]
700aff38: b006         	add	sp, #0x18
700aff3a: bd80         	pop	{r7, pc}
700aff3c: 0000         	movs	r0, r0
700aff3e: 0000         	movs	r0, r0

700aff40 <UART_writeCancelNoCB>:
700aff40: b580         	push	{r7, lr}
700aff42: b084         	sub	sp, #0x10
700aff44: 9003         	str	r0, [sp, #0xc]
700aff46: 2000         	movs	r0, #0x0
700aff48: 9001         	str	r0, [sp, #0x4]
700aff4a: 9803         	ldr	r0, [sp, #0xc]
700aff4c: 6840         	ldr	r0, [r0, #0x4]
700aff4e: 9000         	str	r0, [sp]
700aff50: 9803         	ldr	r0, [sp, #0xc]
700aff52: 6800         	ldr	r0, [r0]
700aff54: 2102         	movs	r1, #0x2
700aff56: f7fc fd03    	bl	0x700ac960 <UART_intrDisable> @ imm = #-0x35fa
700aff5a: f005 ef0c    	blx	0x700b5d74 <HwiP_disable> @ imm = #0x5e18
700aff5e: 9002         	str	r0, [sp, #0x8]
700aff60: 9803         	ldr	r0, [sp, #0xc]
700aff62: 6900         	ldr	r0, [r0, #0x10]
700aff64: b920         	cbnz	r0, 0x700aff70 <UART_writeCancelNoCB+0x30> @ imm = #0x8
700aff66: e7ff         	b	0x700aff68 <UART_writeCancelNoCB+0x28> @ imm = #-0x2
700aff68: f04f 30ff    	mov.w	r0, #0xffffffff
700aff6c: 9001         	str	r0, [sp, #0x4]
700aff6e: e027         	b	0x700affc0 <UART_writeCancelNoCB+0x80> @ imm = #0x4e
700aff70: 9800         	ldr	r0, [sp]
700aff72: 6a00         	ldr	r0, [r0, #0x20]
700aff74: 2803         	cmp	r0, #0x3
700aff76: d111         	bne	0x700aff9c <UART_writeCancelNoCB+0x5c> @ imm = #0x22
700aff78: e7ff         	b	0x700aff7a <UART_writeCancelNoCB+0x3a> @ imm = #-0x2
700aff7a: 9803         	ldr	r0, [sp, #0xc]
700aff7c: 2101         	movs	r1, #0x1
700aff7e: f7ff fc9f    	bl	0x700af8c0 <UART_lld_dmaDisableChannel> @ imm = #-0x6c2
700aff82: 9803         	ldr	r0, [sp, #0xc]
700aff84: 6bc0         	ldr	r0, [r0, #0x3c]
700aff86: b120         	cbz	r0, 0x700aff92 <UART_writeCancelNoCB+0x52> @ imm = #0x8
700aff88: e7ff         	b	0x700aff8a <UART_writeCancelNoCB+0x4a> @ imm = #-0x2
700aff8a: 9903         	ldr	r1, [sp, #0xc]
700aff8c: 2000         	movs	r0, #0x0
700aff8e: 6408         	str	r0, [r1, #0x40]
700aff90: e003         	b	0x700aff9a <UART_writeCancelNoCB+0x5a> @ imm = #0x6
700aff92: 9903         	ldr	r1, [sp, #0xc]
700aff94: 2000         	movs	r0, #0x0
700aff96: 60c8         	str	r0, [r1, #0xc]
700aff98: e7ff         	b	0x700aff9a <UART_writeCancelNoCB+0x5a> @ imm = #-0x2
700aff9a: e010         	b	0x700affbe <UART_writeCancelNoCB+0x7e> @ imm = #0x20
700aff9c: 9903         	ldr	r1, [sp, #0xc]
700aff9e: 6888         	ldr	r0, [r1, #0x8]
700affa0: 68ca         	ldr	r2, [r1, #0xc]
700affa2: 1a80         	subs	r0, r0, r2
700affa4: 6088         	str	r0, [r1, #0x8]
700affa6: 9803         	ldr	r0, [sp, #0xc]
700affa8: 6bc0         	ldr	r0, [r0, #0x3c]
700affaa: b120         	cbz	r0, 0x700affb6 <UART_writeCancelNoCB+0x76> @ imm = #0x8
700affac: e7ff         	b	0x700affae <UART_writeCancelNoCB+0x6e> @ imm = #-0x2
700affae: 9903         	ldr	r1, [sp, #0xc]
700affb0: 68c8         	ldr	r0, [r1, #0xc]
700affb2: 6408         	str	r0, [r1, #0x40]
700affb4: e7ff         	b	0x700affb6 <UART_writeCancelNoCB+0x76> @ imm = #-0x2
700affb6: 9903         	ldr	r1, [sp, #0xc]
700affb8: 2000         	movs	r0, #0x0
700affba: 6108         	str	r0, [r1, #0x10]
700affbc: e7ff         	b	0x700affbe <UART_writeCancelNoCB+0x7e> @ imm = #-0x2
700affbe: e7ff         	b	0x700affc0 <UART_writeCancelNoCB+0x80> @ imm = #-0x2
700affc0: 9802         	ldr	r0, [sp, #0x8]
700affc2: f005 eef8    	blx	0x700b5db4 <HwiP_restore> @ imm = #0x5df0
700affc6: 9801         	ldr	r0, [sp, #0x4]
700affc8: b004         	add	sp, #0x10
700affca: bd80         	pop	{r7, pc}
700affcc: 0000         	movs	r0, r0
700affce: 0000         	movs	r0, r0

700affd0 <SemaphoreP_constructMutex>:
700affd0: b580         	push	{r7, lr}
700affd2: b086         	sub	sp, #0x18
700affd4: 9005         	str	r0, [sp, #0x14]
700affd6: 2000         	movs	r0, #0x0
700affd8: 9004         	str	r0, [sp, #0x10]
700affda: f04f 30ff    	mov.w	r0, #0xffffffff
700affde: 9003         	str	r0, [sp, #0xc]
700affe0: f247 2076    	movw	r0, #0x7276
700affe4: f2c7 000b    	movt	r0, #0x700b
700affe8: 4669         	mov	r1, sp
700affea: 6008         	str	r0, [r1]
700affec: f247 014c    	movw	r1, #0x704c
700afff0: f2c7 010b    	movt	r1, #0x700b
700afff4: f247 6270    	movw	r2, #0x7670
700afff8: f2c7 020b    	movt	r2, #0x700b
700afffc: 2001         	movs	r0, #0x1
700afffe: 2376         	movs	r3, #0x76
700b0000: f000 fd06    	bl	0x700b0a10 <_DebugP_assert> @ imm = #0xa0c
700b0004: 9805         	ldr	r0, [sp, #0x14]
700b0006: b128         	cbz	r0, 0x700b0014 <SemaphoreP_constructMutex+0x44> @ imm = #0xa
700b0008: e7ff         	b	0x700b000a <SemaphoreP_constructMutex+0x3a> @ imm = #-0x2
700b000a: 9805         	ldr	r0, [sp, #0x14]
700b000c: 9004         	str	r0, [sp, #0x10]
700b000e: 2000         	movs	r0, #0x0
700b0010: 9003         	str	r0, [sp, #0xc]
700b0012: e7ff         	b	0x700b0014 <SemaphoreP_constructMutex+0x44> @ imm = #-0x2
700b0014: 9803         	ldr	r0, [sp, #0xc]
700b0016: b9e8         	cbnz	r0, 0x700b0054 <SemaphoreP_constructMutex+0x84> @ imm = #0x3a
700b0018: e7ff         	b	0x700b001a <SemaphoreP_constructMutex+0x4a> @ imm = #-0x2
700b001a: 9804         	ldr	r0, [sp, #0x10]
700b001c: 2201         	movs	r2, #0x1
700b001e: 6502         	str	r2, [r0, #0x50]
700b0020: 9804         	ldr	r0, [sp, #0x10]
700b0022: 6542         	str	r2, [r0, #0x54]
700b0024: 9904         	ldr	r1, [sp, #0x10]
700b0026: 2000         	movs	r0, #0x0
700b0028: 6588         	str	r0, [r1, #0x58]
700b002a: 9804         	ldr	r0, [sp, #0x10]
700b002c: 301c         	adds	r0, #0x1c
700b002e: f647 01b8    	movw	r1, #0x78b8
700b0032: f2c7 010b    	movt	r1, #0x700b
700b0036: 2334         	movs	r3, #0x34
700b0038: f7fa ff9a    	bl	0x700aaf70 <_txe_mutex_create> @ imm = #-0x50cc
700b003c: 9002         	str	r0, [sp, #0x8]
700b003e: 9802         	ldr	r0, [sp, #0x8]
700b0040: b120         	cbz	r0, 0x700b004c <SemaphoreP_constructMutex+0x7c> @ imm = #0x8
700b0042: e7ff         	b	0x700b0044 <SemaphoreP_constructMutex+0x74> @ imm = #-0x2
700b0044: f04f 30ff    	mov.w	r0, #0xffffffff
700b0048: 9003         	str	r0, [sp, #0xc]
700b004a: e002         	b	0x700b0052 <SemaphoreP_constructMutex+0x82> @ imm = #0x4
700b004c: 2000         	movs	r0, #0x0
700b004e: 9003         	str	r0, [sp, #0xc]
700b0050: e7ff         	b	0x700b0052 <SemaphoreP_constructMutex+0x82> @ imm = #-0x2
700b0052: e7ff         	b	0x700b0054 <SemaphoreP_constructMutex+0x84> @ imm = #-0x2
700b0054: 9803         	ldr	r0, [sp, #0xc]
700b0056: b006         	add	sp, #0x18
700b0058: bd80         	pop	{r7, pc}
700b005a: 0000         	movs	r0, r0
700b005c: 0000         	movs	r0, r0
700b005e: 0000         	movs	r0, r0

700b0060 <Udma_ringFlushRaw>:
700b0060: b580         	push	{r7, lr}
700b0062: b086         	sub	sp, #0x18
700b0064: 9005         	str	r0, [sp, #0x14]
700b0066: 9104         	str	r1, [sp, #0x10]
700b0068: 2000         	movs	r0, #0x0
700b006a: 9003         	str	r0, [sp, #0xc]
700b006c: 9805         	ldr	r0, [sp, #0x14]
700b006e: 9001         	str	r0, [sp, #0x4]
700b0070: 9801         	ldr	r0, [sp, #0x4]
700b0072: b180         	cbz	r0, 0x700b0096 <Udma_ringFlushRaw+0x36> @ imm = #0x20
700b0074: e7ff         	b	0x700b0076 <Udma_ringFlushRaw+0x16> @ imm = #-0x2
700b0076: 9801         	ldr	r0, [sp, #0x4]
700b0078: 6d80         	ldr	r0, [r0, #0x58]
700b007a: f64a 31cd    	movw	r1, #0xabcd
700b007e: f6ca 31dc    	movt	r1, #0xabdc
700b0082: 4288         	cmp	r0, r1
700b0084: d107         	bne	0x700b0096 <Udma_ringFlushRaw+0x36> @ imm = #0xe
700b0086: e7ff         	b	0x700b0088 <Udma_ringFlushRaw+0x28> @ imm = #-0x2
700b0088: 9801         	ldr	r0, [sp, #0x4]
700b008a: 8880         	ldrh	r0, [r0, #0x4]
700b008c: f64f 71ff    	movw	r1, #0xffff
700b0090: 4288         	cmp	r0, r1
700b0092: d104         	bne	0x700b009e <Udma_ringFlushRaw+0x3e> @ imm = #0x8
700b0094: e7ff         	b	0x700b0096 <Udma_ringFlushRaw+0x36> @ imm = #-0x2
700b0096: f06f 0001    	mvn	r0, #0x1
700b009a: 9003         	str	r0, [sp, #0xc]
700b009c: e7ff         	b	0x700b009e <Udma_ringFlushRaw+0x3e> @ imm = #-0x2
700b009e: 9803         	ldr	r0, [sp, #0xc]
700b00a0: b9a8         	cbnz	r0, 0x700b00ce <Udma_ringFlushRaw+0x6e> @ imm = #0x2a
700b00a2: e7ff         	b	0x700b00a4 <Udma_ringFlushRaw+0x44> @ imm = #-0x2
700b00a4: 9801         	ldr	r0, [sp, #0x4]
700b00a6: 6800         	ldr	r0, [r0]
700b00a8: 9002         	str	r0, [sp, #0x8]
700b00aa: 9802         	ldr	r0, [sp, #0x8]
700b00ac: b150         	cbz	r0, 0x700b00c4 <Udma_ringFlushRaw+0x64> @ imm = #0x14
700b00ae: e7ff         	b	0x700b00b0 <Udma_ringFlushRaw+0x50> @ imm = #-0x2
700b00b0: 9802         	ldr	r0, [sp, #0x8]
700b00b2: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b00b6: f64a 31cd    	movw	r1, #0xabcd
700b00ba: f6ca 31dc    	movt	r1, #0xabdc
700b00be: 4288         	cmp	r0, r1
700b00c0: d004         	beq	0x700b00cc <Udma_ringFlushRaw+0x6c> @ imm = #0x8
700b00c2: e7ff         	b	0x700b00c4 <Udma_ringFlushRaw+0x64> @ imm = #-0x2
700b00c4: f04f 30ff    	mov.w	r0, #0xffffffff
700b00c8: 9003         	str	r0, [sp, #0xc]
700b00ca: e7ff         	b	0x700b00cc <Udma_ringFlushRaw+0x6c> @ imm = #-0x2
700b00cc: e7ff         	b	0x700b00ce <Udma_ringFlushRaw+0x6e> @ imm = #-0x2
700b00ce: 9803         	ldr	r0, [sp, #0xc]
700b00d0: b940         	cbnz	r0, 0x700b00e4 <Udma_ringFlushRaw+0x84> @ imm = #0x10
700b00d2: e7ff         	b	0x700b00d4 <Udma_ringFlushRaw+0x74> @ imm = #-0x2
700b00d4: 9802         	ldr	r0, [sp, #0x8]
700b00d6: f8d0 3598    	ldr.w	r3, [r0, #0x598]
700b00da: 9901         	ldr	r1, [sp, #0x4]
700b00dc: 9a04         	ldr	r2, [sp, #0x10]
700b00de: 4798         	blx	r3
700b00e0: 9003         	str	r0, [sp, #0xc]
700b00e2: e7ff         	b	0x700b00e4 <Udma_ringFlushRaw+0x84> @ imm = #-0x2
700b00e4: 9803         	ldr	r0, [sp, #0xc]
700b00e6: b006         	add	sp, #0x18
700b00e8: bd80         	pop	{r7, pc}
700b00ea: 0000         	movs	r0, r0
700b00ec: 0000         	movs	r0, r0
700b00ee: 0000         	movs	r0, r0

700b00f0 <CSL_bcdmaGetCfg>:
700b00f0: b580         	push	{r7, lr}
700b00f2: b082         	sub	sp, #0x8
700b00f4: 9001         	str	r0, [sp, #0x4]
700b00f6: 9801         	ldr	r0, [sp, #0x4]
700b00f8: b3e0         	cbz	r0, 0x700b0174 <CSL_bcdmaGetCfg+0x84> @ imm = #0x78
700b00fa: e7ff         	b	0x700b00fc <CSL_bcdmaGetCfg+0xc> @ imm = #-0x2
700b00fc: 9801         	ldr	r0, [sp, #0x4]
700b00fe: 6800         	ldr	r0, [r0]
700b0100: b3c0         	cbz	r0, 0x700b0174 <CSL_bcdmaGetCfg+0x84> @ imm = #0x70
700b0102: e7ff         	b	0x700b0104 <CSL_bcdmaGetCfg+0x14> @ imm = #-0x2
700b0104: 9801         	ldr	r0, [sp, #0x4]
700b0106: 6800         	ldr	r0, [r0]
700b0108: 3020         	adds	r0, #0x20
700b010a: f005 f891    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0x5122
700b010e: 9901         	ldr	r1, [sp, #0x4]
700b0110: 61c8         	str	r0, [r1, #0x1c]
700b0112: 9801         	ldr	r0, [sp, #0x4]
700b0114: 6800         	ldr	r0, [r0]
700b0116: 3024         	adds	r0, #0x24
700b0118: f005 f88a    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0x5114
700b011c: 9901         	ldr	r1, [sp, #0x4]
700b011e: 6208         	str	r0, [r1, #0x20]
700b0120: 9801         	ldr	r0, [sp, #0x4]
700b0122: 6800         	ldr	r0, [r0]
700b0124: 3028         	adds	r0, #0x28
700b0126: f005 f883    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0x5106
700b012a: 9000         	str	r0, [sp]
700b012c: 9800         	ldr	r0, [sp]
700b012e: f36f 205f    	bfc	r0, #9, #23
700b0132: 9901         	ldr	r1, [sp, #0x4]
700b0134: 6248         	str	r0, [r1, #0x24]
700b0136: 9800         	ldr	r0, [sp]
700b0138: f3c0 2048    	ubfx	r0, r0, #0x9, #0x9
700b013c: 9901         	ldr	r1, [sp, #0x4]
700b013e: 62c8         	str	r0, [r1, #0x2c]
700b0140: 9800         	ldr	r0, [sp]
700b0142: f3c0 4088    	ubfx	r0, r0, #0x12, #0x9
700b0146: 9901         	ldr	r1, [sp, #0x4]
700b0148: 6288         	str	r0, [r1, #0x28]
700b014a: 9901         	ldr	r1, [sp, #0x4]
700b014c: 2000         	movs	r0, #0x0
700b014e: 6308         	str	r0, [r1, #0x30]
700b0150: 9a01         	ldr	r2, [sp, #0x4]
700b0152: 6a51         	ldr	r1, [r2, #0x24]
700b0154: 6ad3         	ldr	r3, [r2, #0x2c]
700b0156: 4419         	add	r1, r3
700b0158: 6351         	str	r1, [r2, #0x34]
700b015a: 9a01         	ldr	r2, [sp, #0x4]
700b015c: 6a91         	ldr	r1, [r2, #0x28]
700b015e: 6391         	str	r1, [r2, #0x38]
700b0160: 9a01         	ldr	r2, [sp, #0x4]
700b0162: 6b11         	ldr	r1, [r2, #0x30]
700b0164: 63d1         	str	r1, [r2, #0x3c]
700b0166: 9901         	ldr	r1, [sp, #0x4]
700b0168: 6408         	str	r0, [r1, #0x40]
700b016a: 9901         	ldr	r1, [sp, #0x4]
700b016c: 6448         	str	r0, [r1, #0x44]
700b016e: 9901         	ldr	r1, [sp, #0x4]
700b0170: 6488         	str	r0, [r1, #0x48]
700b0172: e7ff         	b	0x700b0174 <CSL_bcdmaGetCfg+0x84> @ imm = #-0x2
700b0174: b002         	add	sp, #0x8
700b0176: bd80         	pop	{r7, pc}
		...

700b0180 <Udma_rmFreeVintrBit>:
700b0180: b580         	push	{r7, lr}
700b0182: b088         	sub	sp, #0x20
700b0184: 9007         	str	r0, [sp, #0x1c]
700b0186: 9106         	str	r1, [sp, #0x18]
700b0188: 9205         	str	r2, [sp, #0x14]
700b018a: 9805         	ldr	r0, [sp, #0x14]
700b018c: 9001         	str	r0, [sp, #0x4]
700b018e: 9805         	ldr	r0, [sp, #0x14]
700b0190: 3008         	adds	r0, #0x8
700b0192: 9000         	str	r0, [sp]
700b0194: 9800         	ldr	r0, [sp]
700b0196: 6900         	ldr	r0, [r0, #0x10]
700b0198: b120         	cbz	r0, 0x700b01a4 <Udma_rmFreeVintrBit+0x24> @ imm = #0x8
700b019a: e7ff         	b	0x700b019c <Udma_rmFreeVintrBit+0x1c> @ imm = #-0x2
700b019c: 9800         	ldr	r0, [sp]
700b019e: 6900         	ldr	r0, [r0, #0x10]
700b01a0: 9001         	str	r0, [sp, #0x4]
700b01a2: e7ff         	b	0x700b01a4 <Udma_rmFreeVintrBit+0x24> @ imm = #-0x2
700b01a4: 9806         	ldr	r0, [sp, #0x18]
700b01a6: f500 609f    	add.w	r0, r0, #0x4f8
700b01aa: f04f 31ff    	mov.w	r1, #0xffffffff
700b01ae: f002 f8df    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x21be
700b01b2: 9b07         	ldr	r3, [sp, #0x1c]
700b01b4: f1a3 0220    	sub.w	r2, r3, #0x20
700b01b8: 2101         	movs	r1, #0x1
700b01ba: fa01 fc02    	lsl.w	r12, r1, r2
700b01be: f1c3 0020    	rsb.w	r0, r3, #0x20
700b01c2: fa21 f000    	lsr.w	r0, r1, r0
700b01c6: 2a00         	cmp	r2, #0x0
700b01c8: bf58         	it	pl
700b01ca: 4660         	movpl	r0, r12
700b01cc: fa01 f103    	lsl.w	r1, r1, r3
700b01d0: 2a00         	cmp	r2, #0x0
700b01d2: bf58         	it	pl
700b01d4: 2100         	movpl	r1, #0x0
700b01d6: 9102         	str	r1, [sp, #0x8]
700b01d8: 9003         	str	r0, [sp, #0xc]
700b01da: f8dd c008    	ldr.w	r12, [sp, #0x8]
700b01de: 9b03         	ldr	r3, [sp, #0xc]
700b01e0: 9901         	ldr	r1, [sp, #0x4]
700b01e2: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700b01e6: f8d1 208c    	ldr.w	r2, [r1, #0x8c]
700b01ea: ea20 000c    	bic.w	r0, r0, r12
700b01ee: ea22 0203    	bic.w	r2, r2, r3
700b01f2: f8c1 208c    	str.w	r2, [r1, #0x8c]
700b01f6: f8c1 0088    	str.w	r0, [r1, #0x88]
700b01fa: 9806         	ldr	r0, [sp, #0x18]
700b01fc: f500 609f    	add.w	r0, r0, #0x4f8
700b0200: f003 f946    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x328c
700b0204: b008         	add	sp, #0x20
700b0206: bd80         	pop	{r7, pc}
		...

700b0210 <_tx_semaphore_put>:
700b0210: b580         	push	{r7, lr}
700b0212: b086         	sub	sp, #0x18
700b0214: 9005         	str	r0, [sp, #0x14]
700b0216: f7f2 ecfe    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0xd604
700b021a: 9004         	str	r0, [sp, #0x10]
700b021c: 9805         	ldr	r0, [sp, #0x14]
700b021e: 6900         	ldr	r0, [r0, #0x10]
700b0220: 9002         	str	r0, [sp, #0x8]
700b0222: 9802         	ldr	r0, [sp, #0x8]
700b0224: b940         	cbnz	r0, 0x700b0238 <_tx_semaphore_put+0x28> @ imm = #0x10
700b0226: e7ff         	b	0x700b0228 <_tx_semaphore_put+0x18> @ imm = #-0x2
700b0228: 9905         	ldr	r1, [sp, #0x14]
700b022a: 6888         	ldr	r0, [r1, #0x8]
700b022c: 3001         	adds	r0, #0x1
700b022e: 6088         	str	r0, [r1, #0x8]
700b0230: 9804         	ldr	r0, [sp, #0x10]
700b0232: f7f2 ee70    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xd320
700b0236: e02c         	b	0x700b0292 <_tx_semaphore_put+0x82> @ imm = #0x58
700b0238: 9805         	ldr	r0, [sp, #0x14]
700b023a: 68c0         	ldr	r0, [r0, #0xc]
700b023c: 9003         	str	r0, [sp, #0xc]
700b023e: 9802         	ldr	r0, [sp, #0x8]
700b0240: 3801         	subs	r0, #0x1
700b0242: 9002         	str	r0, [sp, #0x8]
700b0244: 9802         	ldr	r0, [sp, #0x8]
700b0246: b920         	cbnz	r0, 0x700b0252 <_tx_semaphore_put+0x42> @ imm = #0x8
700b0248: e7ff         	b	0x700b024a <_tx_semaphore_put+0x3a> @ imm = #-0x2
700b024a: 9905         	ldr	r1, [sp, #0x14]
700b024c: 2000         	movs	r0, #0x0
700b024e: 60c8         	str	r0, [r1, #0xc]
700b0250: e00f         	b	0x700b0272 <_tx_semaphore_put+0x62> @ imm = #0x1e
700b0252: 9803         	ldr	r0, [sp, #0xc]
700b0254: 6f40         	ldr	r0, [r0, #0x74]
700b0256: 9001         	str	r0, [sp, #0x4]
700b0258: 9801         	ldr	r0, [sp, #0x4]
700b025a: 9905         	ldr	r1, [sp, #0x14]
700b025c: 60c8         	str	r0, [r1, #0xc]
700b025e: 9803         	ldr	r0, [sp, #0xc]
700b0260: 6f80         	ldr	r0, [r0, #0x78]
700b0262: 9000         	str	r0, [sp]
700b0264: 9800         	ldr	r0, [sp]
700b0266: 9901         	ldr	r1, [sp, #0x4]
700b0268: 6788         	str	r0, [r1, #0x78]
700b026a: 9801         	ldr	r0, [sp, #0x4]
700b026c: 9900         	ldr	r1, [sp]
700b026e: 6748         	str	r0, [r1, #0x74]
700b0270: e7ff         	b	0x700b0272 <_tx_semaphore_put+0x62> @ imm = #-0x2
700b0272: 9802         	ldr	r0, [sp, #0x8]
700b0274: 9905         	ldr	r1, [sp, #0x14]
700b0276: 6108         	str	r0, [r1, #0x10]
700b0278: 9903         	ldr	r1, [sp, #0xc]
700b027a: 2000         	movs	r0, #0x0
700b027c: 66c8         	str	r0, [r1, #0x6c]
700b027e: 9903         	ldr	r1, [sp, #0xc]
700b0280: f8c1 0088    	str.w	r0, [r1, #0x88]
700b0284: 9803         	ldr	r0, [sp, #0xc]
700b0286: f7f7 fa43    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #-0x8b7a
700b028a: 9804         	ldr	r0, [sp, #0x10]
700b028c: f7f2 ee42    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xd37c
700b0290: e7ff         	b	0x700b0292 <_tx_semaphore_put+0x82> @ imm = #-0x2
700b0292: 2000         	movs	r0, #0x0
700b0294: b006         	add	sp, #0x18
700b0296: bd80         	pop	{r7, pc}
		...

700b02a0 <SOC_controlModuleLockMMR>:
700b02a0: b580         	push	{r7, lr}
700b02a2: b086         	sub	sp, #0x18
700b02a4: 9005         	str	r0, [sp, #0x14]
700b02a6: 9104         	str	r1, [sp, #0x10]
700b02a8: 9805         	ldr	r0, [sp, #0x14]
700b02aa: b9d8         	cbnz	r0, 0x700b02e4 <SOC_controlModuleLockMMR+0x44> @ imm = #0x36
700b02ac: e7ff         	b	0x700b02ae <SOC_controlModuleLockMMR+0xe> @ imm = #-0x2
700b02ae: f04f 4086    	mov.w	r0, #0x43000000
700b02b2: 2100         	movs	r1, #0x0
700b02b4: 9101         	str	r1, [sp, #0x4]
700b02b6: f7fb ff3b    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x418a
700b02ba: 9901         	ldr	r1, [sp, #0x4]
700b02bc: 9003         	str	r0, [sp, #0xc]
700b02be: 9803         	ldr	r0, [sp, #0xc]
700b02c0: 9a04         	ldr	r2, [sp, #0x10]
700b02c2: eb00 3082    	add.w	r0, r0, r2, lsl #14
700b02c6: f241 0208    	movw	r2, #0x1008
700b02ca: 4410         	add	r0, r2
700b02cc: 9002         	str	r0, [sp, #0x8]
700b02ce: 9802         	ldr	r0, [sp, #0x8]
700b02d0: f004 ff4e    	bl	0x700b5170 <CSL_REG32_WR_RAW> @ imm = #0x4e9c
700b02d4: 9901         	ldr	r1, [sp, #0x4]
700b02d6: 9802         	ldr	r0, [sp, #0x8]
700b02d8: 3004         	adds	r0, #0x4
700b02da: 9002         	str	r0, [sp, #0x8]
700b02dc: 9802         	ldr	r0, [sp, #0x8]
700b02de: f004 ff47    	bl	0x700b5170 <CSL_REG32_WR_RAW> @ imm = #0x4e8e
700b02e2: e7ff         	b	0x700b02e4 <SOC_controlModuleLockMMR+0x44> @ imm = #-0x2
700b02e4: 9805         	ldr	r0, [sp, #0x14]
700b02e6: 2801         	cmp	r0, #0x1
700b02e8: d11b         	bne	0x700b0322 <SOC_controlModuleLockMMR+0x82> @ imm = #0x36
700b02ea: e7ff         	b	0x700b02ec <SOC_controlModuleLockMMR+0x4c> @ imm = #-0x2
700b02ec: f04f 608a    	mov.w	r0, #0x4500000
700b02f0: 2100         	movs	r1, #0x0
700b02f2: 9100         	str	r1, [sp]
700b02f4: f7fb ff1c    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x41c8
700b02f8: 9900         	ldr	r1, [sp]
700b02fa: 9003         	str	r0, [sp, #0xc]
700b02fc: 9803         	ldr	r0, [sp, #0xc]
700b02fe: 9a04         	ldr	r2, [sp, #0x10]
700b0300: eb00 3082    	add.w	r0, r0, r2, lsl #14
700b0304: f241 0208    	movw	r2, #0x1008
700b0308: 4410         	add	r0, r2
700b030a: 9002         	str	r0, [sp, #0x8]
700b030c: 9802         	ldr	r0, [sp, #0x8]
700b030e: f004 ff2f    	bl	0x700b5170 <CSL_REG32_WR_RAW> @ imm = #0x4e5e
700b0312: 9900         	ldr	r1, [sp]
700b0314: 9802         	ldr	r0, [sp, #0x8]
700b0316: 3004         	adds	r0, #0x4
700b0318: 9002         	str	r0, [sp, #0x8]
700b031a: 9802         	ldr	r0, [sp, #0x8]
700b031c: f004 ff28    	bl	0x700b5170 <CSL_REG32_WR_RAW> @ imm = #0x4e50
700b0320: e7ff         	b	0x700b0322 <SOC_controlModuleLockMMR+0x82> @ imm = #-0x2
700b0322: b006         	add	sp, #0x18
700b0324: bd80         	pop	{r7, pc}
		...
700b032e: 0000         	movs	r0, r0

700b0330 <UART_lld_flushTxFifo>:
700b0330: b580         	push	{r7, lr}
700b0332: b088         	sub	sp, #0x20
700b0334: 9007         	str	r0, [sp, #0x1c]
700b0336: 2000         	movs	r0, #0x0
700b0338: 9006         	str	r0, [sp, #0x18]
700b033a: f640 31b8    	movw	r1, #0xbb8
700b033e: 9102         	str	r1, [sp, #0x8]
700b0340: 9001         	str	r0, [sp, #0x4]
700b0342: 9807         	ldr	r0, [sp, #0x1c]
700b0344: b380         	cbz	r0, 0x700b03a8 <UART_lld_flushTxFifo+0x78> @ imm = #0x60
700b0346: e7ff         	b	0x700b0348 <UART_lld_flushTxFifo+0x18> @ imm = #-0x2
700b0348: 9807         	ldr	r0, [sp, #0x1c]
700b034a: 6840         	ldr	r0, [r0, #0x4]
700b034c: 9000         	str	r0, [sp]
700b034e: 9800         	ldr	r0, [sp]
700b0350: 6d40         	ldr	r0, [r0, #0x54]
700b0352: 4780         	blx	r0
700b0354: 9004         	str	r0, [sp, #0x10]
700b0356: e7ff         	b	0x700b0358 <UART_lld_flushTxFifo+0x28> @ imm = #-0x2
700b0358: 9801         	ldr	r0, [sp, #0x4]
700b035a: b9e0         	cbnz	r0, 0x700b0396 <UART_lld_flushTxFifo+0x66> @ imm = #0x38
700b035c: e7ff         	b	0x700b035e <UART_lld_flushTxFifo+0x2e> @ imm = #-0x2
700b035e: 9807         	ldr	r0, [sp, #0x1c]
700b0360: 6800         	ldr	r0, [r0]
700b0362: f003 fb15    	bl	0x700b3990 <UART_spaceAvail> @ imm = #0x362a
700b0366: 9005         	str	r0, [sp, #0x14]
700b0368: 9805         	ldr	r0, [sp, #0x14]
700b036a: 2801         	cmp	r0, #0x1
700b036c: d101         	bne	0x700b0372 <UART_lld_flushTxFifo+0x42> @ imm = #0x2
700b036e: e7ff         	b	0x700b0370 <UART_lld_flushTxFifo+0x40> @ imm = #-0x2
700b0370: e011         	b	0x700b0396 <UART_lld_flushTxFifo+0x66> @ imm = #0x22
700b0372: 9800         	ldr	r0, [sp]
700b0374: 6d40         	ldr	r0, [r0, #0x54]
700b0376: 4780         	blx	r0
700b0378: 9904         	ldr	r1, [sp, #0x10]
700b037a: 1a40         	subs	r0, r0, r1
700b037c: 9003         	str	r0, [sp, #0xc]
700b037e: 9803         	ldr	r0, [sp, #0xc]
700b0380: 9902         	ldr	r1, [sp, #0x8]
700b0382: 4288         	cmp	r0, r1
700b0384: d303         	blo	0x700b038e <UART_lld_flushTxFifo+0x5e> @ imm = #0x6
700b0386: e7ff         	b	0x700b0388 <UART_lld_flushTxFifo+0x58> @ imm = #-0x2
700b0388: 2001         	movs	r0, #0x1
700b038a: 9001         	str	r0, [sp, #0x4]
700b038c: e002         	b	0x700b0394 <UART_lld_flushTxFifo+0x64> @ imm = #0x4
700b038e: f004 ffc7    	bl	0x700b5320 <TaskP_yield> @ imm = #0x4f8e
700b0392: e7ff         	b	0x700b0394 <UART_lld_flushTxFifo+0x64> @ imm = #-0x2
700b0394: e7e0         	b	0x700b0358 <UART_lld_flushTxFifo+0x28> @ imm = #-0x40
700b0396: 9801         	ldr	r0, [sp, #0x4]
700b0398: 2801         	cmp	r0, #0x1
700b039a: d104         	bne	0x700b03a6 <UART_lld_flushTxFifo+0x76> @ imm = #0x8
700b039c: e7ff         	b	0x700b039e <UART_lld_flushTxFifo+0x6e> @ imm = #-0x2
700b039e: f06f 0001    	mvn	r0, #0x1
700b03a2: 9006         	str	r0, [sp, #0x18]
700b03a4: e7ff         	b	0x700b03a6 <UART_lld_flushTxFifo+0x76> @ imm = #-0x2
700b03a6: e003         	b	0x700b03b0 <UART_lld_flushTxFifo+0x80> @ imm = #0x6
700b03a8: f06f 0002    	mvn	r0, #0x2
700b03ac: 9006         	str	r0, [sp, #0x18]
700b03ae: e7ff         	b	0x700b03b0 <UART_lld_flushTxFifo+0x80> @ imm = #-0x2
700b03b0: 9806         	ldr	r0, [sp, #0x18]
700b03b2: b008         	add	sp, #0x20
700b03b4: bd80         	pop	{r7, pc}
		...
700b03be: 0000         	movs	r0, r0

700b03c0 <UART_tcrTlrBitValRestore>:
700b03c0: b580         	push	{r7, lr}
700b03c2: b088         	sub	sp, #0x20
700b03c4: 9007         	str	r0, [sp, #0x1c]
700b03c6: 9106         	str	r1, [sp, #0x18]
700b03c8: 9807         	ldr	r0, [sp, #0x1c]
700b03ca: 21bf         	movs	r1, #0xbf
700b03cc: 9101         	str	r1, [sp, #0x4]
700b03ce: f002 f8bf    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x217e
700b03d2: 9004         	str	r0, [sp, #0x10]
700b03d4: 9807         	ldr	r0, [sp, #0x1c]
700b03d6: 3008         	adds	r0, #0x8
700b03d8: 2110         	movs	r1, #0x10
700b03da: 9102         	str	r1, [sp, #0x8]
700b03dc: 2204         	movs	r2, #0x4
700b03de: 9203         	str	r2, [sp, #0xc]
700b03e0: f004 fb6e    	bl	0x700b4ac0 <HW_RD_FIELD32_RAW> @ imm = #0x46dc
700b03e4: 9902         	ldr	r1, [sp, #0x8]
700b03e6: 9a03         	ldr	r2, [sp, #0xc]
700b03e8: 9005         	str	r0, [sp, #0x14]
700b03ea: 9807         	ldr	r0, [sp, #0x1c]
700b03ec: 3008         	adds	r0, #0x8
700b03ee: 2301         	movs	r3, #0x1
700b03f0: f003 fe4e    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x3c9c
700b03f4: 9807         	ldr	r0, [sp, #0x1c]
700b03f6: 300c         	adds	r0, #0xc
700b03f8: 9904         	ldr	r1, [sp, #0x10]
700b03fa: f004 fef9    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x4df2
700b03fe: 9807         	ldr	r0, [sp, #0x1c]
700b0400: 2180         	movs	r1, #0x80
700b0402: f002 f8a5    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x214a
700b0406: 9004         	str	r0, [sp, #0x10]
700b0408: 9807         	ldr	r0, [sp, #0x1c]
700b040a: 3010         	adds	r0, #0x10
700b040c: 9b06         	ldr	r3, [sp, #0x18]
700b040e: 2140         	movs	r1, #0x40
700b0410: 2206         	movs	r2, #0x6
700b0412: f003 fe3d    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x3c7a
700b0416: 9807         	ldr	r0, [sp, #0x1c]
700b0418: 300c         	adds	r0, #0xc
700b041a: 9904         	ldr	r1, [sp, #0x10]
700b041c: f004 fee8    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x4dd0
700b0420: 9901         	ldr	r1, [sp, #0x4]
700b0422: 9807         	ldr	r0, [sp, #0x1c]
700b0424: f002 f894    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0x2128
700b0428: 9902         	ldr	r1, [sp, #0x8]
700b042a: 9a03         	ldr	r2, [sp, #0xc]
700b042c: 9004         	str	r0, [sp, #0x10]
700b042e: 9807         	ldr	r0, [sp, #0x1c]
700b0430: 3008         	adds	r0, #0x8
700b0432: 9b05         	ldr	r3, [sp, #0x14]
700b0434: f003 fe2c    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x3c58
700b0438: 9807         	ldr	r0, [sp, #0x1c]
700b043a: 300c         	adds	r0, #0xc
700b043c: 9904         	ldr	r1, [sp, #0x10]
700b043e: f004 fed7    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x4dae
700b0442: b008         	add	sp, #0x20
700b0444: bd80         	pop	{r7, pc}
		...
700b044e: 0000         	movs	r0, r0

700b0450 <PowerClock_init>:
; {
700b0450: b570         	push	{r4, r5, r6, lr}
700b0452: b082         	sub	sp, #0x8
;     while(gSocModules[i]!=SOC_MODULES_END)
700b0454: f248 1114    	movw	r1, #0x8114
700b0458: f2c7 010b    	movt	r1, #0x700b
700b045c: 6808         	ldr	r0, [r1]
700b045e: 1c42         	adds	r2, r0, #0x1
700b0460: d013         	beq	0x700b048a <PowerClock_init+0x3a> @ imm = #0x26
700b0462: 1d0c         	adds	r4, r1, #0x4
700b0464: bf00         	nop
700b0466: bf00         	nop
700b0468: bf00         	nop
700b046a: bf00         	nop
700b046c: bf00         	nop
700b046e: bf00         	nop
;         status = SOC_moduleClockEnable(gSocModules[i], 1);
700b0470: f04f 0101    	mov.w	r1, #0x1
700b0474: f7ff fa74    	bl	0x700af960 <SOC_moduleClockEnable> @ imm = #-0xb18
;         DebugP_assertNoLog(status == SystemP_SUCCESS);
700b0478: fab0 f080    	clz	r0, r0
700b047c: 0940         	lsrs	r0, r0, #0x5
700b047e: f006 fb1f    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x663e
;     while(gSocModules[i]!=SOC_MODULES_END)
700b0482: f854 0b04    	ldr	r0, [r4], #4
700b0486: 1c41         	adds	r1, r0, #0x1
700b0488: d1f2         	bne	0x700b0470 <PowerClock_init+0x20> @ imm = #-0x1c
;     while(gSocModulesClockFrequency[i].moduleId!=SOC_MODULES_END)
700b048a: f248 0160    	movw	r1, #0x8060
700b048e: f2c7 010b    	movt	r1, #0x700b
700b0492: 6808         	ldr	r0, [r1]
700b0494: 1c42         	adds	r2, r0, #0x1
700b0496: d01b         	beq	0x700b04d0 <PowerClock_init+0x80> @ imm = #0x36
700b0498: f101 0408    	add.w	r4, r1, #0x8
700b049c: 2600         	movs	r6, #0x0
700b049e: e00c         	b	0x700b04ba <PowerClock_init+0x6a> @ imm = #0x18
;             status = SOC_moduleSetClockFrequency(
700b04a0: 461a         	mov	r2, r3
700b04a2: 2300         	movs	r3, #0x0
700b04a4: f7f6 f824    	bl	0x700a64f0 <SOC_moduleSetClockFrequency> @ imm = #-0x9fb8
;         DebugP_assertNoLog(status == SystemP_SUCCESS);
700b04a8: fab0 f080    	clz	r0, r0
700b04ac: 0940         	lsrs	r0, r0, #0x5
700b04ae: f006 fb07    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x660e
;     while(gSocModulesClockFrequency[i].moduleId!=SOC_MODULES_END)
700b04b2: 68a0         	ldr	r0, [r4, #0x8]
700b04b4: 3410         	adds	r4, #0x10
700b04b6: 1c41         	adds	r1, r0, #0x1
700b04b8: d00a         	beq	0x700b04d0 <PowerClock_init+0x80> @ imm = #0x14
;         if (gSocModulesClockFrequency[i].clkParentId != -1)
700b04ba: 6862         	ldr	r2, [r4, #0x4]
700b04bc: f854 1c04    	ldr	r1, [r4, #-4]
700b04c0: 6823         	ldr	r3, [r4]
;         if (gSocModulesClockFrequency[i].clkParentId != -1)
700b04c2: 1c55         	adds	r5, r2, #0x1
700b04c4: d0ec         	beq	0x700b04a0 <PowerClock_init+0x50> @ imm = #-0x28
;             status = SOC_moduleSetClockFrequencyWithParent(
700b04c6: e9cd 3600    	strd	r3, r6, [sp]
700b04ca: f7f6 f8f1    	bl	0x700a66b0 <SOC_moduleSetClockFrequencyWithParent> @ imm = #-0x9e1e
700b04ce: e7eb         	b	0x700b04a8 <PowerClock_init+0x58> @ imm = #-0x2a
; }
700b04d0: b002         	add	sp, #0x8
700b04d2: bd70         	pop	{r4, r5, r6, pc}

700b04d4 <_tx_thread_schedule>:
700b04d4: f1080080     	cpsie	i
700b04d8: e59f106c     	ldr	r1, [pc, #0x6c]         @ 0x700b054c <_tx_solicited_return+0x1c>

700b04dc <__tx_thread_schedule_loop>:
700b04dc: e5910000     	ldr	r0, [r1]
700b04e0: e3500000     	cmp	r0, #0
700b04e4: 0afffffc     	beq	0x700b04dc <__tx_thread_schedule_loop> @ imm = #-0x10
700b04e8: f10c0080     	cpsid	i
700b04ec: e59f105c     	ldr	r1, [pc, #0x5c]         @ 0x700b0550 <_tx_solicited_return+0x20>
700b04f0: e5810000     	str	r0, [r1]
700b04f4: e5902004     	ldr	r2, [r0, #0x4]
700b04f8: e5903018     	ldr	r3, [r0, #0x18]
700b04fc: e2822001     	add	r2, r2, #1
700b0500: e5802004     	str	r2, [r0, #0x4]
700b0504: e59f2048     	ldr	r2, [pc, #0x48]         @ 0x700b0554 <_tx_solicited_return+0x24>
700b0508: e590d008     	ldr	sp, [r0, #0x8]
700b050c: e5823000     	str	r3, [r2]
700b0510: e8bd0010     	ldm	sp!, {r4}
700b0514: e3540000     	cmp	r4, #0
700b0518: 0a000004     	beq	0x700b0530 <_tx_solicited_return> @ imm = #0x10
700b051c: ecbd0b20     	vpop	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b0520: e49d4004     	ldr	r4, [sp], #4
700b0524: eee14a10     	vmsr	fpscr, r4
700b0528: e8bd5fff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, lr}
700b052c: f8bd0a00     	rfeia	sp!

700b0530 <_tx_solicited_return>:
700b0530: e8bd0001     	ldm	sp!, {r0}
700b0534: ecbd0b20     	vpop	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b0538: e49d4004     	ldr	r4, [sp], #4
700b053c: eee14a10     	vmsr	fpscr, r4
700b0540: e8bd4ff0     	pop	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700b0544: e12ff000     	msr	CPSR_fsxc, r0
700b0548: e12fff1e     	bx	lr
700b054c: 70 aa 08 70  	.word	0x7008aa70
700b0550: 6c aa 08 70  	.word	0x7008aa6c
700b0554: a4 aa 08 70  	.word	0x7008aaa4
700b0558: 00 00 00 00  	.word	0x00000000
700b055c: 00 00 00 00  	.word	0x00000000

700b0560 <CSL_udmapCppi5SetReturnPolicy>:
700b0560: b085         	sub	sp, #0x14
700b0562: f8dd c018    	ldr.w	r12, [sp, #0x18]
700b0566: f8dd c014    	ldr.w	r12, [sp, #0x14]
700b056a: 9004         	str	r0, [sp, #0x10]
700b056c: 9103         	str	r1, [sp, #0xc]
700b056e: 9202         	str	r2, [sp, #0x8]
700b0570: 9301         	str	r3, [sp, #0x4]
700b0572: 9803         	ldr	r0, [sp, #0xc]
700b0574: 2803         	cmp	r0, #0x3
700b0576: d108         	bne	0x700b058a <CSL_udmapCppi5SetReturnPolicy+0x2a> @ imm = #0x10
700b0578: e7ff         	b	0x700b057a <CSL_udmapCppi5SetReturnPolicy+0x1a> @ imm = #-0x2
700b057a: 9905         	ldr	r1, [sp, #0x14]
700b057c: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700b0580: f361 4010    	bfi	r0, r1, #16, #1
700b0584: 9904         	ldr	r1, [sp, #0x10]
700b0586: 6088         	str	r0, [r1, #0x8]
700b0588: e029         	b	0x700b05de <CSL_udmapCppi5SetReturnPolicy+0x7e> @ imm = #0x52
700b058a: 9804         	ldr	r0, [sp, #0x10]
700b058c: 6880         	ldr	r0, [r0, #0x8]
700b058e: 9000         	str	r0, [sp]
700b0590: 9803         	ldr	r0, [sp, #0xc]
700b0592: 2802         	cmp	r0, #0x2
700b0594: d105         	bne	0x700b05a2 <CSL_udmapCppi5SetReturnPolicy+0x42> @ imm = #0xa
700b0596: e7ff         	b	0x700b0598 <CSL_udmapCppi5SetReturnPolicy+0x38> @ imm = #-0x2
700b0598: 9800         	ldr	r0, [sp]
700b059a: f36f 0011    	bfc	r0, #0, #18
700b059e: 9000         	str	r0, [sp]
700b05a0: e00b         	b	0x700b05ba <CSL_udmapCppi5SetReturnPolicy+0x5a> @ imm = #0x16
700b05a2: 9800         	ldr	r0, [sp]
700b05a4: f000 4078    	and	r0, r0, #0xf8000000
700b05a8: 9000         	str	r0, [sp]
700b05aa: 9802         	ldr	r0, [sp, #0x8]
700b05ac: f000 0101    	and	r1, r0, #0x1
700b05b0: 9800         	ldr	r0, [sp]
700b05b2: ea40 4081    	orr.w	r0, r0, r1, lsl #18
700b05b6: 9000         	str	r0, [sp]
700b05b8: e7ff         	b	0x700b05ba <CSL_udmapCppi5SetReturnPolicy+0x5a> @ imm = #-0x2
700b05ba: 9901         	ldr	r1, [sp, #0x4]
700b05bc: 9a05         	ldr	r2, [sp, #0x14]
700b05be: f44f 3080    	mov.w	r0, #0x10000
700b05c2: ea00 4002    	and.w	r0, r0, r2, lsl #16
700b05c6: f361 4051    	bfi	r0, r1, #17, #1
700b05ca: f8bd 1018    	ldrh.w	r1, [sp, #0x18]
700b05ce: 4401         	add	r1, r0
700b05d0: 9800         	ldr	r0, [sp]
700b05d2: 4308         	orrs	r0, r1
700b05d4: 9000         	str	r0, [sp]
700b05d6: 9800         	ldr	r0, [sp]
700b05d8: 9904         	ldr	r1, [sp, #0x10]
700b05da: 6088         	str	r0, [r1, #0x8]
700b05dc: e7ff         	b	0x700b05de <CSL_udmapCppi5SetReturnPolicy+0x7e> @ imm = #-0x2
700b05de: b005         	add	sp, #0x14
700b05e0: 4770         	bx	lr
		...
700b05ee: 0000         	movs	r0, r0

700b05f0 <Udma_chPair>:
700b05f0: b580         	push	{r7, lr}
700b05f2: b088         	sub	sp, #0x20
700b05f4: 9007         	str	r0, [sp, #0x1c]
700b05f6: 2000         	movs	r0, #0x0
700b05f8: 9006         	str	r0, [sp, #0x18]
700b05fa: 9807         	ldr	r0, [sp, #0x1c]
700b05fc: 6e80         	ldr	r0, [r0, #0x68]
700b05fe: 9005         	str	r0, [sp, #0x14]
700b0600: 9805         	ldr	r0, [sp, #0x14]
700b0602: 6800         	ldr	r0, [r0]
700b0604: 2801         	cmp	r0, #0x1
700b0606: d107         	bne	0x700b0618 <Udma_chPair+0x28> @ imm = #0xe
700b0608: e7ff         	b	0x700b060a <Udma_chPair+0x1a> @ imm = #-0x2
700b060a: 9807         	ldr	r0, [sp, #0x1c]
700b060c: 7800         	ldrb	r0, [r0]
700b060e: 0740         	lsls	r0, r0, #0x1d
700b0610: 2800         	cmp	r0, #0x0
700b0612: d501         	bpl	0x700b0618 <Udma_chPair+0x28> @ imm = #0x2
700b0614: e7ff         	b	0x700b0616 <Udma_chPair+0x26> @ imm = #-0x2
700b0616: e029         	b	0x700b066c <Udma_chPair+0x7c> @ imm = #0x52
700b0618: 9805         	ldr	r0, [sp, #0x14]
700b061a: f8b0 00e4    	ldrh.w	r0, [r0, #0xe4]
700b061e: 9002         	str	r0, [sp, #0x8]
700b0620: 9807         	ldr	r0, [sp, #0x1c]
700b0622: 7800         	ldrb	r0, [r0]
700b0624: 07c0         	lsls	r0, r0, #0x1f
700b0626: b158         	cbz	r0, 0x700b0640 <Udma_chPair+0x50> @ imm = #0x16
700b0628: e7ff         	b	0x700b062a <Udma_chPair+0x3a> @ imm = #-0x2
700b062a: 9807         	ldr	r0, [sp, #0x1c]
700b062c: 6ec0         	ldr	r0, [r0, #0x6c]
700b062e: 9905         	ldr	r1, [sp, #0x14]
700b0630: f8d1 10d4    	ldr.w	r1, [r1, #0xd4]
700b0634: 4408         	add	r0, r1
700b0636: 9003         	str	r0, [sp, #0xc]
700b0638: 9807         	ldr	r0, [sp, #0x1c]
700b063a: 6fc0         	ldr	r0, [r0, #0x7c]
700b063c: 9004         	str	r0, [sp, #0x10]
700b063e: e00a         	b	0x700b0656 <Udma_chPair+0x66> @ imm = #0x14
700b0640: 9807         	ldr	r0, [sp, #0x1c]
700b0642: 6fc0         	ldr	r0, [r0, #0x7c]
700b0644: 9003         	str	r0, [sp, #0xc]
700b0646: 9807         	ldr	r0, [sp, #0x1c]
700b0648: 6f00         	ldr	r0, [r0, #0x70]
700b064a: 9905         	ldr	r1, [sp, #0x14]
700b064c: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b0650: 4408         	add	r0, r1
700b0652: 9004         	str	r0, [sp, #0x10]
700b0654: e7ff         	b	0x700b0656 <Udma_chPair+0x66> @ imm = #-0x2
700b0656: 4668         	mov	r0, sp
700b0658: f04f 31ff    	mov.w	r1, #0xffffffff
700b065c: f002 f9b0    	bl	0x700b29c0 <Sciclient_rmPsilPair> @ imm = #0x2360
700b0660: 9006         	str	r0, [sp, #0x18]
700b0662: 9806         	ldr	r0, [sp, #0x18]
700b0664: b108         	cbz	r0, 0x700b066a <Udma_chPair+0x7a> @ imm = #0x2
700b0666: e7ff         	b	0x700b0668 <Udma_chPair+0x78> @ imm = #-0x2
700b0668: e7ff         	b	0x700b066a <Udma_chPair+0x7a> @ imm = #-0x2
700b066a: e7ff         	b	0x700b066c <Udma_chPair+0x7c> @ imm = #-0x2
700b066c: 9806         	ldr	r0, [sp, #0x18]
700b066e: b008         	add	sp, #0x20
700b0670: bd80         	pop	{r7, pc}
		...
700b067e: 0000         	movs	r0, r0

700b0680 <Udma_chUnpair>:
700b0680: b580         	push	{r7, lr}
700b0682: b088         	sub	sp, #0x20
700b0684: 9007         	str	r0, [sp, #0x1c]
700b0686: 2000         	movs	r0, #0x0
700b0688: 9006         	str	r0, [sp, #0x18]
700b068a: 9807         	ldr	r0, [sp, #0x1c]
700b068c: 6e80         	ldr	r0, [r0, #0x68]
700b068e: 9005         	str	r0, [sp, #0x14]
700b0690: 9805         	ldr	r0, [sp, #0x14]
700b0692: 6800         	ldr	r0, [r0]
700b0694: 2801         	cmp	r0, #0x1
700b0696: d107         	bne	0x700b06a8 <Udma_chUnpair+0x28> @ imm = #0xe
700b0698: e7ff         	b	0x700b069a <Udma_chUnpair+0x1a> @ imm = #-0x2
700b069a: 9807         	ldr	r0, [sp, #0x1c]
700b069c: 7800         	ldrb	r0, [r0]
700b069e: 0740         	lsls	r0, r0, #0x1d
700b06a0: 2800         	cmp	r0, #0x0
700b06a2: d501         	bpl	0x700b06a8 <Udma_chUnpair+0x28> @ imm = #0x2
700b06a4: e7ff         	b	0x700b06a6 <Udma_chUnpair+0x26> @ imm = #-0x2
700b06a6: e029         	b	0x700b06fc <Udma_chUnpair+0x7c> @ imm = #0x52
700b06a8: 9805         	ldr	r0, [sp, #0x14]
700b06aa: f8b0 00e4    	ldrh.w	r0, [r0, #0xe4]
700b06ae: 9002         	str	r0, [sp, #0x8]
700b06b0: 9807         	ldr	r0, [sp, #0x1c]
700b06b2: 7800         	ldrb	r0, [r0]
700b06b4: 07c0         	lsls	r0, r0, #0x1f
700b06b6: b158         	cbz	r0, 0x700b06d0 <Udma_chUnpair+0x50> @ imm = #0x16
700b06b8: e7ff         	b	0x700b06ba <Udma_chUnpair+0x3a> @ imm = #-0x2
700b06ba: 9807         	ldr	r0, [sp, #0x1c]
700b06bc: 6ec0         	ldr	r0, [r0, #0x6c]
700b06be: 9905         	ldr	r1, [sp, #0x14]
700b06c0: f8d1 10d4    	ldr.w	r1, [r1, #0xd4]
700b06c4: 4408         	add	r0, r1
700b06c6: 9003         	str	r0, [sp, #0xc]
700b06c8: 9807         	ldr	r0, [sp, #0x1c]
700b06ca: 6fc0         	ldr	r0, [r0, #0x7c]
700b06cc: 9004         	str	r0, [sp, #0x10]
700b06ce: e00a         	b	0x700b06e6 <Udma_chUnpair+0x66> @ imm = #0x14
700b06d0: 9807         	ldr	r0, [sp, #0x1c]
700b06d2: 6fc0         	ldr	r0, [r0, #0x7c]
700b06d4: 9003         	str	r0, [sp, #0xc]
700b06d6: 9807         	ldr	r0, [sp, #0x1c]
700b06d8: 6f00         	ldr	r0, [r0, #0x70]
700b06da: 9905         	ldr	r1, [sp, #0x14]
700b06dc: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b06e0: 4408         	add	r0, r1
700b06e2: 9004         	str	r0, [sp, #0x10]
700b06e4: e7ff         	b	0x700b06e6 <Udma_chUnpair+0x66> @ imm = #-0x2
700b06e6: 4668         	mov	r0, sp
700b06e8: f04f 31ff    	mov.w	r1, #0xffffffff
700b06ec: f002 f998    	bl	0x700b2a20 <Sciclient_rmPsilUnpair> @ imm = #0x2330
700b06f0: 9006         	str	r0, [sp, #0x18]
700b06f2: 9806         	ldr	r0, [sp, #0x18]
700b06f4: b108         	cbz	r0, 0x700b06fa <Udma_chUnpair+0x7a> @ imm = #0x2
700b06f6: e7ff         	b	0x700b06f8 <Udma_chUnpair+0x78> @ imm = #-0x2
700b06f8: e7ff         	b	0x700b06fa <Udma_chUnpair+0x7a> @ imm = #-0x2
700b06fa: e7ff         	b	0x700b06fc <Udma_chUnpair+0x7c> @ imm = #-0x2
700b06fc: 9806         	ldr	r0, [sp, #0x18]
700b06fe: b008         	add	sp, #0x20
700b0700: bd80         	pop	{r7, pc}
		...
700b070e: 0000         	movs	r0, r0

700b0710 <UART_moduleReset>:
700b0710: b580         	push	{r7, lr}
700b0712: b088         	sub	sp, #0x20
700b0714: 9007         	str	r0, [sp, #0x1c]
700b0716: 2000         	movs	r0, #0x0
700b0718: 9005         	str	r0, [sp, #0x14]
700b071a: 9807         	ldr	r0, [sp, #0x1c]
700b071c: 6840         	ldr	r0, [r0, #0x4]
700b071e: 9004         	str	r0, [sp, #0x10]
700b0720: 9807         	ldr	r0, [sp, #0x1c]
700b0722: 6800         	ldr	r0, [r0]
700b0724: 3054         	adds	r0, #0x54
700b0726: 2102         	movs	r1, #0x2
700b0728: 2301         	movs	r3, #0x1
700b072a: 461a         	mov	r2, r3
700b072c: f003 fcb0    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x3960
700b0730: 9804         	ldr	r0, [sp, #0x10]
700b0732: 6d40         	ldr	r0, [r0, #0x54]
700b0734: 4780         	blx	r0
700b0736: 9006         	str	r0, [sp, #0x18]
700b0738: e7ff         	b	0x700b073a <UART_moduleReset+0x2a> @ imm = #-0x2
700b073a: 9807         	ldr	r0, [sp, #0x1c]
700b073c: 6800         	ldr	r0, [r0]
700b073e: 3058         	adds	r0, #0x58
700b0740: 2101         	movs	r1, #0x1
700b0742: 2200         	movs	r2, #0x0
700b0744: 9202         	str	r2, [sp, #0x8]
700b0746: f004 f9bb    	bl	0x700b4ac0 <HW_RD_FIELD32_RAW> @ imm = #0x4376
700b074a: 4601         	mov	r1, r0
700b074c: 9802         	ldr	r0, [sp, #0x8]
700b074e: 9003         	str	r0, [sp, #0xc]
700b0750: b989         	cbnz	r1, 0x700b0776 <UART_moduleReset+0x66> @ imm = #0x22
700b0752: e7ff         	b	0x700b0754 <UART_moduleReset+0x44> @ imm = #-0x2
700b0754: 9805         	ldr	r0, [sp, #0x14]
700b0756: 9000         	str	r0, [sp]
700b0758: 9804         	ldr	r0, [sp, #0x10]
700b075a: 6d82         	ldr	r2, [r0, #0x58]
700b075c: f44f 70fa    	mov.w	r0, #0x1f4
700b0760: 2100         	movs	r1, #0x0
700b0762: 9101         	str	r1, [sp, #0x4]
700b0764: 4790         	blx	r2
700b0766: 9900         	ldr	r1, [sp]
700b0768: 4602         	mov	r2, r0
700b076a: 9801         	ldr	r0, [sp, #0x4]
700b076c: 4291         	cmp	r1, r2
700b076e: bf38         	it	lo
700b0770: 2001         	movlo	r0, #0x1
700b0772: 9003         	str	r0, [sp, #0xc]
700b0774: e7ff         	b	0x700b0776 <UART_moduleReset+0x66> @ imm = #-0x2
700b0776: 9803         	ldr	r0, [sp, #0xc]
700b0778: 07c0         	lsls	r0, r0, #0x1f
700b077a: b138         	cbz	r0, 0x700b078c <UART_moduleReset+0x7c> @ imm = #0xe
700b077c: e7ff         	b	0x700b077e <UART_moduleReset+0x6e> @ imm = #-0x2
700b077e: 9804         	ldr	r0, [sp, #0x10]
700b0780: 6d40         	ldr	r0, [r0, #0x54]
700b0782: 4780         	blx	r0
700b0784: 9906         	ldr	r1, [sp, #0x18]
700b0786: 1a40         	subs	r0, r0, r1
700b0788: 9005         	str	r0, [sp, #0x14]
700b078a: e7d6         	b	0x700b073a <UART_moduleReset+0x2a> @ imm = #-0x54
700b078c: b008         	add	sp, #0x20
700b078e: bd80         	pop	{r7, pc}

700b0790 <CSL_bcdmaChanOpIsChanEnabled>:
700b0790: b580         	push	{r7, lr}
700b0792: b086         	sub	sp, #0x18
700b0794: 9005         	str	r0, [sp, #0x14]
700b0796: 9104         	str	r1, [sp, #0x10]
700b0798: 9203         	str	r2, [sp, #0xc]
700b079a: 9804         	ldr	r0, [sp, #0x10]
700b079c: 9001         	str	r0, [sp, #0x4]
700b079e: b140         	cbz	r0, 0x700b07b2 <CSL_bcdmaChanOpIsChanEnabled+0x22> @ imm = #0x10
700b07a0: e7ff         	b	0x700b07a2 <CSL_bcdmaChanOpIsChanEnabled+0x12> @ imm = #-0x2
700b07a2: 9801         	ldr	r0, [sp, #0x4]
700b07a4: 2801         	cmp	r0, #0x1
700b07a6: d010         	beq	0x700b07ca <CSL_bcdmaChanOpIsChanEnabled+0x3a> @ imm = #0x20
700b07a8: e7ff         	b	0x700b07aa <CSL_bcdmaChanOpIsChanEnabled+0x1a> @ imm = #-0x2
700b07aa: 9801         	ldr	r0, [sp, #0x4]
700b07ac: 2802         	cmp	r0, #0x2
700b07ae: d018         	beq	0x700b07e2 <CSL_bcdmaChanOpIsChanEnabled+0x52> @ imm = #0x30
700b07b0: e023         	b	0x700b07fa <CSL_bcdmaChanOpIsChanEnabled+0x6a> @ imm = #0x46
700b07b2: 9805         	ldr	r0, [sp, #0x14]
700b07b4: 6880         	ldr	r0, [r0, #0x8]
700b07b6: 9903         	ldr	r1, [sp, #0xc]
700b07b8: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b07bc: f04f 4100    	mov.w	r1, #0x80000000
700b07c0: 221f         	movs	r2, #0x1f
700b07c2: f003 fff5    	bl	0x700b47b0 <CSL_REG32_FEXT_RAW> @ imm = #0x3fea
700b07c6: 9002         	str	r0, [sp, #0x8]
700b07c8: e01a         	b	0x700b0800 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x34
700b07ca: 9805         	ldr	r0, [sp, #0x14]
700b07cc: 6900         	ldr	r0, [r0, #0x10]
700b07ce: 9903         	ldr	r1, [sp, #0xc]
700b07d0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b07d4: f04f 4100    	mov.w	r1, #0x80000000
700b07d8: 221f         	movs	r2, #0x1f
700b07da: f003 ffe9    	bl	0x700b47b0 <CSL_REG32_FEXT_RAW> @ imm = #0x3fd2
700b07de: 9002         	str	r0, [sp, #0x8]
700b07e0: e00e         	b	0x700b0800 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x1c
700b07e2: 9805         	ldr	r0, [sp, #0x14]
700b07e4: 6980         	ldr	r0, [r0, #0x18]
700b07e6: 9903         	ldr	r1, [sp, #0xc]
700b07e8: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b07ec: f04f 4100    	mov.w	r1, #0x80000000
700b07f0: 221f         	movs	r2, #0x1f
700b07f2: f003 ffdd    	bl	0x700b47b0 <CSL_REG32_FEXT_RAW> @ imm = #0x3fba
700b07f6: 9002         	str	r0, [sp, #0x8]
700b07f8: e002         	b	0x700b0800 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x4
700b07fa: 2000         	movs	r0, #0x0
700b07fc: 9002         	str	r0, [sp, #0x8]
700b07fe: e7ff         	b	0x700b0800 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #-0x2
700b0800: 9802         	ldr	r0, [sp, #0x8]
700b0802: 3801         	subs	r0, #0x1
700b0804: fab0 f080    	clz	r0, r0
700b0808: 0940         	lsrs	r0, r0, #0x5
700b080a: b006         	add	sp, #0x18
700b080c: bd80         	pop	{r7, pc}
700b080e: 0000         	movs	r0, r0

700b0810 <CSL_bcdmaChanOpIsValidChanIdx>:
700b0810: b084         	sub	sp, #0x10
700b0812: 9003         	str	r0, [sp, #0xc]
700b0814: 9102         	str	r1, [sp, #0x8]
700b0816: 9201         	str	r2, [sp, #0x4]
700b0818: 2001         	movs	r0, #0x1
700b081a: f88d 0003    	strb.w	r0, [sp, #0x3]
700b081e: 9802         	ldr	r0, [sp, #0x8]
700b0820: b958         	cbnz	r0, 0x700b083a <CSL_bcdmaChanOpIsValidChanIdx+0x2a> @ imm = #0x16
700b0822: e7ff         	b	0x700b0824 <CSL_bcdmaChanOpIsValidChanIdx+0x14> @ imm = #-0x2
700b0824: 9801         	ldr	r0, [sp, #0x4]
700b0826: 9903         	ldr	r1, [sp, #0xc]
700b0828: 6a49         	ldr	r1, [r1, #0x24]
700b082a: 4288         	cmp	r0, r1
700b082c: d904         	bls	0x700b0838 <CSL_bcdmaChanOpIsValidChanIdx+0x28> @ imm = #0x8
700b082e: e7ff         	b	0x700b0830 <CSL_bcdmaChanOpIsValidChanIdx+0x20> @ imm = #-0x2
700b0830: 2000         	movs	r0, #0x0
700b0832: f88d 0003    	strb.w	r0, [sp, #0x3]
700b0836: e7ff         	b	0x700b0838 <CSL_bcdmaChanOpIsValidChanIdx+0x28> @ imm = #-0x2
700b0838: e023         	b	0x700b0882 <CSL_bcdmaChanOpIsValidChanIdx+0x72> @ imm = #0x46
700b083a: 9802         	ldr	r0, [sp, #0x8]
700b083c: 2802         	cmp	r0, #0x2
700b083e: d10b         	bne	0x700b0858 <CSL_bcdmaChanOpIsValidChanIdx+0x48> @ imm = #0x16
700b0840: e7ff         	b	0x700b0842 <CSL_bcdmaChanOpIsValidChanIdx+0x32> @ imm = #-0x2
700b0842: 9801         	ldr	r0, [sp, #0x4]
700b0844: 9903         	ldr	r1, [sp, #0xc]
700b0846: 6a89         	ldr	r1, [r1, #0x28]
700b0848: 4288         	cmp	r0, r1
700b084a: d904         	bls	0x700b0856 <CSL_bcdmaChanOpIsValidChanIdx+0x46> @ imm = #0x8
700b084c: e7ff         	b	0x700b084e <CSL_bcdmaChanOpIsValidChanIdx+0x3e> @ imm = #-0x2
700b084e: 2000         	movs	r0, #0x0
700b0850: f88d 0003    	strb.w	r0, [sp, #0x3]
700b0854: e7ff         	b	0x700b0856 <CSL_bcdmaChanOpIsValidChanIdx+0x46> @ imm = #-0x2
700b0856: e013         	b	0x700b0880 <CSL_bcdmaChanOpIsValidChanIdx+0x70> @ imm = #0x26
700b0858: 9802         	ldr	r0, [sp, #0x8]
700b085a: 2801         	cmp	r0, #0x1
700b085c: d10b         	bne	0x700b0876 <CSL_bcdmaChanOpIsValidChanIdx+0x66> @ imm = #0x16
700b085e: e7ff         	b	0x700b0860 <CSL_bcdmaChanOpIsValidChanIdx+0x50> @ imm = #-0x2
700b0860: 9801         	ldr	r0, [sp, #0x4]
700b0862: 9903         	ldr	r1, [sp, #0xc]
700b0864: 6ac9         	ldr	r1, [r1, #0x2c]
700b0866: 4288         	cmp	r0, r1
700b0868: d904         	bls	0x700b0874 <CSL_bcdmaChanOpIsValidChanIdx+0x64> @ imm = #0x8
700b086a: e7ff         	b	0x700b086c <CSL_bcdmaChanOpIsValidChanIdx+0x5c> @ imm = #-0x2
700b086c: 2000         	movs	r0, #0x0
700b086e: f88d 0003    	strb.w	r0, [sp, #0x3]
700b0872: e7ff         	b	0x700b0874 <CSL_bcdmaChanOpIsValidChanIdx+0x64> @ imm = #-0x2
700b0874: e003         	b	0x700b087e <CSL_bcdmaChanOpIsValidChanIdx+0x6e> @ imm = #0x6
700b0876: 2000         	movs	r0, #0x0
700b0878: f88d 0003    	strb.w	r0, [sp, #0x3]
700b087c: e7ff         	b	0x700b087e <CSL_bcdmaChanOpIsValidChanIdx+0x6e> @ imm = #-0x2
700b087e: e7ff         	b	0x700b0880 <CSL_bcdmaChanOpIsValidChanIdx+0x70> @ imm = #-0x2
700b0880: e7ff         	b	0x700b0882 <CSL_bcdmaChanOpIsValidChanIdx+0x72> @ imm = #-0x2
700b0882: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b0886: f000 0001    	and	r0, r0, #0x1
700b088a: b004         	add	sp, #0x10
700b088c: 4770         	bx	lr
700b088e: 0000         	movs	r0, r0

700b0890 <CSL_bcdmaMapChanIdx>:
700b0890: b084         	sub	sp, #0x10
700b0892: 9003         	str	r0, [sp, #0xc]
700b0894: 9102         	str	r1, [sp, #0x8]
700b0896: 9201         	str	r2, [sp, #0x4]
700b0898: 9802         	ldr	r0, [sp, #0x8]
700b089a: 9903         	ldr	r1, [sp, #0xc]
700b089c: 6a49         	ldr	r1, [r1, #0x24]
700b089e: 4288         	cmp	r0, r1
700b08a0: d206         	bhs	0x700b08b0 <CSL_bcdmaMapChanIdx+0x20> @ imm = #0xc
700b08a2: e7ff         	b	0x700b08a4 <CSL_bcdmaMapChanIdx+0x14> @ imm = #-0x2
700b08a4: 9901         	ldr	r1, [sp, #0x4]
700b08a6: 2000         	movs	r0, #0x0
700b08a8: 6008         	str	r0, [r1]
700b08aa: 9802         	ldr	r0, [sp, #0x8]
700b08ac: 9000         	str	r0, [sp]
700b08ae: e02b         	b	0x700b0908 <CSL_bcdmaMapChanIdx+0x78> @ imm = #0x56
700b08b0: 9802         	ldr	r0, [sp, #0x8]
700b08b2: 9a03         	ldr	r2, [sp, #0xc]
700b08b4: 6a51         	ldr	r1, [r2, #0x24]
700b08b6: 6ad2         	ldr	r2, [r2, #0x2c]
700b08b8: 4411         	add	r1, r2
700b08ba: 4288         	cmp	r0, r1
700b08bc: d209         	bhs	0x700b08d2 <CSL_bcdmaMapChanIdx+0x42> @ imm = #0x12
700b08be: e7ff         	b	0x700b08c0 <CSL_bcdmaMapChanIdx+0x30> @ imm = #-0x2
700b08c0: 9901         	ldr	r1, [sp, #0x4]
700b08c2: 2001         	movs	r0, #0x1
700b08c4: 6008         	str	r0, [r1]
700b08c6: 9802         	ldr	r0, [sp, #0x8]
700b08c8: 9903         	ldr	r1, [sp, #0xc]
700b08ca: 6a49         	ldr	r1, [r1, #0x24]
700b08cc: 1a40         	subs	r0, r0, r1
700b08ce: 9000         	str	r0, [sp]
700b08d0: e019         	b	0x700b0906 <CSL_bcdmaMapChanIdx+0x76> @ imm = #0x32
700b08d2: 9802         	ldr	r0, [sp, #0x8]
700b08d4: 9b03         	ldr	r3, [sp, #0xc]
700b08d6: 6a59         	ldr	r1, [r3, #0x24]
700b08d8: 6a9a         	ldr	r2, [r3, #0x28]
700b08da: 6adb         	ldr	r3, [r3, #0x2c]
700b08dc: 4419         	add	r1, r3
700b08de: 4411         	add	r1, r2
700b08e0: 4288         	cmp	r0, r1
700b08e2: d20b         	bhs	0x700b08fc <CSL_bcdmaMapChanIdx+0x6c> @ imm = #0x16
700b08e4: e7ff         	b	0x700b08e6 <CSL_bcdmaMapChanIdx+0x56> @ imm = #-0x2
700b08e6: 9901         	ldr	r1, [sp, #0x4]
700b08e8: 2002         	movs	r0, #0x2
700b08ea: 6008         	str	r0, [r1]
700b08ec: 9802         	ldr	r0, [sp, #0x8]
700b08ee: 9903         	ldr	r1, [sp, #0xc]
700b08f0: 6a4a         	ldr	r2, [r1, #0x24]
700b08f2: 6ac9         	ldr	r1, [r1, #0x2c]
700b08f4: 1a80         	subs	r0, r0, r2
700b08f6: 1a40         	subs	r0, r0, r1
700b08f8: 9000         	str	r0, [sp]
700b08fa: e003         	b	0x700b0904 <CSL_bcdmaMapChanIdx+0x74> @ imm = #0x6
700b08fc: f04f 30ff    	mov.w	r0, #0xffffffff
700b0900: 9000         	str	r0, [sp]
700b0902: e7ff         	b	0x700b0904 <CSL_bcdmaMapChanIdx+0x74> @ imm = #-0x2
700b0904: e7ff         	b	0x700b0906 <CSL_bcdmaMapChanIdx+0x76> @ imm = #-0x2
700b0906: e7ff         	b	0x700b0908 <CSL_bcdmaMapChanIdx+0x78> @ imm = #-0x2
700b0908: 9800         	ldr	r0, [sp]
700b090a: b004         	add	sp, #0x10
700b090c: 4770         	bx	lr
700b090e: 0000         	movs	r0, r0

700b0910 <ClockP_getTimeUsec>:
700b0910: b580         	push	{r7, lr}
700b0912: b08a         	sub	sp, #0x28
700b0914: 2000         	movs	r0, #0x0
700b0916: 9009         	str	r0, [sp, #0x24]
700b0918: 9008         	str	r0, [sp, #0x20]
700b091a: e7ff         	b	0x700b091c <ClockP_getTimeUsec+0xc> @ imm = #-0x2
700b091c: f64a 10b0    	movw	r0, #0xa9b0
700b0920: f2c7 0008    	movt	r0, #0x7008
700b0924: 9001         	str	r0, [sp, #0x4]
700b0926: 6801         	ldr	r1, [r0]
700b0928: 6842         	ldr	r2, [r0, #0x4]
700b092a: 9205         	str	r2, [sp, #0x14]
700b092c: 9104         	str	r1, [sp, #0x10]
700b092e: 6ac0         	ldr	r0, [r0, #0x2c]
700b0930: f004 fc3e    	bl	0x700b51b0 <ClockP_getTimerCount> @ imm = #0x487c
700b0934: 9901         	ldr	r1, [sp, #0x4]
700b0936: 9007         	str	r0, [sp, #0x1c]
700b0938: 6808         	ldr	r0, [r1]
700b093a: 6849         	ldr	r1, [r1, #0x4]
700b093c: 9103         	str	r1, [sp, #0xc]
700b093e: 9002         	str	r0, [sp, #0x8]
700b0940: e7ff         	b	0x700b0942 <ClockP_getTimeUsec+0x32> @ imm = #-0x2
700b0942: 9804         	ldr	r0, [sp, #0x10]
700b0944: 9905         	ldr	r1, [sp, #0x14]
700b0946: 9a02         	ldr	r2, [sp, #0x8]
700b0948: 9b03         	ldr	r3, [sp, #0xc]
700b094a: 4059         	eors	r1, r3
700b094c: ea80 0002    	eor.w	r0, r0, r2
700b0950: 4308         	orrs	r0, r1
700b0952: 2800         	cmp	r0, #0x0
700b0954: d1e2         	bne	0x700b091c <ClockP_getTimeUsec+0xc> @ imm = #-0x3c
700b0956: e7ff         	b	0x700b0958 <ClockP_getTimeUsec+0x48> @ imm = #-0x2
700b0958: 9a02         	ldr	r2, [sp, #0x8]
700b095a: 9803         	ldr	r0, [sp, #0xc]
700b095c: f64a 11b0    	movw	r1, #0xa9b0
700b0960: f2c7 0108    	movt	r1, #0x7008
700b0964: 688b         	ldr	r3, [r1, #0x8]
700b0966: f8d1 c030    	ldr.w	r12, [r1, #0x30]
700b096a: fb00 f103    	mul	r1, r0, r3
700b096e: 9807         	ldr	r0, [sp, #0x1c]
700b0970: eba0 000c    	sub.w	r0, r0, r12
700b0974: 4358         	muls	r0, r3, r0
700b0976: ea6f 0c0c    	mvn.w	r12, r12
700b097a: fbb0 f0fc    	udiv	r0, r0, r12
700b097e: fbe2 0103    	umlal	r0, r1, r2, r3
700b0982: 9109         	str	r1, [sp, #0x24]
700b0984: 9008         	str	r0, [sp, #0x20]
700b0986: 9808         	ldr	r0, [sp, #0x20]
700b0988: 9909         	ldr	r1, [sp, #0x24]
700b098a: b00a         	add	sp, #0x28
700b098c: bd80         	pop	{r7, pc}
700b098e: 0000         	movs	r0, r0

700b0990 <UART_readData>:
700b0990: b580         	push	{r7, lr}
700b0992: b086         	sub	sp, #0x18
700b0994: 9005         	str	r0, [sp, #0x14]
700b0996: 9104         	str	r1, [sp, #0x10]
700b0998: 2000         	movs	r0, #0x0
700b099a: f88d 000f    	strb.w	r0, [sp, #0xf]
700b099e: 9804         	ldr	r0, [sp, #0x10]
700b09a0: 9001         	str	r0, [sp, #0x4]
700b09a2: 9805         	ldr	r0, [sp, #0x14]
700b09a4: 6800         	ldr	r0, [r0]
700b09a6: f10d 010f    	add.w	r1, sp, #0xf
700b09aa: f001 fbc1    	bl	0x700b2130 <UART_getChar> @ imm = #0x1782
700b09ae: 9002         	str	r0, [sp, #0x8]
700b09b0: e7ff         	b	0x700b09b2 <UART_readData+0x22> @ imm = #-0x2
700b09b2: 9901         	ldr	r1, [sp, #0x4]
700b09b4: 2000         	movs	r0, #0x0
700b09b6: 9000         	str	r0, [sp]
700b09b8: b131         	cbz	r1, 0x700b09c8 <UART_readData+0x38> @ imm = #0xc
700b09ba: e7ff         	b	0x700b09bc <UART_readData+0x2c> @ imm = #-0x2
700b09bc: 9802         	ldr	r0, [sp, #0x8]
700b09be: 2800         	cmp	r0, #0x0
700b09c0: bf18         	it	ne
700b09c2: 2001         	movne	r0, #0x1
700b09c4: 9000         	str	r0, [sp]
700b09c6: e7ff         	b	0x700b09c8 <UART_readData+0x38> @ imm = #-0x2
700b09c8: 9800         	ldr	r0, [sp]
700b09ca: 07c0         	lsls	r0, r0, #0x1f
700b09cc: b1e0         	cbz	r0, 0x700b0a08 <UART_readData+0x78> @ imm = #0x38
700b09ce: e7ff         	b	0x700b09d0 <UART_readData+0x40> @ imm = #-0x2
700b09d0: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b09d4: 9905         	ldr	r1, [sp, #0x14]
700b09d6: 6949         	ldr	r1, [r1, #0x14]
700b09d8: 7008         	strb	r0, [r1]
700b09da: 9905         	ldr	r1, [sp, #0x14]
700b09dc: 6948         	ldr	r0, [r1, #0x14]
700b09de: 3001         	adds	r0, #0x1
700b09e0: 6148         	str	r0, [r1, #0x14]
700b09e2: 9905         	ldr	r1, [sp, #0x14]
700b09e4: 6988         	ldr	r0, [r1, #0x18]
700b09e6: 3001         	adds	r0, #0x1
700b09e8: 6188         	str	r0, [r1, #0x18]
700b09ea: 9801         	ldr	r0, [sp, #0x4]
700b09ec: 3801         	subs	r0, #0x1
700b09ee: 9001         	str	r0, [sp, #0x4]
700b09f0: 9801         	ldr	r0, [sp, #0x4]
700b09f2: b140         	cbz	r0, 0x700b0a06 <UART_readData+0x76> @ imm = #0x10
700b09f4: e7ff         	b	0x700b09f6 <UART_readData+0x66> @ imm = #-0x2
700b09f6: 9805         	ldr	r0, [sp, #0x14]
700b09f8: 6800         	ldr	r0, [r0]
700b09fa: f10d 010f    	add.w	r1, sp, #0xf
700b09fe: f001 fb97    	bl	0x700b2130 <UART_getChar> @ imm = #0x172e
700b0a02: 9002         	str	r0, [sp, #0x8]
700b0a04: e7ff         	b	0x700b0a06 <UART_readData+0x76> @ imm = #-0x2
700b0a06: e7d4         	b	0x700b09b2 <UART_readData+0x22> @ imm = #-0x58
700b0a08: 9801         	ldr	r0, [sp, #0x4]
700b0a0a: b006         	add	sp, #0x18
700b0a0c: bd80         	pop	{r7, pc}
700b0a0e: 0000         	movs	r0, r0

700b0a10 <_DebugP_assert>:
700b0a10: b5b0         	push	{r4, r5, r7, lr}
700b0a12: b08e         	sub	sp, #0x38
700b0a14: f8dd c048    	ldr.w	r12, [sp, #0x48]
700b0a18: 900d         	str	r0, [sp, #0x34]
700b0a1a: 910c         	str	r1, [sp, #0x30]
700b0a1c: 920b         	str	r2, [sp, #0x2c]
700b0a1e: 930a         	str	r3, [sp, #0x28]
700b0a20: 980d         	ldr	r0, [sp, #0x34]
700b0a22: bb88         	cbnz	r0, 0x700b0a88 <_DebugP_assert+0x78> @ imm = #0x62
700b0a24: e7ff         	b	0x700b0a26 <_DebugP_assert+0x16> @ imm = #-0x2
700b0a26: 2001         	movs	r0, #0x1
700b0a28: 9004         	str	r0, [sp, #0x10]
700b0a2a: 9009         	str	r0, [sp, #0x24]
700b0a2c: f7ff ff70    	bl	0x700b0910 <ClockP_getTimeUsec> @ imm = #-0x120
700b0a30: 9107         	str	r1, [sp, #0x1c]
700b0a32: 9006         	str	r0, [sp, #0x18]
700b0a34: 9806         	ldr	r0, [sp, #0x18]
700b0a36: 9907         	ldr	r1, [sp, #0x1c]
700b0a38: f244 2240    	movw	r2, #0x4240
700b0a3c: f2c0 020f    	movt	r2, #0xf
700b0a40: 2300         	movs	r3, #0x0
700b0a42: f003 ef58    	blx	0x700b48f4 <__aeabi_uldivmod> @ imm = #0x3eb0
700b0a46: 4603         	mov	r3, r0
700b0a48: 9804         	ldr	r0, [sp, #0x10]
700b0a4a: 9305         	str	r3, [sp, #0x14]
700b0a4c: 4613         	mov	r3, r2
700b0a4e: 9a05         	ldr	r2, [sp, #0x14]
700b0a50: 990c         	ldr	r1, [sp, #0x30]
700b0a52: f8dd e02c    	ldr.w	lr, [sp, #0x2c]
700b0a56: 9c0a         	ldr	r4, [sp, #0x28]
700b0a58: 9d12         	ldr	r5, [sp, #0x48]
700b0a5a: 46ec         	mov	r12, sp
700b0a5c: f8cc 500c    	str.w	r5, [r12, #0xc]
700b0a60: f8cc 4008    	str.w	r4, [r12, #0x8]
700b0a64: f8cc e004    	str.w	lr, [r12, #0x4]
700b0a68: f8cc 1000    	str.w	r1, [r12]
700b0a6c: f247 31ac    	movw	r1, #0x73ac
700b0a70: f2c7 010b    	movt	r1, #0x700b
700b0a74: f7ff f864    	bl	0x700afb40 <_DebugP_logZone> @ imm = #-0xf38
700b0a78: f005 e97c    	blx	0x700b5d74 <HwiP_disable> @ imm = #0x52f8
700b0a7c: e7ff         	b	0x700b0a7e <_DebugP_assert+0x6e> @ imm = #-0x2
700b0a7e: 9809         	ldr	r0, [sp, #0x24]
700b0a80: b108         	cbz	r0, 0x700b0a86 <_DebugP_assert+0x76> @ imm = #0x2
700b0a82: e7ff         	b	0x700b0a84 <_DebugP_assert+0x74> @ imm = #-0x2
700b0a84: e7fb         	b	0x700b0a7e <_DebugP_assert+0x6e> @ imm = #-0xa
700b0a86: e7ff         	b	0x700b0a88 <_DebugP_assert+0x78> @ imm = #-0x2
700b0a88: b00e         	add	sp, #0x38
700b0a8a: bdb0         	pop	{r4, r5, r7, pc}
700b0a8c: 0000         	movs	r0, r0
700b0a8e: 0000         	movs	r0, r0

700b0a90 <_tx_mutex_cleanup>:
700b0a90: b580         	push	{r7, lr}
700b0a92: b086         	sub	sp, #0x18
700b0a94: 9005         	str	r0, [sp, #0x14]
700b0a96: 9104         	str	r1, [sp, #0x10]
700b0a98: 9805         	ldr	r0, [sp, #0x14]
700b0a9a: 6f00         	ldr	r0, [r0, #0x70]
700b0a9c: 9003         	str	r0, [sp, #0xc]
700b0a9e: 9905         	ldr	r1, [sp, #0x14]
700b0aa0: 2000         	movs	r0, #0x0
700b0aa2: 66c8         	str	r0, [r1, #0x6c]
700b0aa4: 9903         	ldr	r1, [sp, #0xc]
700b0aa6: 69c8         	ldr	r0, [r1, #0x1c]
700b0aa8: 3801         	subs	r0, #0x1
700b0aaa: 61c8         	str	r0, [r1, #0x1c]
700b0aac: 9803         	ldr	r0, [sp, #0xc]
700b0aae: 69c0         	ldr	r0, [r0, #0x1c]
700b0ab0: 9002         	str	r0, [sp, #0x8]
700b0ab2: 9802         	ldr	r0, [sp, #0x8]
700b0ab4: b920         	cbnz	r0, 0x700b0ac0 <_tx_mutex_cleanup+0x30> @ imm = #0x8
700b0ab6: e7ff         	b	0x700b0ab8 <_tx_mutex_cleanup+0x28> @ imm = #-0x2
700b0ab8: 9903         	ldr	r1, [sp, #0xc]
700b0aba: 2000         	movs	r0, #0x0
700b0abc: 6188         	str	r0, [r1, #0x18]
700b0abe: e016         	b	0x700b0aee <_tx_mutex_cleanup+0x5e> @ imm = #0x2c
700b0ac0: 9805         	ldr	r0, [sp, #0x14]
700b0ac2: 6f40         	ldr	r0, [r0, #0x74]
700b0ac4: 9001         	str	r0, [sp, #0x4]
700b0ac6: 9805         	ldr	r0, [sp, #0x14]
700b0ac8: 6f80         	ldr	r0, [r0, #0x78]
700b0aca: 9000         	str	r0, [sp]
700b0acc: 9800         	ldr	r0, [sp]
700b0ace: 9901         	ldr	r1, [sp, #0x4]
700b0ad0: 6788         	str	r0, [r1, #0x78]
700b0ad2: 9801         	ldr	r0, [sp, #0x4]
700b0ad4: 9900         	ldr	r1, [sp]
700b0ad6: 6748         	str	r0, [r1, #0x74]
700b0ad8: 9803         	ldr	r0, [sp, #0xc]
700b0ada: 6980         	ldr	r0, [r0, #0x18]
700b0adc: 9905         	ldr	r1, [sp, #0x14]
700b0ade: 4288         	cmp	r0, r1
700b0ae0: d104         	bne	0x700b0aec <_tx_mutex_cleanup+0x5c> @ imm = #0x8
700b0ae2: e7ff         	b	0x700b0ae4 <_tx_mutex_cleanup+0x54> @ imm = #-0x2
700b0ae4: 9801         	ldr	r0, [sp, #0x4]
700b0ae6: 9903         	ldr	r1, [sp, #0xc]
700b0ae8: 6188         	str	r0, [r1, #0x18]
700b0aea: e7ff         	b	0x700b0aec <_tx_mutex_cleanup+0x5c> @ imm = #-0x2
700b0aec: e7ff         	b	0x700b0aee <_tx_mutex_cleanup+0x5e> @ imm = #-0x2
700b0aee: 9805         	ldr	r0, [sp, #0x14]
700b0af0: 6b40         	ldr	r0, [r0, #0x34]
700b0af2: 280d         	cmp	r0, #0xd
700b0af4: d108         	bne	0x700b0b08 <_tx_mutex_cleanup+0x78> @ imm = #0x10
700b0af6: e7ff         	b	0x700b0af8 <_tx_mutex_cleanup+0x68> @ imm = #-0x2
700b0af8: 9905         	ldr	r1, [sp, #0x14]
700b0afa: 201d         	movs	r0, #0x1d
700b0afc: f8c1 0088    	str.w	r0, [r1, #0x88]
700b0b00: 9805         	ldr	r0, [sp, #0x14]
700b0b02: f7f6 fe05    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #-0x93f6
700b0b06: e7ff         	b	0x700b0b08 <_tx_mutex_cleanup+0x78> @ imm = #-0x2
700b0b08: b006         	add	sp, #0x18
700b0b0a: bd80         	pop	{r7, pc}
700b0b0c: 0000         	movs	r0, r0
700b0b0e: 0000         	movs	r0, r0

700b0b10 <_tx_semaphore_cleanup>:
700b0b10: b580         	push	{r7, lr}
700b0b12: b086         	sub	sp, #0x18
700b0b14: 9005         	str	r0, [sp, #0x14]
700b0b16: 9104         	str	r1, [sp, #0x10]
700b0b18: 9805         	ldr	r0, [sp, #0x14]
700b0b1a: 6f00         	ldr	r0, [r0, #0x70]
700b0b1c: 9003         	str	r0, [sp, #0xc]
700b0b1e: 9905         	ldr	r1, [sp, #0x14]
700b0b20: 2000         	movs	r0, #0x0
700b0b22: 66c8         	str	r0, [r1, #0x6c]
700b0b24: 9903         	ldr	r1, [sp, #0xc]
700b0b26: 6908         	ldr	r0, [r1, #0x10]
700b0b28: 3801         	subs	r0, #0x1
700b0b2a: 6108         	str	r0, [r1, #0x10]
700b0b2c: 9803         	ldr	r0, [sp, #0xc]
700b0b2e: 6900         	ldr	r0, [r0, #0x10]
700b0b30: 9002         	str	r0, [sp, #0x8]
700b0b32: 9802         	ldr	r0, [sp, #0x8]
700b0b34: b920         	cbnz	r0, 0x700b0b40 <_tx_semaphore_cleanup+0x30> @ imm = #0x8
700b0b36: e7ff         	b	0x700b0b38 <_tx_semaphore_cleanup+0x28> @ imm = #-0x2
700b0b38: 9903         	ldr	r1, [sp, #0xc]
700b0b3a: 2000         	movs	r0, #0x0
700b0b3c: 60c8         	str	r0, [r1, #0xc]
700b0b3e: e016         	b	0x700b0b6e <_tx_semaphore_cleanup+0x5e> @ imm = #0x2c
700b0b40: 9805         	ldr	r0, [sp, #0x14]
700b0b42: 6f40         	ldr	r0, [r0, #0x74]
700b0b44: 9001         	str	r0, [sp, #0x4]
700b0b46: 9805         	ldr	r0, [sp, #0x14]
700b0b48: 6f80         	ldr	r0, [r0, #0x78]
700b0b4a: 9000         	str	r0, [sp]
700b0b4c: 9800         	ldr	r0, [sp]
700b0b4e: 9901         	ldr	r1, [sp, #0x4]
700b0b50: 6788         	str	r0, [r1, #0x78]
700b0b52: 9801         	ldr	r0, [sp, #0x4]
700b0b54: 9900         	ldr	r1, [sp]
700b0b56: 6748         	str	r0, [r1, #0x74]
700b0b58: 9803         	ldr	r0, [sp, #0xc]
700b0b5a: 68c0         	ldr	r0, [r0, #0xc]
700b0b5c: 9905         	ldr	r1, [sp, #0x14]
700b0b5e: 4288         	cmp	r0, r1
700b0b60: d104         	bne	0x700b0b6c <_tx_semaphore_cleanup+0x5c> @ imm = #0x8
700b0b62: e7ff         	b	0x700b0b64 <_tx_semaphore_cleanup+0x54> @ imm = #-0x2
700b0b64: 9801         	ldr	r0, [sp, #0x4]
700b0b66: 9903         	ldr	r1, [sp, #0xc]
700b0b68: 60c8         	str	r0, [r1, #0xc]
700b0b6a: e7ff         	b	0x700b0b6c <_tx_semaphore_cleanup+0x5c> @ imm = #-0x2
700b0b6c: e7ff         	b	0x700b0b6e <_tx_semaphore_cleanup+0x5e> @ imm = #-0x2
700b0b6e: 9805         	ldr	r0, [sp, #0x14]
700b0b70: 6b40         	ldr	r0, [r0, #0x34]
700b0b72: 2806         	cmp	r0, #0x6
700b0b74: d108         	bne	0x700b0b88 <_tx_semaphore_cleanup+0x78> @ imm = #0x10
700b0b76: e7ff         	b	0x700b0b78 <_tx_semaphore_cleanup+0x68> @ imm = #-0x2
700b0b78: 9905         	ldr	r1, [sp, #0x14]
700b0b7a: 200d         	movs	r0, #0xd
700b0b7c: f8c1 0088    	str.w	r0, [r1, #0x88]
700b0b80: 9805         	ldr	r0, [sp, #0x14]
700b0b82: f7f6 fdc5    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #-0x9476
700b0b86: e7ff         	b	0x700b0b88 <_tx_semaphore_cleanup+0x78> @ imm = #-0x2
700b0b88: b006         	add	sp, #0x18
700b0b8a: bd80         	pop	{r7, pc}
700b0b8c: 0000         	movs	r0, r0
700b0b8e: 0000         	movs	r0, r0

700b0b90 <UART_Params_init>:
700b0b90: b082         	sub	sp, #0x8
700b0b92: 9001         	str	r0, [sp, #0x4]
700b0b94: 9801         	ldr	r0, [sp, #0x4]
700b0b96: b3b0         	cbz	r0, 0x700b0c06 <UART_Params_init+0x76> @ imm = #0x6c
700b0b98: e7ff         	b	0x700b0b9a <UART_Params_init+0xa> @ imm = #-0x2
700b0b9a: 9901         	ldr	r1, [sp, #0x4]
700b0b9c: f44f 30e1    	mov.w	r0, #0x1c200
700b0ba0: 6008         	str	r0, [r1]
700b0ba2: 9901         	ldr	r1, [sp, #0x4]
700b0ba4: 2003         	movs	r0, #0x3
700b0ba6: 6048         	str	r0, [r1, #0x4]
700b0ba8: 9901         	ldr	r1, [sp, #0x4]
700b0baa: 2000         	movs	r0, #0x0
700b0bac: 9000         	str	r0, [sp]
700b0bae: 6088         	str	r0, [r1, #0x8]
700b0bb0: 9901         	ldr	r1, [sp, #0x4]
700b0bb2: 60c8         	str	r0, [r1, #0xc]
700b0bb4: 9901         	ldr	r1, [sp, #0x4]
700b0bb6: 6108         	str	r0, [r1, #0x10]
700b0bb8: 9901         	ldr	r1, [sp, #0x4]
700b0bba: 6148         	str	r0, [r1, #0x14]
700b0bbc: 9901         	ldr	r1, [sp, #0x4]
700b0bbe: 6188         	str	r0, [r1, #0x18]
700b0bc0: 9901         	ldr	r1, [sp, #0x4]
700b0bc2: 61c8         	str	r0, [r1, #0x1c]
700b0bc4: 9901         	ldr	r1, [sp, #0x4]
700b0bc6: 6208         	str	r0, [r1, #0x20]
700b0bc8: 9901         	ldr	r1, [sp, #0x4]
700b0bca: 6248         	str	r0, [r1, #0x24]
700b0bcc: 9a01         	ldr	r2, [sp, #0x4]
700b0bce: 2110         	movs	r1, #0x10
700b0bd0: 6291         	str	r1, [r2, #0x28]
700b0bd2: 9a01         	ldr	r2, [sp, #0x4]
700b0bd4: f64f 71ff    	movw	r1, #0xffff
700b0bd8: 6311         	str	r1, [r2, #0x30]
700b0bda: 9a01         	ldr	r2, [sp, #0x4]
700b0bdc: 2101         	movs	r1, #0x1
700b0bde: 62d1         	str	r1, [r2, #0x2c]
700b0be0: 9a01         	ldr	r2, [sp, #0x4]
700b0be2: 2104         	movs	r1, #0x4
700b0be4: f882 1034    	strb.w	r1, [r2, #0x34]
700b0be8: 9901         	ldr	r1, [sp, #0x4]
700b0bea: 6388         	str	r0, [r1, #0x38]
700b0bec: 9a01         	ldr	r2, [sp, #0x4]
700b0bee: f04f 31ff    	mov.w	r1, #0xffffffff
700b0bf2: 63d1         	str	r1, [r2, #0x3c]
700b0bf4: 9901         	ldr	r1, [sp, #0x4]
700b0bf6: 6408         	str	r0, [r1, #0x40]
700b0bf8: 9901         	ldr	r1, [sp, #0x4]
700b0bfa: 2008         	movs	r0, #0x8
700b0bfc: 6448         	str	r0, [r1, #0x44]
700b0bfe: 9901         	ldr	r1, [sp, #0x4]
700b0c00: 2020         	movs	r0, #0x20
700b0c02: 6488         	str	r0, [r1, #0x48]
700b0c04: e7ff         	b	0x700b0c06 <UART_Params_init+0x76> @ imm = #-0x2
700b0c06: b002         	add	sp, #0x8
700b0c08: 4770         	bx	lr
700b0c0a: 0000         	movs	r0, r0

700b0c0c <snprintf>:
700b0c0c: e24dd004     	sub	sp, sp, #4
700b0c10: e92d4070     	push	{r4, r5, r6, lr}
700b0c14: e24dd01c     	sub	sp, sp, #28
700b0c18: e3a06000     	mov	r6, #0
700b0c1c: e1a04001     	mov	r4, r1
700b0c20: e2511001     	subs	r1, r1, #1
700b0c24: e58d302c     	str	r3, [sp, #0x2c]
700b0c28: e59f3050     	ldr	r3, [pc, #0x50]         @ 0x700b0c80 <snprintf+0x74>
700b0c2c: 31a01006     	movlo	r1, r6
700b0c30: e59f5044     	ldr	r5, [pc, #0x44]         @ 0x700b0c7c <snprintf+0x70>
700b0c34: e58d2014     	str	r2, [sp, #0x14]
700b0c38: e28d2008     	add	r2, sp, #8
700b0c3c: e58d0008     	str	r0, [sp, #0x8]
700b0c40: e28d0014     	add	r0, sp, #20
700b0c44: e58d100c     	str	r1, [sp, #0xc]
700b0c48: e28d102c     	add	r1, sp, #44
700b0c4c: e58d6010     	str	r6, [sp, #0x10]
700b0c50: e58d5000     	str	r5, [sp]
700b0c54: e58d1018     	str	r1, [sp, #0x18]
700b0c58: ebffb7a8     	bl	0x7009eb00 <__TI_printfi_nofloat> @ imm = #-0x12160
700b0c5c: e3540000     	cmp	r4, #0
700b0c60: 0a000001     	beq	0x700b0c6c <snprintf+0x60> @ imm = #0x4
700b0c64: e59d1008     	ldr	r1, [sp, #0x8]
700b0c68: e5c16000     	strb	r6, [r1]
700b0c6c: e28dd01c     	add	sp, sp, #28
700b0c70: e8bd4070     	pop	{r4, r5, r6, lr}
700b0c74: e28dd004     	add	sp, sp, #4
700b0c78: e12fff1e     	bx	lr
700b0c7c: a8 28 0b 70  	.word	0x700b28a8
700b0c80: ac 44 0b 70  	.word	0x700b44ac
700b0c84: 00 00 00 00  	.word	0x00000000
700b0c88: 00 00 00 00  	.word	0x00000000
700b0c8c: 00 00 00 00  	.word	0x00000000

700b0c90 <CSL_bcdmaChanOpClearError>:
700b0c90: b580         	push	{r7, lr}
700b0c92: b086         	sub	sp, #0x18
700b0c94: 9005         	str	r0, [sp, #0x14]
700b0c96: 9104         	str	r1, [sp, #0x10]
700b0c98: 9203         	str	r2, [sp, #0xc]
700b0c9a: 2000         	movs	r0, #0x0
700b0c9c: 9002         	str	r0, [sp, #0x8]
700b0c9e: 9804         	ldr	r0, [sp, #0x10]
700b0ca0: 9001         	str	r0, [sp, #0x4]
700b0ca2: b140         	cbz	r0, 0x700b0cb6 <CSL_bcdmaChanOpClearError+0x26> @ imm = #0x10
700b0ca4: e7ff         	b	0x700b0ca6 <CSL_bcdmaChanOpClearError+0x16> @ imm = #-0x2
700b0ca6: 9801         	ldr	r0, [sp, #0x4]
700b0ca8: 2801         	cmp	r0, #0x1
700b0caa: d00f         	beq	0x700b0ccc <CSL_bcdmaChanOpClearError+0x3c> @ imm = #0x1e
700b0cac: e7ff         	b	0x700b0cae <CSL_bcdmaChanOpClearError+0x1e> @ imm = #-0x2
700b0cae: 9801         	ldr	r0, [sp, #0x4]
700b0cb0: 2802         	cmp	r0, #0x2
700b0cb2: d016         	beq	0x700b0ce2 <CSL_bcdmaChanOpClearError+0x52> @ imm = #0x2c
700b0cb4: e020         	b	0x700b0cf8 <CSL_bcdmaChanOpClearError+0x68> @ imm = #0x40
700b0cb6: 9805         	ldr	r0, [sp, #0x14]
700b0cb8: 6880         	ldr	r0, [r0, #0x8]
700b0cba: 9903         	ldr	r1, [sp, #0xc]
700b0cbc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b0cc0: 2101         	movs	r1, #0x1
700b0cc2: 2300         	movs	r3, #0x0
700b0cc4: 461a         	mov	r2, r3
700b0cc6: f003 f863    	bl	0x700b3d90 <CSL_REG32_FINS_RAW> @ imm = #0x30c6
700b0cca: e019         	b	0x700b0d00 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x32
700b0ccc: 9805         	ldr	r0, [sp, #0x14]
700b0cce: 6900         	ldr	r0, [r0, #0x10]
700b0cd0: 9903         	ldr	r1, [sp, #0xc]
700b0cd2: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b0cd6: 2101         	movs	r1, #0x1
700b0cd8: 2300         	movs	r3, #0x0
700b0cda: 461a         	mov	r2, r3
700b0cdc: f003 f858    	bl	0x700b3d90 <CSL_REG32_FINS_RAW> @ imm = #0x30b0
700b0ce0: e00e         	b	0x700b0d00 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x1c
700b0ce2: 9805         	ldr	r0, [sp, #0x14]
700b0ce4: 6980         	ldr	r0, [r0, #0x18]
700b0ce6: 9903         	ldr	r1, [sp, #0xc]
700b0ce8: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b0cec: 2101         	movs	r1, #0x1
700b0cee: 2300         	movs	r3, #0x0
700b0cf0: 461a         	mov	r2, r3
700b0cf2: f003 f84d    	bl	0x700b3d90 <CSL_REG32_FINS_RAW> @ imm = #0x309a
700b0cf6: e003         	b	0x700b0d00 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x6
700b0cf8: f06f 0001    	mvn	r0, #0x1
700b0cfc: 9002         	str	r0, [sp, #0x8]
700b0cfe: e7ff         	b	0x700b0d00 <CSL_bcdmaChanOpClearError+0x70> @ imm = #-0x2
700b0d00: 9802         	ldr	r0, [sp, #0x8]
700b0d02: b006         	add	sp, #0x18
700b0d04: bd80         	pop	{r7, pc}
		...
700b0d0e: 0000         	movs	r0, r0

700b0d10 <CSL_bcdmaDoChanOp>:
700b0d10: b580         	push	{r7, lr}
700b0d12: b088         	sub	sp, #0x20
700b0d14: 9007         	str	r0, [sp, #0x1c]
700b0d16: 9106         	str	r1, [sp, #0x18]
700b0d18: 9205         	str	r2, [sp, #0x14]
700b0d1a: 9304         	str	r3, [sp, #0x10]
700b0d1c: f04f 30ff    	mov.w	r0, #0xffffffff
700b0d20: 9003         	str	r0, [sp, #0xc]
700b0d22: 9807         	ldr	r0, [sp, #0x1c]
700b0d24: b920         	cbnz	r0, 0x700b0d30 <CSL_bcdmaDoChanOp+0x20> @ imm = #0x8
700b0d26: e7ff         	b	0x700b0d28 <CSL_bcdmaDoChanOp+0x18> @ imm = #-0x2
700b0d28: f06f 0001    	mvn	r0, #0x1
700b0d2c: 9003         	str	r0, [sp, #0xc]
700b0d2e: e027         	b	0x700b0d80 <CSL_bcdmaDoChanOp+0x70> @ imm = #0x4e
700b0d30: 9807         	ldr	r0, [sp, #0x1c]
700b0d32: 6a40         	ldr	r0, [r0, #0x24]
700b0d34: b140         	cbz	r0, 0x700b0d48 <CSL_bcdmaDoChanOp+0x38> @ imm = #0x10
700b0d36: e7ff         	b	0x700b0d38 <CSL_bcdmaDoChanOp+0x28> @ imm = #-0x2
700b0d38: 9807         	ldr	r0, [sp, #0x1c]
700b0d3a: 6ac0         	ldr	r0, [r0, #0x2c]
700b0d3c: b120         	cbz	r0, 0x700b0d48 <CSL_bcdmaDoChanOp+0x38> @ imm = #0x8
700b0d3e: e7ff         	b	0x700b0d40 <CSL_bcdmaDoChanOp+0x30> @ imm = #-0x2
700b0d40: 9807         	ldr	r0, [sp, #0x1c]
700b0d42: 6a80         	ldr	r0, [r0, #0x28]
700b0d44: b920         	cbnz	r0, 0x700b0d50 <CSL_bcdmaDoChanOp+0x40> @ imm = #0x8
700b0d46: e7ff         	b	0x700b0d48 <CSL_bcdmaDoChanOp+0x38> @ imm = #-0x2
700b0d48: 9807         	ldr	r0, [sp, #0x1c]
700b0d4a: f7ff f9d1    	bl	0x700b00f0 <CSL_bcdmaGetCfg> @ imm = #-0xc5e
700b0d4e: e7ff         	b	0x700b0d50 <CSL_bcdmaDoChanOp+0x40> @ imm = #-0x2
700b0d50: 9807         	ldr	r0, [sp, #0x1c]
700b0d52: 9905         	ldr	r1, [sp, #0x14]
700b0d54: aa01         	add	r2, sp, #0x4
700b0d56: f7ff fd9b    	bl	0x700b0890 <CSL_bcdmaMapChanIdx> @ imm = #-0x4ca
700b0d5a: 9002         	str	r0, [sp, #0x8]
700b0d5c: 9802         	ldr	r0, [sp, #0x8]
700b0d5e: 3001         	adds	r0, #0x1
700b0d60: b168         	cbz	r0, 0x700b0d7e <CSL_bcdmaDoChanOp+0x6e> @ imm = #0x1a
700b0d62: e7ff         	b	0x700b0d64 <CSL_bcdmaDoChanOp+0x54> @ imm = #-0x2
700b0d64: 9807         	ldr	r0, [sp, #0x1c]
700b0d66: 9906         	ldr	r1, [sp, #0x18]
700b0d68: 9a01         	ldr	r2, [sp, #0x4]
700b0d6a: 9b02         	ldr	r3, [sp, #0x8]
700b0d6c: f8dd c010    	ldr.w	r12, [sp, #0x10]
700b0d70: 46ee         	mov	lr, sp
700b0d72: f8ce c000    	str.w	r12, [lr]
700b0d76: f7f6 ffd3    	bl	0x700a7d20 <CSL_bcdmaChanOp> @ imm = #-0x905a
700b0d7a: 9003         	str	r0, [sp, #0xc]
700b0d7c: e7ff         	b	0x700b0d7e <CSL_bcdmaDoChanOp+0x6e> @ imm = #-0x2
700b0d7e: e7ff         	b	0x700b0d80 <CSL_bcdmaDoChanOp+0x70> @ imm = #-0x2
700b0d80: 9803         	ldr	r0, [sp, #0xc]
700b0d82: b008         	add	sp, #0x20
700b0d84: bd80         	pop	{r7, pc}
		...
700b0d8e: 0000         	movs	r0, r0

700b0d90 <Udma_chGetCqRingHandle>:
700b0d90: b085         	sub	sp, #0x14
700b0d92: 9004         	str	r0, [sp, #0x10]
700b0d94: 2000         	movs	r0, #0x0
700b0d96: 9003         	str	r0, [sp, #0xc]
700b0d98: 9002         	str	r0, [sp, #0x8]
700b0d9a: 9804         	ldr	r0, [sp, #0x10]
700b0d9c: 9000         	str	r0, [sp]
700b0d9e: 9800         	ldr	r0, [sp]
700b0da0: b150         	cbz	r0, 0x700b0db8 <Udma_chGetCqRingHandle+0x28> @ imm = #0x14
700b0da2: e7ff         	b	0x700b0da4 <Udma_chGetCqRingHandle+0x14> @ imm = #-0x2
700b0da4: 9800         	ldr	r0, [sp]
700b0da6: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b0daa: f64a 31cd    	movw	r1, #0xabcd
700b0dae: f6ca 31dc    	movt	r1, #0xabdc
700b0db2: 4288         	cmp	r0, r1
700b0db4: d004         	beq	0x700b0dc0 <Udma_chGetCqRingHandle+0x30> @ imm = #0x8
700b0db6: e7ff         	b	0x700b0db8 <Udma_chGetCqRingHandle+0x28> @ imm = #-0x2
700b0db8: f06f 0001    	mvn	r0, #0x1
700b0dbc: 9003         	str	r0, [sp, #0xc]
700b0dbe: e7ff         	b	0x700b0dc0 <Udma_chGetCqRingHandle+0x30> @ imm = #-0x2
700b0dc0: 9803         	ldr	r0, [sp, #0xc]
700b0dc2: b9a8         	cbnz	r0, 0x700b0df0 <Udma_chGetCqRingHandle+0x60> @ imm = #0x2a
700b0dc4: e7ff         	b	0x700b0dc6 <Udma_chGetCqRingHandle+0x36> @ imm = #-0x2
700b0dc6: 9800         	ldr	r0, [sp]
700b0dc8: 6e80         	ldr	r0, [r0, #0x68]
700b0dca: 9001         	str	r0, [sp, #0x4]
700b0dcc: 9801         	ldr	r0, [sp, #0x4]
700b0dce: b150         	cbz	r0, 0x700b0de6 <Udma_chGetCqRingHandle+0x56> @ imm = #0x14
700b0dd0: e7ff         	b	0x700b0dd2 <Udma_chGetCqRingHandle+0x42> @ imm = #-0x2
700b0dd2: 9801         	ldr	r0, [sp, #0x4]
700b0dd4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b0dd8: f64a 31cd    	movw	r1, #0xabcd
700b0ddc: f6ca 31dc    	movt	r1, #0xabdc
700b0de0: 4288         	cmp	r0, r1
700b0de2: d004         	beq	0x700b0dee <Udma_chGetCqRingHandle+0x5e> @ imm = #0x8
700b0de4: e7ff         	b	0x700b0de6 <Udma_chGetCqRingHandle+0x56> @ imm = #-0x2
700b0de6: f04f 30ff    	mov.w	r0, #0xffffffff
700b0dea: 9003         	str	r0, [sp, #0xc]
700b0dec: e7ff         	b	0x700b0dee <Udma_chGetCqRingHandle+0x5e> @ imm = #-0x2
700b0dee: e7ff         	b	0x700b0df0 <Udma_chGetCqRingHandle+0x60> @ imm = #-0x2
700b0df0: 9803         	ldr	r0, [sp, #0xc]
700b0df2: b928         	cbnz	r0, 0x700b0e00 <Udma_chGetCqRingHandle+0x70> @ imm = #0xa
700b0df4: e7ff         	b	0x700b0df6 <Udma_chGetCqRingHandle+0x66> @ imm = #-0x2
700b0df6: 9800         	ldr	r0, [sp]
700b0df8: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700b0dfc: 9002         	str	r0, [sp, #0x8]
700b0dfe: e7ff         	b	0x700b0e00 <Udma_chGetCqRingHandle+0x70> @ imm = #-0x2
700b0e00: 9802         	ldr	r0, [sp, #0x8]
700b0e02: b005         	add	sp, #0x14
700b0e04: 4770         	bx	lr
		...
700b0e0e: 0000         	movs	r0, r0

700b0e10 <Udma_chGetFqRingHandle>:
700b0e10: b085         	sub	sp, #0x14
700b0e12: 9004         	str	r0, [sp, #0x10]
700b0e14: 2000         	movs	r0, #0x0
700b0e16: 9003         	str	r0, [sp, #0xc]
700b0e18: 9002         	str	r0, [sp, #0x8]
700b0e1a: 9804         	ldr	r0, [sp, #0x10]
700b0e1c: 9000         	str	r0, [sp]
700b0e1e: 9800         	ldr	r0, [sp]
700b0e20: b150         	cbz	r0, 0x700b0e38 <Udma_chGetFqRingHandle+0x28> @ imm = #0x14
700b0e22: e7ff         	b	0x700b0e24 <Udma_chGetFqRingHandle+0x14> @ imm = #-0x2
700b0e24: 9800         	ldr	r0, [sp]
700b0e26: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b0e2a: f64a 31cd    	movw	r1, #0xabcd
700b0e2e: f6ca 31dc    	movt	r1, #0xabdc
700b0e32: 4288         	cmp	r0, r1
700b0e34: d004         	beq	0x700b0e40 <Udma_chGetFqRingHandle+0x30> @ imm = #0x8
700b0e36: e7ff         	b	0x700b0e38 <Udma_chGetFqRingHandle+0x28> @ imm = #-0x2
700b0e38: f06f 0001    	mvn	r0, #0x1
700b0e3c: 9003         	str	r0, [sp, #0xc]
700b0e3e: e7ff         	b	0x700b0e40 <Udma_chGetFqRingHandle+0x30> @ imm = #-0x2
700b0e40: 9803         	ldr	r0, [sp, #0xc]
700b0e42: b9a8         	cbnz	r0, 0x700b0e70 <Udma_chGetFqRingHandle+0x60> @ imm = #0x2a
700b0e44: e7ff         	b	0x700b0e46 <Udma_chGetFqRingHandle+0x36> @ imm = #-0x2
700b0e46: 9800         	ldr	r0, [sp]
700b0e48: 6e80         	ldr	r0, [r0, #0x68]
700b0e4a: 9001         	str	r0, [sp, #0x4]
700b0e4c: 9801         	ldr	r0, [sp, #0x4]
700b0e4e: b150         	cbz	r0, 0x700b0e66 <Udma_chGetFqRingHandle+0x56> @ imm = #0x14
700b0e50: e7ff         	b	0x700b0e52 <Udma_chGetFqRingHandle+0x42> @ imm = #-0x2
700b0e52: 9801         	ldr	r0, [sp, #0x4]
700b0e54: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b0e58: f64a 31cd    	movw	r1, #0xabcd
700b0e5c: f6ca 31dc    	movt	r1, #0xabdc
700b0e60: 4288         	cmp	r0, r1
700b0e62: d004         	beq	0x700b0e6e <Udma_chGetFqRingHandle+0x5e> @ imm = #0x8
700b0e64: e7ff         	b	0x700b0e66 <Udma_chGetFqRingHandle+0x56> @ imm = #-0x2
700b0e66: f04f 30ff    	mov.w	r0, #0xffffffff
700b0e6a: 9003         	str	r0, [sp, #0xc]
700b0e6c: e7ff         	b	0x700b0e6e <Udma_chGetFqRingHandle+0x5e> @ imm = #-0x2
700b0e6e: e7ff         	b	0x700b0e70 <Udma_chGetFqRingHandle+0x60> @ imm = #-0x2
700b0e70: 9803         	ldr	r0, [sp, #0xc]
700b0e72: b928         	cbnz	r0, 0x700b0e80 <Udma_chGetFqRingHandle+0x70> @ imm = #0xa
700b0e74: e7ff         	b	0x700b0e76 <Udma_chGetFqRingHandle+0x66> @ imm = #-0x2
700b0e76: 9800         	ldr	r0, [sp]
700b0e78: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700b0e7c: 9002         	str	r0, [sp, #0x8]
700b0e7e: e7ff         	b	0x700b0e80 <Udma_chGetFqRingHandle+0x70> @ imm = #-0x2
700b0e80: 9802         	ldr	r0, [sp, #0x8]
700b0e82: b005         	add	sp, #0x14
700b0e84: 4770         	bx	lr
		...
700b0e8e: 0000         	movs	r0, r0

700b0e90 <rtos_main_threadx>:
; {
700b0e90: b510         	push	{r4, lr}
700b0e92: b08e         	sub	sp, #0x38
;    System_init();
700b0e94: f003 fa4c    	bl	0x700b4330 <System_init> @ imm = #0x3498
;    Board_init();
700b0e98: f004 fa92    	bl	0x700b53c0 <Board_init> @ imm = #0x4524
;    Drivers_open();
700b0e9c: f001 ff98    	bl	0x700b2dd0 <Drivers_open> @ imm = #0x1f30
;    Board_driversOpen();
700b0ea0: f004 fa56    	bl	0x700b5350 <Board_driversOpen> @ imm = #0x44ac
;    test_interrupt_handler = tm_isr_message_handler;
700b0ea4: f24b 6011    	movw	r0, #0xb611
700b0ea8: f248 1168    	movw	r1, #0x8168
700b0eac: f2c7 000a    	movt	r0, #0x700a
700b0eb0: ac09         	add	r4, sp, #0x24
700b0eb2: f2c7 010b    	movt	r1, #0x700b
700b0eb6: 6008         	str	r0, [r1]
;    HwiP_Params_init(&hwiParams);
700b0eb8: 4620         	mov	r0, r4
700b0eba: f004 fb49    	bl	0x700b5550 <HwiP_Params_init> @ imm = #0x4692
;    hwiParams.callback = tm_interrupt_handler; /* Interrupt handler, change for
700b0ebe: f245 01f1    	movw	r1, #0x50f1
700b0ec2: 200a         	movs	r0, #0xa
700b0ec4: f2c7 010b    	movt	r1, #0x700b
;    hwiParams.intNum = SOFTWARE_INTERRUPT_ID;  /* Chosen interrupt ID */
700b0ec8: 9009         	str	r0, [sp, #0x24]
700b0eca: 2001         	movs	r0, #0x1
;    hwiParams.priority = 1;                    /* Set a valid priority */
700b0ecc: f8ad 0032    	strh.w	r0, [sp, #0x32]
700b0ed0: a801         	add	r0, sp, #0x4
;    hwiParams.callback = tm_interrupt_handler; /* Interrupt handler, change for
700b0ed2: 910a         	str	r1, [sp, #0x28]
;    if (HwiP_construct(&hwiObj, &hwiParams) != SystemP_SUCCESS)
700b0ed4: 4621         	mov	r1, r4
700b0ed6: f004 fb53    	bl	0x700b5580 <HwiP_construct> @ imm = #0x46a6
700b0eda: b150         	cbz	r0, 0x700b0ef2 <rtos_main_threadx+0x62> @ imm = #0x14
;       printf("Failed to register interrupt\r\n");
700b0edc: f247 5172    	movw	r1, #0x7572
700b0ee0: 2001         	movs	r0, #0x1
700b0ee2: f2c7 010b    	movt	r1, #0x700b
700b0ee6: f7fe fe2b    	bl	0x700afb40 <_DebugP_logZone> @ imm = #-0x13aa
700b0eea: bf00         	nop
700b0eec: bf00         	nop
700b0eee: bf00         	nop
;       while (1)
700b0ef0: e7fe         	b	0x700b0ef0 <rtos_main_threadx+0x60> @ imm = #-0x4
;    HwiP_enableInt(SOFTWARE_INTERRUPT_ID); /* Enable this interrupt */
700b0ef2: 200a         	movs	r0, #0xa
700b0ef4: f004 fa84    	bl	0x700b5400 <HwiP_enableInt> @ imm = #0x4508
;    HwiP_enable();                         /* Enable global interrupts */
700b0ef8: f004 ef4c    	blx	0x700b5d94 <HwiP_enable> @ imm = #0x4e98
;    tx_kernel_enter();
700b0efc: f001 fb58    	bl	0x700b25b0 <_tx_initialize_kernel_enter> @ imm = #0x16b0
;    return 0;
700b0f00: 2000         	movs	r0, #0x0
700b0f02: b00e         	add	sp, #0x38
700b0f04: bd10         	pop	{r4, pc}
		...
700b0f0e: 0000         	movs	r0, r0

700b0f10 <ClockP_usleep>:
700b0f10: b580         	push	{r7, lr}
700b0f12: b088         	sub	sp, #0x20
700b0f14: 9007         	str	r0, [sp, #0x1c]
700b0f16: f7ff fcfb    	bl	0x700b0910 <ClockP_getTimeUsec> @ imm = #-0x60a
700b0f1a: 9105         	str	r1, [sp, #0x14]
700b0f1c: 9004         	str	r0, [sp, #0x10]
700b0f1e: 9904         	ldr	r1, [sp, #0x10]
700b0f20: 9805         	ldr	r0, [sp, #0x14]
700b0f22: 9a07         	ldr	r2, [sp, #0x1c]
700b0f24: 1889         	adds	r1, r1, r2
700b0f26: f140 0000    	adc	r0, r0, #0x0
700b0f2a: 9102         	str	r1, [sp, #0x8]
700b0f2c: 9003         	str	r0, [sp, #0xc]
700b0f2e: 9807         	ldr	r0, [sp, #0x1c]
700b0f30: f64a 11b0    	movw	r1, #0xa9b0
700b0f34: f2c7 0108    	movt	r1, #0x7008
700b0f38: 6889         	ldr	r1, [r1, #0x8]
700b0f3a: 4288         	cmp	r0, r1
700b0f3c: d30d         	blo	0x700b0f5a <ClockP_usleep+0x4a> @ imm = #0x1a
700b0f3e: e7ff         	b	0x700b0f40 <ClockP_usleep+0x30> @ imm = #-0x2
700b0f40: 9807         	ldr	r0, [sp, #0x1c]
700b0f42: f64a 11b0    	movw	r1, #0xa9b0
700b0f46: f2c7 0108    	movt	r1, #0x7008
700b0f4a: 6889         	ldr	r1, [r1, #0x8]
700b0f4c: fbb0 f0f1    	udiv	r0, r0, r1
700b0f50: 9001         	str	r0, [sp, #0x4]
700b0f52: 9801         	ldr	r0, [sp, #0x4]
700b0f54: f004 f934    	bl	0x700b51c0 <ClockP_sleepTicks> @ imm = #0x4268
700b0f58: e012         	b	0x700b0f80 <ClockP_usleep+0x70> @ imm = #0x24
700b0f5a: f7ff fcd9    	bl	0x700b0910 <ClockP_getTimeUsec> @ imm = #-0x64e
700b0f5e: 9105         	str	r1, [sp, #0x14]
700b0f60: 9004         	str	r0, [sp, #0x10]
700b0f62: e7ff         	b	0x700b0f64 <ClockP_usleep+0x54> @ imm = #-0x2
700b0f64: 9a04         	ldr	r2, [sp, #0x10]
700b0f66: 9805         	ldr	r0, [sp, #0x14]
700b0f68: 9b02         	ldr	r3, [sp, #0x8]
700b0f6a: 9903         	ldr	r1, [sp, #0xc]
700b0f6c: 1ad2         	subs	r2, r2, r3
700b0f6e: 4188         	sbcs	r0, r1
700b0f70: d205         	bhs	0x700b0f7e <ClockP_usleep+0x6e> @ imm = #0xa
700b0f72: e7ff         	b	0x700b0f74 <ClockP_usleep+0x64> @ imm = #-0x2
700b0f74: f7ff fccc    	bl	0x700b0910 <ClockP_getTimeUsec> @ imm = #-0x668
700b0f78: 9105         	str	r1, [sp, #0x14]
700b0f7a: 9004         	str	r0, [sp, #0x10]
700b0f7c: e7f2         	b	0x700b0f64 <ClockP_usleep+0x54> @ imm = #-0x1c
700b0f7e: e7ff         	b	0x700b0f80 <ClockP_usleep+0x70> @ imm = #-0x2
700b0f80: b008         	add	sp, #0x20
700b0f82: bd80         	pop	{r7, pc}
		...

700b0f90 <Udma_chEnable>:
700b0f90: b580         	push	{r7, lr}
700b0f92: b084         	sub	sp, #0x10
700b0f94: 9003         	str	r0, [sp, #0xc]
700b0f96: 2000         	movs	r0, #0x0
700b0f98: 9002         	str	r0, [sp, #0x8]
700b0f9a: 9803         	ldr	r0, [sp, #0xc]
700b0f9c: 9000         	str	r0, [sp]
700b0f9e: 9800         	ldr	r0, [sp]
700b0fa0: b150         	cbz	r0, 0x700b0fb8 <Udma_chEnable+0x28> @ imm = #0x14
700b0fa2: e7ff         	b	0x700b0fa4 <Udma_chEnable+0x14> @ imm = #-0x2
700b0fa4: 9800         	ldr	r0, [sp]
700b0fa6: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b0faa: f64a 31cd    	movw	r1, #0xabcd
700b0fae: f6ca 31dc    	movt	r1, #0xabdc
700b0fb2: 4288         	cmp	r0, r1
700b0fb4: d004         	beq	0x700b0fc0 <Udma_chEnable+0x30> @ imm = #0x8
700b0fb6: e7ff         	b	0x700b0fb8 <Udma_chEnable+0x28> @ imm = #-0x2
700b0fb8: f06f 0001    	mvn	r0, #0x1
700b0fbc: 9002         	str	r0, [sp, #0x8]
700b0fbe: e7ff         	b	0x700b0fc0 <Udma_chEnable+0x30> @ imm = #-0x2
700b0fc0: 9802         	ldr	r0, [sp, #0x8]
700b0fc2: b9a8         	cbnz	r0, 0x700b0ff0 <Udma_chEnable+0x60> @ imm = #0x2a
700b0fc4: e7ff         	b	0x700b0fc6 <Udma_chEnable+0x36> @ imm = #-0x2
700b0fc6: 9800         	ldr	r0, [sp]
700b0fc8: 6e80         	ldr	r0, [r0, #0x68]
700b0fca: 9001         	str	r0, [sp, #0x4]
700b0fcc: 9801         	ldr	r0, [sp, #0x4]
700b0fce: b150         	cbz	r0, 0x700b0fe6 <Udma_chEnable+0x56> @ imm = #0x14
700b0fd0: e7ff         	b	0x700b0fd2 <Udma_chEnable+0x42> @ imm = #-0x2
700b0fd2: 9801         	ldr	r0, [sp, #0x4]
700b0fd4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b0fd8: f64a 31cd    	movw	r1, #0xabcd
700b0fdc: f6ca 31dc    	movt	r1, #0xabdc
700b0fe0: 4288         	cmp	r0, r1
700b0fe2: d004         	beq	0x700b0fee <Udma_chEnable+0x5e> @ imm = #0x8
700b0fe4: e7ff         	b	0x700b0fe6 <Udma_chEnable+0x56> @ imm = #-0x2
700b0fe6: f04f 30ff    	mov.w	r0, #0xffffffff
700b0fea: 9002         	str	r0, [sp, #0x8]
700b0fec: e7ff         	b	0x700b0fee <Udma_chEnable+0x5e> @ imm = #-0x2
700b0fee: e7ff         	b	0x700b0ff0 <Udma_chEnable+0x60> @ imm = #-0x2
700b0ff0: 9802         	ldr	r0, [sp, #0x8]
700b0ff2: b920         	cbnz	r0, 0x700b0ffe <Udma_chEnable+0x6e> @ imm = #0x8
700b0ff4: e7ff         	b	0x700b0ff6 <Udma_chEnable+0x66> @ imm = #-0x2
700b0ff6: 9800         	ldr	r0, [sp]
700b0ff8: f7f6 fc52    	bl	0x700a78a0 <Udma_chEnableLocal> @ imm = #-0x975c
700b0ffc: e7ff         	b	0x700b0ffe <Udma_chEnable+0x6e> @ imm = #-0x2
700b0ffe: 9802         	ldr	r0, [sp, #0x8]
700b1000: b004         	add	sp, #0x10
700b1002: bd80         	pop	{r7, pc}
		...

700b1010 <CSL_bcdmaChanOpTriggerChan>:
700b1010: b580         	push	{r7, lr}
700b1012: b084         	sub	sp, #0x10
700b1014: 9003         	str	r0, [sp, #0xc]
700b1016: 9102         	str	r1, [sp, #0x8]
700b1018: 9201         	str	r2, [sp, #0x4]
700b101a: 2000         	movs	r0, #0x0
700b101c: 9000         	str	r0, [sp]
700b101e: 9802         	ldr	r0, [sp, #0x8]
700b1020: b950         	cbnz	r0, 0x700b1038 <CSL_bcdmaChanOpTriggerChan+0x28> @ imm = #0x14
700b1022: e7ff         	b	0x700b1024 <CSL_bcdmaChanOpTriggerChan+0x14> @ imm = #-0x2
700b1024: 9803         	ldr	r0, [sp, #0xc]
700b1026: 6880         	ldr	r0, [r0, #0x8]
700b1028: 9901         	ldr	r1, [sp, #0x4]
700b102a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b102e: 3008         	adds	r0, #0x8
700b1030: 2101         	movs	r1, #0x1
700b1032: f004 f87d    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x40fa
700b1036: e021         	b	0x700b107c <CSL_bcdmaChanOpTriggerChan+0x6c> @ imm = #0x42
700b1038: 9802         	ldr	r0, [sp, #0x8]
700b103a: 2801         	cmp	r0, #0x1
700b103c: d10a         	bne	0x700b1054 <CSL_bcdmaChanOpTriggerChan+0x44> @ imm = #0x14
700b103e: e7ff         	b	0x700b1040 <CSL_bcdmaChanOpTriggerChan+0x30> @ imm = #-0x2
700b1040: 9803         	ldr	r0, [sp, #0xc]
700b1042: 6900         	ldr	r0, [r0, #0x10]
700b1044: 9901         	ldr	r1, [sp, #0x4]
700b1046: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b104a: 3008         	adds	r0, #0x8
700b104c: 2101         	movs	r1, #0x1
700b104e: f004 f86f    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x40de
700b1052: e012         	b	0x700b107a <CSL_bcdmaChanOpTriggerChan+0x6a> @ imm = #0x24
700b1054: 9802         	ldr	r0, [sp, #0x8]
700b1056: 2802         	cmp	r0, #0x2
700b1058: d10a         	bne	0x700b1070 <CSL_bcdmaChanOpTriggerChan+0x60> @ imm = #0x14
700b105a: e7ff         	b	0x700b105c <CSL_bcdmaChanOpTriggerChan+0x4c> @ imm = #-0x2
700b105c: 9803         	ldr	r0, [sp, #0xc]
700b105e: 6980         	ldr	r0, [r0, #0x18]
700b1060: 9901         	ldr	r1, [sp, #0x4]
700b1062: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b1066: 3008         	adds	r0, #0x8
700b1068: 2101         	movs	r1, #0x1
700b106a: f004 f861    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x40c2
700b106e: e003         	b	0x700b1078 <CSL_bcdmaChanOpTriggerChan+0x68> @ imm = #0x6
700b1070: f04f 30ff    	mov.w	r0, #0xffffffff
700b1074: 9000         	str	r0, [sp]
700b1076: e7ff         	b	0x700b1078 <CSL_bcdmaChanOpTriggerChan+0x68> @ imm = #-0x2
700b1078: e7ff         	b	0x700b107a <CSL_bcdmaChanOpTriggerChan+0x6a> @ imm = #-0x2
700b107a: e7ff         	b	0x700b107c <CSL_bcdmaChanOpTriggerChan+0x6c> @ imm = #-0x2
700b107c: 9800         	ldr	r0, [sp]
700b107e: b004         	add	sp, #0x10
700b1080: bd80         	pop	{r7, pc}
		...
700b108e: 0000         	movs	r0, r0

700b1090 <_txe_mutex_put>:
700b1090: b580         	push	{r7, lr}
700b1092: b082         	sub	sp, #0x8
700b1094: 9001         	str	r0, [sp, #0x4]
700b1096: 2000         	movs	r0, #0x0
700b1098: 9000         	str	r0, [sp]
700b109a: 9801         	ldr	r0, [sp, #0x4]
700b109c: b918         	cbnz	r0, 0x700b10a6 <_txe_mutex_put+0x16> @ imm = #0x6
700b109e: e7ff         	b	0x700b10a0 <_txe_mutex_put+0x10> @ imm = #-0x2
700b10a0: 201c         	movs	r0, #0x1c
700b10a2: 9000         	str	r0, [sp]
700b10a4: e022         	b	0x700b10ec <_txe_mutex_put+0x5c> @ imm = #0x44
700b10a6: 9801         	ldr	r0, [sp, #0x4]
700b10a8: 6800         	ldr	r0, [r0]
700b10aa: f245 4145    	movw	r1, #0x5445
700b10ae: f6c4 5155    	movt	r1, #0x4d55
700b10b2: 4288         	cmp	r0, r1
700b10b4: d003         	beq	0x700b10be <_txe_mutex_put+0x2e> @ imm = #0x6
700b10b6: e7ff         	b	0x700b10b8 <_txe_mutex_put+0x28> @ imm = #-0x2
700b10b8: 201c         	movs	r0, #0x1c
700b10ba: 9000         	str	r0, [sp]
700b10bc: e015         	b	0x700b10ea <_txe_mutex_put+0x5a> @ imm = #0x2a
700b10be: f248 1038    	movw	r0, #0x8138
700b10c2: f2c7 000b    	movt	r0, #0x700b
700b10c6: 6800         	ldr	r0, [r0]
700b10c8: b170         	cbz	r0, 0x700b10e8 <_txe_mutex_put+0x58> @ imm = #0x1c
700b10ca: e7ff         	b	0x700b10cc <_txe_mutex_put+0x3c> @ imm = #-0x2
700b10cc: f248 1038    	movw	r0, #0x8138
700b10d0: f2c7 000b    	movt	r0, #0x700b
700b10d4: 6800         	ldr	r0, [r0]
700b10d6: 0900         	lsrs	r0, r0, #0x4
700b10d8: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700b10dc: d203         	bhs	0x700b10e6 <_txe_mutex_put+0x56> @ imm = #0x6
700b10de: e7ff         	b	0x700b10e0 <_txe_mutex_put+0x50> @ imm = #-0x2
700b10e0: 2013         	movs	r0, #0x13
700b10e2: 9000         	str	r0, [sp]
700b10e4: e7ff         	b	0x700b10e6 <_txe_mutex_put+0x56> @ imm = #-0x2
700b10e6: e7ff         	b	0x700b10e8 <_txe_mutex_put+0x58> @ imm = #-0x2
700b10e8: e7ff         	b	0x700b10ea <_txe_mutex_put+0x5a> @ imm = #-0x2
700b10ea: e7ff         	b	0x700b10ec <_txe_mutex_put+0x5c> @ imm = #-0x2
700b10ec: 9800         	ldr	r0, [sp]
700b10ee: b928         	cbnz	r0, 0x700b10fc <_txe_mutex_put+0x6c> @ imm = #0xa
700b10f0: e7ff         	b	0x700b10f2 <_txe_mutex_put+0x62> @ imm = #-0x2
700b10f2: 9801         	ldr	r0, [sp, #0x4]
700b10f4: f7f1 fa6c    	bl	0x700a25d0 <_tx_mutex_put> @ imm = #-0xeb28
700b10f8: 9000         	str	r0, [sp]
700b10fa: e7ff         	b	0x700b10fc <_txe_mutex_put+0x6c> @ imm = #-0x2
700b10fc: 9800         	ldr	r0, [sp]
700b10fe: b002         	add	sp, #0x8
700b1100: bd80         	pop	{r7, pc}
		...
700b110e: 0000         	movs	r0, r0

700b1110 <CSL_intaggrClrIntr>:
700b1110: b580         	push	{r7, lr}
700b1112: b088         	sub	sp, #0x20
700b1114: 9007         	str	r0, [sp, #0x1c]
700b1116: 9106         	str	r1, [sp, #0x18]
700b1118: f04f 30ff    	mov.w	r0, #0xffffffff
700b111c: 9005         	str	r0, [sp, #0x14]
700b111e: 9807         	ldr	r0, [sp, #0x1c]
700b1120: 9906         	ldr	r1, [sp, #0x18]
700b1122: f002 fc75    	bl	0x700b3a10 <CSL_intaggrIsValidStatusBitNum> @ imm = #0x28ea
700b1126: b340         	cbz	r0, 0x700b117a <CSL_intaggrClrIntr+0x6a> @ imm = #0x50
700b1128: e7ff         	b	0x700b112a <CSL_intaggrClrIntr+0x1a> @ imm = #-0x2
700b112a: 9806         	ldr	r0, [sp, #0x18]
700b112c: 0980         	lsrs	r0, r0, #0x6
700b112e: 9001         	str	r0, [sp, #0x4]
700b1130: 9806         	ldr	r0, [sp, #0x18]
700b1132: f000 003f    	and	r0, r0, #0x3f
700b1136: 9000         	str	r0, [sp]
700b1138: 9b00         	ldr	r3, [sp]
700b113a: f1a3 0220    	sub.w	r2, r3, #0x20
700b113e: 2101         	movs	r1, #0x1
700b1140: fa01 fc02    	lsl.w	r12, r1, r2
700b1144: f1c3 0020    	rsb.w	r0, r3, #0x20
700b1148: fa21 f000    	lsr.w	r0, r1, r0
700b114c: 2a00         	cmp	r2, #0x0
700b114e: bf58         	it	pl
700b1150: 4660         	movpl	r0, r12
700b1152: fa01 f103    	lsl.w	r1, r1, r3
700b1156: 2a00         	cmp	r2, #0x0
700b1158: bf58         	it	pl
700b115a: 2100         	movpl	r1, #0x0
700b115c: 9102         	str	r1, [sp, #0x8]
700b115e: 9003         	str	r0, [sp, #0xc]
700b1160: 9807         	ldr	r0, [sp, #0x1c]
700b1162: 6880         	ldr	r0, [r0, #0x8]
700b1164: 9901         	ldr	r1, [sp, #0x4]
700b1166: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b116a: 3018         	adds	r0, #0x18
700b116c: 9a02         	ldr	r2, [sp, #0x8]
700b116e: 9b03         	ldr	r3, [sp, #0xc]
700b1170: f003 fe7e    	bl	0x700b4e70 <CSL_REG64_WR_RAW> @ imm = #0x3cfc
700b1174: 2000         	movs	r0, #0x0
700b1176: 9005         	str	r0, [sp, #0x14]
700b1178: e7ff         	b	0x700b117a <CSL_intaggrClrIntr+0x6a> @ imm = #-0x2
700b117a: 9805         	ldr	r0, [sp, #0x14]
700b117c: b008         	add	sp, #0x20
700b117e: bd80         	pop	{r7, pc}

700b1180 <Sciclient_rmGetResourceRange>:
700b1180: b580         	push	{r7, lr}
700b1182: b090         	sub	sp, #0x40
700b1184: 900f         	str	r0, [sp, #0x3c]
700b1186: 910e         	str	r1, [sp, #0x38]
700b1188: 920d         	str	r2, [sp, #0x34]
700b118a: 2000         	movs	r0, #0x0
700b118c: 900c         	str	r0, [sp, #0x30]
700b118e: f44f 51a8    	mov.w	r1, #0x1500
700b1192: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700b1196: 2102         	movs	r1, #0x2
700b1198: 9108         	str	r1, [sp, #0x20]
700b119a: a904         	add	r1, sp, #0x10
700b119c: 9109         	str	r1, [sp, #0x24]
700b119e: 210c         	movs	r1, #0xc
700b11a0: 910a         	str	r1, [sp, #0x28]
700b11a2: 990d         	ldr	r1, [sp, #0x34]
700b11a4: 910b         	str	r1, [sp, #0x2c]
700b11a6: 9001         	str	r0, [sp, #0x4]
700b11a8: 980e         	ldr	r0, [sp, #0x38]
700b11aa: 9002         	str	r0, [sp, #0x8]
700b11ac: 2010         	movs	r0, #0x10
700b11ae: 9003         	str	r0, [sp, #0xc]
700b11b0: 9a0f         	ldr	r2, [sp, #0x3c]
700b11b2: 6810         	ldr	r0, [r2]
700b11b4: 6851         	ldr	r1, [r2, #0x4]
700b11b6: 6892         	ldr	r2, [r2, #0x8]
700b11b8: 9206         	str	r2, [sp, #0x18]
700b11ba: 9105         	str	r1, [sp, #0x14]
700b11bc: 9004         	str	r0, [sp, #0x10]
700b11be: 980c         	ldr	r0, [sp, #0x30]
700b11c0: b930         	cbnz	r0, 0x700b11d0 <Sciclient_rmGetResourceRange+0x50> @ imm = #0xc
700b11c2: e7ff         	b	0x700b11c4 <Sciclient_rmGetResourceRange+0x44> @ imm = #-0x2
700b11c4: a807         	add	r0, sp, #0x1c
700b11c6: a901         	add	r1, sp, #0x4
700b11c8: f7f2 f822    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xdfbc
700b11cc: 900c         	str	r0, [sp, #0x30]
700b11ce: e7ff         	b	0x700b11d0 <Sciclient_rmGetResourceRange+0x50> @ imm = #-0x2
700b11d0: 980c         	ldr	r0, [sp, #0x30]
700b11d2: b930         	cbnz	r0, 0x700b11e2 <Sciclient_rmGetResourceRange+0x62> @ imm = #0xc
700b11d4: e7ff         	b	0x700b11d6 <Sciclient_rmGetResourceRange+0x56> @ imm = #-0x2
700b11d6: 9801         	ldr	r0, [sp, #0x4]
700b11d8: f000 0002    	and	r0, r0, #0x2
700b11dc: 2802         	cmp	r0, #0x2
700b11de: d004         	beq	0x700b11ea <Sciclient_rmGetResourceRange+0x6a> @ imm = #0x8
700b11e0: e7ff         	b	0x700b11e2 <Sciclient_rmGetResourceRange+0x62> @ imm = #-0x2
700b11e2: f04f 30ff    	mov.w	r0, #0xffffffff
700b11e6: 900c         	str	r0, [sp, #0x30]
700b11e8: e7ff         	b	0x700b11ea <Sciclient_rmGetResourceRange+0x6a> @ imm = #-0x2
700b11ea: 980c         	ldr	r0, [sp, #0x30]
700b11ec: b010         	add	sp, #0x40
700b11ee: bd80         	pop	{r7, pc}

700b11f0 <Udma_rmFreeMappedRxCh>:
700b11f0: b580         	push	{r7, lr}
700b11f2: b088         	sub	sp, #0x20
700b11f4: 9007         	str	r0, [sp, #0x1c]
700b11f6: 9106         	str	r1, [sp, #0x18]
700b11f8: 9205         	str	r2, [sp, #0x14]
700b11fa: 9806         	ldr	r0, [sp, #0x18]
700b11fc: f500 70ea    	add.w	r0, r0, #0x1d4
700b1200: 9000         	str	r0, [sp]
700b1202: 9806         	ldr	r0, [sp, #0x18]
700b1204: f500 609f    	add.w	r0, r0, #0x4f8
700b1208: f04f 31ff    	mov.w	r1, #0xffffffff
700b120c: f001 f8b0    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x1160
700b1210: 9807         	ldr	r0, [sp, #0x1c]
700b1212: 9900         	ldr	r1, [sp]
700b1214: 9a05         	ldr	r2, [sp, #0x14]
700b1216: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b121a: 6e89         	ldr	r1, [r1, #0x68]
700b121c: 1a40         	subs	r0, r0, r1
700b121e: 9004         	str	r0, [sp, #0x10]
700b1220: 9804         	ldr	r0, [sp, #0x10]
700b1222: 0940         	lsrs	r0, r0, #0x5
700b1224: 9003         	str	r0, [sp, #0xc]
700b1226: 9804         	ldr	r0, [sp, #0x10]
700b1228: 9903         	ldr	r1, [sp, #0xc]
700b122a: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b122e: 9002         	str	r0, [sp, #0x8]
700b1230: 9902         	ldr	r1, [sp, #0x8]
700b1232: 2001         	movs	r0, #0x1
700b1234: 4088         	lsls	r0, r1
700b1236: 9001         	str	r0, [sp, #0x4]
700b1238: 9a01         	ldr	r2, [sp, #0x4]
700b123a: 9806         	ldr	r0, [sp, #0x18]
700b123c: 9905         	ldr	r1, [sp, #0x14]
700b123e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b1242: 9903         	ldr	r1, [sp, #0xc]
700b1244: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1248: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700b124c: 4310         	orrs	r0, r2
700b124e: f8c1 0334    	str.w	r0, [r1, #0x334]
700b1252: 9806         	ldr	r0, [sp, #0x18]
700b1254: f500 609f    	add.w	r0, r0, #0x4f8
700b1258: f002 f91a    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x2234
700b125c: b008         	add	sp, #0x20
700b125e: bd80         	pop	{r7, pc}

700b1260 <Udma_rmFreeMappedTxCh>:
700b1260: b580         	push	{r7, lr}
700b1262: b088         	sub	sp, #0x20
700b1264: 9007         	str	r0, [sp, #0x1c]
700b1266: 9106         	str	r1, [sp, #0x18]
700b1268: 9205         	str	r2, [sp, #0x14]
700b126a: 9806         	ldr	r0, [sp, #0x18]
700b126c: f500 70ea    	add.w	r0, r0, #0x1d4
700b1270: 9000         	str	r0, [sp]
700b1272: 9806         	ldr	r0, [sp, #0x18]
700b1274: f500 609f    	add.w	r0, r0, #0x4f8
700b1278: f04f 31ff    	mov.w	r1, #0xffffffff
700b127c: f001 f878    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x10f0
700b1280: 9807         	ldr	r0, [sp, #0x1c]
700b1282: 9900         	ldr	r1, [sp]
700b1284: 9a05         	ldr	r2, [sp, #0x14]
700b1286: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b128a: 6c89         	ldr	r1, [r1, #0x48]
700b128c: 1a40         	subs	r0, r0, r1
700b128e: 9004         	str	r0, [sp, #0x10]
700b1290: 9804         	ldr	r0, [sp, #0x10]
700b1292: 0940         	lsrs	r0, r0, #0x5
700b1294: 9003         	str	r0, [sp, #0xc]
700b1296: 9804         	ldr	r0, [sp, #0x10]
700b1298: 9903         	ldr	r1, [sp, #0xc]
700b129a: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b129e: 9002         	str	r0, [sp, #0x8]
700b12a0: 9902         	ldr	r1, [sp, #0x8]
700b12a2: 2001         	movs	r0, #0x1
700b12a4: 4088         	lsls	r0, r1
700b12a6: 9001         	str	r0, [sp, #0x4]
700b12a8: 9a01         	ldr	r2, [sp, #0x4]
700b12aa: 9806         	ldr	r0, [sp, #0x18]
700b12ac: 9905         	ldr	r1, [sp, #0x14]
700b12ae: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b12b2: 9903         	ldr	r1, [sp, #0xc]
700b12b4: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b12b8: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700b12bc: 4310         	orrs	r0, r2
700b12be: f8c1 0324    	str.w	r0, [r1, #0x324]
700b12c2: 9806         	ldr	r0, [sp, #0x18]
700b12c4: f500 609f    	add.w	r0, r0, #0x4f8
700b12c8: f002 f8e2    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x21c4
700b12cc: b008         	add	sp, #0x20
700b12ce: bd80         	pop	{r7, pc}

700b12d0 <_tx_timer_system_deactivate>:
700b12d0: b084         	sub	sp, #0x10
700b12d2: 9003         	str	r0, [sp, #0xc]
700b12d4: 9803         	ldr	r0, [sp, #0xc]
700b12d6: 6980         	ldr	r0, [r0, #0x18]
700b12d8: 9002         	str	r0, [sp, #0x8]
700b12da: 9802         	ldr	r0, [sp, #0x8]
700b12dc: b370         	cbz	r0, 0x700b133c <_tx_timer_system_deactivate+0x6c> @ imm = #0x5c
700b12de: e7ff         	b	0x700b12e0 <_tx_timer_system_deactivate+0x10> @ imm = #-0x2
700b12e0: 9803         	ldr	r0, [sp, #0xc]
700b12e2: 6900         	ldr	r0, [r0, #0x10]
700b12e4: 9001         	str	r0, [sp, #0x4]
700b12e6: 9803         	ldr	r0, [sp, #0xc]
700b12e8: 9901         	ldr	r1, [sp, #0x4]
700b12ea: 4288         	cmp	r0, r1
700b12ec: d10b         	bne	0x700b1306 <_tx_timer_system_deactivate+0x36> @ imm = #0x16
700b12ee: e7ff         	b	0x700b12f0 <_tx_timer_system_deactivate+0x20> @ imm = #-0x2
700b12f0: 9802         	ldr	r0, [sp, #0x8]
700b12f2: 6800         	ldr	r0, [r0]
700b12f4: 9903         	ldr	r1, [sp, #0xc]
700b12f6: 4288         	cmp	r0, r1
700b12f8: d104         	bne	0x700b1304 <_tx_timer_system_deactivate+0x34> @ imm = #0x8
700b12fa: e7ff         	b	0x700b12fc <_tx_timer_system_deactivate+0x2c> @ imm = #-0x2
700b12fc: 9902         	ldr	r1, [sp, #0x8]
700b12fe: 2000         	movs	r0, #0x0
700b1300: 6008         	str	r0, [r1]
700b1302: e7ff         	b	0x700b1304 <_tx_timer_system_deactivate+0x34> @ imm = #-0x2
700b1304: e016         	b	0x700b1334 <_tx_timer_system_deactivate+0x64> @ imm = #0x2c
700b1306: 9803         	ldr	r0, [sp, #0xc]
700b1308: 6940         	ldr	r0, [r0, #0x14]
700b130a: 9000         	str	r0, [sp]
700b130c: 9800         	ldr	r0, [sp]
700b130e: 9901         	ldr	r1, [sp, #0x4]
700b1310: 6148         	str	r0, [r1, #0x14]
700b1312: 9801         	ldr	r0, [sp, #0x4]
700b1314: 9900         	ldr	r1, [sp]
700b1316: 6108         	str	r0, [r1, #0x10]
700b1318: 9802         	ldr	r0, [sp, #0x8]
700b131a: 6800         	ldr	r0, [r0]
700b131c: 9903         	ldr	r1, [sp, #0xc]
700b131e: 4288         	cmp	r0, r1
700b1320: d107         	bne	0x700b1332 <_tx_timer_system_deactivate+0x62> @ imm = #0xe
700b1322: e7ff         	b	0x700b1324 <_tx_timer_system_deactivate+0x54> @ imm = #-0x2
700b1324: 9802         	ldr	r0, [sp, #0x8]
700b1326: 9901         	ldr	r1, [sp, #0x4]
700b1328: 6188         	str	r0, [r1, #0x18]
700b132a: 9801         	ldr	r0, [sp, #0x4]
700b132c: 9902         	ldr	r1, [sp, #0x8]
700b132e: 6008         	str	r0, [r1]
700b1330: e7ff         	b	0x700b1332 <_tx_timer_system_deactivate+0x62> @ imm = #-0x2
700b1332: e7ff         	b	0x700b1334 <_tx_timer_system_deactivate+0x64> @ imm = #-0x2
700b1334: 9903         	ldr	r1, [sp, #0xc]
700b1336: 2000         	movs	r0, #0x0
700b1338: 6188         	str	r0, [r1, #0x18]
700b133a: e7ff         	b	0x700b133c <_tx_timer_system_deactivate+0x6c> @ imm = #-0x2
700b133c: b004         	add	sp, #0x10
700b133e: 4770         	bx	lr

700b1340 <_tx_thread_context_save>:
700b1340: e92d000f     	push	{r0, r1, r2, r3}
700b1344: e59f305c     	ldr	r3, [pc, #0x5c]         @ 0x700b13a8 <__tx_thread_idle_system_save+0xc>
700b1348: e5932000     	ldr	r2, [r3]
700b134c: e3520000     	cmp	r2, #0
700b1350: 0a000006     	beq	0x700b1370 <__tx_thread_not_nested_save> @ imm = #0x18
700b1354: e2822001     	add	r2, r2, #1
700b1358: e5832000     	str	r2, [r3]
700b135c: e14f0000     	mrs	r0, spsr
700b1360: e24ee004     	sub	lr, lr, #4
700b1364: e92d5401     	push	{r0, r10, r12, lr}
700b1368: e3a0a000     	mov	r10, #0
700b136c: ea0012e4     	b	0x700b5f04 <__tx_irq_processing_return> @ imm = #0x4b90

700b1370 <__tx_thread_not_nested_save>:
700b1370: e2822001     	add	r2, r2, #1
700b1374: e5832000     	str	r2, [r3]
700b1378: e59f102c     	ldr	r1, [pc, #0x2c]         @ 0x700b13ac <__tx_thread_idle_system_save+0x10>
700b137c: e5910000     	ldr	r0, [r1]
700b1380: e3500000     	cmp	r0, #0
700b1384: 0a000004     	beq	0x700b139c <__tx_thread_idle_system_save> @ imm = #0x10
700b1388: e14f2000     	mrs	r2, spsr
700b138c: e24ee004     	sub	lr, lr, #4
700b1390: e92d5404     	push	{r2, r10, r12, lr}
700b1394: e3a0a000     	mov	r10, #0
700b1398: ea0012d9     	b	0x700b5f04 <__tx_irq_processing_return> @ imm = #0x4b64

700b139c <__tx_thread_idle_system_save>:
700b139c: e3a0a000     	mov	r10, #0
700b13a0: e28dd010     	add	sp, sp, #16
700b13a4: ea0012d6     	b	0x700b5f04 <__tx_irq_processing_return> @ imm = #0x4b58
700b13a8: 38 81 0b 70  	.word	0x700b8138
700b13ac: 6c aa 08 70  	.word	0x7008aa6c

700b13b0 <Sciclient_rmIaVintGetInfo>:
700b13b0: b580         	push	{r7, lr}
700b13b2: b084         	sub	sp, #0x10
700b13b4: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b13b8: f8ad 100c    	strh.w	r1, [sp, #0xc]
700b13bc: 9202         	str	r2, [sp, #0x8]
700b13be: 2000         	movs	r0, #0x0
700b13c0: 9001         	str	r0, [sp, #0x4]
700b13c2: 9802         	ldr	r0, [sp, #0x8]
700b13c4: b920         	cbnz	r0, 0x700b13d0 <Sciclient_rmIaVintGetInfo+0x20> @ imm = #0x8
700b13c6: e7ff         	b	0x700b13c8 <Sciclient_rmIaVintGetInfo+0x18> @ imm = #-0x2
700b13c8: f06f 0001    	mvn	r0, #0x1
700b13cc: 9001         	str	r0, [sp, #0x4]
700b13ce: e018         	b	0x700b1402 <Sciclient_rmIaVintGetInfo+0x52> @ imm = #0x30
700b13d0: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700b13d4: f000 ff6c    	bl	0x700b22b0 <Sciclient_rmIaGetInst> @ imm = #0xed8
700b13d8: 9000         	str	r0, [sp]
700b13da: 9800         	ldr	r0, [sp]
700b13dc: b920         	cbnz	r0, 0x700b13e8 <Sciclient_rmIaVintGetInfo+0x38> @ imm = #0x8
700b13de: e7ff         	b	0x700b13e0 <Sciclient_rmIaVintGetInfo+0x30> @ imm = #-0x2
700b13e0: f06f 0001    	mvn	r0, #0x1
700b13e4: 9001         	str	r0, [sp, #0x4]
700b13e6: e00b         	b	0x700b1400 <Sciclient_rmIaVintGetInfo+0x50> @ imm = #0x16
700b13e8: f8bd 000c    	ldrh.w	r0, [sp, #0xc]
700b13ec: 9900         	ldr	r1, [sp]
700b13ee: 8989         	ldrh	r1, [r1, #0xc]
700b13f0: 4288         	cmp	r0, r1
700b13f2: db04         	blt	0x700b13fe <Sciclient_rmIaVintGetInfo+0x4e> @ imm = #0x8
700b13f4: e7ff         	b	0x700b13f6 <Sciclient_rmIaVintGetInfo+0x46> @ imm = #-0x2
700b13f6: f06f 0001    	mvn	r0, #0x1
700b13fa: 9001         	str	r0, [sp, #0x4]
700b13fc: e7ff         	b	0x700b13fe <Sciclient_rmIaVintGetInfo+0x4e> @ imm = #-0x2
700b13fe: e7ff         	b	0x700b1400 <Sciclient_rmIaVintGetInfo+0x50> @ imm = #-0x2
700b1400: e7ff         	b	0x700b1402 <Sciclient_rmIaVintGetInfo+0x52> @ imm = #-0x2
700b1402: 9801         	ldr	r0, [sp, #0x4]
700b1404: b940         	cbnz	r0, 0x700b1418 <Sciclient_rmIaVintGetInfo+0x68> @ imm = #0x10
700b1406: e7ff         	b	0x700b1408 <Sciclient_rmIaVintGetInfo+0x58> @ imm = #-0x2
700b1408: 9800         	ldr	r0, [sp]
700b140a: 6900         	ldr	r0, [r0, #0x10]
700b140c: f8bd 100c    	ldrh.w	r1, [sp, #0xc]
700b1410: 5c40         	ldrb	r0, [r0, r1]
700b1412: 9902         	ldr	r1, [sp, #0x8]
700b1414: 7008         	strb	r0, [r1]
700b1416: e7ff         	b	0x700b1418 <Sciclient_rmIaVintGetInfo+0x68> @ imm = #-0x2
700b1418: 9801         	ldr	r0, [sp, #0x4]
700b141a: b004         	add	sp, #0x10
700b141c: bd80         	pop	{r7, pc}
700b141e: 0000         	movs	r0, r0

700b1420 <_tx_mutex_thread_release>:
700b1420: b580         	push	{r7, lr}
700b1422: b084         	sub	sp, #0x10
700b1424: 9003         	str	r0, [sp, #0xc]
700b1426: f7f1 ebf6    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0xe814
700b142a: 9002         	str	r0, [sp, #0x8]
700b142c: f64a 217c    	movw	r1, #0xaa7c
700b1430: f2c7 0108    	movt	r1, #0x7008
700b1434: 6808         	ldr	r0, [r1]
700b1436: 3001         	adds	r0, #0x1
700b1438: 6008         	str	r0, [r1]
700b143a: e7ff         	b	0x700b143c <_tx_mutex_thread_release+0x1c> @ imm = #-0x2
700b143c: 9803         	ldr	r0, [sp, #0xc]
700b143e: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700b1442: 9001         	str	r0, [sp, #0x4]
700b1444: 9801         	ldr	r0, [sp, #0x4]
700b1446: b188         	cbz	r0, 0x700b146c <_tx_mutex_thread_release+0x4c> @ imm = #0x22
700b1448: e7ff         	b	0x700b144a <_tx_mutex_thread_release+0x2a> @ imm = #-0x2
700b144a: 9901         	ldr	r1, [sp, #0x4]
700b144c: 2001         	movs	r0, #0x1
700b144e: 6088         	str	r0, [r1, #0x8]
700b1450: 9802         	ldr	r0, [sp, #0x8]
700b1452: f7f1 ed60    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xe540
700b1456: 9801         	ldr	r0, [sp, #0x4]
700b1458: f7f1 f8ba    	bl	0x700a25d0 <_tx_mutex_put> @ imm = #-0xee8c
700b145c: f7f1 ebda    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0xe84c
700b1460: 9002         	str	r0, [sp, #0x8]
700b1462: 9803         	ldr	r0, [sp, #0xc]
700b1464: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700b1468: 9001         	str	r0, [sp, #0x4]
700b146a: e7ff         	b	0x700b146c <_tx_mutex_thread_release+0x4c> @ imm = #-0x2
700b146c: e7ff         	b	0x700b146e <_tx_mutex_thread_release+0x4e> @ imm = #-0x2
700b146e: 9801         	ldr	r0, [sp, #0x4]
700b1470: 2800         	cmp	r0, #0x0
700b1472: d1e3         	bne	0x700b143c <_tx_mutex_thread_release+0x1c> @ imm = #-0x3a
700b1474: e7ff         	b	0x700b1476 <_tx_mutex_thread_release+0x56> @ imm = #-0x2
700b1476: f64a 217c    	movw	r1, #0xaa7c
700b147a: f2c7 0108    	movt	r1, #0x7008
700b147e: 6808         	ldr	r0, [r1]
700b1480: 3801         	subs	r0, #0x1
700b1482: 6008         	str	r0, [r1]
700b1484: 9802         	ldr	r0, [sp, #0x8]
700b1486: f7f1 ed46    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xe574
700b148a: b004         	add	sp, #0x10
700b148c: bd80         	pop	{r7, pc}
700b148e: 0000         	movs	r0, r0

700b1490 <tx_application_define>:
; {
700b1490: b510         	push	{r4, lr}
700b1492: b088         	sub	sp, #0x20
;    printf("Initializing ThreadX system...\r\n");
700b1494: f247 41d2    	movw	r1, #0x74d2
700b1498: 2001         	movs	r0, #0x1
700b149a: f2c7 010b    	movt	r1, #0x700b
700b149e: 2401         	movs	r4, #0x1
700b14a0: f7fe fb4e    	bl	0x700afb40 <_DebugP_logZone> @ imm = #-0x1964
;    printf("Starting Main Thread...\r\n");
700b14a4: f247 6156    	movw	r1, #0x7656
700b14a8: 2001         	movs	r0, #0x1
700b14aa: f2c7 010b    	movt	r1, #0x700b
700b14ae: f7fe fb47    	bl	0x700afb40 <_DebugP_logZone> @ imm = #-0x1972
;    status = tx_thread_create(&main_thread,         /* Pointer to the main thread object. */
700b14b2: f245 10e0    	movw	r0, #0x51e0
700b14b6: f44f 5100    	mov.w	r1, #0x2000
700b14ba: f2c7 0008    	movt	r0, #0x7008
700b14be: f245 3281    	movw	r2, #0x5381
700b14c2: e9cd 1401    	strd	r1, r4, [sp, #4]
700b14c6: f647 01d0    	movw	r1, #0x78d0
700b14ca: f2c7 010b    	movt	r1, #0x700b
700b14ce: f2c7 020b    	movt	r2, #0x700b
700b14d2: 2300         	movs	r3, #0x0
700b14d4: f04f 0cb4    	mov.w	r12, #0xb4
700b14d8: 9000         	str	r0, [sp]
700b14da: f24a 6068    	movw	r0, #0xa668
700b14de: f2c7 0008    	movt	r0, #0x7008
700b14e2: e9cd 4303    	strd	r4, r3, [sp, #12]
700b14e6: e9cd 4c05    	strd	r4, r12, [sp, #20]
700b14ea: f7f3 ff39    	bl	0x700a5360 <_txe_thread_create> @ imm = #-0xc18e
;    DebugP_assertNoLog(status == TX_SUCCESS);
700b14ee: fab0 f080    	clz	r0, r0
700b14f2: 0940         	lsrs	r0, r0, #0x5
700b14f4: b008         	add	sp, #0x20
700b14f6: e8bd 4010    	pop.w	{r4, lr}
700b14fa: f005 bae1    	b.w	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x55c2
700b14fe: 0000         	movs	r0, r0

700b1500 <UdmaChPrms_init>:
700b1500: b580         	push	{r7, lr}
700b1502: b082         	sub	sp, #0x8
700b1504: 9001         	str	r0, [sp, #0x4]
700b1506: 9100         	str	r1, [sp]
700b1508: 9801         	ldr	r0, [sp, #0x4]
700b150a: b368         	cbz	r0, 0x700b1568 <UdmaChPrms_init+0x68> @ imm = #0x5a
700b150c: e7ff         	b	0x700b150e <UdmaChPrms_init+0xe> @ imm = #-0x2
700b150e: 9901         	ldr	r1, [sp, #0x4]
700b1510: 2001         	movs	r0, #0x1
700b1512: f6cf 70ff    	movt	r0, #0xffff
700b1516: 6008         	str	r0, [r1]
700b1518: 9901         	ldr	r1, [sp, #0x4]
700b151a: 2000         	movs	r0, #0x0
700b151c: f6cf 70ff    	movt	r0, #0xffff
700b1520: 6048         	str	r0, [r1, #0x4]
700b1522: 9800         	ldr	r0, [sp]
700b1524: 2807         	cmp	r0, #0x7
700b1526: d106         	bne	0x700b1536 <UdmaChPrms_init+0x36> @ imm = #0xc
700b1528: e7ff         	b	0x700b152a <UdmaChPrms_init+0x2a> @ imm = #-0x2
700b152a: 9901         	ldr	r1, [sp, #0x4]
700b152c: 2002         	movs	r0, #0x2
700b152e: f6cf 70ff    	movt	r0, #0xffff
700b1532: 6048         	str	r0, [r1, #0x4]
700b1534: e7ff         	b	0x700b1536 <UdmaChPrms_init+0x36> @ imm = #-0x2
700b1536: 9901         	ldr	r1, [sp, #0x4]
700b1538: 2004         	movs	r0, #0x4
700b153a: f6cf 70ff    	movt	r0, #0xffff
700b153e: 6088         	str	r0, [r1, #0x8]
700b1540: 9901         	ldr	r1, [sp, #0x4]
700b1542: 2000         	movs	r0, #0x0
700b1544: 60c8         	str	r0, [r1, #0xc]
700b1546: 9801         	ldr	r0, [sp, #0x4]
700b1548: 3010         	adds	r0, #0x10
700b154a: f001 fb89    	bl	0x700b2c60 <UdmaRingPrms_init> @ imm = #0x1712
700b154e: 9801         	ldr	r0, [sp, #0x4]
700b1550: 302c         	adds	r0, #0x2c
700b1552: f001 fb85    	bl	0x700b2c60 <UdmaRingPrms_init> @ imm = #0x170a
700b1556: 9801         	ldr	r0, [sp, #0x4]
700b1558: 3048         	adds	r0, #0x48
700b155a: f001 fb81    	bl	0x700b2c60 <UdmaRingPrms_init> @ imm = #0x1702
700b155e: 9901         	ldr	r1, [sp, #0x4]
700b1560: 2001         	movs	r0, #0x1
700b1562: f881 0058    	strb.w	r0, [r1, #0x58]
700b1566: e7ff         	b	0x700b1568 <UdmaChPrms_init+0x68> @ imm = #-0x2
700b1568: b002         	add	sp, #0x8
700b156a: bd80         	pop	{r7, pc}
700b156c: 0000         	movs	r0, r0
700b156e: 0000         	movs	r0, r0

700b1570 <Pinmux_lockMMR>:
700b1570: b580         	push	{r7, lr}
700b1572: b084         	sub	sp, #0x10
700b1574: 9003         	str	r0, [sp, #0xc]
700b1576: 9803         	ldr	r0, [sp, #0xc]
700b1578: b908         	cbnz	r0, 0x700b157e <Pinmux_lockMMR+0xe> @ imm = #0x2
700b157a: e7ff         	b	0x700b157c <Pinmux_lockMMR+0xc> @ imm = #-0x2
700b157c: e7ff         	b	0x700b157e <Pinmux_lockMMR+0xe> @ imm = #-0x2
700b157e: 9803         	ldr	r0, [sp, #0xc]
700b1580: 2801         	cmp	r0, #0x1
700b1582: d128         	bne	0x700b15d6 <Pinmux_lockMMR+0x66> @ imm = #0x50
700b1584: e7ff         	b	0x700b1586 <Pinmux_lockMMR+0x16> @ imm = #-0x2
700b1586: f04f 6081    	mov.w	r0, #0x4080000
700b158a: 2100         	movs	r1, #0x0
700b158c: 9100         	str	r1, [sp]
700b158e: f7fa fdcf    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x5462
700b1592: 9900         	ldr	r1, [sp]
700b1594: 9002         	str	r0, [sp, #0x8]
700b1596: 9802         	ldr	r0, [sp, #0x8]
700b1598: f241 0208    	movw	r2, #0x1008
700b159c: 4410         	add	r0, r2
700b159e: 9001         	str	r0, [sp, #0x4]
700b15a0: 9801         	ldr	r0, [sp, #0x4]
700b15a2: f003 fdd5    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x3baa
700b15a6: 9900         	ldr	r1, [sp]
700b15a8: 9801         	ldr	r0, [sp, #0x4]
700b15aa: 3004         	adds	r0, #0x4
700b15ac: 9001         	str	r0, [sp, #0x4]
700b15ae: 9801         	ldr	r0, [sp, #0x4]
700b15b0: f003 fdce    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x3b9c
700b15b4: 9900         	ldr	r1, [sp]
700b15b6: 9802         	ldr	r0, [sp, #0x8]
700b15b8: f245 0208    	movw	r2, #0x5008
700b15bc: 4410         	add	r0, r2
700b15be: 9001         	str	r0, [sp, #0x4]
700b15c0: 9801         	ldr	r0, [sp, #0x4]
700b15c2: f003 fdc5    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x3b8a
700b15c6: 9900         	ldr	r1, [sp]
700b15c8: 9801         	ldr	r0, [sp, #0x4]
700b15ca: 3004         	adds	r0, #0x4
700b15cc: 9001         	str	r0, [sp, #0x4]
700b15ce: 9801         	ldr	r0, [sp, #0x4]
700b15d0: f003 fdbe    	bl	0x700b5150 <CSL_REG32_WR_RAW> @ imm = #0x3b7c
700b15d4: e7ff         	b	0x700b15d6 <Pinmux_lockMMR+0x66> @ imm = #-0x2
700b15d6: b004         	add	sp, #0x10
700b15d8: bd80         	pop	{r7, pc}
700b15da: 0000         	movs	r0, r0
700b15dc: 0000         	movs	r0, r0
700b15de: 0000         	movs	r0, r0

700b15e0 <Sciclient_rmIrqCfgIsDirectEvent>:
700b15e0: b580         	push	{r7, lr}
700b15e2: b082         	sub	sp, #0x8
700b15e4: 9001         	str	r0, [sp, #0x4]
700b15e6: 2000         	movs	r0, #0x0
700b15e8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b15ec: 9801         	ldr	r0, [sp, #0x4]
700b15ee: 2101         	movs	r1, #0x1
700b15f0: f002 ff76    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2eec
700b15f4: b310         	cbz	r0, 0x700b163c <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x44
700b15f6: e7ff         	b	0x700b15f8 <Sciclient_rmIrqCfgIsDirectEvent+0x18> @ imm = #-0x2
700b15f8: 9801         	ldr	r0, [sp, #0x4]
700b15fa: 2102         	movs	r1, #0x2
700b15fc: f002 ff70    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2ee0
700b1600: b1e0         	cbz	r0, 0x700b163c <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x38
700b1602: e7ff         	b	0x700b1604 <Sciclient_rmIrqCfgIsDirectEvent+0x24> @ imm = #-0x2
700b1604: 9801         	ldr	r0, [sp, #0x4]
700b1606: 2104         	movs	r1, #0x4
700b1608: f002 ff6a    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2ed4
700b160c: b1b0         	cbz	r0, 0x700b163c <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x2c
700b160e: e7ff         	b	0x700b1610 <Sciclient_rmIrqCfgIsDirectEvent+0x30> @ imm = #-0x2
700b1610: 9801         	ldr	r0, [sp, #0x4]
700b1612: 2108         	movs	r1, #0x8
700b1614: f002 ff64    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2ec8
700b1618: b180         	cbz	r0, 0x700b163c <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x20
700b161a: e7ff         	b	0x700b161c <Sciclient_rmIrqCfgIsDirectEvent+0x3c> @ imm = #-0x2
700b161c: 9801         	ldr	r0, [sp, #0x4]
700b161e: 2110         	movs	r1, #0x10
700b1620: f002 ff5e    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2ebc
700b1624: b150         	cbz	r0, 0x700b163c <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x14
700b1626: e7ff         	b	0x700b1628 <Sciclient_rmIrqCfgIsDirectEvent+0x48> @ imm = #-0x2
700b1628: 9801         	ldr	r0, [sp, #0x4]
700b162a: 2120         	movs	r1, #0x20
700b162c: f002 ff58    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2eb0
700b1630: b120         	cbz	r0, 0x700b163c <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x8
700b1632: e7ff         	b	0x700b1634 <Sciclient_rmIrqCfgIsDirectEvent+0x54> @ imm = #-0x2
700b1634: 2001         	movs	r0, #0x1
700b1636: f88d 0003    	strb.w	r0, [sp, #0x3]
700b163a: e7ff         	b	0x700b163c <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #-0x2
700b163c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1640: f000 0001    	and	r0, r0, #0x1
700b1644: b002         	add	sp, #0x8
700b1646: bd80         	pop	{r7, pc}
		...

700b1650 <Sciclient_rmIrqCfgIsDirectNonEvent>:
700b1650: b580         	push	{r7, lr}
700b1652: b082         	sub	sp, #0x8
700b1654: 9001         	str	r0, [sp, #0x4]
700b1656: 2000         	movs	r0, #0x0
700b1658: f88d 0003    	strb.w	r0, [sp, #0x3]
700b165c: 9801         	ldr	r0, [sp, #0x4]
700b165e: 2101         	movs	r1, #0x1
700b1660: f002 ff3e    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2e7c
700b1664: b310         	cbz	r0, 0x700b16ac <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x44
700b1666: e7ff         	b	0x700b1668 <Sciclient_rmIrqCfgIsDirectNonEvent+0x18> @ imm = #-0x2
700b1668: 9801         	ldr	r0, [sp, #0x4]
700b166a: 2102         	movs	r1, #0x2
700b166c: f002 ff38    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2e70
700b1670: b1e0         	cbz	r0, 0x700b16ac <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x38
700b1672: e7ff         	b	0x700b1674 <Sciclient_rmIrqCfgIsDirectNonEvent+0x24> @ imm = #-0x2
700b1674: 9801         	ldr	r0, [sp, #0x4]
700b1676: 2104         	movs	r1, #0x4
700b1678: f002 ff32    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2e64
700b167c: b9b0         	cbnz	r0, 0x700b16ac <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x2c
700b167e: e7ff         	b	0x700b1680 <Sciclient_rmIrqCfgIsDirectNonEvent+0x30> @ imm = #-0x2
700b1680: 9801         	ldr	r0, [sp, #0x4]
700b1682: 2108         	movs	r1, #0x8
700b1684: f002 ff2c    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2e58
700b1688: b980         	cbnz	r0, 0x700b16ac <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x20
700b168a: e7ff         	b	0x700b168c <Sciclient_rmIrqCfgIsDirectNonEvent+0x3c> @ imm = #-0x2
700b168c: 9801         	ldr	r0, [sp, #0x4]
700b168e: 2110         	movs	r1, #0x10
700b1690: f002 ff26    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2e4c
700b1694: b950         	cbnz	r0, 0x700b16ac <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x14
700b1696: e7ff         	b	0x700b1698 <Sciclient_rmIrqCfgIsDirectNonEvent+0x48> @ imm = #-0x2
700b1698: 9801         	ldr	r0, [sp, #0x4]
700b169a: 2120         	movs	r1, #0x20
700b169c: f002 ff20    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2e40
700b16a0: b920         	cbnz	r0, 0x700b16ac <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x8
700b16a2: e7ff         	b	0x700b16a4 <Sciclient_rmIrqCfgIsDirectNonEvent+0x54> @ imm = #-0x2
700b16a4: 2001         	movs	r0, #0x1
700b16a6: f88d 0003    	strb.w	r0, [sp, #0x3]
700b16aa: e7ff         	b	0x700b16ac <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #-0x2
700b16ac: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b16b0: f000 0001    	and	r0, r0, #0x1
700b16b4: b002         	add	sp, #0x8
700b16b6: bd80         	pop	{r7, pc}
		...

700b16c0 <Sciclient_rmIrqCfgIsEventToVintMappingOnly>:
700b16c0: b580         	push	{r7, lr}
700b16c2: b082         	sub	sp, #0x8
700b16c4: 9001         	str	r0, [sp, #0x4]
700b16c6: 2000         	movs	r0, #0x0
700b16c8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b16cc: 9801         	ldr	r0, [sp, #0x4]
700b16ce: 2101         	movs	r1, #0x1
700b16d0: f002 ff06    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2e0c
700b16d4: bb10         	cbnz	r0, 0x700b171c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x44
700b16d6: e7ff         	b	0x700b16d8 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x18> @ imm = #-0x2
700b16d8: 9801         	ldr	r0, [sp, #0x4]
700b16da: 2102         	movs	r1, #0x2
700b16dc: f002 ff00    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2e00
700b16e0: b9e0         	cbnz	r0, 0x700b171c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x38
700b16e2: e7ff         	b	0x700b16e4 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x24> @ imm = #-0x2
700b16e4: 9801         	ldr	r0, [sp, #0x4]
700b16e6: 2104         	movs	r1, #0x4
700b16e8: f002 fefa    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2df4
700b16ec: b1b0         	cbz	r0, 0x700b171c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x2c
700b16ee: e7ff         	b	0x700b16f0 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x30> @ imm = #-0x2
700b16f0: 9801         	ldr	r0, [sp, #0x4]
700b16f2: 2108         	movs	r1, #0x8
700b16f4: f002 fef4    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2de8
700b16f8: b180         	cbz	r0, 0x700b171c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x20
700b16fa: e7ff         	b	0x700b16fc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x3c> @ imm = #-0x2
700b16fc: 9801         	ldr	r0, [sp, #0x4]
700b16fe: 2110         	movs	r1, #0x10
700b1700: f002 feee    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2ddc
700b1704: b150         	cbz	r0, 0x700b171c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x14
700b1706: e7ff         	b	0x700b1708 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x48> @ imm = #-0x2
700b1708: 9801         	ldr	r0, [sp, #0x4]
700b170a: 2120         	movs	r1, #0x20
700b170c: f002 fee8    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2dd0
700b1710: b120         	cbz	r0, 0x700b171c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x8
700b1712: e7ff         	b	0x700b1714 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x54> @ imm = #-0x2
700b1714: 2001         	movs	r0, #0x1
700b1716: f88d 0003    	strb.w	r0, [sp, #0x3]
700b171a: e7ff         	b	0x700b171c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #-0x2
700b171c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1720: f000 0001    	and	r0, r0, #0x1
700b1724: b002         	add	sp, #0x8
700b1726: bd80         	pop	{r7, pc}
		...

700b1730 <Sciclient_rmIrqCfgIsOesOnly>:
700b1730: b580         	push	{r7, lr}
700b1732: b082         	sub	sp, #0x8
700b1734: 9001         	str	r0, [sp, #0x4]
700b1736: 2000         	movs	r0, #0x0
700b1738: f88d 0003    	strb.w	r0, [sp, #0x3]
700b173c: 9801         	ldr	r0, [sp, #0x4]
700b173e: 2101         	movs	r1, #0x1
700b1740: f002 fece    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2d9c
700b1744: bb10         	cbnz	r0, 0x700b178c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x44
700b1746: e7ff         	b	0x700b1748 <Sciclient_rmIrqCfgIsOesOnly+0x18> @ imm = #-0x2
700b1748: 9801         	ldr	r0, [sp, #0x4]
700b174a: 2102         	movs	r1, #0x2
700b174c: f002 fec8    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2d90
700b1750: b9e0         	cbnz	r0, 0x700b178c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x38
700b1752: e7ff         	b	0x700b1754 <Sciclient_rmIrqCfgIsOesOnly+0x24> @ imm = #-0x2
700b1754: 9801         	ldr	r0, [sp, #0x4]
700b1756: 2104         	movs	r1, #0x4
700b1758: f002 fec2    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2d84
700b175c: b9b0         	cbnz	r0, 0x700b178c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x2c
700b175e: e7ff         	b	0x700b1760 <Sciclient_rmIrqCfgIsOesOnly+0x30> @ imm = #-0x2
700b1760: 9801         	ldr	r0, [sp, #0x4]
700b1762: 2108         	movs	r1, #0x8
700b1764: f002 febc    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2d78
700b1768: b980         	cbnz	r0, 0x700b178c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x20
700b176a: e7ff         	b	0x700b176c <Sciclient_rmIrqCfgIsOesOnly+0x3c> @ imm = #-0x2
700b176c: 9801         	ldr	r0, [sp, #0x4]
700b176e: 2110         	movs	r1, #0x10
700b1770: f002 feb6    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2d6c
700b1774: b150         	cbz	r0, 0x700b178c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x14
700b1776: e7ff         	b	0x700b1778 <Sciclient_rmIrqCfgIsOesOnly+0x48> @ imm = #-0x2
700b1778: 9801         	ldr	r0, [sp, #0x4]
700b177a: 2120         	movs	r1, #0x20
700b177c: f002 feb0    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2d60
700b1780: b920         	cbnz	r0, 0x700b178c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x8
700b1782: e7ff         	b	0x700b1784 <Sciclient_rmIrqCfgIsOesOnly+0x54> @ imm = #-0x2
700b1784: 2001         	movs	r0, #0x1
700b1786: f88d 0003    	strb.w	r0, [sp, #0x3]
700b178a: e7ff         	b	0x700b178c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #-0x2
700b178c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1790: f000 0001    	and	r0, r0, #0x1
700b1794: b002         	add	sp, #0x8
700b1796: bd80         	pop	{r7, pc}
		...

700b17a0 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent>:
700b17a0: b580         	push	{r7, lr}
700b17a2: b082         	sub	sp, #0x8
700b17a4: 9001         	str	r0, [sp, #0x4]
700b17a6: 2000         	movs	r0, #0x0
700b17a8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b17ac: 9801         	ldr	r0, [sp, #0x4]
700b17ae: 2101         	movs	r1, #0x1
700b17b0: f002 fe96    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2d2c
700b17b4: b310         	cbz	r0, 0x700b17fc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x44
700b17b6: e7ff         	b	0x700b17b8 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x18> @ imm = #-0x2
700b17b8: 9801         	ldr	r0, [sp, #0x4]
700b17ba: 2102         	movs	r1, #0x2
700b17bc: f002 fe90    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2d20
700b17c0: b1e0         	cbz	r0, 0x700b17fc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x38
700b17c2: e7ff         	b	0x700b17c4 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x24> @ imm = #-0x2
700b17c4: 9801         	ldr	r0, [sp, #0x4]
700b17c6: 2104         	movs	r1, #0x4
700b17c8: f002 fe8a    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2d14
700b17cc: b1b0         	cbz	r0, 0x700b17fc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x2c
700b17ce: e7ff         	b	0x700b17d0 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x30> @ imm = #-0x2
700b17d0: 9801         	ldr	r0, [sp, #0x4]
700b17d2: 2108         	movs	r1, #0x8
700b17d4: f002 fe84    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2d08
700b17d8: b180         	cbz	r0, 0x700b17fc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x20
700b17da: e7ff         	b	0x700b17dc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x3c> @ imm = #-0x2
700b17dc: 9801         	ldr	r0, [sp, #0x4]
700b17de: 2110         	movs	r1, #0x10
700b17e0: f002 fe7e    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2cfc
700b17e4: b950         	cbnz	r0, 0x700b17fc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x14
700b17e6: e7ff         	b	0x700b17e8 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x48> @ imm = #-0x2
700b17e8: 9801         	ldr	r0, [sp, #0x4]
700b17ea: 2120         	movs	r1, #0x20
700b17ec: f002 fe78    	bl	0x700b44e0 <Sciclient_rmParamIsValid> @ imm = #0x2cf0
700b17f0: b920         	cbnz	r0, 0x700b17fc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x8
700b17f2: e7ff         	b	0x700b17f4 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x54> @ imm = #-0x2
700b17f4: 2001         	movs	r0, #0x1
700b17f6: f88d 0003    	strb.w	r0, [sp, #0x3]
700b17fa: e7ff         	b	0x700b17fc <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #-0x2
700b17fc: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1800: f000 0001    	and	r0, r0, #0x1
700b1804: b002         	add	sp, #0x8
700b1806: bd80         	pop	{r7, pc}
		...

700b1810 <UART_divisorValCompute>:
700b1810: b580         	push	{r7, lr}
700b1812: b088         	sub	sp, #0x20
700b1814: 9007         	str	r0, [sp, #0x1c]
700b1816: 9106         	str	r1, [sp, #0x18]
700b1818: 9205         	str	r2, [sp, #0x14]
700b181a: 9304         	str	r3, [sp, #0x10]
700b181c: 2000         	movs	r0, #0x0
700b181e: 9003         	str	r0, [sp, #0xc]
700b1820: 9805         	ldr	r0, [sp, #0x14]
700b1822: f000 0007    	and	r0, r0, #0x7
700b1826: 9002         	str	r0, [sp, #0x8]
700b1828: 9802         	ldr	r0, [sp, #0x8]
700b182a: 9001         	str	r0, [sp, #0x4]
700b182c: 2805         	cmp	r0, #0x5
700b182e: d81f         	bhi	0x700b1870 <UART_divisorValCompute+0x60> @ imm = #0x3e
700b1830: 9901         	ldr	r1, [sp, #0x4]
700b1832: e8df f001    	tbb	[pc, r1]
700b1836: 03 03 1d 0a  	.word	0x0a1d0303
700b183a: 12 1a        	.short	0x1a12
700b183c: 9807         	ldr	r0, [sp, #0x1c]
700b183e: 9906         	ldr	r1, [sp, #0x18]
700b1840: 0109         	lsls	r1, r1, #0x4
700b1842: f003 fb95    	bl	0x700b4f70 <UART_divideRoundCloset> @ imm = #0x372a
700b1846: 9003         	str	r0, [sp, #0xc]
700b1848: e013         	b	0x700b1872 <UART_divisorValCompute+0x62> @ imm = #0x26
700b184a: 9807         	ldr	r0, [sp, #0x1c]
700b184c: 9906         	ldr	r1, [sp, #0x18]
700b184e: 220d         	movs	r2, #0xd
700b1850: 4351         	muls	r1, r2, r1
700b1852: f003 fb8d    	bl	0x700b4f70 <UART_divideRoundCloset> @ imm = #0x371a
700b1856: 9003         	str	r0, [sp, #0xc]
700b1858: e00b         	b	0x700b1872 <UART_divisorValCompute+0x62> @ imm = #0x16
700b185a: 9807         	ldr	r0, [sp, #0x1c]
700b185c: 9904         	ldr	r1, [sp, #0x10]
700b185e: 9a06         	ldr	r2, [sp, #0x18]
700b1860: 4351         	muls	r1, r2, r1
700b1862: f003 fb85    	bl	0x700b4f70 <UART_divideRoundCloset> @ imm = #0x370a
700b1866: 9003         	str	r0, [sp, #0xc]
700b1868: e003         	b	0x700b1872 <UART_divisorValCompute+0x62> @ imm = #0x6
700b186a: 2000         	movs	r0, #0x0
700b186c: 9003         	str	r0, [sp, #0xc]
700b186e: e000         	b	0x700b1872 <UART_divisorValCompute+0x62> @ imm = #0x0
700b1870: e7ff         	b	0x700b1872 <UART_divisorValCompute+0x62> @ imm = #-0x2
700b1872: 9803         	ldr	r0, [sp, #0xc]
700b1874: b008         	add	sp, #0x20
700b1876: bd80         	pop	{r7, pc}
		...

700b1880 <_txe_semaphore_get>:
700b1880: b580         	push	{r7, lr}
700b1882: b084         	sub	sp, #0x10
700b1884: 9003         	str	r0, [sp, #0xc]
700b1886: 9102         	str	r1, [sp, #0x8]
700b1888: 2000         	movs	r0, #0x0
700b188a: 9001         	str	r0, [sp, #0x4]
700b188c: 9803         	ldr	r0, [sp, #0xc]
700b188e: b918         	cbnz	r0, 0x700b1898 <_txe_semaphore_get+0x18> @ imm = #0x6
700b1890: e7ff         	b	0x700b1892 <_txe_semaphore_get+0x12> @ imm = #-0x2
700b1892: 200c         	movs	r0, #0xc
700b1894: 9001         	str	r0, [sp, #0x4]
700b1896: e01b         	b	0x700b18d0 <_txe_semaphore_get+0x50> @ imm = #0x36
700b1898: 9803         	ldr	r0, [sp, #0xc]
700b189a: 6800         	ldr	r0, [r0]
700b189c: f644 5141    	movw	r1, #0x4d41
700b18a0: f2c5 3145    	movt	r1, #0x5345
700b18a4: 4288         	cmp	r0, r1
700b18a6: d003         	beq	0x700b18b0 <_txe_semaphore_get+0x30> @ imm = #0x6
700b18a8: e7ff         	b	0x700b18aa <_txe_semaphore_get+0x2a> @ imm = #-0x2
700b18aa: 200c         	movs	r0, #0xc
700b18ac: 9001         	str	r0, [sp, #0x4]
700b18ae: e00e         	b	0x700b18ce <_txe_semaphore_get+0x4e> @ imm = #0x1c
700b18b0: 9802         	ldr	r0, [sp, #0x8]
700b18b2: b158         	cbz	r0, 0x700b18cc <_txe_semaphore_get+0x4c> @ imm = #0x16
700b18b4: e7ff         	b	0x700b18b6 <_txe_semaphore_get+0x36> @ imm = #-0x2
700b18b6: f248 1038    	movw	r0, #0x8138
700b18ba: f2c7 000b    	movt	r0, #0x700b
700b18be: 6800         	ldr	r0, [r0]
700b18c0: b118         	cbz	r0, 0x700b18ca <_txe_semaphore_get+0x4a> @ imm = #0x6
700b18c2: e7ff         	b	0x700b18c4 <_txe_semaphore_get+0x44> @ imm = #-0x2
700b18c4: 2004         	movs	r0, #0x4
700b18c6: 9001         	str	r0, [sp, #0x4]
700b18c8: e7ff         	b	0x700b18ca <_txe_semaphore_get+0x4a> @ imm = #-0x2
700b18ca: e7ff         	b	0x700b18cc <_txe_semaphore_get+0x4c> @ imm = #-0x2
700b18cc: e7ff         	b	0x700b18ce <_txe_semaphore_get+0x4e> @ imm = #-0x2
700b18ce: e7ff         	b	0x700b18d0 <_txe_semaphore_get+0x50> @ imm = #-0x2
700b18d0: 9801         	ldr	r0, [sp, #0x4]
700b18d2: b930         	cbnz	r0, 0x700b18e2 <_txe_semaphore_get+0x62> @ imm = #0xc
700b18d4: e7ff         	b	0x700b18d6 <_txe_semaphore_get+0x56> @ imm = #-0x2
700b18d6: 9803         	ldr	r0, [sp, #0xc]
700b18d8: 9902         	ldr	r1, [sp, #0x8]
700b18da: f7fa fd91    	bl	0x700ac400 <_tx_semaphore_get> @ imm = #-0x54de
700b18de: 9001         	str	r0, [sp, #0x4]
700b18e0: e7ff         	b	0x700b18e2 <_txe_semaphore_get+0x62> @ imm = #-0x2
700b18e2: 9801         	ldr	r0, [sp, #0x4]
700b18e4: b004         	add	sp, #0x10
700b18e6: bd80         	pop	{r7, pc}

700b18e8 <atoi>:
700b18e8: e59f105c     	ldr	r1, [pc, #0x5c]         @ 0x700b194c <atoi+0x64>
700b18ec: e4d02001     	ldrb	r2, [r0], #1
700b18f0: e0813002     	add	r3, r1, r2
700b18f4: e5d33001     	ldrb	r3, [r3, #0x1]
700b18f8: e3130010     	tst	r3, #16
700b18fc: 1afffffa     	bne	0x700b18ec <atoi+0x4>   @ imm = #-0x18
700b1900: e3a01000     	mov	r1, #0
700b1904: e352002b     	cmp	r2, #43
700b1908: 1352002d     	cmpne	r2, #45
700b190c: 0a000002     	beq	0x700b191c <atoi+0x34>  @ imm = #0x8
700b1910: e2400001     	sub	r0, r0, #1
700b1914: e1a03002     	mov	r3, r2
700b1918: ea000000     	b	0x700b1920 <atoi+0x38>  @ imm = #0x0
700b191c: e5d03000     	ldrb	r3, [r0]
700b1920: e2433030     	sub	r3, r3, #48
700b1924: e3530009     	cmp	r3, #9
700b1928: 8a000003     	bhi	0x700b193c <atoi+0x54>  @ imm = #0xc
700b192c: e0811101     	add	r1, r1, r1, lsl #2
700b1930: e2800001     	add	r0, r0, #1
700b1934: e0831081     	add	r1, r3, r1, lsl #1
700b1938: eafffff7     	b	0x700b191c <atoi+0x34>  @ imm = #-0x24
700b193c: e352002d     	cmp	r2, #45
700b1940: 02611000     	rsbeq	r1, r1, #0
700b1944: e1a00001     	mov	r0, r1
700b1948: e12fff1e     	bx	lr
700b194c: e0 6d 0b 70  	.word	0x700b6de0

700b1950 <CSL_udmapCppi5SetIds>:
700b1950: b085         	sub	sp, #0x14
700b1952: 9004         	str	r0, [sp, #0x10]
700b1954: 9103         	str	r1, [sp, #0xc]
700b1956: 9202         	str	r2, [sp, #0x8]
700b1958: 9301         	str	r3, [sp, #0x4]
700b195a: 9803         	ldr	r0, [sp, #0xc]
700b195c: 2803         	cmp	r0, #0x3
700b195e: d114         	bne	0x700b198a <CSL_udmapCppi5SetIds+0x3a> @ imm = #0x28
700b1960: e7ff         	b	0x700b1962 <CSL_udmapCppi5SetIds+0x12> @ imm = #-0x2
700b1962: 9804         	ldr	r0, [sp, #0x10]
700b1964: 6840         	ldr	r0, [r0, #0x4]
700b1966: 9000         	str	r0, [sp]
700b1968: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b196c: 0600         	lsls	r0, r0, #0x18
700b196e: 9000         	str	r0, [sp]
700b1970: 9802         	ldr	r0, [sp, #0x8]
700b1972: 9901         	ldr	r1, [sp, #0x4]
700b1974: f36f 319f    	bfc	r1, #14, #18
700b1978: f360 3197    	bfi	r1, r0, #14, #10
700b197c: 9800         	ldr	r0, [sp]
700b197e: 4308         	orrs	r0, r1
700b1980: 9000         	str	r0, [sp]
700b1982: 9800         	ldr	r0, [sp]
700b1984: 9904         	ldr	r1, [sp, #0x10]
700b1986: 6048         	str	r0, [r1, #0x4]
700b1988: e013         	b	0x700b19b2 <CSL_udmapCppi5SetIds+0x62> @ imm = #0x26
700b198a: 9804         	ldr	r0, [sp, #0x10]
700b198c: 6840         	ldr	r0, [r0, #0x4]
700b198e: 9000         	str	r0, [sp]
700b1990: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1994: 0600         	lsls	r0, r0, #0x18
700b1996: 9000         	str	r0, [sp]
700b1998: 9802         	ldr	r0, [sp, #0x8]
700b199a: 9901         	ldr	r1, [sp, #0x4]
700b199c: f36f 319f    	bfc	r1, #14, #18
700b19a0: f360 3197    	bfi	r1, r0, #14, #10
700b19a4: 9800         	ldr	r0, [sp]
700b19a6: 4308         	orrs	r0, r1
700b19a8: 9000         	str	r0, [sp]
700b19aa: 9800         	ldr	r0, [sp]
700b19ac: 9904         	ldr	r1, [sp, #0x10]
700b19ae: 6048         	str	r0, [r1, #0x4]
700b19b0: e7ff         	b	0x700b19b2 <CSL_udmapCppi5SetIds+0x62> @ imm = #-0x2
700b19b2: b005         	add	sp, #0x14
700b19b4: 4770         	bx	lr
		...
700b19be: 0000         	movs	r0, r0

700b19c0 <Sciclient_rmIrGetInst>:
700b19c0: b083         	sub	sp, #0xc
700b19c2: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b19c6: 2000         	movs	r0, #0x0
700b19c8: 9001         	str	r0, [sp, #0x4]
700b19ca: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b19ce: e7ff         	b	0x700b19d0 <Sciclient_rmIrGetInst+0x10> @ imm = #-0x2
700b19d0: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b19d4: 2803         	cmp	r0, #0x3
700b19d6: dc22         	bgt	0x700b1a1e <Sciclient_rmIrGetInst+0x5e> @ imm = #0x44
700b19d8: e7ff         	b	0x700b19da <Sciclient_rmIrGetInst+0x1a> @ imm = #-0x2
700b19da: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b19de: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b19e2: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b19e6: f647 7144    	movw	r1, #0x7f44
700b19ea: f2c7 010b    	movt	r1, #0x700b
700b19ee: f831 1032    	ldrh.w	r1, [r1, r2, lsl #3]
700b19f2: 4288         	cmp	r0, r1
700b19f4: d10c         	bne	0x700b1a10 <Sciclient_rmIrGetInst+0x50> @ imm = #0x18
700b19f6: e7ff         	b	0x700b19f8 <Sciclient_rmIrGetInst+0x38> @ imm = #-0x2
700b19f8: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b19fc: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b1a00: f647 7044    	movw	r0, #0x7f44
700b1a04: f2c7 000b    	movt	r0, #0x700b
700b1a08: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b1a0c: 9001         	str	r0, [sp, #0x4]
700b1a0e: e006         	b	0x700b1a1e <Sciclient_rmIrGetInst+0x5e> @ imm = #0xc
700b1a10: e7ff         	b	0x700b1a12 <Sciclient_rmIrGetInst+0x52> @ imm = #-0x2
700b1a12: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b1a16: 3001         	adds	r0, #0x1
700b1a18: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b1a1c: e7d8         	b	0x700b19d0 <Sciclient_rmIrGetInst+0x10> @ imm = #-0x50
700b1a1e: 9801         	ldr	r0, [sp, #0x4]
700b1a20: b003         	add	sp, #0xc
700b1a22: 4770         	bx	lr
		...

700b1a30 <UART_fifoRegisterWrite>:
700b1a30: b580         	push	{r7, lr}
700b1a32: b088         	sub	sp, #0x20
700b1a34: 9007         	str	r0, [sp, #0x1c]
700b1a36: 9106         	str	r1, [sp, #0x18]
700b1a38: 2000         	movs	r0, #0x0
700b1a3a: 9001         	str	r0, [sp, #0x4]
700b1a3c: 9002         	str	r0, [sp, #0x8]
700b1a3e: 9807         	ldr	r0, [sp, #0x1c]
700b1a40: 2180         	movs	r1, #0x80
700b1a42: f000 fd85    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #0xb0a
700b1a46: 9901         	ldr	r1, [sp, #0x4]
700b1a48: 9003         	str	r0, [sp, #0xc]
700b1a4a: 9807         	ldr	r0, [sp, #0x1c]
700b1a4c: f7f9 fc40    	bl	0x700ab2d0 <UART_divisorLatchWrite> @ imm = #-0x6780
700b1a50: 9005         	str	r0, [sp, #0x14]
700b1a52: 9807         	ldr	r0, [sp, #0x1c]
700b1a54: f002 f89c    	bl	0x700b3b90 <UART_enhanFuncEnable> @ imm = #0x2138
700b1a58: 9004         	str	r0, [sp, #0x10]
700b1a5a: 9807         	ldr	r0, [sp, #0x1c]
700b1a5c: 3008         	adds	r0, #0x8
700b1a5e: 9906         	ldr	r1, [sp, #0x18]
700b1a60: f003 fbc6    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x378c
700b1a64: e7ff         	b	0x700b1a66 <UART_fifoRegisterWrite+0x36> @ imm = #-0x2
700b1a66: 9802         	ldr	r0, [sp, #0x8]
700b1a68: b928         	cbnz	r0, 0x700b1a76 <UART_fifoRegisterWrite+0x46> @ imm = #0xa
700b1a6a: e7ff         	b	0x700b1a6c <UART_fifoRegisterWrite+0x3c> @ imm = #-0x2
700b1a6c: 9807         	ldr	r0, [sp, #0x1c]
700b1a6e: f002 f86f    	bl	0x700b3b50 <UART_IsTxRxFifoEmpty> @ imm = #0x20de
700b1a72: 9002         	str	r0, [sp, #0x8]
700b1a74: e7f7         	b	0x700b1a66 <UART_fifoRegisterWrite+0x36> @ imm = #-0x12
700b1a76: 9807         	ldr	r0, [sp, #0x1c]
700b1a78: 9904         	ldr	r1, [sp, #0x10]
700b1a7a: f002 fb29    	bl	0x700b40d0 <UART_enhanFuncBitValRestore> @ imm = #0x2652
700b1a7e: 9807         	ldr	r0, [sp, #0x1c]
700b1a80: 9905         	ldr	r1, [sp, #0x14]
700b1a82: f7f9 fc25    	bl	0x700ab2d0 <UART_divisorLatchWrite> @ imm = #-0x67b6
700b1a86: 9807         	ldr	r0, [sp, #0x1c]
700b1a88: 300c         	adds	r0, #0xc
700b1a8a: 9903         	ldr	r1, [sp, #0xc]
700b1a8c: f003 fbb0    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x3760
700b1a90: b008         	add	sp, #0x20
700b1a92: bd80         	pop	{r7, pc}
		...

700b1aa0 <UART_lld_deInitDma>:
700b1aa0: b580         	push	{r7, lr}
700b1aa2: b084         	sub	sp, #0x10
700b1aa4: 9003         	str	r0, [sp, #0xc]
700b1aa6: 2000         	movs	r0, #0x0
700b1aa8: 9002         	str	r0, [sp, #0x8]
700b1aaa: 9803         	ldr	r0, [sp, #0xc]
700b1aac: b318         	cbz	r0, 0x700b1af6 <UART_lld_deInitDma+0x56> @ imm = #0x46
700b1aae: e7ff         	b	0x700b1ab0 <UART_lld_deInitDma+0x10> @ imm = #-0x2
700b1ab0: 9903         	ldr	r1, [sp, #0xc]
700b1ab2: 2002         	movs	r0, #0x2
700b1ab4: 6548         	str	r0, [r1, #0x54]
700b1ab6: 9803         	ldr	r0, [sp, #0xc]
700b1ab8: f7fe fc3a    	bl	0x700b0330 <UART_lld_flushTxFifo> @ imm = #-0x178c
700b1abc: 9002         	str	r0, [sp, #0x8]
700b1abe: 9802         	ldr	r0, [sp, #0x8]
700b1ac0: b9a0         	cbnz	r0, 0x700b1aec <UART_lld_deInitDma+0x4c> @ imm = #0x28
700b1ac2: e7ff         	b	0x700b1ac4 <UART_lld_deInitDma+0x24> @ imm = #-0x2
700b1ac4: 9803         	ldr	r0, [sp, #0xc]
700b1ac6: 6800         	ldr	r0, [r0]
700b1ac8: 2107         	movs	r1, #0x7
700b1aca: 9101         	str	r1, [sp, #0x4]
700b1acc: f7fa ff48    	bl	0x700ac960 <UART_intrDisable> @ imm = #-0x5170
700b1ad0: 9803         	ldr	r0, [sp, #0xc]
700b1ad2: 6800         	ldr	r0, [r0]
700b1ad4: 2102         	movs	r1, #0x2
700b1ad6: f002 fd4b    	bl	0x700b4570 <UART_intr2Disable> @ imm = #0x2a96
700b1ada: 9901         	ldr	r1, [sp, #0x4]
700b1adc: 9803         	ldr	r0, [sp, #0xc]
700b1ade: 6800         	ldr	r0, [r0]
700b1ae0: f002 fd8e    	bl	0x700b4600 <UART_operatingModeSelect> @ imm = #0x2b1c
700b1ae4: 9903         	ldr	r1, [sp, #0xc]
700b1ae6: 2000         	movs	r0, #0x0
700b1ae8: 6548         	str	r0, [r1, #0x54]
700b1aea: e7ff         	b	0x700b1aec <UART_lld_deInitDma+0x4c> @ imm = #-0x2
700b1aec: 9803         	ldr	r0, [sp, #0xc]
700b1aee: f002 f86f    	bl	0x700b3bd0 <UART_lld_dmaDeInit> @ imm = #0x20de
700b1af2: 9002         	str	r0, [sp, #0x8]
700b1af4: e003         	b	0x700b1afe <UART_lld_deInitDma+0x5e> @ imm = #0x6
700b1af6: f06f 0002    	mvn	r0, #0x2
700b1afa: 9002         	str	r0, [sp, #0x8]
700b1afc: e7ff         	b	0x700b1afe <UART_lld_deInitDma+0x5e> @ imm = #-0x2
700b1afe: 9802         	ldr	r0, [sp, #0x8]
700b1b00: b004         	add	sp, #0x10
700b1b02: bd80         	pop	{r7, pc}
		...

700b1b10 <Udma_rmFreeEvent>:
700b1b10: b580         	push	{r7, lr}
700b1b12: b088         	sub	sp, #0x20
700b1b14: 9007         	str	r0, [sp, #0x1c]
700b1b16: 9106         	str	r1, [sp, #0x18]
700b1b18: 9806         	ldr	r0, [sp, #0x18]
700b1b1a: f500 70ea    	add.w	r0, r0, #0x1d4
700b1b1e: 9001         	str	r0, [sp, #0x4]
700b1b20: 9806         	ldr	r0, [sp, #0x18]
700b1b22: f500 609f    	add.w	r0, r0, #0x4f8
700b1b26: f04f 31ff    	mov.w	r1, #0xffffffff
700b1b2a: f000 fc21    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x842
700b1b2e: 9807         	ldr	r0, [sp, #0x1c]
700b1b30: 9901         	ldr	r1, [sp, #0x4]
700b1b32: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b1b36: 1a40         	subs	r0, r0, r1
700b1b38: 9005         	str	r0, [sp, #0x14]
700b1b3a: 9805         	ldr	r0, [sp, #0x14]
700b1b3c: 0940         	lsrs	r0, r0, #0x5
700b1b3e: 9004         	str	r0, [sp, #0x10]
700b1b40: 9805         	ldr	r0, [sp, #0x14]
700b1b42: 9904         	ldr	r1, [sp, #0x10]
700b1b44: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1b48: 9003         	str	r0, [sp, #0xc]
700b1b4a: 9903         	ldr	r1, [sp, #0xc]
700b1b4c: 2001         	movs	r0, #0x1
700b1b4e: 4088         	lsls	r0, r1
700b1b50: 9002         	str	r0, [sp, #0x8]
700b1b52: 9a02         	ldr	r2, [sp, #0x8]
700b1b54: 9806         	ldr	r0, [sp, #0x18]
700b1b56: 9904         	ldr	r1, [sp, #0x10]
700b1b58: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1b5c: f8d1 0424    	ldr.w	r0, [r1, #0x424]
700b1b60: 4310         	orrs	r0, r2
700b1b62: f8c1 0424    	str.w	r0, [r1, #0x424]
700b1b66: 9806         	ldr	r0, [sp, #0x18]
700b1b68: f500 609f    	add.w	r0, r0, #0x4f8
700b1b6c: f001 fc90    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x1920
700b1b70: b008         	add	sp, #0x20
700b1b72: bd80         	pop	{r7, pc}
		...

700b1b80 <Udma_rmFreeIrIntr>:
700b1b80: b580         	push	{r7, lr}
700b1b82: b088         	sub	sp, #0x20
700b1b84: 9007         	str	r0, [sp, #0x1c]
700b1b86: 9106         	str	r1, [sp, #0x18]
700b1b88: 9806         	ldr	r0, [sp, #0x18]
700b1b8a: f500 70ea    	add.w	r0, r0, #0x1d4
700b1b8e: 9001         	str	r0, [sp, #0x4]
700b1b90: 9806         	ldr	r0, [sp, #0x18]
700b1b92: f500 609f    	add.w	r0, r0, #0x4f8
700b1b96: f04f 31ff    	mov.w	r1, #0xffffffff
700b1b9a: f000 fbe9    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x7d2
700b1b9e: 9807         	ldr	r0, [sp, #0x1c]
700b1ba0: 9901         	ldr	r1, [sp, #0x4]
700b1ba2: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700b1ba6: 1a40         	subs	r0, r0, r1
700b1ba8: 9005         	str	r0, [sp, #0x14]
700b1baa: 9805         	ldr	r0, [sp, #0x14]
700b1bac: 0940         	lsrs	r0, r0, #0x5
700b1bae: 9004         	str	r0, [sp, #0x10]
700b1bb0: 9805         	ldr	r0, [sp, #0x14]
700b1bb2: 9904         	ldr	r1, [sp, #0x10]
700b1bb4: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1bb8: 9003         	str	r0, [sp, #0xc]
700b1bba: 9903         	ldr	r1, [sp, #0xc]
700b1bbc: 2001         	movs	r0, #0x1
700b1bbe: 4088         	lsls	r0, r1
700b1bc0: 9002         	str	r0, [sp, #0x8]
700b1bc2: 9a02         	ldr	r2, [sp, #0x8]
700b1bc4: 9806         	ldr	r0, [sp, #0x18]
700b1bc6: 9904         	ldr	r1, [sp, #0x10]
700b1bc8: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1bcc: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700b1bd0: 4310         	orrs	r0, r2
700b1bd2: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700b1bd6: 9806         	ldr	r0, [sp, #0x18]
700b1bd8: f500 609f    	add.w	r0, r0, #0x4f8
700b1bdc: f001 fc58    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x18b0
700b1be0: b008         	add	sp, #0x20
700b1be2: bd80         	pop	{r7, pc}
		...

700b1bf0 <Udma_rmFreeVintr>:
700b1bf0: b580         	push	{r7, lr}
700b1bf2: b088         	sub	sp, #0x20
700b1bf4: 9007         	str	r0, [sp, #0x1c]
700b1bf6: 9106         	str	r1, [sp, #0x18]
700b1bf8: 9806         	ldr	r0, [sp, #0x18]
700b1bfa: f500 70ea    	add.w	r0, r0, #0x1d4
700b1bfe: 9001         	str	r0, [sp, #0x4]
700b1c00: 9806         	ldr	r0, [sp, #0x18]
700b1c02: f500 609f    	add.w	r0, r0, #0x4f8
700b1c06: f04f 31ff    	mov.w	r1, #0xffffffff
700b1c0a: f000 fbb1    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x762
700b1c0e: 9807         	ldr	r0, [sp, #0x1c]
700b1c10: 9901         	ldr	r1, [sp, #0x4]
700b1c12: f8d1 10e0    	ldr.w	r1, [r1, #0xe0]
700b1c16: 1a40         	subs	r0, r0, r1
700b1c18: 9005         	str	r0, [sp, #0x14]
700b1c1a: 9805         	ldr	r0, [sp, #0x14]
700b1c1c: 0940         	lsrs	r0, r0, #0x5
700b1c1e: 9004         	str	r0, [sp, #0x10]
700b1c20: 9805         	ldr	r0, [sp, #0x14]
700b1c22: 9904         	ldr	r1, [sp, #0x10]
700b1c24: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1c28: 9003         	str	r0, [sp, #0xc]
700b1c2a: 9903         	ldr	r1, [sp, #0xc]
700b1c2c: 2001         	movs	r0, #0x1
700b1c2e: 4088         	lsls	r0, r1
700b1c30: 9002         	str	r0, [sp, #0x8]
700b1c32: 9a02         	ldr	r2, [sp, #0x8]
700b1c34: 9806         	ldr	r0, [sp, #0x18]
700b1c36: 9904         	ldr	r1, [sp, #0x10]
700b1c38: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1c3c: f8d1 04a4    	ldr.w	r0, [r1, #0x4a4]
700b1c40: 4310         	orrs	r0, r2
700b1c42: f8c1 04a4    	str.w	r0, [r1, #0x4a4]
700b1c46: 9806         	ldr	r0, [sp, #0x18]
700b1c48: f500 609f    	add.w	r0, r0, #0x4f8
700b1c4c: f001 fc20    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x1840
700b1c50: b008         	add	sp, #0x20
700b1c52: bd80         	pop	{r7, pc}
		...

700b1c60 <UdmaEventPrms_init>:
700b1c60: b082         	sub	sp, #0x8
700b1c62: 9001         	str	r0, [sp, #0x4]
700b1c64: 9801         	ldr	r0, [sp, #0x4]
700b1c66: b350         	cbz	r0, 0x700b1cbe <UdmaEventPrms_init+0x5e> @ imm = #0x54
700b1c68: e7ff         	b	0x700b1c6a <UdmaEventPrms_init+0xa> @ imm = #-0x2
700b1c6a: 9801         	ldr	r0, [sp, #0x4]
700b1c6c: 2101         	movs	r1, #0x1
700b1c6e: 6001         	str	r1, [r0]
700b1c70: 9a01         	ldr	r2, [sp, #0x4]
700b1c72: 2002         	movs	r0, #0x2
700b1c74: 6050         	str	r0, [r2, #0x4]
700b1c76: 9a01         	ldr	r2, [sp, #0x4]
700b1c78: 2000         	movs	r0, #0x0
700b1c7a: 9000         	str	r0, [sp]
700b1c7c: 6090         	str	r0, [r2, #0x8]
700b1c7e: 9a01         	ldr	r2, [sp, #0x4]
700b1c80: 60d0         	str	r0, [r2, #0xc]
700b1c82: 9a01         	ldr	r2, [sp, #0x4]
700b1c84: 6110         	str	r0, [r2, #0x10]
700b1c86: 9a01         	ldr	r2, [sp, #0x4]
700b1c88: 6150         	str	r0, [r2, #0x14]
700b1c8a: 9a01         	ldr	r2, [sp, #0x4]
700b1c8c: 6191         	str	r1, [r2, #0x18]
700b1c8e: 9901         	ldr	r1, [sp, #0x4]
700b1c90: 61c8         	str	r0, [r1, #0x1c]
700b1c92: 9a01         	ldr	r2, [sp, #0x4]
700b1c94: 2101         	movs	r1, #0x1
700b1c96: f6cf 71ff    	movt	r1, #0xffff
700b1c9a: 6211         	str	r1, [r2, #0x20]
700b1c9c: 9901         	ldr	r1, [sp, #0x4]
700b1c9e: 6248         	str	r0, [r1, #0x24]
700b1ca0: 9901         	ldr	r1, [sp, #0x4]
700b1ca2: 6288         	str	r0, [r1, #0x28]
700b1ca4: 9901         	ldr	r1, [sp, #0x4]
700b1ca6: 6348         	str	r0, [r1, #0x34]
700b1ca8: 6308         	str	r0, [r1, #0x30]
700b1caa: 9901         	ldr	r1, [sp, #0x4]
700b1cac: f64f 70ff    	movw	r0, #0xffff
700b1cb0: 6388         	str	r0, [r1, #0x38]
700b1cb2: 9901         	ldr	r1, [sp, #0x4]
700b1cb4: 2000         	movs	r0, #0x0
700b1cb6: f6cf 70ff    	movt	r0, #0xffff
700b1cba: 63c8         	str	r0, [r1, #0x3c]
700b1cbc: e7ff         	b	0x700b1cbe <UdmaEventPrms_init+0x5e> @ imm = #-0x2
700b1cbe: b002         	add	sp, #0x8
700b1cc0: 4770         	bx	lr
		...
700b1cce: 0000         	movs	r0, r0

700b1cd0 <Udma_rmFreeBlkCopyCh>:
700b1cd0: b580         	push	{r7, lr}
700b1cd2: b088         	sub	sp, #0x20
700b1cd4: 9007         	str	r0, [sp, #0x1c]
700b1cd6: 9106         	str	r1, [sp, #0x18]
700b1cd8: 9806         	ldr	r0, [sp, #0x18]
700b1cda: f500 70ea    	add.w	r0, r0, #0x1d4
700b1cde: 9001         	str	r0, [sp, #0x4]
700b1ce0: 9806         	ldr	r0, [sp, #0x18]
700b1ce2: f500 609f    	add.w	r0, r0, #0x4f8
700b1ce6: f04f 31ff    	mov.w	r1, #0xffffffff
700b1cea: f000 fb41    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x682
700b1cee: 9807         	ldr	r0, [sp, #0x1c]
700b1cf0: 9901         	ldr	r1, [sp, #0x4]
700b1cf2: 6909         	ldr	r1, [r1, #0x10]
700b1cf4: 1a40         	subs	r0, r0, r1
700b1cf6: 9005         	str	r0, [sp, #0x14]
700b1cf8: 9805         	ldr	r0, [sp, #0x14]
700b1cfa: 0940         	lsrs	r0, r0, #0x5
700b1cfc: 9004         	str	r0, [sp, #0x10]
700b1cfe: 9805         	ldr	r0, [sp, #0x14]
700b1d00: 9904         	ldr	r1, [sp, #0x10]
700b1d02: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1d06: 9003         	str	r0, [sp, #0xc]
700b1d08: 9903         	ldr	r1, [sp, #0xc]
700b1d0a: 2001         	movs	r0, #0x1
700b1d0c: 4088         	lsls	r0, r1
700b1d0e: 9002         	str	r0, [sp, #0x8]
700b1d10: 9a02         	ldr	r2, [sp, #0x8]
700b1d12: 9806         	ldr	r0, [sp, #0x18]
700b1d14: 9904         	ldr	r1, [sp, #0x10]
700b1d16: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1d1a: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700b1d1e: 4310         	orrs	r0, r2
700b1d20: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700b1d24: 9806         	ldr	r0, [sp, #0x18]
700b1d26: f500 609f    	add.w	r0, r0, #0x4f8
700b1d2a: f001 fbb1    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x1762
700b1d2e: b008         	add	sp, #0x20
700b1d30: bd80         	pop	{r7, pc}
		...
700b1d3e: 0000         	movs	r0, r0

700b1d40 <Udma_rmFreeBlkCopyHcCh>:
700b1d40: b580         	push	{r7, lr}
700b1d42: b088         	sub	sp, #0x20
700b1d44: 9007         	str	r0, [sp, #0x1c]
700b1d46: 9106         	str	r1, [sp, #0x18]
700b1d48: 9806         	ldr	r0, [sp, #0x18]
700b1d4a: f500 70ea    	add.w	r0, r0, #0x1d4
700b1d4e: 9001         	str	r0, [sp, #0x4]
700b1d50: 9806         	ldr	r0, [sp, #0x18]
700b1d52: f500 609f    	add.w	r0, r0, #0x4f8
700b1d56: f04f 31ff    	mov.w	r1, #0xffffffff
700b1d5a: f000 fb09    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x612
700b1d5e: 9807         	ldr	r0, [sp, #0x1c]
700b1d60: 9901         	ldr	r1, [sp, #0x4]
700b1d62: 6889         	ldr	r1, [r1, #0x8]
700b1d64: 1a40         	subs	r0, r0, r1
700b1d66: 9005         	str	r0, [sp, #0x14]
700b1d68: 9805         	ldr	r0, [sp, #0x14]
700b1d6a: 0940         	lsrs	r0, r0, #0x5
700b1d6c: 9004         	str	r0, [sp, #0x10]
700b1d6e: 9805         	ldr	r0, [sp, #0x14]
700b1d70: 9904         	ldr	r1, [sp, #0x10]
700b1d72: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1d76: 9003         	str	r0, [sp, #0xc]
700b1d78: 9903         	ldr	r1, [sp, #0xc]
700b1d7a: 2001         	movs	r0, #0x1
700b1d7c: 4088         	lsls	r0, r1
700b1d7e: 9002         	str	r0, [sp, #0x8]
700b1d80: 9a02         	ldr	r2, [sp, #0x8]
700b1d82: 9806         	ldr	r0, [sp, #0x18]
700b1d84: 9904         	ldr	r1, [sp, #0x10]
700b1d86: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1d8a: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700b1d8e: 4310         	orrs	r0, r2
700b1d90: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700b1d94: 9806         	ldr	r0, [sp, #0x18]
700b1d96: f500 609f    	add.w	r0, r0, #0x4f8
700b1d9a: f001 fb79    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x16f2
700b1d9e: b008         	add	sp, #0x20
700b1da0: bd80         	pop	{r7, pc}
		...
700b1dae: 0000         	movs	r0, r0

700b1db0 <Udma_rmFreeBlkCopyUhcCh>:
700b1db0: b580         	push	{r7, lr}
700b1db2: b088         	sub	sp, #0x20
700b1db4: 9007         	str	r0, [sp, #0x1c]
700b1db6: 9106         	str	r1, [sp, #0x18]
700b1db8: 9806         	ldr	r0, [sp, #0x18]
700b1dba: f500 70ea    	add.w	r0, r0, #0x1d4
700b1dbe: 9001         	str	r0, [sp, #0x4]
700b1dc0: 9806         	ldr	r0, [sp, #0x18]
700b1dc2: f500 609f    	add.w	r0, r0, #0x4f8
700b1dc6: f04f 31ff    	mov.w	r1, #0xffffffff
700b1dca: f000 fad1    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x5a2
700b1dce: 9807         	ldr	r0, [sp, #0x1c]
700b1dd0: 9901         	ldr	r1, [sp, #0x4]
700b1dd2: 6809         	ldr	r1, [r1]
700b1dd4: 1a40         	subs	r0, r0, r1
700b1dd6: 9005         	str	r0, [sp, #0x14]
700b1dd8: 9805         	ldr	r0, [sp, #0x14]
700b1dda: 0940         	lsrs	r0, r0, #0x5
700b1ddc: 9004         	str	r0, [sp, #0x10]
700b1dde: 9805         	ldr	r0, [sp, #0x14]
700b1de0: 9904         	ldr	r1, [sp, #0x10]
700b1de2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1de6: 9003         	str	r0, [sp, #0xc]
700b1de8: 9903         	ldr	r1, [sp, #0xc]
700b1dea: 2001         	movs	r0, #0x1
700b1dec: 4088         	lsls	r0, r1
700b1dee: 9002         	str	r0, [sp, #0x8]
700b1df0: 9a02         	ldr	r2, [sp, #0x8]
700b1df2: 9806         	ldr	r0, [sp, #0x18]
700b1df4: 9904         	ldr	r1, [sp, #0x10]
700b1df6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1dfa: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700b1dfe: 4310         	orrs	r0, r2
700b1e00: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700b1e04: 9806         	ldr	r0, [sp, #0x18]
700b1e06: f500 609f    	add.w	r0, r0, #0x4f8
700b1e0a: f001 fb41    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x1682
700b1e0e: b008         	add	sp, #0x20
700b1e10: bd80         	pop	{r7, pc}
		...
700b1e1e: 0000         	movs	r0, r0

700b1e20 <Udma_rmFreeRxCh>:
700b1e20: b580         	push	{r7, lr}
700b1e22: b088         	sub	sp, #0x20
700b1e24: 9007         	str	r0, [sp, #0x1c]
700b1e26: 9106         	str	r1, [sp, #0x18]
700b1e28: 9806         	ldr	r0, [sp, #0x18]
700b1e2a: f500 70ea    	add.w	r0, r0, #0x1d4
700b1e2e: 9001         	str	r0, [sp, #0x4]
700b1e30: 9806         	ldr	r0, [sp, #0x18]
700b1e32: f500 609f    	add.w	r0, r0, #0x4f8
700b1e36: f04f 31ff    	mov.w	r1, #0xffffffff
700b1e3a: f000 fa99    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x532
700b1e3e: 9807         	ldr	r0, [sp, #0x1c]
700b1e40: 9901         	ldr	r1, [sp, #0x4]
700b1e42: 6c09         	ldr	r1, [r1, #0x40]
700b1e44: 1a40         	subs	r0, r0, r1
700b1e46: 9005         	str	r0, [sp, #0x14]
700b1e48: 9805         	ldr	r0, [sp, #0x14]
700b1e4a: 0940         	lsrs	r0, r0, #0x5
700b1e4c: 9004         	str	r0, [sp, #0x10]
700b1e4e: 9805         	ldr	r0, [sp, #0x14]
700b1e50: 9904         	ldr	r1, [sp, #0x10]
700b1e52: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1e56: 9003         	str	r0, [sp, #0xc]
700b1e58: 9903         	ldr	r1, [sp, #0xc]
700b1e5a: 2001         	movs	r0, #0x1
700b1e5c: 4088         	lsls	r0, r1
700b1e5e: 9002         	str	r0, [sp, #0x8]
700b1e60: 9a02         	ldr	r2, [sp, #0x8]
700b1e62: 9806         	ldr	r0, [sp, #0x18]
700b1e64: 9904         	ldr	r1, [sp, #0x10]
700b1e66: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1e6a: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700b1e6e: 4310         	orrs	r0, r2
700b1e70: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700b1e74: 9806         	ldr	r0, [sp, #0x18]
700b1e76: f500 609f    	add.w	r0, r0, #0x4f8
700b1e7a: f001 fb09    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x1612
700b1e7e: b008         	add	sp, #0x20
700b1e80: bd80         	pop	{r7, pc}
		...
700b1e8e: 0000         	movs	r0, r0

700b1e90 <Udma_rmFreeRxHcCh>:
700b1e90: b580         	push	{r7, lr}
700b1e92: b088         	sub	sp, #0x20
700b1e94: 9007         	str	r0, [sp, #0x1c]
700b1e96: 9106         	str	r1, [sp, #0x18]
700b1e98: 9806         	ldr	r0, [sp, #0x18]
700b1e9a: f500 70ea    	add.w	r0, r0, #0x1d4
700b1e9e: 9001         	str	r0, [sp, #0x4]
700b1ea0: 9806         	ldr	r0, [sp, #0x18]
700b1ea2: f500 609f    	add.w	r0, r0, #0x4f8
700b1ea6: f04f 31ff    	mov.w	r1, #0xffffffff
700b1eaa: f000 fa61    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x4c2
700b1eae: 9807         	ldr	r0, [sp, #0x1c]
700b1eb0: 9901         	ldr	r1, [sp, #0x4]
700b1eb2: 6b89         	ldr	r1, [r1, #0x38]
700b1eb4: 1a40         	subs	r0, r0, r1
700b1eb6: 9005         	str	r0, [sp, #0x14]
700b1eb8: 9805         	ldr	r0, [sp, #0x14]
700b1eba: 0940         	lsrs	r0, r0, #0x5
700b1ebc: 9004         	str	r0, [sp, #0x10]
700b1ebe: 9805         	ldr	r0, [sp, #0x14]
700b1ec0: 9904         	ldr	r1, [sp, #0x10]
700b1ec2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1ec6: 9003         	str	r0, [sp, #0xc]
700b1ec8: 9903         	ldr	r1, [sp, #0xc]
700b1eca: 2001         	movs	r0, #0x1
700b1ecc: 4088         	lsls	r0, r1
700b1ece: 9002         	str	r0, [sp, #0x8]
700b1ed0: 9a02         	ldr	r2, [sp, #0x8]
700b1ed2: 9806         	ldr	r0, [sp, #0x18]
700b1ed4: 9904         	ldr	r1, [sp, #0x10]
700b1ed6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1eda: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700b1ede: 4310         	orrs	r0, r2
700b1ee0: f8c1 031c    	str.w	r0, [r1, #0x31c]
700b1ee4: 9806         	ldr	r0, [sp, #0x18]
700b1ee6: f500 609f    	add.w	r0, r0, #0x4f8
700b1eea: f001 fad1    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x15a2
700b1eee: b008         	add	sp, #0x20
700b1ef0: bd80         	pop	{r7, pc}
		...
700b1efe: 0000         	movs	r0, r0

700b1f00 <Udma_rmFreeRxUhcCh>:
700b1f00: b580         	push	{r7, lr}
700b1f02: b088         	sub	sp, #0x20
700b1f04: 9007         	str	r0, [sp, #0x1c]
700b1f06: 9106         	str	r1, [sp, #0x18]
700b1f08: 9806         	ldr	r0, [sp, #0x18]
700b1f0a: f500 70ea    	add.w	r0, r0, #0x1d4
700b1f0e: 9001         	str	r0, [sp, #0x4]
700b1f10: 9806         	ldr	r0, [sp, #0x18]
700b1f12: f500 609f    	add.w	r0, r0, #0x4f8
700b1f16: f04f 31ff    	mov.w	r1, #0xffffffff
700b1f1a: f000 fa29    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x452
700b1f1e: 9807         	ldr	r0, [sp, #0x1c]
700b1f20: 9901         	ldr	r1, [sp, #0x4]
700b1f22: 6b09         	ldr	r1, [r1, #0x30]
700b1f24: 1a40         	subs	r0, r0, r1
700b1f26: 9005         	str	r0, [sp, #0x14]
700b1f28: 9805         	ldr	r0, [sp, #0x14]
700b1f2a: 0940         	lsrs	r0, r0, #0x5
700b1f2c: 9004         	str	r0, [sp, #0x10]
700b1f2e: 9805         	ldr	r0, [sp, #0x14]
700b1f30: 9904         	ldr	r1, [sp, #0x10]
700b1f32: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1f36: 9003         	str	r0, [sp, #0xc]
700b1f38: 9903         	ldr	r1, [sp, #0xc]
700b1f3a: 2001         	movs	r0, #0x1
700b1f3c: 4088         	lsls	r0, r1
700b1f3e: 9002         	str	r0, [sp, #0x8]
700b1f40: 9a02         	ldr	r2, [sp, #0x8]
700b1f42: 9806         	ldr	r0, [sp, #0x18]
700b1f44: 9904         	ldr	r1, [sp, #0x10]
700b1f46: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1f4a: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700b1f4e: 4310         	orrs	r0, r2
700b1f50: f8c1 0320    	str.w	r0, [r1, #0x320]
700b1f54: 9806         	ldr	r0, [sp, #0x18]
700b1f56: f500 609f    	add.w	r0, r0, #0x4f8
700b1f5a: f001 fa99    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x1532
700b1f5e: b008         	add	sp, #0x20
700b1f60: bd80         	pop	{r7, pc}
		...
700b1f6e: 0000         	movs	r0, r0

700b1f70 <Udma_rmFreeTxCh>:
700b1f70: b580         	push	{r7, lr}
700b1f72: b088         	sub	sp, #0x20
700b1f74: 9007         	str	r0, [sp, #0x1c]
700b1f76: 9106         	str	r1, [sp, #0x18]
700b1f78: 9806         	ldr	r0, [sp, #0x18]
700b1f7a: f500 70ea    	add.w	r0, r0, #0x1d4
700b1f7e: 9001         	str	r0, [sp, #0x4]
700b1f80: 9806         	ldr	r0, [sp, #0x18]
700b1f82: f500 609f    	add.w	r0, r0, #0x4f8
700b1f86: f04f 31ff    	mov.w	r1, #0xffffffff
700b1f8a: f000 f9f1    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x3e2
700b1f8e: 9807         	ldr	r0, [sp, #0x1c]
700b1f90: 9901         	ldr	r1, [sp, #0x4]
700b1f92: 6a89         	ldr	r1, [r1, #0x28]
700b1f94: 1a40         	subs	r0, r0, r1
700b1f96: 9005         	str	r0, [sp, #0x14]
700b1f98: 9805         	ldr	r0, [sp, #0x14]
700b1f9a: 0940         	lsrs	r0, r0, #0x5
700b1f9c: 9004         	str	r0, [sp, #0x10]
700b1f9e: 9805         	ldr	r0, [sp, #0x14]
700b1fa0: 9904         	ldr	r1, [sp, #0x10]
700b1fa2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b1fa6: 9003         	str	r0, [sp, #0xc]
700b1fa8: 9903         	ldr	r1, [sp, #0xc]
700b1faa: 2001         	movs	r0, #0x1
700b1fac: 4088         	lsls	r0, r1
700b1fae: 9002         	str	r0, [sp, #0x8]
700b1fb0: 9a02         	ldr	r2, [sp, #0x8]
700b1fb2: 9806         	ldr	r0, [sp, #0x18]
700b1fb4: 9904         	ldr	r1, [sp, #0x10]
700b1fb6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1fba: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700b1fbe: 4310         	orrs	r0, r2
700b1fc0: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700b1fc4: 9806         	ldr	r0, [sp, #0x18]
700b1fc6: f500 609f    	add.w	r0, r0, #0x4f8
700b1fca: f001 fa61    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x14c2
700b1fce: b008         	add	sp, #0x20
700b1fd0: bd80         	pop	{r7, pc}
		...
700b1fde: 0000         	movs	r0, r0

700b1fe0 <Udma_rmFreeTxHcCh>:
700b1fe0: b580         	push	{r7, lr}
700b1fe2: b088         	sub	sp, #0x20
700b1fe4: 9007         	str	r0, [sp, #0x1c]
700b1fe6: 9106         	str	r1, [sp, #0x18]
700b1fe8: 9806         	ldr	r0, [sp, #0x18]
700b1fea: f500 70ea    	add.w	r0, r0, #0x1d4
700b1fee: 9001         	str	r0, [sp, #0x4]
700b1ff0: 9806         	ldr	r0, [sp, #0x18]
700b1ff2: f500 609f    	add.w	r0, r0, #0x4f8
700b1ff6: f04f 31ff    	mov.w	r1, #0xffffffff
700b1ffa: f000 f9b9    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x372
700b1ffe: 9807         	ldr	r0, [sp, #0x1c]
700b2000: 9901         	ldr	r1, [sp, #0x4]
700b2002: 6a09         	ldr	r1, [r1, #0x20]
700b2004: 1a40         	subs	r0, r0, r1
700b2006: 9005         	str	r0, [sp, #0x14]
700b2008: 9805         	ldr	r0, [sp, #0x14]
700b200a: 0940         	lsrs	r0, r0, #0x5
700b200c: 9004         	str	r0, [sp, #0x10]
700b200e: 9805         	ldr	r0, [sp, #0x14]
700b2010: 9904         	ldr	r1, [sp, #0x10]
700b2012: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2016: 9003         	str	r0, [sp, #0xc]
700b2018: 9903         	ldr	r1, [sp, #0xc]
700b201a: 2001         	movs	r0, #0x1
700b201c: 4088         	lsls	r0, r1
700b201e: 9002         	str	r0, [sp, #0x8]
700b2020: 9a02         	ldr	r2, [sp, #0x8]
700b2022: 9806         	ldr	r0, [sp, #0x18]
700b2024: 9904         	ldr	r1, [sp, #0x10]
700b2026: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b202a: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700b202e: 4310         	orrs	r0, r2
700b2030: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700b2034: 9806         	ldr	r0, [sp, #0x18]
700b2036: f500 609f    	add.w	r0, r0, #0x4f8
700b203a: f001 fa29    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x1452
700b203e: b008         	add	sp, #0x20
700b2040: bd80         	pop	{r7, pc}
		...
700b204e: 0000         	movs	r0, r0

700b2050 <Udma_rmFreeTxUhcCh>:
700b2050: b580         	push	{r7, lr}
700b2052: b088         	sub	sp, #0x20
700b2054: 9007         	str	r0, [sp, #0x1c]
700b2056: 9106         	str	r1, [sp, #0x18]
700b2058: 9806         	ldr	r0, [sp, #0x18]
700b205a: f500 70ea    	add.w	r0, r0, #0x1d4
700b205e: 9001         	str	r0, [sp, #0x4]
700b2060: 9806         	ldr	r0, [sp, #0x18]
700b2062: f500 609f    	add.w	r0, r0, #0x4f8
700b2066: f04f 31ff    	mov.w	r1, #0xffffffff
700b206a: f000 f981    	bl	0x700b2370 <SemaphoreP_pend> @ imm = #0x302
700b206e: 9807         	ldr	r0, [sp, #0x1c]
700b2070: 9901         	ldr	r1, [sp, #0x4]
700b2072: 6989         	ldr	r1, [r1, #0x18]
700b2074: 1a40         	subs	r0, r0, r1
700b2076: 9005         	str	r0, [sp, #0x14]
700b2078: 9805         	ldr	r0, [sp, #0x14]
700b207a: 0940         	lsrs	r0, r0, #0x5
700b207c: 9004         	str	r0, [sp, #0x10]
700b207e: 9805         	ldr	r0, [sp, #0x14]
700b2080: 9904         	ldr	r1, [sp, #0x10]
700b2082: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2086: 9003         	str	r0, [sp, #0xc]
700b2088: 9903         	ldr	r1, [sp, #0xc]
700b208a: 2001         	movs	r0, #0x1
700b208c: 4088         	lsls	r0, r1
700b208e: 9002         	str	r0, [sp, #0x8]
700b2090: 9a02         	ldr	r2, [sp, #0x8]
700b2092: 9806         	ldr	r0, [sp, #0x18]
700b2094: 9904         	ldr	r1, [sp, #0x10]
700b2096: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b209a: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700b209e: 4310         	orrs	r0, r2
700b20a0: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700b20a4: 9806         	ldr	r0, [sp, #0x18]
700b20a6: f500 609f    	add.w	r0, r0, #0x4f8
700b20aa: f001 f9f1    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x13e2
700b20ae: b008         	add	sp, #0x20
700b20b0: bd80         	pop	{r7, pc}
		...
700b20be: 0000         	movs	r0, r0

700b20c0 <tm_thread_create>:
; {
700b20c0: b5b0         	push	{r4, r5, r7, lr}
700b20c2: b086         	sub	sp, #0x18
700b20c4: 4604         	mov	r4, r0
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b20c6: f249 7c14    	movw	r12, #0x9714
700b20ca: f2c7 0c08    	movt	r12, #0x7008
700b20ce: 20b4         	movs	r0, #0xb4
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b20d0: f240 0300    	movw	r3, #0x0
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b20d4: fb04 c000    	mla	r0, r4, r0, r12
700b20d8: f44f 6e03    	mov.w	lr, #0x830
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b20dc: f2c7 0308    	movt	r3, #0x7008
700b20e0: 468c         	mov	r12, r1
;    tm_thread_entry_functions[thread_id] = (void*) entry_function;
700b20e2: f64a 2110    	movw	r1, #0xaa10
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b20e6: fb04 330e    	mla	r3, r4, lr, r3
;    tm_thread_entry_functions[thread_id] = (void*) entry_function;
700b20ea: f2c7 0108    	movt	r1, #0x7008
700b20ee: 2500         	movs	r5, #0x0
700b20f0: f841 2024    	str.w	r2, [r1, r4, lsl #2]
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b20f4: f247 7134    	movw	r1, #0x7734
700b20f8: f644 3221    	movw	r2, #0x4b21
700b20fc: f2c7 010b    	movt	r1, #0x700b
700b2100: f2c7 020b    	movt	r2, #0x700b
700b2104: e9cd 3e00    	strd	r3, lr, [sp]
700b2108: 4623         	mov	r3, r4
700b210a: f8cd c008    	str.w	r12, [sp, #0x8]
700b210e: e9cd c503    	strd	r12, r5, [sp, #12]
700b2112: 9505         	str	r5, [sp, #0x14]
700b2114: f7f4 f90c    	bl	0x700a6330 <_tx_thread_create> @ imm = #-0xbde8
;    if (status == TX_SUCCESS)
700b2118: 2800         	cmp	r0, #0x0
700b211a: bf18         	it	ne
700b211c: 2001         	movne	r0, #0x1
; }
700b211e: b006         	add	sp, #0x18
700b2120: bdb0         	pop	{r4, r5, r7, pc}
		...
700b212e: 0000         	movs	r0, r0

700b2130 <UART_getChar>:
700b2130: b580         	push	{r7, lr}
700b2132: b086         	sub	sp, #0x18
700b2134: 9005         	str	r0, [sp, #0x14]
700b2136: 9104         	str	r1, [sp, #0x10]
700b2138: 2000         	movs	r0, #0x0
700b213a: 9003         	str	r0, [sp, #0xc]
700b213c: 9002         	str	r0, [sp, #0x8]
700b213e: 9805         	ldr	r0, [sp, #0x14]
700b2140: 300c         	adds	r0, #0xc
700b2142: f003 f84d    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x309a
700b2146: 9003         	str	r0, [sp, #0xc]
700b2148: 9805         	ldr	r0, [sp, #0x14]
700b214a: 300c         	adds	r0, #0xc
700b214c: 9000         	str	r0, [sp]
700b214e: f003 f847    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x308e
700b2152: 4601         	mov	r1, r0
700b2154: 9800         	ldr	r0, [sp]
700b2156: f001 017f    	and	r1, r1, #0x7f
700b215a: f003 f849    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x3092
700b215e: 9805         	ldr	r0, [sp, #0x14]
700b2160: 3014         	adds	r0, #0x14
700b2162: f003 f83d    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x307a
700b2166: 07c0         	lsls	r0, r0, #0x1f
700b2168: b150         	cbz	r0, 0x700b2180 <UART_getChar+0x50> @ imm = #0x14
700b216a: e7ff         	b	0x700b216c <UART_getChar+0x3c> @ imm = #-0x2
700b216c: 9805         	ldr	r0, [sp, #0x14]
700b216e: f003 f837    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x306e
700b2172: 9001         	str	r0, [sp, #0x4]
700b2174: 9801         	ldr	r0, [sp, #0x4]
700b2176: 9904         	ldr	r1, [sp, #0x10]
700b2178: 7008         	strb	r0, [r1]
700b217a: 2001         	movs	r0, #0x1
700b217c: 9002         	str	r0, [sp, #0x8]
700b217e: e7ff         	b	0x700b2180 <UART_getChar+0x50> @ imm = #-0x2
700b2180: 9805         	ldr	r0, [sp, #0x14]
700b2182: 300c         	adds	r0, #0xc
700b2184: 9903         	ldr	r1, [sp, #0xc]
700b2186: f003 f833    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x3066
700b218a: 9802         	ldr	r0, [sp, #0x8]
700b218c: b006         	add	sp, #0x18
700b218e: bd80         	pop	{r7, pc}

700b2190 <UART_writeData>:
700b2190: b580         	push	{r7, lr}
700b2192: b086         	sub	sp, #0x18
700b2194: 9005         	str	r0, [sp, #0x14]
700b2196: 9104         	str	r1, [sp, #0x10]
700b2198: 9805         	ldr	r0, [sp, #0x14]
700b219a: 6840         	ldr	r0, [r0, #0x4]
700b219c: 9001         	str	r0, [sp, #0x4]
700b219e: 9804         	ldr	r0, [sp, #0x10]
700b21a0: 9003         	str	r0, [sp, #0xc]
700b21a2: 9803         	ldr	r0, [sp, #0xc]
700b21a4: 9901         	ldr	r1, [sp, #0x4]
700b21a6: 6bc9         	ldr	r1, [r1, #0x3c]
700b21a8: 4288         	cmp	r0, r1
700b21aa: d304         	blo	0x700b21b6 <UART_writeData+0x26> @ imm = #0x8
700b21ac: e7ff         	b	0x700b21ae <UART_writeData+0x1e> @ imm = #-0x2
700b21ae: 9801         	ldr	r0, [sp, #0x4]
700b21b0: 6bc0         	ldr	r0, [r0, #0x3c]
700b21b2: 9003         	str	r0, [sp, #0xc]
700b21b4: e7ff         	b	0x700b21b6 <UART_writeData+0x26> @ imm = #-0x2
700b21b6: 9803         	ldr	r0, [sp, #0xc]
700b21b8: 9002         	str	r0, [sp, #0x8]
700b21ba: e7ff         	b	0x700b21bc <UART_writeData+0x2c> @ imm = #-0x2
700b21bc: 9803         	ldr	r0, [sp, #0xc]
700b21be: b190         	cbz	r0, 0x700b21e6 <UART_writeData+0x56> @ imm = #0x24
700b21c0: e7ff         	b	0x700b21c2 <UART_writeData+0x32> @ imm = #-0x2
700b21c2: 9905         	ldr	r1, [sp, #0x14]
700b21c4: 6808         	ldr	r0, [r1]
700b21c6: 6889         	ldr	r1, [r1, #0x8]
700b21c8: 7809         	ldrb	r1, [r1]
700b21ca: f002 fe39    	bl	0x700b4e40 <UART_putChar> @ imm = #0x2c72
700b21ce: 9905         	ldr	r1, [sp, #0x14]
700b21d0: 6888         	ldr	r0, [r1, #0x8]
700b21d2: 3001         	adds	r0, #0x1
700b21d4: 6088         	str	r0, [r1, #0x8]
700b21d6: 9803         	ldr	r0, [sp, #0xc]
700b21d8: 3801         	subs	r0, #0x1
700b21da: 9003         	str	r0, [sp, #0xc]
700b21dc: 9905         	ldr	r1, [sp, #0x14]
700b21de: 68c8         	ldr	r0, [r1, #0xc]
700b21e0: 3001         	adds	r0, #0x1
700b21e2: 60c8         	str	r0, [r1, #0xc]
700b21e4: e7ea         	b	0x700b21bc <UART_writeData+0x2c> @ imm = #-0x2c
700b21e6: 9804         	ldr	r0, [sp, #0x10]
700b21e8: 9902         	ldr	r1, [sp, #0x8]
700b21ea: 1a40         	subs	r0, r0, r1
700b21ec: b006         	add	sp, #0x18
700b21ee: bd80         	pop	{r7, pc}

700b21f0 <Udma_virtToPhyFxn>:
700b21f0: b580         	push	{r7, lr}
700b21f2: b088         	sub	sp, #0x20
700b21f4: 9007         	str	r0, [sp, #0x1c]
700b21f6: 9106         	str	r1, [sp, #0x18]
700b21f8: 9205         	str	r2, [sp, #0x14]
700b21fa: 2000         	movs	r0, #0x0
700b21fc: f6cf 70ff    	movt	r0, #0xffff
700b2200: 9004         	str	r0, [sp, #0x10]
700b2202: 2000         	movs	r0, #0x0
700b2204: 9003         	str	r0, [sp, #0xc]
700b2206: 9805         	ldr	r0, [sp, #0x14]
700b2208: b138         	cbz	r0, 0x700b221a <Udma_virtToPhyFxn+0x2a> @ imm = #0xe
700b220a: e7ff         	b	0x700b220c <Udma_virtToPhyFxn+0x1c> @ imm = #-0x2
700b220c: 9805         	ldr	r0, [sp, #0x14]
700b220e: 6840         	ldr	r0, [r0, #0x4]
700b2210: 9004         	str	r0, [sp, #0x10]
700b2212: 9805         	ldr	r0, [sp, #0x14]
700b2214: 6900         	ldr	r0, [r0, #0x10]
700b2216: 9003         	str	r0, [sp, #0xc]
700b2218: e7ff         	b	0x700b221a <Udma_virtToPhyFxn+0x2a> @ imm = #-0x2
700b221a: 9806         	ldr	r0, [sp, #0x18]
700b221c: f8d0 01cc    	ldr.w	r0, [r0, #0x1cc]
700b2220: b150         	cbz	r0, 0x700b2238 <Udma_virtToPhyFxn+0x48> @ imm = #0x14
700b2222: e7ff         	b	0x700b2224 <Udma_virtToPhyFxn+0x34> @ imm = #-0x2
700b2224: 9806         	ldr	r0, [sp, #0x18]
700b2226: f8d0 31cc    	ldr.w	r3, [r0, #0x1cc]
700b222a: 9807         	ldr	r0, [sp, #0x1c]
700b222c: 9904         	ldr	r1, [sp, #0x10]
700b222e: 9a03         	ldr	r2, [sp, #0xc]
700b2230: 4798         	blx	r3
700b2232: 9101         	str	r1, [sp, #0x4]
700b2234: 9000         	str	r0, [sp]
700b2236: e007         	b	0x700b2248 <Udma_virtToPhyFxn+0x58> @ imm = #0xe
700b2238: 9807         	ldr	r0, [sp, #0x1c]
700b223a: 9904         	ldr	r1, [sp, #0x10]
700b223c: 9a03         	ldr	r2, [sp, #0xc]
700b223e: f002 fee7    	bl	0x700b5010 <Udma_defaultVirtToPhyFxn> @ imm = #0x2dce
700b2242: 9101         	str	r1, [sp, #0x4]
700b2244: 9000         	str	r0, [sp]
700b2246: e7ff         	b	0x700b2248 <Udma_virtToPhyFxn+0x58> @ imm = #-0x2
700b2248: 9800         	ldr	r0, [sp]
700b224a: 9901         	ldr	r1, [sp, #0x4]
700b224c: b008         	add	sp, #0x20
700b224e: bd80         	pop	{r7, pc}

700b2250 <Sciclient_pmSetModuleRst>:
700b2250: b580         	push	{r7, lr}
700b2252: b090         	sub	sp, #0x40
700b2254: 900f         	str	r0, [sp, #0x3c]
700b2256: 910e         	str	r1, [sp, #0x38]
700b2258: 920d         	str	r2, [sp, #0x34]
700b225a: 2000         	movs	r0, #0x0
700b225c: 900c         	str	r0, [sp, #0x30]
700b225e: 990f         	ldr	r1, [sp, #0x3c]
700b2260: 910a         	str	r1, [sp, #0x28]
700b2262: 990e         	ldr	r1, [sp, #0x38]
700b2264: 910b         	str	r1, [sp, #0x2c]
700b2266: f240 2102    	movw	r1, #0x202
700b226a: f8ad 100c    	strh.w	r1, [sp, #0xc]
700b226e: 2102         	movs	r1, #0x2
700b2270: 9104         	str	r1, [sp, #0x10]
700b2272: a908         	add	r1, sp, #0x20
700b2274: 9105         	str	r1, [sp, #0x14]
700b2276: 2110         	movs	r1, #0x10
700b2278: 9106         	str	r1, [sp, #0x18]
700b227a: 990d         	ldr	r1, [sp, #0x34]
700b227c: 9107         	str	r1, [sp, #0x1c]
700b227e: 9000         	str	r0, [sp]
700b2280: 9001         	str	r0, [sp, #0x4]
700b2282: 9002         	str	r0, [sp, #0x8]
700b2284: a803         	add	r0, sp, #0xc
700b2286: 4669         	mov	r1, sp
700b2288: f7f0 ffc2    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xf07c
700b228c: 900c         	str	r0, [sp, #0x30]
700b228e: 980c         	ldr	r0, [sp, #0x30]
700b2290: b930         	cbnz	r0, 0x700b22a0 <Sciclient_pmSetModuleRst+0x50> @ imm = #0xc
700b2292: e7ff         	b	0x700b2294 <Sciclient_pmSetModuleRst+0x44> @ imm = #-0x2
700b2294: 9800         	ldr	r0, [sp]
700b2296: f000 0002    	and	r0, r0, #0x2
700b229a: 2802         	cmp	r0, #0x2
700b229c: d004         	beq	0x700b22a8 <Sciclient_pmSetModuleRst+0x58> @ imm = #0x8
700b229e: e7ff         	b	0x700b22a0 <Sciclient_pmSetModuleRst+0x50> @ imm = #-0x2
700b22a0: f04f 30ff    	mov.w	r0, #0xffffffff
700b22a4: 900c         	str	r0, [sp, #0x30]
700b22a6: e7ff         	b	0x700b22a8 <Sciclient_pmSetModuleRst+0x58> @ imm = #-0x2
700b22a8: 980c         	ldr	r0, [sp, #0x30]
700b22aa: b010         	add	sp, #0x40
700b22ac: bd80         	pop	{r7, pc}
700b22ae: 0000         	movs	r0, r0

700b22b0 <Sciclient_rmIaGetInst>:
700b22b0: b083         	sub	sp, #0xc
700b22b2: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b22b6: 2000         	movs	r0, #0x0
700b22b8: 9001         	str	r0, [sp, #0x4]
700b22ba: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b22be: e7ff         	b	0x700b22c0 <Sciclient_rmIaGetInst+0x10> @ imm = #-0x2
700b22c0: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b22c4: 2800         	cmp	r0, #0x0
700b22c6: dc1e         	bgt	0x700b2306 <Sciclient_rmIaGetInst+0x56> @ imm = #0x3c
700b22c8: e7ff         	b	0x700b22ca <Sciclient_rmIaGetInst+0x1a> @ imm = #-0x2
700b22ca: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b22ce: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b22d2: 014a         	lsls	r2, r1, #0x5
700b22d4: f248 011c    	movw	r1, #0x801c
700b22d8: f2c7 010b    	movt	r1, #0x700b
700b22dc: 5a89         	ldrh	r1, [r1, r2]
700b22de: 4288         	cmp	r0, r1
700b22e0: d10a         	bne	0x700b22f8 <Sciclient_rmIaGetInst+0x48> @ imm = #0x14
700b22e2: e7ff         	b	0x700b22e4 <Sciclient_rmIaGetInst+0x34> @ imm = #-0x2
700b22e4: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b22e8: f248 001c    	movw	r0, #0x801c
700b22ec: f2c7 000b    	movt	r0, #0x700b
700b22f0: eb00 1041    	add.w	r0, r0, r1, lsl #5
700b22f4: 9001         	str	r0, [sp, #0x4]
700b22f6: e006         	b	0x700b2306 <Sciclient_rmIaGetInst+0x56> @ imm = #0xc
700b22f8: e7ff         	b	0x700b22fa <Sciclient_rmIaGetInst+0x4a> @ imm = #-0x2
700b22fa: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b22fe: 3001         	adds	r0, #0x1
700b2300: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b2304: e7dc         	b	0x700b22c0 <Sciclient_rmIaGetInst+0x10> @ imm = #-0x48
700b2306: 9801         	ldr	r0, [sp, #0x4]
700b2308: b003         	add	sp, #0xc
700b230a: 4770         	bx	lr
700b230c: 0000         	movs	r0, r0
700b230e: 0000         	movs	r0, r0

700b2310 <Sciclient_rmPsPush>:
700b2310: b083         	sub	sp, #0xc
700b2312: 9002         	str	r0, [sp, #0x8]
700b2314: f8ad 1006    	strh.w	r1, [sp, #0x6]
700b2318: 2000         	movs	r0, #0x0
700b231a: 9000         	str	r0, [sp]
700b231c: f64a 10e8    	movw	r0, #0xa9e8
700b2320: f2c7 0008    	movt	r0, #0x7008
700b2324: 8c80         	ldrh	r0, [r0, #0x24]
700b2326: 2802         	cmp	r0, #0x2
700b2328: dc19         	bgt	0x700b235e <Sciclient_rmPsPush+0x4e> @ imm = #0x32
700b232a: e7ff         	b	0x700b232c <Sciclient_rmPsPush+0x1c> @ imm = #-0x2
700b232c: 9802         	ldr	r0, [sp, #0x8]
700b232e: b1b0         	cbz	r0, 0x700b235e <Sciclient_rmPsPush+0x4e> @ imm = #0x2c
700b2330: e7ff         	b	0x700b2332 <Sciclient_rmPsPush+0x22> @ imm = #-0x2
700b2332: 9802         	ldr	r0, [sp, #0x8]
700b2334: f64a 11e8    	movw	r1, #0xa9e8
700b2338: f2c7 0108    	movt	r1, #0x7008
700b233c: 8c8a         	ldrh	r2, [r1, #0x24]
700b233e: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b2342: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b2346: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b234a: 8c8a         	ldrh	r2, [r1, #0x24]
700b234c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b2350: eb01 0282    	add.w	r2, r1, r2, lsl #2
700b2354: 8090         	strh	r0, [r2, #0x4]
700b2356: 8c88         	ldrh	r0, [r1, #0x24]
700b2358: 3001         	adds	r0, #0x1
700b235a: 8488         	strh	r0, [r1, #0x24]
700b235c: e003         	b	0x700b2366 <Sciclient_rmPsPush+0x56> @ imm = #0x6
700b235e: f04f 30ff    	mov.w	r0, #0xffffffff
700b2362: 9000         	str	r0, [sp]
700b2364: e7ff         	b	0x700b2366 <Sciclient_rmPsPush+0x56> @ imm = #-0x2
700b2366: 9800         	ldr	r0, [sp]
700b2368: b003         	add	sp, #0xc
700b236a: 4770         	bx	lr
700b236c: 0000         	movs	r0, r0
700b236e: 0000         	movs	r0, r0

700b2370 <SemaphoreP_pend>:
700b2370: b580         	push	{r7, lr}
700b2372: b086         	sub	sp, #0x18
700b2374: 9005         	str	r0, [sp, #0x14]
700b2376: 9104         	str	r1, [sp, #0x10]
700b2378: 9805         	ldr	r0, [sp, #0x14]
700b237a: 9003         	str	r0, [sp, #0xc]
700b237c: 9803         	ldr	r0, [sp, #0xc]
700b237e: 6d40         	ldr	r0, [r0, #0x54]
700b2380: 2801         	cmp	r0, #0x1
700b2382: d107         	bne	0x700b2394 <SemaphoreP_pend+0x24> @ imm = #0xe
700b2384: e7ff         	b	0x700b2386 <SemaphoreP_pend+0x16> @ imm = #-0x2
700b2386: 9803         	ldr	r0, [sp, #0xc]
700b2388: 301c         	adds	r0, #0x1c
700b238a: 9904         	ldr	r1, [sp, #0x10]
700b238c: f7fc ffc8    	bl	0x700af320 <_txe_mutex_get> @ imm = #-0x3070
700b2390: 9001         	str	r0, [sp, #0x4]
700b2392: e005         	b	0x700b23a0 <SemaphoreP_pend+0x30> @ imm = #0xa
700b2394: 9803         	ldr	r0, [sp, #0xc]
700b2396: 9904         	ldr	r1, [sp, #0x10]
700b2398: f7ff fa72    	bl	0x700b1880 <_txe_semaphore_get> @ imm = #-0xb1c
700b239c: 9001         	str	r0, [sp, #0x4]
700b239e: e7ff         	b	0x700b23a0 <SemaphoreP_pend+0x30> @ imm = #-0x2
700b23a0: 9801         	ldr	r0, [sp, #0x4]
700b23a2: b168         	cbz	r0, 0x700b23c0 <SemaphoreP_pend+0x50> @ imm = #0x1a
700b23a4: e7ff         	b	0x700b23a6 <SemaphoreP_pend+0x36> @ imm = #-0x2
700b23a6: 9801         	ldr	r0, [sp, #0x4]
700b23a8: 280d         	cmp	r0, #0xd
700b23aa: d104         	bne	0x700b23b6 <SemaphoreP_pend+0x46> @ imm = #0x8
700b23ac: e7ff         	b	0x700b23ae <SemaphoreP_pend+0x3e> @ imm = #-0x2
700b23ae: f06f 0001    	mvn	r0, #0x1
700b23b2: 9002         	str	r0, [sp, #0x8]
700b23b4: e003         	b	0x700b23be <SemaphoreP_pend+0x4e> @ imm = #0x6
700b23b6: f04f 30ff    	mov.w	r0, #0xffffffff
700b23ba: 9002         	str	r0, [sp, #0x8]
700b23bc: e7ff         	b	0x700b23be <SemaphoreP_pend+0x4e> @ imm = #-0x2
700b23be: e002         	b	0x700b23c6 <SemaphoreP_pend+0x56> @ imm = #0x4
700b23c0: 2000         	movs	r0, #0x0
700b23c2: 9002         	str	r0, [sp, #0x8]
700b23c4: e7ff         	b	0x700b23c6 <SemaphoreP_pend+0x56> @ imm = #-0x2
700b23c6: 9802         	ldr	r0, [sp, #0x8]
700b23c8: b006         	add	sp, #0x18
700b23ca: bd80         	pop	{r7, pc}
700b23cc: 0000         	movs	r0, r0
700b23ce: 0000         	movs	r0, r0

700b23d0 <UART_lld_deInit>:
700b23d0: b580         	push	{r7, lr}
700b23d2: b084         	sub	sp, #0x10
700b23d4: 9003         	str	r0, [sp, #0xc]
700b23d6: 2000         	movs	r0, #0x0
700b23d8: 9002         	str	r0, [sp, #0x8]
700b23da: 9803         	ldr	r0, [sp, #0xc]
700b23dc: b1f8         	cbz	r0, 0x700b241e <UART_lld_deInit+0x4e> @ imm = #0x3e
700b23de: e7ff         	b	0x700b23e0 <UART_lld_deInit+0x10> @ imm = #-0x2
700b23e0: 9903         	ldr	r1, [sp, #0xc]
700b23e2: 2002         	movs	r0, #0x2
700b23e4: 6548         	str	r0, [r1, #0x54]
700b23e6: 9803         	ldr	r0, [sp, #0xc]
700b23e8: f7fd ffa2    	bl	0x700b0330 <UART_lld_flushTxFifo> @ imm = #-0x20bc
700b23ec: 9002         	str	r0, [sp, #0x8]
700b23ee: 9802         	ldr	r0, [sp, #0x8]
700b23f0: b988         	cbnz	r0, 0x700b2416 <UART_lld_deInit+0x46> @ imm = #0x22
700b23f2: e7ff         	b	0x700b23f4 <UART_lld_deInit+0x24> @ imm = #-0x2
700b23f4: 9803         	ldr	r0, [sp, #0xc]
700b23f6: 6800         	ldr	r0, [r0]
700b23f8: 2107         	movs	r1, #0x7
700b23fa: 9101         	str	r1, [sp, #0x4]
700b23fc: f7fa fab0    	bl	0x700ac960 <UART_intrDisable> @ imm = #-0x5aa0
700b2400: 9803         	ldr	r0, [sp, #0xc]
700b2402: 6800         	ldr	r0, [r0]
700b2404: 2102         	movs	r1, #0x2
700b2406: f002 f8b3    	bl	0x700b4570 <UART_intr2Disable> @ imm = #0x2166
700b240a: 9901         	ldr	r1, [sp, #0x4]
700b240c: 9803         	ldr	r0, [sp, #0xc]
700b240e: 6800         	ldr	r0, [r0]
700b2410: f002 f8f6    	bl	0x700b4600 <UART_operatingModeSelect> @ imm = #0x21ec
700b2414: e7ff         	b	0x700b2416 <UART_lld_deInit+0x46> @ imm = #-0x2
700b2416: 9903         	ldr	r1, [sp, #0xc]
700b2418: 2000         	movs	r0, #0x0
700b241a: 6548         	str	r0, [r1, #0x54]
700b241c: e003         	b	0x700b2426 <UART_lld_deInit+0x56> @ imm = #0x6
700b241e: f06f 0002    	mvn	r0, #0x2
700b2422: 9002         	str	r0, [sp, #0x8]
700b2424: e7ff         	b	0x700b2426 <UART_lld_deInit+0x56> @ imm = #-0x2
700b2426: 9802         	ldr	r0, [sp, #0x8]
700b2428: b004         	add	sp, #0x10
700b242a: bd80         	pop	{r7, pc}
700b242c: 0000         	movs	r0, r0
700b242e: 0000         	movs	r0, r0

700b2430 <UART_lld_writeCompleteCallback>:
700b2430: b580         	push	{r7, lr}
700b2432: b086         	sub	sp, #0x18
700b2434: 9005         	str	r0, [sp, #0x14]
700b2436: 9805         	ldr	r0, [sp, #0x14]
700b2438: 9002         	str	r0, [sp, #0x8]
700b243a: 9802         	ldr	r0, [sp, #0x8]
700b243c: b320         	cbz	r0, 0x700b2488 <UART_lld_writeCompleteCallback+0x58> @ imm = #0x48
700b243e: e7ff         	b	0x700b2440 <UART_lld_writeCompleteCallback+0x10> @ imm = #-0x2
700b2440: 9802         	ldr	r0, [sp, #0x8]
700b2442: 6e00         	ldr	r0, [r0, #0x60]
700b2444: 9001         	str	r0, [sp, #0x4]
700b2446: 9801         	ldr	r0, [sp, #0x4]
700b2448: b1e8         	cbz	r0, 0x700b2486 <UART_lld_writeCompleteCallback+0x56> @ imm = #0x3a
700b244a: e7ff         	b	0x700b244c <UART_lld_writeCompleteCallback+0x1c> @ imm = #-0x2
700b244c: 9801         	ldr	r0, [sp, #0x4]
700b244e: 9004         	str	r0, [sp, #0x10]
700b2450: 9804         	ldr	r0, [sp, #0x10]
700b2452: 6840         	ldr	r0, [r0, #0x4]
700b2454: 9003         	str	r0, [sp, #0xc]
700b2456: 9802         	ldr	r0, [sp, #0x8]
700b2458: 6c00         	ldr	r0, [r0, #0x40]
700b245a: 9903         	ldr	r1, [sp, #0xc]
700b245c: f8d1 1080    	ldr.w	r1, [r1, #0x80]
700b2460: 6048         	str	r0, [r1, #0x4]
700b2462: 9803         	ldr	r0, [sp, #0xc]
700b2464: 69c0         	ldr	r0, [r0, #0x1c]
700b2466: 2801         	cmp	r0, #0x1
700b2468: d107         	bne	0x700b247a <UART_lld_writeCompleteCallback+0x4a> @ imm = #0xe
700b246a: e7ff         	b	0x700b246c <UART_lld_writeCompleteCallback+0x3c> @ imm = #-0x2
700b246c: 9803         	ldr	r0, [sp, #0xc]
700b246e: 6a42         	ldr	r2, [r0, #0x24]
700b2470: 9802         	ldr	r0, [sp, #0x8]
700b2472: f100 013c    	add.w	r1, r0, #0x3c
700b2476: 4790         	blx	r2
700b2478: e004         	b	0x700b2484 <UART_lld_writeCompleteCallback+0x54> @ imm = #0x8
700b247a: 9802         	ldr	r0, [sp, #0x8]
700b247c: 6dc0         	ldr	r0, [r0, #0x5c]
700b247e: f001 f807    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0x100e
700b2482: e7ff         	b	0x700b2484 <UART_lld_writeCompleteCallback+0x54> @ imm = #-0x2
700b2484: e7ff         	b	0x700b2486 <UART_lld_writeCompleteCallback+0x56> @ imm = #-0x2
700b2486: e7ff         	b	0x700b2488 <UART_lld_writeCompleteCallback+0x58> @ imm = #-0x2
700b2488: b006         	add	sp, #0x18
700b248a: bd80         	pop	{r7, pc}
700b248c: 0000         	movs	r0, r0
700b248e: 0000         	movs	r0, r0

700b2490 <Sciclient_rmIaValidateGlobalEvt>:
700b2490: b580         	push	{r7, lr}
700b2492: b086         	sub	sp, #0x18
700b2494: f8ad 0016    	strh.w	r0, [sp, #0x16]
700b2498: f8ad 1014    	strh.w	r1, [sp, #0x14]
700b249c: 2000         	movs	r0, #0x0
700b249e: 9004         	str	r0, [sp, #0x10]
700b24a0: 9003         	str	r0, [sp, #0xc]
700b24a2: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700b24a6: f7ff ff03    	bl	0x700b22b0 <Sciclient_rmIaGetInst> @ imm = #-0x1fa
700b24aa: 9003         	str	r0, [sp, #0xc]
700b24ac: 9803         	ldr	r0, [sp, #0xc]
700b24ae: b920         	cbnz	r0, 0x700b24ba <Sciclient_rmIaValidateGlobalEvt+0x2a> @ imm = #0x8
700b24b0: e7ff         	b	0x700b24b2 <Sciclient_rmIaValidateGlobalEvt+0x22> @ imm = #-0x2
700b24b2: f06f 0001    	mvn	r0, #0x1
700b24b6: 9004         	str	r0, [sp, #0x10]
700b24b8: e7ff         	b	0x700b24ba <Sciclient_rmIaValidateGlobalEvt+0x2a> @ imm = #-0x2
700b24ba: 9804         	ldr	r0, [sp, #0x10]
700b24bc: b990         	cbnz	r0, 0x700b24e4 <Sciclient_rmIaValidateGlobalEvt+0x54> @ imm = #0x24
700b24be: e7ff         	b	0x700b24c0 <Sciclient_rmIaValidateGlobalEvt+0x30> @ imm = #-0x2
700b24c0: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700b24c4: 9903         	ldr	r1, [sp, #0xc]
700b24c6: 8909         	ldrh	r1, [r1, #0x8]
700b24c8: 1a40         	subs	r0, r0, r1
700b24ca: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b24ce: 9803         	ldr	r0, [sp, #0xc]
700b24d0: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700b24d4: 466a         	mov	r2, sp
700b24d6: 2300         	movs	r3, #0x0
700b24d8: 6013         	str	r3, [r2]
700b24da: 461a         	mov	r2, r3
700b24dc: f7f8 fb08    	bl	0x700aaaf0 <Sciclient_rmIaValidateEvt> @ imm = #-0x79f0
700b24e0: 9004         	str	r0, [sp, #0x10]
700b24e2: e7ff         	b	0x700b24e4 <Sciclient_rmIaValidateGlobalEvt+0x54> @ imm = #-0x2
700b24e4: 9804         	ldr	r0, [sp, #0x10]
700b24e6: b006         	add	sp, #0x18
700b24e8: bd80         	pop	{r7, pc}
700b24ea: 0000         	movs	r0, r0
700b24ec: 0000         	movs	r0, r0
700b24ee: 0000         	movs	r0, r0

700b24f0 <UART_lld_readCompleteCallback>:
700b24f0: b580         	push	{r7, lr}
700b24f2: b086         	sub	sp, #0x18
700b24f4: 9005         	str	r0, [sp, #0x14]
700b24f6: 9805         	ldr	r0, [sp, #0x14]
700b24f8: 9002         	str	r0, [sp, #0x8]
700b24fa: 9802         	ldr	r0, [sp, #0x8]
700b24fc: b318         	cbz	r0, 0x700b2546 <UART_lld_readCompleteCallback+0x56> @ imm = #0x46
700b24fe: e7ff         	b	0x700b2500 <UART_lld_readCompleteCallback+0x10> @ imm = #-0x2
700b2500: 9802         	ldr	r0, [sp, #0x8]
700b2502: 6e00         	ldr	r0, [r0, #0x60]
700b2504: 9001         	str	r0, [sp, #0x4]
700b2506: 9801         	ldr	r0, [sp, #0x4]
700b2508: b1e0         	cbz	r0, 0x700b2544 <UART_lld_readCompleteCallback+0x54> @ imm = #0x38
700b250a: e7ff         	b	0x700b250c <UART_lld_readCompleteCallback+0x1c> @ imm = #-0x2
700b250c: 9801         	ldr	r0, [sp, #0x4]
700b250e: 9004         	str	r0, [sp, #0x10]
700b2510: 9804         	ldr	r0, [sp, #0x10]
700b2512: 6840         	ldr	r0, [r0, #0x4]
700b2514: 9003         	str	r0, [sp, #0xc]
700b2516: 9802         	ldr	r0, [sp, #0x8]
700b2518: 6ac0         	ldr	r0, [r0, #0x2c]
700b251a: 9903         	ldr	r1, [sp, #0xc]
700b251c: 6fc9         	ldr	r1, [r1, #0x7c]
700b251e: 6048         	str	r0, [r1, #0x4]
700b2520: 9803         	ldr	r0, [sp, #0xc]
700b2522: 6940         	ldr	r0, [r0, #0x14]
700b2524: 2801         	cmp	r0, #0x1
700b2526: d107         	bne	0x700b2538 <UART_lld_readCompleteCallback+0x48> @ imm = #0xe
700b2528: e7ff         	b	0x700b252a <UART_lld_readCompleteCallback+0x3a> @ imm = #-0x2
700b252a: 9803         	ldr	r0, [sp, #0xc]
700b252c: 6a02         	ldr	r2, [r0, #0x20]
700b252e: 9802         	ldr	r0, [sp, #0x8]
700b2530: f100 0128    	add.w	r1, r0, #0x28
700b2534: 4790         	blx	r2
700b2536: e004         	b	0x700b2542 <UART_lld_readCompleteCallback+0x52> @ imm = #0x8
700b2538: 9802         	ldr	r0, [sp, #0x8]
700b253a: 6d80         	ldr	r0, [r0, #0x58]
700b253c: f000 ffa8    	bl	0x700b3490 <SemaphoreP_post> @ imm = #0xf50
700b2540: e7ff         	b	0x700b2542 <UART_lld_readCompleteCallback+0x52> @ imm = #-0x2
700b2542: e7ff         	b	0x700b2544 <UART_lld_readCompleteCallback+0x54> @ imm = #-0x2
700b2544: e7ff         	b	0x700b2546 <UART_lld_readCompleteCallback+0x56> @ imm = #-0x2
700b2546: b006         	add	sp, #0x18
700b2548: bd80         	pop	{r7, pc}
700b254a: 0000         	movs	r0, r0
700b254c: 0000         	movs	r0, r0
700b254e: 0000         	movs	r0, r0

700b2550 <UART_regConfigModeEnable>:
700b2550: b580         	push	{r7, lr}
700b2552: b086         	sub	sp, #0x18
700b2554: 9005         	str	r0, [sp, #0x14]
700b2556: 9104         	str	r1, [sp, #0x10]
700b2558: 9805         	ldr	r0, [sp, #0x14]
700b255a: 300c         	adds	r0, #0xc
700b255c: f002 fe40    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x2c80
700b2560: 9003         	str	r0, [sp, #0xc]
700b2562: 9804         	ldr	r0, [sp, #0x10]
700b2564: 9002         	str	r0, [sp, #0x8]
700b2566: 287f         	cmp	r0, #0x7f
700b2568: d00f         	beq	0x700b258a <UART_regConfigModeEnable+0x3a> @ imm = #0x1e
700b256a: e7ff         	b	0x700b256c <UART_regConfigModeEnable+0x1c> @ imm = #-0x2
700b256c: 9802         	ldr	r0, [sp, #0x8]
700b256e: 2880         	cmp	r0, #0x80
700b2570: d004         	beq	0x700b257c <UART_regConfigModeEnable+0x2c> @ imm = #0x8
700b2572: e7ff         	b	0x700b2574 <UART_regConfigModeEnable+0x24> @ imm = #-0x2
700b2574: 9802         	ldr	r0, [sp, #0x8]
700b2576: 28bf         	cmp	r0, #0xbf
700b2578: d113         	bne	0x700b25a2 <UART_regConfigModeEnable+0x52> @ imm = #0x26
700b257a: e7ff         	b	0x700b257c <UART_regConfigModeEnable+0x2c> @ imm = #-0x2
700b257c: 9805         	ldr	r0, [sp, #0x14]
700b257e: 300c         	adds	r0, #0xc
700b2580: f89d 1010    	ldrb.w	r1, [sp, #0x10]
700b2584: f002 fe34    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x2c68
700b2588: e00c         	b	0x700b25a4 <UART_regConfigModeEnable+0x54> @ imm = #0x18
700b258a: 9805         	ldr	r0, [sp, #0x14]
700b258c: 300c         	adds	r0, #0xc
700b258e: 9001         	str	r0, [sp, #0x4]
700b2590: f002 fe26    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x2c4c
700b2594: 4601         	mov	r1, r0
700b2596: 9801         	ldr	r0, [sp, #0x4]
700b2598: f001 017f    	and	r1, r1, #0x7f
700b259c: f002 fe28    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x2c50
700b25a0: e000         	b	0x700b25a4 <UART_regConfigModeEnable+0x54> @ imm = #0x0
700b25a2: e7ff         	b	0x700b25a4 <UART_regConfigModeEnable+0x54> @ imm = #-0x2
700b25a4: 9803         	ldr	r0, [sp, #0xc]
700b25a6: b006         	add	sp, #0x18
700b25a8: bd80         	pop	{r7, pc}
700b25aa: 0000         	movs	r0, r0
700b25ac: 0000         	movs	r0, r0
700b25ae: 0000         	movs	r0, r0

700b25b0 <_tx_initialize_kernel_enter>:
700b25b0: b580         	push	{r7, lr}
700b25b2: b082         	sub	sp, #0x8
700b25b4: f248 1038    	movw	r0, #0x8138
700b25b8: f2c7 000b    	movt	r0, #0x700b
700b25bc: 6800         	ldr	r0, [r0]
700b25be: f110 3f0f    	cmn.w	r0, #0xf0f0f0f
700b25c2: d00c         	beq	0x700b25de <_tx_initialize_kernel_enter+0x2e> @ imm = #0x18
700b25c4: e7ff         	b	0x700b25c6 <_tx_initialize_kernel_enter+0x16> @ imm = #-0x2
700b25c6: f248 1138    	movw	r1, #0x8138
700b25ca: f2c7 010b    	movt	r1, #0x700b
700b25ce: f04f 30f0    	mov.w	r0, #0xf0f0f0f0
700b25d2: 6008         	str	r0, [r1]
700b25d4: f003 ed94    	blx	0x700b6100 <_tx_initialize_low_level> @ imm = #0x3b28
700b25d8: f002 fe7a    	bl	0x700b52d0 <_tx_initialize_high_level> @ imm = #0x2cf4
700b25dc: e7ff         	b	0x700b25de <_tx_initialize_kernel_enter+0x2e> @ imm = #-0x2
700b25de: f248 1138    	movw	r1, #0x8138
700b25e2: f2c7 010b    	movt	r1, #0x700b
700b25e6: 9101         	str	r1, [sp, #0x4]
700b25e8: f04f 30f0    	mov.w	r0, #0xf0f0f0f0
700b25ec: 6008         	str	r0, [r1]
700b25ee: f247 10f4    	movw	r0, #0x71f4
700b25f2: f2c7 0008    	movt	r0, #0x7008
700b25f6: 6800         	ldr	r0, [r0]
700b25f8: f7fe ff4a    	bl	0x700b1490 <tx_application_define> @ imm = #-0x116c
700b25fc: 9901         	ldr	r1, [sp, #0x4]
700b25fe: 2000         	movs	r0, #0x0
700b2600: 6008         	str	r0, [r1]
700b2602: f7fd ef68    	blx	0x700b04d4 <_tx_thread_schedule> @ imm = #-0x2130
700b2606: b002         	add	sp, #0x8
700b2608: bd80         	pop	{r7, pc}
700b260a: 0000         	movs	r0, r0
700b260c: 0000         	movs	r0, r0
700b260e: 0000         	movs	r0, r0

700b2610 <Sciclient_rmIrqSetRaw>:
700b2610: b580         	push	{r7, lr}
700b2612: b08c         	sub	sp, #0x30
700b2614: 900b         	str	r0, [sp, #0x2c]
700b2616: 910a         	str	r1, [sp, #0x28]
700b2618: 9209         	str	r2, [sp, #0x24]
700b261a: f44f 5080    	mov.w	r0, #0x1000
700b261e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2622: 2002         	movs	r0, #0x2
700b2624: 9004         	str	r0, [sp, #0x10]
700b2626: 980b         	ldr	r0, [sp, #0x2c]
700b2628: 9005         	str	r0, [sp, #0x14]
700b262a: 201c         	movs	r0, #0x1c
700b262c: 9006         	str	r0, [sp, #0x18]
700b262e: 9809         	ldr	r0, [sp, #0x24]
700b2630: 9007         	str	r0, [sp, #0x1c]
700b2632: 2000         	movs	r0, #0x0
700b2634: 9000         	str	r0, [sp]
700b2636: 980a         	ldr	r0, [sp, #0x28]
700b2638: 9001         	str	r0, [sp, #0x4]
700b263a: 2008         	movs	r0, #0x8
700b263c: 9002         	str	r0, [sp, #0x8]
700b263e: a803         	add	r0, sp, #0xc
700b2640: 4669         	mov	r1, sp
700b2642: f7f0 fde5    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xf436
700b2646: 9008         	str	r0, [sp, #0x20]
700b2648: 9808         	ldr	r0, [sp, #0x20]
700b264a: b930         	cbnz	r0, 0x700b265a <Sciclient_rmIrqSetRaw+0x4a> @ imm = #0xc
700b264c: e7ff         	b	0x700b264e <Sciclient_rmIrqSetRaw+0x3e> @ imm = #-0x2
700b264e: 9800         	ldr	r0, [sp]
700b2650: f000 0002    	and	r0, r0, #0x2
700b2654: 2802         	cmp	r0, #0x2
700b2656: d004         	beq	0x700b2662 <Sciclient_rmIrqSetRaw+0x52> @ imm = #0x8
700b2658: e7ff         	b	0x700b265a <Sciclient_rmIrqSetRaw+0x4a> @ imm = #-0x2
700b265a: f04f 30ff    	mov.w	r0, #0xffffffff
700b265e: 9008         	str	r0, [sp, #0x20]
700b2660: e7ff         	b	0x700b2662 <Sciclient_rmIrqSetRaw+0x52> @ imm = #-0x2
700b2662: 9808         	ldr	r0, [sp, #0x20]
700b2664: b00c         	add	sp, #0x30
700b2666: bd80         	pop	{r7, pc}
		...

700b2670 <Sciclient_rmIrqUnmappedVintRouteDelete>:
700b2670: b580         	push	{r7, lr}
700b2672: b084         	sub	sp, #0x10
700b2674: 9003         	str	r0, [sp, #0xc]
700b2676: 2000         	movs	r0, #0x0
700b2678: 9002         	str	r0, [sp, #0x8]
700b267a: 9903         	ldr	r1, [sp, #0xc]
700b267c: 8a08         	ldrh	r0, [r1, #0x10]
700b267e: 8a49         	ldrh	r1, [r1, #0x12]
700b2680: f10d 0207    	add.w	r2, sp, #0x7
700b2684: f7fe fe94    	bl	0x700b13b0 <Sciclient_rmIaVintGetInfo> @ imm = #-0x12d8
700b2688: 9002         	str	r0, [sp, #0x8]
700b268a: 9802         	ldr	r0, [sp, #0x8]
700b268c: b940         	cbnz	r0, 0x700b26a0 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #0x10
700b268e: e7ff         	b	0x700b2690 <Sciclient_rmIrqUnmappedVintRouteDelete+0x20> @ imm = #-0x2
700b2690: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b2694: b120         	cbz	r0, 0x700b26a0 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #0x8
700b2696: e7ff         	b	0x700b2698 <Sciclient_rmIrqUnmappedVintRouteDelete+0x28> @ imm = #-0x2
700b2698: f06f 0001    	mvn	r0, #0x1
700b269c: 9002         	str	r0, [sp, #0x8]
700b269e: e7ff         	b	0x700b26a0 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #-0x2
700b26a0: 9802         	ldr	r0, [sp, #0x8]
700b26a2: b970         	cbnz	r0, 0x700b26c2 <Sciclient_rmIrqUnmappedVintRouteDelete+0x52> @ imm = #0x1c
700b26a4: e7ff         	b	0x700b26a6 <Sciclient_rmIrqUnmappedVintRouteDelete+0x36> @ imm = #-0x2
700b26a6: 9803         	ldr	r0, [sp, #0xc]
700b26a8: f7f0 f932    	bl	0x700a2910 <Sciclient_rmIrqGetRoute> @ imm = #-0xfd9c
700b26ac: 9002         	str	r0, [sp, #0x8]
700b26ae: 9802         	ldr	r0, [sp, #0x8]
700b26b0: b930         	cbnz	r0, 0x700b26c0 <Sciclient_rmIrqUnmappedVintRouteDelete+0x50> @ imm = #0xc
700b26b2: e7ff         	b	0x700b26b4 <Sciclient_rmIrqUnmappedVintRouteDelete+0x44> @ imm = #-0x2
700b26b4: 9803         	ldr	r0, [sp, #0xc]
700b26b6: 2100         	movs	r1, #0x0
700b26b8: f7f4 fd0a    	bl	0x700a70d0 <Sciclient_rmIrqDeleteRoute> @ imm = #-0xb5ec
700b26bc: 9002         	str	r0, [sp, #0x8]
700b26be: e7ff         	b	0x700b26c0 <Sciclient_rmIrqUnmappedVintRouteDelete+0x50> @ imm = #-0x2
700b26c0: e7ff         	b	0x700b26c2 <Sciclient_rmIrqUnmappedVintRouteDelete+0x52> @ imm = #-0x2
700b26c2: 9802         	ldr	r0, [sp, #0x8]
700b26c4: b004         	add	sp, #0x10
700b26c6: bd80         	pop	{r7, pc}
		...

700b26d0 <Sciclient_rmRingCfg>:
700b26d0: b580         	push	{r7, lr}
700b26d2: b08c         	sub	sp, #0x30
700b26d4: 900b         	str	r0, [sp, #0x2c]
700b26d6: 910a         	str	r1, [sp, #0x28]
700b26d8: 9209         	str	r2, [sp, #0x24]
700b26da: f241 1010    	movw	r0, #0x1110
700b26de: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b26e2: 2002         	movs	r0, #0x2
700b26e4: 9004         	str	r0, [sp, #0x10]
700b26e6: 980b         	ldr	r0, [sp, #0x2c]
700b26e8: 9005         	str	r0, [sp, #0x14]
700b26ea: 2022         	movs	r0, #0x22
700b26ec: 9006         	str	r0, [sp, #0x18]
700b26ee: 9809         	ldr	r0, [sp, #0x24]
700b26f0: 9007         	str	r0, [sp, #0x1c]
700b26f2: 2000         	movs	r0, #0x0
700b26f4: 9000         	str	r0, [sp]
700b26f6: 980a         	ldr	r0, [sp, #0x28]
700b26f8: 9001         	str	r0, [sp, #0x4]
700b26fa: 2008         	movs	r0, #0x8
700b26fc: 9002         	str	r0, [sp, #0x8]
700b26fe: a803         	add	r0, sp, #0xc
700b2700: 4669         	mov	r1, sp
700b2702: f7f0 fd85    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xf4f6
700b2706: 9008         	str	r0, [sp, #0x20]
700b2708: 9808         	ldr	r0, [sp, #0x20]
700b270a: b930         	cbnz	r0, 0x700b271a <Sciclient_rmRingCfg+0x4a> @ imm = #0xc
700b270c: e7ff         	b	0x700b270e <Sciclient_rmRingCfg+0x3e> @ imm = #-0x2
700b270e: 9800         	ldr	r0, [sp]
700b2710: f000 0002    	and	r0, r0, #0x2
700b2714: 2802         	cmp	r0, #0x2
700b2716: d004         	beq	0x700b2722 <Sciclient_rmRingCfg+0x52> @ imm = #0x8
700b2718: e7ff         	b	0x700b271a <Sciclient_rmRingCfg+0x4a> @ imm = #-0x2
700b271a: f04f 30ff    	mov.w	r0, #0xffffffff
700b271e: 9008         	str	r0, [sp, #0x20]
700b2720: e7ff         	b	0x700b2722 <Sciclient_rmRingCfg+0x52> @ imm = #-0x2
700b2722: 9808         	ldr	r0, [sp, #0x20]
700b2724: b00c         	add	sp, #0x30
700b2726: bd80         	pop	{r7, pc}
		...

700b2730 <Sciclient_rmUdmapFlowCfg>:
700b2730: b580         	push	{r7, lr}
700b2732: b08c         	sub	sp, #0x30
700b2734: 900b         	str	r0, [sp, #0x2c]
700b2736: 910a         	str	r1, [sp, #0x28]
700b2738: 9209         	str	r2, [sp, #0x24]
700b273a: f241 2030    	movw	r0, #0x1230
700b273e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2742: 2002         	movs	r0, #0x2
700b2744: 9004         	str	r0, [sp, #0x10]
700b2746: 980b         	ldr	r0, [sp, #0x2c]
700b2748: 9005         	str	r0, [sp, #0x14]
700b274a: 2029         	movs	r0, #0x29
700b274c: 9006         	str	r0, [sp, #0x18]
700b274e: 9809         	ldr	r0, [sp, #0x24]
700b2750: 9007         	str	r0, [sp, #0x1c]
700b2752: 2000         	movs	r0, #0x0
700b2754: 9000         	str	r0, [sp]
700b2756: 980a         	ldr	r0, [sp, #0x28]
700b2758: 9001         	str	r0, [sp, #0x4]
700b275a: 2008         	movs	r0, #0x8
700b275c: 9002         	str	r0, [sp, #0x8]
700b275e: a803         	add	r0, sp, #0xc
700b2760: 4669         	mov	r1, sp
700b2762: f7f0 fd55    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xf556
700b2766: 9008         	str	r0, [sp, #0x20]
700b2768: 9808         	ldr	r0, [sp, #0x20]
700b276a: b930         	cbnz	r0, 0x700b277a <Sciclient_rmUdmapFlowCfg+0x4a> @ imm = #0xc
700b276c: e7ff         	b	0x700b276e <Sciclient_rmUdmapFlowCfg+0x3e> @ imm = #-0x2
700b276e: 9800         	ldr	r0, [sp]
700b2770: f000 0002    	and	r0, r0, #0x2
700b2774: 2802         	cmp	r0, #0x2
700b2776: d004         	beq	0x700b2782 <Sciclient_rmUdmapFlowCfg+0x52> @ imm = #0x8
700b2778: e7ff         	b	0x700b277a <Sciclient_rmUdmapFlowCfg+0x4a> @ imm = #-0x2
700b277a: f04f 30ff    	mov.w	r0, #0xffffffff
700b277e: 9008         	str	r0, [sp, #0x20]
700b2780: e7ff         	b	0x700b2782 <Sciclient_rmUdmapFlowCfg+0x52> @ imm = #-0x2
700b2782: 9808         	ldr	r0, [sp, #0x20]
700b2784: b00c         	add	sp, #0x30
700b2786: bd80         	pop	{r7, pc}
		...

700b2790 <Sciclient_rmUdmapFlowSizeThreshCfg>:
700b2790: b580         	push	{r7, lr}
700b2792: b08c         	sub	sp, #0x30
700b2794: 900b         	str	r0, [sp, #0x2c]
700b2796: 910a         	str	r1, [sp, #0x28]
700b2798: 9209         	str	r2, [sp, #0x24]
700b279a: f241 2031    	movw	r0, #0x1231
700b279e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b27a2: 2002         	movs	r0, #0x2
700b27a4: 9004         	str	r0, [sp, #0x10]
700b27a6: 980b         	ldr	r0, [sp, #0x2c]
700b27a8: 9005         	str	r0, [sp, #0x14]
700b27aa: 201d         	movs	r0, #0x1d
700b27ac: 9006         	str	r0, [sp, #0x18]
700b27ae: 9809         	ldr	r0, [sp, #0x24]
700b27b0: 9007         	str	r0, [sp, #0x1c]
700b27b2: 2000         	movs	r0, #0x0
700b27b4: 9000         	str	r0, [sp]
700b27b6: 980a         	ldr	r0, [sp, #0x28]
700b27b8: 9001         	str	r0, [sp, #0x4]
700b27ba: 2008         	movs	r0, #0x8
700b27bc: 9002         	str	r0, [sp, #0x8]
700b27be: a803         	add	r0, sp, #0xc
700b27c0: 4669         	mov	r1, sp
700b27c2: f7f0 fd25    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xf5b6
700b27c6: 9008         	str	r0, [sp, #0x20]
700b27c8: 9808         	ldr	r0, [sp, #0x20]
700b27ca: b930         	cbnz	r0, 0x700b27da <Sciclient_rmUdmapFlowSizeThreshCfg+0x4a> @ imm = #0xc
700b27cc: e7ff         	b	0x700b27ce <Sciclient_rmUdmapFlowSizeThreshCfg+0x3e> @ imm = #-0x2
700b27ce: 9800         	ldr	r0, [sp]
700b27d0: f000 0002    	and	r0, r0, #0x2
700b27d4: 2802         	cmp	r0, #0x2
700b27d6: d004         	beq	0x700b27e2 <Sciclient_rmUdmapFlowSizeThreshCfg+0x52> @ imm = #0x8
700b27d8: e7ff         	b	0x700b27da <Sciclient_rmUdmapFlowSizeThreshCfg+0x4a> @ imm = #-0x2
700b27da: f04f 30ff    	mov.w	r0, #0xffffffff
700b27de: 9008         	str	r0, [sp, #0x20]
700b27e0: e7ff         	b	0x700b27e2 <Sciclient_rmUdmapFlowSizeThreshCfg+0x52> @ imm = #-0x2
700b27e2: 9808         	ldr	r0, [sp, #0x20]
700b27e4: b00c         	add	sp, #0x30
700b27e6: bd80         	pop	{r7, pc}
		...

700b27f0 <Sciclient_rmUdmapRxChCfg>:
700b27f0: b580         	push	{r7, lr}
700b27f2: b08c         	sub	sp, #0x30
700b27f4: 900b         	str	r0, [sp, #0x2c]
700b27f6: 910a         	str	r1, [sp, #0x28]
700b27f8: 9209         	str	r2, [sp, #0x24]
700b27fa: f241 2015    	movw	r0, #0x1215
700b27fe: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2802: 2002         	movs	r0, #0x2
700b2804: 9004         	str	r0, [sp, #0x10]
700b2806: 980b         	ldr	r0, [sp, #0x2c]
700b2808: 9005         	str	r0, [sp, #0x14]
700b280a: 2022         	movs	r0, #0x22
700b280c: 9006         	str	r0, [sp, #0x18]
700b280e: 9809         	ldr	r0, [sp, #0x24]
700b2810: 9007         	str	r0, [sp, #0x1c]
700b2812: 2000         	movs	r0, #0x0
700b2814: 9000         	str	r0, [sp]
700b2816: 980a         	ldr	r0, [sp, #0x28]
700b2818: 9001         	str	r0, [sp, #0x4]
700b281a: 2008         	movs	r0, #0x8
700b281c: 9002         	str	r0, [sp, #0x8]
700b281e: a803         	add	r0, sp, #0xc
700b2820: 4669         	mov	r1, sp
700b2822: f7f0 fcf5    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xf616
700b2826: 9008         	str	r0, [sp, #0x20]
700b2828: 9808         	ldr	r0, [sp, #0x20]
700b282a: b930         	cbnz	r0, 0x700b283a <Sciclient_rmUdmapRxChCfg+0x4a> @ imm = #0xc
700b282c: e7ff         	b	0x700b282e <Sciclient_rmUdmapRxChCfg+0x3e> @ imm = #-0x2
700b282e: 9800         	ldr	r0, [sp]
700b2830: f000 0002    	and	r0, r0, #0x2
700b2834: 2802         	cmp	r0, #0x2
700b2836: d004         	beq	0x700b2842 <Sciclient_rmUdmapRxChCfg+0x52> @ imm = #0x8
700b2838: e7ff         	b	0x700b283a <Sciclient_rmUdmapRxChCfg+0x4a> @ imm = #-0x2
700b283a: f04f 30ff    	mov.w	r0, #0xffffffff
700b283e: 9008         	str	r0, [sp, #0x20]
700b2840: e7ff         	b	0x700b2842 <Sciclient_rmUdmapRxChCfg+0x52> @ imm = #-0x2
700b2842: 9808         	ldr	r0, [sp, #0x20]
700b2844: b00c         	add	sp, #0x30
700b2846: bd80         	pop	{r7, pc}
		...

700b2850 <Sciclient_rmUdmapTxChCfg>:
700b2850: b580         	push	{r7, lr}
700b2852: b08c         	sub	sp, #0x30
700b2854: 900b         	str	r0, [sp, #0x2c]
700b2856: 910a         	str	r1, [sp, #0x28]
700b2858: 9209         	str	r2, [sp, #0x24]
700b285a: f241 2005    	movw	r0, #0x1205
700b285e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2862: 2002         	movs	r0, #0x2
700b2864: 9004         	str	r0, [sp, #0x10]
700b2866: 980b         	ldr	r0, [sp, #0x2c]
700b2868: 9005         	str	r0, [sp, #0x14]
700b286a: 2024         	movs	r0, #0x24
700b286c: 9006         	str	r0, [sp, #0x18]
700b286e: 9809         	ldr	r0, [sp, #0x24]
700b2870: 9007         	str	r0, [sp, #0x1c]
700b2872: 2000         	movs	r0, #0x0
700b2874: 9000         	str	r0, [sp]
700b2876: 980a         	ldr	r0, [sp, #0x28]
700b2878: 9001         	str	r0, [sp, #0x4]
700b287a: 2008         	movs	r0, #0x8
700b287c: 9002         	str	r0, [sp, #0x8]
700b287e: a803         	add	r0, sp, #0xc
700b2880: 4669         	mov	r1, sp
700b2882: f7f0 fcc5    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xf676
700b2886: 9008         	str	r0, [sp, #0x20]
700b2888: 9808         	ldr	r0, [sp, #0x20]
700b288a: b930         	cbnz	r0, 0x700b289a <Sciclient_rmUdmapTxChCfg+0x4a> @ imm = #0xc
700b288c: e7ff         	b	0x700b288e <Sciclient_rmUdmapTxChCfg+0x3e> @ imm = #-0x2
700b288e: 9800         	ldr	r0, [sp]
700b2890: f000 0002    	and	r0, r0, #0x2
700b2894: 2802         	cmp	r0, #0x2
700b2896: d004         	beq	0x700b28a2 <Sciclient_rmUdmapTxChCfg+0x52> @ imm = #0x8
700b2898: e7ff         	b	0x700b289a <Sciclient_rmUdmapTxChCfg+0x4a> @ imm = #-0x2
700b289a: f04f 30ff    	mov.w	r0, #0xffffffff
700b289e: 9008         	str	r0, [sp, #0x20]
700b28a0: e7ff         	b	0x700b28a2 <Sciclient_rmUdmapTxChCfg+0x52> @ imm = #-0x2
700b28a2: 9808         	ldr	r0, [sp, #0x20]
700b28a4: b00c         	add	sp, #0x30
700b28a6: bd80         	pop	{r7, pc}

700b28a8 <_outs>:
700b28a8: e92d4070     	push	{r4, r5, r6, lr}
700b28ac: e5916004     	ldr	r6, [r1, #0x4]
700b28b0: e1a04001     	mov	r4, r1
700b28b4: e5913008     	ldr	r3, [r1, #0x8]
700b28b8: e1a05002     	mov	r5, r2
700b28bc: e1560003     	cmp	r6, r3
700b28c0: 9a00000a     	bls	0x700b28f0 <_outs+0x48> @ imm = #0x28
700b28c4: e0466003     	sub	r6, r6, r3
700b28c8: e1a01000     	mov	r1, r0
700b28cc: e5940000     	ldr	r0, [r4]
700b28d0: e1560005     	cmp	r6, r5
700b28d4: 21a06005     	movhs	r6, r5
700b28d8: e1a02006     	mov	r2, r6
700b28dc: ebffbca6     	bl	0x700a1b7c <__aeabi_memcpy8> @ imm = #-0x10d68
700b28e0: e5940000     	ldr	r0, [r4]
700b28e4: e5943008     	ldr	r3, [r4, #0x8]
700b28e8: e0800006     	add	r0, r0, r6
700b28ec: e5840000     	str	r0, [r4]
700b28f0: e0831005     	add	r1, r3, r5
700b28f4: e1a00005     	mov	r0, r5
700b28f8: e5841008     	str	r1, [r4, #0x8]
700b28fc: e8bd8070     	pop	{r4, r5, r6, pc}

700b2900 <_tx_thread_system_return>:
700b2900: e10f1000     	mrs	r1, apsr
700b2904: f10c0080     	cpsid	i
700b2908: e92d4ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700b290c: e59f503c     	ldr	r5, [pc, #0x3c]         @ 0x700b2950 <__tx_thread_dont_save_ts+0x8>
700b2910: e5956000     	ldr	r6, [r5]
700b2914: eef14a10     	vmrs	r4, fpscr
700b2918: e52d4004     	str	r4, [sp, #-0x4]!
700b291c: ed2d0b20     	vpush	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b2920: e3a00000     	mov	r0, #0
700b2924: e92d0003     	push	{r0, r1}
700b2928: e59f2024     	ldr	r2, [pc, #0x24]         @ 0x700b2954 <__tx_thread_dont_save_ts+0xc>
700b292c: e5921000     	ldr	r1, [r2]
700b2930: e586d008     	str	sp, [r6, #0x8]
700b2934: e3a04000     	mov	r4, #0
700b2938: e3510000     	cmp	r1, #0
700b293c: 0a000001     	beq	0x700b2948 <__tx_thread_dont_save_ts> @ imm = #0x4
700b2940: e5824000     	str	r4, [r2]
700b2944: e5861018     	str	r1, [r6, #0x18]

700b2948 <__tx_thread_dont_save_ts>:
700b2948: e5854000     	str	r4, [r5]
700b294c: eafff6e0     	b	0x700b04d4 <_tx_thread_schedule> @ imm = #-0x2480
700b2950: 6c aa 08 70  	.word	0x7008aa6c
700b2954: a4 aa 08 70  	.word	0x7008aaa4
700b2958: 00 00 00 00  	.word	0x00000000
700b295c: 00 00 00 00  	.word	0x00000000

700b2960 <Sciclient_rmIrqReleaseRaw>:
700b2960: b580         	push	{r7, lr}
700b2962: b08e         	sub	sp, #0x38
700b2964: 900d         	str	r0, [sp, #0x34]
700b2966: 910c         	str	r1, [sp, #0x30]
700b2968: f241 0001    	movw	r0, #0x1001
700b296c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b2970: 2002         	movs	r0, #0x2
700b2972: 9007         	str	r0, [sp, #0x1c]
700b2974: 980d         	ldr	r0, [sp, #0x34]
700b2976: 9008         	str	r0, [sp, #0x20]
700b2978: 201c         	movs	r0, #0x1c
700b297a: 9009         	str	r0, [sp, #0x24]
700b297c: 980c         	ldr	r0, [sp, #0x30]
700b297e: 900a         	str	r0, [sp, #0x28]
700b2980: 2000         	movs	r0, #0x0
700b2982: 9003         	str	r0, [sp, #0xc]
700b2984: a801         	add	r0, sp, #0x4
700b2986: 9004         	str	r0, [sp, #0x10]
700b2988: 2008         	movs	r0, #0x8
700b298a: 9005         	str	r0, [sp, #0x14]
700b298c: a806         	add	r0, sp, #0x18
700b298e: a903         	add	r1, sp, #0xc
700b2990: f7f0 fc3e    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xf784
700b2994: 900b         	str	r0, [sp, #0x2c]
700b2996: 980b         	ldr	r0, [sp, #0x2c]
700b2998: b930         	cbnz	r0, 0x700b29a8 <Sciclient_rmIrqReleaseRaw+0x48> @ imm = #0xc
700b299a: e7ff         	b	0x700b299c <Sciclient_rmIrqReleaseRaw+0x3c> @ imm = #-0x2
700b299c: 9803         	ldr	r0, [sp, #0xc]
700b299e: f000 0002    	and	r0, r0, #0x2
700b29a2: 2802         	cmp	r0, #0x2
700b29a4: d004         	beq	0x700b29b0 <Sciclient_rmIrqReleaseRaw+0x50> @ imm = #0x8
700b29a6: e7ff         	b	0x700b29a8 <Sciclient_rmIrqReleaseRaw+0x48> @ imm = #-0x2
700b29a8: f04f 30ff    	mov.w	r0, #0xffffffff
700b29ac: 900b         	str	r0, [sp, #0x2c]
700b29ae: e7ff         	b	0x700b29b0 <Sciclient_rmIrqReleaseRaw+0x50> @ imm = #-0x2
700b29b0: 980b         	ldr	r0, [sp, #0x2c]
700b29b2: b00e         	add	sp, #0x38
700b29b4: bd80         	pop	{r7, pc}
		...
700b29be: 0000         	movs	r0, r0

700b29c0 <Sciclient_rmPsilPair>:
700b29c0: b580         	push	{r7, lr}
700b29c2: b08e         	sub	sp, #0x38
700b29c4: 900d         	str	r0, [sp, #0x34]
700b29c6: 910c         	str	r1, [sp, #0x30]
700b29c8: f44f 5094    	mov.w	r0, #0x1280
700b29cc: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b29d0: 2002         	movs	r0, #0x2
700b29d2: 9007         	str	r0, [sp, #0x1c]
700b29d4: 980d         	ldr	r0, [sp, #0x34]
700b29d6: 9008         	str	r0, [sp, #0x20]
700b29d8: 2014         	movs	r0, #0x14
700b29da: 9009         	str	r0, [sp, #0x24]
700b29dc: 980c         	ldr	r0, [sp, #0x30]
700b29de: 900a         	str	r0, [sp, #0x28]
700b29e0: 2000         	movs	r0, #0x0
700b29e2: 9003         	str	r0, [sp, #0xc]
700b29e4: a801         	add	r0, sp, #0x4
700b29e6: 9004         	str	r0, [sp, #0x10]
700b29e8: 2008         	movs	r0, #0x8
700b29ea: 9005         	str	r0, [sp, #0x14]
700b29ec: a806         	add	r0, sp, #0x18
700b29ee: a903         	add	r1, sp, #0xc
700b29f0: f7f0 fc0e    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xf7e4
700b29f4: 900b         	str	r0, [sp, #0x2c]
700b29f6: 980b         	ldr	r0, [sp, #0x2c]
700b29f8: b930         	cbnz	r0, 0x700b2a08 <Sciclient_rmPsilPair+0x48> @ imm = #0xc
700b29fa: e7ff         	b	0x700b29fc <Sciclient_rmPsilPair+0x3c> @ imm = #-0x2
700b29fc: 9803         	ldr	r0, [sp, #0xc]
700b29fe: f000 0002    	and	r0, r0, #0x2
700b2a02: 2802         	cmp	r0, #0x2
700b2a04: d004         	beq	0x700b2a10 <Sciclient_rmPsilPair+0x50> @ imm = #0x8
700b2a06: e7ff         	b	0x700b2a08 <Sciclient_rmPsilPair+0x48> @ imm = #-0x2
700b2a08: f04f 30ff    	mov.w	r0, #0xffffffff
700b2a0c: 900b         	str	r0, [sp, #0x2c]
700b2a0e: e7ff         	b	0x700b2a10 <Sciclient_rmPsilPair+0x50> @ imm = #-0x2
700b2a10: 980b         	ldr	r0, [sp, #0x2c]
700b2a12: b00e         	add	sp, #0x38
700b2a14: bd80         	pop	{r7, pc}
		...
700b2a1e: 0000         	movs	r0, r0

700b2a20 <Sciclient_rmPsilUnpair>:
700b2a20: b580         	push	{r7, lr}
700b2a22: b08e         	sub	sp, #0x38
700b2a24: 900d         	str	r0, [sp, #0x34]
700b2a26: 910c         	str	r1, [sp, #0x30]
700b2a28: f241 2081    	movw	r0, #0x1281
700b2a2c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b2a30: 2002         	movs	r0, #0x2
700b2a32: 9007         	str	r0, [sp, #0x1c]
700b2a34: 980d         	ldr	r0, [sp, #0x34]
700b2a36: 9008         	str	r0, [sp, #0x20]
700b2a38: 2014         	movs	r0, #0x14
700b2a3a: 9009         	str	r0, [sp, #0x24]
700b2a3c: 980c         	ldr	r0, [sp, #0x30]
700b2a3e: 900a         	str	r0, [sp, #0x28]
700b2a40: 2000         	movs	r0, #0x0
700b2a42: 9003         	str	r0, [sp, #0xc]
700b2a44: a801         	add	r0, sp, #0x4
700b2a46: 9004         	str	r0, [sp, #0x10]
700b2a48: 2008         	movs	r0, #0x8
700b2a4a: 9005         	str	r0, [sp, #0x14]
700b2a4c: a806         	add	r0, sp, #0x18
700b2a4e: a903         	add	r1, sp, #0xc
700b2a50: f7f0 fbde    	bl	0x700a3210 <Sciclient_service> @ imm = #-0xf844
700b2a54: 900b         	str	r0, [sp, #0x2c]
700b2a56: 980b         	ldr	r0, [sp, #0x2c]
700b2a58: b930         	cbnz	r0, 0x700b2a68 <Sciclient_rmPsilUnpair+0x48> @ imm = #0xc
700b2a5a: e7ff         	b	0x700b2a5c <Sciclient_rmPsilUnpair+0x3c> @ imm = #-0x2
700b2a5c: 9803         	ldr	r0, [sp, #0xc]
700b2a5e: f000 0002    	and	r0, r0, #0x2
700b2a62: 2802         	cmp	r0, #0x2
700b2a64: d004         	beq	0x700b2a70 <Sciclient_rmPsilUnpair+0x50> @ imm = #0x8
700b2a66: e7ff         	b	0x700b2a68 <Sciclient_rmPsilUnpair+0x48> @ imm = #-0x2
700b2a68: f04f 30ff    	mov.w	r0, #0xffffffff
700b2a6c: 900b         	str	r0, [sp, #0x2c]
700b2a6e: e7ff         	b	0x700b2a70 <Sciclient_rmPsilUnpair+0x50> @ imm = #-0x2
700b2a70: 980b         	ldr	r0, [sp, #0x2c]
700b2a72: b00e         	add	sp, #0x38
700b2a74: bd80         	pop	{r7, pc}
		...
700b2a7e: 0000         	movs	r0, r0

700b2a80 <Udma_chSetPeerReg>:
700b2a80: b580         	push	{r7, lr}
700b2a82: b086         	sub	sp, #0x18
700b2a84: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b2a88: 9005         	str	r0, [sp, #0x14]
700b2a8a: 9104         	str	r1, [sp, #0x10]
700b2a8c: 9203         	str	r2, [sp, #0xc]
700b2a8e: 9302         	str	r3, [sp, #0x8]
700b2a90: 9803         	ldr	r0, [sp, #0xc]
700b2a92: f002 fbf5    	bl	0x700b5280 <CSL_REG32_RD_RAW> @ imm = #0x27ea
700b2a96: 9001         	str	r0, [sp, #0x4]
700b2a98: 9801         	ldr	r0, [sp, #0x4]
700b2a9a: f020 4000    	bic	r0, r0, #0x80000000
700b2a9e: 9001         	str	r0, [sp, #0x4]
700b2aa0: 9803         	ldr	r0, [sp, #0xc]
700b2aa2: 9901         	ldr	r1, [sp, #0x4]
700b2aa4: f002 fb6c    	bl	0x700b5180 <CSL_REG32_WR_RAW> @ imm = #0x26d8
700b2aa8: 9804         	ldr	r0, [sp, #0x10]
700b2aaa: 6801         	ldr	r1, [r0]
700b2aac: 6840         	ldr	r0, [r0, #0x4]
700b2aae: f36f 301f    	bfc	r0, #12, #20
700b2ab2: f361 601a    	bfi	r0, r1, #24, #3
700b2ab6: 9001         	str	r0, [sp, #0x4]
700b2ab8: 9808         	ldr	r0, [sp, #0x20]
700b2aba: 9901         	ldr	r1, [sp, #0x4]
700b2abc: f002 fb60    	bl	0x700b5180 <CSL_REG32_WR_RAW> @ imm = #0x26c0
700b2ac0: 9804         	ldr	r0, [sp, #0x10]
700b2ac2: 6880         	ldr	r0, [r0, #0x8]
700b2ac4: f36f 301f    	bfc	r0, #12, #20
700b2ac8: 9001         	str	r0, [sp, #0x4]
700b2aca: 9802         	ldr	r0, [sp, #0x8]
700b2acc: 9901         	ldr	r1, [sp, #0x4]
700b2ace: f002 fb57    	bl	0x700b5180 <CSL_REG32_WR_RAW> @ imm = #0x26ae
700b2ad2: b006         	add	sp, #0x18
700b2ad4: bd80         	pop	{r7, pc}
		...
700b2ade: 0000         	movs	r0, r0

700b2ae0 <Udma_eventGetGlobalHandle>:
700b2ae0: b084         	sub	sp, #0x10
700b2ae2: 9003         	str	r0, [sp, #0xc]
700b2ae4: 2000         	movs	r0, #0x0
700b2ae6: 9002         	str	r0, [sp, #0x8]
700b2ae8: 9000         	str	r0, [sp]
700b2aea: 9803         	ldr	r0, [sp, #0xc]
700b2aec: b920         	cbnz	r0, 0x700b2af8 <Udma_eventGetGlobalHandle+0x18> @ imm = #0x8
700b2aee: e7ff         	b	0x700b2af0 <Udma_eventGetGlobalHandle+0x10> @ imm = #-0x2
700b2af0: f06f 0001    	mvn	r0, #0x1
700b2af4: 9002         	str	r0, [sp, #0x8]
700b2af6: e7ff         	b	0x700b2af8 <Udma_eventGetGlobalHandle+0x18> @ imm = #-0x2
700b2af8: 9802         	ldr	r0, [sp, #0x8]
700b2afa: b988         	cbnz	r0, 0x700b2b20 <Udma_eventGetGlobalHandle+0x40> @ imm = #0x22
700b2afc: e7ff         	b	0x700b2afe <Udma_eventGetGlobalHandle+0x1e> @ imm = #-0x2
700b2afe: 9803         	ldr	r0, [sp, #0xc]
700b2b00: 9001         	str	r0, [sp, #0x4]
700b2b02: 9801         	ldr	r0, [sp, #0x4]
700b2b04: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b2b08: f64a 31cd    	movw	r1, #0xabcd
700b2b0c: f6ca 31dc    	movt	r1, #0xabdc
700b2b10: 4288         	cmp	r0, r1
700b2b12: d004         	beq	0x700b2b1e <Udma_eventGetGlobalHandle+0x3e> @ imm = #0x8
700b2b14: e7ff         	b	0x700b2b16 <Udma_eventGetGlobalHandle+0x36> @ imm = #-0x2
700b2b16: f04f 30ff    	mov.w	r0, #0xffffffff
700b2b1a: 9002         	str	r0, [sp, #0x8]
700b2b1c: e7ff         	b	0x700b2b1e <Udma_eventGetGlobalHandle+0x3e> @ imm = #-0x2
700b2b1e: e7ff         	b	0x700b2b20 <Udma_eventGetGlobalHandle+0x40> @ imm = #-0x2
700b2b20: 9802         	ldr	r0, [sp, #0x8]
700b2b22: b928         	cbnz	r0, 0x700b2b30 <Udma_eventGetGlobalHandle+0x50> @ imm = #0xa
700b2b24: e7ff         	b	0x700b2b26 <Udma_eventGetGlobalHandle+0x46> @ imm = #-0x2
700b2b26: 9801         	ldr	r0, [sp, #0x4]
700b2b28: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700b2b2c: 9000         	str	r0, [sp]
700b2b2e: e7ff         	b	0x700b2b30 <Udma_eventGetGlobalHandle+0x50> @ imm = #-0x2
700b2b30: 9800         	ldr	r0, [sp]
700b2b32: b004         	add	sp, #0x10
700b2b34: 4770         	bx	lr
		...
700b2b3e: 0000         	movs	r0, r0

700b2b40 <CSL_pktdmaIsValidChanIdx>:
700b2b40: b084         	sub	sp, #0x10
700b2b42: 9003         	str	r0, [sp, #0xc]
700b2b44: 9102         	str	r1, [sp, #0x8]
700b2b46: 9201         	str	r2, [sp, #0x4]
700b2b48: 9801         	ldr	r0, [sp, #0x4]
700b2b4a: b950         	cbnz	r0, 0x700b2b62 <CSL_pktdmaIsValidChanIdx+0x22> @ imm = #0x14
700b2b4c: e7ff         	b	0x700b2b4e <CSL_pktdmaIsValidChanIdx+0xe> @ imm = #-0x2
700b2b4e: 9802         	ldr	r0, [sp, #0x8]
700b2b50: 9903         	ldr	r1, [sp, #0xc]
700b2b52: 6a09         	ldr	r1, [r1, #0x20]
700b2b54: 4288         	cmp	r0, r1
700b2b56: d204         	bhs	0x700b2b62 <CSL_pktdmaIsValidChanIdx+0x22> @ imm = #0x8
700b2b58: e7ff         	b	0x700b2b5a <CSL_pktdmaIsValidChanIdx+0x1a> @ imm = #-0x2
700b2b5a: 2001         	movs	r0, #0x1
700b2b5c: f88d 0003    	strb.w	r0, [sp, #0x3]
700b2b60: e012         	b	0x700b2b88 <CSL_pktdmaIsValidChanIdx+0x48> @ imm = #0x24
700b2b62: 9801         	ldr	r0, [sp, #0x4]
700b2b64: 2801         	cmp	r0, #0x1
700b2b66: d10a         	bne	0x700b2b7e <CSL_pktdmaIsValidChanIdx+0x3e> @ imm = #0x14
700b2b68: e7ff         	b	0x700b2b6a <CSL_pktdmaIsValidChanIdx+0x2a> @ imm = #-0x2
700b2b6a: 9802         	ldr	r0, [sp, #0x8]
700b2b6c: 9903         	ldr	r1, [sp, #0xc]
700b2b6e: 6a49         	ldr	r1, [r1, #0x24]
700b2b70: 4288         	cmp	r0, r1
700b2b72: d204         	bhs	0x700b2b7e <CSL_pktdmaIsValidChanIdx+0x3e> @ imm = #0x8
700b2b74: e7ff         	b	0x700b2b76 <CSL_pktdmaIsValidChanIdx+0x36> @ imm = #-0x2
700b2b76: 2001         	movs	r0, #0x1
700b2b78: f88d 0003    	strb.w	r0, [sp, #0x3]
700b2b7c: e003         	b	0x700b2b86 <CSL_pktdmaIsValidChanIdx+0x46> @ imm = #0x6
700b2b7e: 2000         	movs	r0, #0x0
700b2b80: f88d 0003    	strb.w	r0, [sp, #0x3]
700b2b84: e7ff         	b	0x700b2b86 <CSL_pktdmaIsValidChanIdx+0x46> @ imm = #-0x2
700b2b86: e7ff         	b	0x700b2b88 <CSL_pktdmaIsValidChanIdx+0x48> @ imm = #-0x2
700b2b88: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b2b8c: f000 0001    	and	r0, r0, #0x1
700b2b90: b004         	add	sp, #0x10
700b2b92: 4770         	bx	lr
		...

700b2ba0 <Sciclient_rmUnmappedVintRouteCreate>:
700b2ba0: b580         	push	{r7, lr}
700b2ba2: b084         	sub	sp, #0x10
700b2ba4: 9003         	str	r0, [sp, #0xc]
700b2ba6: 9903         	ldr	r1, [sp, #0xc]
700b2ba8: 8a08         	ldrh	r0, [r1, #0x10]
700b2baa: 8a49         	ldrh	r1, [r1, #0x12]
700b2bac: f10d 0207    	add.w	r2, sp, #0x7
700b2bb0: f7fe fbfe    	bl	0x700b13b0 <Sciclient_rmIaVintGetInfo> @ imm = #-0x1804
700b2bb4: 9002         	str	r0, [sp, #0x8]
700b2bb6: 9802         	ldr	r0, [sp, #0x8]
700b2bb8: b940         	cbnz	r0, 0x700b2bcc <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #0x10
700b2bba: e7ff         	b	0x700b2bbc <Sciclient_rmUnmappedVintRouteCreate+0x1c> @ imm = #-0x2
700b2bbc: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b2bc0: b120         	cbz	r0, 0x700b2bcc <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #0x8
700b2bc2: e7ff         	b	0x700b2bc4 <Sciclient_rmUnmappedVintRouteCreate+0x24> @ imm = #-0x2
700b2bc4: f06f 0001    	mvn	r0, #0x1
700b2bc8: 9002         	str	r0, [sp, #0x8]
700b2bca: e7ff         	b	0x700b2bcc <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #-0x2
700b2bcc: 9802         	ldr	r0, [sp, #0x8]
700b2bce: b970         	cbnz	r0, 0x700b2bee <Sciclient_rmUnmappedVintRouteCreate+0x4e> @ imm = #0x1c
700b2bd0: e7ff         	b	0x700b2bd2 <Sciclient_rmUnmappedVintRouteCreate+0x32> @ imm = #-0x2
700b2bd2: 9803         	ldr	r0, [sp, #0xc]
700b2bd4: f7f1 faec    	bl	0x700a41b0 <Sciclient_rmIrqFindRoute> @ imm = #-0xea28
700b2bd8: 9002         	str	r0, [sp, #0x8]
700b2bda: 9802         	ldr	r0, [sp, #0x8]
700b2bdc: b930         	cbnz	r0, 0x700b2bec <Sciclient_rmUnmappedVintRouteCreate+0x4c> @ imm = #0xc
700b2bde: e7ff         	b	0x700b2be0 <Sciclient_rmUnmappedVintRouteCreate+0x40> @ imm = #-0x2
700b2be0: 9803         	ldr	r0, [sp, #0xc]
700b2be2: 2100         	movs	r1, #0x0
700b2be4: f7f4 fccc    	bl	0x700a7580 <Sciclient_rmIrqProgramRoute> @ imm = #-0xb668
700b2be8: 9002         	str	r0, [sp, #0x8]
700b2bea: e7ff         	b	0x700b2bec <Sciclient_rmUnmappedVintRouteCreate+0x4c> @ imm = #-0x2
700b2bec: e7ff         	b	0x700b2bee <Sciclient_rmUnmappedVintRouteCreate+0x4e> @ imm = #-0x2
700b2bee: 9802         	ldr	r0, [sp, #0x8]
700b2bf0: b004         	add	sp, #0x10
700b2bf2: bd80         	pop	{r7, pc}
		...

700b2c00 <UART_OperModeValid>:
700b2c00: b082         	sub	sp, #0x8
700b2c02: 9001         	str	r0, [sp, #0x4]
700b2c04: f06f 0002    	mvn	r0, #0x2
700b2c08: 9000         	str	r0, [sp]
700b2c0a: 9801         	ldr	r0, [sp, #0x4]
700b2c0c: b1e0         	cbz	r0, 0x700b2c48 <UART_OperModeValid+0x48> @ imm = #0x38
700b2c0e: e7ff         	b	0x700b2c10 <UART_OperModeValid+0x10> @ imm = #-0x2
700b2c10: 9801         	ldr	r0, [sp, #0x4]
700b2c12: 2801         	cmp	r0, #0x1
700b2c14: d018         	beq	0x700b2c48 <UART_OperModeValid+0x48> @ imm = #0x30
700b2c16: e7ff         	b	0x700b2c18 <UART_OperModeValid+0x18> @ imm = #-0x2
700b2c18: 9801         	ldr	r0, [sp, #0x4]
700b2c1a: 2802         	cmp	r0, #0x2
700b2c1c: d014         	beq	0x700b2c48 <UART_OperModeValid+0x48> @ imm = #0x28
700b2c1e: e7ff         	b	0x700b2c20 <UART_OperModeValid+0x20> @ imm = #-0x2
700b2c20: 9801         	ldr	r0, [sp, #0x4]
700b2c22: 2803         	cmp	r0, #0x3
700b2c24: d010         	beq	0x700b2c48 <UART_OperModeValid+0x48> @ imm = #0x20
700b2c26: e7ff         	b	0x700b2c28 <UART_OperModeValid+0x28> @ imm = #-0x2
700b2c28: 9801         	ldr	r0, [sp, #0x4]
700b2c2a: 2804         	cmp	r0, #0x4
700b2c2c: d00c         	beq	0x700b2c48 <UART_OperModeValid+0x48> @ imm = #0x18
700b2c2e: e7ff         	b	0x700b2c30 <UART_OperModeValid+0x30> @ imm = #-0x2
700b2c30: 9801         	ldr	r0, [sp, #0x4]
700b2c32: 2805         	cmp	r0, #0x5
700b2c34: d008         	beq	0x700b2c48 <UART_OperModeValid+0x48> @ imm = #0x10
700b2c36: e7ff         	b	0x700b2c38 <UART_OperModeValid+0x38> @ imm = #-0x2
700b2c38: 9801         	ldr	r0, [sp, #0x4]
700b2c3a: 2806         	cmp	r0, #0x6
700b2c3c: d004         	beq	0x700b2c48 <UART_OperModeValid+0x48> @ imm = #0x8
700b2c3e: e7ff         	b	0x700b2c40 <UART_OperModeValid+0x40> @ imm = #-0x2
700b2c40: 9801         	ldr	r0, [sp, #0x4]
700b2c42: 2807         	cmp	r0, #0x7
700b2c44: d103         	bne	0x700b2c4e <UART_OperModeValid+0x4e> @ imm = #0x6
700b2c46: e7ff         	b	0x700b2c48 <UART_OperModeValid+0x48> @ imm = #-0x2
700b2c48: 2000         	movs	r0, #0x0
700b2c4a: 9000         	str	r0, [sp]
700b2c4c: e7ff         	b	0x700b2c4e <UART_OperModeValid+0x4e> @ imm = #-0x2
700b2c4e: 9800         	ldr	r0, [sp]
700b2c50: b002         	add	sp, #0x8
700b2c52: 4770         	bx	lr
		...

700b2c60 <UdmaRingPrms_init>:
700b2c60: b081         	sub	sp, #0x4
700b2c62: 9000         	str	r0, [sp]
700b2c64: 9800         	ldr	r0, [sp]
700b2c66: b318         	cbz	r0, 0x700b2cb0 <UdmaRingPrms_init+0x50> @ imm = #0x46
700b2c68: e7ff         	b	0x700b2c6a <UdmaRingPrms_init+0xa> @ imm = #-0x2
700b2c6a: 9900         	ldr	r1, [sp]
700b2c6c: 2000         	movs	r0, #0x0
700b2c6e: 6008         	str	r0, [r1]
700b2c70: 9a00         	ldr	r2, [sp]
700b2c72: f64a 31cd    	movw	r1, #0xabcd
700b2c76: f6ca 31dc    	movt	r1, #0xabdc
700b2c7a: 6051         	str	r1, [r2, #0x4]
700b2c7c: 9900         	ldr	r1, [sp]
700b2c7e: 7208         	strb	r0, [r1, #0x8]
700b2c80: 9a00         	ldr	r2, [sp]
700b2c82: f64f 71ff    	movw	r1, #0xffff
700b2c86: 8151         	strh	r1, [r2, #0xa]
700b2c88: 9900         	ldr	r1, [sp]
700b2c8a: 60c8         	str	r0, [r1, #0xc]
700b2c8c: 9a00         	ldr	r2, [sp]
700b2c8e: 2101         	movs	r1, #0x1
700b2c90: 7411         	strb	r1, [r2, #0x10]
700b2c92: 9900         	ldr	r1, [sp]
700b2c94: 7448         	strb	r0, [r1, #0x11]
700b2c96: 9900         	ldr	r1, [sp]
700b2c98: 7488         	strb	r0, [r1, #0x12]
700b2c9a: 9900         	ldr	r1, [sp]
700b2c9c: 2004         	movs	r0, #0x4
700b2c9e: f6cf 70ff    	movt	r0, #0xffff
700b2ca2: 6148         	str	r0, [r1, #0x14]
700b2ca4: 9900         	ldr	r1, [sp]
700b2ca6: 2000         	movs	r0, #0x0
700b2ca8: f6cf 70ff    	movt	r0, #0xffff
700b2cac: 6188         	str	r0, [r1, #0x18]
700b2cae: e7ff         	b	0x700b2cb0 <UdmaRingPrms_init+0x50> @ imm = #-0x2
700b2cb0: b001         	add	sp, #0x4
700b2cb2: 4770         	bx	lr
		...

700b2cc0 <_tx_thread_shell_entry>:
700b2cc0: b580         	push	{r7, lr}
700b2cc2: b082         	sub	sp, #0x8
700b2cc4: f64a 206c    	movw	r0, #0xaa6c
700b2cc8: f2c7 0008    	movt	r0, #0x7008
700b2ccc: 6800         	ldr	r0, [r0]
700b2cce: 9000         	str	r0, [sp]
700b2cd0: 9800         	ldr	r0, [sp]
700b2cd2: 6c81         	ldr	r1, [r0, #0x48]
700b2cd4: 6cc0         	ldr	r0, [r0, #0x4c]
700b2cd6: 4788         	blx	r1
700b2cd8: f64a 2078    	movw	r0, #0xaa78
700b2cdc: f2c7 0008    	movt	r0, #0x7008
700b2ce0: 6800         	ldr	r0, [r0]
700b2ce2: b140         	cbz	r0, 0x700b2cf6 <_tx_thread_shell_entry+0x36> @ imm = #0x10
700b2ce4: e7ff         	b	0x700b2ce6 <_tx_thread_shell_entry+0x26> @ imm = #-0x2
700b2ce6: f64a 2078    	movw	r0, #0xaa78
700b2cea: f2c7 0008    	movt	r0, #0x7008
700b2cee: 6801         	ldr	r1, [r0]
700b2cf0: 9800         	ldr	r0, [sp]
700b2cf2: 4788         	blx	r1
700b2cf4: e7ff         	b	0x700b2cf6 <_tx_thread_shell_entry+0x36> @ imm = #-0x2
700b2cf6: f7ef ef8e    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x100e4
700b2cfa: 9001         	str	r0, [sp, #0x4]
700b2cfc: 9900         	ldr	r1, [sp]
700b2cfe: 2001         	movs	r0, #0x1
700b2d00: 6348         	str	r0, [r1, #0x34]
700b2d02: 9800         	ldr	r0, [sp]
700b2d04: 2100         	movs	r1, #0x0
700b2d06: f7f0 f90b    	bl	0x700a2f20 <_tx_thread_system_ni_suspend> @ imm = #-0xfdea
700b2d0a: 9801         	ldr	r0, [sp, #0x4]
700b2d0c: f7f0 e902    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0xfdfc
700b2d10: b002         	add	sp, #0x8
700b2d12: bd80         	pop	{r7, pc}
		...

700b2d20 <_tx_thread_system_preempt_check>:
700b2d20: b580         	push	{r7, lr}
700b2d22: b084         	sub	sp, #0x10
700b2d24: f64a 207c    	movw	r0, #0xaa7c
700b2d28: f2c7 0008    	movt	r0, #0x7008
700b2d2c: 6800         	ldr	r0, [r0]
700b2d2e: 9003         	str	r0, [sp, #0xc]
700b2d30: 9803         	ldr	r0, [sp, #0xc]
700b2d32: f248 1138    	movw	r1, #0x8138
700b2d36: f2c7 010b    	movt	r1, #0x700b
700b2d3a: 6809         	ldr	r1, [r1]
700b2d3c: 4308         	orrs	r0, r1
700b2d3e: 9003         	str	r0, [sp, #0xc]
700b2d40: 9803         	ldr	r0, [sp, #0xc]
700b2d42: b9a8         	cbnz	r0, 0x700b2d70 <_tx_thread_system_preempt_check+0x50> @ imm = #0x2a
700b2d44: e7ff         	b	0x700b2d46 <_tx_thread_system_preempt_check+0x26> @ imm = #-0x2
700b2d46: f64a 206c    	movw	r0, #0xaa6c
700b2d4a: f2c7 0008    	movt	r0, #0x7008
700b2d4e: 6800         	ldr	r0, [r0]
700b2d50: 9002         	str	r0, [sp, #0x8]
700b2d52: f64a 2070    	movw	r0, #0xaa70
700b2d56: f2c7 0008    	movt	r0, #0x7008
700b2d5a: 6800         	ldr	r0, [r0]
700b2d5c: 9001         	str	r0, [sp, #0x4]
700b2d5e: 9802         	ldr	r0, [sp, #0x8]
700b2d60: 9901         	ldr	r1, [sp, #0x4]
700b2d62: 4288         	cmp	r0, r1
700b2d64: d003         	beq	0x700b2d6e <_tx_thread_system_preempt_check+0x4e> @ imm = #0x6
700b2d66: e7ff         	b	0x700b2d68 <_tx_thread_system_preempt_check+0x48> @ imm = #-0x2
700b2d68: f7ff edca    	blx	0x700b2900 <_tx_thread_system_return> @ imm = #-0x46c
700b2d6c: e7ff         	b	0x700b2d6e <_tx_thread_system_preempt_check+0x4e> @ imm = #-0x2
700b2d6e: e7ff         	b	0x700b2d70 <_tx_thread_system_preempt_check+0x50> @ imm = #-0x2
700b2d70: b004         	add	sp, #0x10
700b2d72: bd80         	pop	{r7, pc}

700b2d74 <__TI_auto_init_nobinit_nopinit>:
700b2d74: e92d4070     	push	{r4, r5, r6, lr}
700b2d78: e59f403c     	ldr	r4, [pc, #0x3c]         @ 0x700b2dbc <__TI_auto_init_nobinit_nopinit+0x48>
700b2d7c: e59f0034     	ldr	r0, [pc, #0x34]         @ 0x700b2db8 <__TI_auto_init_nobinit_nopinit+0x44>
700b2d80: e1540000     	cmp	r4, r0
700b2d84: 0a000009     	beq	0x700b2db0 <__TI_auto_init_nobinit_nopinit+0x3c> @ imm = #0x24
700b2d88: e59f5030     	ldr	r5, [pc, #0x30]         @ 0x700b2dc0 <__TI_auto_init_nobinit_nopinit+0x4c>
700b2d8c: e59f6030     	ldr	r6, [pc, #0x30]         @ 0x700b2dc4 <__TI_auto_init_nobinit_nopinit+0x50>
700b2d90: e1550006     	cmp	r5, r6
700b2d94: 0a000005     	beq	0x700b2db0 <__TI_auto_init_nobinit_nopinit+0x3c> @ imm = #0x14
700b2d98: e1c500d0     	ldrd	r0, r1, [r5]
700b2d9c: e4d02001     	ldrb	r2, [r0], #1
700b2da0: e7942102     	ldr	r2, [r4, r2, lsl #2]
700b2da4: e12fff32     	blx	r2
700b2da8: e2855008     	add	r5, r5, #8
700b2dac: eafffff7     	b	0x700b2d90 <__TI_auto_init_nobinit_nopinit+0x1c> @ imm = #-0x24
700b2db0: e1a00000     	mov	r0, r0
700b2db4: e8bd8070     	pop	{r4, r5, r6, pc}
700b2db8: 00 00 00 00  	.word	0x00000000
700b2dbc: 00 00 00 00  	.word	0x00000000
700b2dc0: 00 00 00 00  	.word	0x00000000
700b2dc4: 00 00 00 00  	.word	0x00000000
700b2dc8: 00 00 00 00  	.word	0x00000000
700b2dcc: 00 00 00 00  	.word	0x00000000

700b2dd0 <Drivers_open>:
; {
700b2dd0: b5b0         	push	{r4, r5, r7, lr}
700b2dd2: b082         	sub	sp, #0x8
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b2dd4: f647 71a4    	movw	r1, #0x7fa4
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b2dd8: f64a 24a8    	movw	r4, #0xaaa8
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b2ddc: f2c7 010b    	movt	r1, #0x700b
700b2de0: 2500         	movs	r5, #0x0
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b2de2: f2c7 0408    	movt	r4, #0x7008
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b2de6: 2000         	movs	r0, #0x0
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b2de8: 6025         	str	r5, [r4]
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b2dea: f7ee fae1    	bl	0x700a13b0 <UART_open>  @ imm = #-0x11a3e
700b2dee: 6020         	str	r0, [r4]
;         if(NULL == gUartHandle[instCnt])
700b2df0: b108         	cbz	r0, 0x700b2df6 <Drivers_open+0x26> @ imm = #0x2
; }
700b2df2: b002         	add	sp, #0x8
700b2df4: bdb0         	pop	{r4, r5, r7, pc}
;             DebugP_logError("UART open failed for instance %d !!!\r\n", instCnt);
700b2df6: f247 21ad    	movw	r1, #0x72ad
700b2dfa: f647 0233    	movw	r2, #0x7833
700b2dfe: f2c7 010b    	movt	r1, #0x700b
700b2e02: f2c7 020b    	movt	r2, #0x700b
700b2e06: 2002         	movs	r0, #0x2
700b2e08: 236e         	movs	r3, #0x6e
700b2e0a: 9500         	str	r5, [sp]
700b2e0c: f7fc fe98    	bl	0x700afb40 <_DebugP_logZone> @ imm = #-0x32d0
;         if(gUartHandle[instCnt] != NULL)
700b2e10: 6820         	ldr	r0, [r4]
700b2e12: 2800         	cmp	r0, #0x0
700b2e14: d0ed         	beq	0x700b2df2 <Drivers_open+0x22> @ imm = #-0x26
;             UART_close(gUartHandle[instCnt]);
700b2e16: f7f3 fd2b    	bl	0x700a6870 <UART_close> @ imm = #-0xc5aa
700b2e1a: 2000         	movs	r0, #0x0
;             gUartHandle[instCnt] = NULL;
700b2e1c: 6020         	str	r0, [r4]
; }
700b2e1e: b002         	add	sp, #0x8
700b2e20: bdb0         	pop	{r4, r5, r7, pc}
		...
700b2e2e: 0000         	movs	r0, r0

700b2e30 <Sciclient_getDevId>:
700b2e30: b083         	sub	sp, #0xc
700b2e32: 9002         	str	r0, [sp, #0x8]
700b2e34: f04f 30ff    	mov.w	r0, #0xffffffff
700b2e38: 9001         	str	r0, [sp, #0x4]
700b2e3a: 9802         	ldr	r0, [sp, #0x8]
700b2e3c: 9000         	str	r0, [sp]
700b2e3e: 2806         	cmp	r0, #0x6
700b2e40: d81b         	bhi	0x700b2e7a <Sciclient_getDevId+0x4a> @ imm = #0x36
700b2e42: 9900         	ldr	r1, [sp]
700b2e44: e8df f001    	tbb	[pc, r1]
700b2e48: 04 07 0a 0d  	.word	0x0d0a0704
700b2e4c: 10 13 16 00  	.word	0x00161310
700b2e50: 2009         	movs	r0, #0x9
700b2e52: 9001         	str	r0, [sp, #0x4]
700b2e54: e012         	b	0x700b2e7c <Sciclient_getDevId+0x4c> @ imm = #0x24
700b2e56: 2079         	movs	r0, #0x79
700b2e58: 9001         	str	r0, [sp, #0x4]
700b2e5a: e00f         	b	0x700b2e7c <Sciclient_getDevId+0x4c> @ imm = #0x1e
700b2e5c: 207a         	movs	r0, #0x7a
700b2e5e: 9001         	str	r0, [sp, #0x4]
700b2e60: e00c         	b	0x700b2e7c <Sciclient_getDevId+0x4c> @ imm = #0x18
700b2e62: 207b         	movs	r0, #0x7b
700b2e64: 9001         	str	r0, [sp, #0x4]
700b2e66: e009         	b	0x700b2e7c <Sciclient_getDevId+0x4c> @ imm = #0x12
700b2e68: 207c         	movs	r0, #0x7c
700b2e6a: 9001         	str	r0, [sp, #0x4]
700b2e6c: e006         	b	0x700b2e7c <Sciclient_getDevId+0x4c> @ imm = #0xc
700b2e6e: 2087         	movs	r0, #0x87
700b2e70: 9001         	str	r0, [sp, #0x4]
700b2e72: e003         	b	0x700b2e7c <Sciclient_getDevId+0x4c> @ imm = #0x6
700b2e74: 2088         	movs	r0, #0x88
700b2e76: 9001         	str	r0, [sp, #0x4]
700b2e78: e000         	b	0x700b2e7c <Sciclient_getDevId+0x4c> @ imm = #0x0
700b2e7a: e7ff         	b	0x700b2e7c <Sciclient_getDevId+0x4c> @ imm = #-0x2
700b2e7c: 9801         	ldr	r0, [sp, #0x4]
700b2e7e: b003         	add	sp, #0xc
700b2e80: 4770         	bx	lr
		...
700b2e8e: 0000         	movs	r0, r0

700b2e90 <Udma_chInitRegs>:
700b2e90: b081         	sub	sp, #0x4
700b2e92: 9000         	str	r0, [sp]
700b2e94: 9900         	ldr	r1, [sp]
700b2e96: 2000         	movs	r0, #0x0
700b2e98: f8c1 0214    	str.w	r0, [r1, #0x214]
700b2e9c: 9900         	ldr	r1, [sp]
700b2e9e: f8c1 0218    	str.w	r0, [r1, #0x218]
700b2ea2: 9900         	ldr	r1, [sp]
700b2ea4: f8c1 021c    	str.w	r0, [r1, #0x21c]
700b2ea8: 9900         	ldr	r1, [sp]
700b2eaa: f8c1 0220    	str.w	r0, [r1, #0x220]
700b2eae: 9900         	ldr	r1, [sp]
700b2eb0: f8c1 0224    	str.w	r0, [r1, #0x224]
700b2eb4: 9900         	ldr	r1, [sp]
700b2eb6: f8c1 0228    	str.w	r0, [r1, #0x228]
700b2eba: 9900         	ldr	r1, [sp]
700b2ebc: f8c1 022c    	str.w	r0, [r1, #0x22c]
700b2ec0: 9900         	ldr	r1, [sp]
700b2ec2: f8c1 0230    	str.w	r0, [r1, #0x230]
700b2ec6: 9900         	ldr	r1, [sp]
700b2ec8: f8c1 0234    	str.w	r0, [r1, #0x234]
700b2ecc: 9900         	ldr	r1, [sp]
700b2ece: f8c1 0238    	str.w	r0, [r1, #0x238]
700b2ed2: 9900         	ldr	r1, [sp]
700b2ed4: f8c1 023c    	str.w	r0, [r1, #0x23c]
700b2ed8: 9900         	ldr	r1, [sp]
700b2eda: f8c1 0240    	str.w	r0, [r1, #0x240]
700b2ede: b001         	add	sp, #0x4
700b2ee0: 4770         	bx	lr
		...
700b2eee: 0000         	movs	r0, r0

700b2ef0 <UART_checkCharsAvailInFifo>:
700b2ef0: b580         	push	{r7, lr}
700b2ef2: b084         	sub	sp, #0x10
700b2ef4: 9003         	str	r0, [sp, #0xc]
700b2ef6: 2000         	movs	r0, #0x0
700b2ef8: 9002         	str	r0, [sp, #0x8]
700b2efa: 9001         	str	r0, [sp, #0x4]
700b2efc: 9803         	ldr	r0, [sp, #0xc]
700b2efe: 300c         	adds	r0, #0xc
700b2f00: f002 f96e    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x22dc
700b2f04: 9002         	str	r0, [sp, #0x8]
700b2f06: 9803         	ldr	r0, [sp, #0xc]
700b2f08: 300c         	adds	r0, #0xc
700b2f0a: 9000         	str	r0, [sp]
700b2f0c: f002 f968    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x22d0
700b2f10: 4601         	mov	r1, r0
700b2f12: 9800         	ldr	r0, [sp]
700b2f14: f001 017f    	and	r1, r1, #0x7f
700b2f18: f002 f96a    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x22d4
700b2f1c: 9803         	ldr	r0, [sp, #0xc]
700b2f1e: 3014         	adds	r0, #0x14
700b2f20: f002 f95e    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x22bc
700b2f24: 07c0         	lsls	r0, r0, #0x1f
700b2f26: b118         	cbz	r0, 0x700b2f30 <UART_checkCharsAvailInFifo+0x40> @ imm = #0x6
700b2f28: e7ff         	b	0x700b2f2a <UART_checkCharsAvailInFifo+0x3a> @ imm = #-0x2
700b2f2a: 2001         	movs	r0, #0x1
700b2f2c: 9001         	str	r0, [sp, #0x4]
700b2f2e: e7ff         	b	0x700b2f30 <UART_checkCharsAvailInFifo+0x40> @ imm = #-0x2
700b2f30: 9803         	ldr	r0, [sp, #0xc]
700b2f32: 300c         	adds	r0, #0xc
700b2f34: 9902         	ldr	r1, [sp, #0x8]
700b2f36: f002 f95b    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x22b6
700b2f3a: 9801         	ldr	r0, [sp, #0x4]
700b2f3c: b004         	add	sp, #0x10
700b2f3e: bd80         	pop	{r7, pc}

700b2f40 <CSL_pktdmaIsChanEnabled>:
700b2f40: b580         	push	{r7, lr}
700b2f42: b084         	sub	sp, #0x10
700b2f44: 9003         	str	r0, [sp, #0xc]
700b2f46: 9102         	str	r1, [sp, #0x8]
700b2f48: 9201         	str	r2, [sp, #0x4]
700b2f4a: 9801         	ldr	r0, [sp, #0x4]
700b2f4c: b960         	cbnz	r0, 0x700b2f68 <CSL_pktdmaIsChanEnabled+0x28> @ imm = #0x18
700b2f4e: e7ff         	b	0x700b2f50 <CSL_pktdmaIsChanEnabled+0x10> @ imm = #-0x2
700b2f50: 9803         	ldr	r0, [sp, #0xc]
700b2f52: 6900         	ldr	r0, [r0, #0x10]
700b2f54: 9902         	ldr	r1, [sp, #0x8]
700b2f56: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b2f5a: f04f 4100    	mov.w	r1, #0x80000000
700b2f5e: 221f         	movs	r2, #0x1f
700b2f60: f001 fc56    	bl	0x700b4810 <CSL_REG32_FEXT_RAW> @ imm = #0x18ac
700b2f64: 9000         	str	r0, [sp]
700b2f66: e00b         	b	0x700b2f80 <CSL_pktdmaIsChanEnabled+0x40> @ imm = #0x16
700b2f68: 9803         	ldr	r0, [sp, #0xc]
700b2f6a: 6940         	ldr	r0, [r0, #0x14]
700b2f6c: 9902         	ldr	r1, [sp, #0x8]
700b2f6e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b2f72: f04f 4100    	mov.w	r1, #0x80000000
700b2f76: 221f         	movs	r2, #0x1f
700b2f78: f001 fc4a    	bl	0x700b4810 <CSL_REG32_FEXT_RAW> @ imm = #0x1894
700b2f7c: 9000         	str	r0, [sp]
700b2f7e: e7ff         	b	0x700b2f80 <CSL_pktdmaIsChanEnabled+0x40> @ imm = #-0x2
700b2f80: 9800         	ldr	r0, [sp]
700b2f82: 3801         	subs	r0, #0x1
700b2f84: fab0 f080    	clz	r0, r0
700b2f88: 0940         	lsrs	r0, r0, #0x5
700b2f8a: b004         	add	sp, #0x10
700b2f8c: bd80         	pop	{r7, pc}
700b2f8e: 0000         	movs	r0, r0

700b2f90 <UART_getHandle>:
700b2f90: b083         	sub	sp, #0xc
700b2f92: 9002         	str	r0, [sp, #0x8]
700b2f94: 2000         	movs	r0, #0x0
700b2f96: 9001         	str	r0, [sp, #0x4]
700b2f98: 9802         	ldr	r0, [sp, #0x8]
700b2f9a: f248 115c    	movw	r1, #0x815c
700b2f9e: f2c7 010b    	movt	r1, #0x700b
700b2fa2: 6809         	ldr	r1, [r1]
700b2fa4: 4288         	cmp	r0, r1
700b2fa6: d217         	bhs	0x700b2fd8 <UART_getHandle+0x48> @ imm = #0x2e
700b2fa8: e7ff         	b	0x700b2faa <UART_getHandle+0x1a> @ imm = #-0x2
700b2faa: 9902         	ldr	r1, [sp, #0x8]
700b2fac: f248 1024    	movw	r0, #0x8124
700b2fb0: f2c7 000b    	movt	r0, #0x700b
700b2fb4: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b2fb8: 6840         	ldr	r0, [r0, #0x4]
700b2fba: 9000         	str	r0, [sp]
700b2fbc: 9800         	ldr	r0, [sp]
700b2fbe: b150         	cbz	r0, 0x700b2fd6 <UART_getHandle+0x46> @ imm = #0x14
700b2fc0: e7ff         	b	0x700b2fc2 <UART_getHandle+0x32> @ imm = #-0x2
700b2fc2: 9800         	ldr	r0, [sp]
700b2fc4: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700b2fc8: 2801         	cmp	r0, #0x1
700b2fca: d104         	bne	0x700b2fd6 <UART_getHandle+0x46> @ imm = #0x8
700b2fcc: e7ff         	b	0x700b2fce <UART_getHandle+0x3e> @ imm = #-0x2
700b2fce: 9800         	ldr	r0, [sp]
700b2fd0: 6800         	ldr	r0, [r0]
700b2fd2: 9001         	str	r0, [sp, #0x4]
700b2fd4: e7ff         	b	0x700b2fd6 <UART_getHandle+0x46> @ imm = #-0x2
700b2fd6: e7ff         	b	0x700b2fd8 <UART_getHandle+0x48> @ imm = #-0x2
700b2fd8: 9801         	ldr	r0, [sp, #0x4]
700b2fda: b003         	add	sp, #0xc
700b2fdc: 4770         	bx	lr
700b2fde: 0000         	movs	r0, r0

700b2fe0 <_tx_thread_timeout>:
700b2fe0: b580         	push	{r7, lr}
700b2fe2: b086         	sub	sp, #0x18
700b2fe4: 9005         	str	r0, [sp, #0x14]
700b2fe6: 9805         	ldr	r0, [sp, #0x14]
700b2fe8: 9003         	str	r0, [sp, #0xc]
700b2fea: f7ef ee14    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x103d8
700b2fee: 9004         	str	r0, [sp, #0x10]
700b2ff0: 9803         	ldr	r0, [sp, #0xc]
700b2ff2: 6b40         	ldr	r0, [r0, #0x34]
700b2ff4: 2804         	cmp	r0, #0x4
700b2ff6: d107         	bne	0x700b3008 <_tx_thread_timeout+0x28> @ imm = #0xe
700b2ff8: e7ff         	b	0x700b2ffa <_tx_thread_timeout+0x1a> @ imm = #-0x2
700b2ffa: 9803         	ldr	r0, [sp, #0xc]
700b2ffc: f7f4 fb88    	bl	0x700a7710 <_tx_thread_system_ni_resume> @ imm = #-0xb8f0
700b3000: 9804         	ldr	r0, [sp, #0x10]
700b3002: f7ef ef88    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x100f0
700b3006: e010         	b	0x700b302a <_tx_thread_timeout+0x4a> @ imm = #0x20
700b3008: 9803         	ldr	r0, [sp, #0xc]
700b300a: 6ec0         	ldr	r0, [r0, #0x6c]
700b300c: 9002         	str	r0, [sp, #0x8]
700b300e: 2000         	movs	r0, #0x0
700b3010: 9001         	str	r0, [sp, #0x4]
700b3012: 9802         	ldr	r0, [sp, #0x8]
700b3014: b128         	cbz	r0, 0x700b3022 <_tx_thread_timeout+0x42> @ imm = #0xa
700b3016: e7ff         	b	0x700b3018 <_tx_thread_timeout+0x38> @ imm = #-0x2
700b3018: 9a02         	ldr	r2, [sp, #0x8]
700b301a: 9803         	ldr	r0, [sp, #0xc]
700b301c: 9901         	ldr	r1, [sp, #0x4]
700b301e: 4790         	blx	r2
700b3020: e7ff         	b	0x700b3022 <_tx_thread_timeout+0x42> @ imm = #-0x2
700b3022: 9804         	ldr	r0, [sp, #0x10]
700b3024: f7ef ef76    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x10114
700b3028: e7ff         	b	0x700b302a <_tx_thread_timeout+0x4a> @ imm = #-0x2
700b302a: b006         	add	sp, #0x18
700b302c: bd80         	pop	{r7, pc}
700b302e: 0000         	movs	r0, r0

700b3030 <_txe_semaphore_ceiling_put>:
700b3030: b580         	push	{r7, lr}
700b3032: b084         	sub	sp, #0x10
700b3034: 9003         	str	r0, [sp, #0xc]
700b3036: 9102         	str	r1, [sp, #0x8]
700b3038: 9803         	ldr	r0, [sp, #0xc]
700b303a: b918         	cbnz	r0, 0x700b3044 <_txe_semaphore_ceiling_put+0x14> @ imm = #0x6
700b303c: e7ff         	b	0x700b303e <_txe_semaphore_ceiling_put+0xe> @ imm = #-0x2
700b303e: 200c         	movs	r0, #0xc
700b3040: 9001         	str	r0, [sp, #0x4]
700b3042: e019         	b	0x700b3078 <_txe_semaphore_ceiling_put+0x48> @ imm = #0x32
700b3044: 9803         	ldr	r0, [sp, #0xc]
700b3046: 6800         	ldr	r0, [r0]
700b3048: f644 5141    	movw	r1, #0x4d41
700b304c: f2c5 3145    	movt	r1, #0x5345
700b3050: 4288         	cmp	r0, r1
700b3052: d003         	beq	0x700b305c <_txe_semaphore_ceiling_put+0x2c> @ imm = #0x6
700b3054: e7ff         	b	0x700b3056 <_txe_semaphore_ceiling_put+0x26> @ imm = #-0x2
700b3056: 200c         	movs	r0, #0xc
700b3058: 9001         	str	r0, [sp, #0x4]
700b305a: e00c         	b	0x700b3076 <_txe_semaphore_ceiling_put+0x46> @ imm = #0x18
700b305c: 9802         	ldr	r0, [sp, #0x8]
700b305e: b918         	cbnz	r0, 0x700b3068 <_txe_semaphore_ceiling_put+0x38> @ imm = #0x6
700b3060: e7ff         	b	0x700b3062 <_txe_semaphore_ceiling_put+0x32> @ imm = #-0x2
700b3062: 2022         	movs	r0, #0x22
700b3064: 9001         	str	r0, [sp, #0x4]
700b3066: e005         	b	0x700b3074 <_txe_semaphore_ceiling_put+0x44> @ imm = #0xa
700b3068: 9803         	ldr	r0, [sp, #0xc]
700b306a: 9902         	ldr	r1, [sp, #0x8]
700b306c: f7fb f978    	bl	0x700ae360 <_tx_semaphore_ceiling_put> @ imm = #-0x4d10
700b3070: 9001         	str	r0, [sp, #0x4]
700b3072: e7ff         	b	0x700b3074 <_txe_semaphore_ceiling_put+0x44> @ imm = #-0x2
700b3074: e7ff         	b	0x700b3076 <_txe_semaphore_ceiling_put+0x46> @ imm = #-0x2
700b3076: e7ff         	b	0x700b3078 <_txe_semaphore_ceiling_put+0x48> @ imm = #-0x2
700b3078: 9801         	ldr	r0, [sp, #0x4]
700b307a: b004         	add	sp, #0x10
700b307c: bd80         	pop	{r7, pc}
700b307e: 0000         	movs	r0, r0

700b3080 <Sciclient_rmPsSetInp>:
700b3080: b082         	sub	sp, #0x8
700b3082: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3086: f8ad 1004    	strh.w	r1, [sp, #0x4]
700b308a: 2000         	movs	r0, #0x0
700b308c: 9000         	str	r0, [sp]
700b308e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3092: f64a 11e8    	movw	r1, #0xa9e8
700b3096: f2c7 0108    	movt	r1, #0x7008
700b309a: 8c89         	ldrh	r1, [r1, #0x24]
700b309c: 4288         	cmp	r0, r1
700b309e: da0e         	bge	0x700b30be <Sciclient_rmPsSetInp+0x3e> @ imm = #0x1c
700b30a0: e7ff         	b	0x700b30a2 <Sciclient_rmPsSetInp+0x22> @ imm = #-0x2
700b30a2: f8bd 0004    	ldrh.w	r0, [sp, #0x4]
700b30a6: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b30aa: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b30ae: f64a 11e8    	movw	r1, #0xa9e8
700b30b2: f2c7 0108    	movt	r1, #0x7008
700b30b6: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b30ba: 80c8         	strh	r0, [r1, #0x6]
700b30bc: e003         	b	0x700b30c6 <Sciclient_rmPsSetInp+0x46> @ imm = #0x6
700b30be: f06f 0001    	mvn	r0, #0x1
700b30c2: 9000         	str	r0, [sp]
700b30c4: e7ff         	b	0x700b30c6 <Sciclient_rmPsSetInp+0x46> @ imm = #-0x2
700b30c6: 9800         	ldr	r0, [sp]
700b30c8: b002         	add	sp, #0x8
700b30ca: 4770         	bx	lr
700b30cc: 0000         	movs	r0, r0
700b30ce: 0000         	movs	r0, r0

700b30d0 <Sciclient_rmPsSetOutp>:
700b30d0: b082         	sub	sp, #0x8
700b30d2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b30d6: f8ad 1004    	strh.w	r1, [sp, #0x4]
700b30da: 2000         	movs	r0, #0x0
700b30dc: 9000         	str	r0, [sp]
700b30de: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b30e2: f64a 11e8    	movw	r1, #0xa9e8
700b30e6: f2c7 0108    	movt	r1, #0x7008
700b30ea: 8c89         	ldrh	r1, [r1, #0x24]
700b30ec: 4288         	cmp	r0, r1
700b30ee: da0e         	bge	0x700b310e <Sciclient_rmPsSetOutp+0x3e> @ imm = #0x1c
700b30f0: e7ff         	b	0x700b30f2 <Sciclient_rmPsSetOutp+0x22> @ imm = #-0x2
700b30f2: f8bd 0004    	ldrh.w	r0, [sp, #0x4]
700b30f6: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b30fa: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b30fe: f64a 11e8    	movw	r1, #0xa9e8
700b3102: f2c7 0108    	movt	r1, #0x7008
700b3106: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b310a: 8108         	strh	r0, [r1, #0x8]
700b310c: e003         	b	0x700b3116 <Sciclient_rmPsSetOutp+0x46> @ imm = #0x6
700b310e: f06f 0001    	mvn	r0, #0x1
700b3112: 9000         	str	r0, [sp]
700b3114: e7ff         	b	0x700b3116 <Sciclient_rmPsSetOutp+0x46> @ imm = #-0x2
700b3116: 9800         	ldr	r0, [sp]
700b3118: b002         	add	sp, #0x8
700b311a: 4770         	bx	lr
700b311c: 0000         	movs	r0, r0
700b311e: 0000         	movs	r0, r0

700b3120 <Udma_eventGetId>:
700b3120: b084         	sub	sp, #0x10
700b3122: 9003         	str	r0, [sp, #0xc]
700b3124: f64f 70ff    	movw	r0, #0xffff
700b3128: 9002         	str	r0, [sp, #0x8]
700b312a: 9803         	ldr	r0, [sp, #0xc]
700b312c: 9000         	str	r0, [sp]
700b312e: 9800         	ldr	r0, [sp]
700b3130: b1c8         	cbz	r0, 0x700b3166 <Udma_eventGetId+0x46> @ imm = #0x32
700b3132: e7ff         	b	0x700b3134 <Udma_eventGetId+0x14> @ imm = #-0x2
700b3134: 9800         	ldr	r0, [sp]
700b3136: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700b313a: f64a 31cd    	movw	r1, #0xabcd
700b313e: f6ca 31dc    	movt	r1, #0xabdc
700b3142: 4288         	cmp	r0, r1
700b3144: d10f         	bne	0x700b3166 <Udma_eventGetId+0x46> @ imm = #0x1e
700b3146: e7ff         	b	0x700b3148 <Udma_eventGetId+0x28> @ imm = #-0x2
700b3148: 9800         	ldr	r0, [sp]
700b314a: 6800         	ldr	r0, [r0]
700b314c: 9001         	str	r0, [sp, #0x4]
700b314e: 9801         	ldr	r0, [sp, #0x4]
700b3150: b140         	cbz	r0, 0x700b3164 <Udma_eventGetId+0x44> @ imm = #0x10
700b3152: e7ff         	b	0x700b3154 <Udma_eventGetId+0x34> @ imm = #-0x2
700b3154: 9801         	ldr	r0, [sp, #0x4]
700b3156: f8d0 0118    	ldr.w	r0, [r0, #0x118]
700b315a: 9900         	ldr	r1, [sp]
700b315c: 6c89         	ldr	r1, [r1, #0x48]
700b315e: 4408         	add	r0, r1
700b3160: 9002         	str	r0, [sp, #0x8]
700b3162: e7ff         	b	0x700b3164 <Udma_eventGetId+0x44> @ imm = #-0x2
700b3164: e7ff         	b	0x700b3166 <Udma_eventGetId+0x46> @ imm = #-0x2
700b3166: 9802         	ldr	r0, [sp, #0x8]
700b3168: b004         	add	sp, #0x10
700b316a: 4770         	bx	lr

700b316c <memccpy>:
700b316c: e1a0c000     	mov	r12, r0
700b3170: e3a00000     	mov	r0, #0
700b3174: e3530000     	cmp	r3, #0
700b3178: 012fff1e     	bxeq	lr
700b317c: e92d4800     	push	{r11, lr}
700b3180: e6efe072     	uxtb	lr, r2
700b3184: e28c2001     	add	r2, r12, #1
700b3188: e5d1c000     	ldrb	r12, [r1]
700b318c: e15c000e     	cmp	r12, lr
700b3190: e542c001     	strb	r12, [r2, #-0x1]
700b3194: 0a000004     	beq	0x700b31ac <memccpy+0x40> @ imm = #0x10
700b3198: e2811001     	add	r1, r1, #1
700b319c: e2533001     	subs	r3, r3, #1
700b31a0: e2822001     	add	r2, r2, #1
700b31a4: 1afffff7     	bne	0x700b3188 <memccpy+0x1c> @ imm = #-0x24
700b31a8: ea000000     	b	0x700b31b0 <memccpy+0x44> @ imm = #0x0
700b31ac: e1a00002     	mov	r0, r2
700b31b0: e8bd4800     	pop	{r11, lr}
700b31b4: e12fff1e     	bx	lr
		...

700b31c0 <CSL_pktdmaGetRxRT>:
700b31c0: b580         	push	{r7, lr}
700b31c2: b084         	sub	sp, #0x10
700b31c4: 9003         	str	r0, [sp, #0xc]
700b31c6: 9102         	str	r1, [sp, #0x8]
700b31c8: 9201         	str	r2, [sp, #0x4]
700b31ca: 9803         	ldr	r0, [sp, #0xc]
700b31cc: 6940         	ldr	r0, [r0, #0x14]
700b31ce: 9902         	ldr	r1, [sp, #0x8]
700b31d0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b31d4: f002 f83c    	bl	0x700b5250 <CSL_REG32_RD_RAW> @ imm = #0x2078
700b31d8: 9000         	str	r0, [sp]
700b31da: 9800         	ldr	r0, [sp]
700b31dc: 0fc0         	lsrs	r0, r0, #0x1f
700b31de: 9901         	ldr	r1, [sp, #0x4]
700b31e0: 6008         	str	r0, [r1]
700b31e2: 9800         	ldr	r0, [sp]
700b31e4: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700b31e8: 9901         	ldr	r1, [sp, #0x4]
700b31ea: 6048         	str	r0, [r1, #0x4]
700b31ec: 9901         	ldr	r1, [sp, #0x4]
700b31ee: 2000         	movs	r0, #0x0
700b31f0: 6108         	str	r0, [r1, #0x10]
700b31f2: 9900         	ldr	r1, [sp]
700b31f4: f3c1 7140    	ubfx	r1, r1, #0x1d, #0x1
700b31f8: 9a01         	ldr	r2, [sp, #0x4]
700b31fa: 6091         	str	r1, [r2, #0x8]
700b31fc: 9900         	ldr	r1, [sp]
700b31fe: f001 0101    	and	r1, r1, #0x1
700b3202: 9a01         	ldr	r2, [sp, #0x4]
700b3204: 60d1         	str	r1, [r2, #0xc]
700b3206: b004         	add	sp, #0x10
700b3208: bd80         	pop	{r7, pc}
700b320a: 0000         	movs	r0, r0
700b320c: 0000         	movs	r0, r0
700b320e: 0000         	movs	r0, r0

700b3210 <CSL_pktdmaGetTxRT>:
700b3210: b580         	push	{r7, lr}
700b3212: b084         	sub	sp, #0x10
700b3214: 9003         	str	r0, [sp, #0xc]
700b3216: 9102         	str	r1, [sp, #0x8]
700b3218: 9201         	str	r2, [sp, #0x4]
700b321a: 9803         	ldr	r0, [sp, #0xc]
700b321c: 6900         	ldr	r0, [r0, #0x10]
700b321e: 9902         	ldr	r1, [sp, #0x8]
700b3220: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3224: f002 f814    	bl	0x700b5250 <CSL_REG32_RD_RAW> @ imm = #0x2028
700b3228: 9000         	str	r0, [sp]
700b322a: 9800         	ldr	r0, [sp]
700b322c: 0fc0         	lsrs	r0, r0, #0x1f
700b322e: 9901         	ldr	r1, [sp, #0x4]
700b3230: 6008         	str	r0, [r1]
700b3232: 9800         	ldr	r0, [sp]
700b3234: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700b3238: 9901         	ldr	r1, [sp, #0x4]
700b323a: 6048         	str	r0, [r1, #0x4]
700b323c: 9901         	ldr	r1, [sp, #0x4]
700b323e: 2000         	movs	r0, #0x0
700b3240: 6108         	str	r0, [r1, #0x10]
700b3242: 9900         	ldr	r1, [sp]
700b3244: f3c1 7140    	ubfx	r1, r1, #0x1d, #0x1
700b3248: 9a01         	ldr	r2, [sp, #0x4]
700b324a: 6091         	str	r1, [r2, #0x8]
700b324c: 9900         	ldr	r1, [sp]
700b324e: f001 0101    	and	r1, r1, #0x1
700b3252: 9a01         	ldr	r2, [sp, #0x4]
700b3254: 60d1         	str	r1, [r2, #0xc]
700b3256: b004         	add	sp, #0x10
700b3258: bd80         	pop	{r7, pc}
700b325a: 0000         	movs	r0, r0
700b325c: 0000         	movs	r0, r0
700b325e: 0000         	movs	r0, r0

700b3260 <UART_getIntrIdentityStatus>:
700b3260: b580         	push	{r7, lr}
700b3262: b084         	sub	sp, #0x10
700b3264: 9003         	str	r0, [sp, #0xc]
700b3266: 2000         	movs	r0, #0x0
700b3268: 9002         	str	r0, [sp, #0x8]
700b326a: 9001         	str	r0, [sp, #0x4]
700b326c: 9803         	ldr	r0, [sp, #0xc]
700b326e: 300c         	adds	r0, #0xc
700b3270: f001 ffb6    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x1f6c
700b3274: 9002         	str	r0, [sp, #0x8]
700b3276: 9803         	ldr	r0, [sp, #0xc]
700b3278: 300c         	adds	r0, #0xc
700b327a: 9000         	str	r0, [sp]
700b327c: f001 ffb0    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x1f60
700b3280: 4601         	mov	r1, r0
700b3282: 9800         	ldr	r0, [sp]
700b3284: f001 017f    	and	r1, r1, #0x7f
700b3288: f001 ffb2    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x1f64
700b328c: 9803         	ldr	r0, [sp, #0xc]
700b328e: 3008         	adds	r0, #0x8
700b3290: f001 ffa6    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x1f4c
700b3294: f000 003e    	and	r0, r0, #0x3e
700b3298: 9001         	str	r0, [sp, #0x4]
700b329a: 9803         	ldr	r0, [sp, #0xc]
700b329c: 300c         	adds	r0, #0xc
700b329e: 9902         	ldr	r1, [sp, #0x8]
700b32a0: f001 ffa6    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x1f4c
700b32a4: 9801         	ldr	r0, [sp, #0x4]
700b32a6: b004         	add	sp, #0x10
700b32a8: bd80         	pop	{r7, pc}
700b32aa: 0000         	movs	r0, r0
700b32ac: 0000         	movs	r0, r0
700b32ae: 0000         	movs	r0, r0

700b32b0 <UART_lineCharConfig>:
700b32b0: b580         	push	{r7, lr}
700b32b2: b084         	sub	sp, #0x10
700b32b4: 9003         	str	r0, [sp, #0xc]
700b32b6: 9102         	str	r1, [sp, #0x8]
700b32b8: 9201         	str	r2, [sp, #0x4]
700b32ba: 9803         	ldr	r0, [sp, #0xc]
700b32bc: 300c         	adds	r0, #0xc
700b32be: f001 ff8f    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x1f1e
700b32c2: 9000         	str	r0, [sp]
700b32c4: 9800         	ldr	r0, [sp]
700b32c6: f020 0007    	bic	r0, r0, #0x7
700b32ca: 9000         	str	r0, [sp]
700b32cc: 9802         	ldr	r0, [sp, #0x8]
700b32ce: f000 0107    	and	r1, r0, #0x7
700b32d2: 9800         	ldr	r0, [sp]
700b32d4: 4308         	orrs	r0, r1
700b32d6: 9000         	str	r0, [sp]
700b32d8: 9800         	ldr	r0, [sp]
700b32da: f020 0038    	bic	r0, r0, #0x38
700b32de: 9000         	str	r0, [sp]
700b32e0: 9801         	ldr	r0, [sp, #0x4]
700b32e2: f000 0138    	and	r1, r0, #0x38
700b32e6: 9800         	ldr	r0, [sp]
700b32e8: 4308         	orrs	r0, r1
700b32ea: 9000         	str	r0, [sp]
700b32ec: 9803         	ldr	r0, [sp, #0xc]
700b32ee: 300c         	adds	r0, #0xc
700b32f0: 9900         	ldr	r1, [sp]
700b32f2: f001 ff7d    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x1efa
700b32f6: b004         	add	sp, #0x10
700b32f8: bd80         	pop	{r7, pc}
700b32fa: 0000         	movs	r0, r0
700b32fc: 0000         	movs	r0, r0
700b32fe: 0000         	movs	r0, r0

700b3300 <UART_lld_dmaInit>:
700b3300: b580         	push	{r7, lr}
700b3302: b084         	sub	sp, #0x10
700b3304: 9003         	str	r0, [sp, #0xc]
700b3306: 9102         	str	r1, [sp, #0x8]
700b3308: 2000         	movs	r0, #0x0
700b330a: 9001         	str	r0, [sp, #0x4]
700b330c: 9802         	ldr	r0, [sp, #0x8]
700b330e: 9000         	str	r0, [sp]
700b3310: 9803         	ldr	r0, [sp, #0xc]
700b3312: 9900         	ldr	r1, [sp]
700b3314: f7f7 fb5c    	bl	0x700aa9d0 <UART_udmaInitRxCh> @ imm = #-0x8948
700b3318: 9001         	str	r0, [sp, #0x4]
700b331a: 9803         	ldr	r0, [sp, #0xc]
700b331c: 9900         	ldr	r1, [sp]
700b331e: f7f6 fd67    	bl	0x700a9df0 <UART_udmaInitTxCh> @ imm = #-0x9532
700b3322: 4601         	mov	r1, r0
700b3324: 9801         	ldr	r0, [sp, #0x4]
700b3326: 4408         	add	r0, r1
700b3328: 9001         	str	r0, [sp, #0x4]
700b332a: 9801         	ldr	r0, [sp, #0x4]
700b332c: b930         	cbnz	r0, 0x700b333c <UART_lld_dmaInit+0x3c> @ imm = #0xc
700b332e: e7ff         	b	0x700b3330 <UART_lld_dmaInit+0x30> @ imm = #-0x2
700b3330: 9900         	ldr	r1, [sp]
700b3332: 2001         	movs	r0, #0x1
700b3334: 6388         	str	r0, [r1, #0x38]
700b3336: 2000         	movs	r0, #0x0
700b3338: 9001         	str	r0, [sp, #0x4]
700b333a: e003         	b	0x700b3344 <UART_lld_dmaInit+0x44> @ imm = #0x6
700b333c: f04f 30ff    	mov.w	r0, #0xffffffff
700b3340: 9001         	str	r0, [sp, #0x4]
700b3342: e7ff         	b	0x700b3344 <UART_lld_dmaInit+0x44> @ imm = #-0x2
700b3344: 9801         	ldr	r0, [sp, #0x4]
700b3346: b004         	add	sp, #0x10
700b3348: bd80         	pop	{r7, pc}
700b334a: 0000         	movs	r0, r0
700b334c: 0000         	movs	r0, r0
700b334e: 0000         	movs	r0, r0

700b3350 <UART_resetModule>:
700b3350: b580         	push	{r7, lr}
700b3352: b082         	sub	sp, #0x8
700b3354: 9001         	str	r0, [sp, #0x4]
700b3356: 9801         	ldr	r0, [sp, #0x4]
700b3358: 6800         	ldr	r0, [r0]
700b335a: f000 fc19    	bl	0x700b3b90 <UART_enhanFuncEnable> @ imm = #0x832
700b335e: 9801         	ldr	r0, [sp, #0x4]
700b3360: 6800         	ldr	r0, [r0]
700b3362: 2100         	movs	r1, #0x0
700b3364: f001 fe14    	bl	0x700b4f90 <UART_regConfModeRestore> @ imm = #0x1c28
700b3368: 9801         	ldr	r0, [sp, #0x4]
700b336a: 6800         	ldr	r0, [r0]
700b336c: f001 fd58    	bl	0x700b4e20 <UART_modemControlReset> @ imm = #0x1ab0
700b3370: 9801         	ldr	r0, [sp, #0x4]
700b3372: 6800         	ldr	r0, [r0]
700b3374: 21ff         	movs	r1, #0xff
700b3376: f7f9 faf3    	bl	0x700ac960 <UART_intrDisable> @ imm = #-0x6a1a
700b337a: 9801         	ldr	r0, [sp, #0x4]
700b337c: 6800         	ldr	r0, [r0]
700b337e: 2102         	movs	r1, #0x2
700b3380: f001 f8f6    	bl	0x700b4570 <UART_intr2Disable> @ imm = #0x11ec
700b3384: 9801         	ldr	r0, [sp, #0x4]
700b3386: 6800         	ldr	r0, [r0]
700b3388: 2107         	movs	r1, #0x7
700b338a: f001 f939    	bl	0x700b4600 <UART_operatingModeSelect> @ imm = #0x1272
700b338e: 9801         	ldr	r0, [sp, #0x4]
700b3390: f7fd f9be    	bl	0x700b0710 <UART_moduleReset> @ imm = #-0x2c84
700b3394: b002         	add	sp, #0x8
700b3396: bd80         	pop	{r7, pc}
		...

700b33a0 <CSL_bcdmaTeardownRxChan>:
700b33a0: b580         	push	{r7, lr}
700b33a2: b086         	sub	sp, #0x18
700b33a4: 9005         	str	r0, [sp, #0x14]
700b33a6: 9104         	str	r1, [sp, #0x10]
700b33a8: f88d 200f    	strb.w	r2, [sp, #0xf]
700b33ac: f88d 300e    	strb.w	r3, [sp, #0xe]
700b33b0: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b33b4: f000 0001    	and	r0, r0, #0x1
700b33b8: 9000         	str	r0, [sp]
700b33ba: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700b33be: f000 0001    	and	r0, r0, #0x1
700b33c2: 9001         	str	r0, [sp, #0x4]
700b33c4: 9805         	ldr	r0, [sp, #0x14]
700b33c6: 9a04         	ldr	r2, [sp, #0x10]
700b33c8: 2105         	movs	r1, #0x5
700b33ca: 466b         	mov	r3, sp
700b33cc: f7fd fca0    	bl	0x700b0d10 <CSL_bcdmaDoChanOp> @ imm = #-0x26c0
700b33d0: 9002         	str	r0, [sp, #0x8]
700b33d2: 9802         	ldr	r0, [sp, #0x8]
700b33d4: b120         	cbz	r0, 0x700b33e0 <CSL_bcdmaTeardownRxChan+0x40> @ imm = #0x8
700b33d6: e7ff         	b	0x700b33d8 <CSL_bcdmaTeardownRxChan+0x38> @ imm = #-0x2
700b33d8: f04f 30ff    	mov.w	r0, #0xffffffff
700b33dc: 9002         	str	r0, [sp, #0x8]
700b33de: e7ff         	b	0x700b33e0 <CSL_bcdmaTeardownRxChan+0x40> @ imm = #-0x2
700b33e0: 9802         	ldr	r0, [sp, #0x8]
700b33e2: b006         	add	sp, #0x18
700b33e4: bd80         	pop	{r7, pc}
		...
700b33ee: 0000         	movs	r0, r0

700b33f0 <CSL_bcdmaTeardownTxChan>:
700b33f0: b580         	push	{r7, lr}
700b33f2: b086         	sub	sp, #0x18
700b33f4: 9005         	str	r0, [sp, #0x14]
700b33f6: 9104         	str	r1, [sp, #0x10]
700b33f8: f88d 200f    	strb.w	r2, [sp, #0xf]
700b33fc: f88d 300e    	strb.w	r3, [sp, #0xe]
700b3400: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b3404: f000 0001    	and	r0, r0, #0x1
700b3408: 9000         	str	r0, [sp]
700b340a: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700b340e: f000 0001    	and	r0, r0, #0x1
700b3412: 9001         	str	r0, [sp, #0x4]
700b3414: 9805         	ldr	r0, [sp, #0x14]
700b3416: 9a04         	ldr	r2, [sp, #0x10]
700b3418: 2105         	movs	r1, #0x5
700b341a: 466b         	mov	r3, sp
700b341c: f7fd fc78    	bl	0x700b0d10 <CSL_bcdmaDoChanOp> @ imm = #-0x2710
700b3420: 9002         	str	r0, [sp, #0x8]
700b3422: 9802         	ldr	r0, [sp, #0x8]
700b3424: b120         	cbz	r0, 0x700b3430 <CSL_bcdmaTeardownTxChan+0x40> @ imm = #0x8
700b3426: e7ff         	b	0x700b3428 <CSL_bcdmaTeardownTxChan+0x38> @ imm = #-0x2
700b3428: f04f 30ff    	mov.w	r0, #0xffffffff
700b342c: 9002         	str	r0, [sp, #0x8]
700b342e: e7ff         	b	0x700b3430 <CSL_bcdmaTeardownTxChan+0x40> @ imm = #-0x2
700b3430: 9802         	ldr	r0, [sp, #0x8]
700b3432: b006         	add	sp, #0x18
700b3434: bd80         	pop	{r7, pc}
		...
700b343e: 0000         	movs	r0, r0

700b3440 <DebugP_uartLogWriterPutChar>:
700b3440: b580         	push	{r7, lr}
700b3442: b088         	sub	sp, #0x20
700b3444: f88d 001f    	strb.w	r0, [sp, #0x1f]
700b3448: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700b344c: f88d 001e    	strb.w	r0, [sp, #0x1e]
700b3450: f248 1054    	movw	r0, #0x8154
700b3454: f2c7 000b    	movt	r0, #0x700b
700b3458: 6800         	ldr	r0, [r0]
700b345a: f7ff fd99    	bl	0x700b2f90 <UART_getHandle> @ imm = #-0x4ce
700b345e: 9006         	str	r0, [sp, #0x18]
700b3460: 9806         	ldr	r0, [sp, #0x18]
700b3462: b170         	cbz	r0, 0x700b3482 <DebugP_uartLogWriterPutChar+0x42> @ imm = #0x1c
700b3464: e7ff         	b	0x700b3466 <DebugP_uartLogWriterPutChar+0x26> @ imm = #-0x2
700b3466: a801         	add	r0, sp, #0x4
700b3468: 9000         	str	r0, [sp]
700b346a: f001 f869    	bl	0x700b4540 <UART_Transaction_init> @ imm = #0x10d2
700b346e: 9900         	ldr	r1, [sp]
700b3470: f10d 001e    	add.w	r0, sp, #0x1e
700b3474: 9001         	str	r0, [sp, #0x4]
700b3476: 2001         	movs	r0, #0x1
700b3478: 9002         	str	r0, [sp, #0x8]
700b347a: 9806         	ldr	r0, [sp, #0x18]
700b347c: f7f3 fad8    	bl	0x700a6a30 <UART_write> @ imm = #-0xca50
700b3480: e7ff         	b	0x700b3482 <DebugP_uartLogWriterPutChar+0x42> @ imm = #-0x2
700b3482: b008         	add	sp, #0x20
700b3484: bd80         	pop	{r7, pc}
		...
700b348e: 0000         	movs	r0, r0

700b3490 <SemaphoreP_post>:
700b3490: b580         	push	{r7, lr}
700b3492: b084         	sub	sp, #0x10
700b3494: 9003         	str	r0, [sp, #0xc]
700b3496: 9803         	ldr	r0, [sp, #0xc]
700b3498: 9002         	str	r0, [sp, #0x8]
700b349a: 9802         	ldr	r0, [sp, #0x8]
700b349c: 6d40         	ldr	r0, [r0, #0x54]
700b349e: 2801         	cmp	r0, #0x1
700b34a0: d106         	bne	0x700b34b0 <SemaphoreP_post+0x20> @ imm = #0xc
700b34a2: e7ff         	b	0x700b34a4 <SemaphoreP_post+0x14> @ imm = #-0x2
700b34a4: 9802         	ldr	r0, [sp, #0x8]
700b34a6: 301c         	adds	r0, #0x1c
700b34a8: f7fd fdf2    	bl	0x700b1090 <_txe_mutex_put> @ imm = #-0x241c
700b34ac: 9001         	str	r0, [sp, #0x4]
700b34ae: e010         	b	0x700b34d2 <SemaphoreP_post+0x42> @ imm = #0x20
700b34b0: 9802         	ldr	r0, [sp, #0x8]
700b34b2: 6d80         	ldr	r0, [r0, #0x58]
700b34b4: 2801         	cmp	r0, #0x1
700b34b6: d106         	bne	0x700b34c6 <SemaphoreP_post+0x36> @ imm = #0xc
700b34b8: e7ff         	b	0x700b34ba <SemaphoreP_post+0x2a> @ imm = #-0x2
700b34ba: 9802         	ldr	r0, [sp, #0x8]
700b34bc: 2101         	movs	r1, #0x1
700b34be: f7ff fdb7    	bl	0x700b3030 <_txe_semaphore_ceiling_put> @ imm = #-0x492
700b34c2: 9001         	str	r0, [sp, #0x4]
700b34c4: e004         	b	0x700b34d0 <SemaphoreP_post+0x40> @ imm = #0x8
700b34c6: 9802         	ldr	r0, [sp, #0x8]
700b34c8: f000 fbc2    	bl	0x700b3c50 <_txe_semaphore_put> @ imm = #0x784
700b34cc: 9001         	str	r0, [sp, #0x4]
700b34ce: e7ff         	b	0x700b34d0 <SemaphoreP_post+0x40> @ imm = #-0x2
700b34d0: e7ff         	b	0x700b34d2 <SemaphoreP_post+0x42> @ imm = #-0x2
700b34d2: b004         	add	sp, #0x10
700b34d4: bd80         	pop	{r7, pc}
		...
700b34de: 0000         	movs	r0, r0

700b34e0 <UART_readLineStatus>:
700b34e0: b580         	push	{r7, lr}
700b34e2: b084         	sub	sp, #0x10
700b34e4: 9003         	str	r0, [sp, #0xc]
700b34e6: 2000         	movs	r0, #0x0
700b34e8: 9002         	str	r0, [sp, #0x8]
700b34ea: 9001         	str	r0, [sp, #0x4]
700b34ec: 9803         	ldr	r0, [sp, #0xc]
700b34ee: 300c         	adds	r0, #0xc
700b34f0: f001 fe76    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x1cec
700b34f4: 9002         	str	r0, [sp, #0x8]
700b34f6: 9803         	ldr	r0, [sp, #0xc]
700b34f8: 300c         	adds	r0, #0xc
700b34fa: 9000         	str	r0, [sp]
700b34fc: f001 fe70    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x1ce0
700b3500: 4601         	mov	r1, r0
700b3502: 9800         	ldr	r0, [sp]
700b3504: f001 017f    	and	r1, r1, #0x7f
700b3508: f001 fe72    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x1ce4
700b350c: 9803         	ldr	r0, [sp, #0xc]
700b350e: 3014         	adds	r0, #0x14
700b3510: f001 fe66    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x1ccc
700b3514: 9001         	str	r0, [sp, #0x4]
700b3516: 9803         	ldr	r0, [sp, #0xc]
700b3518: 300c         	adds	r0, #0xc
700b351a: 9902         	ldr	r1, [sp, #0x8]
700b351c: f001 fe68    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x1cd0
700b3520: 9801         	ldr	r0, [sp, #0x4]
700b3522: b004         	add	sp, #0x10
700b3524: bd80         	pop	{r7, pc}
		...
700b352e: 0000         	movs	r0, r0

700b3530 <CSL_bcdmaGetChanPeerReg>:
700b3530: b580         	push	{r7, lr}
700b3532: b088         	sub	sp, #0x20
700b3534: f8dd c028    	ldr.w	r12, [sp, #0x28]
700b3538: 9007         	str	r0, [sp, #0x1c]
700b353a: 9106         	str	r1, [sp, #0x18]
700b353c: 9205         	str	r2, [sp, #0x14]
700b353e: 9304         	str	r3, [sp, #0x10]
700b3540: 9804         	ldr	r0, [sp, #0x10]
700b3542: 9001         	str	r0, [sp, #0x4]
700b3544: 9807         	ldr	r0, [sp, #0x1c]
700b3546: 9a06         	ldr	r2, [sp, #0x18]
700b3548: 210b         	movs	r1, #0xb
700b354a: ab01         	add	r3, sp, #0x4
700b354c: f7fd fbe0    	bl	0x700b0d10 <CSL_bcdmaDoChanOp> @ imm = #-0x2840
700b3550: 9003         	str	r0, [sp, #0xc]
700b3552: 9803         	ldr	r0, [sp, #0xc]
700b3554: b920         	cbnz	r0, 0x700b3560 <CSL_bcdmaGetChanPeerReg+0x30> @ imm = #0x8
700b3556: e7ff         	b	0x700b3558 <CSL_bcdmaGetChanPeerReg+0x28> @ imm = #-0x2
700b3558: 9802         	ldr	r0, [sp, #0x8]
700b355a: 990a         	ldr	r1, [sp, #0x28]
700b355c: 6008         	str	r0, [r1]
700b355e: e006         	b	0x700b356e <CSL_bcdmaGetChanPeerReg+0x3e> @ imm = #0xc
700b3560: 990a         	ldr	r1, [sp, #0x28]
700b3562: 2000         	movs	r0, #0x0
700b3564: 6008         	str	r0, [r1]
700b3566: f04f 30ff    	mov.w	r0, #0xffffffff
700b356a: 9003         	str	r0, [sp, #0xc]
700b356c: e7ff         	b	0x700b356e <CSL_bcdmaGetChanPeerReg+0x3e> @ imm = #-0x2
700b356e: 9803         	ldr	r0, [sp, #0xc]
700b3570: b008         	add	sp, #0x20
700b3572: bd80         	pop	{r7, pc}
		...

700b3580 <_strnlen_s>:
700b3580: b084         	sub	sp, #0x10
700b3582: 9003         	str	r0, [sp, #0xc]
700b3584: 9102         	str	r1, [sp, #0x8]
700b3586: 9803         	ldr	r0, [sp, #0xc]
700b3588: 9001         	str	r0, [sp, #0x4]
700b358a: e7ff         	b	0x700b358c <_strnlen_s+0xc> @ imm = #-0x2
700b358c: 9801         	ldr	r0, [sp, #0x4]
700b358e: 7801         	ldrb	r1, [r0]
700b3590: 2000         	movs	r0, #0x0
700b3592: 9000         	str	r0, [sp]
700b3594: b141         	cbz	r1, 0x700b35a8 <_strnlen_s+0x28> @ imm = #0x10
700b3596: e7ff         	b	0x700b3598 <_strnlen_s+0x18> @ imm = #-0x2
700b3598: 9802         	ldr	r0, [sp, #0x8]
700b359a: 1e41         	subs	r1, r0, #0x1
700b359c: 9102         	str	r1, [sp, #0x8]
700b359e: 2800         	cmp	r0, #0x0
700b35a0: bf18         	it	ne
700b35a2: 2001         	movne	r0, #0x1
700b35a4: 9000         	str	r0, [sp]
700b35a6: e7ff         	b	0x700b35a8 <_strnlen_s+0x28> @ imm = #-0x2
700b35a8: 9800         	ldr	r0, [sp]
700b35aa: 07c0         	lsls	r0, r0, #0x1f
700b35ac: b128         	cbz	r0, 0x700b35ba <_strnlen_s+0x3a> @ imm = #0xa
700b35ae: e7ff         	b	0x700b35b0 <_strnlen_s+0x30> @ imm = #-0x2
700b35b0: e7ff         	b	0x700b35b2 <_strnlen_s+0x32> @ imm = #-0x2
700b35b2: 9801         	ldr	r0, [sp, #0x4]
700b35b4: 3001         	adds	r0, #0x1
700b35b6: 9001         	str	r0, [sp, #0x4]
700b35b8: e7e8         	b	0x700b358c <_strnlen_s+0xc> @ imm = #-0x30
700b35ba: 9801         	ldr	r0, [sp, #0x4]
700b35bc: 9903         	ldr	r1, [sp, #0xc]
700b35be: 1a40         	subs	r0, r0, r1
700b35c0: b004         	add	sp, #0x10
700b35c2: 4770         	bx	lr
		...

700b35d0 <CSL_udmapCppi5SetPktLen>:
700b35d0: b083         	sub	sp, #0xc
700b35d2: 9002         	str	r0, [sp, #0x8]
700b35d4: 9101         	str	r1, [sp, #0x4]
700b35d6: 9200         	str	r2, [sp]
700b35d8: 9801         	ldr	r0, [sp, #0x4]
700b35da: 2801         	cmp	r0, #0x1
700b35dc: d004         	beq	0x700b35e8 <CSL_udmapCppi5SetPktLen+0x18> @ imm = #0x8
700b35de: e7ff         	b	0x700b35e0 <CSL_udmapCppi5SetPktLen+0x10> @ imm = #-0x2
700b35e0: 9801         	ldr	r0, [sp, #0x4]
700b35e2: 2802         	cmp	r0, #0x2
700b35e4: d107         	bne	0x700b35f6 <CSL_udmapCppi5SetPktLen+0x26> @ imm = #0xe
700b35e6: e7ff         	b	0x700b35e8 <CSL_udmapCppi5SetPktLen+0x18> @ imm = #-0x2
700b35e8: 9902         	ldr	r1, [sp, #0x8]
700b35ea: 6808         	ldr	r0, [r1]
700b35ec: 9a00         	ldr	r2, [sp]
700b35ee: f362 0015    	bfi	r0, r2, #0, #22
700b35f2: 6008         	str	r0, [r1]
700b35f4: e7ff         	b	0x700b35f6 <CSL_udmapCppi5SetPktLen+0x26> @ imm = #-0x2
700b35f6: 9801         	ldr	r0, [sp, #0x4]
700b35f8: 2803         	cmp	r0, #0x3
700b35fa: d108         	bne	0x700b360e <CSL_udmapCppi5SetPktLen+0x3e> @ imm = #0x10
700b35fc: e7ff         	b	0x700b35fe <CSL_udmapCppi5SetPktLen+0x2e> @ imm = #-0x2
700b35fe: 9902         	ldr	r1, [sp, #0x8]
700b3600: 6808         	ldr	r0, [r1]
700b3602: 9a00         	ldr	r2, [sp]
700b3604: 3a01         	subs	r2, #0x1
700b3606: f362 000d    	bfi	r0, r2, #0, #14
700b360a: 6008         	str	r0, [r1]
700b360c: e7ff         	b	0x700b360e <CSL_udmapCppi5SetPktLen+0x3e> @ imm = #-0x2
700b360e: b003         	add	sp, #0xc
700b3610: 4770         	bx	lr
		...
700b361e: 0000         	movs	r0, r0

700b3620 <Sciclient_rmIrqGetNodeItf>:
700b3620: b084         	sub	sp, #0x10
700b3622: 9003         	str	r0, [sp, #0xc]
700b3624: f8ad 100a    	strh.w	r1, [sp, #0xa]
700b3628: 9201         	str	r2, [sp, #0x4]
700b362a: 2000         	movs	r0, #0x0
700b362c: 9000         	str	r0, [sp]
700b362e: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b3632: 9903         	ldr	r1, [sp, #0xc]
700b3634: 8849         	ldrh	r1, [r1, #0x2]
700b3636: 4288         	cmp	r0, r1
700b3638: da09         	bge	0x700b364e <Sciclient_rmIrqGetNodeItf+0x2e> @ imm = #0x12
700b363a: e7ff         	b	0x700b363c <Sciclient_rmIrqGetNodeItf+0x1c> @ imm = #-0x2
700b363c: 9803         	ldr	r0, [sp, #0xc]
700b363e: 6840         	ldr	r0, [r0, #0x4]
700b3640: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700b3644: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b3648: 9901         	ldr	r1, [sp, #0x4]
700b364a: 6008         	str	r0, [r1]
700b364c: e006         	b	0x700b365c <Sciclient_rmIrqGetNodeItf+0x3c> @ imm = #0xc
700b364e: 9901         	ldr	r1, [sp, #0x4]
700b3650: 2000         	movs	r0, #0x0
700b3652: 6008         	str	r0, [r1]
700b3654: f06f 0001    	mvn	r0, #0x1
700b3658: 9000         	str	r0, [sp]
700b365a: e7ff         	b	0x700b365c <Sciclient_rmIrqGetNodeItf+0x3c> @ imm = #-0x2
700b365c: 9800         	ldr	r0, [sp]
700b365e: b004         	add	sp, #0x10
700b3660: 4770         	bx	lr
		...
700b366e: 0000         	movs	r0, r0

700b3670 <UART_checkOpenParams>:
700b3670: b082         	sub	sp, #0x8
700b3672: 9001         	str	r0, [sp, #0x4]
700b3674: 2000         	movs	r0, #0x0
700b3676: 9000         	str	r0, [sp]
700b3678: 9801         	ldr	r0, [sp, #0x4]
700b367a: 6900         	ldr	r0, [r0, #0x10]
700b367c: 2801         	cmp	r0, #0x1
700b367e: d108         	bne	0x700b3692 <UART_checkOpenParams+0x22> @ imm = #0x10
700b3680: e7ff         	b	0x700b3682 <UART_checkOpenParams+0x12> @ imm = #-0x2
700b3682: 9801         	ldr	r0, [sp, #0x4]
700b3684: 69c0         	ldr	r0, [r0, #0x1c]
700b3686: b920         	cbnz	r0, 0x700b3692 <UART_checkOpenParams+0x22> @ imm = #0x8
700b3688: e7ff         	b	0x700b368a <UART_checkOpenParams+0x1a> @ imm = #-0x2
700b368a: f04f 30ff    	mov.w	r0, #0xffffffff
700b368e: 9000         	str	r0, [sp]
700b3690: e7ff         	b	0x700b3692 <UART_checkOpenParams+0x22> @ imm = #-0x2
700b3692: 9801         	ldr	r0, [sp, #0x4]
700b3694: 6980         	ldr	r0, [r0, #0x18]
700b3696: 2801         	cmp	r0, #0x1
700b3698: d108         	bne	0x700b36ac <UART_checkOpenParams+0x3c> @ imm = #0x10
700b369a: e7ff         	b	0x700b369c <UART_checkOpenParams+0x2c> @ imm = #-0x2
700b369c: 9801         	ldr	r0, [sp, #0x4]
700b369e: 6a00         	ldr	r0, [r0, #0x20]
700b36a0: b920         	cbnz	r0, 0x700b36ac <UART_checkOpenParams+0x3c> @ imm = #0x8
700b36a2: e7ff         	b	0x700b36a4 <UART_checkOpenParams+0x34> @ imm = #-0x2
700b36a4: f04f 30ff    	mov.w	r0, #0xffffffff
700b36a8: 9000         	str	r0, [sp]
700b36aa: e7ff         	b	0x700b36ac <UART_checkOpenParams+0x3c> @ imm = #-0x2
700b36ac: 9800         	ldr	r0, [sp]
700b36ae: b002         	add	sp, #0x8
700b36b0: 4770         	bx	lr
		...
700b36be: 0000         	movs	r0, r0

700b36c0 <UdmaUtils_getRingMemSize>:
700b36c0: b084         	sub	sp, #0x10
700b36c2: f88d 000f    	strb.w	r0, [sp, #0xf]
700b36c6: 9102         	str	r1, [sp, #0x8]
700b36c8: f88d 2007    	strb.w	r2, [sp, #0x7]
700b36cc: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b36d0: 1c81         	adds	r1, r0, #0x2
700b36d2: 2001         	movs	r0, #0x1
700b36d4: 4088         	lsls	r0, r1
700b36d6: 9000         	str	r0, [sp]
700b36d8: 9902         	ldr	r1, [sp, #0x8]
700b36da: 9800         	ldr	r0, [sp]
700b36dc: 4348         	muls	r0, r1, r0
700b36de: 9000         	str	r0, [sp]
700b36e0: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b36e4: 2802         	cmp	r0, #0x2
700b36e6: d005         	beq	0x700b36f4 <UdmaUtils_getRingMemSize+0x34> @ imm = #0xa
700b36e8: e7ff         	b	0x700b36ea <UdmaUtils_getRingMemSize+0x2a> @ imm = #-0x2
700b36ea: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b36ee: 2803         	cmp	r0, #0x3
700b36f0: d104         	bne	0x700b36fc <UdmaUtils_getRingMemSize+0x3c> @ imm = #0x8
700b36f2: e7ff         	b	0x700b36f4 <UdmaUtils_getRingMemSize+0x34> @ imm = #-0x2
700b36f4: 9800         	ldr	r0, [sp]
700b36f6: 0040         	lsls	r0, r0, #0x1
700b36f8: 9000         	str	r0, [sp]
700b36fa: e7ff         	b	0x700b36fc <UdmaUtils_getRingMemSize+0x3c> @ imm = #-0x2
700b36fc: 9800         	ldr	r0, [sp]
700b36fe: b004         	add	sp, #0x10
700b3700: 4770         	bx	lr
		...
700b370e: 0000         	movs	r0, r0

700b3710 <CSL_lcdma_ringaccIsTeardownComplete>:
700b3710: b580         	push	{r7, lr}
700b3712: b084         	sub	sp, #0x10
700b3714: 9003         	str	r0, [sp, #0xc]
700b3716: 9102         	str	r1, [sp, #0x8]
700b3718: 2000         	movs	r0, #0x0
700b371a: f88d 0007    	strb.w	r0, [sp, #0x7]
700b371e: 9803         	ldr	r0, [sp, #0xc]
700b3720: 6840         	ldr	r0, [r0, #0x4]
700b3722: 9902         	ldr	r1, [sp, #0x8]
700b3724: eb00 3041    	add.w	r0, r0, r1, lsl #13
700b3728: f241 0118    	movw	r1, #0x1018
700b372c: 4408         	add	r0, r1
700b372e: f04f 4100    	mov.w	r1, #0x80000000
700b3732: 221f         	movs	r2, #0x1f
700b3734: f001 f854    	bl	0x700b47e0 <CSL_REG32_FEXT_RAW> @ imm = #0x10a8
700b3738: b120         	cbz	r0, 0x700b3744 <CSL_lcdma_ringaccIsTeardownComplete+0x34> @ imm = #0x8
700b373a: e7ff         	b	0x700b373c <CSL_lcdma_ringaccIsTeardownComplete+0x2c> @ imm = #-0x2
700b373c: 2001         	movs	r0, #0x1
700b373e: f88d 0007    	strb.w	r0, [sp, #0x7]
700b3742: e7ff         	b	0x700b3744 <CSL_lcdma_ringaccIsTeardownComplete+0x34> @ imm = #-0x2
700b3744: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b3748: f000 0001    	and	r0, r0, #0x1
700b374c: b004         	add	sp, #0x10
700b374e: bd80         	pop	{r7, pc}

700b3750 <Sciclient_rmIrqProgramOesRegister>:
700b3750: b580         	push	{r7, lr}
700b3752: b088         	sub	sp, #0x20
700b3754: 9007         	str	r0, [sp, #0x1c]
700b3756: 2010         	movs	r0, #0x10
700b3758: f2c8 0000    	movt	r0, #0x8000
700b375c: 9002         	str	r0, [sp, #0x8]
700b375e: 9807         	ldr	r0, [sp, #0x1c]
700b3760: 7900         	ldrb	r0, [r0, #0x4]
700b3762: f88d 001b    	strb.w	r0, [sp, #0x1b]
700b3766: 9807         	ldr	r0, [sp, #0x1c]
700b3768: 88c0         	ldrh	r0, [r0, #0x6]
700b376a: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b376e: 9807         	ldr	r0, [sp, #0x1c]
700b3770: 8900         	ldrh	r0, [r0, #0x8]
700b3772: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b3776: 9807         	ldr	r0, [sp, #0x1c]
700b3778: 89c0         	ldrh	r0, [r0, #0xe]
700b377a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b377e: 9807         	ldr	r0, [sp, #0x1c]
700b3780: 6981         	ldr	r1, [r0, #0x18]
700b3782: 4668         	mov	r0, sp
700b3784: f04f 32ff    	mov.w	r2, #0xffffffff
700b3788: f7fe ff42    	bl	0x700b2610 <Sciclient_rmIrqSetRaw> @ imm = #-0x117c
700b378c: b008         	add	sp, #0x20
700b378e: bd80         	pop	{r7, pc}

700b3790 <Sciclient_rmPsGetIfIdx>:
700b3790: b082         	sub	sp, #0x8
700b3792: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3796: f06f 0001    	mvn	r0, #0x1
700b379a: 9000         	str	r0, [sp]
700b379c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b37a0: f64a 11e8    	movw	r1, #0xa9e8
700b37a4: f2c7 0108    	movt	r1, #0x7008
700b37a8: 8c89         	ldrh	r1, [r1, #0x24]
700b37aa: 4288         	cmp	r0, r1
700b37ac: da0d         	bge	0x700b37ca <Sciclient_rmPsGetIfIdx+0x3a> @ imm = #0x1a
700b37ae: e7ff         	b	0x700b37b0 <Sciclient_rmPsGetIfIdx+0x20> @ imm = #-0x2
700b37b0: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b37b4: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b37b8: f64a 10e8    	movw	r0, #0xa9e8
700b37bc: f2c7 0008    	movt	r0, #0x7008
700b37c0: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b37c4: 8880         	ldrh	r0, [r0, #0x4]
700b37c6: 9000         	str	r0, [sp]
700b37c8: e7ff         	b	0x700b37ca <Sciclient_rmPsGetIfIdx+0x3a> @ imm = #-0x2
700b37ca: 9800         	ldr	r0, [sp]
700b37cc: b002         	add	sp, #0x8
700b37ce: 4770         	bx	lr

700b37d0 <Sciclient_rmPsGetInp>:
700b37d0: b082         	sub	sp, #0x8
700b37d2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b37d6: f06f 0001    	mvn	r0, #0x1
700b37da: 9000         	str	r0, [sp]
700b37dc: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b37e0: f64a 11e8    	movw	r1, #0xa9e8
700b37e4: f2c7 0108    	movt	r1, #0x7008
700b37e8: 8c89         	ldrh	r1, [r1, #0x24]
700b37ea: 4288         	cmp	r0, r1
700b37ec: da0d         	bge	0x700b380a <Sciclient_rmPsGetInp+0x3a> @ imm = #0x1a
700b37ee: e7ff         	b	0x700b37f0 <Sciclient_rmPsGetInp+0x20> @ imm = #-0x2
700b37f0: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b37f4: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b37f8: f64a 10e8    	movw	r0, #0xa9e8
700b37fc: f2c7 0008    	movt	r0, #0x7008
700b3800: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b3804: 88c0         	ldrh	r0, [r0, #0x6]
700b3806: 9000         	str	r0, [sp]
700b3808: e7ff         	b	0x700b380a <Sciclient_rmPsGetInp+0x3a> @ imm = #-0x2
700b380a: 9800         	ldr	r0, [sp]
700b380c: b002         	add	sp, #0x8
700b380e: 4770         	bx	lr

700b3810 <Sciclient_rmPsGetOutp>:
700b3810: b082         	sub	sp, #0x8
700b3812: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3816: f06f 0001    	mvn	r0, #0x1
700b381a: 9000         	str	r0, [sp]
700b381c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3820: f64a 11e8    	movw	r1, #0xa9e8
700b3824: f2c7 0108    	movt	r1, #0x7008
700b3828: 8c89         	ldrh	r1, [r1, #0x24]
700b382a: 4288         	cmp	r0, r1
700b382c: da0d         	bge	0x700b384a <Sciclient_rmPsGetOutp+0x3a> @ imm = #0x1a
700b382e: e7ff         	b	0x700b3830 <Sciclient_rmPsGetOutp+0x20> @ imm = #-0x2
700b3830: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3834: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b3838: f64a 10e8    	movw	r0, #0xa9e8
700b383c: f2c7 0008    	movt	r0, #0x7008
700b3840: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b3844: 8900         	ldrh	r0, [r0, #0x8]
700b3846: 9000         	str	r0, [sp]
700b3848: e7ff         	b	0x700b384a <Sciclient_rmPsGetOutp+0x3a> @ imm = #-0x2
700b384a: 9800         	ldr	r0, [sp]
700b384c: b002         	add	sp, #0x8
700b384e: 4770         	bx	lr

700b3850 <Sciclient_secProxyWaitThread>:
700b3850: b580         	push	{r7, lr}
700b3852: b084         	sub	sp, #0x10
700b3854: 9003         	str	r0, [sp, #0xc]
700b3856: 9102         	str	r1, [sp, #0x8]
700b3858: f06f 0003    	mvn	r0, #0x3
700b385c: 9001         	str	r0, [sp, #0x4]
700b385e: 9802         	ldr	r0, [sp, #0x8]
700b3860: 9000         	str	r0, [sp]
700b3862: e7ff         	b	0x700b3864 <Sciclient_secProxyWaitThread+0x14> @ imm = #-0x2
700b3864: 9800         	ldr	r0, [sp]
700b3866: b178         	cbz	r0, 0x700b3888 <Sciclient_secProxyWaitThread+0x38> @ imm = #0x1e
700b3868: e7ff         	b	0x700b386a <Sciclient_secProxyWaitThread+0x1a> @ imm = #-0x2
700b386a: 9803         	ldr	r0, [sp, #0xc]
700b386c: f001 fa98    	bl	0x700b4da0 <Sciclient_secProxyThreadStatusReg> @ imm = #0x1530
700b3870: f001 fcf6    	bl	0x700b5260 <CSL_REG32_RD_RAW> @ imm = #0x19ec
700b3874: 0600         	lsls	r0, r0, #0x18
700b3876: b118         	cbz	r0, 0x700b3880 <Sciclient_secProxyWaitThread+0x30> @ imm = #0x6
700b3878: e7ff         	b	0x700b387a <Sciclient_secProxyWaitThread+0x2a> @ imm = #-0x2
700b387a: 2000         	movs	r0, #0x0
700b387c: 9001         	str	r0, [sp, #0x4]
700b387e: e003         	b	0x700b3888 <Sciclient_secProxyWaitThread+0x38> @ imm = #0x6
700b3880: 9800         	ldr	r0, [sp]
700b3882: 3801         	subs	r0, #0x1
700b3884: 9000         	str	r0, [sp]
700b3886: e7ed         	b	0x700b3864 <Sciclient_secProxyWaitThread+0x14> @ imm = #-0x26
700b3888: 9801         	ldr	r0, [sp, #0x4]
700b388a: b004         	add	sp, #0x10
700b388c: bd80         	pop	{r7, pc}
700b388e: 0000         	movs	r0, r0

700b3890 <UART_IsHWFlowCtrlValid>:
700b3890: b082         	sub	sp, #0x8
700b3892: 9001         	str	r0, [sp, #0x4]
700b3894: f06f 0002    	mvn	r0, #0x2
700b3898: 9000         	str	r0, [sp]
700b389a: 9801         	ldr	r0, [sp, #0x4]
700b389c: 2801         	cmp	r0, #0x1
700b389e: d010         	beq	0x700b38c2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x20
700b38a0: e7ff         	b	0x700b38a2 <UART_IsHWFlowCtrlValid+0x12> @ imm = #-0x2
700b38a2: 9801         	ldr	r0, [sp, #0x4]
700b38a4: 2808         	cmp	r0, #0x8
700b38a6: d00c         	beq	0x700b38c2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x18
700b38a8: e7ff         	b	0x700b38aa <UART_IsHWFlowCtrlValid+0x1a> @ imm = #-0x2
700b38aa: 9801         	ldr	r0, [sp, #0x4]
700b38ac: 2810         	cmp	r0, #0x10
700b38ae: d008         	beq	0x700b38c2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x10
700b38b0: e7ff         	b	0x700b38b2 <UART_IsHWFlowCtrlValid+0x22> @ imm = #-0x2
700b38b2: 9801         	ldr	r0, [sp, #0x4]
700b38b4: 2838         	cmp	r0, #0x38
700b38b6: d004         	beq	0x700b38c2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x8
700b38b8: e7ff         	b	0x700b38ba <UART_IsHWFlowCtrlValid+0x2a> @ imm = #-0x2
700b38ba: 9801         	ldr	r0, [sp, #0x4]
700b38bc: 283c         	cmp	r0, #0x3c
700b38be: d103         	bne	0x700b38c8 <UART_IsHWFlowCtrlValid+0x38> @ imm = #0x6
700b38c0: e7ff         	b	0x700b38c2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #-0x2
700b38c2: 2000         	movs	r0, #0x0
700b38c4: 9000         	str	r0, [sp]
700b38c6: e7ff         	b	0x700b38c8 <UART_IsHWFlowCtrlValid+0x38> @ imm = #-0x2
700b38c8: 9800         	ldr	r0, [sp]
700b38ca: b002         	add	sp, #0x8
700b38cc: 4770         	bx	lr
700b38ce: 0000         	movs	r0, r0

700b38d0 <UART_IsRxTrigLvlValid>:
700b38d0: b082         	sub	sp, #0x8
700b38d2: 9001         	str	r0, [sp, #0x4]
700b38d4: f06f 0002    	mvn	r0, #0x2
700b38d8: 9000         	str	r0, [sp]
700b38da: 9801         	ldr	r0, [sp, #0x4]
700b38dc: 2801         	cmp	r0, #0x1
700b38de: d010         	beq	0x700b3902 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x20
700b38e0: e7ff         	b	0x700b38e2 <UART_IsRxTrigLvlValid+0x12> @ imm = #-0x2
700b38e2: 9801         	ldr	r0, [sp, #0x4]
700b38e4: 2808         	cmp	r0, #0x8
700b38e6: d00c         	beq	0x700b3902 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x18
700b38e8: e7ff         	b	0x700b38ea <UART_IsRxTrigLvlValid+0x1a> @ imm = #-0x2
700b38ea: 9801         	ldr	r0, [sp, #0x4]
700b38ec: 2810         	cmp	r0, #0x10
700b38ee: d008         	beq	0x700b3902 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x10
700b38f0: e7ff         	b	0x700b38f2 <UART_IsRxTrigLvlValid+0x22> @ imm = #-0x2
700b38f2: 9801         	ldr	r0, [sp, #0x4]
700b38f4: 2838         	cmp	r0, #0x38
700b38f6: d004         	beq	0x700b3902 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x8
700b38f8: e7ff         	b	0x700b38fa <UART_IsRxTrigLvlValid+0x2a> @ imm = #-0x2
700b38fa: 9801         	ldr	r0, [sp, #0x4]
700b38fc: 283c         	cmp	r0, #0x3c
700b38fe: d103         	bne	0x700b3908 <UART_IsRxTrigLvlValid+0x38> @ imm = #0x6
700b3900: e7ff         	b	0x700b3902 <UART_IsRxTrigLvlValid+0x32> @ imm = #-0x2
700b3902: 2000         	movs	r0, #0x0
700b3904: 9000         	str	r0, [sp]
700b3906: e7ff         	b	0x700b3908 <UART_IsRxTrigLvlValid+0x38> @ imm = #-0x2
700b3908: 9800         	ldr	r0, [sp]
700b390a: b002         	add	sp, #0x8
700b390c: 4770         	bx	lr
700b390e: 0000         	movs	r0, r0

700b3910 <UART_IsTxTrigLvlValid>:
700b3910: b082         	sub	sp, #0x8
700b3912: 9001         	str	r0, [sp, #0x4]
700b3914: f06f 0002    	mvn	r0, #0x2
700b3918: 9000         	str	r0, [sp]
700b391a: 9801         	ldr	r0, [sp, #0x4]
700b391c: 2801         	cmp	r0, #0x1
700b391e: d010         	beq	0x700b3942 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x20
700b3920: e7ff         	b	0x700b3922 <UART_IsTxTrigLvlValid+0x12> @ imm = #-0x2
700b3922: 9801         	ldr	r0, [sp, #0x4]
700b3924: 2808         	cmp	r0, #0x8
700b3926: d00c         	beq	0x700b3942 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x18
700b3928: e7ff         	b	0x700b392a <UART_IsTxTrigLvlValid+0x1a> @ imm = #-0x2
700b392a: 9801         	ldr	r0, [sp, #0x4]
700b392c: 2810         	cmp	r0, #0x10
700b392e: d008         	beq	0x700b3942 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x10
700b3930: e7ff         	b	0x700b3932 <UART_IsTxTrigLvlValid+0x22> @ imm = #-0x2
700b3932: 9801         	ldr	r0, [sp, #0x4]
700b3934: 2820         	cmp	r0, #0x20
700b3936: d004         	beq	0x700b3942 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x8
700b3938: e7ff         	b	0x700b393a <UART_IsTxTrigLvlValid+0x2a> @ imm = #-0x2
700b393a: 9801         	ldr	r0, [sp, #0x4]
700b393c: 2838         	cmp	r0, #0x38
700b393e: d103         	bne	0x700b3948 <UART_IsTxTrigLvlValid+0x38> @ imm = #0x6
700b3940: e7ff         	b	0x700b3942 <UART_IsTxTrigLvlValid+0x32> @ imm = #-0x2
700b3942: 2000         	movs	r0, #0x0
700b3944: 9000         	str	r0, [sp]
700b3946: e7ff         	b	0x700b3948 <UART_IsTxTrigLvlValid+0x38> @ imm = #-0x2
700b3948: 9800         	ldr	r0, [sp]
700b394a: b002         	add	sp, #0x8
700b394c: 4770         	bx	lr
700b394e: 0000         	movs	r0, r0

700b3950 <UART_i2310WA>:
700b3950: b580         	push	{r7, lr}
700b3952: b084         	sub	sp, #0x10
700b3954: 9003         	str	r0, [sp, #0xc]
700b3956: 9803         	ldr	r0, [sp, #0xc]
700b3958: 3098         	adds	r0, #0x98
700b395a: 21ff         	movs	r1, #0xff
700b395c: 9101         	str	r1, [sp, #0x4]
700b395e: f001 fc47    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x188e
700b3962: 9901         	ldr	r1, [sp, #0x4]
700b3964: 9803         	ldr	r0, [sp, #0xc]
700b3966: 309c         	adds	r0, #0x9c
700b3968: f001 fc42    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x1884
700b396c: 9803         	ldr	r0, [sp, #0xc]
700b396e: 308c         	adds	r0, #0x8c
700b3970: 2206         	movs	r2, #0x6
700b3972: 9202         	str	r2, [sp, #0x8]
700b3974: 2301         	movs	r3, #0x1
700b3976: 4611         	mov	r1, r2
700b3978: f000 fb8a    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x714
700b397c: 9a02         	ldr	r2, [sp, #0x8]
700b397e: 9803         	ldr	r0, [sp, #0xc]
700b3980: 308c         	adds	r0, #0x8c
700b3982: 2300         	movs	r3, #0x0
700b3984: 4611         	mov	r1, r2
700b3986: f000 fb83    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x706
700b398a: b004         	add	sp, #0x10
700b398c: bd80         	pop	{r7, pc}
700b398e: 0000         	movs	r0, r0

700b3990 <UART_spaceAvail>:
700b3990: b580         	push	{r7, lr}
700b3992: b084         	sub	sp, #0x10
700b3994: 9003         	str	r0, [sp, #0xc]
700b3996: 2000         	movs	r0, #0x0
700b3998: 9002         	str	r0, [sp, #0x8]
700b399a: 9001         	str	r0, [sp, #0x4]
700b399c: 9803         	ldr	r0, [sp, #0xc]
700b399e: 217f         	movs	r1, #0x7f
700b39a0: f7fe fdd6    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #-0x1454
700b39a4: 9002         	str	r0, [sp, #0x8]
700b39a6: 9803         	ldr	r0, [sp, #0xc]
700b39a8: 3014         	adds	r0, #0x14
700b39aa: f001 fc19    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x1832
700b39ae: f000 0060    	and	r0, r0, #0x60
700b39b2: 2860         	cmp	r0, #0x60
700b39b4: d103         	bne	0x700b39be <UART_spaceAvail+0x2e> @ imm = #0x6
700b39b6: e7ff         	b	0x700b39b8 <UART_spaceAvail+0x28> @ imm = #-0x2
700b39b8: 2001         	movs	r0, #0x1
700b39ba: 9001         	str	r0, [sp, #0x4]
700b39bc: e7ff         	b	0x700b39be <UART_spaceAvail+0x2e> @ imm = #-0x2
700b39be: 9803         	ldr	r0, [sp, #0xc]
700b39c0: 300c         	adds	r0, #0xc
700b39c2: 9902         	ldr	r1, [sp, #0x8]
700b39c4: f001 fc14    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x1828
700b39c8: 9801         	ldr	r0, [sp, #0x4]
700b39ca: b004         	add	sp, #0x10
700b39cc: bd80         	pop	{r7, pc}
700b39ce: 0000         	movs	r0, r0

700b39d0 <CSL_bcdmaSetChanPeerReg>:
700b39d0: b580         	push	{r7, lr}
700b39d2: b088         	sub	sp, #0x20
700b39d4: f8dd c028    	ldr.w	r12, [sp, #0x28]
700b39d8: 9007         	str	r0, [sp, #0x1c]
700b39da: 9106         	str	r1, [sp, #0x18]
700b39dc: 9205         	str	r2, [sp, #0x14]
700b39de: 9304         	str	r3, [sp, #0x10]
700b39e0: 9804         	ldr	r0, [sp, #0x10]
700b39e2: 9001         	str	r0, [sp, #0x4]
700b39e4: 980a         	ldr	r0, [sp, #0x28]
700b39e6: 6800         	ldr	r0, [r0]
700b39e8: 9002         	str	r0, [sp, #0x8]
700b39ea: 9807         	ldr	r0, [sp, #0x1c]
700b39ec: 9a06         	ldr	r2, [sp, #0x18]
700b39ee: 210c         	movs	r1, #0xc
700b39f0: ab01         	add	r3, sp, #0x4
700b39f2: f7fd f98d    	bl	0x700b0d10 <CSL_bcdmaDoChanOp> @ imm = #-0x2ce6
700b39f6: 9003         	str	r0, [sp, #0xc]
700b39f8: 9803         	ldr	r0, [sp, #0xc]
700b39fa: b120         	cbz	r0, 0x700b3a06 <CSL_bcdmaSetChanPeerReg+0x36> @ imm = #0x8
700b39fc: e7ff         	b	0x700b39fe <CSL_bcdmaSetChanPeerReg+0x2e> @ imm = #-0x2
700b39fe: f04f 30ff    	mov.w	r0, #0xffffffff
700b3a02: 9003         	str	r0, [sp, #0xc]
700b3a04: e7ff         	b	0x700b3a06 <CSL_bcdmaSetChanPeerReg+0x36> @ imm = #-0x2
700b3a06: 9803         	ldr	r0, [sp, #0xc]
700b3a08: b008         	add	sp, #0x20
700b3a0a: bd80         	pop	{r7, pc}
700b3a0c: 0000         	movs	r0, r0
700b3a0e: 0000         	movs	r0, r0

700b3a10 <CSL_intaggrIsValidStatusBitNum>:
700b3a10: b084         	sub	sp, #0x10
700b3a12: 9003         	str	r0, [sp, #0xc]
700b3a14: 9102         	str	r1, [sp, #0x8]
700b3a16: 9802         	ldr	r0, [sp, #0x8]
700b3a18: 9000         	str	r0, [sp]
700b3a1a: 9800         	ldr	r0, [sp]
700b3a1c: f020 4000    	bic	r0, r0, #0x80000000
700b3a20: 9000         	str	r0, [sp]
700b3a22: 9800         	ldr	r0, [sp]
700b3a24: 9903         	ldr	r1, [sp, #0xc]
700b3a26: 6a49         	ldr	r1, [r1, #0x24]
700b3a28: ebb0 1f81    	cmp.w	r0, r1, lsl #6
700b3a2c: d204         	bhs	0x700b3a38 <CSL_intaggrIsValidStatusBitNum+0x28> @ imm = #0x8
700b3a2e: e7ff         	b	0x700b3a30 <CSL_intaggrIsValidStatusBitNum+0x20> @ imm = #-0x2
700b3a30: 2001         	movs	r0, #0x1
700b3a32: f88d 0007    	strb.w	r0, [sp, #0x7]
700b3a36: e003         	b	0x700b3a40 <CSL_intaggrIsValidStatusBitNum+0x30> @ imm = #0x6
700b3a38: 2000         	movs	r0, #0x0
700b3a3a: f88d 0007    	strb.w	r0, [sp, #0x7]
700b3a3e: e7ff         	b	0x700b3a40 <CSL_intaggrIsValidStatusBitNum+0x30> @ imm = #-0x2
700b3a40: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b3a44: f000 0001    	and	r0, r0, #0x1
700b3a48: b004         	add	sp, #0x10
700b3a4a: 4770         	bx	lr
700b3a4c: 0000         	movs	r0, r0
700b3a4e: 0000         	movs	r0, r0

700b3a50 <CSL_pktdmaSetRxRT>:
700b3a50: b580         	push	{r7, lr}
700b3a52: b084         	sub	sp, #0x10
700b3a54: 9003         	str	r0, [sp, #0xc]
700b3a56: 9102         	str	r1, [sp, #0x8]
700b3a58: 9201         	str	r2, [sp, #0x4]
700b3a5a: 9803         	ldr	r0, [sp, #0xc]
700b3a5c: 6940         	ldr	r0, [r0, #0x14]
700b3a5e: 9902         	ldr	r1, [sp, #0x8]
700b3a60: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3a64: 9901         	ldr	r1, [sp, #0x4]
700b3a66: 680b         	ldr	r3, [r1]
700b3a68: f8d1 c004    	ldr.w	r12, [r1, #0x4]
700b3a6c: 688a         	ldr	r2, [r1, #0x8]
700b3a6e: f04f 4180    	mov.w	r1, #0x40000000
700b3a72: ea01 718c    	and.w	r1, r1, r12, lsl #30
700b3a76: ea41 71c3    	orr.w	r1, r1, r3, lsl #31
700b3a7a: f002 0201    	and	r2, r2, #0x1
700b3a7e: ea41 7142    	orr.w	r1, r1, r2, lsl #29
700b3a82: f001 fb5d    	bl	0x700b5140 <CSL_REG32_WR_RAW> @ imm = #0x16ba
700b3a86: 2000         	movs	r0, #0x0
700b3a88: b004         	add	sp, #0x10
700b3a8a: bd80         	pop	{r7, pc}
700b3a8c: 0000         	movs	r0, r0
700b3a8e: 0000         	movs	r0, r0

700b3a90 <CSL_pktdmaSetTxRT>:
700b3a90: b580         	push	{r7, lr}
700b3a92: b084         	sub	sp, #0x10
700b3a94: 9003         	str	r0, [sp, #0xc]
700b3a96: 9102         	str	r1, [sp, #0x8]
700b3a98: 9201         	str	r2, [sp, #0x4]
700b3a9a: 9803         	ldr	r0, [sp, #0xc]
700b3a9c: 6900         	ldr	r0, [r0, #0x10]
700b3a9e: 9902         	ldr	r1, [sp, #0x8]
700b3aa0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3aa4: 9901         	ldr	r1, [sp, #0x4]
700b3aa6: 680b         	ldr	r3, [r1]
700b3aa8: f8d1 c004    	ldr.w	r12, [r1, #0x4]
700b3aac: 688a         	ldr	r2, [r1, #0x8]
700b3aae: f04f 4180    	mov.w	r1, #0x40000000
700b3ab2: ea01 718c    	and.w	r1, r1, r12, lsl #30
700b3ab6: ea41 71c3    	orr.w	r1, r1, r3, lsl #31
700b3aba: f002 0201    	and	r2, r2, #0x1
700b3abe: ea41 7142    	orr.w	r1, r1, r2, lsl #29
700b3ac2: f001 fb3d    	bl	0x700b5140 <CSL_REG32_WR_RAW> @ imm = #0x167a
700b3ac6: 2000         	movs	r0, #0x0
700b3ac8: b004         	add	sp, #0x10
700b3aca: bd80         	pop	{r7, pc}
700b3acc: 0000         	movs	r0, r0
700b3ace: 0000         	movs	r0, r0

700b3ad0 <Sciclient_rmIrqClearOesRegister>:
700b3ad0: b580         	push	{r7, lr}
700b3ad2: b088         	sub	sp, #0x20
700b3ad4: 9007         	str	r0, [sp, #0x1c]
700b3ad6: 2010         	movs	r0, #0x10
700b3ad8: f2c8 0000    	movt	r0, #0x8000
700b3adc: 9002         	str	r0, [sp, #0x8]
700b3ade: 9807         	ldr	r0, [sp, #0x1c]
700b3ae0: 7900         	ldrb	r0, [r0, #0x4]
700b3ae2: f88d 001b    	strb.w	r0, [sp, #0x1b]
700b3ae6: 9807         	ldr	r0, [sp, #0x1c]
700b3ae8: 88c0         	ldrh	r0, [r0, #0x6]
700b3aea: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b3aee: 9807         	ldr	r0, [sp, #0x1c]
700b3af0: 8900         	ldrh	r0, [r0, #0x8]
700b3af2: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b3af6: 9807         	ldr	r0, [sp, #0x1c]
700b3af8: 89c0         	ldrh	r0, [r0, #0xe]
700b3afa: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b3afe: 4668         	mov	r0, sp
700b3b00: f04f 31ff    	mov.w	r1, #0xffffffff
700b3b04: f7fe ff2c    	bl	0x700b2960 <Sciclient_rmIrqReleaseRaw> @ imm = #-0x11a8
700b3b08: b008         	add	sp, #0x20
700b3b0a: bd80         	pop	{r7, pc}
700b3b0c: 0000         	movs	r0, r0
700b3b0e: 0000         	movs	r0, r0

700b3b10 <UART_IsParityTypeValid>:
700b3b10: b082         	sub	sp, #0x8
700b3b12: 9001         	str	r0, [sp, #0x4]
700b3b14: f06f 0002    	mvn	r0, #0x2
700b3b18: 9000         	str	r0, [sp]
700b3b1a: 9801         	ldr	r0, [sp, #0x4]
700b3b1c: b180         	cbz	r0, 0x700b3b40 <UART_IsParityTypeValid+0x30> @ imm = #0x20
700b3b1e: e7ff         	b	0x700b3b20 <UART_IsParityTypeValid+0x10> @ imm = #-0x2
700b3b20: 9801         	ldr	r0, [sp, #0x4]
700b3b22: 2801         	cmp	r0, #0x1
700b3b24: d00c         	beq	0x700b3b40 <UART_IsParityTypeValid+0x30> @ imm = #0x18
700b3b26: e7ff         	b	0x700b3b28 <UART_IsParityTypeValid+0x18> @ imm = #-0x2
700b3b28: 9801         	ldr	r0, [sp, #0x4]
700b3b2a: 2803         	cmp	r0, #0x3
700b3b2c: d008         	beq	0x700b3b40 <UART_IsParityTypeValid+0x30> @ imm = #0x10
700b3b2e: e7ff         	b	0x700b3b30 <UART_IsParityTypeValid+0x20> @ imm = #-0x2
700b3b30: 9801         	ldr	r0, [sp, #0x4]
700b3b32: 2807         	cmp	r0, #0x7
700b3b34: d004         	beq	0x700b3b40 <UART_IsParityTypeValid+0x30> @ imm = #0x8
700b3b36: e7ff         	b	0x700b3b38 <UART_IsParityTypeValid+0x28> @ imm = #-0x2
700b3b38: 9801         	ldr	r0, [sp, #0x4]
700b3b3a: 2805         	cmp	r0, #0x5
700b3b3c: d103         	bne	0x700b3b46 <UART_IsParityTypeValid+0x36> @ imm = #0x6
700b3b3e: e7ff         	b	0x700b3b40 <UART_IsParityTypeValid+0x30> @ imm = #-0x2
700b3b40: 2000         	movs	r0, #0x0
700b3b42: 9000         	str	r0, [sp]
700b3b44: e7ff         	b	0x700b3b46 <UART_IsParityTypeValid+0x36> @ imm = #-0x2
700b3b46: 9800         	ldr	r0, [sp]
700b3b48: b002         	add	sp, #0x8
700b3b4a: 4770         	bx	lr
700b3b4c: 0000         	movs	r0, r0
700b3b4e: 0000         	movs	r0, r0

700b3b50 <UART_IsTxRxFifoEmpty>:
700b3b50: b580         	push	{r7, lr}
700b3b52: b084         	sub	sp, #0x10
700b3b54: 9003         	str	r0, [sp, #0xc]
700b3b56: 2000         	movs	r0, #0x0
700b3b58: 9002         	str	r0, [sp, #0x8]
700b3b5a: 9001         	str	r0, [sp, #0x4]
700b3b5c: 9803         	ldr	r0, [sp, #0xc]
700b3b5e: 217f         	movs	r1, #0x7f
700b3b60: f7fe fcf6    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #-0x1614
700b3b64: 9002         	str	r0, [sp, #0x8]
700b3b66: 9803         	ldr	r0, [sp, #0xc]
700b3b68: 3014         	adds	r0, #0x14
700b3b6a: f001 fb39    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x1672
700b3b6e: 0680         	lsls	r0, r0, #0x1a
700b3b70: 2800         	cmp	r0, #0x0
700b3b72: d503         	bpl	0x700b3b7c <UART_IsTxRxFifoEmpty+0x2c> @ imm = #0x6
700b3b74: e7ff         	b	0x700b3b76 <UART_IsTxRxFifoEmpty+0x26> @ imm = #-0x2
700b3b76: 2001         	movs	r0, #0x1
700b3b78: 9001         	str	r0, [sp, #0x4]
700b3b7a: e7ff         	b	0x700b3b7c <UART_IsTxRxFifoEmpty+0x2c> @ imm = #-0x2
700b3b7c: 9803         	ldr	r0, [sp, #0xc]
700b3b7e: 300c         	adds	r0, #0xc
700b3b80: 9902         	ldr	r1, [sp, #0x8]
700b3b82: f001 fb35    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x166a
700b3b86: 9801         	ldr	r0, [sp, #0x4]
700b3b88: b004         	add	sp, #0x10
700b3b8a: bd80         	pop	{r7, pc}
700b3b8c: 0000         	movs	r0, r0
700b3b8e: 0000         	movs	r0, r0

700b3b90 <UART_enhanFuncEnable>:
700b3b90: b580         	push	{r7, lr}
700b3b92: b084         	sub	sp, #0x10
700b3b94: 9003         	str	r0, [sp, #0xc]
700b3b96: 9803         	ldr	r0, [sp, #0xc]
700b3b98: 21bf         	movs	r1, #0xbf
700b3b9a: f7fe fcd9    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #-0x164e
700b3b9e: 9001         	str	r0, [sp, #0x4]
700b3ba0: 9803         	ldr	r0, [sp, #0xc]
700b3ba2: 3008         	adds	r0, #0x8
700b3ba4: f001 fb1c    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x1638
700b3ba8: f000 0010    	and	r0, r0, #0x10
700b3bac: 9002         	str	r0, [sp, #0x8]
700b3bae: 9803         	ldr	r0, [sp, #0xc]
700b3bb0: 3008         	adds	r0, #0x8
700b3bb2: 2110         	movs	r1, #0x10
700b3bb4: 2204         	movs	r2, #0x4
700b3bb6: 2301         	movs	r3, #0x1
700b3bb8: f000 fa6a    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #0x4d4
700b3bbc: 9803         	ldr	r0, [sp, #0xc]
700b3bbe: 300c         	adds	r0, #0xc
700b3bc0: 9901         	ldr	r1, [sp, #0x4]
700b3bc2: f001 fb15    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x162a
700b3bc6: 9802         	ldr	r0, [sp, #0x8]
700b3bc8: b004         	add	sp, #0x10
700b3bca: bd80         	pop	{r7, pc}
700b3bcc: 0000         	movs	r0, r0
700b3bce: 0000         	movs	r0, r0

700b3bd0 <UART_lld_dmaDeInit>:
700b3bd0: b580         	push	{r7, lr}
700b3bd2: b084         	sub	sp, #0x10
700b3bd4: 9003         	str	r0, [sp, #0xc]
700b3bd6: 2000         	movs	r0, #0x0
700b3bd8: 9002         	str	r0, [sp, #0x8]
700b3bda: 9803         	ldr	r0, [sp, #0xc]
700b3bdc: 6840         	ldr	r0, [r0, #0x4]
700b3bde: 6cc0         	ldr	r0, [r0, #0x4c]
700b3be0: 9001         	str	r0, [sp, #0x4]
700b3be2: 9801         	ldr	r0, [sp, #0x4]
700b3be4: 6b80         	ldr	r0, [r0, #0x38]
700b3be6: b170         	cbz	r0, 0x700b3c06 <UART_lld_dmaDeInit+0x36> @ imm = #0x1c
700b3be8: e7ff         	b	0x700b3bea <UART_lld_dmaDeInit+0x1a> @ imm = #-0x2
700b3bea: 9901         	ldr	r1, [sp, #0x4]
700b3bec: 6888         	ldr	r0, [r1, #0x8]
700b3bee: 6909         	ldr	r1, [r1, #0x10]
700b3bf0: f7f9 f956    	bl	0x700acea0 <UART_udmaDeInitCh> @ imm = #-0x6d54
700b3bf4: 9901         	ldr	r1, [sp, #0x4]
700b3bf6: 6848         	ldr	r0, [r1, #0x4]
700b3bf8: 68c9         	ldr	r1, [r1, #0xc]
700b3bfa: f7f9 f951    	bl	0x700acea0 <UART_udmaDeInitCh> @ imm = #-0x6d5e
700b3bfe: 9901         	ldr	r1, [sp, #0x4]
700b3c00: 2000         	movs	r0, #0x0
700b3c02: 6388         	str	r0, [r1, #0x38]
700b3c04: e7ff         	b	0x700b3c06 <UART_lld_dmaDeInit+0x36> @ imm = #-0x2
700b3c06: 9802         	ldr	r0, [sp, #0x8]
700b3c08: b004         	add	sp, #0x10
700b3c0a: bd80         	pop	{r7, pc}
700b3c0c: 0000         	movs	r0, r0
700b3c0e: 0000         	movs	r0, r0

700b3c10 <_tx_timer_initialize>:
700b3c10: f64a 2198    	movw	r1, #0xaa98
700b3c14: f2c7 0108    	movt	r1, #0x7008
700b3c18: f64a 00b4    	movw	r0, #0xa8b4
700b3c1c: f2c7 0008    	movt	r0, #0x7008
700b3c20: 6008         	str	r0, [r1]
700b3c22: f64a 2184    	movw	r1, #0xaa84
700b3c26: f2c7 0108    	movt	r1, #0x7008
700b3c2a: 6008         	str	r0, [r1]
700b3c2c: 307c         	adds	r0, #0x7c
700b3c2e: f64a 2194    	movw	r1, #0xaa94
700b3c32: f2c7 0108    	movt	r1, #0x7008
700b3c36: 6008         	str	r0, [r1]
700b3c38: 6808         	ldr	r0, [r1]
700b3c3a: 3004         	adds	r0, #0x4
700b3c3c: 6008         	str	r0, [r1]
700b3c3e: f64a 219c    	movw	r1, #0xaa9c
700b3c42: f2c7 0108    	movt	r1, #0x7008
700b3c46: 2000         	movs	r0, #0x0
700b3c48: 6008         	str	r0, [r1]
700b3c4a: 4770         	bx	lr
700b3c4c: 0000         	movs	r0, r0
700b3c4e: 0000         	movs	r0, r0

700b3c50 <_txe_semaphore_put>:
700b3c50: b580         	push	{r7, lr}
700b3c52: b082         	sub	sp, #0x8
700b3c54: 9001         	str	r0, [sp, #0x4]
700b3c56: 9801         	ldr	r0, [sp, #0x4]
700b3c58: b918         	cbnz	r0, 0x700b3c62 <_txe_semaphore_put+0x12> @ imm = #0x6
700b3c5a: e7ff         	b	0x700b3c5c <_txe_semaphore_put+0xc> @ imm = #-0x2
700b3c5c: 200c         	movs	r0, #0xc
700b3c5e: 9000         	str	r0, [sp]
700b3c60: e011         	b	0x700b3c86 <_txe_semaphore_put+0x36> @ imm = #0x22
700b3c62: 9801         	ldr	r0, [sp, #0x4]
700b3c64: 6800         	ldr	r0, [r0]
700b3c66: f644 5141    	movw	r1, #0x4d41
700b3c6a: f2c5 3145    	movt	r1, #0x5345
700b3c6e: 4288         	cmp	r0, r1
700b3c70: d003         	beq	0x700b3c7a <_txe_semaphore_put+0x2a> @ imm = #0x6
700b3c72: e7ff         	b	0x700b3c74 <_txe_semaphore_put+0x24> @ imm = #-0x2
700b3c74: 200c         	movs	r0, #0xc
700b3c76: 9000         	str	r0, [sp]
700b3c78: e004         	b	0x700b3c84 <_txe_semaphore_put+0x34> @ imm = #0x8
700b3c7a: 9801         	ldr	r0, [sp, #0x4]
700b3c7c: f7fc fac8    	bl	0x700b0210 <_tx_semaphore_put> @ imm = #-0x3a70
700b3c80: 9000         	str	r0, [sp]
700b3c82: e7ff         	b	0x700b3c84 <_txe_semaphore_put+0x34> @ imm = #-0x2
700b3c84: e7ff         	b	0x700b3c86 <_txe_semaphore_put+0x36> @ imm = #-0x2
700b3c86: 9800         	ldr	r0, [sp]
700b3c88: b002         	add	sp, #0x8
700b3c8a: bd80         	pop	{r7, pc}
700b3c8c: 0000         	movs	r0, r0
700b3c8e: 0000         	movs	r0, r0

700b3c90 <Dpl_init>:
; {
700b3c90: b510         	push	{r4, lr}
;     HwiP_init();
700b3c92: f001 fdad    	bl	0x700b57f0 <HwiP_init>  @ imm = #0x1b5a
;     DebugP_memLogWriterInit(CSL_CORE_ID_R5FSS0_0);
700b3c96: 2001         	movs	r0, #0x1
700b3c98: f000 ff62    	bl	0x700b4b60 <DebugP_memLogWriterInit> @ imm = #0xec4
;     DebugP_uartSetDrvIndex(CONFIG_UART_CONSOLE);
700b3c9c: 2000         	movs	r0, #0x0
700b3c9e: 2400         	movs	r4, #0x0
700b3ca0: f001 f996    	bl	0x700b4fd0 <DebugP_uartSetDrvIndex> @ imm = #0x132c
;     SOC_controlModuleUnlockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b3ca4: 2000         	movs	r0, #0x0
700b3ca6: 2102         	movs	r1, #0x2
700b3ca8: f7fb f95a    	bl	0x700aef60 <SOC_controlModuleUnlockMMR> @ imm = #-0x4d4c
700b3cac: f248 10d0    	movw	r0, #0x81d0
;     SOC_controlModuleLockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b3cb0: 2102         	movs	r1, #0x2
700b3cb2: f2c4 3000    	movt	r0, #0x4300
;     *(volatile uint32_t*)(TIMER8_CLOCK_SRC_MUX_ADDR) = TIMER8_CLOCK_SRC_MCU_HFOSC0;
700b3cb6: 6004         	str	r4, [r0]
;     SOC_controlModuleLockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b3cb8: 2000         	movs	r0, #0x0
700b3cba: f7fc faf1    	bl	0x700b02a0 <SOC_controlModuleLockMMR> @ imm = #-0x3a1e
;     ClockP_init();
700b3cbe: f7f5 fc4f    	bl	0x700a9560 <ClockP_init> @ imm = #-0xa762
;     HwiP_enable();
700b3cc2: e8bd 4010    	pop.w	{r4, lr}
700b3cc6: f7ef ba9d    	b.w	0x700a3204 <$Ven$TA$L$PI$$HwiP_enable> @ imm = #-0x10ac6
700b3cca: 0000         	movs	r0, r0
700b3ccc: 0000         	movs	r0, r0
700b3cce: 0000         	movs	r0, r0

700b3cd0 <PMU_enableAllCounters>:
700b3cd0: b580         	push	{r7, lr}
700b3cd2: b082         	sub	sp, #0x8
700b3cd4: 9001         	str	r0, [sp, #0x4]
700b3cd6: 2001         	movs	r0, #0x1
700b3cd8: f7f4 ef38    	blx	0x700a8b4c <CSL_armR5PmuEnableAllCntrs> @ imm = #-0xb190
700b3cdc: 2000         	movs	r0, #0x0
700b3cde: 9000         	str	r0, [sp]
700b3ce0: e7ff         	b	0x700b3ce2 <PMU_enableAllCounters+0x12> @ imm = #-0x2
700b3ce2: 9800         	ldr	r0, [sp]
700b3ce4: 9901         	ldr	r1, [sp, #0x4]
700b3ce6: 4288         	cmp	r0, r1
700b3ce8: d209         	bhs	0x700b3cfe <PMU_enableAllCounters+0x2e> @ imm = #0x12
700b3cea: e7ff         	b	0x700b3cec <PMU_enableAllCounters+0x1c> @ imm = #-0x2
700b3cec: 9800         	ldr	r0, [sp]
700b3cee: 2101         	movs	r1, #0x1
700b3cf0: f7f4 ef62    	blx	0x700a8bb8 <CSL_armR5PmuEnableCntr> @ imm = #-0xb13c
700b3cf4: e7ff         	b	0x700b3cf6 <PMU_enableAllCounters+0x26> @ imm = #-0x2
700b3cf6: 9800         	ldr	r0, [sp]
700b3cf8: 3001         	adds	r0, #0x1
700b3cfa: 9000         	str	r0, [sp]
700b3cfc: e7f1         	b	0x700b3ce2 <PMU_enableAllCounters+0x12> @ imm = #-0x1e
700b3cfe: 201f         	movs	r0, #0x1f
700b3d00: 2101         	movs	r1, #0x1
700b3d02: f7f4 ef5a    	blx	0x700a8bb8 <CSL_armR5PmuEnableCntr> @ imm = #-0xb14c
700b3d06: b002         	add	sp, #0x8
700b3d08: bd80         	pop	{r7, pc}
700b3d0a: 0000         	movs	r0, r0
700b3d0c: 0000         	movs	r0, r0
700b3d0e: 0000         	movs	r0, r0

700b3d10 <_atoi>:
700b3d10: b580         	push	{r7, lr}
700b3d12: b082         	sub	sp, #0x8
700b3d14: 9001         	str	r0, [sp, #0x4]
700b3d16: 2000         	movs	r0, #0x0
700b3d18: 9000         	str	r0, [sp]
700b3d1a: e7ff         	b	0x700b3d1c <_atoi+0xc>  @ imm = #-0x2
700b3d1c: 9801         	ldr	r0, [sp, #0x4]
700b3d1e: 6800         	ldr	r0, [r0]
700b3d20: 7800         	ldrb	r0, [r0]
700b3d22: f000 fb1d    	bl	0x700b4360 <_is_digit>  @ imm = #0x63a
700b3d26: b168         	cbz	r0, 0x700b3d44 <_atoi+0x34> @ imm = #0x1a
700b3d28: e7ff         	b	0x700b3d2a <_atoi+0x1a> @ imm = #-0x2
700b3d2a: 9800         	ldr	r0, [sp]
700b3d2c: eb00 0180    	add.w	r1, r0, r0, lsl #2
700b3d30: 9b01         	ldr	r3, [sp, #0x4]
700b3d32: 6818         	ldr	r0, [r3]
700b3d34: 1c42         	adds	r2, r0, #0x1
700b3d36: 601a         	str	r2, [r3]
700b3d38: 7800         	ldrb	r0, [r0]
700b3d3a: eb00 0041    	add.w	r0, r0, r1, lsl #1
700b3d3e: 3830         	subs	r0, #0x30
700b3d40: 9000         	str	r0, [sp]
700b3d42: e7eb         	b	0x700b3d1c <_atoi+0xc>  @ imm = #-0x2a
700b3d44: 9800         	ldr	r0, [sp]
700b3d46: b002         	add	sp, #0x8
700b3d48: bd80         	pop	{r7, pc}
700b3d4a: 0000         	movs	r0, r0
700b3d4c: 0000         	movs	r0, r0
700b3d4e: 0000         	movs	r0, r0

700b3d50 <snprintf_>:
700b3d50: b081         	sub	sp, #0x4
700b3d52: b580         	push	{r7, lr}
700b3d54: b087         	sub	sp, #0x1c
700b3d56: 9309         	str	r3, [sp, #0x24]
700b3d58: 9006         	str	r0, [sp, #0x18]
700b3d5a: 9105         	str	r1, [sp, #0x14]
700b3d5c: 9204         	str	r2, [sp, #0x10]
700b3d5e: a809         	add	r0, sp, #0x24
700b3d60: 9003         	str	r0, [sp, #0xc]
700b3d62: 9906         	ldr	r1, [sp, #0x18]
700b3d64: 9a05         	ldr	r2, [sp, #0x14]
700b3d66: 9b04         	ldr	r3, [sp, #0x10]
700b3d68: 9803         	ldr	r0, [sp, #0xc]
700b3d6a: 46ec         	mov	r12, sp
700b3d6c: f8cc 0000    	str.w	r0, [r12]
700b3d70: f244 7081    	movw	r0, #0x4781
700b3d74: f2c7 000b    	movt	r0, #0x700b
700b3d78: f7eb fdb2    	bl	0x7009f8e0 <_vsnprintf> @ imm = #-0x1449c
700b3d7c: 9002         	str	r0, [sp, #0x8]
700b3d7e: 9802         	ldr	r0, [sp, #0x8]
700b3d80: b007         	add	sp, #0x1c
700b3d82: e8bd 4080    	pop.w	{r7, lr}
700b3d86: b001         	add	sp, #0x4
700b3d88: 4770         	bx	lr
700b3d8a: 0000         	movs	r0, r0
700b3d8c: 0000         	movs	r0, r0
700b3d8e: 0000         	movs	r0, r0

700b3d90 <CSL_REG32_FINS_RAW>:
700b3d90: b580         	push	{r7, lr}
700b3d92: b086         	sub	sp, #0x18
700b3d94: 9005         	str	r0, [sp, #0x14]
700b3d96: 9104         	str	r1, [sp, #0x10]
700b3d98: 9203         	str	r2, [sp, #0xc]
700b3d9a: 9302         	str	r3, [sp, #0x8]
700b3d9c: 9805         	ldr	r0, [sp, #0x14]
700b3d9e: f001 fa47    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0x148e
700b3da2: 9001         	str	r0, [sp, #0x4]
700b3da4: 9801         	ldr	r0, [sp, #0x4]
700b3da6: 9904         	ldr	r1, [sp, #0x10]
700b3da8: 4388         	bics	r0, r1
700b3daa: 9001         	str	r0, [sp, #0x4]
700b3dac: 9802         	ldr	r0, [sp, #0x8]
700b3dae: 9903         	ldr	r1, [sp, #0xc]
700b3db0: 4088         	lsls	r0, r1
700b3db2: 9904         	ldr	r1, [sp, #0x10]
700b3db4: 4001         	ands	r1, r0
700b3db6: 9801         	ldr	r0, [sp, #0x4]
700b3db8: 4308         	orrs	r0, r1
700b3dba: 9001         	str	r0, [sp, #0x4]
700b3dbc: 9805         	ldr	r0, [sp, #0x14]
700b3dbe: 9901         	ldr	r1, [sp, #0x4]
700b3dc0: f001 f9b6    	bl	0x700b5130 <CSL_REG32_WR_RAW> @ imm = #0x136c
700b3dc4: b006         	add	sp, #0x18
700b3dc6: bd80         	pop	{r7, pc}
		...

700b3dd0 <SOC_getCoreName>:
700b3dd0: b082         	sub	sp, #0x8
700b3dd2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3dd6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3dda: 2806         	cmp	r0, #0x6
700b3ddc: d80a         	bhi	0x700b3df4 <SOC_getCoreName+0x24> @ imm = #0x14
700b3dde: e7ff         	b	0x700b3de0 <SOC_getCoreName+0x10> @ imm = #-0x2
700b3de0: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b3de4: f647 70fc    	movw	r0, #0x7ffc
700b3de8: f2c7 000b    	movt	r0, #0x700b
700b3dec: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b3df0: 9000         	str	r0, [sp]
700b3df2: e006         	b	0x700b3e02 <SOC_getCoreName+0x32> @ imm = #0xc
700b3df4: f647 70fc    	movw	r0, #0x7ffc
700b3df8: f2c7 000b    	movt	r0, #0x700b
700b3dfc: 69c0         	ldr	r0, [r0, #0x1c]
700b3dfe: 9000         	str	r0, [sp]
700b3e00: e7ff         	b	0x700b3e02 <SOC_getCoreName+0x32> @ imm = #-0x2
700b3e02: 9800         	ldr	r0, [sp]
700b3e04: b002         	add	sp, #0x8
700b3e06: 4770         	bx	lr
		...

700b3e10 <Sciclient_secProxyFlush>:
700b3e10: b580         	push	{r7, lr}
700b3e12: b082         	sub	sp, #0x8
700b3e14: 9001         	str	r0, [sp, #0x4]
700b3e16: e7ff         	b	0x700b3e18 <Sciclient_secProxyFlush+0x8> @ imm = #-0x2
700b3e18: 9801         	ldr	r0, [sp, #0x4]
700b3e1a: f000 ffc1    	bl	0x700b4da0 <Sciclient_secProxyThreadStatusReg> @ imm = #0xf82
700b3e1e: f001 fa1f    	bl	0x700b5260 <CSL_REG32_RD_RAW> @ imm = #0x143e
700b3e22: 0600         	lsls	r0, r0, #0x18
700b3e24: b170         	cbz	r0, 0x700b3e44 <Sciclient_secProxyFlush+0x34> @ imm = #0x1c
700b3e26: e7ff         	b	0x700b3e28 <Sciclient_secProxyFlush+0x18> @ imm = #-0x2
700b3e28: 9801         	ldr	r0, [sp, #0x4]
700b3e2a: f248 01c8    	movw	r1, #0x80c8
700b3e2e: f2c7 010b    	movt	r1, #0x700b
700b3e32: 694a         	ldr	r2, [r1, #0x14]
700b3e34: f04f 31ff    	mov.w	r1, #0xffffffff
700b3e38: eb01 0192    	add.w	r1, r1, r2, lsr #2
700b3e3c: b2c9         	uxtb	r1, r1
700b3e3e: f000 fa5f    	bl	0x700b4300 <Sciclient_secProxyReadThread32> @ imm = #0x4be
700b3e42: e7e9         	b	0x700b3e18 <Sciclient_secProxyFlush+0x8> @ imm = #-0x2e
700b3e44: b002         	add	sp, #0x8
700b3e46: bd80         	pop	{r7, pc}
		...

700b3e50 <UART_writeDataPolling>:
700b3e50: b580         	push	{r7, lr}
700b3e52: b082         	sub	sp, #0x8
700b3e54: 9001         	str	r0, [sp, #0x4]
700b3e56: 2000         	movs	r0, #0x0
700b3e58: 9000         	str	r0, [sp]
700b3e5a: 9801         	ldr	r0, [sp, #0x4]
700b3e5c: 6881         	ldr	r1, [r0, #0x8]
700b3e5e: 6902         	ldr	r2, [r0, #0x10]
700b3e60: f7f9 ff56    	bl	0x700add10 <UART_fifoWrite> @ imm = #-0x6154
700b3e64: 9000         	str	r0, [sp]
700b3e66: 9a00         	ldr	r2, [sp]
700b3e68: 9901         	ldr	r1, [sp, #0x4]
700b3e6a: 6908         	ldr	r0, [r1, #0x10]
700b3e6c: 1a80         	subs	r0, r0, r2
700b3e6e: 6108         	str	r0, [r1, #0x10]
700b3e70: 9901         	ldr	r1, [sp, #0x4]
700b3e72: 6888         	ldr	r0, [r1, #0x8]
700b3e74: 9a00         	ldr	r2, [sp]
700b3e76: 4410         	add	r0, r2
700b3e78: 6088         	str	r0, [r1, #0x8]
700b3e7a: 9a00         	ldr	r2, [sp]
700b3e7c: 9901         	ldr	r1, [sp, #0x4]
700b3e7e: 68c8         	ldr	r0, [r1, #0xc]
700b3e80: 4410         	add	r0, r2
700b3e82: 60c8         	str	r0, [r1, #0xc]
700b3e84: b002         	add	sp, #0x8
700b3e86: bd80         	pop	{r7, pc}
		...

700b3e90 <SemaphoreP_destruct>:
700b3e90: b580         	push	{r7, lr}
700b3e92: b082         	sub	sp, #0x8
700b3e94: 9001         	str	r0, [sp, #0x4]
700b3e96: 2000         	movs	r0, #0x0
700b3e98: 9000         	str	r0, [sp]
700b3e9a: 9801         	ldr	r0, [sp, #0x4]
700b3e9c: b188         	cbz	r0, 0x700b3ec2 <SemaphoreP_destruct+0x32> @ imm = #0x22
700b3e9e: e7ff         	b	0x700b3ea0 <SemaphoreP_destruct+0x10> @ imm = #-0x2
700b3ea0: 9801         	ldr	r0, [sp, #0x4]
700b3ea2: 9000         	str	r0, [sp]
700b3ea4: 9800         	ldr	r0, [sp]
700b3ea6: 6d40         	ldr	r0, [r0, #0x54]
700b3ea8: 2801         	cmp	r0, #0x1
700b3eaa: d105         	bne	0x700b3eb8 <SemaphoreP_destruct+0x28> @ imm = #0xa
700b3eac: e7ff         	b	0x700b3eae <SemaphoreP_destruct+0x1e> @ imm = #-0x2
700b3eae: 9800         	ldr	r0, [sp]
700b3eb0: 301c         	adds	r0, #0x1c
700b3eb2: f7f6 ffcd    	bl	0x700aae50 <_tx_mutex_delete> @ imm = #-0x9066
700b3eb6: e003         	b	0x700b3ec0 <SemaphoreP_destruct+0x30> @ imm = #0x6
700b3eb8: 9800         	ldr	r0, [sp]
700b3eba: f7f7 fed1    	bl	0x700abc60 <_tx_semaphore_delete> @ imm = #-0x825e
700b3ebe: e7ff         	b	0x700b3ec0 <SemaphoreP_destruct+0x30> @ imm = #-0x2
700b3ec0: e7ff         	b	0x700b3ec2 <SemaphoreP_destruct+0x32> @ imm = #-0x2
700b3ec2: b002         	add	sp, #0x8
700b3ec4: bd80         	pop	{r7, pc}
		...
700b3ece: 0000         	movs	r0, r0

700b3ed0 <CSL_pktdmaTeardownRxChan>:
700b3ed0: b580         	push	{r7, lr}
700b3ed2: b084         	sub	sp, #0x10
700b3ed4: 9003         	str	r0, [sp, #0xc]
700b3ed6: 9102         	str	r1, [sp, #0x8]
700b3ed8: f88d 2007    	strb.w	r2, [sp, #0x7]
700b3edc: f88d 3006    	strb.w	r3, [sp, #0x6]
700b3ee0: 9803         	ldr	r0, [sp, #0xc]
700b3ee2: 9902         	ldr	r1, [sp, #0x8]
700b3ee4: f89d 2007    	ldrb.w	r2, [sp, #0x7]
700b3ee8: f89d 3006    	ldrb.w	r3, [sp, #0x6]
700b3eec: f003 0301    	and	r3, r3, #0x1
700b3ef0: 46ec         	mov	r12, sp
700b3ef2: f8cc 3000    	str.w	r3, [r12]
700b3ef6: f002 0301    	and	r3, r2, #0x1
700b3efa: 2201         	movs	r2, #0x1
700b3efc: f7f7 fc98    	bl	0x700ab830 <CSL_pktdmaTeardownChan> @ imm = #-0x86d0
700b3f00: b004         	add	sp, #0x10
700b3f02: bd80         	pop	{r7, pc}
		...

700b3f10 <CSL_pktdmaTeardownTxChan>:
700b3f10: b580         	push	{r7, lr}
700b3f12: b084         	sub	sp, #0x10
700b3f14: 9003         	str	r0, [sp, #0xc]
700b3f16: 9102         	str	r1, [sp, #0x8]
700b3f18: f88d 2007    	strb.w	r2, [sp, #0x7]
700b3f1c: f88d 3006    	strb.w	r3, [sp, #0x6]
700b3f20: 9803         	ldr	r0, [sp, #0xc]
700b3f22: 9902         	ldr	r1, [sp, #0x8]
700b3f24: f89d 2007    	ldrb.w	r2, [sp, #0x7]
700b3f28: f89d 3006    	ldrb.w	r3, [sp, #0x6]
700b3f2c: f003 0301    	and	r3, r3, #0x1
700b3f30: 46ec         	mov	r12, sp
700b3f32: f8cc 3000    	str.w	r3, [r12]
700b3f36: f002 0301    	and	r3, r2, #0x1
700b3f3a: 2200         	movs	r2, #0x0
700b3f3c: f7f7 fc78    	bl	0x700ab830 <CSL_pktdmaTeardownChan> @ imm = #-0x8710
700b3f40: b004         	add	sp, #0x10
700b3f42: bd80         	pop	{r7, pc}
		...

700b3f50 <TimerP_Params_init>:
700b3f50: b081         	sub	sp, #0x4
700b3f52: 9000         	str	r0, [sp]
700b3f54: 9800         	ldr	r0, [sp]
700b3f56: 2101         	movs	r1, #0x1
700b3f58: 6001         	str	r1, [r0]
700b3f5a: 9a00         	ldr	r2, [sp]
700b3f5c: f647 0040    	movw	r0, #0x7840
700b3f60: f2c0 107d    	movt	r0, #0x17d
700b3f64: 6050         	str	r0, [r2, #0x4]
700b3f66: 9a00         	ldr	r2, [sp]
700b3f68: f44f 707a    	mov.w	r0, #0x3e8
700b3f6c: 6090         	str	r0, [r2, #0x8]
700b3f6e: 9a00         	ldr	r2, [sp]
700b3f70: 2000         	movs	r0, #0x0
700b3f72: 60d0         	str	r0, [r2, #0xc]
700b3f74: 9a00         	ldr	r2, [sp]
700b3f76: 6110         	str	r0, [r2, #0x10]
700b3f78: 9a00         	ldr	r2, [sp]
700b3f7a: 6151         	str	r1, [r2, #0x14]
700b3f7c: 9900         	ldr	r1, [sp]
700b3f7e: 6188         	str	r0, [r1, #0x18]
700b3f80: b001         	add	sp, #0x4
700b3f82: 4770         	bx	lr
		...

700b3f90 <UART_IsDataLengthValid>:
700b3f90: b082         	sub	sp, #0x8
700b3f92: 9001         	str	r0, [sp, #0x4]
700b3f94: f06f 0002    	mvn	r0, #0x2
700b3f98: 9000         	str	r0, [sp]
700b3f9a: 9801         	ldr	r0, [sp, #0x4]
700b3f9c: b160         	cbz	r0, 0x700b3fb8 <UART_IsDataLengthValid+0x28> @ imm = #0x18
700b3f9e: e7ff         	b	0x700b3fa0 <UART_IsDataLengthValid+0x10> @ imm = #-0x2
700b3fa0: 9801         	ldr	r0, [sp, #0x4]
700b3fa2: 2801         	cmp	r0, #0x1
700b3fa4: d008         	beq	0x700b3fb8 <UART_IsDataLengthValid+0x28> @ imm = #0x10
700b3fa6: e7ff         	b	0x700b3fa8 <UART_IsDataLengthValid+0x18> @ imm = #-0x2
700b3fa8: 9801         	ldr	r0, [sp, #0x4]
700b3faa: 2802         	cmp	r0, #0x2
700b3fac: d004         	beq	0x700b3fb8 <UART_IsDataLengthValid+0x28> @ imm = #0x8
700b3fae: e7ff         	b	0x700b3fb0 <UART_IsDataLengthValid+0x20> @ imm = #-0x2
700b3fb0: 9801         	ldr	r0, [sp, #0x4]
700b3fb2: 2803         	cmp	r0, #0x3
700b3fb4: d103         	bne	0x700b3fbe <UART_IsDataLengthValid+0x2e> @ imm = #0x6
700b3fb6: e7ff         	b	0x700b3fb8 <UART_IsDataLengthValid+0x28> @ imm = #-0x2
700b3fb8: 2000         	movs	r0, #0x0
700b3fba: 9000         	str	r0, [sp]
700b3fbc: e7ff         	b	0x700b3fbe <UART_IsDataLengthValid+0x2e> @ imm = #-0x2
700b3fbe: 9800         	ldr	r0, [sp]
700b3fc0: b002         	add	sp, #0x8
700b3fc2: 4770         	bx	lr
		...

700b3fd0 <UART_checkTransaction>:
700b3fd0: b082         	sub	sp, #0x8
700b3fd2: 9001         	str	r0, [sp, #0x4]
700b3fd4: 2000         	movs	r0, #0x0
700b3fd6: 9000         	str	r0, [sp]
700b3fd8: 9801         	ldr	r0, [sp, #0x4]
700b3fda: 6840         	ldr	r0, [r0, #0x4]
700b3fdc: b938         	cbnz	r0, 0x700b3fee <UART_checkTransaction+0x1e> @ imm = #0xe
700b3fde: e7ff         	b	0x700b3fe0 <UART_checkTransaction+0x10> @ imm = #-0x2
700b3fe0: 9901         	ldr	r1, [sp, #0x4]
700b3fe2: 200a         	movs	r0, #0xa
700b3fe4: 60c8         	str	r0, [r1, #0xc]
700b3fe6: f04f 30ff    	mov.w	r0, #0xffffffff
700b3fea: 9000         	str	r0, [sp]
700b3fec: e7ff         	b	0x700b3fee <UART_checkTransaction+0x1e> @ imm = #-0x2
700b3fee: 9801         	ldr	r0, [sp, #0x4]
700b3ff0: 6800         	ldr	r0, [r0]
700b3ff2: b920         	cbnz	r0, 0x700b3ffe <UART_checkTransaction+0x2e> @ imm = #0x8
700b3ff4: e7ff         	b	0x700b3ff6 <UART_checkTransaction+0x26> @ imm = #-0x2
700b3ff6: f04f 30ff    	mov.w	r0, #0xffffffff
700b3ffa: 9000         	str	r0, [sp]
700b3ffc: e7ff         	b	0x700b3ffe <UART_checkTransaction+0x2e> @ imm = #-0x2
700b3ffe: 9800         	ldr	r0, [sp]
700b4000: b002         	add	sp, #0x8
700b4002: 4770         	bx	lr
		...

700b4010 <tm_resume_scheduler>:
; {
700b4010: b510         	push	{r4, lr}
;    TX_THREAD_GET_CURRENT(current);
700b4012: f64a 206c    	movw	r0, #0xaa6c
;    if (tx_thread_preemption_change(current, saved_preemption_threshold, NULL) != TX_SUCCESS)
700b4016: f247 11e8    	movw	r1, #0x71e8
;    TX_THREAD_GET_CURRENT(current);
700b401a: f2c7 0008    	movt	r0, #0x7008
;    if (tx_thread_preemption_change(current, saved_preemption_threshold, NULL) != TX_SUCCESS)
700b401e: f2c7 0108    	movt	r1, #0x7008
700b4022: 2200         	movs	r2, #0x0
;    TX_THREAD_GET_CURRENT(current);
700b4024: 6804         	ldr	r4, [r0]
;    if (tx_thread_preemption_change(current, saved_preemption_threshold, NULL) != TX_SUCCESS)
700b4026: 6809         	ldr	r1, [r1]
700b4028: 4620         	mov	r0, r4
700b402a: f7f7 fe99    	bl	0x700abd60 <_tx_thread_preemption_change> @ imm = #-0x82ce
;    if (tx_thread_priority_change(current, saved_priority, NULL) != TX_SUCCESS)
700b402e: f247 10ec    	movw	r0, #0x71ec
700b4032: 2200         	movs	r2, #0x0
700b4034: f2c7 0008    	movt	r0, #0x7008
700b4038: 6801         	ldr	r1, [r0]
700b403a: 4620         	mov	r0, r4
700b403c: e8bd 4010    	pop.w	{r4, lr}
700b4040: f7f4 b896    	b.w	0x700a8170 <_tx_thread_priority_change> @ imm = #-0xbed4
		...

700b4050 <ClockP_timerTickIsr>:
700b4050: b580         	push	{r7, lr}
700b4052: b082         	sub	sp, #0x8
700b4054: 9001         	str	r0, [sp, #0x4]
700b4056: f64a 11b0    	movw	r1, #0xa9b0
700b405a: f2c7 0108    	movt	r1, #0x7008
700b405e: 680a         	ldr	r2, [r1]
700b4060: 6848         	ldr	r0, [r1, #0x4]
700b4062: 3201         	adds	r2, #0x1
700b4064: f140 0000    	adc	r0, r0, #0x0
700b4068: 600a         	str	r2, [r1]
700b406a: 6048         	str	r0, [r1, #0x4]
700b406c: f7f7 eef2    	blx	0x700abe54 <_tx_timer_interrupt> @ imm = #-0x821c
700b4070: f248 0080    	movw	r0, #0x8080
700b4074: f2c7 000b    	movt	r0, #0x700b
700b4078: 6800         	ldr	r0, [r0]
700b407a: f001 f8a9    	bl	0x700b51d0 <ClockP_timerClearOverflowInt> @ imm = #0x1152
700b407e: b002         	add	sp, #0x8
700b4080: bd80         	pop	{r7, pc}
		...
700b408e: 0000         	movs	r0, r0

700b4090 <HW_WR_FIELD32_RAW>:
700b4090: b085         	sub	sp, #0x14
700b4092: 9004         	str	r0, [sp, #0x10]
700b4094: 9103         	str	r1, [sp, #0xc]
700b4096: 9202         	str	r2, [sp, #0x8]
700b4098: 9301         	str	r3, [sp, #0x4]
700b409a: 9804         	ldr	r0, [sp, #0x10]
700b409c: 6800         	ldr	r0, [r0]
700b409e: 9000         	str	r0, [sp]
700b40a0: 9903         	ldr	r1, [sp, #0xc]
700b40a2: 9800         	ldr	r0, [sp]
700b40a4: 4388         	bics	r0, r1
700b40a6: 9000         	str	r0, [sp]
700b40a8: 9801         	ldr	r0, [sp, #0x4]
700b40aa: 9902         	ldr	r1, [sp, #0x8]
700b40ac: 4088         	lsls	r0, r1
700b40ae: 9903         	ldr	r1, [sp, #0xc]
700b40b0: 4001         	ands	r1, r0
700b40b2: 9800         	ldr	r0, [sp]
700b40b4: 4308         	orrs	r0, r1
700b40b6: 9000         	str	r0, [sp]
700b40b8: 9800         	ldr	r0, [sp]
700b40ba: 9904         	ldr	r1, [sp, #0x10]
700b40bc: 6008         	str	r0, [r1]
700b40be: b005         	add	sp, #0x14
700b40c0: 4770         	bx	lr
		...
700b40ce: 0000         	movs	r0, r0

700b40d0 <UART_enhanFuncBitValRestore>:
700b40d0: b580         	push	{r7, lr}
700b40d2: b084         	sub	sp, #0x10
700b40d4: 9003         	str	r0, [sp, #0xc]
700b40d6: 9102         	str	r1, [sp, #0x8]
700b40d8: 9803         	ldr	r0, [sp, #0xc]
700b40da: 21bf         	movs	r1, #0xbf
700b40dc: f7fe fa38    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #-0x1b90
700b40e0: 9001         	str	r0, [sp, #0x4]
700b40e2: 9803         	ldr	r0, [sp, #0xc]
700b40e4: 3008         	adds	r0, #0x8
700b40e6: 9902         	ldr	r1, [sp, #0x8]
700b40e8: ea4f 1311    	lsr.w	r3, r1, #0x4
700b40ec: 2110         	movs	r1, #0x10
700b40ee: 2204         	movs	r2, #0x4
700b40f0: f7ff ffce    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #-0x64
700b40f4: 9803         	ldr	r0, [sp, #0xc]
700b40f6: 300c         	adds	r0, #0xc
700b40f8: 9901         	ldr	r1, [sp, #0x4]
700b40fa: f001 f879    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x10f2
700b40fe: b004         	add	sp, #0x10
700b4100: bd80         	pop	{r7, pc}
		...
700b410e: 0000         	movs	r0, r0

700b4110 <UART_hardwareFlowCtrlOptSet>:
700b4110: b580         	push	{r7, lr}
700b4112: b084         	sub	sp, #0x10
700b4114: 9003         	str	r0, [sp, #0xc]
700b4116: 9102         	str	r1, [sp, #0x8]
700b4118: 2000         	movs	r0, #0x0
700b411a: 9001         	str	r0, [sp, #0x4]
700b411c: 9803         	ldr	r0, [sp, #0xc]
700b411e: 21bf         	movs	r1, #0xbf
700b4120: f7fe fa16    	bl	0x700b2550 <UART_regConfigModeEnable> @ imm = #-0x1bd4
700b4124: 9001         	str	r0, [sp, #0x4]
700b4126: 9803         	ldr	r0, [sp, #0xc]
700b4128: 3008         	adds	r0, #0x8
700b412a: 9b02         	ldr	r3, [sp, #0x8]
700b412c: 21c0         	movs	r1, #0xc0
700b412e: 2206         	movs	r2, #0x6
700b4130: f7ff ffae    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #-0xa4
700b4134: 9803         	ldr	r0, [sp, #0xc]
700b4136: 300c         	adds	r0, #0xc
700b4138: 9901         	ldr	r1, [sp, #0x4]
700b413a: f001 f859    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x10b2
700b413e: b004         	add	sp, #0x10
700b4140: bd80         	pop	{r7, pc}
		...
700b414e: 0000         	movs	r0, r0

700b4150 <CSL_pktdmaGetChanPeerReg>:
700b4150: b510         	push	{r4, lr}
700b4152: b086         	sub	sp, #0x18
700b4154: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b4158: 9005         	str	r0, [sp, #0x14]
700b415a: 9104         	str	r1, [sp, #0x10]
700b415c: 9203         	str	r2, [sp, #0xc]
700b415e: 9302         	str	r3, [sp, #0x8]
700b4160: 9805         	ldr	r0, [sp, #0x14]
700b4162: 9904         	ldr	r1, [sp, #0x10]
700b4164: 9a02         	ldr	r2, [sp, #0x8]
700b4166: 9b08         	ldr	r3, [sp, #0x20]
700b4168: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700b416c: 46ee         	mov	lr, sp
700b416e: 2401         	movs	r4, #0x1
700b4170: f8ce 4004    	str.w	r4, [lr, #0x4]
700b4174: f8ce c000    	str.w	r12, [lr]
700b4178: f7f9 fd6a    	bl	0x700adc50 <CSL_pktdmaAccessChanPeerReg> @ imm = #-0x652c
700b417c: b006         	add	sp, #0x18
700b417e: bd10         	pop	{r4, pc}

700b4180 <CSL_pktdmaSetChanPeerReg>:
700b4180: b510         	push	{r4, lr}
700b4182: b086         	sub	sp, #0x18
700b4184: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b4188: 9005         	str	r0, [sp, #0x14]
700b418a: 9104         	str	r1, [sp, #0x10]
700b418c: 9203         	str	r2, [sp, #0xc]
700b418e: 9302         	str	r3, [sp, #0x8]
700b4190: 9805         	ldr	r0, [sp, #0x14]
700b4192: 9904         	ldr	r1, [sp, #0x10]
700b4194: 9a02         	ldr	r2, [sp, #0x8]
700b4196: 9b08         	ldr	r3, [sp, #0x20]
700b4198: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700b419c: 46ee         	mov	lr, sp
700b419e: 2400         	movs	r4, #0x0
700b41a0: f8ce 4004    	str.w	r4, [lr, #0x4]
700b41a4: f8ce c000    	str.w	r12, [lr]
700b41a8: f7f9 fd52    	bl	0x700adc50 <CSL_pktdmaAccessChanPeerReg> @ imm = #-0x655c
700b41ac: b006         	add	sp, #0x18
700b41ae: bd10         	pop	{r4, pc}

700b41b0 <UART_flowCtrlTrigLvlConfig>:
700b41b0: b580         	push	{r7, lr}
700b41b2: b084         	sub	sp, #0x10
700b41b4: 9003         	str	r0, [sp, #0xc]
700b41b6: 9102         	str	r1, [sp, #0x8]
700b41b8: 9201         	str	r2, [sp, #0x4]
700b41ba: 2000         	movs	r0, #0x0
700b41bc: 9000         	str	r0, [sp]
700b41be: 9802         	ldr	r0, [sp, #0x8]
700b41c0: f000 000f    	and	r0, r0, #0xf
700b41c4: 9000         	str	r0, [sp]
700b41c6: 9801         	ldr	r0, [sp, #0x4]
700b41c8: 0100         	lsls	r0, r0, #0x4
700b41ca: b2c1         	uxtb	r1, r0
700b41cc: 9800         	ldr	r0, [sp]
700b41ce: 4308         	orrs	r0, r1
700b41d0: 9000         	str	r0, [sp]
700b41d2: 9803         	ldr	r0, [sp, #0xc]
700b41d4: 3018         	adds	r0, #0x18
700b41d6: 9900         	ldr	r1, [sp]
700b41d8: f001 f80a    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x1014
700b41dc: b004         	add	sp, #0x10
700b41de: bd80         	pop	{r7, pc}

700b41e0 <_txe_thread_relinquish>:
700b41e0: b580         	push	{r7, lr}
700b41e2: b082         	sub	sp, #0x8
700b41e4: f64a 206c    	movw	r0, #0xaa6c
700b41e8: f2c7 0008    	movt	r0, #0x7008
700b41ec: 6800         	ldr	r0, [r0]
700b41ee: 9001         	str	r0, [sp, #0x4]
700b41f0: 9801         	ldr	r0, [sp, #0x4]
700b41f2: b158         	cbz	r0, 0x700b420c <_txe_thread_relinquish+0x2c> @ imm = #0x16
700b41f4: e7ff         	b	0x700b41f6 <_txe_thread_relinquish+0x16> @ imm = #-0x2
700b41f6: f248 1038    	movw	r0, #0x8138
700b41fa: f2c7 000b    	movt	r0, #0x700b
700b41fe: 6800         	ldr	r0, [r0]
700b4200: b918         	cbnz	r0, 0x700b420a <_txe_thread_relinquish+0x2a> @ imm = #0x6
700b4202: e7ff         	b	0x700b4204 <_txe_thread_relinquish+0x24> @ imm = #-0x2
700b4204: f7fa f904    	bl	0x700ae410 <_tx_thread_relinquish> @ imm = #-0x5df8
700b4208: e7ff         	b	0x700b420a <_txe_thread_relinquish+0x2a> @ imm = #-0x2
700b420a: e7ff         	b	0x700b420c <_txe_thread_relinquish+0x2c> @ imm = #-0x2
700b420c: b002         	add	sp, #0x8
700b420e: bd80         	pop	{r7, pc}

700b4210 <CycleCounterP_getCount32>:
700b4210: ee190f1d     	mrc	p15, #0x0, r0, c9, c13, #0x0
700b4214: e12fff1e     	bx	lr

700b4218 <PmuP_setup>:
700b4218: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700b421c: e12fff1e     	bx	lr

700b4220 <PmuP_enableCounters>:
700b4220: ee090f3c     	mcr	p15, #0x0, r0, c9, c12, #0x1
700b4224: e12fff1e     	bx	lr

700b4228 <PmuP_disableCounters>:
700b4228: ee090f5c     	mcr	p15, #0x0, r0, c9, c12, #0x2
700b422c: e12fff1e     	bx	lr

700b4230 <PmuP_getOverflowStatus>:
700b4230: ee190f7c     	mrc	p15, #0x0, r0, c9, c12, #0x3
700b4234: e12fff1e     	bx	lr

700b4238 <PmuP_clearOverflowStatus>:
700b4238: ee090f7c     	mcr	p15, #0x0, r0, c9, c12, #0x3
700b423c: e12fff1e     	bx	lr

700b4240 <tm_suspend_scheduler>:
; {
700b4240: b510         	push	{r4, lr}
;    TX_THREAD* current = _tx_thread_current_ptr;
700b4242: f64a 206c    	movw	r0, #0xaa6c
;    if (tx_thread_preemption_change(current, 0, &saved_preemption_threshold) != TX_SUCCESS)
700b4246: f247 12e8    	movw	r2, #0x71e8
;    TX_THREAD* current = _tx_thread_current_ptr;
700b424a: f2c7 0008    	movt	r0, #0x7008
;    if (tx_thread_preemption_change(current, 0, &saved_preemption_threshold) != TX_SUCCESS)
700b424e: f2c7 0208    	movt	r2, #0x7008
700b4252: 2100         	movs	r1, #0x0
;    TX_THREAD* current = _tx_thread_current_ptr;
700b4254: 6804         	ldr	r4, [r0]
;    if (tx_thread_preemption_change(current, 0, &saved_preemption_threshold) != TX_SUCCESS)
700b4256: 4620         	mov	r0, r4
700b4258: f7f7 fd82    	bl	0x700abd60 <_tx_thread_preemption_change> @ imm = #-0x84fc
;    if (tx_thread_priority_change(current, 0, &saved_priority) != TX_SUCCESS)
700b425c: f247 12ec    	movw	r2, #0x71ec
700b4260: 4620         	mov	r0, r4
700b4262: f2c7 0208    	movt	r2, #0x7008
700b4266: 2100         	movs	r1, #0x0
700b4268: e8bd 4010    	pop.w	{r4, lr}
700b426c: f7f3 bf80    	b.w	0x700a8170 <_tx_thread_priority_change> @ imm = #-0xc100

700b4270 <CSL_secProxyGetMaxMsgSize>:
700b4270: b580         	push	{r7, lr}
700b4272: b082         	sub	sp, #0x8
700b4274: 9001         	str	r0, [sp, #0x4]
700b4276: 9801         	ldr	r0, [sp, #0x4]
700b4278: 6980         	ldr	r0, [r0, #0x18]
700b427a: b960         	cbnz	r0, 0x700b4296 <CSL_secProxyGetMaxMsgSize+0x26> @ imm = #0x18
700b427c: e7ff         	b	0x700b427e <CSL_secProxyGetMaxMsgSize+0xe> @ imm = #-0x2
700b427e: 9801         	ldr	r0, [sp, #0x4]
700b4280: 6800         	ldr	r0, [r0]
700b4282: 3004         	adds	r0, #0x4
700b4284: 2100         	movs	r1, #0x0
700b4286: f6cf 71ff    	movt	r1, #0xffff
700b428a: 2210         	movs	r2, #0x10
700b428c: f000 fad8    	bl	0x700b4840 <CSL_REG32_FEXT_RAW> @ imm = #0x5b0
700b4290: 9901         	ldr	r1, [sp, #0x4]
700b4292: 6188         	str	r0, [r1, #0x18]
700b4294: e7ff         	b	0x700b4296 <CSL_secProxyGetMaxMsgSize+0x26> @ imm = #-0x2
700b4296: 9801         	ldr	r0, [sp, #0x4]
700b4298: 6980         	ldr	r0, [r0, #0x18]
700b429a: b002         	add	sp, #0x8
700b429c: bd80         	pop	{r7, pc}
700b429e: 0000         	movs	r0, r0

700b42a0 <Sciclient_rmIaIsIa>:
700b42a0: b580         	push	{r7, lr}
700b42a2: b082         	sub	sp, #0x8
700b42a4: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b42a8: 2000         	movs	r0, #0x0
700b42aa: f88d 0005    	strb.w	r0, [sp, #0x5]
700b42ae: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b42b2: f7fd fffd    	bl	0x700b22b0 <Sciclient_rmIaGetInst> @ imm = #-0x2006
700b42b6: b120         	cbz	r0, 0x700b42c2 <Sciclient_rmIaIsIa+0x22> @ imm = #0x8
700b42b8: e7ff         	b	0x700b42ba <Sciclient_rmIaIsIa+0x1a> @ imm = #-0x2
700b42ba: 2001         	movs	r0, #0x1
700b42bc: f88d 0005    	strb.w	r0, [sp, #0x5]
700b42c0: e7ff         	b	0x700b42c2 <Sciclient_rmIaIsIa+0x22> @ imm = #-0x2
700b42c2: f89d 0005    	ldrb.w	r0, [sp, #0x5]
700b42c6: f000 0001    	and	r0, r0, #0x1
700b42ca: b002         	add	sp, #0x8
700b42cc: bd80         	pop	{r7, pc}
700b42ce: 0000         	movs	r0, r0

700b42d0 <Sciclient_rmIrIsIr>:
700b42d0: b580         	push	{r7, lr}
700b42d2: b082         	sub	sp, #0x8
700b42d4: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b42d8: 2000         	movs	r0, #0x0
700b42da: f88d 0005    	strb.w	r0, [sp, #0x5]
700b42de: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b42e2: f7fd fb6d    	bl	0x700b19c0 <Sciclient_rmIrGetInst> @ imm = #-0x2926
700b42e6: b120         	cbz	r0, 0x700b42f2 <Sciclient_rmIrIsIr+0x22> @ imm = #0x8
700b42e8: e7ff         	b	0x700b42ea <Sciclient_rmIrIsIr+0x1a> @ imm = #-0x2
700b42ea: 2001         	movs	r0, #0x1
700b42ec: f88d 0005    	strb.w	r0, [sp, #0x5]
700b42f0: e7ff         	b	0x700b42f2 <Sciclient_rmIrIsIr+0x22> @ imm = #-0x2
700b42f2: f89d 0005    	ldrb.w	r0, [sp, #0x5]
700b42f6: f000 0001    	and	r0, r0, #0x1
700b42fa: b002         	add	sp, #0x8
700b42fc: bd80         	pop	{r7, pc}
700b42fe: 0000         	movs	r0, r0

700b4300 <Sciclient_secProxyReadThread32>:
700b4300: b580         	push	{r7, lr}
700b4302: b084         	sub	sp, #0x10
700b4304: 9003         	str	r0, [sp, #0xc]
700b4306: f88d 100b    	strb.w	r1, [sp, #0xb]
700b430a: 9903         	ldr	r1, [sp, #0xc]
700b430c: f248 0040    	movw	r0, #0x8040
700b4310: f2c7 000b    	movt	r0, #0x700b
700b4314: 2200         	movs	r2, #0x0
700b4316: f000 fc93    	bl	0x700b4c40 <CSL_secProxyGetDataAddr> @ imm = #0x926
700b431a: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700b431e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b4322: f000 ff9d    	bl	0x700b5260 <CSL_REG32_RD_RAW> @ imm = #0xf3a
700b4326: 9001         	str	r0, [sp, #0x4]
700b4328: 9801         	ldr	r0, [sp, #0x4]
700b432a: b004         	add	sp, #0x10
700b432c: bd80         	pop	{r7, pc}
700b432e: 0000         	movs	r0, r0

700b4330 <System_init>:
; {
700b4330: b580         	push	{r7, lr}
;     Dpl_init();
700b4332: f7ff fcad    	bl	0x700b3c90 <Dpl_init>   @ imm = #-0x6a6
;         retVal = Sciclient_init(CSL_CORE_ID_R5FSS0_0);
700b4336: 2001         	movs	r0, #0x1
700b4338: f7fb f8e2    	bl	0x700af500 <Sciclient_init> @ imm = #-0x4e3c
;         DebugP_assertNoLog(SystemP_SUCCESS == retVal);
700b433c: fab0 f080    	clz	r0, r0
700b4340: 0940         	lsrs	r0, r0, #0x5
700b4342: f002 fbbd    	bl	0x700b6ac0 <_DebugP_assertNoLog> @ imm = #0x277a
;     CycleCounterP_init(SOC_getSelfCpuClk());
700b4346: f000 faab    	bl	0x700b48a0 <SOC_getSelfCpuClk> @ imm = #0x556
700b434a: f7fa fa19    	bl	0x700ae780 <CycleCounterP_init> @ imm = #-0x5bce
;         PowerClock_init();
700b434e: f7fc f87f    	bl	0x700b0450 <PowerClock_init> @ imm = #-0x3f02
;         Pinmux_init();
700b4352: f000 fb15    	bl	0x700b4980 <Pinmux_init> @ imm = #0x62a
;     UART_init();
700b4356: e8bd 4080    	pop.w	{r7, lr}
700b435a: f7f9 bd99    	b.w	0x700ade90 <UART_init>  @ imm = #-0x64ce
700b435e: 0000         	movs	r0, r0

700b4360 <_is_digit>:
700b4360: b082         	sub	sp, #0x8
700b4362: f88d 0007    	strb.w	r0, [sp, #0x7]
700b4366: f89d 1007    	ldrb.w	r1, [sp, #0x7]
700b436a: 2000         	movs	r0, #0x0
700b436c: 2930         	cmp	r1, #0x30
700b436e: 9000         	str	r0, [sp]
700b4370: db08         	blt	0x700b4384 <_is_digit+0x24> @ imm = #0x10
700b4372: e7ff         	b	0x700b4374 <_is_digit+0x14> @ imm = #-0x2
700b4374: f89d 1007    	ldrb.w	r1, [sp, #0x7]
700b4378: 2000         	movs	r0, #0x0
700b437a: 293a         	cmp	r1, #0x3a
700b437c: bfb8         	it	lt
700b437e: 2001         	movlt	r0, #0x1
700b4380: 9000         	str	r0, [sp]
700b4382: e7ff         	b	0x700b4384 <_is_digit+0x24> @ imm = #-0x2
700b4384: 9800         	ldr	r0, [sp]
700b4386: f000 0001    	and	r0, r0, #0x1
700b438a: b002         	add	sp, #0x8
700b438c: 4770         	bx	lr
700b438e: 0000         	movs	r0, r0

700b4390 <CSL_bcdmaGetRxRT>:
700b4390: b580         	push	{r7, lr}
700b4392: b084         	sub	sp, #0x10
700b4394: 9003         	str	r0, [sp, #0xc]
700b4396: 9102         	str	r1, [sp, #0x8]
700b4398: 9201         	str	r2, [sp, #0x4]
700b439a: 9803         	ldr	r0, [sp, #0xc]
700b439c: 9a02         	ldr	r2, [sp, #0x8]
700b439e: 9b01         	ldr	r3, [sp, #0x4]
700b43a0: 2107         	movs	r1, #0x7
700b43a2: f7fc fcb5    	bl	0x700b0d10 <CSL_bcdmaDoChanOp> @ imm = #-0x3696
700b43a6: 9000         	str	r0, [sp]
700b43a8: 9800         	ldr	r0, [sp]
700b43aa: b120         	cbz	r0, 0x700b43b6 <CSL_bcdmaGetRxRT+0x26> @ imm = #0x8
700b43ac: e7ff         	b	0x700b43ae <CSL_bcdmaGetRxRT+0x1e> @ imm = #-0x2
700b43ae: f04f 30ff    	mov.w	r0, #0xffffffff
700b43b2: 9000         	str	r0, [sp]
700b43b4: e7ff         	b	0x700b43b6 <CSL_bcdmaGetRxRT+0x26> @ imm = #-0x2
700b43b6: 9800         	ldr	r0, [sp]
700b43b8: b004         	add	sp, #0x10
700b43ba: bd80         	pop	{r7, pc}
700b43bc: 0000         	movs	r0, r0
700b43be: 0000         	movs	r0, r0

700b43c0 <CSL_bcdmaGetTxRT>:
700b43c0: b580         	push	{r7, lr}
700b43c2: b084         	sub	sp, #0x10
700b43c4: 9003         	str	r0, [sp, #0xc]
700b43c6: 9102         	str	r1, [sp, #0x8]
700b43c8: 9201         	str	r2, [sp, #0x4]
700b43ca: 9803         	ldr	r0, [sp, #0xc]
700b43cc: 9a02         	ldr	r2, [sp, #0x8]
700b43ce: 9b01         	ldr	r3, [sp, #0x4]
700b43d0: 2107         	movs	r1, #0x7
700b43d2: f7fc fc9d    	bl	0x700b0d10 <CSL_bcdmaDoChanOp> @ imm = #-0x36c6
700b43d6: 9000         	str	r0, [sp]
700b43d8: 9800         	ldr	r0, [sp]
700b43da: b120         	cbz	r0, 0x700b43e6 <CSL_bcdmaGetTxRT+0x26> @ imm = #0x8
700b43dc: e7ff         	b	0x700b43de <CSL_bcdmaGetTxRT+0x1e> @ imm = #-0x2
700b43de: f04f 30ff    	mov.w	r0, #0xffffffff
700b43e2: 9000         	str	r0, [sp]
700b43e4: e7ff         	b	0x700b43e6 <CSL_bcdmaGetTxRT+0x26> @ imm = #-0x2
700b43e6: 9800         	ldr	r0, [sp]
700b43e8: b004         	add	sp, #0x10
700b43ea: bd80         	pop	{r7, pc}
700b43ec: 0000         	movs	r0, r0
700b43ee: 0000         	movs	r0, r0

700b43f0 <CSL_bcdmaSetRxRT>:
700b43f0: b580         	push	{r7, lr}
700b43f2: b084         	sub	sp, #0x10
700b43f4: 9003         	str	r0, [sp, #0xc]
700b43f6: 9102         	str	r1, [sp, #0x8]
700b43f8: 9201         	str	r2, [sp, #0x4]
700b43fa: 9803         	ldr	r0, [sp, #0xc]
700b43fc: 9a02         	ldr	r2, [sp, #0x8]
700b43fe: 9b01         	ldr	r3, [sp, #0x4]
700b4400: 2108         	movs	r1, #0x8
700b4402: f7fc fc85    	bl	0x700b0d10 <CSL_bcdmaDoChanOp> @ imm = #-0x36f6
700b4406: 9000         	str	r0, [sp]
700b4408: 9800         	ldr	r0, [sp]
700b440a: b120         	cbz	r0, 0x700b4416 <CSL_bcdmaSetRxRT+0x26> @ imm = #0x8
700b440c: e7ff         	b	0x700b440e <CSL_bcdmaSetRxRT+0x1e> @ imm = #-0x2
700b440e: f04f 30ff    	mov.w	r0, #0xffffffff
700b4412: 9000         	str	r0, [sp]
700b4414: e7ff         	b	0x700b4416 <CSL_bcdmaSetRxRT+0x26> @ imm = #-0x2
700b4416: 9800         	ldr	r0, [sp]
700b4418: b004         	add	sp, #0x10
700b441a: bd80         	pop	{r7, pc}
700b441c: 0000         	movs	r0, r0
700b441e: 0000         	movs	r0, r0

700b4420 <CSL_bcdmaSetTxRT>:
700b4420: b580         	push	{r7, lr}
700b4422: b084         	sub	sp, #0x10
700b4424: 9003         	str	r0, [sp, #0xc]
700b4426: 9102         	str	r1, [sp, #0x8]
700b4428: 9201         	str	r2, [sp, #0x4]
700b442a: 9803         	ldr	r0, [sp, #0xc]
700b442c: 9a02         	ldr	r2, [sp, #0x8]
700b442e: 9b01         	ldr	r3, [sp, #0x4]
700b4430: 2108         	movs	r1, #0x8
700b4432: f7fc fc6d    	bl	0x700b0d10 <CSL_bcdmaDoChanOp> @ imm = #-0x3726
700b4436: 9000         	str	r0, [sp]
700b4438: 9800         	ldr	r0, [sp]
700b443a: b120         	cbz	r0, 0x700b4446 <CSL_bcdmaSetTxRT+0x26> @ imm = #0x8
700b443c: e7ff         	b	0x700b443e <CSL_bcdmaSetTxRT+0x1e> @ imm = #-0x2
700b443e: f04f 30ff    	mov.w	r0, #0xffffffff
700b4442: 9000         	str	r0, [sp]
700b4444: e7ff         	b	0x700b4446 <CSL_bcdmaSetTxRT+0x26> @ imm = #-0x2
700b4446: 9800         	ldr	r0, [sp]
700b4448: b004         	add	sp, #0x10
700b444a: bd80         	pop	{r7, pc}
700b444c: 0000         	movs	r0, r0
700b444e: 0000         	movs	r0, r0

700b4450 <Sciclient_getIrAddr>:
700b4450: b580         	push	{r7, lr}
700b4452: b084         	sub	sp, #0x10
700b4454: 9003         	str	r0, [sp, #0xc]
700b4456: 9102         	str	r1, [sp, #0x8]
700b4458: 9803         	ldr	r0, [sp, #0xc]
700b445a: 9000         	str	r0, [sp]
700b445c: f8bd 0008    	ldrh.w	r0, [sp, #0x8]
700b4460: f000 fdc6    	bl	0x700b4ff0 <Sciclient_rmIrIntControlReg> @ imm = #0xb8c
700b4464: 4601         	mov	r1, r0
700b4466: 9800         	ldr	r0, [sp]
700b4468: 4408         	add	r0, r1
700b446a: 9001         	str	r0, [sp, #0x4]
700b446c: 9801         	ldr	r0, [sp, #0x4]
700b446e: 2100         	movs	r1, #0x0
700b4470: f7f7 fe5e    	bl	0x700ac130 <AddrTranslateP_getLocalAddr> @ imm = #-0x8344
700b4474: 9001         	str	r0, [sp, #0x4]
700b4476: 9801         	ldr	r0, [sp, #0x4]
700b4478: b004         	add	sp, #0x10
700b447a: bd80         	pop	{r7, pc}
700b447c: 0000         	movs	r0, r0
700b447e: 0000         	movs	r0, r0

700b4480 <TimerP_clearOverflowInt>:
700b4480: b083         	sub	sp, #0xc
700b4482: 9002         	str	r0, [sp, #0x8]
700b4484: 2002         	movs	r0, #0x2
700b4486: 9000         	str	r0, [sp]
700b4488: 9802         	ldr	r0, [sp, #0x8]
700b448a: 3028         	adds	r0, #0x28
700b448c: 9001         	str	r0, [sp, #0x4]
700b448e: 9800         	ldr	r0, [sp]
700b4490: 9901         	ldr	r1, [sp, #0x4]
700b4492: 6008         	str	r0, [r1]
700b4494: 9801         	ldr	r0, [sp, #0x4]
700b4496: 6800         	ldr	r0, [r0]
700b4498: 9900         	ldr	r1, [sp]
700b449a: 4208         	tst	r0, r1
700b449c: d004         	beq	0x700b44a8 <TimerP_clearOverflowInt+0x28> @ imm = #0x8
700b449e: e7ff         	b	0x700b44a0 <TimerP_clearOverflowInt+0x20> @ imm = #-0x2
700b44a0: 9800         	ldr	r0, [sp]
700b44a2: 9901         	ldr	r1, [sp, #0x4]
700b44a4: 6008         	str	r0, [r1]
700b44a6: e7ff         	b	0x700b44a8 <TimerP_clearOverflowInt+0x28> @ imm = #-0x2
700b44a8: b003         	add	sp, #0xc
700b44aa: 4770         	bx	lr

700b44ac <_outc>:
700b44ac: e1c120d4     	ldrd	r2, r3, [r1, #4]
700b44b0: e1530002     	cmp	r3, r2
700b44b4: 2a000004     	bhs	0x700b44cc <_outc+0x20> @ imm = #0x10
700b44b8: e5912000     	ldr	r2, [r1]
700b44bc: e2823001     	add	r3, r2, #1
700b44c0: e5813000     	str	r3, [r1]
700b44c4: e5c20000     	strb	r0, [r2]
700b44c8: e5913008     	ldr	r3, [r1, #0x8]
700b44cc: e2832001     	add	r2, r3, #1
700b44d0: e5812008     	str	r2, [r1, #0x8]
700b44d4: e12fff1e     	bx	lr
		...

700b44e0 <Sciclient_rmParamIsValid>:
700b44e0: b083         	sub	sp, #0xc
700b44e2: 9002         	str	r0, [sp, #0x8]
700b44e4: 9101         	str	r1, [sp, #0x4]
700b44e6: 2000         	movs	r0, #0x0
700b44e8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b44ec: 9802         	ldr	r0, [sp, #0x8]
700b44ee: 9901         	ldr	r1, [sp, #0x4]
700b44f0: 4208         	tst	r0, r1
700b44f2: d004         	beq	0x700b44fe <Sciclient_rmParamIsValid+0x1e> @ imm = #0x8
700b44f4: e7ff         	b	0x700b44f6 <Sciclient_rmParamIsValid+0x16> @ imm = #-0x2
700b44f6: 2001         	movs	r0, #0x1
700b44f8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b44fc: e7ff         	b	0x700b44fe <Sciclient_rmParamIsValid+0x1e> @ imm = #-0x2
700b44fe: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b4502: f000 0001    	and	r0, r0, #0x1
700b4506: b003         	add	sp, #0xc
700b4508: 4770         	bx	lr
700b450a: 0000         	movs	r0, r0
700b450c: 0000         	movs	r0, r0
700b450e: 0000         	movs	r0, r0

700b4510 <Sciclient_rmPsIsEmpty>:
700b4510: b081         	sub	sp, #0x4
700b4512: 2001         	movs	r0, #0x1
700b4514: f88d 0003    	strb.w	r0, [sp, #0x3]
700b4518: f64a 10e8    	movw	r0, #0xa9e8
700b451c: f2c7 0008    	movt	r0, #0x7008
700b4520: 8c80         	ldrh	r0, [r0, #0x24]
700b4522: b120         	cbz	r0, 0x700b452e <Sciclient_rmPsIsEmpty+0x1e> @ imm = #0x8
700b4524: e7ff         	b	0x700b4526 <Sciclient_rmPsIsEmpty+0x16> @ imm = #-0x2
700b4526: 2000         	movs	r0, #0x0
700b4528: f88d 0003    	strb.w	r0, [sp, #0x3]
700b452c: e7ff         	b	0x700b452e <Sciclient_rmPsIsEmpty+0x1e> @ imm = #-0x2
700b452e: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b4532: f000 0001    	and	r0, r0, #0x1
700b4536: b001         	add	sp, #0x4
700b4538: 4770         	bx	lr
700b453a: 0000         	movs	r0, r0
700b453c: 0000         	movs	r0, r0
700b453e: 0000         	movs	r0, r0

700b4540 <UART_Transaction_init>:
700b4540: b081         	sub	sp, #0x4
700b4542: 9000         	str	r0, [sp]
700b4544: 9800         	ldr	r0, [sp]
700b4546: b170         	cbz	r0, 0x700b4566 <UART_Transaction_init+0x26> @ imm = #0x1c
700b4548: e7ff         	b	0x700b454a <UART_Transaction_init+0xa> @ imm = #-0x2
700b454a: 9900         	ldr	r1, [sp]
700b454c: 2000         	movs	r0, #0x0
700b454e: 6008         	str	r0, [r1]
700b4550: 9900         	ldr	r1, [sp]
700b4552: 6048         	str	r0, [r1, #0x4]
700b4554: 9a00         	ldr	r2, [sp]
700b4556: f04f 31ff    	mov.w	r1, #0xffffffff
700b455a: 6091         	str	r1, [r2, #0x8]
700b455c: 9900         	ldr	r1, [sp]
700b455e: 60c8         	str	r0, [r1, #0xc]
700b4560: 9900         	ldr	r1, [sp]
700b4562: 6108         	str	r0, [r1, #0x10]
700b4564: e7ff         	b	0x700b4566 <UART_Transaction_init+0x26> @ imm = #-0x2
700b4566: b001         	add	sp, #0x4
700b4568: 4770         	bx	lr
700b456a: 0000         	movs	r0, r0
700b456c: 0000         	movs	r0, r0
700b456e: 0000         	movs	r0, r0

700b4570 <UART_intr2Disable>:
700b4570: b580         	push	{r7, lr}
700b4572: b084         	sub	sp, #0x10
700b4574: 9003         	str	r0, [sp, #0xc]
700b4576: 9102         	str	r1, [sp, #0x8]
700b4578: 9803         	ldr	r0, [sp, #0xc]
700b457a: 306c         	adds	r0, #0x6c
700b457c: 9001         	str	r0, [sp, #0x4]
700b457e: f000 fe2f    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0xc5e
700b4582: 4601         	mov	r1, r0
700b4584: 9801         	ldr	r0, [sp, #0x4]
700b4586: 9b02         	ldr	r3, [sp, #0x8]
700b4588: f06f 0203    	mvn	r2, #0x3
700b458c: ea62 0203    	orn	r2, r2, r3
700b4590: 4011         	ands	r1, r2
700b4592: f000 fe2d    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0xc5a
700b4596: b004         	add	sp, #0x10
700b4598: bd80         	pop	{r7, pc}
700b459a: 0000         	movs	r0, r0
700b459c: 0000         	movs	r0, r0
700b459e: 0000         	movs	r0, r0

700b45a0 <UART_lld_Transaction_init>:
700b45a0: b081         	sub	sp, #0x4
700b45a2: 9000         	str	r0, [sp]
700b45a4: 9800         	ldr	r0, [sp]
700b45a6: b170         	cbz	r0, 0x700b45c6 <UART_lld_Transaction_init+0x26> @ imm = #0x1c
700b45a8: e7ff         	b	0x700b45aa <UART_lld_Transaction_init+0xa> @ imm = #-0x2
700b45aa: 9900         	ldr	r1, [sp]
700b45ac: 2000         	movs	r0, #0x0
700b45ae: 6008         	str	r0, [r1]
700b45b0: 9900         	ldr	r1, [sp]
700b45b2: 6048         	str	r0, [r1, #0x4]
700b45b4: 9a00         	ldr	r2, [sp]
700b45b6: f04f 31ff    	mov.w	r1, #0xffffffff
700b45ba: 6091         	str	r1, [r2, #0x8]
700b45bc: 9900         	ldr	r1, [sp]
700b45be: 60c8         	str	r0, [r1, #0xc]
700b45c0: 9900         	ldr	r1, [sp]
700b45c2: 6108         	str	r0, [r1, #0x10]
700b45c4: e7ff         	b	0x700b45c6 <UART_lld_Transaction_init+0x26> @ imm = #-0x2
700b45c6: b001         	add	sp, #0x4
700b45c8: 4770         	bx	lr
700b45ca: 0000         	movs	r0, r0
700b45cc: 0000         	movs	r0, r0
700b45ce: 0000         	movs	r0, r0

700b45d0 <UART_lld_dmaWrite>:
700b45d0: b580         	push	{r7, lr}
700b45d2: b084         	sub	sp, #0x10
700b45d4: 9003         	str	r0, [sp, #0xc]
700b45d6: 9102         	str	r1, [sp, #0x8]
700b45d8: 2000         	movs	r0, #0x0
700b45da: 9001         	str	r0, [sp, #0x4]
700b45dc: 9803         	ldr	r0, [sp, #0xc]
700b45de: 9902         	ldr	r1, [sp, #0x8]
700b45e0: f7f8 fa2e    	bl	0x700aca40 <UART_udmaConfigPdmaTx> @ imm = #-0x7ba4
700b45e4: 9001         	str	r0, [sp, #0x4]
700b45e6: 9801         	ldr	r0, [sp, #0x4]
700b45e8: b120         	cbz	r0, 0x700b45f4 <UART_lld_dmaWrite+0x24> @ imm = #0x8
700b45ea: e7ff         	b	0x700b45ec <UART_lld_dmaWrite+0x1c> @ imm = #-0x2
700b45ec: f04f 30ff    	mov.w	r0, #0xffffffff
700b45f0: 9001         	str	r0, [sp, #0x4]
700b45f2: e7ff         	b	0x700b45f4 <UART_lld_dmaWrite+0x24> @ imm = #-0x2
700b45f4: 9801         	ldr	r0, [sp, #0x4]
700b45f6: b004         	add	sp, #0x10
700b45f8: bd80         	pop	{r7, pc}
700b45fa: 0000         	movs	r0, r0
700b45fc: 0000         	movs	r0, r0
700b45fe: 0000         	movs	r0, r0

700b4600 <UART_operatingModeSelect>:
700b4600: b580         	push	{r7, lr}
700b4602: b084         	sub	sp, #0x10
700b4604: 9003         	str	r0, [sp, #0xc]
700b4606: 9102         	str	r1, [sp, #0x8]
700b4608: 9803         	ldr	r0, [sp, #0xc]
700b460a: 3020         	adds	r0, #0x20
700b460c: f000 fde8    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0xbd0
700b4610: f000 0007    	and	r0, r0, #0x7
700b4614: 9001         	str	r0, [sp, #0x4]
700b4616: 9803         	ldr	r0, [sp, #0xc]
700b4618: 3020         	adds	r0, #0x20
700b461a: 9b02         	ldr	r3, [sp, #0x8]
700b461c: 2107         	movs	r1, #0x7
700b461e: 2200         	movs	r2, #0x0
700b4620: f7ff fd36    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #-0x594
700b4624: 9801         	ldr	r0, [sp, #0x4]
700b4626: b004         	add	sp, #0x10
700b4628: bd80         	pop	{r7, pc}
700b462a: 0000         	movs	r0, r0
700b462c: 0000         	movs	r0, r0
700b462e: 0000         	movs	r0, r0

700b4630 <Udma_eventProgramSteering>:
700b4630: b084         	sub	sp, #0x10
700b4632: 9003         	str	r0, [sp, #0xc]
700b4634: 9102         	str	r1, [sp, #0x8]
700b4636: 9802         	ldr	r0, [sp, #0x8]
700b4638: 3008         	adds	r0, #0x8
700b463a: 9000         	str	r0, [sp]
700b463c: 9800         	ldr	r0, [sp]
700b463e: 6800         	ldr	r0, [r0]
700b4640: 2803         	cmp	r0, #0x3
700b4642: d108         	bne	0x700b4656 <Udma_eventProgramSteering+0x26> @ imm = #0x10
700b4644: e7ff         	b	0x700b4646 <Udma_eventProgramSteering+0x16> @ imm = #-0x2
700b4646: 9800         	ldr	r0, [sp]
700b4648: 6880         	ldr	r0, [r0, #0x8]
700b464a: 9001         	str	r0, [sp, #0x4]
700b464c: 9901         	ldr	r1, [sp, #0x4]
700b464e: 2001         	movs	r0, #0x1
700b4650: f8c1 0248    	str.w	r0, [r1, #0x248]
700b4654: e7ff         	b	0x700b4656 <Udma_eventProgramSteering+0x26> @ imm = #-0x2
700b4656: b004         	add	sp, #0x10
700b4658: 4770         	bx	lr
700b465a: 0000         	movs	r0, r0
700b465c: 0000         	movs	r0, r0
700b465e: 0000         	movs	r0, r0

700b4660 <Udma_eventResetSteering>:
700b4660: b084         	sub	sp, #0x10
700b4662: 9003         	str	r0, [sp, #0xc]
700b4664: 9102         	str	r1, [sp, #0x8]
700b4666: 9802         	ldr	r0, [sp, #0x8]
700b4668: 3008         	adds	r0, #0x8
700b466a: 9000         	str	r0, [sp]
700b466c: 9800         	ldr	r0, [sp]
700b466e: 6800         	ldr	r0, [r0]
700b4670: 2803         	cmp	r0, #0x3
700b4672: d108         	bne	0x700b4686 <Udma_eventResetSteering+0x26> @ imm = #0x10
700b4674: e7ff         	b	0x700b4676 <Udma_eventResetSteering+0x16> @ imm = #-0x2
700b4676: 9800         	ldr	r0, [sp]
700b4678: 6880         	ldr	r0, [r0, #0x8]
700b467a: 9001         	str	r0, [sp, #0x4]
700b467c: 9901         	ldr	r1, [sp, #0x4]
700b467e: 2000         	movs	r0, #0x0
700b4680: f8c1 0248    	str.w	r0, [r1, #0x248]
700b4684: e7ff         	b	0x700b4686 <Udma_eventResetSteering+0x26> @ imm = #-0x2
700b4686: b004         	add	sp, #0x10
700b4688: 4770         	bx	lr
700b468a: 0000         	movs	r0, r0
700b468c: 0000         	movs	r0, r0
700b468e: 0000         	movs	r0, r0

700b4690 <Sciclient_secProxyVerifyThread>:
700b4690: b580         	push	{r7, lr}
700b4692: b082         	sub	sp, #0x8
700b4694: 9001         	str	r0, [sp, #0x4]
700b4696: 2000         	movs	r0, #0x0
700b4698: 9000         	str	r0, [sp]
700b469a: 9801         	ldr	r0, [sp, #0x4]
700b469c: f000 fb80    	bl	0x700b4da0 <Sciclient_secProxyThreadStatusReg> @ imm = #0x700
700b46a0: f000 fdde    	bl	0x700b5260 <CSL_REG32_RD_RAW> @ imm = #0xbbc
700b46a4: 0fc0         	lsrs	r0, r0, #0x1f
700b46a6: b120         	cbz	r0, 0x700b46b2 <Sciclient_secProxyVerifyThread+0x22> @ imm = #0x8
700b46a8: e7ff         	b	0x700b46aa <Sciclient_secProxyVerifyThread+0x1a> @ imm = #-0x2
700b46aa: f04f 30ff    	mov.w	r0, #0xffffffff
700b46ae: 9000         	str	r0, [sp]
700b46b0: e7ff         	b	0x700b46b2 <Sciclient_secProxyVerifyThread+0x22> @ imm = #-0x2
700b46b2: 9800         	ldr	r0, [sp]
700b46b4: b002         	add	sp, #0x8
700b46b6: bd80         	pop	{r7, pc}
		...

700b46c0 <vprintf_>:
700b46c0: b580         	push	{r7, lr}
700b46c2: b084         	sub	sp, #0x10
700b46c4: 9103         	str	r1, [sp, #0xc]
700b46c6: 9002         	str	r0, [sp, #0x8]
700b46c8: 9b02         	ldr	r3, [sp, #0x8]
700b46ca: 9803         	ldr	r0, [sp, #0xc]
700b46cc: 4669         	mov	r1, sp
700b46ce: 6008         	str	r0, [r1]
700b46d0: f644 1021    	movw	r0, #0x4921
700b46d4: f2c7 000b    	movt	r0, #0x700b
700b46d8: f10d 0107    	add.w	r1, sp, #0x7
700b46dc: f04f 32ff    	mov.w	r2, #0xffffffff
700b46e0: f7eb f8fe    	bl	0x7009f8e0 <_vsnprintf> @ imm = #-0x14e04
700b46e4: b004         	add	sp, #0x10
700b46e6: bd80         	pop	{r7, pc}
		...

700b46f0 <UART_udmapSetReturnPolicy>:
700b46f0: b580         	push	{r7, lr}
700b46f2: b086         	sub	sp, #0x18
700b46f4: 9005         	str	r0, [sp, #0x14]
700b46f6: 9104         	str	r1, [sp, #0x10]
700b46f8: 2001         	movs	r0, #0x1
700b46fa: 9003         	str	r0, [sp, #0xc]
700b46fc: 9804         	ldr	r0, [sp, #0x10]
700b46fe: 9002         	str	r0, [sp, #0x8]
700b4700: 9802         	ldr	r0, [sp, #0x8]
700b4702: 9903         	ldr	r1, [sp, #0xc]
700b4704: 466a         	mov	r2, sp
700b4706: 2300         	movs	r3, #0x0
700b4708: 6053         	str	r3, [r2, #0x4]
700b470a: 6013         	str	r3, [r2]
700b470c: 461a         	mov	r2, r3
700b470e: f7fb ff27    	bl	0x700b0560 <CSL_udmapCppi5SetReturnPolicy> @ imm = #-0x41b2
700b4712: b006         	add	sp, #0x18
700b4714: bd80         	pop	{r7, pc}
		...
700b471e: 0000         	movs	r0, r0

700b4720 <Udma_ringGetForwardRingOcc>:
700b4720: b580         	push	{r7, lr}
700b4722: b084         	sub	sp, #0x10
700b4724: 9003         	str	r0, [sp, #0xc]
700b4726: 2000         	movs	r0, #0x0
700b4728: 9002         	str	r0, [sp, #0x8]
700b472a: 9803         	ldr	r0, [sp, #0xc]
700b472c: 9001         	str	r0, [sp, #0x4]
700b472e: 9801         	ldr	r0, [sp, #0x4]
700b4730: 6800         	ldr	r0, [r0]
700b4732: 9000         	str	r0, [sp]
700b4734: 9800         	ldr	r0, [sp]
700b4736: f8d0 15a8    	ldr.w	r1, [r0, #0x5a8]
700b473a: 9801         	ldr	r0, [sp, #0x4]
700b473c: 4788         	blx	r1
700b473e: 9002         	str	r0, [sp, #0x8]
700b4740: 9802         	ldr	r0, [sp, #0x8]
700b4742: b004         	add	sp, #0x10
700b4744: bd80         	pop	{r7, pc}
		...
700b474e: 0000         	movs	r0, r0

700b4750 <Udma_ringGetReverseRingOcc>:
700b4750: b580         	push	{r7, lr}
700b4752: b084         	sub	sp, #0x10
700b4754: 9003         	str	r0, [sp, #0xc]
700b4756: 2000         	movs	r0, #0x0
700b4758: 9002         	str	r0, [sp, #0x8]
700b475a: 9803         	ldr	r0, [sp, #0xc]
700b475c: 9001         	str	r0, [sp, #0x4]
700b475e: 9801         	ldr	r0, [sp, #0x4]
700b4760: 6800         	ldr	r0, [r0]
700b4762: 9000         	str	r0, [sp]
700b4764: 9800         	ldr	r0, [sp]
700b4766: f8d0 15ac    	ldr.w	r1, [r0, #0x5ac]
700b476a: 9801         	ldr	r0, [sp, #0x4]
700b476c: 4788         	blx	r1
700b476e: 9002         	str	r0, [sp, #0x8]
700b4770: 9802         	ldr	r0, [sp, #0x8]
700b4772: b004         	add	sp, #0x10
700b4774: bd80         	pop	{r7, pc}
		...
700b477e: 0000         	movs	r0, r0

700b4780 <_out_buffer>:
700b4780: b084         	sub	sp, #0x10
700b4782: f88d 000f    	strb.w	r0, [sp, #0xf]
700b4786: 9102         	str	r1, [sp, #0x8]
700b4788: 9201         	str	r2, [sp, #0x4]
700b478a: 9300         	str	r3, [sp]
700b478c: 9801         	ldr	r0, [sp, #0x4]
700b478e: 9900         	ldr	r1, [sp]
700b4790: 4288         	cmp	r0, r1
700b4792: d206         	bhs	0x700b47a2 <_out_buffer+0x22> @ imm = #0xc
700b4794: e7ff         	b	0x700b4796 <_out_buffer+0x16> @ imm = #-0x2
700b4796: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b479a: 9902         	ldr	r1, [sp, #0x8]
700b479c: 9a01         	ldr	r2, [sp, #0x4]
700b479e: 5488         	strb	r0, [r1, r2]
700b47a0: e7ff         	b	0x700b47a2 <_out_buffer+0x22> @ imm = #-0x2
700b47a2: b004         	add	sp, #0x10
700b47a4: 4770         	bx	lr
		...
700b47ae: 0000         	movs	r0, r0

700b47b0 <CSL_REG32_FEXT_RAW>:
700b47b0: b580         	push	{r7, lr}
700b47b2: b084         	sub	sp, #0x10
700b47b4: 9003         	str	r0, [sp, #0xc]
700b47b6: 9102         	str	r1, [sp, #0x8]
700b47b8: 9201         	str	r2, [sp, #0x4]
700b47ba: 9803         	ldr	r0, [sp, #0xc]
700b47bc: f000 fd38    	bl	0x700b5230 <CSL_REG32_RD_RAW> @ imm = #0xa70
700b47c0: 9000         	str	r0, [sp]
700b47c2: 9800         	ldr	r0, [sp]
700b47c4: 9902         	ldr	r1, [sp, #0x8]
700b47c6: 4008         	ands	r0, r1
700b47c8: 9901         	ldr	r1, [sp, #0x4]
700b47ca: 40c8         	lsrs	r0, r1
700b47cc: 9000         	str	r0, [sp]
700b47ce: 9800         	ldr	r0, [sp]
700b47d0: b004         	add	sp, #0x10
700b47d2: bd80         	pop	{r7, pc}
		...

700b47e0 <CSL_REG32_FEXT_RAW>:
700b47e0: b580         	push	{r7, lr}
700b47e2: b084         	sub	sp, #0x10
700b47e4: 9003         	str	r0, [sp, #0xc]
700b47e6: 9102         	str	r1, [sp, #0x8]
700b47e8: 9201         	str	r2, [sp, #0x4]
700b47ea: 9803         	ldr	r0, [sp, #0xc]
700b47ec: f000 fd28    	bl	0x700b5240 <CSL_REG32_RD_RAW> @ imm = #0xa50
700b47f0: 9000         	str	r0, [sp]
700b47f2: 9800         	ldr	r0, [sp]
700b47f4: 9902         	ldr	r1, [sp, #0x8]
700b47f6: 4008         	ands	r0, r1
700b47f8: 9901         	ldr	r1, [sp, #0x4]
700b47fa: 40c8         	lsrs	r0, r1
700b47fc: 9000         	str	r0, [sp]
700b47fe: 9800         	ldr	r0, [sp]
700b4800: b004         	add	sp, #0x10
700b4802: bd80         	pop	{r7, pc}
		...

700b4810 <CSL_REG32_FEXT_RAW>:
700b4810: b580         	push	{r7, lr}
700b4812: b084         	sub	sp, #0x10
700b4814: 9003         	str	r0, [sp, #0xc]
700b4816: 9102         	str	r1, [sp, #0x8]
700b4818: 9201         	str	r2, [sp, #0x4]
700b481a: 9803         	ldr	r0, [sp, #0xc]
700b481c: f000 fd18    	bl	0x700b5250 <CSL_REG32_RD_RAW> @ imm = #0xa30
700b4820: 9000         	str	r0, [sp]
700b4822: 9800         	ldr	r0, [sp]
700b4824: 9902         	ldr	r1, [sp, #0x8]
700b4826: 4008         	ands	r0, r1
700b4828: 9901         	ldr	r1, [sp, #0x4]
700b482a: 40c8         	lsrs	r0, r1
700b482c: 9000         	str	r0, [sp]
700b482e: 9800         	ldr	r0, [sp]
700b4830: b004         	add	sp, #0x10
700b4832: bd80         	pop	{r7, pc}
		...

700b4840 <CSL_REG32_FEXT_RAW>:
700b4840: b580         	push	{r7, lr}
700b4842: b084         	sub	sp, #0x10
700b4844: 9003         	str	r0, [sp, #0xc]
700b4846: 9102         	str	r1, [sp, #0x8]
700b4848: 9201         	str	r2, [sp, #0x4]
700b484a: 9803         	ldr	r0, [sp, #0xc]
700b484c: f000 fd08    	bl	0x700b5260 <CSL_REG32_RD_RAW> @ imm = #0xa10
700b4850: 9000         	str	r0, [sp]
700b4852: 9800         	ldr	r0, [sp]
700b4854: 9902         	ldr	r1, [sp, #0x8]
700b4856: 4008         	ands	r0, r1
700b4858: 9901         	ldr	r1, [sp, #0x4]
700b485a: 40c8         	lsrs	r0, r1
700b485c: 9000         	str	r0, [sp]
700b485e: 9800         	ldr	r0, [sp]
700b4860: b004         	add	sp, #0x10
700b4862: bd80         	pop	{r7, pc}
		...

700b4870 <CSL_REG32_FEXT_RAW>:
700b4870: b580         	push	{r7, lr}
700b4872: b084         	sub	sp, #0x10
700b4874: 9003         	str	r0, [sp, #0xc]
700b4876: 9102         	str	r1, [sp, #0x8]
700b4878: 9201         	str	r2, [sp, #0x4]
700b487a: 9803         	ldr	r0, [sp, #0xc]
700b487c: f000 fcf8    	bl	0x700b5270 <CSL_REG32_RD_RAW> @ imm = #0x9f0
700b4880: 9000         	str	r0, [sp]
700b4882: 9800         	ldr	r0, [sp]
700b4884: 9902         	ldr	r1, [sp, #0x8]
700b4886: 4008         	ands	r0, r1
700b4888: 9901         	ldr	r1, [sp, #0x4]
700b488a: 40c8         	lsrs	r0, r1
700b488c: 9000         	str	r0, [sp]
700b488e: 9800         	ldr	r0, [sp]
700b4890: b004         	add	sp, #0x10
700b4892: bd80         	pop	{r7, pc}
		...

700b48a0 <SOC_getSelfCpuClk>:
700b48a0: b580         	push	{r7, lr}
700b48a2: b084         	sub	sp, #0x10
700b48a4: 2000         	movs	r0, #0x0
700b48a6: 9001         	str	r0, [sp, #0x4]
700b48a8: 9003         	str	r0, [sp, #0xc]
700b48aa: 9002         	str	r0, [sp, #0x8]
700b48ac: f000 fcf8    	bl	0x700b52a0 <Sciclient_getSelfDevIdCore> @ imm = #0x9f0
700b48b0: 9901         	ldr	r1, [sp, #0x4]
700b48b2: aa02         	add	r2, sp, #0x8
700b48b4: f04f 33ff    	mov.w	r3, #0xffffffff
700b48b8: f7fa fab2    	bl	0x700aee20 <Sciclient_pmGetModuleClkFreq> @ imm = #-0x5a9c
700b48bc: 9802         	ldr	r0, [sp, #0x8]
700b48be: 9903         	ldr	r1, [sp, #0xc]
700b48c0: b004         	add	sp, #0x10
700b48c2: bd80         	pop	{r7, pc}
		...

700b48d0 <UART_IsStopBitsValid>:
700b48d0: b082         	sub	sp, #0x8
700b48d2: 9001         	str	r0, [sp, #0x4]
700b48d4: f06f 0002    	mvn	r0, #0x2
700b48d8: 9000         	str	r0, [sp]
700b48da: 9801         	ldr	r0, [sp, #0x4]
700b48dc: b120         	cbz	r0, 0x700b48e8 <UART_IsStopBitsValid+0x18> @ imm = #0x8
700b48de: e7ff         	b	0x700b48e0 <UART_IsStopBitsValid+0x10> @ imm = #-0x2
700b48e0: 9801         	ldr	r0, [sp, #0x4]
700b48e2: 2801         	cmp	r0, #0x1
700b48e4: d103         	bne	0x700b48ee <UART_IsStopBitsValid+0x1e> @ imm = #0x6
700b48e6: e7ff         	b	0x700b48e8 <UART_IsStopBitsValid+0x18> @ imm = #-0x2
700b48e8: 2000         	movs	r0, #0x0
700b48ea: 9000         	str	r0, [sp]
700b48ec: e7ff         	b	0x700b48ee <UART_IsStopBitsValid+0x1e> @ imm = #-0x2
700b48ee: 9800         	ldr	r0, [sp]
700b48f0: b002         	add	sp, #0x8
700b48f2: 4770         	bx	lr

700b48f4 <__aeabi_uldivmod>:
700b48f4: e92d4040     	push	{r6, lr}
700b48f8: e24dd010     	sub	sp, sp, #16
700b48fc: e28d6008     	add	r6, sp, #8
700b4900: e58d6000     	str	r6, [sp]
700b4904: ebffd9e0     	bl	0x700ab08c <__udivmoddi4> @ imm = #-0x9880
700b4908: e59d2008     	ldr	r2, [sp, #0x8]
700b490c: e59d300c     	ldr	r3, [sp, #0xc]
700b4910: e28dd010     	add	sp, sp, #16
700b4914: e8bd8040     	pop	{r6, pc}
		...

700b4920 <_out_char>:
700b4920: b580         	push	{r7, lr}
700b4922: b084         	sub	sp, #0x10
700b4924: f88d 000f    	strb.w	r0, [sp, #0xf]
700b4928: 9102         	str	r1, [sp, #0x8]
700b492a: 9201         	str	r2, [sp, #0x4]
700b492c: 9300         	str	r3, [sp]
700b492e: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b4932: b128         	cbz	r0, 0x700b4940 <_out_char+0x20> @ imm = #0xa
700b4934: e7ff         	b	0x700b4936 <_out_char+0x16> @ imm = #-0x2
700b4936: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b493a: f000 fbc9    	bl	0x700b50d0 <putchar_>   @ imm = #0x792
700b493e: e7ff         	b	0x700b4940 <_out_char+0x20> @ imm = #-0x2
700b4940: b004         	add	sp, #0x10
700b4942: bd80         	pop	{r7, pc}
		...

700b4950 <CSL_udmapCppi5SetEpiDataPresent>:
700b4950: b082         	sub	sp, #0x8
700b4952: 9001         	str	r0, [sp, #0x4]
700b4954: f88d 1003    	strb.w	r1, [sp, #0x3]
700b4958: 9901         	ldr	r1, [sp, #0x4]
700b495a: 6808         	ldr	r0, [r1]
700b495c: f020 5000    	bic	r0, r0, #0x20000000
700b4960: f89d 2003    	ldrb.w	r2, [sp, #0x3]
700b4964: f002 0201    	and	r2, r2, #0x1
700b4968: ea40 7042    	orr.w	r0, r0, r2, lsl #29
700b496c: 6008         	str	r0, [r1]
700b496e: b002         	add	sp, #0x8
700b4970: 4770         	bx	lr
		...
700b497e: 0000         	movs	r0, r0

700b4980 <Pinmux_init>:
; {
700b4980: b580         	push	{r7, lr}
;     Pinmux_config(gPinMuxMainDomainCfg, PINMUX_DOMAIN_ID_MAIN);
700b4982: f248 0098    	movw	r0, #0x8098
700b4986: 2100         	movs	r1, #0x0
700b4988: f2c7 000b    	movt	r0, #0x700b
700b498c: f7fa f9f8    	bl	0x700aed80 <Pinmux_config> @ imm = #-0x5c10
;     Pinmux_config(gPinMuxMcuDomainCfg, PINMUX_DOMAIN_ID_MCU);
700b4990: f248 100c    	movw	r0, #0x810c
700b4994: 2101         	movs	r1, #0x1
700b4996: f2c7 000b    	movt	r0, #0x700b
700b499a: e8bd 4080    	pop.w	{r7, lr}
700b499e: f7fa b9ef    	b.w	0x700aed80 <Pinmux_config> @ imm = #-0x5c22
		...
700b49ae: 0000         	movs	r0, r0

700b49b0 <Udma_rmTranslateCoreIntrInput>:
700b49b0: b083         	sub	sp, #0xc
700b49b2: 9002         	str	r0, [sp, #0x8]
700b49b4: 9101         	str	r1, [sp, #0x4]
700b49b6: 2000         	movs	r0, #0x0
700b49b8: f6cf 70ff    	movt	r0, #0xffff
700b49bc: 9000         	str	r0, [sp]
700b49be: 9802         	ldr	r0, [sp, #0x8]
700b49c0: 6800         	ldr	r0, [r0]
700b49c2: b118         	cbz	r0, 0x700b49cc <Udma_rmTranslateCoreIntrInput+0x1c> @ imm = #0x6
700b49c4: e7ff         	b	0x700b49c6 <Udma_rmTranslateCoreIntrInput+0x16> @ imm = #-0x2
700b49c6: 9801         	ldr	r0, [sp, #0x4]
700b49c8: 9000         	str	r0, [sp]
700b49ca: e7ff         	b	0x700b49cc <Udma_rmTranslateCoreIntrInput+0x1c> @ imm = #-0x2
700b49cc: 9800         	ldr	r0, [sp]
700b49ce: b003         	add	sp, #0xc
700b49d0: 4770         	bx	lr
		...
700b49de: 0000         	movs	r0, r0

700b49e0 <Udma_rmTranslateIrOutput>:
700b49e0: b083         	sub	sp, #0xc
700b49e2: 9002         	str	r0, [sp, #0x8]
700b49e4: 9101         	str	r1, [sp, #0x4]
700b49e6: 2000         	movs	r0, #0x0
700b49e8: f6cf 70ff    	movt	r0, #0xffff
700b49ec: 9000         	str	r0, [sp]
700b49ee: 9802         	ldr	r0, [sp, #0x8]
700b49f0: 6800         	ldr	r0, [r0]
700b49f2: b118         	cbz	r0, 0x700b49fc <Udma_rmTranslateIrOutput+0x1c> @ imm = #0x6
700b49f4: e7ff         	b	0x700b49f6 <Udma_rmTranslateIrOutput+0x16> @ imm = #-0x2
700b49f6: 9801         	ldr	r0, [sp, #0x4]
700b49f8: 9000         	str	r0, [sp]
700b49fa: e7ff         	b	0x700b49fc <Udma_rmTranslateIrOutput+0x1c> @ imm = #-0x2
700b49fc: 9800         	ldr	r0, [sp]
700b49fe: b003         	add	sp, #0xc
700b4a00: 4770         	bx	lr
		...
700b4a0e: 0000         	movs	r0, r0

700b4a10 <_tx_thread_initialize>:
700b4a10: f64a 2174    	movw	r1, #0xaa74
700b4a14: f2c7 0108    	movt	r1, #0x7008
700b4a18: 2020         	movs	r0, #0x20
700b4a1a: 6008         	str	r0, [r1]
700b4a1c: f247 11f0    	movw	r1, #0x71f0
700b4a20: f2c7 0108    	movt	r1, #0x7008
700b4a24: 6808         	ldr	r0, [r1]
700b4a26: 2200         	movs	r2, #0x0
700b4a28: f2cc 12ee    	movt	r2, #0xc1ee
700b4a2c: 4310         	orrs	r0, r2
700b4a2e: 6008         	str	r0, [r1]
700b4a30: 4770         	bx	lr
		...
700b4a3e: 0000         	movs	r0, r0

700b4a40 <_tx_time_get>:
700b4a40: b580         	push	{r7, lr}
700b4a42: b082         	sub	sp, #0x8
700b4a44: f7ee e8e6    	blx	0x700a2c14 <_tx_thread_interrupt_disable> @ imm = #-0x11e34
700b4a48: 9001         	str	r0, [sp, #0x4]
700b4a4a: f64a 20a0    	movw	r0, #0xaaa0
700b4a4e: f2c7 0008    	movt	r0, #0x7008
700b4a52: 6800         	ldr	r0, [r0]
700b4a54: 9000         	str	r0, [sp]
700b4a56: 9801         	ldr	r0, [sp, #0x4]
700b4a58: f7ee ea5c    	blx	0x700a2f14 <_tx_thread_interrupt_restore> @ imm = #-0x11b48
700b4a5c: 9800         	ldr	r0, [sp]
700b4a5e: b002         	add	sp, #0x8
700b4a60: bd80         	pop	{r7, pc}
		...
700b4a6e: 0000         	movs	r0, r0

700b4a70 <tm_queue_send_from_isr>:
; {
700b4a70: b580         	push	{r7, lr}
;    status = tx_queue_send(&tm_queue_array[queue_id], message_ptr, TX_WAIT_FOREVER);
700b4a72: f24a 5288    	movw	r2, #0xa588
700b4a76: ebc0 00c0    	rsb	r0, r0, r0, lsl #3
700b4a7a: f2c7 0208    	movt	r2, #0x7008
700b4a7e: eb02 00c0    	add.w	r0, r2, r0, lsl #3
700b4a82: f04f 32ff    	mov.w	r2, #0xffffffff
700b4a86: f7f0 fa4b    	bl	0x700a4f20 <_tx_queue_send> @ imm = #-0xfb6a
;    if (status == TX_SUCCESS)
700b4a8a: 2800         	cmp	r0, #0x0
700b4a8c: bf18         	it	ne
700b4a8e: 2001         	movne	r0, #0x1
; }
700b4a90: bd80         	pop	{r7, pc}
		...
700b4a9e: 0000         	movs	r0, r0

700b4aa0 <ClockP_usecToTicks>:
700b4aa0: b580         	push	{r7, lr}
700b4aa2: b082         	sub	sp, #0x8
700b4aa4: 9101         	str	r1, [sp, #0x4]
700b4aa6: 9000         	str	r0, [sp]
700b4aa8: 9800         	ldr	r0, [sp]
700b4aaa: 9901         	ldr	r1, [sp, #0x4]
700b4aac: f64a 12b0    	movw	r2, #0xa9b0
700b4ab0: f2c7 0208    	movt	r2, #0x7008
700b4ab4: 6892         	ldr	r2, [r2, #0x8]
700b4ab6: 2300         	movs	r3, #0x0
700b4ab8: f7ff ef1c    	blx	0x700b48f4 <__aeabi_uldivmod> @ imm = #-0x1c8
700b4abc: b002         	add	sp, #0x8
700b4abe: bd80         	pop	{r7, pc}

700b4ac0 <HW_RD_FIELD32_RAW>:
700b4ac0: b084         	sub	sp, #0x10
700b4ac2: 9003         	str	r0, [sp, #0xc]
700b4ac4: 9102         	str	r1, [sp, #0x8]
700b4ac6: 9201         	str	r2, [sp, #0x4]
700b4ac8: 9803         	ldr	r0, [sp, #0xc]
700b4aca: 6800         	ldr	r0, [r0]
700b4acc: 9000         	str	r0, [sp]
700b4ace: 9800         	ldr	r0, [sp]
700b4ad0: 9902         	ldr	r1, [sp, #0x8]
700b4ad2: 4008         	ands	r0, r1
700b4ad4: 9901         	ldr	r1, [sp, #0x4]
700b4ad6: 40c8         	lsrs	r0, r1
700b4ad8: 9000         	str	r0, [sp]
700b4ada: 9800         	ldr	r0, [sp]
700b4adc: b004         	add	sp, #0x10
700b4ade: 4770         	bx	lr

700b4ae0 <Sciclient_getRxThreadId>:
700b4ae0: b082         	sub	sp, #0x8
700b4ae2: 9001         	str	r0, [sp, #0x4]
700b4ae4: 9801         	ldr	r0, [sp, #0x4]
700b4ae6: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b4aea: f646 3040    	movw	r0, #0x6b40
700b4aee: f2c7 000b    	movt	r0, #0x700b
700b4af2: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b4af6: 68c0         	ldr	r0, [r0, #0xc]
700b4af8: 9000         	str	r0, [sp]
700b4afa: 9800         	ldr	r0, [sp]
700b4afc: b002         	add	sp, #0x8
700b4afe: 4770         	bx	lr

700b4b00 <Sciclient_getTxThreadId>:
700b4b00: b082         	sub	sp, #0x8
700b4b02: 9001         	str	r0, [sp, #0x4]
700b4b04: 9801         	ldr	r0, [sp, #0x4]
700b4b06: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b4b0a: f646 3040    	movw	r0, #0x6b40
700b4b0e: f2c7 000b    	movt	r0, #0x700b
700b4b12: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b4b16: 6880         	ldr	r0, [r0, #0x8]
700b4b18: 9000         	str	r0, [sp]
700b4b1a: 9800         	ldr	r0, [sp]
700b4b1c: b002         	add	sp, #0x8
700b4b1e: 4770         	bx	lr

700b4b20 <tm_thread_entry>:
;    void* param = tm_thread_entry_params[thread_input];
700b4b20: f64a 2138    	movw	r1, #0xaa38
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b4b24: f64a 2210    	movw	r2, #0xaa10
;    void* param = tm_thread_entry_params[thread_input];
700b4b28: f2c7 0108    	movt	r1, #0x7008
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b4b2c: f2c7 0208    	movt	r2, #0x7008
;    void* param = tm_thread_entry_params[thread_input];
700b4b30: f851 1020    	ldr.w	r1, [r1, r0, lsl #2]
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b4b34: f852 3020    	ldr.w	r3, [r2, r0, lsl #2]
;    entry_function(param, NULL, NULL);
700b4b38: 2200         	movs	r2, #0x0
700b4b3a: 4608         	mov	r0, r1
700b4b3c: 2100         	movs	r1, #0x0
700b4b3e: 4718         	bx	r3

700b4b40 <wcslen>:
700b4b40: e3a01000     	mov	r1, #0
700b4b44: e7902001     	ldr	r2, [r0, r1]
700b4b48: e2811004     	add	r1, r1, #4
700b4b4c: e3520000     	cmp	r2, #0
700b4b50: 1afffffb     	bne	0x700b4b44 <wcslen+0x4> @ imm = #-0x14
700b4b54: e2410004     	sub	r0, r1, #4
700b4b58: e1a00140     	asr	r0, r0, #2
700b4b5c: e12fff1e     	bx	lr

700b4b60 <DebugP_memLogWriterInit>:
700b4b60: b580         	push	{r7, lr}
700b4b62: b082         	sub	sp, #0x8
700b4b64: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b4b68: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b4b6c: f7ff f930    	bl	0x700b3dd0 <SOC_getCoreName> @ imm = #-0xda0
700b4b70: f248 1150    	movw	r1, #0x8150
700b4b74: f2c7 010b    	movt	r1, #0x700b
700b4b78: 6008         	str	r0, [r1]
700b4b7a: b002         	add	sp, #0x8
700b4b7c: bd80         	pop	{r7, pc}
700b4b7e: 0000         	movs	r0, r0

700b4b80 <Sciclient_rmPsGetIrqNode>:
700b4b80: b081         	sub	sp, #0x4
700b4b82: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b4b86: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b4b8a: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b4b8e: f64a 10e8    	movw	r0, #0xa9e8
700b4b92: f2c7 0008    	movt	r0, #0x7008
700b4b96: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b4b9a: b001         	add	sp, #0x4
700b4b9c: 4770         	bx	lr
700b4b9e: 0000         	movs	r0, r0

700b4ba0 <Sciclient_rmPsInit>:
700b4ba0: b580         	push	{r7, lr}
700b4ba2: b082         	sub	sp, #0x8
700b4ba4: f64a 10e8    	movw	r0, #0xa9e8
700b4ba8: f2c7 0008    	movt	r0, #0x7008
700b4bac: 9001         	str	r0, [sp, #0x4]
700b4bae: 2124         	movs	r1, #0x24
700b4bb0: f7ec e9a0    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0x13cc0
700b4bb4: 9901         	ldr	r1, [sp, #0x4]
700b4bb6: 2000         	movs	r0, #0x0
700b4bb8: 8488         	strh	r0, [r1, #0x24]
700b4bba: b002         	add	sp, #0x8
700b4bbc: bd80         	pop	{r7, pc}
700b4bbe: 0000         	movs	r0, r0

700b4bc0 <UART_breakCtl>:
700b4bc0: b580         	push	{r7, lr}
700b4bc2: b082         	sub	sp, #0x8
700b4bc4: 9001         	str	r0, [sp, #0x4]
700b4bc6: 9100         	str	r1, [sp]
700b4bc8: 9801         	ldr	r0, [sp, #0x4]
700b4bca: 300c         	adds	r0, #0xc
700b4bcc: 9900         	ldr	r1, [sp]
700b4bce: ea4f 1391    	lsr.w	r3, r1, #0x6
700b4bd2: 2140         	movs	r1, #0x40
700b4bd4: 2206         	movs	r2, #0x6
700b4bd6: f7ff fa5b    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #-0xb4a
700b4bda: b002         	add	sp, #0x8
700b4bdc: bd80         	pop	{r7, pc}
700b4bde: 0000         	movs	r0, r0

700b4be0 <UART_lld_Transaction_deInit>:
700b4be0: b081         	sub	sp, #0x4
700b4be2: 9000         	str	r0, [sp]
700b4be4: 9900         	ldr	r1, [sp]
700b4be6: 2000         	movs	r0, #0x0
700b4be8: 6008         	str	r0, [r1]
700b4bea: 9900         	ldr	r1, [sp]
700b4bec: 6048         	str	r0, [r1, #0x4]
700b4bee: 9900         	ldr	r1, [sp]
700b4bf0: 6088         	str	r0, [r1, #0x8]
700b4bf2: 9900         	ldr	r1, [sp]
700b4bf4: 60c8         	str	r0, [r1, #0xc]
700b4bf6: 9900         	ldr	r1, [sp]
700b4bf8: 6108         	str	r0, [r1, #0x10]
700b4bfa: b001         	add	sp, #0x4
700b4bfc: 4770         	bx	lr
700b4bfe: 0000         	movs	r0, r0

700b4c00 <UART_writeInterrupt>:
700b4c00: b580         	push	{r7, lr}
700b4c02: b084         	sub	sp, #0x10
700b4c04: 9003         	str	r0, [sp, #0xc]
700b4c06: 2000         	movs	r0, #0x0
700b4c08: 9002         	str	r0, [sp, #0x8]
700b4c0a: 9803         	ldr	r0, [sp, #0xc]
700b4c0c: 6800         	ldr	r0, [r0]
700b4c0e: 9001         	str	r0, [sp, #0x4]
700b4c10: 9801         	ldr	r0, [sp, #0x4]
700b4c12: 2102         	movs	r1, #0x2
700b4c14: f7f7 fd54    	bl	0x700ac6c0 <UART_intrEnable> @ imm = #-0x8558
700b4c18: 9802         	ldr	r0, [sp, #0x8]
700b4c1a: b004         	add	sp, #0x10
700b4c1c: bd80         	pop	{r7, pc}
700b4c1e: 0000         	movs	r0, r0

700b4c20 <UdmaChPdmaPrms_init>:
700b4c20: b081         	sub	sp, #0x4
700b4c22: 9000         	str	r0, [sp]
700b4c24: 9800         	ldr	r0, [sp]
700b4c26: b140         	cbz	r0, 0x700b4c3a <UdmaChPdmaPrms_init+0x1a> @ imm = #0x10
700b4c28: e7ff         	b	0x700b4c2a <UdmaChPdmaPrms_init+0xa> @ imm = #-0x2
700b4c2a: 9900         	ldr	r1, [sp]
700b4c2c: 2000         	movs	r0, #0x0
700b4c2e: 6008         	str	r0, [r1]
700b4c30: 9900         	ldr	r1, [sp]
700b4c32: 6048         	str	r0, [r1, #0x4]
700b4c34: 9900         	ldr	r1, [sp]
700b4c36: 6088         	str	r0, [r1, #0x8]
700b4c38: e7ff         	b	0x700b4c3a <UdmaChPdmaPrms_init+0x1a> @ imm = #-0x2
700b4c3a: b001         	add	sp, #0x4
700b4c3c: 4770         	bx	lr
700b4c3e: 0000         	movs	r0, r0

700b4c40 <CSL_secProxyGetDataAddr>:
700b4c40: b084         	sub	sp, #0x10
700b4c42: 9003         	str	r0, [sp, #0xc]
700b4c44: 9102         	str	r1, [sp, #0x8]
700b4c46: 9201         	str	r2, [sp, #0x4]
700b4c48: 9803         	ldr	r0, [sp, #0xc]
700b4c4a: 6900         	ldr	r0, [r0, #0x10]
700b4c4c: 9902         	ldr	r1, [sp, #0x8]
700b4c4e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b4c52: 3004         	adds	r0, #0x4
700b4c54: 9000         	str	r0, [sp]
700b4c56: 9800         	ldr	r0, [sp]
700b4c58: b004         	add	sp, #0x10
700b4c5a: 4770         	bx	lr
700b4c5c: 0000         	movs	r0, r0
700b4c5e: 0000         	movs	r0, r0

700b4c60 <UART_IsParameter>:
700b4c60: b082         	sub	sp, #0x8
700b4c62: 9001         	str	r0, [sp, #0x4]
700b4c64: 2000         	movs	r0, #0x0
700b4c66: 9000         	str	r0, [sp]
700b4c68: 9801         	ldr	r0, [sp, #0x4]
700b4c6a: b920         	cbnz	r0, 0x700b4c76 <UART_IsParameter+0x16> @ imm = #0x8
700b4c6c: e7ff         	b	0x700b4c6e <UART_IsParameter+0xe> @ imm = #-0x2
700b4c6e: f06f 0002    	mvn	r0, #0x2
700b4c72: 9000         	str	r0, [sp]
700b4c74: e7ff         	b	0x700b4c76 <UART_IsParameter+0x16> @ imm = #-0x2
700b4c76: 9800         	ldr	r0, [sp]
700b4c78: b002         	add	sp, #0x8
700b4c7a: 4770         	bx	lr

700b4c7c <strlen>:
700b4c7c: e3a01000     	mov	r1, #0
700b4c80: e7d02001     	ldrb	r2, [r0, r1]
700b4c84: e2811001     	add	r1, r1, #1
700b4c88: e3520000     	cmp	r2, #0
700b4c8c: 1afffffb     	bne	0x700b4c80 <strlen+0x4> @ imm = #-0x14
700b4c90: e2410001     	sub	r0, r1, #1
700b4c94: e12fff1e     	bx	lr
		...

700b4ca0 <tm_thread_resume>:
; {
700b4ca0: b580         	push	{r7, lr}
;    status = tx_thread_resume(&tm_thread_array[thread_id]);
700b4ca2: f249 7214    	movw	r2, #0x9714
700b4ca6: 21b4         	movs	r1, #0xb4
700b4ca8: f2c7 0208    	movt	r2, #0x7008
700b4cac: fb00 2001    	mla	r0, r0, r1, r2
700b4cb0: f7f0 fe76    	bl	0x700a59a0 <_tx_thread_resume> @ imm = #-0xf314
;    if (status == TX_SUCCESS)
700b4cb4: 2800         	cmp	r0, #0x0
700b4cb6: bf18         	it	ne
700b4cb8: 2001         	movne	r0, #0x1
; }
700b4cba: bd80         	pop	{r7, pc}

700b4cbc <TI_memcpy_small>:
700b4cbc: e3a0c000     	mov	r12, #0

700b4cc0 <_loop>:
700b4cc0: e152000c     	cmp	r2, r12
700b4cc4: 012fff1e     	bxeq	lr
700b4cc8: e7d1300c     	ldrb	r3, [r1, r12]
700b4ccc: e7c0300c     	strb	r3, [r0, r12]
700b4cd0: e28cc001     	add	r12, r12, #1
700b4cd4: eafffff9     	b	0x700b4cc0 <_loop>      @ imm = #-0x1c
		...

700b4ce0 <CSL_udmapCppi5SetDescType>:
700b4ce0: b082         	sub	sp, #0x8
700b4ce2: 9001         	str	r0, [sp, #0x4]
700b4ce4: 9100         	str	r1, [sp]
700b4ce6: 9901         	ldr	r1, [sp, #0x4]
700b4ce8: 6808         	ldr	r0, [r1]
700b4cea: f020 4040    	bic	r0, r0, #0xc0000000
700b4cee: 9a00         	ldr	r2, [sp]
700b4cf0: ea40 7082    	orr.w	r0, r0, r2, lsl #30
700b4cf4: 6008         	str	r0, [r1]
700b4cf6: b002         	add	sp, #0x8
700b4cf8: 4770         	bx	lr
700b4cfa: 0000         	movs	r0, r0
700b4cfc: 0000         	movs	r0, r0
700b4cfe: 0000         	movs	r0, r0

700b4d00 <UART_fifoCharGet>:
700b4d00: b580         	push	{r7, lr}
700b4d02: b082         	sub	sp, #0x8
700b4d04: 9001         	str	r0, [sp, #0x4]
700b4d06: 2000         	movs	r0, #0x0
700b4d08: 9000         	str	r0, [sp]
700b4d0a: 9801         	ldr	r0, [sp, #0x4]
700b4d0c: f000 fa68    	bl	0x700b51e0 <HW_RD_REG32_RAW> @ imm = #0x4d0
700b4d10: 9000         	str	r0, [sp]
700b4d12: f89d 0000    	ldrb.w	r0, [sp]
700b4d16: b002         	add	sp, #0x8
700b4d18: bd80         	pop	{r7, pc}
700b4d1a: 0000         	movs	r0, r0
700b4d1c: 0000         	movs	r0, r0
700b4d1e: 0000         	movs	r0, r0

700b4d20 <UART_timeGuardConfig>:
700b4d20: b580         	push	{r7, lr}
700b4d22: b082         	sub	sp, #0x8
700b4d24: 9001         	str	r0, [sp, #0x4]
700b4d26: 9100         	str	r1, [sp]
700b4d28: 9801         	ldr	r0, [sp, #0x4]
700b4d2a: 3094         	adds	r0, #0x94
700b4d2c: 9b00         	ldr	r3, [sp]
700b4d2e: 21ff         	movs	r1, #0xff
700b4d30: 2200         	movs	r2, #0x0
700b4d32: f7ff f9ad    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #-0xca6
700b4d36: b002         	add	sp, #0x8
700b4d38: bd80         	pop	{r7, pc}
700b4d3a: 0000         	movs	r0, r0
700b4d3c: 0000         	movs	r0, r0
700b4d3e: 0000         	movs	r0, r0

700b4d40 <CSL_udmapCppi5SetPsDataLen>:
700b4d40: b082         	sub	sp, #0x8
700b4d42: 9001         	str	r0, [sp, #0x4]
700b4d44: 9100         	str	r1, [sp]
700b4d46: 9901         	ldr	r1, [sp, #0x4]
700b4d48: 6808         	ldr	r0, [r1]
700b4d4a: 9a00         	ldr	r2, [sp]
700b4d4c: 0892         	lsrs	r2, r2, #0x2
700b4d4e: f362 509b    	bfi	r0, r2, #22, #6
700b4d52: 6008         	str	r0, [r1]
700b4d54: b002         	add	sp, #0x8
700b4d56: 4770         	bx	lr
		...

700b4d60 <CSL_udmapCppi5SetPsFlags>:
700b4d60: b082         	sub	sp, #0x8
700b4d62: 9001         	str	r0, [sp, #0x4]
700b4d64: 9100         	str	r1, [sp]
700b4d66: 9901         	ldr	r1, [sp, #0x4]
700b4d68: 6848         	ldr	r0, [r1, #0x4]
700b4d6a: f89d 2000    	ldrb.w	r2, [sp]
700b4d6e: f362 601b    	bfi	r0, r2, #24, #4
700b4d72: 6048         	str	r0, [r1, #0x4]
700b4d74: b002         	add	sp, #0x8
700b4d76: 4770         	bx	lr
		...

700b4d80 <Sciclient_rmIrqSet>:
700b4d80: b580         	push	{r7, lr}
700b4d82: b084         	sub	sp, #0x10
700b4d84: 9003         	str	r0, [sp, #0xc]
700b4d86: 9102         	str	r1, [sp, #0x8]
700b4d88: 9201         	str	r2, [sp, #0x4]
700b4d8a: 9803         	ldr	r0, [sp, #0xc]
700b4d8c: 9902         	ldr	r1, [sp, #0x8]
700b4d8e: 9a01         	ldr	r2, [sp, #0x4]
700b4d90: f7f2 fa66    	bl	0x700a7260 <Sciclient_rmProgramInterruptRoute> @ imm = #-0xdb34
700b4d94: b004         	add	sp, #0x10
700b4d96: bd80         	pop	{r7, pc}
		...

700b4da0 <Sciclient_secProxyThreadStatusReg>:
700b4da0: b081         	sub	sp, #0x4
700b4da2: 9000         	str	r0, [sp]
700b4da4: f248 0040    	movw	r0, #0x8040
700b4da8: f2c7 000b    	movt	r0, #0x700b
700b4dac: 6880         	ldr	r0, [r0, #0x8]
700b4dae: 9900         	ldr	r1, [sp]
700b4db0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b4db4: b001         	add	sp, #0x4
700b4db6: 4770         	bx	lr
		...

700b4dc0 <TimerP_start>:
700b4dc0: b082         	sub	sp, #0x8
700b4dc2: 9001         	str	r0, [sp, #0x4]
700b4dc4: 9801         	ldr	r0, [sp, #0x4]
700b4dc6: 3038         	adds	r0, #0x38
700b4dc8: 9000         	str	r0, [sp]
700b4dca: 9900         	ldr	r1, [sp]
700b4dcc: 6808         	ldr	r0, [r1]
700b4dce: f040 0001    	orr	r0, r0, #0x1
700b4dd2: 6008         	str	r0, [r1]
700b4dd4: b002         	add	sp, #0x8
700b4dd6: 4770         	bx	lr
		...

700b4de0 <TimerP_stop>:
700b4de0: b082         	sub	sp, #0x8
700b4de2: 9001         	str	r0, [sp, #0x4]
700b4de4: 9801         	ldr	r0, [sp, #0x4]
700b4de6: 3038         	adds	r0, #0x38
700b4de8: 9000         	str	r0, [sp]
700b4dea: 9900         	ldr	r1, [sp]
700b4dec: 6808         	ldr	r0, [r1]
700b4dee: f020 0001    	bic	r0, r0, #0x1
700b4df2: 6008         	str	r0, [r1]
700b4df4: b002         	add	sp, #0x8
700b4df6: 4770         	bx	lr
		...

700b4e00 <UART_divisorLatchDisable>:
700b4e00: b580         	push	{r7, lr}
700b4e02: b082         	sub	sp, #0x8
700b4e04: 9001         	str	r0, [sp, #0x4]
700b4e06: 9801         	ldr	r0, [sp, #0x4]
700b4e08: 300c         	adds	r0, #0xc
700b4e0a: 2180         	movs	r1, #0x80
700b4e0c: 2207         	movs	r2, #0x7
700b4e0e: 2300         	movs	r3, #0x0
700b4e10: f7ff f93e    	bl	0x700b4090 <HW_WR_FIELD32_RAW> @ imm = #-0xd84
700b4e14: b002         	add	sp, #0x8
700b4e16: bd80         	pop	{r7, pc}
		...

700b4e20 <UART_modemControlReset>:
700b4e20: b580         	push	{r7, lr}
700b4e22: b082         	sub	sp, #0x8
700b4e24: 9001         	str	r0, [sp, #0x4]
700b4e26: 2000         	movs	r0, #0x0
700b4e28: 9000         	str	r0, [sp]
700b4e2a: 9801         	ldr	r0, [sp, #0x4]
700b4e2c: 3010         	adds	r0, #0x10
700b4e2e: 9900         	ldr	r1, [sp]
700b4e30: f000 f9de    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x3bc
700b4e34: b002         	add	sp, #0x8
700b4e36: bd80         	pop	{r7, pc}
		...

700b4e40 <UART_putChar>:
700b4e40: b580         	push	{r7, lr}
700b4e42: b082         	sub	sp, #0x8
700b4e44: 9001         	str	r0, [sp, #0x4]
700b4e46: f88d 1003    	strb.w	r1, [sp, #0x3]
700b4e4a: 9801         	ldr	r0, [sp, #0x4]
700b4e4c: f89d 1003    	ldrb.w	r1, [sp, #0x3]
700b4e50: f000 f9ce    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x39c
700b4e54: b002         	add	sp, #0x8
700b4e56: bd80         	pop	{r7, pc}

700b4e58 <TI_memset_small>:
700b4e58: e3a03000     	mov	r3, #0

700b4e5c <_loop>:
700b4e5c: e1520003     	cmp	r2, r3
700b4e60: 012fff1e     	bxeq	lr
700b4e64: e7c01003     	strb	r1, [r0, r3]
700b4e68: e2833001     	add	r3, r3, #1
700b4e6c: eafffffa     	b	0x700b4e5c <_loop>      @ imm = #-0x18

700b4e70 <CSL_REG64_WR_RAW>:
700b4e70: b084         	sub	sp, #0x10
700b4e72: 9003         	str	r0, [sp, #0xc]
700b4e74: 9301         	str	r3, [sp, #0x4]
700b4e76: 9200         	str	r2, [sp]
700b4e78: 9800         	ldr	r0, [sp]
700b4e7a: 9901         	ldr	r1, [sp, #0x4]
700b4e7c: 9a03         	ldr	r2, [sp, #0xc]
700b4e7e: e9c2 0100    	strd	r0, r1, [r2]
700b4e82: b004         	add	sp, #0x10
700b4e84: 4770         	bx	lr
		...
700b4e8e: 0000         	movs	r0, r0

700b4e90 <CSL_udmapCppi5LinkDesc>:
700b4e90: b084         	sub	sp, #0x10
700b4e92: 9003         	str	r0, [sp, #0xc]
700b4e94: 9301         	str	r3, [sp, #0x4]
700b4e96: 9200         	str	r2, [sp]
700b4e98: 9800         	ldr	r0, [sp]
700b4e9a: 9a01         	ldr	r2, [sp, #0x4]
700b4e9c: 9903         	ldr	r1, [sp, #0xc]
700b4e9e: 614a         	str	r2, [r1, #0x14]
700b4ea0: 6108         	str	r0, [r1, #0x10]
700b4ea2: b004         	add	sp, #0x10
700b4ea4: 4770         	bx	lr
		...
700b4eae: 0000         	movs	r0, r0

700b4eb0 <CSL_udmapCppi5SetBufferAddr>:
700b4eb0: b084         	sub	sp, #0x10
700b4eb2: 9003         	str	r0, [sp, #0xc]
700b4eb4: 9301         	str	r3, [sp, #0x4]
700b4eb6: 9200         	str	r2, [sp]
700b4eb8: 9800         	ldr	r0, [sp]
700b4eba: 9a01         	ldr	r2, [sp, #0x4]
700b4ebc: 9903         	ldr	r1, [sp, #0xc]
700b4ebe: 61ca         	str	r2, [r1, #0x1c]
700b4ec0: 6188         	str	r0, [r1, #0x18]
700b4ec2: b004         	add	sp, #0x10
700b4ec4: 4770         	bx	lr
		...
700b4ece: 0000         	movs	r0, r0

700b4ed0 <CSL_udmapCppi5SetBufferLen>:
700b4ed0: b082         	sub	sp, #0x8
700b4ed2: 9001         	str	r0, [sp, #0x4]
700b4ed4: 9100         	str	r1, [sp]
700b4ed6: 9901         	ldr	r1, [sp, #0x4]
700b4ed8: 6a08         	ldr	r0, [r1, #0x20]
700b4eda: 9a00         	ldr	r2, [sp]
700b4edc: f362 0015    	bfi	r0, r2, #0, #22
700b4ee0: 6208         	str	r0, [r1, #0x20]
700b4ee2: b002         	add	sp, #0x8
700b4ee4: 4770         	bx	lr
		...
700b4eee: 0000         	movs	r0, r0

700b4ef0 <CSL_udmapCppi5SetOrgBufferAddr>:
700b4ef0: b084         	sub	sp, #0x10
700b4ef2: 9003         	str	r0, [sp, #0xc]
700b4ef4: 9301         	str	r3, [sp, #0x4]
700b4ef6: 9200         	str	r2, [sp]
700b4ef8: 9800         	ldr	r0, [sp]
700b4efa: 9a01         	ldr	r2, [sp, #0x4]
700b4efc: 9903         	ldr	r1, [sp, #0xc]
700b4efe: 62ca         	str	r2, [r1, #0x2c]
700b4f00: 6288         	str	r0, [r1, #0x28]
700b4f02: b004         	add	sp, #0x10
700b4f04: 4770         	bx	lr
		...
700b4f0e: 0000         	movs	r0, r0

700b4f10 <CSL_udmapCppi5SetPsDataLoc>:
700b4f10: b082         	sub	sp, #0x8
700b4f12: 9001         	str	r0, [sp, #0x4]
700b4f14: 9100         	str	r1, [sp]
700b4f16: 9901         	ldr	r1, [sp, #0x4]
700b4f18: 6808         	ldr	r0, [r1]
700b4f1a: 9a00         	ldr	r2, [sp]
700b4f1c: f362 701c    	bfi	r0, r2, #28, #1
700b4f20: 6008         	str	r0, [r1]
700b4f22: b002         	add	sp, #0x8
700b4f24: 4770         	bx	lr
		...
700b4f2e: 0000         	movs	r0, r0

700b4f30 <Sciclient_rmIrqRelease>:
700b4f30: b580         	push	{r7, lr}
700b4f32: b084         	sub	sp, #0x10
700b4f34: 9003         	str	r0, [sp, #0xc]
700b4f36: 9102         	str	r1, [sp, #0x8]
700b4f38: 9803         	ldr	r0, [sp, #0xc]
700b4f3a: 9a02         	ldr	r2, [sp, #0x8]
700b4f3c: 4669         	mov	r1, sp
700b4f3e: f7f1 ff27    	bl	0x700a6d90 <Sciclient_rmClearInterruptRoute> @ imm = #-0xe1b2
700b4f42: b004         	add	sp, #0x10
700b4f44: bd80         	pop	{r7, pc}
		...
700b4f4e: 0000         	movs	r0, r0

700b4f50 <Sciclient_secProxyReadThreadCount>:
700b4f50: b580         	push	{r7, lr}
700b4f52: b082         	sub	sp, #0x8
700b4f54: 9001         	str	r0, [sp, #0x4]
700b4f56: 9801         	ldr	r0, [sp, #0x4]
700b4f58: f7ff ff22    	bl	0x700b4da0 <Sciclient_secProxyThreadStatusReg> @ imm = #-0x1bc
700b4f5c: f000 f980    	bl	0x700b5260 <CSL_REG32_RD_RAW> @ imm = #0x300
700b4f60: b2c0         	uxtb	r0, r0
700b4f62: b002         	add	sp, #0x8
700b4f64: bd80         	pop	{r7, pc}
		...
700b4f6e: 0000         	movs	r0, r0

700b4f70 <UART_divideRoundCloset>:
700b4f70: b082         	sub	sp, #0x8
700b4f72: 9001         	str	r0, [sp, #0x4]
700b4f74: 9100         	str	r1, [sp]
700b4f76: 9801         	ldr	r0, [sp, #0x4]
700b4f78: 9900         	ldr	r1, [sp]
700b4f7a: eb00 0051    	add.w	r0, r0, r1, lsr #1
700b4f7e: fbb0 f0f1    	udiv	r0, r0, r1
700b4f82: b002         	add	sp, #0x8
700b4f84: 4770         	bx	lr
		...
700b4f8e: 0000         	movs	r0, r0

700b4f90 <UART_regConfModeRestore>:
700b4f90: b580         	push	{r7, lr}
700b4f92: b082         	sub	sp, #0x8
700b4f94: 9001         	str	r0, [sp, #0x4]
700b4f96: 9100         	str	r1, [sp]
700b4f98: 9801         	ldr	r0, [sp, #0x4]
700b4f9a: 300c         	adds	r0, #0xc
700b4f9c: 9900         	ldr	r1, [sp]
700b4f9e: f000 f927    	bl	0x700b51f0 <HW_WR_REG32_RAW> @ imm = #0x24e
700b4fa2: b002         	add	sp, #0x8
700b4fa4: bd80         	pop	{r7, pc}
		...
700b4fae: 0000         	movs	r0, r0

700b4fb0 <tx_threadx_stack_build_cpsr_get>:
700b4fb0: b081         	sub	sp, #0x4
700b4fb2: f3ef 8000    	mrs	r0, apsr
700b4fb6: 9000         	str	r0, [sp]
700b4fb8: 9800         	ldr	r0, [sp]
700b4fba: f040 0020    	orr	r0, r0, #0x20
700b4fbe: 9000         	str	r0, [sp]
700b4fc0: 9800         	ldr	r0, [sp]
700b4fc2: b001         	add	sp, #0x4
700b4fc4: 4770         	bx	lr
		...
700b4fce: 0000         	movs	r0, r0

700b4fd0 <DebugP_uartSetDrvIndex>:
700b4fd0: b081         	sub	sp, #0x4
700b4fd2: 9000         	str	r0, [sp]
700b4fd4: 9800         	ldr	r0, [sp]
700b4fd6: f248 1154    	movw	r1, #0x8154
700b4fda: f2c7 010b    	movt	r1, #0x700b
700b4fde: 6008         	str	r0, [r1]
700b4fe0: b001         	add	sp, #0x4
700b4fe2: 4770         	bx	lr
		...

700b4ff0 <Sciclient_rmIrIntControlReg>:
700b4ff0: b081         	sub	sp, #0x4
700b4ff2: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b4ff6: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b4ffa: 2004         	movs	r0, #0x4
700b4ffc: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b5000: b001         	add	sp, #0x4
700b5002: 4770         	bx	lr
		...

700b5010 <Udma_defaultVirtToPhyFxn>:
700b5010: b084         	sub	sp, #0x10
700b5012: 9003         	str	r0, [sp, #0xc]
700b5014: 9102         	str	r1, [sp, #0x8]
700b5016: 9201         	str	r2, [sp, #0x4]
700b5018: 9803         	ldr	r0, [sp, #0xc]
700b501a: 9000         	str	r0, [sp]
700b501c: 9800         	ldr	r0, [sp]
700b501e: 2100         	movs	r1, #0x0
700b5020: b004         	add	sp, #0x10
700b5022: 4770         	bx	lr
		...

700b5030 <Udma_rmAllocFreeRing>:
700b5030: b082         	sub	sp, #0x8
700b5032: 9001         	str	r0, [sp, #0x4]
700b5034: f64f 70ff    	movw	r0, #0xffff
700b5038: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b503c: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b5040: b002         	add	sp, #0x8
700b5042: 4770         	bx	lr
		...

700b5050 <CSL_udmapCppi5SetSrcTag>:
700b5050: b082         	sub	sp, #0x8
700b5052: 9001         	str	r0, [sp, #0x4]
700b5054: 9100         	str	r1, [sp]
700b5056: 9901         	ldr	r1, [sp, #0x4]
700b5058: f8bd 0000    	ldrh.w	r0, [sp]
700b505c: 81c8         	strh	r0, [r1, #0xe]
700b505e: b002         	add	sp, #0x8
700b5060: 4770         	bx	lr
		...
700b506e: 0000         	movs	r0, r0

700b5070 <TimerP_getCount>:
700b5070: b082         	sub	sp, #0x8
700b5072: 9001         	str	r0, [sp, #0x4]
700b5074: 9801         	ldr	r0, [sp, #0x4]
700b5076: 303c         	adds	r0, #0x3c
700b5078: 9000         	str	r0, [sp]
700b507a: 9800         	ldr	r0, [sp]
700b507c: 6800         	ldr	r0, [r0]
700b507e: b002         	add	sp, #0x8
700b5080: 4770         	bx	lr
		...
700b508e: 0000         	movs	r0, r0

700b5090 <TimerP_getReloadCount>:
700b5090: b082         	sub	sp, #0x8
700b5092: 9001         	str	r0, [sp, #0x4]
700b5094: 9801         	ldr	r0, [sp, #0x4]
700b5096: 3040         	adds	r0, #0x40
700b5098: 9000         	str	r0, [sp]
700b509a: 9800         	ldr	r0, [sp]
700b509c: 6800         	ldr	r0, [r0]
700b509e: b002         	add	sp, #0x8
700b50a0: 4770         	bx	lr
		...
700b50ae: 0000         	movs	r0, r0

700b50b0 <main_thread_locking_test>:
; {
700b50b0: b580         	push	{r7, lr}
;    tm_initialize(tm_thread_locking_test_initialize);
700b50b2: f245 7091    	movw	r0, #0x5791
700b50b6: f2c7 000a    	movt	r0, #0x700a
700b50ba: f000 f989    	bl	0x700b53d0 <tm_initialize> @ imm = #0x312
;    return 0;
700b50be: 2000         	movs	r0, #0x0
700b50c0: bd80         	pop	{r7, pc}
		...
700b50ce: 0000         	movs	r0, r0

700b50d0 <putchar_>:
; {
700b50d0: b510         	push	{r4, lr}
700b50d2: 4604         	mov	r4, r0
;     DebugP_memLogWriterPutChar(character);
700b50d4: f7f3 ff14    	bl	0x700a8f00 <DebugP_memLogWriterPutChar> @ imm = #-0xc1d8
;     DebugP_uartLogWriterPutChar(character);
700b50d8: 4620         	mov	r0, r4
700b50da: e8bd 4010    	pop.w	{r4, lr}
700b50de: f7fe b9af    	b.w	0x700b3440 <DebugP_uartLogWriterPutChar> @ imm = #-0x1ca2
		...
700b50ee: 0000         	movs	r0, r0

700b50f0 <tm_interrupt_handler>:
;    if (test_interrupt_handler != NULL)
700b50f0: f248 1068    	movw	r0, #0x8168
700b50f4: f2c7 000b    	movt	r0, #0x700b
700b50f8: 6800         	ldr	r0, [r0]
700b50fa: 2800         	cmp	r0, #0x0
; }
700b50fc: bf08         	it	eq
700b50fe: 4770         	bxeq	lr
;       ((void (*)(void)) test_interrupt_handler)();
700b5100: 4700         	bx	r0
		...
700b510e: 0000         	movs	r0, r0

700b5110 <tm_setup_pmu>:
; {
700b5110: b580         	push	{r7, lr}
;    PMU_init(&gPmuConfig);
700b5112: f248 1000    	movw	r0, #0x8100
700b5116: f2c7 000b    	movt	r0, #0x700b
700b511a: f7f2 f969    	bl	0x700a73f0 <PMU_init>   @ imm = #-0xdd2e
;    return 1;
700b511e: 2001         	movs	r0, #0x1
700b5120: bd80         	pop	{r7, pc}
		...
700b512e: 0000         	movs	r0, r0

700b5130 <CSL_REG32_WR_RAW>:
700b5130: b082         	sub	sp, #0x8
700b5132: 9001         	str	r0, [sp, #0x4]
700b5134: 9100         	str	r1, [sp]
700b5136: 9800         	ldr	r0, [sp]
700b5138: 9901         	ldr	r1, [sp, #0x4]
700b513a: 6008         	str	r0, [r1]
700b513c: b002         	add	sp, #0x8
700b513e: 4770         	bx	lr

700b5140 <CSL_REG32_WR_RAW>:
700b5140: b082         	sub	sp, #0x8
700b5142: 9001         	str	r0, [sp, #0x4]
700b5144: 9100         	str	r1, [sp]
700b5146: 9800         	ldr	r0, [sp]
700b5148: 9901         	ldr	r1, [sp, #0x4]
700b514a: 6008         	str	r0, [r1]
700b514c: b002         	add	sp, #0x8
700b514e: 4770         	bx	lr

700b5150 <CSL_REG32_WR_RAW>:
700b5150: b082         	sub	sp, #0x8
700b5152: 9001         	str	r0, [sp, #0x4]
700b5154: 9100         	str	r1, [sp]
700b5156: 9800         	ldr	r0, [sp]
700b5158: 9901         	ldr	r1, [sp, #0x4]
700b515a: 6008         	str	r0, [r1]
700b515c: b002         	add	sp, #0x8
700b515e: 4770         	bx	lr

700b5160 <CSL_REG32_WR_RAW>:
700b5160: b082         	sub	sp, #0x8
700b5162: 9001         	str	r0, [sp, #0x4]
700b5164: 9100         	str	r1, [sp]
700b5166: 9800         	ldr	r0, [sp]
700b5168: 9901         	ldr	r1, [sp, #0x4]
700b516a: 6008         	str	r0, [r1]
700b516c: b002         	add	sp, #0x8
700b516e: 4770         	bx	lr

700b5170 <CSL_REG32_WR_RAW>:
700b5170: b082         	sub	sp, #0x8
700b5172: 9001         	str	r0, [sp, #0x4]
700b5174: 9100         	str	r1, [sp]
700b5176: 9800         	ldr	r0, [sp]
700b5178: 9901         	ldr	r1, [sp, #0x4]
700b517a: 6008         	str	r0, [r1]
700b517c: b002         	add	sp, #0x8
700b517e: 4770         	bx	lr

700b5180 <CSL_REG32_WR_RAW>:
700b5180: b082         	sub	sp, #0x8
700b5182: 9001         	str	r0, [sp, #0x4]
700b5184: 9100         	str	r1, [sp]
700b5186: 9800         	ldr	r0, [sp]
700b5188: 9901         	ldr	r1, [sp, #0x4]
700b518a: 6008         	str	r0, [r1]
700b518c: b002         	add	sp, #0x8
700b518e: 4770         	bx	lr

700b5190 <CSL_udmapCppi5SetDstTag>:
700b5190: b082         	sub	sp, #0x8
700b5192: 9001         	str	r0, [sp, #0x4]
700b5194: 9100         	str	r1, [sp]
700b5196: 9901         	ldr	r1, [sp, #0x4]
700b5198: 9800         	ldr	r0, [sp]
700b519a: 8188         	strh	r0, [r1, #0xc]
700b519c: b002         	add	sp, #0x8
700b519e: 4770         	bx	lr

700b51a0 <CSL_udmapCppi5SetOrgBufferLen>:
700b51a0: b082         	sub	sp, #0x8
700b51a2: 9001         	str	r0, [sp, #0x4]
700b51a4: 9100         	str	r1, [sp]
700b51a6: 9800         	ldr	r0, [sp]
700b51a8: 9901         	ldr	r1, [sp, #0x4]
700b51aa: 6248         	str	r0, [r1, #0x24]
700b51ac: b002         	add	sp, #0x8
700b51ae: 4770         	bx	lr

700b51b0 <ClockP_getTimerCount>:
700b51b0: b580         	push	{r7, lr}
700b51b2: b082         	sub	sp, #0x8
700b51b4: 9001         	str	r0, [sp, #0x4]
700b51b6: 9801         	ldr	r0, [sp, #0x4]
700b51b8: f7ff ff5a    	bl	0x700b5070 <TimerP_getCount> @ imm = #-0x14c
700b51bc: b002         	add	sp, #0x8
700b51be: bd80         	pop	{r7, pc}

700b51c0 <ClockP_sleepTicks>:
700b51c0: b580         	push	{r7, lr}
700b51c2: b082         	sub	sp, #0x8
700b51c4: 9001         	str	r0, [sp, #0x4]
700b51c6: 9801         	ldr	r0, [sp, #0x4]
700b51c8: f7fa f85a    	bl	0x700af280 <_tx_thread_sleep> @ imm = #-0x5f4c
700b51cc: b002         	add	sp, #0x8
700b51ce: bd80         	pop	{r7, pc}

700b51d0 <ClockP_timerClearOverflowInt>:
700b51d0: b580         	push	{r7, lr}
700b51d2: b082         	sub	sp, #0x8
700b51d4: 9001         	str	r0, [sp, #0x4]
700b51d6: 9801         	ldr	r0, [sp, #0x4]
700b51d8: f7ff f952    	bl	0x700b4480 <TimerP_clearOverflowInt> @ imm = #-0xd5c
700b51dc: b002         	add	sp, #0x8
700b51de: bd80         	pop	{r7, pc}

700b51e0 <HW_RD_REG32_RAW>:
700b51e0: b082         	sub	sp, #0x8
700b51e2: 9001         	str	r0, [sp, #0x4]
700b51e4: 9801         	ldr	r0, [sp, #0x4]
700b51e6: 6800         	ldr	r0, [r0]
700b51e8: 9000         	str	r0, [sp]
700b51ea: 9800         	ldr	r0, [sp]
700b51ec: b002         	add	sp, #0x8
700b51ee: 4770         	bx	lr

700b51f0 <HW_WR_REG32_RAW>:
700b51f0: b082         	sub	sp, #0x8
700b51f2: 9001         	str	r0, [sp, #0x4]
700b51f4: 9100         	str	r1, [sp]
700b51f6: 9800         	ldr	r0, [sp]
700b51f8: 9901         	ldr	r1, [sp, #0x4]
700b51fa: 6008         	str	r0, [r1]
700b51fc: b002         	add	sp, #0x8
700b51fe: 4770         	bx	lr

700b5200 <__aeabi_memset8>:
700b5200: e1a03001     	mov	r3, r1
700b5204: e1a01002     	mov	r1, r2
700b5208: e1a02003     	mov	r2, r3
700b520c: eaffff11     	b	0x700b4e58 <TI_memset_small> @ imm = #-0x3bc

700b5210 <_out_null>:
700b5210: b084         	sub	sp, #0x10
700b5212: f88d 000f    	strb.w	r0, [sp, #0xf]
700b5216: 9102         	str	r1, [sp, #0x8]
700b5218: 9201         	str	r2, [sp, #0x4]
700b521a: 9300         	str	r3, [sp]
700b521c: b004         	add	sp, #0x10
700b521e: 4770         	bx	lr

700b5220 <CSL_REG64_RD_RAW>:
700b5220: b081         	sub	sp, #0x4
700b5222: 9000         	str	r0, [sp]
700b5224: 9800         	ldr	r0, [sp]
700b5226: e9d0 0100    	ldrd	r0, r1, [r0]
700b522a: b001         	add	sp, #0x4
700b522c: 4770         	bx	lr
700b522e: 0000         	movs	r0, r0

700b5230 <CSL_REG32_RD_RAW>:
700b5230: b081         	sub	sp, #0x4
700b5232: 9000         	str	r0, [sp]
700b5234: 9800         	ldr	r0, [sp]
700b5236: 6800         	ldr	r0, [r0]
700b5238: b001         	add	sp, #0x4
700b523a: 4770         	bx	lr
700b523c: 0000         	movs	r0, r0
700b523e: 0000         	movs	r0, r0

700b5240 <CSL_REG32_RD_RAW>:
700b5240: b081         	sub	sp, #0x4
700b5242: 9000         	str	r0, [sp]
700b5244: 9800         	ldr	r0, [sp]
700b5246: 6800         	ldr	r0, [r0]
700b5248: b001         	add	sp, #0x4
700b524a: 4770         	bx	lr
700b524c: 0000         	movs	r0, r0
700b524e: 0000         	movs	r0, r0

700b5250 <CSL_REG32_RD_RAW>:
700b5250: b081         	sub	sp, #0x4
700b5252: 9000         	str	r0, [sp]
700b5254: 9800         	ldr	r0, [sp]
700b5256: 6800         	ldr	r0, [r0]
700b5258: b001         	add	sp, #0x4
700b525a: 4770         	bx	lr
700b525c: 0000         	movs	r0, r0
700b525e: 0000         	movs	r0, r0

700b5260 <CSL_REG32_RD_RAW>:
700b5260: b081         	sub	sp, #0x4
700b5262: 9000         	str	r0, [sp]
700b5264: 9800         	ldr	r0, [sp]
700b5266: 6800         	ldr	r0, [r0]
700b5268: b001         	add	sp, #0x4
700b526a: 4770         	bx	lr
700b526c: 0000         	movs	r0, r0
700b526e: 0000         	movs	r0, r0

700b5270 <CSL_REG32_RD_RAW>:
700b5270: b081         	sub	sp, #0x4
700b5272: 9000         	str	r0, [sp]
700b5274: 9800         	ldr	r0, [sp]
700b5276: 6800         	ldr	r0, [r0]
700b5278: b001         	add	sp, #0x4
700b527a: 4770         	bx	lr
700b527c: 0000         	movs	r0, r0
700b527e: 0000         	movs	r0, r0

700b5280 <CSL_REG32_RD_RAW>:
700b5280: b081         	sub	sp, #0x4
700b5282: 9000         	str	r0, [sp]
700b5284: 9800         	ldr	r0, [sp]
700b5286: 6800         	ldr	r0, [r0]
700b5288: b001         	add	sp, #0x4
700b528a: 4770         	bx	lr
700b528c: 0000         	movs	r0, r0
700b528e: 0000         	movs	r0, r0

700b5290 <PMU_resetCounters>:
700b5290: b580         	push	{r7, lr}
700b5292: f7f3 ecd0    	blx	0x700a8c34 <CSL_armR5PmuResetCycleCnt> @ imm = #-0xc660
700b5296: f7f3 ecd6    	blx	0x700a8c44 <CSL_armR5PmuResetCntrs> @ imm = #-0xc654
700b529a: bd80         	pop	{r7, pc}
700b529c: 0000         	movs	r0, r0
700b529e: 0000         	movs	r0, r0

700b52a0 <Sciclient_getSelfDevIdCore>:
700b52a0: f248 00c8    	movw	r0, #0x80c8
700b52a4: f2c7 000b    	movt	r0, #0x700b
700b52a8: 6880         	ldr	r0, [r0, #0x8]
700b52aa: 4770         	bx	lr
700b52ac: 0000         	movs	r0, r0
700b52ae: 0000         	movs	r0, r0

700b52b0 <Sciclient_rmPsGetPsp>:
700b52b0: f64a 10e8    	movw	r0, #0xa9e8
700b52b4: f2c7 0008    	movt	r0, #0x7008
700b52b8: 8c80         	ldrh	r0, [r0, #0x24]
700b52ba: 4770         	bx	lr
700b52bc: 0000         	movs	r0, r0
700b52be: 0000         	movs	r0, r0

700b52c0 <Udma_rmFreeFreeRing>:
700b52c0: b082         	sub	sp, #0x8
700b52c2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b52c6: 9100         	str	r1, [sp]
700b52c8: b002         	add	sp, #0x8
700b52ca: 4770         	bx	lr
700b52cc: 0000         	movs	r0, r0
700b52ce: 0000         	movs	r0, r0

700b52d0 <_tx_initialize_high_level>:
700b52d0: b580         	push	{r7, lr}
700b52d2: f7ff fb9d    	bl	0x700b4a10 <_tx_thread_initialize> @ imm = #-0x8c6
700b52d6: f7fe fc9b    	bl	0x700b3c10 <_tx_timer_initialize> @ imm = #-0x16ca
700b52da: bd80         	pop	{r7, pc}
700b52dc: 0000         	movs	r0, r0
700b52de: 0000         	movs	r0, r0

700b52e0 <.Lfastpath_exit>:
700b52e0: e0420003     	sub	r0, r2, r3
700b52e4: e12fff1e     	bx	lr
700b52e8: e320f000     	nop
700b52ec: 00000000     	andeq	r0, r0, r0

700b52f0 <Hwip_dataAndInstructionBarrier>:
700b52f0: f3bf 8f6f    	isb	sy
700b52f4: f3bf 8f4f    	dsb	sy
700b52f8: 4770         	bx	lr
700b52fa: 0000         	movs	r0, r0
700b52fc: 0000         	movs	r0, r0
700b52fe: 0000         	movs	r0, r0

700b5300 <tm_thread_sleep>:
; {
700b5300: f44f 717a    	mov.w	r1, #0x3e8
;    tx_thread_sleep(((UINT) seconds) * TM_THREADX_TICKS_PER_SECOND);
700b5304: 4348         	muls	r0, r1, r0
700b5306: f7f9 bfbb    	b.w	0x700af280 <_tx_thread_sleep> @ imm = #-0x608a
700b530a: 0000         	movs	r0, r0
700b530c: 0000         	movs	r0, r0
700b530e: 0000         	movs	r0, r0

700b5310 <ClockP_getTicks>:
700b5310: b580         	push	{r7, lr}
700b5312: f7ff fb95    	bl	0x700b4a40 <_tx_time_get> @ imm = #-0x8d6
700b5316: bd80         	pop	{r7, pc}
		...

700b5320 <TaskP_yield>:
700b5320: b580         	push	{r7, lr}
700b5322: f7fe ff5d    	bl	0x700b41e0 <_txe_thread_relinquish> @ imm = #-0x1146
700b5326: bd80         	pop	{r7, pc}
		...

700b5330 <UART_lld_errorCallback>:
700b5330: b081         	sub	sp, #0x4
700b5332: 9000         	str	r0, [sp]
700b5334: b001         	add	sp, #0x4
700b5336: 4770         	bx	lr
		...

700b5340 <Udma_ringAssertFnPointers>:
700b5340: b081         	sub	sp, #0x4
700b5342: 9000         	str	r0, [sp]
700b5344: b001         	add	sp, #0x4
700b5346: 4770         	bx	lr
		...

700b5350 <Board_driversOpen>:
;     return status;
700b5350: 2000         	movs	r0, #0x0
700b5352: 4770         	bx	lr
		...

700b5360 <Sciclient_rmPsGetMaxPsp>:
700b5360: 2003         	movs	r0, #0x3
700b5362: 4770         	bx	lr
		...

700b5370 <main>:
;    return rtos_main_threadx();
700b5370: f7fb bd8e    	b.w	0x700b0e90 <rtos_main_threadx> @ imm = #-0x44e4
		...

700b5380 <threadx_main>:
;    main_thread_locking_test(); /* Startet den Benchmark-Test */
700b5380: f7ff be96    	b.w	0x700b50b0 <main_thread_locking_test> @ imm = #-0x2d4
		...

700b5390 <tm_pmu_profile_end>:
;    PMU_profileEnd(name);
700b5390: f7f6 bdde    	b.w	0x700abf50 <PMU_profileEnd> @ imm = #-0x9444
		...

700b53a0 <tm_pmu_profile_print>:
;    PMU_profilePrintEntry(name);
700b53a0: f7f8 bbf6    	b.w	0x700adb90 <PMU_profilePrintEntry> @ imm = #-0x7814
		...

700b53b0 <tm_pmu_profile_start>:
;    PMU_profileStart(name);
700b53b0: f7fa b856    	b.w	0x700af460 <PMU_profileStart> @ imm = #-0x5f54
		...

700b53c0 <Board_init>:
; }
700b53c0: 4770         	bx	lr
		...
700b53ce: 0000         	movs	r0, r0

700b53d0 <tm_initialize>:
;    test_initialization_function();
700b53d0: 4700         	bx	r0
		...
700b53de: 0000         	movs	r0, r0
