<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="X-UA-Compatible" content="IE=edge"><title> 📡 802.11g 发射机 | 8.基带信号发生控制器 · PA's Blog</title><meta name="description" content="📡 802.11g 发射机 | 8.基带信号发生控制器 - Puzzled Alex"><meta name="viewport" content="width=device-width, initial-scale=1"><link rel="icon" href="/favicon.png"><link rel="stylesheet" href="/css/apollo.css"><link rel="search" type="application/opensearchdescription+xml" href="http://pa.radonyl.xyz/atom.xml" title="PA's Blog"><meta name="generator" content="Hexo 4.0.0"></head><body><div class="wrap"><header><a href="/" class="logo-link"><img src="/favicon.png" alt="logo"></a><ul class="nav nav-list"><li class="nav-list-item"><a href="/" target="_self" class="nav-list-link">BLOG</a></li><li class="nav-list-item"><a href="/archives/" target="_self" class="nav-list-link">ARCHIVE</a></li><li class="nav-list-item"><a href="https://github.com/alalelel" target="_blank" class="nav-list-link">GITHUB</a></li><li class="nav-list-item"><a href="/atom.xml" target="_self" class="nav-list-link">RSS</a></li></ul></header><main class="container"><div class="post"><article class="post-block"><h1 class="post-title">📡 802.11g 发射机 | 8.基带信号发生控制器</h1><div class="post-info">Nov 8, 2019</div><div class="post-content"><h4 id="Controller-Port-defination"><a href="#Controller-Port-defination" class="headerlink" title="Controller Port defination"></a>Controller Port defination</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tx_controller(</span><br><span class="line">    <span class="keyword">input</span> global_rst_n,</span><br><span class="line">    <span class="keyword">input</span> clk_sys,</span><br><span class="line">    <span class="comment">// Control</span></span><br><span class="line">    <span class="keyword">input</span> start_tx,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> busy,</span><br><span class="line">    <span class="comment">// Clock Gen</span></span><br><span class="line">    <span class="keyword">input</span> main_clk_locked,</span><br><span class="line">    <span class="keyword">input</span> clocks_locked,</span><br><span class="line">    <span class="comment">// Resets</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> reset_clocks,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> reset_phy,</span><br><span class="line">    <span class="comment">// Scrambler</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">1</span>] scrambler_seed,</span><br><span class="line">    <span class="comment">// Config AXI IO</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] s_config_tdata,</span><br><span class="line">    <span class="keyword">input</span> s_config_tvalid,</span><br><span class="line">    <span class="comment">// Tx Control</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> load_signal_field,</span><br><span class="line">    <span class="keyword">input</span> send_data_field,</span><br><span class="line">    <span class="keyword">input</span> different_rate,</span><br><span class="line">    <span class="comment">// Frame Control</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> start_frame,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> start_ts,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> start_sig,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> start_data,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> end_frame</span><br><span class="line">    );</span><br></pre></td></tr></table></figure>
<h4 id="FSM"><a href="#FSM" class="headerlink" title="FSM"></a>FSM</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    next_state = state;</span><br><span class="line">    <span class="keyword">case</span> (state)</span><br><span class="line">        <span class="comment">// INIT Phase: reset hardware, wait loading config</span></span><br><span class="line">        INIT0 : next_state = INIT1;</span><br><span class="line">        INIT1 : next_state = INIT2;</span><br><span class="line">        INIT2 : next_state = INIT3;</span><br><span class="line">        INIT3 : <span class="keyword">if</span> (s_config_tvalid) next_state = LOAD_SIG;</span><br><span class="line">                <span class="keyword">else</span> next_state = INIT3;</span><br><span class="line">        LOAD_SIG : next_state = SET_CLK;</span><br><span class="line">        SET_CLK : next_state = WAIT_CLK;</span><br><span class="line">        WAIT_CLK : <span class="keyword">if</span> (clocks_locked) next_state = PHY_RDY;</span><br><span class="line">                    <span class="keyword">else</span> next_state = WAIT_CLK;</span><br><span class="line">        <span class="comment">// TX Phase: wait tx command, then send payload</span></span><br><span class="line">        PHY_RDY : <span class="keyword">if</span> (start_tx) next_state = TX_HEADER;</span><br><span class="line">                    <span class="keyword">else</span> next_state = PHY_RDY;</span><br><span class="line">        TX_HEADER : <span class="keyword">if</span> (tx_header_counter &gt;= <span class="number">330</span>) next_state = TX_DATA;</span><br><span class="line">                    <span class="keyword">else</span> next_state = TX_HEADER;</span><br><span class="line">        TX_DATA: <span class="keyword">if</span> (!send_data_field) next_state = TX_END;</span><br><span class="line">                    <span class="keyword">else</span> next_state = TX_DATA;</span><br><span class="line">        TX_END : next_state = INIT3;</span><br><span class="line">        <span class="keyword">default</span>: next_state = INIT0;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">// output logic</span></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// reset_phy (active_low)</span></span><br><span class="line">    <span class="keyword">case</span> (state)</span><br><span class="line">        INIT0, INIT1, INIT2: reset_phy = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">default</span>: reset_phy = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="comment">// load_signal_field</span></span><br><span class="line">    <span class="keyword">case</span> (state)</span><br><span class="line">        LOAD_SIG: load_signal_field = <span class="number">1</span>; </span><br><span class="line">        <span class="keyword">default</span>: load_signal_field = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="comment">// reset_clocks (active_high)</span></span><br><span class="line">    <span class="keyword">case</span> (state)</span><br><span class="line">        SET_CLK: reset_clocks = (different_rate == <span class="number">1</span>);</span><br><span class="line">        <span class="keyword">default</span>: reset_clocks = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="comment">// tx_header</span></span><br><span class="line">    <span class="keyword">case</span> (state)</span><br><span class="line">        TX_HEADER: tx_header = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">default</span>:   tx_header = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="comment">// end_frame</span></span><br><span class="line">    <span class="keyword">case</span> (state)</span><br><span class="line">        TX_END:  end_frame = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">default</span>: end_frame = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="comment">// busy</span></span><br><span class="line">    <span class="keyword">case</span> (state)</span><br><span class="line">        PHY_RDY: busy = <span class="number">0</span>; </span><br><span class="line">        <span class="keyword">default</span>: busy = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h4 id="Timing-Counters"><a href="#Timing-Counters" class="headerlink" title="Timing Counters"></a>Timing Counters</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Transmitt Timing</span></span><br><span class="line"><span class="comment">// to clk_sys 20m</span></span><br><span class="line"><span class="keyword">parameter</span> START_TS_OFFSET = <span class="number">32</span>;</span><br><span class="line"><span class="keyword">parameter</span> START_TS_DURATION = <span class="number">1</span>;</span><br><span class="line"><span class="comment">// to clk_cb_10m 10m</span></span><br><span class="line"><span class="keyword">parameter</span> START_SIG_OFFSET = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">parameter</span> START_SIG_DURATION = <span class="number">2</span>;</span><br><span class="line"><span class="comment">// to clk_cb 10m~90m</span></span><br><span class="line"><span class="keyword">parameter</span> START_DATA_OFFSET = <span class="number">77</span>;</span><br><span class="line"><span class="keyword">parameter</span> START_DATA_DURATION = <span class="number">2</span>;</span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// start frame</span></span><br><span class="line">    <span class="keyword">if</span> (tx_header_counter &lt; <span class="number">4</span> &amp;&amp; tx_header) start_frame = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">else</span> start_frame = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// traininig sequence</span></span><br><span class="line">    <span class="keyword">if</span> (tx_header_counter &gt;= START_TS_OFFSET &amp;&amp;</span><br><span class="line">        tx_header_counter &lt; START_TS_OFFSET + START_TS_DURATION) start_ts = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">else</span> start_ts = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// signal field</span></span><br><span class="line">    <span class="keyword">if</span> (tx_header_counter &gt;= START_SIG_OFFSET &amp;&amp;</span><br><span class="line">        tx_header_counter &lt; START_SIG_OFFSET + START_SIG_DURATION) start_sig = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">else</span> start_sig = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// data field</span></span><br><span class="line">    <span class="keyword">if</span> (tx_header_counter &gt;= START_DATA_OFFSET &amp;&amp;</span><br><span class="line">        tx_header_counter &lt; START_DATA_OFFSET + START_DATA_DURATION) start_data = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">else</span> start_data = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// header counter</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_sys <span class="keyword">or</span> <span class="keyword">negedge</span> global_rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!global_rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_header_counter &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (tx_header) <span class="keyword">begin</span></span><br><span class="line">            tx_header_counter &lt;= tx_header_counter + <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> tx_header_counter &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h4 id="Controller-Simulation"><a href="#Controller-Simulation" class="headerlink" title="Controller Simulation"></a>Controller Simulation</h4><p><img src="https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/tx-controller-modelsim-1" alt="tx-controller-modelsim-1"><br>发射机就是状态机+按时序产生信号</p>
</div></article></div></main><footer><div class="paginator"><a href="/2019/11/09/Scrambler-f/" class="prev">PREV</a><a href="/2019/11/07/802-11g-Transmitter-7-windowing/" class="next">NEXT</a></div><div class="copyright"><p>© 2019 <a href="http://pa.radonyl.xyz">Puzzled Alex</a>, powered by <a href="https://hexo.io/" target="_blank">Hexo</a> and <a href="https://github.com/pinggod/hexo-theme-apollo" target="_blank">hexo-theme-apollo</a>.</p></div></footer></div><script async src="//cdn.bootcss.com/mathjax/2.7.0/MathJax.js?config=TeX-MML-AM_CHTML" integrity="sha384-crwIf/BuaWM9rM65iM+dWFldgQ1Un8jWZMuh3puxb8TOY9+linwLoI7ZHZT+aekW" crossorigin="anonymous"></script></body></html>