/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [27:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [22:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_32z;
  wire [11:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire [16:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  reg [19:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  reg [27:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [7:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [18:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_63z = celloutsig_0_3z[2] ? celloutsig_0_36z[0] : celloutsig_0_33z[10];
  assign celloutsig_0_18z = ~(celloutsig_0_1z & celloutsig_0_0z);
  assign celloutsig_0_27z = ~(celloutsig_0_7z[2] & celloutsig_0_0z);
  assign celloutsig_0_10z = celloutsig_0_1z | celloutsig_0_5z[0];
  assign celloutsig_0_26z = celloutsig_0_12z[27] ^ celloutsig_0_16z;
  assign celloutsig_0_17z = ~(celloutsig_0_11z ^ celloutsig_0_12z[6]);
  assign celloutsig_1_14z = { celloutsig_1_3z[3], celloutsig_1_13z } / { 1'h1, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_1_15z = celloutsig_1_7z[4:1] / { 1'h1, celloutsig_1_7z[10:9], celloutsig_1_11z };
  assign celloutsig_1_19z = { in_data[98:96], celloutsig_1_10z } === celloutsig_1_18z[4:1];
  assign celloutsig_0_11z = { celloutsig_0_6z[10:2], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z } === { celloutsig_0_5z[18:2], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[100:98] > in_data[120:118];
  assign celloutsig_1_6z = in_data[122:106] <= { in_data[155:145], celloutsig_1_4z };
  assign celloutsig_0_19z = { celloutsig_0_3z[6:3], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_1z } <= celloutsig_0_14z[20:10];
  assign celloutsig_0_24z = celloutsig_0_0z & ~(celloutsig_0_8z);
  assign celloutsig_0_3z = { in_data[73:63], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[55:42], celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_35z = celloutsig_0_14z[16:8] % { 1'h1, celloutsig_0_13z[0], celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_1_7z = { celloutsig_1_3z[6:3], celloutsig_1_1z, celloutsig_1_3z } % { 1'h1, in_data[129:128], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_36z = { celloutsig_0_28z[5:0], celloutsig_0_1z } % { 1'h1, celloutsig_0_6z[14:13], celloutsig_0_15z };
  assign celloutsig_0_7z = { celloutsig_0_4z[0], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_3z[3], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_14z[12], celloutsig_0_13z } % { 1'h1, celloutsig_0_13z[1:0], celloutsig_0_1z };
  assign celloutsig_1_9z = { in_data[153:138], celloutsig_1_5z } * { celloutsig_1_7z[6:2], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_6z[10:1], celloutsig_0_3z, celloutsig_0_11z } * { celloutsig_0_6z[12:2], celloutsig_0_3z };
  assign celloutsig_1_18z = celloutsig_1_10z ? { celloutsig_1_9z[5], celloutsig_1_15z } : celloutsig_1_14z[5:1];
  assign celloutsig_0_13z = celloutsig_0_5z[19] ? celloutsig_0_12z[25:23] : celloutsig_0_3z[8:6];
  assign celloutsig_0_14z = celloutsig_0_1z ? { celloutsig_0_6z[16:5], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z } : { celloutsig_0_12z[18:14], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_28z = celloutsig_0_1z ? { celloutsig_0_12z[8:5], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_8z } : in_data[44:38];
  assign celloutsig_0_0z = in_data[27:24] != in_data[50:47];
  assign celloutsig_0_1z = in_data[26:13] != { in_data[81:69], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_9z[15:4], celloutsig_1_6z } !== { in_data[126:117], celloutsig_1_5z };
  assign celloutsig_1_12z = celloutsig_1_7z[11:5] !== celloutsig_1_9z[7:1];
  assign celloutsig_0_9z = { celloutsig_0_3z[12:2], celloutsig_0_1z, celloutsig_0_7z } !== { in_data[55:42], celloutsig_0_1z };
  assign celloutsig_0_20z = celloutsig_0_5z[18:2] !== { celloutsig_0_12z[19:8], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_4z = { celloutsig_1_3z[5:1], celloutsig_1_1z } | celloutsig_1_3z[7:2];
  assign celloutsig_0_8z = | in_data[31:28];
  assign celloutsig_0_25z = celloutsig_0_16z & celloutsig_0_24z;
  assign celloutsig_0_62z = ~^ { celloutsig_0_35z[3], celloutsig_0_28z };
  assign celloutsig_0_32z = celloutsig_0_12z[7:3] >> celloutsig_0_6z[4:0];
  assign celloutsig_0_4z = { in_data[54:51], celloutsig_0_0z, celloutsig_0_1z } >> celloutsig_0_3z[10:5];
  assign celloutsig_1_5z = celloutsig_1_0z[2:0] >> { celloutsig_1_3z[6:5], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_9z[18:16], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } >> in_data[104:99];
  assign celloutsig_0_33z = { celloutsig_0_28z[2:0], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_25z } >>> { celloutsig_0_4z[4:1], celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_10z = ~((celloutsig_1_3z[6] & celloutsig_1_4z[5]) | celloutsig_1_3z[6]);
  assign celloutsig_0_16z = ~((celloutsig_0_11z & celloutsig_0_15z[2]) | celloutsig_0_13z[2]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_5z = 20'h00000;
    else if (!clkin_data[32]) celloutsig_0_5z = { celloutsig_0_3z[12:7], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_6z = 28'h0000000;
    else if (clkin_data[0]) celloutsig_0_6z = in_data[31:4];
  always_latch
    if (clkin_data[128]) celloutsig_1_0z = 8'h00;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[116:109];
  always_latch
    if (!clkin_data[128]) celloutsig_1_3z = 8'h00;
    else if (clkin_data[96]) celloutsig_1_3z = { in_data[185:180], celloutsig_1_1z, celloutsig_1_1z };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
