// Seed: 900438317
module module_0 (
    input wand id_0,
    output uwire id_1,
    input tri id_2,
    output supply0 id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri0 id_7,
    output tri id_8,
    input wor id_9,
    output supply1 id_10,
    output supply1 id_11,
    input wire id_12,
    input tri1 id_13,
    output tri0 id_14,
    output wand id_15
    , id_23,
    input supply0 id_16,
    output supply0 id_17,
    input tri id_18
    , id_24,
    output wand id_19,
    input tri1 id_20,
    output wor id_21
);
  assign id_23 = id_12;
  wire id_25;
  wire id_26;
  wor  id_27 = id_5 < 1;
  always @((id_6) or 1) #1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input uwire id_7,
    input wor id_8
);
  uwire id_10;
  wire  id_11;
  module_0(
      id_0,
      id_4,
      id_1,
      id_10,
      id_4,
      id_1,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_4,
      id_5,
      id_2,
      id_4,
      id_10,
      id_10,
      id_10,
      id_3,
      id_10,
      id_10,
      id_4
  );
  wire id_12;
  wor  id_13;
  wand id_14;
  wire id_15;
  wire id_16;
  always @(posedge 1) id_4 = id_10;
  assign id_14 = 1;
  assign id_13 = 1 == 1;
endmodule
