v 20130925 2
C 39100 46100 1 0 0 ATmega328p-1.sym
{
T 39200 50900 5 10 0 0 0 0 1
footprint=DIP28N
T 42100 50700 5 10 1 1 0 6 1
refdes=U1
T 39400 50700 5 10 1 1 0 0 1
device=ATmega328P
}
C 40100 55900 1 0 0 NTE1904.sym
{
T 41700 57200 5 10 0 0 0 0 1
device=NTE1904
T 41400 56900 5 10 1 1 0 6 1
refdes=U4
}
C 42200 55500 1 90 0 capacitor-1.sym
{
T 41500 55700 5 10 0 0 90 0 1
device=CAPACITOR
T 42500 56200 5 10 1 1 180 0 1
refdes=C2
T 41300 55700 5 10 0 0 90 0 1
symversion=0.1
T 42300 55800 5 10 1 1 0 0 1
value=0.1uF
}
C 39300 56500 1 270 0 capacitor-2.sym
{
T 40000 56300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 39800 56100 5 10 1 1 0 0 1
refdes=C1
T 40200 56300 5 10 0 0 270 0 1
symversion=0.1
T 39800 55900 5 10 1 1 0 0 1
value=10uF
}
C 40800 55200 1 0 0 gnd-1.sym
N 39500 55600 39500 55500 4
N 39500 55500 42000 55500 4
N 40900 55900 40900 55500 4
N 41700 56500 42300 56500 4
N 42000 56500 42000 56400 4
C 41800 56500 1 0 0 3.3V-plus-1.sym
C 39300 56500 1 0 0 5V-plus-1.sym
C 42300 56400 1 0 0 output-1.sym
{
T 42600 56400 5 10 1 1 0 0 1
device=3.3v
}
N 43800 45800 38600 45800 4
N 38600 45100 38600 46900 4
N 38600 46900 39100 46900 4
N 44200 46400 47200 46400 4
N 44200 45900 44200 51900 4
N 44200 45900 38300 45900 4
N 38300 45100 38300 47100 4
N 38300 47100 39100 47100 4
N 44100 47900 48800 47900 4
N 44100 46000 44100 52300 4
N 44100 46000 38900 46000 4
N 38900 45100 38900 46700 4
N 38900 46700 39100 46700 4
C 43100 45100 1 0 0 gnd-1.sym
C 43400 46100 1 90 0 capacitor-1.sym
{
T 42700 46300 5 10 0 0 90 0 1
device=CAPACITOR
T 43700 46800 5 10 1 1 180 0 1
refdes=C3
T 42500 46300 5 10 0 0 90 0 1
symversion=0.1
T 43500 46400 5 10 1 1 0 0 1
value=0.1uF
}
N 43200 45400 43200 46100 4
N 42400 47000 43400 47000 4
C 42600 49600 1 0 0 gnd-1.sym
N 42400 50100 42700 50100 4
N 42700 50100 42700 49900 4
N 42700 49900 42400 49900 4
N 42400 50300 43600 50300 4
N 43400 47000 43400 50300 4
N 42400 47300 43400 47300 4
C 43800 57000 1 0 0 vcc-1.sym
{
T 43900 57400 5 10 1 1 0 0 1
value=3v3
}
C 43900 55200 1 270 1 resistor-1.sym
{
T 44300 55500 5 10 0 0 90 2 1
device=RESISTOR
T 44400 55500 5 10 1 1 180 2 1
refdes=R1
T 44100 55300 5 10 1 1 0 0 1
value=820
}
C 43900 57000 1 270 0 led-2.sym
{
T 44500 56900 5 10 0 0 270 0 1
device=LED
T 44100 56200 5 10 1 1 0 0 1
refdes=D1
}
C 44700 55200 1 270 1 resistor-1.sym
{
T 45100 55500 5 10 0 0 90 2 1
device=RESISTOR
T 45200 55500 5 10 1 1 180 2 1
refdes=R2
T 44900 55300 5 10 1 1 0 0 1
value=1.5K
}
C 44700 57000 1 270 0 led-2.sym
{
T 45300 56900 5 10 0 0 270 0 1
device=LED
T 44900 56200 5 10 1 1 0 0 1
refdes=D2
}
C 43900 54900 1 0 0 gnd-1.sym
C 44700 54900 1 0 0 gnd-1.sym
C 44600 57000 1 0 0 vcc-1.sym
{
T 44700 57400 5 10 1 1 0 0 1
value=5v
}
C 46100 52400 1 0 0 gnd-1.sym
C 47000 53900 1 0 0 vcc-1.sym
{
T 47100 54300 5 10 1 1 0 0 1
value=5V
}
C 40000 43400 1 90 0 connector6-1.sym
{
T 38200 45200 5 10 0 0 90 0 1
device=CONNECTOR_6
T 40700 43900 5 10 1 1 180 0 1
refdes=CONN1
}
N 42400 48100 43600 48100 4
N 42700 48100 42700 45700 4
N 38000 45700 44500 45700 4
T 40100 43500 9 10 1 0 0 0 1
AVR-ISP
N 39200 45100 39200 45700 4
N 39500 45600 43200 45600 4
N 39500 45100 39500 45600 4
N 43800 45800 43800 45200 4
C 47200 45400 1 0 0 header10-2.sym
{
T 47200 47400 5 10 0 1 0 0 1
device=HEADER10
T 47500 47500 5 10 1 1 0 0 1
refdes=J2
}
C 47800 48700 1 0 0 connector11-2.sym
{
T 48600 53600 5 10 1 1 0 6 1
refdes=CONN2
T 48100 53550 5 10 0 0 0 0 1
device=CONNECTOR_11
T 48100 53750 5 10 0 0 0 0 1
footprint=SIP11N
}
N 48600 46800 49000 46800 4
N 49000 45000 49000 46800 4
N 48600 46400 48800 46400 4
N 48800 46400 48800 47900 4
N 44400 46000 47200 46000 4
N 42400 48300 44400 48300 4
N 44400 48300 44400 46000 4
N 48600 46000 49200 46000 4
C 49200 45200 1 0 0 gnd-1.sym
C 46800 48500 1 0 0 vcc-1.sym
{
T 46900 48900 5 10 1 1 0 0 1
value=3v3
}
N 47000 48500 47000 45600 4
N 47000 45600 47200 45600 4
N 48600 45600 49300 45600 4
N 49300 45600 49300 45500 4
T 47500 47200 9 10 1 0 0 0 1
CLK
T 48000 47100 9 10 1 0 0 0 1
INT
T 47500 46700 9 10 1 0 0 0 1
WOL
T 48000 46700 9 10 1 0 0 0 1
S0
T 47600 46300 9 10 1 0 0 0 1
SI
T 47900 46300 9 10 1 0 0 0 1
SCK
T 47600 45900 9 10 1 0 0 0 1
\_CS
T 47900 45900 9 10 1 0 0 0 1
\_RST
T 47500 45500 9 10 1 0 0 0 1
3v3
T 47900 45500 9 10 1 0 0 0 1
GND
T 48600 53100 9 10 1 0 0 0 1
5v
T 48600 52700 9 10 1 0 0 0 1
GND
T 48600 52300 9 10 1 0 0 0 1
SCL
T 48600 51900 9 10 1 0 0 0 1
SDA
T 48600 51500 9 10 1 0 0 0 1
RS/\_DC
T 48600 51100 9 10 1 0 0 0 1
\_RST
T 48600 50700 9 10 1 0 0 0 1
\_CS
N 47200 53900 47200 53100 4
N 47200 53100 47800 53100 4
N 46200 52700 47800 52700 4
N 44100 52300 47800 52300 4
N 44200 51900 47800 51900 4
C 43500 49400 1 270 1 resistor-1.sym
{
T 43900 49700 5 10 0 0 90 2 1
device=RESISTOR
T 44000 49700 5 10 1 1 180 2 1
refdes=R3
T 43700 49500 5 10 1 1 0 0 1
value=10K
}
N 43600 48100 43600 49400 4
N 42400 48700 44300 48700 4
N 44300 48700 44300 51500 4
N 44300 51500 47800 51500 4
N 42400 48500 44600 48500 4
N 44600 48500 44600 50700 4
N 44600 50700 47800 50700 4
N 44500 45700 44500 51100 4
N 44500 51100 47800 51100 4
N 44500 48000 49200 48000 4
N 49200 48000 49200 46000 4
T 46800 45200 9 10 1 0 0 0 1
ENC28J60 Ethernet LAN
T 48100 48400 9 10 1 0 0 0 1
LCD & SD
T 38200 43500 9 7 1 0 0 0 1
MO
T 38500 43500 9 7 1 0 0 0 1
MI
T 38800 43500 9 7 1 0 0 0 1
SC
T 39100 43500 9 7 1 0 0 0 1
RS
T 39300 43500 9 7 1 0 0 0 1
GND
C 34800 45200 1 0 0 8255A-1.sym
{
T 37100 52150 5 10 1 1 0 6 1
refdes=U2
T 35100 52300 5 10 0 0 0 0 1
device=8255A
T 35100 52500 5 10 0 0 0 0 1
footprint=DIP40
}
C 30400 46100 1 0 0 header40-2.sym
{
T 30650 54600 5 10 0 1 0 0 1
device=HEADER40
T 31000 54200 5 10 1 1 0 0 1
refdes=J1
}
T 30700 53900 9 8 1 0 0 0 1
GND
T 30700 53500 9 8 1 0 0 0 1
GND
T 31200 53900 9 8 1 0 0 0 1
5v
T 31200 53500 9 8 1 0 0 0 1
5v
T 31200 53100 9 8 1 0 0 0 1
D7
T 31200 52700 9 8 1 0 0 0 1
D6
T 31200 52300 9 8 1 0 0 0 1
D5
T 31200 51900 9 8 1 0 0 0 1
D4
T 31200 51500 9 8 1 0 0 0 1
D3
T 31200 51100 9 8 1 0 0 0 1
D2
T 31200 50700 9 8 1 0 0 0 1
D1
T 31200 50300 9 8 1 0 0 0 1
D0
T 30800 50700 9 8 1 0 0 0 1
\_IOR
T 30800 50300 9 8 1 0 0 0 1
\_IOW
T 30800 51100 9 8 1 0 0 0 1
\_RST
T 30800 46300 9 8 1 0 0 0 1
A0
T 30800 46700 9 8 1 0 0 0 1
A1
T 30800 47100 9 8 1 0 0 0 1
A2
T 30700 45800 9 10 1 0 0 0 1
V25 BUS
U 37700 49700 37700 44600 10 -1
N 37400 49100 37500 49100 4
C 37500 49100 1 270 0 busripper-1.sym
{
T 37900 49100 5 8 0 0 270 0 1
device=none
}
N 37400 49700 37500 49700 4
C 37500 49700 1 270 0 busripper-1.sym
{
T 37900 49700 5 8 0 0 270 0 1
device=none
}
N 37400 49400 37500 49400 4
C 37500 49400 1 270 0 busripper-1.sym
{
T 37900 49400 5 8 0 0 270 0 1
device=none
}
N 37400 48800 37500 48800 4
C 37500 48800 1 270 0 busripper-1.sym
{
T 37900 48800 5 8 0 0 270 0 1
device=none
}
N 37400 48500 37500 48500 4
C 37500 48500 1 270 0 busripper-1.sym
{
T 37900 48500 5 8 0 0 270 0 1
device=none
}
N 37400 48200 37500 48200 4
C 37500 48200 1 270 0 busripper-1.sym
{
T 37900 48200 5 8 0 0 270 0 1
device=none
}
N 37400 47900 37500 47900 4
C 37500 47900 1 270 0 busripper-1.sym
{
T 37900 47900 5 8 0 0 270 0 1
device=none
}
N 37400 47600 37500 47600 4
C 37500 47600 1 270 0 busripper-1.sym
{
T 37900 47600 5 8 0 0 270 0 1
device=none
}
U 34500 50800 34500 52600 10 1
U 34500 52600 37700 52600 10 0
U 37700 52600 37700 50800 10 1
U 38800 48700 38800 51100 10 -1
U 38800 51100 37700 51100 10 0
N 39100 50400 39000 50400 4
C 39000 50400 1 180 0 busripper-1.sym
{
T 39000 50000 5 8 0 0 180 0 1
device=none
}
N 39100 50200 39000 50200 4
C 39000 50200 1 180 0 busripper-1.sym
{
T 39000 49800 5 8 0 0 180 0 1
device=none
}
N 39100 50000 39000 50000 4
C 39000 50000 1 180 0 busripper-1.sym
{
T 39000 49600 5 8 0 0 180 0 1
device=none
}
N 39100 49800 39000 49800 4
C 39000 49800 1 180 0 busripper-1.sym
{
T 39000 49400 5 8 0 0 180 0 1
device=none
}
N 39100 49600 39000 49600 4
C 39000 49600 1 180 0 busripper-1.sym
{
T 39000 49200 5 8 0 0 180 0 1
device=none
}
N 39100 49400 39000 49400 4
C 39000 49400 1 180 0 busripper-1.sym
{
T 39000 49000 5 8 0 0 180 0 1
device=none
}
N 39100 49200 39000 49200 4
C 39000 49200 1 180 0 busripper-1.sym
{
T 39000 48800 5 8 0 0 180 0 1
device=none
}
N 39100 49000 39000 49000 4
C 39000 49000 1 180 0 busripper-1.sym
{
T 39000 48600 5 8 0 0 180 0 1
device=none
}
N 37400 50900 37500 50900 4
C 37500 50900 1 0 0 busripper-1.sym
{
T 37500 51300 5 8 0 0 0 0 1
device=none
}
N 37400 51200 37500 51200 4
C 37500 51200 1 0 0 busripper-1.sym
{
T 37500 51600 5 8 0 0 0 0 1
device=none
}
N 37400 51500 37500 51500 4
C 37500 51500 1 0 0 busripper-1.sym
{
T 37500 51900 5 8 0 0 0 0 1
device=none
}
N 37400 51800 37500 51800 4
C 37500 51800 1 0 0 busripper-1.sym
{
T 37500 52200 5 8 0 0 0 0 1
device=none
}
N 34800 50900 34700 50900 4
C 34700 50900 1 90 0 busripper-1.sym
{
T 34300 50900 5 8 0 0 90 0 1
device=none
}
N 34800 51200 34700 51200 4
C 34700 51200 1 90 0 busripper-1.sym
{
T 34300 51200 5 8 0 0 90 0 1
device=none
}
N 34800 51500 34700 51500 4
C 34700 51500 1 90 0 busripper-1.sym
{
T 34300 51500 5 8 0 0 90 0 1
device=none
}
N 34800 51800 34700 51800 4
C 34700 51800 1 90 0 busripper-1.sym
{
T 34300 51800 5 8 0 0 90 0 1
device=none
}
N 30400 53900 29800 53900 4
N 29800 53900 29800 53600 4
C 29700 53300 1 0 0 gnd-1.sym
U 37700 44600 32100 44600 10 0
U 32100 44600 32100 53300 10 -1
N 31800 53100 31900 53100 4
C 31900 53100 1 270 0 busripper-1.sym
{
T 32300 53100 5 8 0 0 270 0 1
device=none
}
N 31800 52700 31900 52700 4
C 31900 52700 1 270 0 busripper-1.sym
{
T 32300 52700 5 8 0 0 270 0 1
device=none
}
N 31800 52300 31900 52300 4
C 31900 52300 1 270 0 busripper-1.sym
{
T 32300 52300 5 8 0 0 270 0 1
device=none
}
N 31800 51900 31900 51900 4
C 31900 51900 1 270 0 busripper-1.sym
{
T 32300 51900 5 8 0 0 270 0 1
device=none
}
N 31800 51500 31900 51500 4
C 31900 51500 1 270 0 busripper-1.sym
{
T 32300 51500 5 8 0 0 270 0 1
device=none
}
N 31800 51100 31900 51100 4
C 31900 51100 1 270 0 busripper-1.sym
{
T 32300 51100 5 8 0 0 270 0 1
device=none
}
N 31800 50700 31900 50700 4
C 31900 50700 1 270 0 busripper-1.sym
{
T 32300 50700 5 8 0 0 270 0 1
device=none
}
N 31800 50300 31900 50300 4
C 31900 50300 1 270 0 busripper-1.sym
{
T 32300 50300 5 8 0 0 270 0 1
device=none
}
N 29300 46300 30400 46300 4
N 32800 49100 34800 49100 4
N 29400 46700 30400 46700 4
N 32700 49400 34800 49400 4
N 29500 47100 30400 47100 4
N 32600 50200 34800 50200 4
N 28700 50300 30400 50300 4
N 37400 50500 37800 50500 4
N 28700 50700 30400 50700 4
N 34300 50500 34800 50500 4
N 30400 51100 29600 51100 4
N 29600 51100 29600 44100 4
N 37900 44100 37900 50100 4
N 37900 50100 37400 50100 4
N 34800 46600 34400 46600 4
N 34400 45000 34400 46600 4
N 34800 47800 33200 47800 4
N 33200 47800 33200 52900 4
N 33200 52900 38100 52900 4
N 38100 52900 38100 47700 4
N 38100 47700 39100 47700 4
N 34800 48100 33300 48100 4
N 33300 48100 33300 52800 4
N 33300 52800 38000 52800 4
N 38000 52800 38000 47500 4
N 38000 47500 39100 47500 4
N 34800 48400 33700 48400 4
N 33700 48400 33700 53000 4
N 33700 53000 38500 53000 4
N 38500 46500 38500 53000 4
N 38500 46500 39100 46500 4
N 34800 48700 34100 48700 4
N 34100 48700 34100 53100 4
N 34100 53100 38200 53100 4
N 39100 46300 38200 46300 4
N 38200 46300 38200 53100 4
N 33100 46200 33100 53200 4
N 33000 45900 33000 53300 4
N 32900 45600 32900 53400 4
N 42400 49300 42900 49300 4
N 42900 49300 42900 53200 4
N 33100 53200 42900 53200 4
N 42400 49100 43000 49100 4
N 43000 49100 43000 53300 4
N 43000 53300 33000 53300 4
C 43400 50300 1 0 0 5V-plus-1.sym
N 42400 48900 43100 48900 4
N 43100 48900 43100 53400 4
N 43100 53400 32900 53400 4
N 31800 53900 38700 53900 4
C 41800 43000 1 0 0 cvstitleblock-1.sym
{
T 42400 43400 5 10 1 1 0 0 1
date=February 20, 2017
T 46300 43400 5 10 1 1 0 0 1
rev=v3
T 47800 43100 5 10 1 1 0 0 1
auth=Eyal Abraham
T 42600 43700 5 10 1 1 0 0 1
fname=webserver-parl-spi-8255.sch
T 45600 44100 5 14 1 1 0 4 1
title=Parallel to SPI with 8255 for 8-bit web server
}
T 42900 43100 9 10 1 0 0 0 1
1
T 44400 43100 9 10 1 0 0 0 1
1
N 33100 46200 34800 46200 4
N 34800 45900 33000 45900 4
N 32900 45600 34800 45600 4
C 28800 44900 1 0 1 output-1.sym
{
T 27900 44900 5 10 1 1 0 6 1
device=DMARQ0
}
N 28800 45000 34400 45000 4
C 30100 43600 1 0 0 7404-1.sym
{
T 30700 44500 5 10 0 0 0 0 1
device=74LS04
T 30400 44500 5 10 1 1 0 0 1
refdes=U5A
T 30700 47100 5 10 0 0 0 0 1
footprint=DIP14
}
N 31200 44100 37900 44100 4
N 29600 44100 30100 44100 4
C 29600 43100 1 90 0 switch-pushbutton-no-1.sym
{
T 29400 43900 5 10 1 1 180 0 1
refdes=S1
T 29000 43500 5 10 0 0 90 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 29500 42800 1 0 0 gnd-1.sym
C 30500 56700 1 0 0 7408-1.sym
{
T 31200 57600 5 10 0 0 0 0 1
device=7408
T 30800 57600 5 10 1 1 0 0 1
refdes=U6A
T 31200 59000 5 10 0 0 0 0 1
footprint=DIP14
}
C 30500 55600 1 0 0 7408-1.sym
{
T 31200 56500 5 10 0 0 0 0 1
device=7408
T 30800 56500 5 10 1 1 0 0 1
refdes=U6B
T 31200 57900 5 10 0 0 0 0 1
footprint=DIP14
T 31200 56700 5 10 0 0 0 0 1
slot=2
}
C 30500 54500 1 0 0 7408-1.sym
{
T 31200 55400 5 10 0 0 0 0 1
device=7408
T 30800 55400 5 10 1 1 0 0 1
refdes=U6C
T 31200 56800 5 10 0 0 0 0 1
footprint=DIP14
T 31200 55600 5 10 0 0 0 0 1
slot=3
}
N 31800 55000 32600 55000 4
N 32600 55000 32600 50200 4
N 31800 56100 32700 56100 4
N 32700 56100 32700 49400 4
N 31800 57200 32800 57200 4
N 32800 57200 32800 49100 4
C 29900 61500 1 270 1 resistor-1.sym
{
T 30300 61800 5 10 0 0 90 2 1
device=RESISTOR
T 30400 62000 5 10 1 1 180 2 1
refdes=R4
T 30100 61800 5 10 1 1 0 0 1
value=10K
}
C 29800 62400 1 0 0 5V-plus-1.sym
N 30500 54800 29500 54800 4
N 29500 54800 29500 47100 4
N 29400 46700 29400 55900 4
N 29400 55900 30500 55900 4
N 29300 46300 29300 57000 4
N 29300 57000 30500 57000 4
N 30000 55200 30000 61500 4
N 30000 56300 30500 56300 4
N 30000 55200 30500 55200 4
C 28500 61400 1 0 0 input-1.sym
{
T 27700 61500 5 10 1 1 0 0 1
device=\_DMAAK0
}
T 48600 49100 9 10 1 0 0 0 1
\_CS
T 48600 49500 9 10 1 0 0 0 1
MOSI
T 48600 49900 9 10 1 0 0 0 1
SCLK
T 48600 50300 9 10 1 0 0 0 1
MISO
T 30700 53100 9 6 1 0 0 0 1
\_MREQ
T 30700 52700 9 6 1 0 0 0 1
\_MSTB
T 30700 51900 9 7 1 0 0 0 1
R/\_W
T 28900 44000 9 10 1 0 0 0 1
Reset
N 37400 46800 38000 46800 4
N 38000 46800 38000 45700 4
N 38700 56500 40100 56500 4
C 30600 60400 1 0 0 7404-1.sym
{
T 31200 61300 5 10 0 0 0 0 1
device=74LS04
T 30900 61300 5 10 1 1 0 0 1
refdes=U5C
T 31200 63900 5 10 0 0 0 0 1
footprint=DIP14
T 31200 61500 5 10 0 0 0 0 1
slot=3
}
C 30600 59000 1 0 0 7432-1.sym
{
T 31200 59900 5 10 0 0 0 0 1
device=7432
T 30900 59900 5 10 1 1 0 0 1
refdes=U7A
T 31200 61300 5 10 0 0 0 0 1
footprint=DIP14
}
C 30600 57900 1 0 0 7432-1.sym
{
T 31200 58800 5 10 0 0 0 0 1
device=7432
T 30900 58800 5 10 1 1 0 0 1
refdes=U7B
T 31200 60200 5 10 0 0 0 0 1
footprint=DIP14
T 31200 59000 5 10 0 0 0 0 1
slot=2
}
C 32500 59200 1 0 0 7432-1.sym
{
T 33100 60100 5 10 0 0 0 0 1
device=7432
T 32800 60100 5 10 1 1 0 0 1
refdes=U7D
T 33100 61500 5 10 0 0 0 0 1
footprint=DIP14
T 33100 60300 5 10 0 0 0 0 1
slot=4
}
C 32500 58100 1 0 0 7432-1.sym
{
T 33100 59000 5 10 0 0 0 0 1
device=7432
T 32800 59000 5 10 1 1 0 0 1
refdes=U7C
T 33100 60400 5 10 0 0 0 0 1
footprint=DIP14
T 33100 59200 5 10 0 0 0 0 1
slot=3
}
N 32500 59500 31900 59500 4
C 34200 59400 1 0 0 7408-1.sym
{
T 34900 60300 5 10 0 0 0 0 1
device=7408
T 34500 60300 5 10 1 1 0 0 1
refdes=U8A
T 34900 61700 5 10 0 0 0 0 1
footprint=DIP14
}
C 34200 57900 1 0 0 7408-1.sym
{
T 34900 58800 5 10 0 0 0 0 1
device=7408
T 34500 58800 5 10 1 1 0 0 1
refdes=U8B
T 34900 60200 5 10 0 0 0 0 1
footprint=DIP14
T 34900 59000 5 10 0 0 0 0 1
slot=2
}
N 31900 58400 32500 58400 4
N 31700 60900 32300 60900 4
N 32300 60900 32300 59900 4
N 32500 59900 32300 59900 4
N 33800 59700 34200 59700 4
N 33800 58600 34200 58600 4
N 29300 61500 30000 61500 4
N 30600 58600 30000 58600 4
N 30600 59700 30000 59700 4
N 30500 57400 30000 57400 4
N 35500 59900 37800 59900 4
N 37800 59900 37800 50500 4
N 35500 58400 35700 58400 4
N 35700 58400 35700 54500 4
N 35700 54500 34300 54500 4
N 34300 54500 34300 50500 4
C 28700 50600 1 0 1 output-1.sym
{
T 27800 50600 5 10 1 1 0 6 1
device=\_IORD
}
C 28700 50200 1 0 1 output-1.sym
{
T 27800 50200 5 10 1 1 0 6 1
device=\_IOWR
}
N 30600 60900 29200 60900 4
N 29200 51900 29200 60900 4
N 29200 51900 30400 51900 4
N 32500 58800 32100 58800 4
N 32100 58800 32100 60200 4
N 30300 60900 30300 60200 4
N 30300 60200 32100 60200 4
C 32900 57500 1 0 0 input-1.sym
{
T 32300 57600 5 10 1 1 0 0 1
device=\_IORD
}
C 32900 61200 1 0 0 input-1.sym
{
T 32300 61300 5 10 1 1 0 0 1
device=\_IOWR
}
N 29000 59300 30600 59300 4
N 30600 58200 29100 58200 4
N 33700 61300 34000 61300 4
N 34000 61300 34000 60100 4
N 33700 57600 34000 57600 4
N 34000 57600 34000 58200 4
N 34000 60100 34200 60100 4
N 34200 58200 34000 58200 4
N 30400 53100 29100 53100 4
N 29100 53100 29100 58200 4
N 30400 52700 29000 52700 4
N 29000 52700 29000 59300 4
N 38700 56500 38700 53900 4
C 46000 45700 1 180 0 7408-1.sym
{
T 45300 44800 5 10 0 0 180 0 1
device=7408
T 45700 44800 5 10 1 1 180 0 1
refdes=U8C
T 45300 43400 5 10 0 0 180 0 1
footprint=DIP14
T 45300 44600 5 10 0 0 180 0 1
slot=3
}
N 46100 45400 46100 45000 4
N 46000 45000 49000 45000 4
N 46000 45400 46100 45400 4
C 46700 47800 1 180 0 7408-1.sym
{
T 46000 46900 5 10 0 0 180 0 1
device=7408
T 46400 46900 5 10 1 1 180 0 1
refdes=U8D
T 46000 45500 5 10 0 0 180 0 1
footprint=DIP14
T 46000 46700 5 10 0 0 180 0 1
slot=4
}
N 46800 47100 46800 47800 4
N 46800 47800 48600 47800 4
N 48600 47800 48600 47200 4
N 46700 47100 46800 47100 4
N 46700 47500 46800 47500 4
C 45400 47200 1 0 1 output-1.sym
{
T 45400 47500 5 10 1 1 0 6 1
device=CPU-INT
}
C 44700 45100 1 0 1 resistor-1.sym
{
T 44400 45500 5 10 0 0 180 2 1
device=RESISTOR
T 44200 45500 5 10 1 1 0 2 1
refdes=R5
T 44400 45000 5 10 1 1 180 0 1
value=1K
}
