

================================================================
== Vivado HLS Report for 'video_pattern_generator'
================================================================
* Date:           Sun Jan 26 00:18:25 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Pattern_Generator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.404|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  481201|  481201|  481201|  481201|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  481200|  481200|       802|          -|          -|   600|    no    |
        | + Loop 1.1  |     800|     800|         1|          -|          -|   800|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     94|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    102|    -|
|Register         |        -|      -|      41|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      41|    196|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_116_p2                |     +    |      0|  0|  14|          10|           1|
    |j_fu_132_p2                |     +    |      0|  0|  14|          10|           1|
    |ap_block_state3            |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op38   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_110_p2        |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln15_fu_126_p2        |   icmp   |      0|  0|  13|          10|           9|
    |m_axis_video_V_last_V_din  |   icmp   |      0|  0|  13|          10|           9|
    |m_axis_video_V_user_V_din  |   icmp   |      0|  0|  13|          10|           1|
    |or_ln18_fu_138_p2          |    or    |      0|  0|  10|          10|          10|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  94|          72|          43|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |i_0_reg_87                   |   9|          2|   10|         20|
    |j_0_reg_99                   |   9|          2|   10|         20|
    |m_axis_video_V_data_V_blk_n  |   9|          2|    1|          2|
    |m_axis_video_V_dest_V_blk_n  |   9|          2|    1|          2|
    |m_axis_video_V_id_V_blk_n    |   9|          2|    1|          2|
    |m_axis_video_V_keep_V_blk_n  |   9|          2|    1|          2|
    |m_axis_video_V_last_V_blk_n  |   9|          2|    1|          2|
    |m_axis_video_V_strb_V_blk_n  |   9|          2|    1|          2|
    |m_axis_video_V_user_V_blk_n  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 102|         22|   28|         58|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   3|   0|    3|          0|
    |i_0_reg_87       |  10|   0|   10|          0|
    |i_reg_175        |  10|   0|   10|          0|
    |j_0_reg_99       |  10|   0|   10|          0|
    |pixel_R_reg_180  |   8|   0|    8|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  41|   0|   41|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_done                       | out |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | video_pattern_generator | return value |
|m_axis_video_V_data_V_din     | out |   24|   ap_fifo  |  m_axis_video_V_data_V  |    pointer   |
|m_axis_video_V_data_V_full_n  |  in |    1|   ap_fifo  |  m_axis_video_V_data_V  |    pointer   |
|m_axis_video_V_data_V_write   | out |    1|   ap_fifo  |  m_axis_video_V_data_V  |    pointer   |
|m_axis_video_V_keep_V_din     | out |    3|   ap_fifo  |  m_axis_video_V_keep_V  |    pointer   |
|m_axis_video_V_keep_V_full_n  |  in |    1|   ap_fifo  |  m_axis_video_V_keep_V  |    pointer   |
|m_axis_video_V_keep_V_write   | out |    1|   ap_fifo  |  m_axis_video_V_keep_V  |    pointer   |
|m_axis_video_V_strb_V_din     | out |    3|   ap_fifo  |  m_axis_video_V_strb_V  |    pointer   |
|m_axis_video_V_strb_V_full_n  |  in |    1|   ap_fifo  |  m_axis_video_V_strb_V  |    pointer   |
|m_axis_video_V_strb_V_write   | out |    1|   ap_fifo  |  m_axis_video_V_strb_V  |    pointer   |
|m_axis_video_V_user_V_din     | out |    1|   ap_fifo  |  m_axis_video_V_user_V  |    pointer   |
|m_axis_video_V_user_V_full_n  |  in |    1|   ap_fifo  |  m_axis_video_V_user_V  |    pointer   |
|m_axis_video_V_user_V_write   | out |    1|   ap_fifo  |  m_axis_video_V_user_V  |    pointer   |
|m_axis_video_V_last_V_din     | out |    1|   ap_fifo  |  m_axis_video_V_last_V  |    pointer   |
|m_axis_video_V_last_V_full_n  |  in |    1|   ap_fifo  |  m_axis_video_V_last_V  |    pointer   |
|m_axis_video_V_last_V_write   | out |    1|   ap_fifo  |  m_axis_video_V_last_V  |    pointer   |
|m_axis_video_V_id_V_din       | out |    1|   ap_fifo  |   m_axis_video_V_id_V   |    pointer   |
|m_axis_video_V_id_V_full_n    |  in |    1|   ap_fifo  |   m_axis_video_V_id_V   |    pointer   |
|m_axis_video_V_id_V_write     | out |    1|   ap_fifo  |   m_axis_video_V_id_V   |    pointer   |
|m_axis_video_V_dest_V_din     | out |    1|   ap_fifo  |  m_axis_video_V_dest_V  |    pointer   |
|m_axis_video_V_dest_V_full_n  |  in |    1|   ap_fifo  |  m_axis_video_V_dest_V  |    pointer   |
|m_axis_video_V_dest_V_write   | out |    1|   ap_fifo  |  m_axis_video_V_dest_V  |    pointer   |
+------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i1* %m_axis_video_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %m_axis_video_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %m_axis_video_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %m_axis_video_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(i3* %m_axis_video_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(i3* %m_axis_video_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(i24* %m_axis_video_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %m_axis_video_V_data_V), !map !36"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_keep_V), !map !40"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_strb_V), !map !44"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !48"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !52"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !56"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !60"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @video_pattern_genera) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %.loopexit" [src/cpp/video_pattern_generator.cpp:13]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.77ns)   --->   "%icmp_ln13 = icmp eq i10 %i_0, -424" [src/cpp/video_pattern_generator.cpp:13]   --->   Operation 21 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 600, i64 600, i64 600)"   --->   Operation 22 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [src/cpp/video_pattern_generator.cpp:13]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %2, label %.preheader.preheader" [src/cpp/video_pattern_generator.cpp:13]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%pixel_R = trunc i10 %i_0 to i8" [src/cpp/video_pattern_generator.cpp:28]   --->   Operation 25 'trunc' 'pixel_R' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [src/cpp/video_pattern_generator.cpp:15]   --->   Operation 26 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [src/cpp/video_pattern_generator.cpp:42]   --->   Operation 27 'ret' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 28 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.77ns)   --->   "%icmp_ln15 = icmp eq i10 %j_0, -224" [src/cpp/video_pattern_generator.cpp:15]   --->   Operation 29 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)"   --->   Operation 30 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.73ns)   --->   "%j = add i10 %j_0, 1" [src/cpp/video_pattern_generator.cpp:15]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %.loopexit.loopexit, label %1" [src/cpp/video_pattern_generator.cpp:15]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln18 = or i10 %j_0, %i_0" [src/cpp/video_pattern_generator.cpp:18]   --->   Operation 33 'or' 'or_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.77ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i10 %or_ln18, 0" [src/cpp/video_pattern_generator.cpp:18]   --->   Operation 34 'icmp' 'tmp_user_V' <Predicate = (!icmp_ln15)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %j_0, -225" [src/cpp/video_pattern_generator.cpp:24]   --->   Operation 35 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln15)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i10 %j_0 to i8" [src/cpp/video_pattern_generator.cpp:48->src/cpp/video_pattern_generator.cpp:35]   --->   Operation 36 'trunc' 'trunc_ln301' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%pixel_out_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %pixel_R, i8 %trunc_ln301, i8 0)" [src/cpp/video_pattern_generator.cpp:48->src/cpp/video_pattern_generator.cpp:35]   --->   Operation 37 'bitconcatenate' 'pixel_out_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 %pixel_out_V, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [src/cpp/video_pattern_generator.cpp:38]   --->   Operation 38 'write' <Predicate = (!icmp_ln15)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 0> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader" [src/cpp/video_pattern_generator.cpp:15]   --->   Operation 39 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 40 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface    ) [ 0000]
empty_5           (specinterface    ) [ 0000]
empty_6           (specinterface    ) [ 0000]
empty_7           (specinterface    ) [ 0000]
empty_8           (specinterface    ) [ 0000]
empty_9           (specinterface    ) [ 0000]
empty_10          (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
spectopmodule_ln0 (spectopmodule    ) [ 0000]
br_ln13           (br               ) [ 0111]
i_0               (phi              ) [ 0011]
icmp_ln13         (icmp             ) [ 0011]
empty_11          (speclooptripcount) [ 0000]
i                 (add              ) [ 0111]
br_ln13           (br               ) [ 0000]
pixel_R           (trunc            ) [ 0001]
br_ln15           (br               ) [ 0011]
ret_ln42          (ret              ) [ 0000]
j_0               (phi              ) [ 0001]
icmp_ln15         (icmp             ) [ 0011]
empty_12          (speclooptripcount) [ 0000]
j                 (add              ) [ 0011]
br_ln15           (br               ) [ 0000]
or_ln18           (or               ) [ 0000]
tmp_user_V        (icmp             ) [ 0000]
tmp_last_V        (icmp             ) [ 0000]
trunc_ln301       (trunc            ) [ 0000]
pixel_out_V       (bitconcatenate   ) [ 0000]
write_ln38        (write            ) [ 0000]
br_ln15           (br               ) [ 0011]
br_ln0            (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_pattern_genera"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln38_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="24" slack="0"/>
<pin id="61" dir="0" index="2" bw="3" slack="0"/>
<pin id="62" dir="0" index="3" bw="3" slack="0"/>
<pin id="63" dir="0" index="4" bw="1" slack="0"/>
<pin id="64" dir="0" index="5" bw="1" slack="0"/>
<pin id="65" dir="0" index="6" bw="1" slack="0"/>
<pin id="66" dir="0" index="7" bw="1" slack="0"/>
<pin id="67" dir="0" index="8" bw="24" slack="0"/>
<pin id="68" dir="0" index="9" bw="1" slack="0"/>
<pin id="69" dir="0" index="10" bw="1" slack="0"/>
<pin id="70" dir="0" index="11" bw="1" slack="0"/>
<pin id="71" dir="0" index="12" bw="1" slack="0"/>
<pin id="72" dir="0" index="13" bw="1" slack="0"/>
<pin id="73" dir="0" index="14" bw="1" slack="0"/>
<pin id="74" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/3 "/>
</bind>
</comp>

<comp id="87" class="1005" name="i_0_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="1"/>
<pin id="89" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_0_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="10" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="j_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="1"/>
<pin id="101" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="j_0_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln13_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="pixel_R_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixel_R/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln15_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="j_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="or_ln18_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="1"/>
<pin id="141" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_user_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_last_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln301_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln301/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="pixel_out_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="1"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pixel_out_V/3 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="180" class="1005" name="pixel_R_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_R "/>
</bind>
</comp>

<comp id="188" class="1005" name="j_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="52" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="58" pin=6"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="83"><net_src comp="54" pin="0"/><net_sink comp="58" pin=9"/></net>

<net id="84"><net_src comp="54" pin="0"/><net_sink comp="58" pin=10"/></net>

<net id="85"><net_src comp="56" pin="0"/><net_sink comp="58" pin=13"/></net>

<net id="86"><net_src comp="56" pin="0"/><net_sink comp="58" pin=14"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="91" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="91" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="91" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="103" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="103" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="103" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="87" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="2"/><net_sink comp="58" pin=11"/></net>

<net id="155"><net_src comp="103" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="151" pin="2"/><net_sink comp="58" pin=12"/></net>

<net id="161"><net_src comp="103" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="171"><net_src comp="162" pin="4"/><net_sink comp="58" pin=8"/></net>

<net id="178"><net_src comp="116" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="183"><net_src comp="122" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="191"><net_src comp="132" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {3 }
	Port: m_axis_video_V_keep_V | {3 }
	Port: m_axis_video_V_strb_V | {3 }
	Port: m_axis_video_V_user_V | {3 }
	Port: m_axis_video_V_last_V | {3 }
	Port: m_axis_video_V_id_V | {3 }
	Port: m_axis_video_V_dest_V | {3 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		icmp_ln13 : 1
		i : 1
		br_ln13 : 2
		pixel_R : 1
	State 3
		icmp_ln15 : 1
		j : 1
		br_ln15 : 2
		or_ln18 : 1
		tmp_user_V : 1
		tmp_last_V : 1
		trunc_ln301 : 1
		pixel_out_V : 2
		write_ln38 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln13_fu_110    |    0    |    13   |
|   icmp   |    icmp_ln15_fu_126    |    0    |    13   |
|          |    tmp_user_V_fu_144   |    0    |    13   |
|          |    tmp_last_V_fu_151   |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |        i_fu_116        |    0    |    14   |
|          |        j_fu_132        |    0    |    14   |
|----------|------------------------|---------|---------|
|    or    |     or_ln18_fu_138     |    0    |    10   |
|----------|------------------------|---------|---------|
|   write  | write_ln38_write_fu_58 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |     pixel_R_fu_122     |    0    |    0    |
|          |   trunc_ln301_fu_158   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|   pixel_out_V_fu_162   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    90   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|   i_0_reg_87  |   10   |
|   i_reg_175   |   10   |
|   j_0_reg_99  |   10   |
|   j_reg_188   |   10   |
|pixel_R_reg_180|    8   |
+---------------+--------+
|     Total     |   48   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| i_0_reg_87 |  p0  |   2  |  10  |   20   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   20   ||  1.769  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   90   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   48   |   99   |
+-----------+--------+--------+--------+
