|CPMath
clk_50mhz => clk_50mhz.IN3
btn_reset => btn_reset.IN1
switch[0] => switch[0].IN1
switch[1] => switch[1].IN1
switch[2] => switch[2].IN1
switch[3] => switch[3].IN1
switch[4] => switch[4].IN1
switch[5] => switch[5].IN1
switch[6] => switch[6].IN1
switch[7] => switch[7].IN1
switch[8] => switch[8].IN1
switch[9] => switch[9].IN1
switch[10] => switch[10].IN1
switch[11] => switch[11].IN1
switch[12] => switch[12].IN1
switch[13] => switch[13].IN1
switch[14] => switch[14].IN1
switch[15] => switch[15].IN1
btn_enter => btn_enter.IN1
display0[0] <= <GND>
display0[1] <= <GND>
display0[2] <= <GND>
display0[3] <= <GND>
display0[4] <= <GND>
display0[5] <= <GND>
display0[6] <= <GND>
display1[0] <= <GND>
display1[1] <= <GND>
display1[2] <= <GND>
display1[3] <= <GND>
display1[4] <= <GND>
display1[5] <= <GND>
display1[6] <= <GND>
display2[0] <= <GND>
display2[1] <= <GND>
display2[2] <= <GND>
display2[3] <= <GND>
display2[4] <= <GND>
display2[5] <= <GND>
display2[6] <= <GND>


|CPMath|PC:programCounter
_input[0] => output_[0]~reg0.DATAIN
_input[1] => output_[1]~reg0.DATAIN
_input[2] => output_[2]~reg0.DATAIN
_input[3] => output_[3]~reg0.DATAIN
_input[4] => output_[4]~reg0.DATAIN
_input[5] => output_[5]~reg0.DATAIN
_input[6] => output_[6]~reg0.DATAIN
_input[7] => output_[7]~reg0.DATAIN
_input[8] => output_[8]~reg0.DATAIN
_input[9] => output_[9]~reg0.DATAIN
_input[10] => output_[10]~reg0.DATAIN
_input[11] => output_[11]~reg0.DATAIN
_input[12] => output_[12]~reg0.DATAIN
_input[13] => output_[13]~reg0.DATAIN
_input[14] => output_[14]~reg0.DATAIN
_input[15] => output_[15]~reg0.DATAIN
_input[16] => output_[16]~reg0.DATAIN
_input[17] => output_[17]~reg0.DATAIN
_input[18] => output_[18]~reg0.DATAIN
_input[19] => output_[19]~reg0.DATAIN
_input[20] => output_[20]~reg0.DATAIN
_input[21] => output_[21]~reg0.DATAIN
_input[22] => output_[22]~reg0.DATAIN
_input[23] => output_[23]~reg0.DATAIN
_input[24] => output_[24]~reg0.DATAIN
_input[25] => output_[25]~reg0.DATAIN
_input[26] => output_[26]~reg0.DATAIN
_input[27] => output_[27]~reg0.DATAIN
_input[28] => output_[28]~reg0.DATAIN
_input[29] => output_[29]~reg0.DATAIN
_input[30] => output_[30]~reg0.DATAIN
_input[31] => output_[31]~reg0.DATAIN
output_[0] <= output_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= output_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= output_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= output_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= output_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= output_[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= output_[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= output_[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= output_[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= output_[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= output_[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= output_[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= output_[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= output_[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= output_[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= output_[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= output_[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= output_[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= output_[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= output_[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= output_[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= output_[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= output_[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= output_[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= output_[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= output_[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= output_[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= output_[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= output_[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= output_[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= output_[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= output_[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output_[0]~reg0.CLK
clk => output_[1]~reg0.CLK
clk => output_[2]~reg0.CLK
clk => output_[3]~reg0.CLK
clk => output_[4]~reg0.CLK
clk => output_[5]~reg0.CLK
clk => output_[6]~reg0.CLK
clk => output_[7]~reg0.CLK
clk => output_[8]~reg0.CLK
clk => output_[9]~reg0.CLK
clk => output_[10]~reg0.CLK
clk => output_[11]~reg0.CLK
clk => output_[12]~reg0.CLK
clk => output_[13]~reg0.CLK
clk => output_[14]~reg0.CLK
clk => output_[15]~reg0.CLK
clk => output_[16]~reg0.CLK
clk => output_[17]~reg0.CLK
clk => output_[18]~reg0.CLK
clk => output_[19]~reg0.CLK
clk => output_[20]~reg0.CLK
clk => output_[21]~reg0.CLK
clk => output_[22]~reg0.CLK
clk => output_[23]~reg0.CLK
clk => output_[24]~reg0.CLK
clk => output_[25]~reg0.CLK
clk => output_[26]~reg0.CLK
clk => output_[27]~reg0.CLK
clk => output_[28]~reg0.CLK
clk => output_[29]~reg0.CLK
clk => output_[30]~reg0.CLK
clk => output_[31]~reg0.CLK
pcWrite => output_[8]~reg0.ENA
pcWrite => output_[7]~reg0.ENA
pcWrite => output_[6]~reg0.ENA
pcWrite => output_[5]~reg0.ENA
pcWrite => output_[4]~reg0.ENA
pcWrite => output_[3]~reg0.ENA
pcWrite => output_[2]~reg0.ENA
pcWrite => output_[1]~reg0.ENA
pcWrite => output_[0]~reg0.ENA
pcWrite => output_[9]~reg0.ENA
pcWrite => output_[10]~reg0.ENA
pcWrite => output_[11]~reg0.ENA
pcWrite => output_[12]~reg0.ENA
pcWrite => output_[13]~reg0.ENA
pcWrite => output_[14]~reg0.ENA
pcWrite => output_[15]~reg0.ENA
pcWrite => output_[16]~reg0.ENA
pcWrite => output_[17]~reg0.ENA
pcWrite => output_[18]~reg0.ENA
pcWrite => output_[19]~reg0.ENA
pcWrite => output_[20]~reg0.ENA
pcWrite => output_[21]~reg0.ENA
pcWrite => output_[22]~reg0.ENA
pcWrite => output_[23]~reg0.ENA
pcWrite => output_[24]~reg0.ENA
pcWrite => output_[25]~reg0.ENA
pcWrite => output_[26]~reg0.ENA
pcWrite => output_[27]~reg0.ENA
pcWrite => output_[28]~reg0.ENA
pcWrite => output_[29]~reg0.ENA
pcWrite => output_[30]~reg0.ENA
pcWrite => output_[31]~reg0.ENA


|CPMath|mux32:muxMem
_input0[0] => output_.DATAA
_input0[1] => output_.DATAA
_input0[2] => output_.DATAA
_input0[3] => output_.DATAA
_input0[4] => output_.DATAA
_input0[5] => output_.DATAA
_input0[6] => output_.DATAA
_input0[7] => output_.DATAA
_input0[8] => output_.DATAA
_input0[9] => output_.DATAA
_input0[10] => output_.DATAA
_input0[11] => output_.DATAA
_input0[12] => output_.DATAA
_input0[13] => output_.DATAA
_input0[14] => output_.DATAA
_input0[15] => output_.DATAA
_input0[16] => output_.DATAA
_input0[17] => output_.DATAA
_input0[18] => output_.DATAA
_input0[19] => output_.DATAA
_input0[20] => output_.DATAA
_input0[21] => output_.DATAA
_input0[22] => output_.DATAA
_input0[23] => output_.DATAA
_input0[24] => output_.DATAA
_input0[25] => output_.DATAA
_input0[26] => output_.DATAA
_input0[27] => output_.DATAA
_input0[28] => output_.DATAA
_input0[29] => output_.DATAA
_input0[30] => output_.DATAA
_input0[31] => output_.DATAA
_input1[0] => output_.DATAB
_input1[1] => output_.DATAB
_input1[2] => output_.DATAB
_input1[3] => output_.DATAB
_input1[4] => output_.DATAB
_input1[5] => output_.DATAB
_input1[6] => output_.DATAB
_input1[7] => output_.DATAB
_input1[8] => output_.DATAB
_input1[9] => output_.DATAB
_input1[10] => output_.DATAB
_input1[11] => output_.DATAB
_input1[12] => output_.DATAB
_input1[13] => output_.DATAB
_input1[14] => output_.DATAB
_input1[15] => output_.DATAB
_input1[16] => output_.DATAB
_input1[17] => output_.DATAB
_input1[18] => output_.DATAB
_input1[19] => output_.DATAB
_input1[20] => output_.DATAB
_input1[21] => output_.DATAB
_input1[22] => output_.DATAB
_input1[23] => output_.DATAB
_input1[24] => output_.DATAB
_input1[25] => output_.DATAB
_input1[26] => output_.DATAB
_input1[27] => output_.DATAB
_input1[28] => output_.DATAB
_input1[29] => output_.DATAB
_input1[30] => output_.DATAB
_input1[31] => output_.DATAB
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
output_[0] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= output_.DB_MAX_OUTPUT_PORT_TYPE


|CPMath|memory:mem
adress[0] => ram.waddr_a[0].DATAIN
adress[0] => ram.WADDR
adress[0] => ram.RADDR
adress[1] => ram.waddr_a[1].DATAIN
adress[1] => ram.WADDR1
adress[1] => ram.RADDR1
adress[2] => ram.waddr_a[2].DATAIN
adress[2] => ram.WADDR2
adress[2] => ram.RADDR2
adress[3] => ram.waddr_a[3].DATAIN
adress[3] => ram.WADDR3
adress[3] => ram.RADDR3
adress[4] => ram.waddr_a[4].DATAIN
adress[4] => ram.WADDR4
adress[4] => ram.RADDR4
adress[5] => ram.waddr_a[5].DATAIN
adress[5] => ram.WADDR5
adress[5] => ram.RADDR5
adress[6] => ram.waddr_a[6].DATAIN
adress[6] => ram.WADDR6
adress[6] => ram.RADDR6
adress[7] => ram.waddr_a[7].DATAIN
adress[7] => ram.WADDR7
adress[7] => ram.RADDR7
adress[8] => ~NO_FANOUT~
adress[9] => ~NO_FANOUT~
adress[10] => ~NO_FANOUT~
adress[11] => ~NO_FANOUT~
adress[12] => ~NO_FANOUT~
adress[13] => ~NO_FANOUT~
adress[14] => ~NO_FANOUT~
adress[15] => ~NO_FANOUT~
adress[16] => ~NO_FANOUT~
adress[17] => ~NO_FANOUT~
adress[18] => ~NO_FANOUT~
adress[19] => ~NO_FANOUT~
adress[20] => ~NO_FANOUT~
adress[21] => ~NO_FANOUT~
adress[22] => ~NO_FANOUT~
adress[23] => ~NO_FANOUT~
adress[24] => ~NO_FANOUT~
adress[25] => ~NO_FANOUT~
adress[26] => ~NO_FANOUT~
adress[27] => ~NO_FANOUT~
adress[28] => ~NO_FANOUT~
adress[29] => ~NO_FANOUT~
adress[30] => ~NO_FANOUT~
adress[31] => ~NO_FANOUT~
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
data[4] => ram.data_a[4].DATAIN
data[4] => ram.DATAIN4
data[5] => ram.data_a[5].DATAIN
data[5] => ram.DATAIN5
data[6] => ram.data_a[6].DATAIN
data[6] => ram.DATAIN6
data[7] => ram.data_a[7].DATAIN
data[7] => ram.DATAIN7
data[8] => ram.data_a[8].DATAIN
data[8] => ram.DATAIN8
data[9] => ram.data_a[9].DATAIN
data[9] => ram.DATAIN9
data[10] => ram.data_a[10].DATAIN
data[10] => ram.DATAIN10
data[11] => ram.data_a[11].DATAIN
data[11] => ram.DATAIN11
data[12] => ram.data_a[12].DATAIN
data[12] => ram.DATAIN12
data[13] => ram.data_a[13].DATAIN
data[13] => ram.DATAIN13
data[14] => ram.data_a[14].DATAIN
data[14] => ram.DATAIN14
data[15] => ram.data_a[15].DATAIN
data[15] => ram.DATAIN15
data[16] => ram.data_a[16].DATAIN
data[16] => ram.DATAIN16
data[17] => ram.data_a[17].DATAIN
data[17] => ram.DATAIN17
data[18] => ram.data_a[18].DATAIN
data[18] => ram.DATAIN18
data[19] => ram.data_a[19].DATAIN
data[19] => ram.DATAIN19
data[20] => ram.data_a[20].DATAIN
data[20] => ram.DATAIN20
data[21] => ram.data_a[21].DATAIN
data[21] => ram.DATAIN21
data[22] => ram.data_a[22].DATAIN
data[22] => ram.DATAIN22
data[23] => ram.data_a[23].DATAIN
data[23] => ram.DATAIN23
data[24] => ram.data_a[24].DATAIN
data[24] => ram.DATAIN24
data[25] => ram.data_a[25].DATAIN
data[25] => ram.DATAIN25
data[26] => ram.data_a[26].DATAIN
data[26] => ram.DATAIN26
data[27] => ram.data_a[27].DATAIN
data[27] => ram.DATAIN27
data[28] => ram.data_a[28].DATAIN
data[28] => ram.DATAIN28
data[29] => ram.data_a[29].DATAIN
data[29] => ram.DATAIN29
data[30] => ram.data_a[30].DATAIN
data[30] => ram.DATAIN30
data[31] => ram.data_a[31].DATAIN
data[31] => ram.DATAIN31
memOut[0] <= memOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[1] <= memOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[2] <= memOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[3] <= memOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[4] <= memOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[5] <= memOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[6] <= memOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[7] <= memOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[8] <= memOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[9] <= memOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[10] <= memOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[11] <= memOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[12] <= memOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[13] <= memOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[14] <= memOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[15] <= memOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[16] <= memOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[17] <= memOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[18] <= memOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[19] <= memOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[20] <= memOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[21] <= memOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[22] <= memOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[23] <= memOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[24] <= memOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[25] <= memOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[26] <= memOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[27] <= memOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[28] <= memOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[29] <= memOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[30] <= memOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOut[31] <= memOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memRead => memOut[0]~reg0.CLK
memRead => memOut[1]~reg0.CLK
memRead => memOut[2]~reg0.CLK
memRead => memOut[3]~reg0.CLK
memRead => memOut[4]~reg0.CLK
memRead => memOut[5]~reg0.CLK
memRead => memOut[6]~reg0.CLK
memRead => memOut[7]~reg0.CLK
memRead => memOut[8]~reg0.CLK
memRead => memOut[9]~reg0.CLK
memRead => memOut[10]~reg0.CLK
memRead => memOut[11]~reg0.CLK
memRead => memOut[12]~reg0.CLK
memRead => memOut[13]~reg0.CLK
memRead => memOut[14]~reg0.CLK
memRead => memOut[15]~reg0.CLK
memRead => memOut[16]~reg0.CLK
memRead => memOut[17]~reg0.CLK
memRead => memOut[18]~reg0.CLK
memRead => memOut[19]~reg0.CLK
memRead => memOut[20]~reg0.CLK
memRead => memOut[21]~reg0.CLK
memRead => memOut[22]~reg0.CLK
memRead => memOut[23]~reg0.CLK
memRead => memOut[24]~reg0.CLK
memRead => memOut[25]~reg0.CLK
memRead => memOut[26]~reg0.CLK
memRead => memOut[27]~reg0.CLK
memRead => memOut[28]~reg0.CLK
memRead => memOut[29]~reg0.CLK
memRead => memOut[30]~reg0.CLK
memRead => memOut[31]~reg0.CLK
memWrite => ram.we_a.CLK
memWrite => ram.waddr_a[7].CLK
memWrite => ram.waddr_a[6].CLK
memWrite => ram.waddr_a[5].CLK
memWrite => ram.waddr_a[4].CLK
memWrite => ram.waddr_a[3].CLK
memWrite => ram.waddr_a[2].CLK
memWrite => ram.waddr_a[1].CLK
memWrite => ram.waddr_a[0].CLK
memWrite => ram.data_a[31].CLK
memWrite => ram.data_a[30].CLK
memWrite => ram.data_a[29].CLK
memWrite => ram.data_a[28].CLK
memWrite => ram.data_a[27].CLK
memWrite => ram.data_a[26].CLK
memWrite => ram.data_a[25].CLK
memWrite => ram.data_a[24].CLK
memWrite => ram.data_a[23].CLK
memWrite => ram.data_a[22].CLK
memWrite => ram.data_a[21].CLK
memWrite => ram.data_a[20].CLK
memWrite => ram.data_a[19].CLK
memWrite => ram.data_a[18].CLK
memWrite => ram.data_a[17].CLK
memWrite => ram.data_a[16].CLK
memWrite => ram.data_a[15].CLK
memWrite => ram.data_a[14].CLK
memWrite => ram.data_a[13].CLK
memWrite => ram.data_a[12].CLK
memWrite => ram.data_a[11].CLK
memWrite => ram.data_a[10].CLK
memWrite => ram.data_a[9].CLK
memWrite => ram.data_a[8].CLK
memWrite => ram.data_a[7].CLK
memWrite => ram.data_a[6].CLK
memWrite => ram.data_a[5].CLK
memWrite => ram.data_a[4].CLK
memWrite => ram.data_a[3].CLK
memWrite => ram.data_a[2].CLK
memWrite => ram.data_a[1].CLK
memWrite => ram.data_a[0].CLK
memWrite => ram.CLK0


|CPMath|IR:inst
inst[0] => imme[0]~reg0.DATAIN
inst[1] => imme[1]~reg0.DATAIN
inst[2] => imme[2]~reg0.DATAIN
inst[3] => imme[3]~reg0.DATAIN
inst[4] => imme[4]~reg0.DATAIN
inst[5] => imme[5]~reg0.DATAIN
inst[6] => imme[6]~reg0.DATAIN
inst[7] => imme[7]~reg0.DATAIN
inst[8] => imme[8]~reg0.DATAIN
inst[9] => imme[9]~reg0.DATAIN
inst[10] => imme[10]~reg0.DATAIN
inst[11] => imme[11]~reg0.DATAIN
inst[12] => imme[12]~reg0.DATAIN
inst[13] => imme[13]~reg0.DATAIN
inst[14] => imme[14]~reg0.DATAIN
inst[15] => imme[15]~reg0.DATAIN
inst[16] => rt[0]~reg0.DATAIN
inst[17] => rt[1]~reg0.DATAIN
inst[18] => rt[2]~reg0.DATAIN
inst[19] => rt[3]~reg0.DATAIN
inst[20] => rt[4]~reg0.DATAIN
inst[21] => rs[0]~reg0.DATAIN
inst[22] => rs[1]~reg0.DATAIN
inst[23] => rs[2]~reg0.DATAIN
inst[24] => rs[3]~reg0.DATAIN
inst[25] => rs[4]~reg0.DATAIN
inst[26] => opcode[0]~reg0.DATAIN
inst[27] => opcode[1]~reg0.DATAIN
inst[28] => opcode[2]~reg0.DATAIN
inst[29] => opcode[3]~reg0.DATAIN
inst[30] => opcode[4]~reg0.DATAIN
inst[31] => opcode[5]~reg0.DATAIN
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= opcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= opcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[0] <= imme[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[1] <= imme[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[2] <= imme[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[3] <= imme[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[4] <= imme[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[5] <= imme[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[6] <= imme[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[7] <= imme[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[8] <= imme[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[9] <= imme[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[10] <= imme[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[11] <= imme[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[12] <= imme[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[13] <= imme[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[14] <= imme[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imme[15] <= imme[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irWrite => imme[8]~reg0.ENA
irWrite => imme[7]~reg0.ENA
irWrite => imme[6]~reg0.ENA
irWrite => imme[5]~reg0.ENA
irWrite => imme[4]~reg0.ENA
irWrite => imme[3]~reg0.ENA
irWrite => imme[2]~reg0.ENA
irWrite => imme[1]~reg0.ENA
irWrite => imme[0]~reg0.ENA
irWrite => imme[9]~reg0.ENA
irWrite => imme[10]~reg0.ENA
irWrite => imme[11]~reg0.ENA
irWrite => imme[12]~reg0.ENA
irWrite => imme[13]~reg0.ENA
irWrite => imme[14]~reg0.ENA
irWrite => imme[15]~reg0.ENA
irWrite => rt[0]~reg0.ENA
irWrite => rt[1]~reg0.ENA
irWrite => rt[2]~reg0.ENA
irWrite => rt[3]~reg0.ENA
irWrite => rt[4]~reg0.ENA
irWrite => rs[0]~reg0.ENA
irWrite => rs[1]~reg0.ENA
irWrite => rs[2]~reg0.ENA
irWrite => rs[3]~reg0.ENA
irWrite => rs[4]~reg0.ENA
irWrite => opcode[0]~reg0.ENA
irWrite => opcode[1]~reg0.ENA
irWrite => opcode[2]~reg0.ENA
irWrite => opcode[3]~reg0.ENA
irWrite => opcode[4]~reg0.ENA
irWrite => opcode[5]~reg0.ENA
clk => imme[0]~reg0.CLK
clk => imme[1]~reg0.CLK
clk => imme[2]~reg0.CLK
clk => imme[3]~reg0.CLK
clk => imme[4]~reg0.CLK
clk => imme[5]~reg0.CLK
clk => imme[6]~reg0.CLK
clk => imme[7]~reg0.CLK
clk => imme[8]~reg0.CLK
clk => imme[9]~reg0.CLK
clk => imme[10]~reg0.CLK
clk => imme[11]~reg0.CLK
clk => imme[12]~reg0.CLK
clk => imme[13]~reg0.CLK
clk => imme[14]~reg0.CLK
clk => imme[15]~reg0.CLK
clk => rt[0]~reg0.CLK
clk => rt[1]~reg0.CLK
clk => rt[2]~reg0.CLK
clk => rt[3]~reg0.CLK
clk => rt[4]~reg0.CLK
clk => rs[0]~reg0.CLK
clk => rs[1]~reg0.CLK
clk => rs[2]~reg0.CLK
clk => rs[3]~reg0.CLK
clk => rs[4]~reg0.CLK
clk => opcode[0]~reg0.CLK
clk => opcode[1]~reg0.CLK
clk => opcode[2]~reg0.CLK
clk => opcode[3]~reg0.CLK
clk => opcode[4]~reg0.CLK
clk => opcode[5]~reg0.CLK


|CPMath|registers:banco
readReg1[0] => register.RADDR
readReg1[1] => register.RADDR1
readReg1[2] => register.RADDR2
readReg1[3] => register.RADDR3
readReg1[4] => register.RADDR4
readReg2[0] => register.PORTBRADDR
readReg2[1] => register.PORTBRADDR1
readReg2[2] => register.PORTBRADDR2
readReg2[3] => register.PORTBRADDR3
readReg2[4] => register.PORTBRADDR4
writeReg[0] => WideOr0.IN0
writeReg[0] => register.waddr_a[0].DATAIN
writeReg[0] => register.WADDR
writeReg[1] => WideOr0.IN1
writeReg[1] => register.waddr_a[1].DATAIN
writeReg[1] => register.WADDR1
writeReg[2] => WideOr0.IN2
writeReg[2] => register.waddr_a[2].DATAIN
writeReg[2] => register.WADDR2
writeReg[3] => WideOr0.IN3
writeReg[3] => register.waddr_a[3].DATAIN
writeReg[3] => register.WADDR3
writeReg[4] => WideOr0.IN4
writeReg[4] => register.waddr_a[4].DATAIN
writeReg[4] => register.WADDR4
writeData[0] => register.data_a[0].DATAIN
writeData[0] => register.DATAIN
writeData[1] => register.data_a[1].DATAIN
writeData[1] => register.DATAIN1
writeData[2] => register.data_a[2].DATAIN
writeData[2] => register.DATAIN2
writeData[3] => register.data_a[3].DATAIN
writeData[3] => register.DATAIN3
writeData[4] => register.data_a[4].DATAIN
writeData[4] => register.DATAIN4
writeData[5] => register.data_a[5].DATAIN
writeData[5] => register.DATAIN5
writeData[6] => register.data_a[6].DATAIN
writeData[6] => register.DATAIN6
writeData[7] => register.data_a[7].DATAIN
writeData[7] => register.DATAIN7
writeData[8] => register.data_a[8].DATAIN
writeData[8] => register.DATAIN8
writeData[9] => register.data_a[9].DATAIN
writeData[9] => register.DATAIN9
writeData[10] => register.data_a[10].DATAIN
writeData[10] => register.DATAIN10
writeData[11] => register.data_a[11].DATAIN
writeData[11] => register.DATAIN11
writeData[12] => register.data_a[12].DATAIN
writeData[12] => register.DATAIN12
writeData[13] => register.data_a[13].DATAIN
writeData[13] => register.DATAIN13
writeData[14] => register.data_a[14].DATAIN
writeData[14] => register.DATAIN14
writeData[15] => register.data_a[15].DATAIN
writeData[15] => register.DATAIN15
writeData[16] => register.data_a[16].DATAIN
writeData[16] => register.DATAIN16
writeData[17] => register.data_a[17].DATAIN
writeData[17] => register.DATAIN17
writeData[18] => register.data_a[18].DATAIN
writeData[18] => register.DATAIN18
writeData[19] => register.data_a[19].DATAIN
writeData[19] => register.DATAIN19
writeData[20] => register.data_a[20].DATAIN
writeData[20] => register.DATAIN20
writeData[21] => register.data_a[21].DATAIN
writeData[21] => register.DATAIN21
writeData[22] => register.data_a[22].DATAIN
writeData[22] => register.DATAIN22
writeData[23] => register.data_a[23].DATAIN
writeData[23] => register.DATAIN23
writeData[24] => register.data_a[24].DATAIN
writeData[24] => register.DATAIN24
writeData[25] => register.data_a[25].DATAIN
writeData[25] => register.DATAIN25
writeData[26] => register.data_a[26].DATAIN
writeData[26] => register.DATAIN26
writeData[27] => register.data_a[27].DATAIN
writeData[27] => register.DATAIN27
writeData[28] => register.data_a[28].DATAIN
writeData[28] => register.DATAIN28
writeData[29] => register.data_a[29].DATAIN
writeData[29] => register.DATAIN29
writeData[30] => register.data_a[30].DATAIN
writeData[30] => register.DATAIN30
writeData[31] => register.data_a[31].DATAIN
writeData[31] => register.DATAIN31
regA[0] <= register.DATAOUT
regA[1] <= register.DATAOUT1
regA[2] <= register.DATAOUT2
regA[3] <= register.DATAOUT3
regA[4] <= register.DATAOUT4
regA[5] <= register.DATAOUT5
regA[6] <= register.DATAOUT6
regA[7] <= register.DATAOUT7
regA[8] <= register.DATAOUT8
regA[9] <= register.DATAOUT9
regA[10] <= register.DATAOUT10
regA[11] <= register.DATAOUT11
regA[12] <= register.DATAOUT12
regA[13] <= register.DATAOUT13
regA[14] <= register.DATAOUT14
regA[15] <= register.DATAOUT15
regA[16] <= register.DATAOUT16
regA[17] <= register.DATAOUT17
regA[18] <= register.DATAOUT18
regA[19] <= register.DATAOUT19
regA[20] <= register.DATAOUT20
regA[21] <= register.DATAOUT21
regA[22] <= register.DATAOUT22
regA[23] <= register.DATAOUT23
regA[24] <= register.DATAOUT24
regA[25] <= register.DATAOUT25
regA[26] <= register.DATAOUT26
regA[27] <= register.DATAOUT27
regA[28] <= register.DATAOUT28
regA[29] <= register.DATAOUT29
regA[30] <= register.DATAOUT30
regA[31] <= register.DATAOUT31
regB[0] <= register.PORTBDATAOUT
regB[1] <= register.PORTBDATAOUT1
regB[2] <= register.PORTBDATAOUT2
regB[3] <= register.PORTBDATAOUT3
regB[4] <= register.PORTBDATAOUT4
regB[5] <= register.PORTBDATAOUT5
regB[6] <= register.PORTBDATAOUT6
regB[7] <= register.PORTBDATAOUT7
regB[8] <= register.PORTBDATAOUT8
regB[9] <= register.PORTBDATAOUT9
regB[10] <= register.PORTBDATAOUT10
regB[11] <= register.PORTBDATAOUT11
regB[12] <= register.PORTBDATAOUT12
regB[13] <= register.PORTBDATAOUT13
regB[14] <= register.PORTBDATAOUT14
regB[15] <= register.PORTBDATAOUT15
regB[16] <= register.PORTBDATAOUT16
regB[17] <= register.PORTBDATAOUT17
regB[18] <= register.PORTBDATAOUT18
regB[19] <= register.PORTBDATAOUT19
regB[20] <= register.PORTBDATAOUT20
regB[21] <= register.PORTBDATAOUT21
regB[22] <= register.PORTBDATAOUT22
regB[23] <= register.PORTBDATAOUT23
regB[24] <= register.PORTBDATAOUT24
regB[25] <= register.PORTBDATAOUT25
regB[26] <= register.PORTBDATAOUT26
regB[27] <= register.PORTBDATAOUT27
regB[28] <= register.PORTBDATAOUT28
regB[29] <= register.PORTBDATAOUT29
regB[30] <= register.PORTBDATAOUT30
regB[31] <= register.PORTBDATAOUT31
regWrite => ~NO_FANOUT~
clk => register.we_a.CLK
clk => register.waddr_a[4].CLK
clk => register.waddr_a[3].CLK
clk => register.waddr_a[2].CLK
clk => register.waddr_a[1].CLK
clk => register.waddr_a[0].CLK
clk => register.data_a[31].CLK
clk => register.data_a[30].CLK
clk => register.data_a[29].CLK
clk => register.data_a[28].CLK
clk => register.data_a[27].CLK
clk => register.data_a[26].CLK
clk => register.data_a[25].CLK
clk => register.data_a[24].CLK
clk => register.data_a[23].CLK
clk => register.data_a[22].CLK
clk => register.data_a[21].CLK
clk => register.data_a[20].CLK
clk => register.data_a[19].CLK
clk => register.data_a[18].CLK
clk => register.data_a[17].CLK
clk => register.data_a[16].CLK
clk => register.data_a[15].CLK
clk => register.data_a[14].CLK
clk => register.data_a[13].CLK
clk => register.data_a[12].CLK
clk => register.data_a[11].CLK
clk => register.data_a[10].CLK
clk => register.data_a[9].CLK
clk => register.data_a[8].CLK
clk => register.data_a[7].CLK
clk => register.data_a[6].CLK
clk => register.data_a[5].CLK
clk => register.data_a[4].CLK
clk => register.data_a[3].CLK
clk => register.data_a[2].CLK
clk => register.data_a[1].CLK
clk => register.data_a[0].CLK
clk => register.CLK0


|CPMath|GPR:A
_input[0] => output_[0].DATAIN
_input[1] => output_[1].DATAIN
_input[2] => output_[2].DATAIN
_input[3] => output_[3].DATAIN
_input[4] => output_[4].DATAIN
_input[5] => output_[5].DATAIN
_input[6] => output_[6].DATAIN
_input[7] => output_[7].DATAIN
_input[8] => output_[8].DATAIN
_input[9] => output_[9].DATAIN
_input[10] => output_[10].DATAIN
_input[11] => output_[11].DATAIN
_input[12] => output_[12].DATAIN
_input[13] => output_[13].DATAIN
_input[14] => output_[14].DATAIN
_input[15] => output_[15].DATAIN
_input[16] => output_[16].DATAIN
_input[17] => output_[17].DATAIN
_input[18] => output_[18].DATAIN
_input[19] => output_[19].DATAIN
_input[20] => output_[20].DATAIN
_input[21] => output_[21].DATAIN
_input[22] => output_[22].DATAIN
_input[23] => output_[23].DATAIN
_input[24] => output_[24].DATAIN
_input[25] => output_[25].DATAIN
_input[26] => output_[26].DATAIN
_input[27] => output_[27].DATAIN
_input[28] => output_[28].DATAIN
_input[29] => output_[29].DATAIN
_input[30] => output_[30].DATAIN
_input[31] => output_[31].DATAIN
output_[0] <= _input[0].DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= _input[1].DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= _input[2].DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= _input[3].DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= _input[4].DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= _input[5].DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= _input[6].DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= _input[7].DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= _input[8].DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= _input[9].DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= _input[10].DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= _input[11].DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= _input[12].DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= _input[13].DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= _input[14].DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= _input[16].DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= _input[17].DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= _input[18].DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= _input[19].DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= _input[20].DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= _input[21].DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= _input[22].DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= _input[23].DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= _input[24].DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= _input[25].DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= _input[26].DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= _input[27].DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= _input[28].DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= _input[29].DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= _input[30].DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= _input[31].DB_MAX_OUTPUT_PORT_TYPE


|CPMath|GPR:B
_input[0] => output_[0].DATAIN
_input[1] => output_[1].DATAIN
_input[2] => output_[2].DATAIN
_input[3] => output_[3].DATAIN
_input[4] => output_[4].DATAIN
_input[5] => output_[5].DATAIN
_input[6] => output_[6].DATAIN
_input[7] => output_[7].DATAIN
_input[8] => output_[8].DATAIN
_input[9] => output_[9].DATAIN
_input[10] => output_[10].DATAIN
_input[11] => output_[11].DATAIN
_input[12] => output_[12].DATAIN
_input[13] => output_[13].DATAIN
_input[14] => output_[14].DATAIN
_input[15] => output_[15].DATAIN
_input[16] => output_[16].DATAIN
_input[17] => output_[17].DATAIN
_input[18] => output_[18].DATAIN
_input[19] => output_[19].DATAIN
_input[20] => output_[20].DATAIN
_input[21] => output_[21].DATAIN
_input[22] => output_[22].DATAIN
_input[23] => output_[23].DATAIN
_input[24] => output_[24].DATAIN
_input[25] => output_[25].DATAIN
_input[26] => output_[26].DATAIN
_input[27] => output_[27].DATAIN
_input[28] => output_[28].DATAIN
_input[29] => output_[29].DATAIN
_input[30] => output_[30].DATAIN
_input[31] => output_[31].DATAIN
output_[0] <= _input[0].DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= _input[1].DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= _input[2].DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= _input[3].DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= _input[4].DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= _input[5].DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= _input[6].DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= _input[7].DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= _input[8].DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= _input[9].DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= _input[10].DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= _input[11].DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= _input[12].DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= _input[13].DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= _input[14].DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= _input[16].DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= _input[17].DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= _input[18].DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= _input[19].DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= _input[20].DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= _input[21].DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= _input[22].DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= _input[23].DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= _input[24].DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= _input[25].DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= _input[26].DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= _input[27].DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= _input[28].DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= _input[29].DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= _input[30].DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= _input[31].DB_MAX_OUTPUT_PORT_TYPE


|CPMath|mux32:muxA
_input0[0] => output_.DATAA
_input0[1] => output_.DATAA
_input0[2] => output_.DATAA
_input0[3] => output_.DATAA
_input0[4] => output_.DATAA
_input0[5] => output_.DATAA
_input0[6] => output_.DATAA
_input0[7] => output_.DATAA
_input0[8] => output_.DATAA
_input0[9] => output_.DATAA
_input0[10] => output_.DATAA
_input0[11] => output_.DATAA
_input0[12] => output_.DATAA
_input0[13] => output_.DATAA
_input0[14] => output_.DATAA
_input0[15] => output_.DATAA
_input0[16] => output_.DATAA
_input0[17] => output_.DATAA
_input0[18] => output_.DATAA
_input0[19] => output_.DATAA
_input0[20] => output_.DATAA
_input0[21] => output_.DATAA
_input0[22] => output_.DATAA
_input0[23] => output_.DATAA
_input0[24] => output_.DATAA
_input0[25] => output_.DATAA
_input0[26] => output_.DATAA
_input0[27] => output_.DATAA
_input0[28] => output_.DATAA
_input0[29] => output_.DATAA
_input0[30] => output_.DATAA
_input0[31] => output_.DATAA
_input1[0] => output_.DATAB
_input1[1] => output_.DATAB
_input1[2] => output_.DATAB
_input1[3] => output_.DATAB
_input1[4] => output_.DATAB
_input1[5] => output_.DATAB
_input1[6] => output_.DATAB
_input1[7] => output_.DATAB
_input1[8] => output_.DATAB
_input1[9] => output_.DATAB
_input1[10] => output_.DATAB
_input1[11] => output_.DATAB
_input1[12] => output_.DATAB
_input1[13] => output_.DATAB
_input1[14] => output_.DATAB
_input1[15] => output_.DATAB
_input1[16] => output_.DATAB
_input1[17] => output_.DATAB
_input1[18] => output_.DATAB
_input1[19] => output_.DATAB
_input1[20] => output_.DATAB
_input1[21] => output_.DATAB
_input1[22] => output_.DATAB
_input1[23] => output_.DATAB
_input1[24] => output_.DATAB
_input1[25] => output_.DATAB
_input1[26] => output_.DATAB
_input1[27] => output_.DATAB
_input1[28] => output_.DATAB
_input1[29] => output_.DATAB
_input1[30] => output_.DATAB
_input1[31] => output_.DATAB
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
output_[0] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= output_.DB_MAX_OUTPUT_PORT_TYPE


|CPMath|mux32B:muxB
_input0[0] => Mux31.IN0
_input0[1] => Mux30.IN0
_input0[2] => Mux29.IN0
_input0[3] => Mux28.IN0
_input0[4] => Mux27.IN0
_input0[5] => Mux26.IN0
_input0[6] => Mux25.IN0
_input0[7] => Mux24.IN0
_input0[8] => Mux23.IN0
_input0[9] => Mux22.IN0
_input0[10] => Mux21.IN0
_input0[11] => Mux20.IN0
_input0[12] => Mux19.IN0
_input0[13] => Mux18.IN0
_input0[14] => Mux17.IN0
_input0[15] => Mux16.IN0
_input0[16] => Mux15.IN0
_input0[17] => Mux14.IN0
_input0[18] => Mux13.IN0
_input0[19] => Mux12.IN0
_input0[20] => Mux11.IN0
_input0[21] => Mux10.IN0
_input0[22] => Mux9.IN0
_input0[23] => Mux8.IN0
_input0[24] => Mux7.IN0
_input0[25] => Mux6.IN0
_input0[26] => Mux5.IN0
_input0[27] => Mux4.IN0
_input0[28] => Mux3.IN0
_input0[29] => Mux2.IN0
_input0[30] => Mux1.IN0
_input0[31] => Mux0.IN0
_input1[0] => Mux31.IN1
_input1[1] => Mux30.IN1
_input1[2] => Mux29.IN1
_input1[3] => Mux28.IN1
_input1[4] => Mux27.IN1
_input1[5] => Mux26.IN1
_input1[6] => Mux25.IN1
_input1[7] => Mux24.IN1
_input1[8] => Mux23.IN1
_input1[9] => Mux22.IN1
_input1[10] => Mux21.IN1
_input1[11] => Mux20.IN1
_input1[12] => Mux19.IN1
_input1[13] => Mux18.IN1
_input1[14] => Mux17.IN1
_input1[15] => Mux16.IN1
_input1[16] => Mux15.IN1
_input1[17] => Mux14.IN1
_input1[18] => Mux13.IN1
_input1[19] => Mux12.IN1
_input1[20] => Mux11.IN1
_input1[21] => Mux10.IN1
_input1[22] => Mux9.IN1
_input1[23] => Mux8.IN1
_input1[24] => Mux7.IN1
_input1[25] => Mux6.IN1
_input1[26] => Mux5.IN1
_input1[27] => Mux4.IN1
_input1[28] => Mux3.IN1
_input1[29] => Mux2.IN1
_input1[30] => Mux1.IN1
_input1[31] => Mux0.IN1
_input2[0] => Mux31.IN2
_input2[1] => Mux30.IN2
_input2[2] => Mux29.IN2
_input2[3] => Mux28.IN2
_input2[4] => Mux27.IN2
_input2[5] => Mux26.IN2
_input2[6] => Mux25.IN2
_input2[7] => Mux24.IN2
_input2[8] => Mux23.IN2
_input2[9] => Mux22.IN2
_input2[10] => Mux21.IN2
_input2[11] => Mux20.IN2
_input2[12] => Mux19.IN2
_input2[13] => Mux18.IN2
_input2[14] => Mux17.IN2
_input2[15] => Mux16.IN2
_input2[16] => Mux15.IN2
_input2[17] => Mux14.IN2
_input2[18] => Mux13.IN2
_input2[19] => Mux12.IN2
_input2[20] => Mux11.IN2
_input2[21] => Mux10.IN2
_input2[22] => Mux9.IN2
_input2[23] => Mux8.IN2
_input2[24] => Mux7.IN2
_input2[25] => Mux6.IN2
_input2[26] => Mux5.IN2
_input2[27] => Mux4.IN2
_input2[28] => Mux3.IN2
_input2[29] => Mux2.IN2
_input2[30] => Mux1.IN2
_input2[31] => Mux0.IN2
_input3[0] => Mux31.IN3
_input3[1] => Mux30.IN3
_input3[2] => Mux29.IN3
_input3[3] => Mux28.IN3
_input3[4] => Mux27.IN3
_input3[5] => Mux26.IN3
_input3[6] => Mux25.IN3
_input3[7] => Mux24.IN3
_input3[8] => Mux23.IN3
_input3[9] => Mux22.IN3
_input3[10] => Mux21.IN3
_input3[11] => Mux20.IN3
_input3[12] => Mux19.IN3
_input3[13] => Mux18.IN3
_input3[14] => Mux17.IN3
_input3[15] => Mux16.IN3
_input3[16] => Mux15.IN3
_input3[17] => Mux14.IN3
_input3[18] => Mux13.IN3
_input3[19] => Mux12.IN3
_input3[20] => Mux11.IN3
_input3[21] => Mux10.IN3
_input3[22] => Mux9.IN3
_input3[23] => Mux8.IN3
_input3[24] => Mux7.IN3
_input3[25] => Mux6.IN3
_input3[26] => Mux5.IN3
_input3[27] => Mux4.IN3
_input3[28] => Mux3.IN3
_input3[29] => Mux2.IN3
_input3[30] => Mux1.IN3
_input3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
output_[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPMath|ALU:ula
regA[0] => Add0.IN32
regA[0] => Div0.IN31
regA[0] => Mod0.IN31
regA[0] => Mult0.IN31
regA[0] => WideNor0.IN0
regA[0] => WideOr0.IN0
regA[0] => LessThan0.IN32
regA[0] => LessThan1.IN32
regA[0] => ShiftLeft0.IN32
regA[0] => ShiftRight0.IN32
regA[0] => LessThan2.IN32
regA[0] => LessThan3.IN32
regA[0] => Add1.IN64
regA[0] => result.IN0
regA[0] => Mux31.IN18
regA[0] => Mux31.IN19
regA[0] => Mux31.IN20
regA[0] => Mux31.IN21
regA[0] => Mux31.IN22
regA[0] => Mux31.IN23
regA[0] => Mux31.IN24
regA[0] => Mux31.IN25
regA[0] => Mux31.IN26
regA[0] => Mux31.IN27
regA[0] => Mux31.IN28
regA[0] => Mux31.IN29
regA[0] => Mux31.IN30
regA[0] => Mux31.IN31
regA[0] => Mux31.IN32
regA[0] => Mux31.IN33
regA[0] => Mux31.IN34
regA[0] => Mux31.IN35
regA[0] => Mux31.IN36
regA[0] => Mux31.IN37
regA[0] => Mux31.IN38
regA[0] => Mux31.IN39
regA[0] => Mux31.IN40
regA[0] => Mux31.IN41
regA[0] => Mux31.IN42
regA[0] => Mux31.IN43
regA[0] => Mux31.IN44
regA[0] => Mux31.IN45
regA[0] => Mux31.IN46
regA[0] => Mux31.IN47
regA[0] => Mux31.IN48
regA[0] => Mux31.IN49
regA[0] => Mux31.IN50
regA[0] => Mux31.IN51
regA[0] => Mux31.IN52
regA[0] => Mux31.IN53
regA[0] => Mux31.IN54
regA[0] => Mux31.IN55
regA[0] => Mux31.IN56
regA[0] => Mux31.IN57
regA[0] => Mux31.IN58
regA[0] => Mux31.IN59
regA[0] => Mux31.IN60
regA[0] => Mux31.IN61
regA[0] => Mux31.IN62
regA[0] => Mux31.IN63
regA[1] => Add0.IN31
regA[1] => Div0.IN30
regA[1] => Mod0.IN30
regA[1] => Mult0.IN30
regA[1] => WideNor0.IN1
regA[1] => WideOr0.IN1
regA[1] => LessThan0.IN31
regA[1] => LessThan1.IN31
regA[1] => ShiftLeft0.IN31
regA[1] => ShiftRight0.IN31
regA[1] => LessThan2.IN31
regA[1] => LessThan3.IN31
regA[1] => Add1.IN63
regA[1] => result.IN0
regA[1] => Mux30.IN18
regA[1] => Mux30.IN19
regA[1] => Mux30.IN20
regA[1] => Mux30.IN21
regA[1] => Mux30.IN22
regA[1] => Mux30.IN23
regA[1] => Mux30.IN24
regA[1] => Mux30.IN25
regA[1] => Mux30.IN26
regA[1] => Mux30.IN27
regA[1] => Mux30.IN28
regA[1] => Mux30.IN29
regA[1] => Mux30.IN30
regA[1] => Mux30.IN31
regA[1] => Mux30.IN32
regA[1] => Mux30.IN33
regA[1] => Mux30.IN34
regA[1] => Mux30.IN35
regA[1] => Mux30.IN36
regA[1] => Mux30.IN37
regA[1] => Mux30.IN38
regA[1] => Mux30.IN39
regA[1] => Mux30.IN40
regA[1] => Mux30.IN41
regA[1] => Mux30.IN42
regA[1] => Mux30.IN43
regA[1] => Mux30.IN44
regA[1] => Mux30.IN45
regA[1] => Mux30.IN46
regA[1] => Mux30.IN47
regA[1] => Mux30.IN48
regA[1] => Mux30.IN49
regA[1] => Mux30.IN50
regA[1] => Mux30.IN51
regA[1] => Mux30.IN52
regA[1] => Mux30.IN53
regA[1] => Mux30.IN54
regA[1] => Mux30.IN55
regA[1] => Mux30.IN56
regA[1] => Mux30.IN57
regA[1] => Mux30.IN58
regA[1] => Mux30.IN59
regA[1] => Mux30.IN60
regA[1] => Mux30.IN61
regA[1] => Mux30.IN62
regA[1] => Mux30.IN63
regA[2] => Add0.IN30
regA[2] => Div0.IN29
regA[2] => Mod0.IN29
regA[2] => Mult0.IN29
regA[2] => WideNor0.IN2
regA[2] => WideOr0.IN2
regA[2] => LessThan0.IN30
regA[2] => LessThan1.IN30
regA[2] => ShiftLeft0.IN30
regA[2] => ShiftRight0.IN30
regA[2] => LessThan2.IN30
regA[2] => LessThan3.IN30
regA[2] => Add1.IN62
regA[2] => result.IN0
regA[2] => Mux29.IN18
regA[2] => Mux29.IN19
regA[2] => Mux29.IN20
regA[2] => Mux29.IN21
regA[2] => Mux29.IN22
regA[2] => Mux29.IN23
regA[2] => Mux29.IN24
regA[2] => Mux29.IN25
regA[2] => Mux29.IN26
regA[2] => Mux29.IN27
regA[2] => Mux29.IN28
regA[2] => Mux29.IN29
regA[2] => Mux29.IN30
regA[2] => Mux29.IN31
regA[2] => Mux29.IN32
regA[2] => Mux29.IN33
regA[2] => Mux29.IN34
regA[2] => Mux29.IN35
regA[2] => Mux29.IN36
regA[2] => Mux29.IN37
regA[2] => Mux29.IN38
regA[2] => Mux29.IN39
regA[2] => Mux29.IN40
regA[2] => Mux29.IN41
regA[2] => Mux29.IN42
regA[2] => Mux29.IN43
regA[2] => Mux29.IN44
regA[2] => Mux29.IN45
regA[2] => Mux29.IN46
regA[2] => Mux29.IN47
regA[2] => Mux29.IN48
regA[2] => Mux29.IN49
regA[2] => Mux29.IN50
regA[2] => Mux29.IN51
regA[2] => Mux29.IN52
regA[2] => Mux29.IN53
regA[2] => Mux29.IN54
regA[2] => Mux29.IN55
regA[2] => Mux29.IN56
regA[2] => Mux29.IN57
regA[2] => Mux29.IN58
regA[2] => Mux29.IN59
regA[2] => Mux29.IN60
regA[2] => Mux29.IN61
regA[2] => Mux29.IN62
regA[2] => Mux29.IN63
regA[3] => Add0.IN29
regA[3] => Div0.IN28
regA[3] => Mod0.IN28
regA[3] => Mult0.IN28
regA[3] => WideNor0.IN3
regA[3] => WideOr0.IN3
regA[3] => LessThan0.IN29
regA[3] => LessThan1.IN29
regA[3] => ShiftLeft0.IN29
regA[3] => ShiftRight0.IN29
regA[3] => LessThan2.IN29
regA[3] => LessThan3.IN29
regA[3] => Add1.IN61
regA[3] => result.IN0
regA[3] => Mux28.IN18
regA[3] => Mux28.IN19
regA[3] => Mux28.IN20
regA[3] => Mux28.IN21
regA[3] => Mux28.IN22
regA[3] => Mux28.IN23
regA[3] => Mux28.IN24
regA[3] => Mux28.IN25
regA[3] => Mux28.IN26
regA[3] => Mux28.IN27
regA[3] => Mux28.IN28
regA[3] => Mux28.IN29
regA[3] => Mux28.IN30
regA[3] => Mux28.IN31
regA[3] => Mux28.IN32
regA[3] => Mux28.IN33
regA[3] => Mux28.IN34
regA[3] => Mux28.IN35
regA[3] => Mux28.IN36
regA[3] => Mux28.IN37
regA[3] => Mux28.IN38
regA[3] => Mux28.IN39
regA[3] => Mux28.IN40
regA[3] => Mux28.IN41
regA[3] => Mux28.IN42
regA[3] => Mux28.IN43
regA[3] => Mux28.IN44
regA[3] => Mux28.IN45
regA[3] => Mux28.IN46
regA[3] => Mux28.IN47
regA[3] => Mux28.IN48
regA[3] => Mux28.IN49
regA[3] => Mux28.IN50
regA[3] => Mux28.IN51
regA[3] => Mux28.IN52
regA[3] => Mux28.IN53
regA[3] => Mux28.IN54
regA[3] => Mux28.IN55
regA[3] => Mux28.IN56
regA[3] => Mux28.IN57
regA[3] => Mux28.IN58
regA[3] => Mux28.IN59
regA[3] => Mux28.IN60
regA[3] => Mux28.IN61
regA[3] => Mux28.IN62
regA[3] => Mux28.IN63
regA[4] => Add0.IN28
regA[4] => Div0.IN27
regA[4] => Mod0.IN27
regA[4] => Mult0.IN27
regA[4] => WideNor0.IN4
regA[4] => WideOr0.IN4
regA[4] => LessThan0.IN28
regA[4] => LessThan1.IN28
regA[4] => ShiftLeft0.IN28
regA[4] => ShiftRight0.IN28
regA[4] => LessThan2.IN28
regA[4] => LessThan3.IN28
regA[4] => Add1.IN60
regA[4] => result.IN0
regA[4] => Mux27.IN18
regA[4] => Mux27.IN19
regA[4] => Mux27.IN20
regA[4] => Mux27.IN21
regA[4] => Mux27.IN22
regA[4] => Mux27.IN23
regA[4] => Mux27.IN24
regA[4] => Mux27.IN25
regA[4] => Mux27.IN26
regA[4] => Mux27.IN27
regA[4] => Mux27.IN28
regA[4] => Mux27.IN29
regA[4] => Mux27.IN30
regA[4] => Mux27.IN31
regA[4] => Mux27.IN32
regA[4] => Mux27.IN33
regA[4] => Mux27.IN34
regA[4] => Mux27.IN35
regA[4] => Mux27.IN36
regA[4] => Mux27.IN37
regA[4] => Mux27.IN38
regA[4] => Mux27.IN39
regA[4] => Mux27.IN40
regA[4] => Mux27.IN41
regA[4] => Mux27.IN42
regA[4] => Mux27.IN43
regA[4] => Mux27.IN44
regA[4] => Mux27.IN45
regA[4] => Mux27.IN46
regA[4] => Mux27.IN47
regA[4] => Mux27.IN48
regA[4] => Mux27.IN49
regA[4] => Mux27.IN50
regA[4] => Mux27.IN51
regA[4] => Mux27.IN52
regA[4] => Mux27.IN53
regA[4] => Mux27.IN54
regA[4] => Mux27.IN55
regA[4] => Mux27.IN56
regA[4] => Mux27.IN57
regA[4] => Mux27.IN58
regA[4] => Mux27.IN59
regA[4] => Mux27.IN60
regA[4] => Mux27.IN61
regA[4] => Mux27.IN62
regA[4] => Mux27.IN63
regA[5] => Add0.IN27
regA[5] => Div0.IN26
regA[5] => Mod0.IN26
regA[5] => Mult0.IN26
regA[5] => WideNor0.IN5
regA[5] => WideOr0.IN5
regA[5] => LessThan0.IN27
regA[5] => LessThan1.IN27
regA[5] => ShiftLeft0.IN27
regA[5] => ShiftRight0.IN27
regA[5] => LessThan2.IN27
regA[5] => LessThan3.IN27
regA[5] => Add1.IN59
regA[5] => result.IN0
regA[5] => Mux26.IN18
regA[5] => Mux26.IN19
regA[5] => Mux26.IN20
regA[5] => Mux26.IN21
regA[5] => Mux26.IN22
regA[5] => Mux26.IN23
regA[5] => Mux26.IN24
regA[5] => Mux26.IN25
regA[5] => Mux26.IN26
regA[5] => Mux26.IN27
regA[5] => Mux26.IN28
regA[5] => Mux26.IN29
regA[5] => Mux26.IN30
regA[5] => Mux26.IN31
regA[5] => Mux26.IN32
regA[5] => Mux26.IN33
regA[5] => Mux26.IN34
regA[5] => Mux26.IN35
regA[5] => Mux26.IN36
regA[5] => Mux26.IN37
regA[5] => Mux26.IN38
regA[5] => Mux26.IN39
regA[5] => Mux26.IN40
regA[5] => Mux26.IN41
regA[5] => Mux26.IN42
regA[5] => Mux26.IN43
regA[5] => Mux26.IN44
regA[5] => Mux26.IN45
regA[5] => Mux26.IN46
regA[5] => Mux26.IN47
regA[5] => Mux26.IN48
regA[5] => Mux26.IN49
regA[5] => Mux26.IN50
regA[5] => Mux26.IN51
regA[5] => Mux26.IN52
regA[5] => Mux26.IN53
regA[5] => Mux26.IN54
regA[5] => Mux26.IN55
regA[5] => Mux26.IN56
regA[5] => Mux26.IN57
regA[5] => Mux26.IN58
regA[5] => Mux26.IN59
regA[5] => Mux26.IN60
regA[5] => Mux26.IN61
regA[5] => Mux26.IN62
regA[5] => Mux26.IN63
regA[6] => Add0.IN26
regA[6] => Div0.IN25
regA[6] => Mod0.IN25
regA[6] => Mult0.IN25
regA[6] => WideNor0.IN6
regA[6] => WideOr0.IN6
regA[6] => LessThan0.IN26
regA[6] => LessThan1.IN26
regA[6] => ShiftLeft0.IN26
regA[6] => ShiftRight0.IN26
regA[6] => LessThan2.IN26
regA[6] => LessThan3.IN26
regA[6] => Add1.IN58
regA[6] => result.IN0
regA[6] => Mux25.IN18
regA[6] => Mux25.IN19
regA[6] => Mux25.IN20
regA[6] => Mux25.IN21
regA[6] => Mux25.IN22
regA[6] => Mux25.IN23
regA[6] => Mux25.IN24
regA[6] => Mux25.IN25
regA[6] => Mux25.IN26
regA[6] => Mux25.IN27
regA[6] => Mux25.IN28
regA[6] => Mux25.IN29
regA[6] => Mux25.IN30
regA[6] => Mux25.IN31
regA[6] => Mux25.IN32
regA[6] => Mux25.IN33
regA[6] => Mux25.IN34
regA[6] => Mux25.IN35
regA[6] => Mux25.IN36
regA[6] => Mux25.IN37
regA[6] => Mux25.IN38
regA[6] => Mux25.IN39
regA[6] => Mux25.IN40
regA[6] => Mux25.IN41
regA[6] => Mux25.IN42
regA[6] => Mux25.IN43
regA[6] => Mux25.IN44
regA[6] => Mux25.IN45
regA[6] => Mux25.IN46
regA[6] => Mux25.IN47
regA[6] => Mux25.IN48
regA[6] => Mux25.IN49
regA[6] => Mux25.IN50
regA[6] => Mux25.IN51
regA[6] => Mux25.IN52
regA[6] => Mux25.IN53
regA[6] => Mux25.IN54
regA[6] => Mux25.IN55
regA[6] => Mux25.IN56
regA[6] => Mux25.IN57
regA[6] => Mux25.IN58
regA[6] => Mux25.IN59
regA[6] => Mux25.IN60
regA[6] => Mux25.IN61
regA[6] => Mux25.IN62
regA[6] => Mux25.IN63
regA[7] => Add0.IN25
regA[7] => Div0.IN24
regA[7] => Mod0.IN24
regA[7] => Mult0.IN24
regA[7] => WideNor0.IN7
regA[7] => WideOr0.IN7
regA[7] => LessThan0.IN25
regA[7] => LessThan1.IN25
regA[7] => ShiftLeft0.IN25
regA[7] => ShiftRight0.IN25
regA[7] => LessThan2.IN25
regA[7] => LessThan3.IN25
regA[7] => Add1.IN57
regA[7] => result.IN0
regA[7] => Mux24.IN18
regA[7] => Mux24.IN19
regA[7] => Mux24.IN20
regA[7] => Mux24.IN21
regA[7] => Mux24.IN22
regA[7] => Mux24.IN23
regA[7] => Mux24.IN24
regA[7] => Mux24.IN25
regA[7] => Mux24.IN26
regA[7] => Mux24.IN27
regA[7] => Mux24.IN28
regA[7] => Mux24.IN29
regA[7] => Mux24.IN30
regA[7] => Mux24.IN31
regA[7] => Mux24.IN32
regA[7] => Mux24.IN33
regA[7] => Mux24.IN34
regA[7] => Mux24.IN35
regA[7] => Mux24.IN36
regA[7] => Mux24.IN37
regA[7] => Mux24.IN38
regA[7] => Mux24.IN39
regA[7] => Mux24.IN40
regA[7] => Mux24.IN41
regA[7] => Mux24.IN42
regA[7] => Mux24.IN43
regA[7] => Mux24.IN44
regA[7] => Mux24.IN45
regA[7] => Mux24.IN46
regA[7] => Mux24.IN47
regA[7] => Mux24.IN48
regA[7] => Mux24.IN49
regA[7] => Mux24.IN50
regA[7] => Mux24.IN51
regA[7] => Mux24.IN52
regA[7] => Mux24.IN53
regA[7] => Mux24.IN54
regA[7] => Mux24.IN55
regA[7] => Mux24.IN56
regA[7] => Mux24.IN57
regA[7] => Mux24.IN58
regA[7] => Mux24.IN59
regA[7] => Mux24.IN60
regA[7] => Mux24.IN61
regA[7] => Mux24.IN62
regA[7] => Mux24.IN63
regA[8] => Add0.IN24
regA[8] => Div0.IN23
regA[8] => Mod0.IN23
regA[8] => Mult0.IN23
regA[8] => WideNor0.IN8
regA[8] => WideOr0.IN8
regA[8] => LessThan0.IN24
regA[8] => LessThan1.IN24
regA[8] => ShiftLeft0.IN24
regA[8] => ShiftRight0.IN24
regA[8] => LessThan2.IN24
regA[8] => LessThan3.IN24
regA[8] => Add1.IN56
regA[8] => result.IN0
regA[8] => Mux23.IN18
regA[8] => Mux23.IN19
regA[8] => Mux23.IN20
regA[8] => Mux23.IN21
regA[8] => Mux23.IN22
regA[8] => Mux23.IN23
regA[8] => Mux23.IN24
regA[8] => Mux23.IN25
regA[8] => Mux23.IN26
regA[8] => Mux23.IN27
regA[8] => Mux23.IN28
regA[8] => Mux23.IN29
regA[8] => Mux23.IN30
regA[8] => Mux23.IN31
regA[8] => Mux23.IN32
regA[8] => Mux23.IN33
regA[8] => Mux23.IN34
regA[8] => Mux23.IN35
regA[8] => Mux23.IN36
regA[8] => Mux23.IN37
regA[8] => Mux23.IN38
regA[8] => Mux23.IN39
regA[8] => Mux23.IN40
regA[8] => Mux23.IN41
regA[8] => Mux23.IN42
regA[8] => Mux23.IN43
regA[8] => Mux23.IN44
regA[8] => Mux23.IN45
regA[8] => Mux23.IN46
regA[8] => Mux23.IN47
regA[8] => Mux23.IN48
regA[8] => Mux23.IN49
regA[8] => Mux23.IN50
regA[8] => Mux23.IN51
regA[8] => Mux23.IN52
regA[8] => Mux23.IN53
regA[8] => Mux23.IN54
regA[8] => Mux23.IN55
regA[8] => Mux23.IN56
regA[8] => Mux23.IN57
regA[8] => Mux23.IN58
regA[8] => Mux23.IN59
regA[8] => Mux23.IN60
regA[8] => Mux23.IN61
regA[8] => Mux23.IN62
regA[8] => Mux23.IN63
regA[9] => Add0.IN23
regA[9] => Div0.IN22
regA[9] => Mod0.IN22
regA[9] => Mult0.IN22
regA[9] => WideNor0.IN9
regA[9] => WideOr0.IN9
regA[9] => LessThan0.IN23
regA[9] => LessThan1.IN23
regA[9] => ShiftLeft0.IN23
regA[9] => ShiftRight0.IN23
regA[9] => LessThan2.IN23
regA[9] => LessThan3.IN23
regA[9] => Add1.IN55
regA[9] => result.IN0
regA[9] => Mux22.IN18
regA[9] => Mux22.IN19
regA[9] => Mux22.IN20
regA[9] => Mux22.IN21
regA[9] => Mux22.IN22
regA[9] => Mux22.IN23
regA[9] => Mux22.IN24
regA[9] => Mux22.IN25
regA[9] => Mux22.IN26
regA[9] => Mux22.IN27
regA[9] => Mux22.IN28
regA[9] => Mux22.IN29
regA[9] => Mux22.IN30
regA[9] => Mux22.IN31
regA[9] => Mux22.IN32
regA[9] => Mux22.IN33
regA[9] => Mux22.IN34
regA[9] => Mux22.IN35
regA[9] => Mux22.IN36
regA[9] => Mux22.IN37
regA[9] => Mux22.IN38
regA[9] => Mux22.IN39
regA[9] => Mux22.IN40
regA[9] => Mux22.IN41
regA[9] => Mux22.IN42
regA[9] => Mux22.IN43
regA[9] => Mux22.IN44
regA[9] => Mux22.IN45
regA[9] => Mux22.IN46
regA[9] => Mux22.IN47
regA[9] => Mux22.IN48
regA[9] => Mux22.IN49
regA[9] => Mux22.IN50
regA[9] => Mux22.IN51
regA[9] => Mux22.IN52
regA[9] => Mux22.IN53
regA[9] => Mux22.IN54
regA[9] => Mux22.IN55
regA[9] => Mux22.IN56
regA[9] => Mux22.IN57
regA[9] => Mux22.IN58
regA[9] => Mux22.IN59
regA[9] => Mux22.IN60
regA[9] => Mux22.IN61
regA[9] => Mux22.IN62
regA[9] => Mux22.IN63
regA[10] => Add0.IN22
regA[10] => Div0.IN21
regA[10] => Mod0.IN21
regA[10] => Mult0.IN21
regA[10] => WideNor0.IN10
regA[10] => WideOr0.IN10
regA[10] => LessThan0.IN22
regA[10] => LessThan1.IN22
regA[10] => ShiftLeft0.IN22
regA[10] => ShiftRight0.IN22
regA[10] => LessThan2.IN22
regA[10] => LessThan3.IN22
regA[10] => Add1.IN54
regA[10] => result.IN0
regA[10] => Mux21.IN18
regA[10] => Mux21.IN19
regA[10] => Mux21.IN20
regA[10] => Mux21.IN21
regA[10] => Mux21.IN22
regA[10] => Mux21.IN23
regA[10] => Mux21.IN24
regA[10] => Mux21.IN25
regA[10] => Mux21.IN26
regA[10] => Mux21.IN27
regA[10] => Mux21.IN28
regA[10] => Mux21.IN29
regA[10] => Mux21.IN30
regA[10] => Mux21.IN31
regA[10] => Mux21.IN32
regA[10] => Mux21.IN33
regA[10] => Mux21.IN34
regA[10] => Mux21.IN35
regA[10] => Mux21.IN36
regA[10] => Mux21.IN37
regA[10] => Mux21.IN38
regA[10] => Mux21.IN39
regA[10] => Mux21.IN40
regA[10] => Mux21.IN41
regA[10] => Mux21.IN42
regA[10] => Mux21.IN43
regA[10] => Mux21.IN44
regA[10] => Mux21.IN45
regA[10] => Mux21.IN46
regA[10] => Mux21.IN47
regA[10] => Mux21.IN48
regA[10] => Mux21.IN49
regA[10] => Mux21.IN50
regA[10] => Mux21.IN51
regA[10] => Mux21.IN52
regA[10] => Mux21.IN53
regA[10] => Mux21.IN54
regA[10] => Mux21.IN55
regA[10] => Mux21.IN56
regA[10] => Mux21.IN57
regA[10] => Mux21.IN58
regA[10] => Mux21.IN59
regA[10] => Mux21.IN60
regA[10] => Mux21.IN61
regA[10] => Mux21.IN62
regA[10] => Mux21.IN63
regA[11] => Add0.IN21
regA[11] => Div0.IN20
regA[11] => Mod0.IN20
regA[11] => Mult0.IN20
regA[11] => WideNor0.IN11
regA[11] => WideOr0.IN11
regA[11] => LessThan0.IN21
regA[11] => LessThan1.IN21
regA[11] => ShiftLeft0.IN21
regA[11] => ShiftRight0.IN21
regA[11] => LessThan2.IN21
regA[11] => LessThan3.IN21
regA[11] => Add1.IN53
regA[11] => result.IN0
regA[11] => Mux20.IN18
regA[11] => Mux20.IN19
regA[11] => Mux20.IN20
regA[11] => Mux20.IN21
regA[11] => Mux20.IN22
regA[11] => Mux20.IN23
regA[11] => Mux20.IN24
regA[11] => Mux20.IN25
regA[11] => Mux20.IN26
regA[11] => Mux20.IN27
regA[11] => Mux20.IN28
regA[11] => Mux20.IN29
regA[11] => Mux20.IN30
regA[11] => Mux20.IN31
regA[11] => Mux20.IN32
regA[11] => Mux20.IN33
regA[11] => Mux20.IN34
regA[11] => Mux20.IN35
regA[11] => Mux20.IN36
regA[11] => Mux20.IN37
regA[11] => Mux20.IN38
regA[11] => Mux20.IN39
regA[11] => Mux20.IN40
regA[11] => Mux20.IN41
regA[11] => Mux20.IN42
regA[11] => Mux20.IN43
regA[11] => Mux20.IN44
regA[11] => Mux20.IN45
regA[11] => Mux20.IN46
regA[11] => Mux20.IN47
regA[11] => Mux20.IN48
regA[11] => Mux20.IN49
regA[11] => Mux20.IN50
regA[11] => Mux20.IN51
regA[11] => Mux20.IN52
regA[11] => Mux20.IN53
regA[11] => Mux20.IN54
regA[11] => Mux20.IN55
regA[11] => Mux20.IN56
regA[11] => Mux20.IN57
regA[11] => Mux20.IN58
regA[11] => Mux20.IN59
regA[11] => Mux20.IN60
regA[11] => Mux20.IN61
regA[11] => Mux20.IN62
regA[11] => Mux20.IN63
regA[12] => Add0.IN20
regA[12] => Div0.IN19
regA[12] => Mod0.IN19
regA[12] => Mult0.IN19
regA[12] => WideNor0.IN12
regA[12] => WideOr0.IN12
regA[12] => LessThan0.IN20
regA[12] => LessThan1.IN20
regA[12] => ShiftLeft0.IN20
regA[12] => ShiftRight0.IN20
regA[12] => LessThan2.IN20
regA[12] => LessThan3.IN20
regA[12] => Add1.IN52
regA[12] => result.IN0
regA[12] => Mux19.IN18
regA[12] => Mux19.IN19
regA[12] => Mux19.IN20
regA[12] => Mux19.IN21
regA[12] => Mux19.IN22
regA[12] => Mux19.IN23
regA[12] => Mux19.IN24
regA[12] => Mux19.IN25
regA[12] => Mux19.IN26
regA[12] => Mux19.IN27
regA[12] => Mux19.IN28
regA[12] => Mux19.IN29
regA[12] => Mux19.IN30
regA[12] => Mux19.IN31
regA[12] => Mux19.IN32
regA[12] => Mux19.IN33
regA[12] => Mux19.IN34
regA[12] => Mux19.IN35
regA[12] => Mux19.IN36
regA[12] => Mux19.IN37
regA[12] => Mux19.IN38
regA[12] => Mux19.IN39
regA[12] => Mux19.IN40
regA[12] => Mux19.IN41
regA[12] => Mux19.IN42
regA[12] => Mux19.IN43
regA[12] => Mux19.IN44
regA[12] => Mux19.IN45
regA[12] => Mux19.IN46
regA[12] => Mux19.IN47
regA[12] => Mux19.IN48
regA[12] => Mux19.IN49
regA[12] => Mux19.IN50
regA[12] => Mux19.IN51
regA[12] => Mux19.IN52
regA[12] => Mux19.IN53
regA[12] => Mux19.IN54
regA[12] => Mux19.IN55
regA[12] => Mux19.IN56
regA[12] => Mux19.IN57
regA[12] => Mux19.IN58
regA[12] => Mux19.IN59
regA[12] => Mux19.IN60
regA[12] => Mux19.IN61
regA[12] => Mux19.IN62
regA[12] => Mux19.IN63
regA[13] => Add0.IN19
regA[13] => Div0.IN18
regA[13] => Mod0.IN18
regA[13] => Mult0.IN18
regA[13] => WideNor0.IN13
regA[13] => WideOr0.IN13
regA[13] => LessThan0.IN19
regA[13] => LessThan1.IN19
regA[13] => ShiftLeft0.IN19
regA[13] => ShiftRight0.IN19
regA[13] => LessThan2.IN19
regA[13] => LessThan3.IN19
regA[13] => Add1.IN51
regA[13] => result.IN0
regA[13] => Mux18.IN18
regA[13] => Mux18.IN19
regA[13] => Mux18.IN20
regA[13] => Mux18.IN21
regA[13] => Mux18.IN22
regA[13] => Mux18.IN23
regA[13] => Mux18.IN24
regA[13] => Mux18.IN25
regA[13] => Mux18.IN26
regA[13] => Mux18.IN27
regA[13] => Mux18.IN28
regA[13] => Mux18.IN29
regA[13] => Mux18.IN30
regA[13] => Mux18.IN31
regA[13] => Mux18.IN32
regA[13] => Mux18.IN33
regA[13] => Mux18.IN34
regA[13] => Mux18.IN35
regA[13] => Mux18.IN36
regA[13] => Mux18.IN37
regA[13] => Mux18.IN38
regA[13] => Mux18.IN39
regA[13] => Mux18.IN40
regA[13] => Mux18.IN41
regA[13] => Mux18.IN42
regA[13] => Mux18.IN43
regA[13] => Mux18.IN44
regA[13] => Mux18.IN45
regA[13] => Mux18.IN46
regA[13] => Mux18.IN47
regA[13] => Mux18.IN48
regA[13] => Mux18.IN49
regA[13] => Mux18.IN50
regA[13] => Mux18.IN51
regA[13] => Mux18.IN52
regA[13] => Mux18.IN53
regA[13] => Mux18.IN54
regA[13] => Mux18.IN55
regA[13] => Mux18.IN56
regA[13] => Mux18.IN57
regA[13] => Mux18.IN58
regA[13] => Mux18.IN59
regA[13] => Mux18.IN60
regA[13] => Mux18.IN61
regA[13] => Mux18.IN62
regA[13] => Mux18.IN63
regA[14] => Add0.IN18
regA[14] => Div0.IN17
regA[14] => Mod0.IN17
regA[14] => Mult0.IN17
regA[14] => WideNor0.IN14
regA[14] => WideOr0.IN14
regA[14] => LessThan0.IN18
regA[14] => LessThan1.IN18
regA[14] => ShiftLeft0.IN18
regA[14] => ShiftRight0.IN18
regA[14] => LessThan2.IN18
regA[14] => LessThan3.IN18
regA[14] => Add1.IN50
regA[14] => result.IN0
regA[14] => Mux17.IN18
regA[14] => Mux17.IN19
regA[14] => Mux17.IN20
regA[14] => Mux17.IN21
regA[14] => Mux17.IN22
regA[14] => Mux17.IN23
regA[14] => Mux17.IN24
regA[14] => Mux17.IN25
regA[14] => Mux17.IN26
regA[14] => Mux17.IN27
regA[14] => Mux17.IN28
regA[14] => Mux17.IN29
regA[14] => Mux17.IN30
regA[14] => Mux17.IN31
regA[14] => Mux17.IN32
regA[14] => Mux17.IN33
regA[14] => Mux17.IN34
regA[14] => Mux17.IN35
regA[14] => Mux17.IN36
regA[14] => Mux17.IN37
regA[14] => Mux17.IN38
regA[14] => Mux17.IN39
regA[14] => Mux17.IN40
regA[14] => Mux17.IN41
regA[14] => Mux17.IN42
regA[14] => Mux17.IN43
regA[14] => Mux17.IN44
regA[14] => Mux17.IN45
regA[14] => Mux17.IN46
regA[14] => Mux17.IN47
regA[14] => Mux17.IN48
regA[14] => Mux17.IN49
regA[14] => Mux17.IN50
regA[14] => Mux17.IN51
regA[14] => Mux17.IN52
regA[14] => Mux17.IN53
regA[14] => Mux17.IN54
regA[14] => Mux17.IN55
regA[14] => Mux17.IN56
regA[14] => Mux17.IN57
regA[14] => Mux17.IN58
regA[14] => Mux17.IN59
regA[14] => Mux17.IN60
regA[14] => Mux17.IN61
regA[14] => Mux17.IN62
regA[14] => Mux17.IN63
regA[15] => Add0.IN17
regA[15] => Div0.IN16
regA[15] => Mod0.IN16
regA[15] => Mult0.IN16
regA[15] => WideNor0.IN15
regA[15] => WideOr0.IN15
regA[15] => LessThan0.IN17
regA[15] => LessThan1.IN17
regA[15] => ShiftLeft0.IN17
regA[15] => ShiftRight0.IN17
regA[15] => LessThan2.IN17
regA[15] => LessThan3.IN17
regA[15] => Add1.IN49
regA[15] => result.IN0
regA[15] => Mux16.IN18
regA[15] => Mux16.IN19
regA[15] => Mux16.IN20
regA[15] => Mux16.IN21
regA[15] => Mux16.IN22
regA[15] => Mux16.IN23
regA[15] => Mux16.IN24
regA[15] => Mux16.IN25
regA[15] => Mux16.IN26
regA[15] => Mux16.IN27
regA[15] => Mux16.IN28
regA[15] => Mux16.IN29
regA[15] => Mux16.IN30
regA[15] => Mux16.IN31
regA[15] => Mux16.IN32
regA[15] => Mux16.IN33
regA[15] => Mux16.IN34
regA[15] => Mux16.IN35
regA[15] => Mux16.IN36
regA[15] => Mux16.IN37
regA[15] => Mux16.IN38
regA[15] => Mux16.IN39
regA[15] => Mux16.IN40
regA[15] => Mux16.IN41
regA[15] => Mux16.IN42
regA[15] => Mux16.IN43
regA[15] => Mux16.IN44
regA[15] => Mux16.IN45
regA[15] => Mux16.IN46
regA[15] => Mux16.IN47
regA[15] => Mux16.IN48
regA[15] => Mux16.IN49
regA[15] => Mux16.IN50
regA[15] => Mux16.IN51
regA[15] => Mux16.IN52
regA[15] => Mux16.IN53
regA[15] => Mux16.IN54
regA[15] => Mux16.IN55
regA[15] => Mux16.IN56
regA[15] => Mux16.IN57
regA[15] => Mux16.IN58
regA[15] => Mux16.IN59
regA[15] => Mux16.IN60
regA[15] => Mux16.IN61
regA[15] => Mux16.IN62
regA[15] => Mux16.IN63
regA[16] => Add0.IN16
regA[16] => Div0.IN15
regA[16] => Mod0.IN15
regA[16] => Mult0.IN15
regA[16] => WideNor0.IN16
regA[16] => WideOr0.IN16
regA[16] => LessThan0.IN16
regA[16] => LessThan1.IN16
regA[16] => ShiftLeft0.IN16
regA[16] => ShiftRight0.IN16
regA[16] => LessThan2.IN16
regA[16] => LessThan3.IN16
regA[16] => Add1.IN48
regA[16] => result.IN0
regA[16] => Mux15.IN18
regA[16] => Mux15.IN19
regA[16] => Mux15.IN20
regA[16] => Mux15.IN21
regA[16] => Mux15.IN22
regA[16] => Mux15.IN23
regA[16] => Mux15.IN24
regA[16] => Mux15.IN25
regA[16] => Mux15.IN26
regA[16] => Mux15.IN27
regA[16] => Mux15.IN28
regA[16] => Mux15.IN29
regA[16] => Mux15.IN30
regA[16] => Mux15.IN31
regA[16] => Mux15.IN32
regA[16] => Mux15.IN33
regA[16] => Mux15.IN34
regA[16] => Mux15.IN35
regA[16] => Mux15.IN36
regA[16] => Mux15.IN37
regA[16] => Mux15.IN38
regA[16] => Mux15.IN39
regA[16] => Mux15.IN40
regA[16] => Mux15.IN41
regA[16] => Mux15.IN42
regA[16] => Mux15.IN43
regA[16] => Mux15.IN44
regA[16] => Mux15.IN45
regA[16] => Mux15.IN46
regA[16] => Mux15.IN47
regA[16] => Mux15.IN48
regA[16] => Mux15.IN49
regA[16] => Mux15.IN50
regA[16] => Mux15.IN51
regA[16] => Mux15.IN52
regA[16] => Mux15.IN53
regA[16] => Mux15.IN54
regA[16] => Mux15.IN55
regA[16] => Mux15.IN56
regA[16] => Mux15.IN57
regA[16] => Mux15.IN58
regA[16] => Mux15.IN59
regA[16] => Mux15.IN60
regA[16] => Mux15.IN61
regA[16] => Mux15.IN62
regA[16] => Mux15.IN63
regA[17] => Add0.IN15
regA[17] => Div0.IN14
regA[17] => Mod0.IN14
regA[17] => Mult0.IN14
regA[17] => WideNor0.IN17
regA[17] => WideOr0.IN17
regA[17] => LessThan0.IN15
regA[17] => LessThan1.IN15
regA[17] => ShiftLeft0.IN15
regA[17] => ShiftRight0.IN15
regA[17] => LessThan2.IN15
regA[17] => LessThan3.IN15
regA[17] => Add1.IN47
regA[17] => result.IN0
regA[17] => Mux14.IN18
regA[17] => Mux14.IN19
regA[17] => Mux14.IN20
regA[17] => Mux14.IN21
regA[17] => Mux14.IN22
regA[17] => Mux14.IN23
regA[17] => Mux14.IN24
regA[17] => Mux14.IN25
regA[17] => Mux14.IN26
regA[17] => Mux14.IN27
regA[17] => Mux14.IN28
regA[17] => Mux14.IN29
regA[17] => Mux14.IN30
regA[17] => Mux14.IN31
regA[17] => Mux14.IN32
regA[17] => Mux14.IN33
regA[17] => Mux14.IN34
regA[17] => Mux14.IN35
regA[17] => Mux14.IN36
regA[17] => Mux14.IN37
regA[17] => Mux14.IN38
regA[17] => Mux14.IN39
regA[17] => Mux14.IN40
regA[17] => Mux14.IN41
regA[17] => Mux14.IN42
regA[17] => Mux14.IN43
regA[17] => Mux14.IN44
regA[17] => Mux14.IN45
regA[17] => Mux14.IN46
regA[17] => Mux14.IN47
regA[17] => Mux14.IN48
regA[17] => Mux14.IN49
regA[17] => Mux14.IN50
regA[17] => Mux14.IN51
regA[17] => Mux14.IN52
regA[17] => Mux14.IN53
regA[17] => Mux14.IN54
regA[17] => Mux14.IN55
regA[17] => Mux14.IN56
regA[17] => Mux14.IN57
regA[17] => Mux14.IN58
regA[17] => Mux14.IN59
regA[17] => Mux14.IN60
regA[17] => Mux14.IN61
regA[17] => Mux14.IN62
regA[17] => Mux14.IN63
regA[18] => Add0.IN14
regA[18] => Div0.IN13
regA[18] => Mod0.IN13
regA[18] => Mult0.IN13
regA[18] => WideNor0.IN18
regA[18] => WideOr0.IN18
regA[18] => LessThan0.IN14
regA[18] => LessThan1.IN14
regA[18] => ShiftLeft0.IN14
regA[18] => ShiftRight0.IN14
regA[18] => LessThan2.IN14
regA[18] => LessThan3.IN14
regA[18] => Add1.IN46
regA[18] => result.IN0
regA[18] => Mux13.IN18
regA[18] => Mux13.IN19
regA[18] => Mux13.IN20
regA[18] => Mux13.IN21
regA[18] => Mux13.IN22
regA[18] => Mux13.IN23
regA[18] => Mux13.IN24
regA[18] => Mux13.IN25
regA[18] => Mux13.IN26
regA[18] => Mux13.IN27
regA[18] => Mux13.IN28
regA[18] => Mux13.IN29
regA[18] => Mux13.IN30
regA[18] => Mux13.IN31
regA[18] => Mux13.IN32
regA[18] => Mux13.IN33
regA[18] => Mux13.IN34
regA[18] => Mux13.IN35
regA[18] => Mux13.IN36
regA[18] => Mux13.IN37
regA[18] => Mux13.IN38
regA[18] => Mux13.IN39
regA[18] => Mux13.IN40
regA[18] => Mux13.IN41
regA[18] => Mux13.IN42
regA[18] => Mux13.IN43
regA[18] => Mux13.IN44
regA[18] => Mux13.IN45
regA[18] => Mux13.IN46
regA[18] => Mux13.IN47
regA[18] => Mux13.IN48
regA[18] => Mux13.IN49
regA[18] => Mux13.IN50
regA[18] => Mux13.IN51
regA[18] => Mux13.IN52
regA[18] => Mux13.IN53
regA[18] => Mux13.IN54
regA[18] => Mux13.IN55
regA[18] => Mux13.IN56
regA[18] => Mux13.IN57
regA[18] => Mux13.IN58
regA[18] => Mux13.IN59
regA[18] => Mux13.IN60
regA[18] => Mux13.IN61
regA[18] => Mux13.IN62
regA[18] => Mux13.IN63
regA[19] => Add0.IN13
regA[19] => Div0.IN12
regA[19] => Mod0.IN12
regA[19] => Mult0.IN12
regA[19] => WideNor0.IN19
regA[19] => WideOr0.IN19
regA[19] => LessThan0.IN13
regA[19] => LessThan1.IN13
regA[19] => ShiftLeft0.IN13
regA[19] => ShiftRight0.IN13
regA[19] => LessThan2.IN13
regA[19] => LessThan3.IN13
regA[19] => Add1.IN45
regA[19] => result.IN0
regA[19] => Mux12.IN18
regA[19] => Mux12.IN19
regA[19] => Mux12.IN20
regA[19] => Mux12.IN21
regA[19] => Mux12.IN22
regA[19] => Mux12.IN23
regA[19] => Mux12.IN24
regA[19] => Mux12.IN25
regA[19] => Mux12.IN26
regA[19] => Mux12.IN27
regA[19] => Mux12.IN28
regA[19] => Mux12.IN29
regA[19] => Mux12.IN30
regA[19] => Mux12.IN31
regA[19] => Mux12.IN32
regA[19] => Mux12.IN33
regA[19] => Mux12.IN34
regA[19] => Mux12.IN35
regA[19] => Mux12.IN36
regA[19] => Mux12.IN37
regA[19] => Mux12.IN38
regA[19] => Mux12.IN39
regA[19] => Mux12.IN40
regA[19] => Mux12.IN41
regA[19] => Mux12.IN42
regA[19] => Mux12.IN43
regA[19] => Mux12.IN44
regA[19] => Mux12.IN45
regA[19] => Mux12.IN46
regA[19] => Mux12.IN47
regA[19] => Mux12.IN48
regA[19] => Mux12.IN49
regA[19] => Mux12.IN50
regA[19] => Mux12.IN51
regA[19] => Mux12.IN52
regA[19] => Mux12.IN53
regA[19] => Mux12.IN54
regA[19] => Mux12.IN55
regA[19] => Mux12.IN56
regA[19] => Mux12.IN57
regA[19] => Mux12.IN58
regA[19] => Mux12.IN59
regA[19] => Mux12.IN60
regA[19] => Mux12.IN61
regA[19] => Mux12.IN62
regA[19] => Mux12.IN63
regA[20] => Add0.IN12
regA[20] => Div0.IN11
regA[20] => Mod0.IN11
regA[20] => Mult0.IN11
regA[20] => WideNor0.IN20
regA[20] => WideOr0.IN20
regA[20] => LessThan0.IN12
regA[20] => LessThan1.IN12
regA[20] => ShiftLeft0.IN12
regA[20] => ShiftRight0.IN12
regA[20] => LessThan2.IN12
regA[20] => LessThan3.IN12
regA[20] => Add1.IN44
regA[20] => result.IN0
regA[20] => Mux11.IN18
regA[20] => Mux11.IN19
regA[20] => Mux11.IN20
regA[20] => Mux11.IN21
regA[20] => Mux11.IN22
regA[20] => Mux11.IN23
regA[20] => Mux11.IN24
regA[20] => Mux11.IN25
regA[20] => Mux11.IN26
regA[20] => Mux11.IN27
regA[20] => Mux11.IN28
regA[20] => Mux11.IN29
regA[20] => Mux11.IN30
regA[20] => Mux11.IN31
regA[20] => Mux11.IN32
regA[20] => Mux11.IN33
regA[20] => Mux11.IN34
regA[20] => Mux11.IN35
regA[20] => Mux11.IN36
regA[20] => Mux11.IN37
regA[20] => Mux11.IN38
regA[20] => Mux11.IN39
regA[20] => Mux11.IN40
regA[20] => Mux11.IN41
regA[20] => Mux11.IN42
regA[20] => Mux11.IN43
regA[20] => Mux11.IN44
regA[20] => Mux11.IN45
regA[20] => Mux11.IN46
regA[20] => Mux11.IN47
regA[20] => Mux11.IN48
regA[20] => Mux11.IN49
regA[20] => Mux11.IN50
regA[20] => Mux11.IN51
regA[20] => Mux11.IN52
regA[20] => Mux11.IN53
regA[20] => Mux11.IN54
regA[20] => Mux11.IN55
regA[20] => Mux11.IN56
regA[20] => Mux11.IN57
regA[20] => Mux11.IN58
regA[20] => Mux11.IN59
regA[20] => Mux11.IN60
regA[20] => Mux11.IN61
regA[20] => Mux11.IN62
regA[20] => Mux11.IN63
regA[21] => Add0.IN11
regA[21] => Div0.IN10
regA[21] => Mod0.IN10
regA[21] => Mult0.IN10
regA[21] => WideNor0.IN21
regA[21] => WideOr0.IN21
regA[21] => LessThan0.IN11
regA[21] => LessThan1.IN11
regA[21] => ShiftLeft0.IN11
regA[21] => ShiftRight0.IN11
regA[21] => LessThan2.IN11
regA[21] => LessThan3.IN11
regA[21] => Add1.IN43
regA[21] => result.IN0
regA[21] => Mux10.IN18
regA[21] => Mux10.IN19
regA[21] => Mux10.IN20
regA[21] => Mux10.IN21
regA[21] => Mux10.IN22
regA[21] => Mux10.IN23
regA[21] => Mux10.IN24
regA[21] => Mux10.IN25
regA[21] => Mux10.IN26
regA[21] => Mux10.IN27
regA[21] => Mux10.IN28
regA[21] => Mux10.IN29
regA[21] => Mux10.IN30
regA[21] => Mux10.IN31
regA[21] => Mux10.IN32
regA[21] => Mux10.IN33
regA[21] => Mux10.IN34
regA[21] => Mux10.IN35
regA[21] => Mux10.IN36
regA[21] => Mux10.IN37
regA[21] => Mux10.IN38
regA[21] => Mux10.IN39
regA[21] => Mux10.IN40
regA[21] => Mux10.IN41
regA[21] => Mux10.IN42
regA[21] => Mux10.IN43
regA[21] => Mux10.IN44
regA[21] => Mux10.IN45
regA[21] => Mux10.IN46
regA[21] => Mux10.IN47
regA[21] => Mux10.IN48
regA[21] => Mux10.IN49
regA[21] => Mux10.IN50
regA[21] => Mux10.IN51
regA[21] => Mux10.IN52
regA[21] => Mux10.IN53
regA[21] => Mux10.IN54
regA[21] => Mux10.IN55
regA[21] => Mux10.IN56
regA[21] => Mux10.IN57
regA[21] => Mux10.IN58
regA[21] => Mux10.IN59
regA[21] => Mux10.IN60
regA[21] => Mux10.IN61
regA[21] => Mux10.IN62
regA[21] => Mux10.IN63
regA[22] => Add0.IN10
regA[22] => Div0.IN9
regA[22] => Mod0.IN9
regA[22] => Mult0.IN9
regA[22] => WideNor0.IN22
regA[22] => WideOr0.IN22
regA[22] => LessThan0.IN10
regA[22] => LessThan1.IN10
regA[22] => ShiftLeft0.IN10
regA[22] => ShiftRight0.IN10
regA[22] => LessThan2.IN10
regA[22] => LessThan3.IN10
regA[22] => Add1.IN42
regA[22] => result.IN0
regA[22] => Mux9.IN18
regA[22] => Mux9.IN19
regA[22] => Mux9.IN20
regA[22] => Mux9.IN21
regA[22] => Mux9.IN22
regA[22] => Mux9.IN23
regA[22] => Mux9.IN24
regA[22] => Mux9.IN25
regA[22] => Mux9.IN26
regA[22] => Mux9.IN27
regA[22] => Mux9.IN28
regA[22] => Mux9.IN29
regA[22] => Mux9.IN30
regA[22] => Mux9.IN31
regA[22] => Mux9.IN32
regA[22] => Mux9.IN33
regA[22] => Mux9.IN34
regA[22] => Mux9.IN35
regA[22] => Mux9.IN36
regA[22] => Mux9.IN37
regA[22] => Mux9.IN38
regA[22] => Mux9.IN39
regA[22] => Mux9.IN40
regA[22] => Mux9.IN41
regA[22] => Mux9.IN42
regA[22] => Mux9.IN43
regA[22] => Mux9.IN44
regA[22] => Mux9.IN45
regA[22] => Mux9.IN46
regA[22] => Mux9.IN47
regA[22] => Mux9.IN48
regA[22] => Mux9.IN49
regA[22] => Mux9.IN50
regA[22] => Mux9.IN51
regA[22] => Mux9.IN52
regA[22] => Mux9.IN53
regA[22] => Mux9.IN54
regA[22] => Mux9.IN55
regA[22] => Mux9.IN56
regA[22] => Mux9.IN57
regA[22] => Mux9.IN58
regA[22] => Mux9.IN59
regA[22] => Mux9.IN60
regA[22] => Mux9.IN61
regA[22] => Mux9.IN62
regA[22] => Mux9.IN63
regA[23] => Add0.IN9
regA[23] => Div0.IN8
regA[23] => Mod0.IN8
regA[23] => Mult0.IN8
regA[23] => WideNor0.IN23
regA[23] => WideOr0.IN23
regA[23] => LessThan0.IN9
regA[23] => LessThan1.IN9
regA[23] => ShiftLeft0.IN9
regA[23] => ShiftRight0.IN9
regA[23] => LessThan2.IN9
regA[23] => LessThan3.IN9
regA[23] => Add1.IN41
regA[23] => result.IN0
regA[23] => Mux8.IN18
regA[23] => Mux8.IN19
regA[23] => Mux8.IN20
regA[23] => Mux8.IN21
regA[23] => Mux8.IN22
regA[23] => Mux8.IN23
regA[23] => Mux8.IN24
regA[23] => Mux8.IN25
regA[23] => Mux8.IN26
regA[23] => Mux8.IN27
regA[23] => Mux8.IN28
regA[23] => Mux8.IN29
regA[23] => Mux8.IN30
regA[23] => Mux8.IN31
regA[23] => Mux8.IN32
regA[23] => Mux8.IN33
regA[23] => Mux8.IN34
regA[23] => Mux8.IN35
regA[23] => Mux8.IN36
regA[23] => Mux8.IN37
regA[23] => Mux8.IN38
regA[23] => Mux8.IN39
regA[23] => Mux8.IN40
regA[23] => Mux8.IN41
regA[23] => Mux8.IN42
regA[23] => Mux8.IN43
regA[23] => Mux8.IN44
regA[23] => Mux8.IN45
regA[23] => Mux8.IN46
regA[23] => Mux8.IN47
regA[23] => Mux8.IN48
regA[23] => Mux8.IN49
regA[23] => Mux8.IN50
regA[23] => Mux8.IN51
regA[23] => Mux8.IN52
regA[23] => Mux8.IN53
regA[23] => Mux8.IN54
regA[23] => Mux8.IN55
regA[23] => Mux8.IN56
regA[23] => Mux8.IN57
regA[23] => Mux8.IN58
regA[23] => Mux8.IN59
regA[23] => Mux8.IN60
regA[23] => Mux8.IN61
regA[23] => Mux8.IN62
regA[23] => Mux8.IN63
regA[24] => Add0.IN8
regA[24] => Div0.IN7
regA[24] => Mod0.IN7
regA[24] => Mult0.IN7
regA[24] => WideNor0.IN24
regA[24] => WideOr0.IN24
regA[24] => LessThan0.IN8
regA[24] => LessThan1.IN8
regA[24] => ShiftLeft0.IN8
regA[24] => ShiftRight0.IN8
regA[24] => LessThan2.IN8
regA[24] => LessThan3.IN8
regA[24] => Add1.IN40
regA[24] => result.IN0
regA[24] => Mux7.IN18
regA[24] => Mux7.IN19
regA[24] => Mux7.IN20
regA[24] => Mux7.IN21
regA[24] => Mux7.IN22
regA[24] => Mux7.IN23
regA[24] => Mux7.IN24
regA[24] => Mux7.IN25
regA[24] => Mux7.IN26
regA[24] => Mux7.IN27
regA[24] => Mux7.IN28
regA[24] => Mux7.IN29
regA[24] => Mux7.IN30
regA[24] => Mux7.IN31
regA[24] => Mux7.IN32
regA[24] => Mux7.IN33
regA[24] => Mux7.IN34
regA[24] => Mux7.IN35
regA[24] => Mux7.IN36
regA[24] => Mux7.IN37
regA[24] => Mux7.IN38
regA[24] => Mux7.IN39
regA[24] => Mux7.IN40
regA[24] => Mux7.IN41
regA[24] => Mux7.IN42
regA[24] => Mux7.IN43
regA[24] => Mux7.IN44
regA[24] => Mux7.IN45
regA[24] => Mux7.IN46
regA[24] => Mux7.IN47
regA[24] => Mux7.IN48
regA[24] => Mux7.IN49
regA[24] => Mux7.IN50
regA[24] => Mux7.IN51
regA[24] => Mux7.IN52
regA[24] => Mux7.IN53
regA[24] => Mux7.IN54
regA[24] => Mux7.IN55
regA[24] => Mux7.IN56
regA[24] => Mux7.IN57
regA[24] => Mux7.IN58
regA[24] => Mux7.IN59
regA[24] => Mux7.IN60
regA[24] => Mux7.IN61
regA[24] => Mux7.IN62
regA[24] => Mux7.IN63
regA[25] => Add0.IN7
regA[25] => Div0.IN6
regA[25] => Mod0.IN6
regA[25] => Mult0.IN6
regA[25] => WideNor0.IN25
regA[25] => WideOr0.IN25
regA[25] => LessThan0.IN7
regA[25] => LessThan1.IN7
regA[25] => ShiftLeft0.IN7
regA[25] => ShiftRight0.IN7
regA[25] => LessThan2.IN7
regA[25] => LessThan3.IN7
regA[25] => Add1.IN39
regA[25] => result.IN0
regA[25] => Mux6.IN18
regA[25] => Mux6.IN19
regA[25] => Mux6.IN20
regA[25] => Mux6.IN21
regA[25] => Mux6.IN22
regA[25] => Mux6.IN23
regA[25] => Mux6.IN24
regA[25] => Mux6.IN25
regA[25] => Mux6.IN26
regA[25] => Mux6.IN27
regA[25] => Mux6.IN28
regA[25] => Mux6.IN29
regA[25] => Mux6.IN30
regA[25] => Mux6.IN31
regA[25] => Mux6.IN32
regA[25] => Mux6.IN33
regA[25] => Mux6.IN34
regA[25] => Mux6.IN35
regA[25] => Mux6.IN36
regA[25] => Mux6.IN37
regA[25] => Mux6.IN38
regA[25] => Mux6.IN39
regA[25] => Mux6.IN40
regA[25] => Mux6.IN41
regA[25] => Mux6.IN42
regA[25] => Mux6.IN43
regA[25] => Mux6.IN44
regA[25] => Mux6.IN45
regA[25] => Mux6.IN46
regA[25] => Mux6.IN47
regA[25] => Mux6.IN48
regA[25] => Mux6.IN49
regA[25] => Mux6.IN50
regA[25] => Mux6.IN51
regA[25] => Mux6.IN52
regA[25] => Mux6.IN53
regA[25] => Mux6.IN54
regA[25] => Mux6.IN55
regA[25] => Mux6.IN56
regA[25] => Mux6.IN57
regA[25] => Mux6.IN58
regA[25] => Mux6.IN59
regA[25] => Mux6.IN60
regA[25] => Mux6.IN61
regA[25] => Mux6.IN62
regA[25] => Mux6.IN63
regA[26] => Add0.IN6
regA[26] => Div0.IN5
regA[26] => Mod0.IN5
regA[26] => Mult0.IN5
regA[26] => WideNor0.IN26
regA[26] => WideOr0.IN26
regA[26] => LessThan0.IN6
regA[26] => LessThan1.IN6
regA[26] => ShiftLeft0.IN6
regA[26] => ShiftRight0.IN6
regA[26] => LessThan2.IN6
regA[26] => LessThan3.IN6
regA[26] => Add1.IN38
regA[26] => result.IN0
regA[26] => Mux5.IN18
regA[26] => Mux5.IN19
regA[26] => Mux5.IN20
regA[26] => Mux5.IN21
regA[26] => Mux5.IN22
regA[26] => Mux5.IN23
regA[26] => Mux5.IN24
regA[26] => Mux5.IN25
regA[26] => Mux5.IN26
regA[26] => Mux5.IN27
regA[26] => Mux5.IN28
regA[26] => Mux5.IN29
regA[26] => Mux5.IN30
regA[26] => Mux5.IN31
regA[26] => Mux5.IN32
regA[26] => Mux5.IN33
regA[26] => Mux5.IN34
regA[26] => Mux5.IN35
regA[26] => Mux5.IN36
regA[26] => Mux5.IN37
regA[26] => Mux5.IN38
regA[26] => Mux5.IN39
regA[26] => Mux5.IN40
regA[26] => Mux5.IN41
regA[26] => Mux5.IN42
regA[26] => Mux5.IN43
regA[26] => Mux5.IN44
regA[26] => Mux5.IN45
regA[26] => Mux5.IN46
regA[26] => Mux5.IN47
regA[26] => Mux5.IN48
regA[26] => Mux5.IN49
regA[26] => Mux5.IN50
regA[26] => Mux5.IN51
regA[26] => Mux5.IN52
regA[26] => Mux5.IN53
regA[26] => Mux5.IN54
regA[26] => Mux5.IN55
regA[26] => Mux5.IN56
regA[26] => Mux5.IN57
regA[26] => Mux5.IN58
regA[26] => Mux5.IN59
regA[26] => Mux5.IN60
regA[26] => Mux5.IN61
regA[26] => Mux5.IN62
regA[26] => Mux5.IN63
regA[27] => Add0.IN5
regA[27] => Div0.IN4
regA[27] => Mod0.IN4
regA[27] => Mult0.IN4
regA[27] => WideNor0.IN27
regA[27] => WideOr0.IN27
regA[27] => LessThan0.IN5
regA[27] => LessThan1.IN5
regA[27] => ShiftLeft0.IN5
regA[27] => ShiftRight0.IN5
regA[27] => LessThan2.IN5
regA[27] => LessThan3.IN5
regA[27] => Add1.IN37
regA[27] => result.IN0
regA[27] => Mux4.IN18
regA[27] => Mux4.IN19
regA[27] => Mux4.IN20
regA[27] => Mux4.IN21
regA[27] => Mux4.IN22
regA[27] => Mux4.IN23
regA[27] => Mux4.IN24
regA[27] => Mux4.IN25
regA[27] => Mux4.IN26
regA[27] => Mux4.IN27
regA[27] => Mux4.IN28
regA[27] => Mux4.IN29
regA[27] => Mux4.IN30
regA[27] => Mux4.IN31
regA[27] => Mux4.IN32
regA[27] => Mux4.IN33
regA[27] => Mux4.IN34
regA[27] => Mux4.IN35
regA[27] => Mux4.IN36
regA[27] => Mux4.IN37
regA[27] => Mux4.IN38
regA[27] => Mux4.IN39
regA[27] => Mux4.IN40
regA[27] => Mux4.IN41
regA[27] => Mux4.IN42
regA[27] => Mux4.IN43
regA[27] => Mux4.IN44
regA[27] => Mux4.IN45
regA[27] => Mux4.IN46
regA[27] => Mux4.IN47
regA[27] => Mux4.IN48
regA[27] => Mux4.IN49
regA[27] => Mux4.IN50
regA[27] => Mux4.IN51
regA[27] => Mux4.IN52
regA[27] => Mux4.IN53
regA[27] => Mux4.IN54
regA[27] => Mux4.IN55
regA[27] => Mux4.IN56
regA[27] => Mux4.IN57
regA[27] => Mux4.IN58
regA[27] => Mux4.IN59
regA[27] => Mux4.IN60
regA[27] => Mux4.IN61
regA[27] => Mux4.IN62
regA[27] => Mux4.IN63
regA[28] => Add0.IN4
regA[28] => Div0.IN3
regA[28] => Mod0.IN3
regA[28] => Mult0.IN3
regA[28] => WideNor0.IN28
regA[28] => WideOr0.IN28
regA[28] => LessThan0.IN4
regA[28] => LessThan1.IN4
regA[28] => ShiftLeft0.IN4
regA[28] => ShiftRight0.IN4
regA[28] => LessThan2.IN4
regA[28] => LessThan3.IN4
regA[28] => Add1.IN36
regA[28] => result.IN0
regA[28] => Mux3.IN18
regA[28] => Mux3.IN19
regA[28] => Mux3.IN20
regA[28] => Mux3.IN21
regA[28] => Mux3.IN22
regA[28] => Mux3.IN23
regA[28] => Mux3.IN24
regA[28] => Mux3.IN25
regA[28] => Mux3.IN26
regA[28] => Mux3.IN27
regA[28] => Mux3.IN28
regA[28] => Mux3.IN29
regA[28] => Mux3.IN30
regA[28] => Mux3.IN31
regA[28] => Mux3.IN32
regA[28] => Mux3.IN33
regA[28] => Mux3.IN34
regA[28] => Mux3.IN35
regA[28] => Mux3.IN36
regA[28] => Mux3.IN37
regA[28] => Mux3.IN38
regA[28] => Mux3.IN39
regA[28] => Mux3.IN40
regA[28] => Mux3.IN41
regA[28] => Mux3.IN42
regA[28] => Mux3.IN43
regA[28] => Mux3.IN44
regA[28] => Mux3.IN45
regA[28] => Mux3.IN46
regA[28] => Mux3.IN47
regA[28] => Mux3.IN48
regA[28] => Mux3.IN49
regA[28] => Mux3.IN50
regA[28] => Mux3.IN51
regA[28] => Mux3.IN52
regA[28] => Mux3.IN53
regA[28] => Mux3.IN54
regA[28] => Mux3.IN55
regA[28] => Mux3.IN56
regA[28] => Mux3.IN57
regA[28] => Mux3.IN58
regA[28] => Mux3.IN59
regA[28] => Mux3.IN60
regA[28] => Mux3.IN61
regA[28] => Mux3.IN62
regA[28] => Mux3.IN63
regA[29] => Add0.IN3
regA[29] => Div0.IN2
regA[29] => Mod0.IN2
regA[29] => Mult0.IN2
regA[29] => WideNor0.IN29
regA[29] => WideOr0.IN29
regA[29] => LessThan0.IN3
regA[29] => LessThan1.IN3
regA[29] => ShiftLeft0.IN3
regA[29] => ShiftRight0.IN3
regA[29] => LessThan2.IN3
regA[29] => LessThan3.IN3
regA[29] => Add1.IN35
regA[29] => result.IN0
regA[29] => Mux2.IN18
regA[29] => Mux2.IN19
regA[29] => Mux2.IN20
regA[29] => Mux2.IN21
regA[29] => Mux2.IN22
regA[29] => Mux2.IN23
regA[29] => Mux2.IN24
regA[29] => Mux2.IN25
regA[29] => Mux2.IN26
regA[29] => Mux2.IN27
regA[29] => Mux2.IN28
regA[29] => Mux2.IN29
regA[29] => Mux2.IN30
regA[29] => Mux2.IN31
regA[29] => Mux2.IN32
regA[29] => Mux2.IN33
regA[29] => Mux2.IN34
regA[29] => Mux2.IN35
regA[29] => Mux2.IN36
regA[29] => Mux2.IN37
regA[29] => Mux2.IN38
regA[29] => Mux2.IN39
regA[29] => Mux2.IN40
regA[29] => Mux2.IN41
regA[29] => Mux2.IN42
regA[29] => Mux2.IN43
regA[29] => Mux2.IN44
regA[29] => Mux2.IN45
regA[29] => Mux2.IN46
regA[29] => Mux2.IN47
regA[29] => Mux2.IN48
regA[29] => Mux2.IN49
regA[29] => Mux2.IN50
regA[29] => Mux2.IN51
regA[29] => Mux2.IN52
regA[29] => Mux2.IN53
regA[29] => Mux2.IN54
regA[29] => Mux2.IN55
regA[29] => Mux2.IN56
regA[29] => Mux2.IN57
regA[29] => Mux2.IN58
regA[29] => Mux2.IN59
regA[29] => Mux2.IN60
regA[29] => Mux2.IN61
regA[29] => Mux2.IN62
regA[29] => Mux2.IN63
regA[30] => Add0.IN2
regA[30] => Div0.IN1
regA[30] => Mod0.IN1
regA[30] => Mult0.IN1
regA[30] => WideNor0.IN30
regA[30] => WideOr0.IN30
regA[30] => LessThan0.IN2
regA[30] => LessThan1.IN2
regA[30] => ShiftLeft0.IN2
regA[30] => ShiftRight0.IN2
regA[30] => LessThan2.IN2
regA[30] => LessThan3.IN2
regA[30] => Add1.IN34
regA[30] => result.IN0
regA[30] => Mux1.IN18
regA[30] => Mux1.IN19
regA[30] => Mux1.IN20
regA[30] => Mux1.IN21
regA[30] => Mux1.IN22
regA[30] => Mux1.IN23
regA[30] => Mux1.IN24
regA[30] => Mux1.IN25
regA[30] => Mux1.IN26
regA[30] => Mux1.IN27
regA[30] => Mux1.IN28
regA[30] => Mux1.IN29
regA[30] => Mux1.IN30
regA[30] => Mux1.IN31
regA[30] => Mux1.IN32
regA[30] => Mux1.IN33
regA[30] => Mux1.IN34
regA[30] => Mux1.IN35
regA[30] => Mux1.IN36
regA[30] => Mux1.IN37
regA[30] => Mux1.IN38
regA[30] => Mux1.IN39
regA[30] => Mux1.IN40
regA[30] => Mux1.IN41
regA[30] => Mux1.IN42
regA[30] => Mux1.IN43
regA[30] => Mux1.IN44
regA[30] => Mux1.IN45
regA[30] => Mux1.IN46
regA[30] => Mux1.IN47
regA[30] => Mux1.IN48
regA[30] => Mux1.IN49
regA[30] => Mux1.IN50
regA[30] => Mux1.IN51
regA[30] => Mux1.IN52
regA[30] => Mux1.IN53
regA[30] => Mux1.IN54
regA[30] => Mux1.IN55
regA[30] => Mux1.IN56
regA[30] => Mux1.IN57
regA[30] => Mux1.IN58
regA[30] => Mux1.IN59
regA[30] => Mux1.IN60
regA[30] => Mux1.IN61
regA[30] => Mux1.IN62
regA[30] => Mux1.IN63
regA[31] => Add0.IN1
regA[31] => Div0.IN0
regA[31] => Mod0.IN0
regA[31] => Mult0.IN0
regA[31] => WideNor0.IN31
regA[31] => WideOr0.IN31
regA[31] => LessThan0.IN1
regA[31] => LessThan1.IN1
regA[31] => ShiftLeft0.IN1
regA[31] => ShiftRight0.IN1
regA[31] => LessThan2.IN1
regA[31] => LessThan3.IN1
regA[31] => Add1.IN33
regA[31] => result.IN0
regA[31] => Mux0.IN18
regA[31] => Mux0.IN19
regA[31] => Mux0.IN20
regA[31] => Mux0.IN21
regA[31] => Mux0.IN22
regA[31] => Mux0.IN23
regA[31] => Mux0.IN24
regA[31] => Mux0.IN25
regA[31] => Mux0.IN26
regA[31] => Mux0.IN27
regA[31] => Mux0.IN28
regA[31] => Mux0.IN29
regA[31] => Mux0.IN30
regA[31] => Mux0.IN31
regA[31] => Mux0.IN32
regA[31] => Mux0.IN33
regA[31] => Mux0.IN34
regA[31] => Mux0.IN35
regA[31] => Mux0.IN36
regA[31] => Mux0.IN37
regA[31] => Mux0.IN38
regA[31] => Mux0.IN39
regA[31] => Mux0.IN40
regA[31] => Mux0.IN41
regA[31] => Mux0.IN42
regA[31] => Mux0.IN43
regA[31] => Mux0.IN44
regA[31] => Mux0.IN45
regA[31] => Mux0.IN46
regA[31] => Mux0.IN47
regA[31] => Mux0.IN48
regA[31] => Mux0.IN49
regA[31] => Mux0.IN50
regA[31] => Mux0.IN51
regA[31] => Mux0.IN52
regA[31] => Mux0.IN53
regA[31] => Mux0.IN54
regA[31] => Mux0.IN55
regA[31] => Mux0.IN56
regA[31] => Mux0.IN57
regA[31] => Mux0.IN58
regA[31] => Mux0.IN59
regA[31] => Mux0.IN60
regA[31] => Mux0.IN61
regA[31] => Mux0.IN62
regA[31] => Mux0.IN63
regB[0] => Add0.IN64
regB[0] => Div0.IN63
regB[0] => Mod0.IN63
regB[0] => Mult0.IN63
regB[0] => WideOr1.IN0
regB[0] => LessThan0.IN64
regB[0] => LessThan1.IN64
regB[0] => ShiftLeft0.IN64
regB[0] => ShiftRight0.IN64
regB[0] => LessThan2.IN64
regB[0] => LessThan3.IN64
regB[0] => result.IN1
regB[0] => Add1.IN32
regB[1] => Add0.IN63
regB[1] => Div0.IN62
regB[1] => Mod0.IN62
regB[1] => Mult0.IN62
regB[1] => WideOr1.IN1
regB[1] => LessThan0.IN63
regB[1] => LessThan1.IN63
regB[1] => ShiftLeft0.IN63
regB[1] => ShiftRight0.IN63
regB[1] => LessThan2.IN63
regB[1] => LessThan3.IN63
regB[1] => result.IN1
regB[1] => Add1.IN31
regB[2] => Add0.IN62
regB[2] => Div0.IN61
regB[2] => Mod0.IN61
regB[2] => Mult0.IN61
regB[2] => WideOr1.IN2
regB[2] => LessThan0.IN62
regB[2] => LessThan1.IN62
regB[2] => ShiftLeft0.IN62
regB[2] => ShiftRight0.IN62
regB[2] => LessThan2.IN62
regB[2] => LessThan3.IN62
regB[2] => result.IN1
regB[2] => Add1.IN30
regB[3] => Add0.IN61
regB[3] => Div0.IN60
regB[3] => Mod0.IN60
regB[3] => Mult0.IN60
regB[3] => WideOr1.IN3
regB[3] => LessThan0.IN61
regB[3] => LessThan1.IN61
regB[3] => ShiftLeft0.IN61
regB[3] => ShiftRight0.IN61
regB[3] => LessThan2.IN61
regB[3] => LessThan3.IN61
regB[3] => result.IN1
regB[3] => Add1.IN29
regB[4] => Add0.IN60
regB[4] => Div0.IN59
regB[4] => Mod0.IN59
regB[4] => Mult0.IN59
regB[4] => WideOr1.IN4
regB[4] => LessThan0.IN60
regB[4] => LessThan1.IN60
regB[4] => ShiftLeft0.IN60
regB[4] => ShiftRight0.IN60
regB[4] => LessThan2.IN60
regB[4] => LessThan3.IN60
regB[4] => result.IN1
regB[4] => Add1.IN28
regB[5] => Add0.IN59
regB[5] => Div0.IN58
regB[5] => Mod0.IN58
regB[5] => Mult0.IN58
regB[5] => WideOr1.IN5
regB[5] => LessThan0.IN59
regB[5] => LessThan1.IN59
regB[5] => ShiftLeft0.IN59
regB[5] => ShiftRight0.IN59
regB[5] => LessThan2.IN59
regB[5] => LessThan3.IN59
regB[5] => result.IN1
regB[5] => Add1.IN27
regB[6] => Add0.IN58
regB[6] => Div0.IN57
regB[6] => Mod0.IN57
regB[6] => Mult0.IN57
regB[6] => WideOr1.IN6
regB[6] => LessThan0.IN58
regB[6] => LessThan1.IN58
regB[6] => ShiftLeft0.IN58
regB[6] => ShiftRight0.IN58
regB[6] => LessThan2.IN58
regB[6] => LessThan3.IN58
regB[6] => result.IN1
regB[6] => Add1.IN26
regB[7] => Add0.IN57
regB[7] => Div0.IN56
regB[7] => Mod0.IN56
regB[7] => Mult0.IN56
regB[7] => WideOr1.IN7
regB[7] => LessThan0.IN57
regB[7] => LessThan1.IN57
regB[7] => ShiftLeft0.IN57
regB[7] => ShiftRight0.IN57
regB[7] => LessThan2.IN57
regB[7] => LessThan3.IN57
regB[7] => result.IN1
regB[7] => Add1.IN25
regB[8] => Add0.IN56
regB[8] => Div0.IN55
regB[8] => Mod0.IN55
regB[8] => Mult0.IN55
regB[8] => WideOr1.IN8
regB[8] => LessThan0.IN56
regB[8] => LessThan1.IN56
regB[8] => ShiftLeft0.IN56
regB[8] => ShiftRight0.IN56
regB[8] => LessThan2.IN56
regB[8] => LessThan3.IN56
regB[8] => result.IN1
regB[8] => Add1.IN24
regB[9] => Add0.IN55
regB[9] => Div0.IN54
regB[9] => Mod0.IN54
regB[9] => Mult0.IN54
regB[9] => WideOr1.IN9
regB[9] => LessThan0.IN55
regB[9] => LessThan1.IN55
regB[9] => ShiftLeft0.IN55
regB[9] => ShiftRight0.IN55
regB[9] => LessThan2.IN55
regB[9] => LessThan3.IN55
regB[9] => result.IN1
regB[9] => Add1.IN23
regB[10] => Add0.IN54
regB[10] => Div0.IN53
regB[10] => Mod0.IN53
regB[10] => Mult0.IN53
regB[10] => WideOr1.IN10
regB[10] => LessThan0.IN54
regB[10] => LessThan1.IN54
regB[10] => ShiftLeft0.IN54
regB[10] => ShiftRight0.IN54
regB[10] => LessThan2.IN54
regB[10] => LessThan3.IN54
regB[10] => result.IN1
regB[10] => Add1.IN22
regB[11] => Add0.IN53
regB[11] => Div0.IN52
regB[11] => Mod0.IN52
regB[11] => Mult0.IN52
regB[11] => WideOr1.IN11
regB[11] => LessThan0.IN53
regB[11] => LessThan1.IN53
regB[11] => ShiftLeft0.IN53
regB[11] => ShiftRight0.IN53
regB[11] => LessThan2.IN53
regB[11] => LessThan3.IN53
regB[11] => result.IN1
regB[11] => Add1.IN21
regB[12] => Add0.IN52
regB[12] => Div0.IN51
regB[12] => Mod0.IN51
regB[12] => Mult0.IN51
regB[12] => WideOr1.IN12
regB[12] => LessThan0.IN52
regB[12] => LessThan1.IN52
regB[12] => ShiftLeft0.IN52
regB[12] => ShiftRight0.IN52
regB[12] => LessThan2.IN52
regB[12] => LessThan3.IN52
regB[12] => result.IN1
regB[12] => Add1.IN20
regB[13] => Add0.IN51
regB[13] => Div0.IN50
regB[13] => Mod0.IN50
regB[13] => Mult0.IN50
regB[13] => WideOr1.IN13
regB[13] => LessThan0.IN51
regB[13] => LessThan1.IN51
regB[13] => ShiftLeft0.IN51
regB[13] => ShiftRight0.IN51
regB[13] => LessThan2.IN51
regB[13] => LessThan3.IN51
regB[13] => result.IN1
regB[13] => Add1.IN19
regB[14] => Add0.IN50
regB[14] => Div0.IN49
regB[14] => Mod0.IN49
regB[14] => Mult0.IN49
regB[14] => WideOr1.IN14
regB[14] => LessThan0.IN50
regB[14] => LessThan1.IN50
regB[14] => ShiftLeft0.IN50
regB[14] => ShiftRight0.IN50
regB[14] => LessThan2.IN50
regB[14] => LessThan3.IN50
regB[14] => result.IN1
regB[14] => Add1.IN18
regB[15] => Add0.IN49
regB[15] => Div0.IN48
regB[15] => Mod0.IN48
regB[15] => Mult0.IN48
regB[15] => WideOr1.IN15
regB[15] => LessThan0.IN49
regB[15] => LessThan1.IN49
regB[15] => ShiftLeft0.IN49
regB[15] => ShiftRight0.IN49
regB[15] => LessThan2.IN49
regB[15] => LessThan3.IN49
regB[15] => result.IN1
regB[15] => Add1.IN17
regB[16] => Add0.IN48
regB[16] => Div0.IN47
regB[16] => Mod0.IN47
regB[16] => Mult0.IN47
regB[16] => WideOr1.IN16
regB[16] => LessThan0.IN48
regB[16] => LessThan1.IN48
regB[16] => ShiftLeft0.IN48
regB[16] => ShiftRight0.IN48
regB[16] => LessThan2.IN48
regB[16] => LessThan3.IN48
regB[16] => result.IN1
regB[16] => Add1.IN16
regB[17] => Add0.IN47
regB[17] => Div0.IN46
regB[17] => Mod0.IN46
regB[17] => Mult0.IN46
regB[17] => WideOr1.IN17
regB[17] => LessThan0.IN47
regB[17] => LessThan1.IN47
regB[17] => ShiftLeft0.IN47
regB[17] => ShiftRight0.IN47
regB[17] => LessThan2.IN47
regB[17] => LessThan3.IN47
regB[17] => result.IN1
regB[17] => Add1.IN15
regB[18] => Add0.IN46
regB[18] => Div0.IN45
regB[18] => Mod0.IN45
regB[18] => Mult0.IN45
regB[18] => WideOr1.IN18
regB[18] => LessThan0.IN46
regB[18] => LessThan1.IN46
regB[18] => ShiftLeft0.IN46
regB[18] => ShiftRight0.IN46
regB[18] => LessThan2.IN46
regB[18] => LessThan3.IN46
regB[18] => result.IN1
regB[18] => Add1.IN14
regB[19] => Add0.IN45
regB[19] => Div0.IN44
regB[19] => Mod0.IN44
regB[19] => Mult0.IN44
regB[19] => WideOr1.IN19
regB[19] => LessThan0.IN45
regB[19] => LessThan1.IN45
regB[19] => ShiftLeft0.IN45
regB[19] => ShiftRight0.IN45
regB[19] => LessThan2.IN45
regB[19] => LessThan3.IN45
regB[19] => result.IN1
regB[19] => Add1.IN13
regB[20] => Add0.IN44
regB[20] => Div0.IN43
regB[20] => Mod0.IN43
regB[20] => Mult0.IN43
regB[20] => WideOr1.IN20
regB[20] => LessThan0.IN44
regB[20] => LessThan1.IN44
regB[20] => ShiftLeft0.IN44
regB[20] => ShiftRight0.IN44
regB[20] => LessThan2.IN44
regB[20] => LessThan3.IN44
regB[20] => result.IN1
regB[20] => Add1.IN12
regB[21] => Add0.IN43
regB[21] => Div0.IN42
regB[21] => Mod0.IN42
regB[21] => Mult0.IN42
regB[21] => WideOr1.IN21
regB[21] => LessThan0.IN43
regB[21] => LessThan1.IN43
regB[21] => ShiftLeft0.IN43
regB[21] => ShiftRight0.IN43
regB[21] => LessThan2.IN43
regB[21] => LessThan3.IN43
regB[21] => result.IN1
regB[21] => Add1.IN11
regB[22] => Add0.IN42
regB[22] => Div0.IN41
regB[22] => Mod0.IN41
regB[22] => Mult0.IN41
regB[22] => WideOr1.IN22
regB[22] => LessThan0.IN42
regB[22] => LessThan1.IN42
regB[22] => ShiftLeft0.IN42
regB[22] => ShiftRight0.IN42
regB[22] => LessThan2.IN42
regB[22] => LessThan3.IN42
regB[22] => result.IN1
regB[22] => Add1.IN10
regB[23] => Add0.IN41
regB[23] => Div0.IN40
regB[23] => Mod0.IN40
regB[23] => Mult0.IN40
regB[23] => WideOr1.IN23
regB[23] => LessThan0.IN41
regB[23] => LessThan1.IN41
regB[23] => ShiftLeft0.IN41
regB[23] => ShiftRight0.IN41
regB[23] => LessThan2.IN41
regB[23] => LessThan3.IN41
regB[23] => result.IN1
regB[23] => Add1.IN9
regB[24] => Add0.IN40
regB[24] => Div0.IN39
regB[24] => Mod0.IN39
regB[24] => Mult0.IN39
regB[24] => WideOr1.IN24
regB[24] => LessThan0.IN40
regB[24] => LessThan1.IN40
regB[24] => ShiftLeft0.IN40
regB[24] => ShiftRight0.IN40
regB[24] => LessThan2.IN40
regB[24] => LessThan3.IN40
regB[24] => result.IN1
regB[24] => Add1.IN8
regB[25] => Add0.IN39
regB[25] => Div0.IN38
regB[25] => Mod0.IN38
regB[25] => Mult0.IN38
regB[25] => WideOr1.IN25
regB[25] => LessThan0.IN39
regB[25] => LessThan1.IN39
regB[25] => ShiftLeft0.IN39
regB[25] => ShiftRight0.IN39
regB[25] => LessThan2.IN39
regB[25] => LessThan3.IN39
regB[25] => result.IN1
regB[25] => Add1.IN7
regB[26] => Add0.IN38
regB[26] => Div0.IN37
regB[26] => Mod0.IN37
regB[26] => Mult0.IN37
regB[26] => WideOr1.IN26
regB[26] => LessThan0.IN38
regB[26] => LessThan1.IN38
regB[26] => ShiftLeft0.IN38
regB[26] => ShiftRight0.IN38
regB[26] => LessThan2.IN38
regB[26] => LessThan3.IN38
regB[26] => result.IN1
regB[26] => Add1.IN6
regB[27] => Add0.IN37
regB[27] => Div0.IN36
regB[27] => Mod0.IN36
regB[27] => Mult0.IN36
regB[27] => WideOr1.IN27
regB[27] => LessThan0.IN37
regB[27] => LessThan1.IN37
regB[27] => ShiftLeft0.IN37
regB[27] => ShiftRight0.IN37
regB[27] => LessThan2.IN37
regB[27] => LessThan3.IN37
regB[27] => result.IN1
regB[27] => Add1.IN5
regB[28] => Add0.IN36
regB[28] => Div0.IN35
regB[28] => Mod0.IN35
regB[28] => Mult0.IN35
regB[28] => WideOr1.IN28
regB[28] => LessThan0.IN36
regB[28] => LessThan1.IN36
regB[28] => ShiftLeft0.IN36
regB[28] => ShiftRight0.IN36
regB[28] => LessThan2.IN36
regB[28] => LessThan3.IN36
regB[28] => result.IN1
regB[28] => Add1.IN4
regB[29] => Add0.IN35
regB[29] => Div0.IN34
regB[29] => Mod0.IN34
regB[29] => Mult0.IN34
regB[29] => WideOr1.IN29
regB[29] => LessThan0.IN35
regB[29] => LessThan1.IN35
regB[29] => ShiftLeft0.IN35
regB[29] => ShiftRight0.IN35
regB[29] => LessThan2.IN35
regB[29] => LessThan3.IN35
regB[29] => result.IN1
regB[29] => Add1.IN3
regB[30] => Add0.IN34
regB[30] => Div0.IN33
regB[30] => Mod0.IN33
regB[30] => Mult0.IN33
regB[30] => WideOr1.IN30
regB[30] => LessThan0.IN34
regB[30] => LessThan1.IN34
regB[30] => ShiftLeft0.IN34
regB[30] => ShiftRight0.IN34
regB[30] => LessThan2.IN34
regB[30] => LessThan3.IN34
regB[30] => result.IN1
regB[30] => Add1.IN2
regB[31] => Add0.IN33
regB[31] => Div0.IN32
regB[31] => Mod0.IN32
regB[31] => Mult0.IN32
regB[31] => WideOr1.IN31
regB[31] => LessThan0.IN33
regB[31] => LessThan1.IN33
regB[31] => ShiftLeft0.IN33
regB[31] => ShiftRight0.IN33
regB[31] => LessThan2.IN33
regB[31] => LessThan3.IN33
regB[31] => result.IN1
regB[31] => Add1.IN1
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
aluOp[0] => Mux0.IN69
aluOp[0] => Mux1.IN69
aluOp[0] => Mux2.IN69
aluOp[0] => Mux3.IN69
aluOp[0] => Mux4.IN69
aluOp[0] => Mux5.IN69
aluOp[0] => Mux6.IN69
aluOp[0] => Mux7.IN69
aluOp[0] => Mux8.IN69
aluOp[0] => Mux9.IN69
aluOp[0] => Mux10.IN69
aluOp[0] => Mux11.IN69
aluOp[0] => Mux12.IN69
aluOp[0] => Mux13.IN69
aluOp[0] => Mux14.IN69
aluOp[0] => Mux15.IN69
aluOp[0] => Mux16.IN69
aluOp[0] => Mux17.IN69
aluOp[0] => Mux18.IN69
aluOp[0] => Mux19.IN69
aluOp[0] => Mux20.IN69
aluOp[0] => Mux21.IN69
aluOp[0] => Mux22.IN69
aluOp[0] => Mux23.IN69
aluOp[0] => Mux24.IN69
aluOp[0] => Mux25.IN69
aluOp[0] => Mux26.IN69
aluOp[0] => Mux27.IN69
aluOp[0] => Mux28.IN69
aluOp[0] => Mux29.IN69
aluOp[0] => Mux30.IN69
aluOp[0] => Mux31.IN69
aluOp[1] => Mux0.IN68
aluOp[1] => Mux1.IN68
aluOp[1] => Mux2.IN68
aluOp[1] => Mux3.IN68
aluOp[1] => Mux4.IN68
aluOp[1] => Mux5.IN68
aluOp[1] => Mux6.IN68
aluOp[1] => Mux7.IN68
aluOp[1] => Mux8.IN68
aluOp[1] => Mux9.IN68
aluOp[1] => Mux10.IN68
aluOp[1] => Mux11.IN68
aluOp[1] => Mux12.IN68
aluOp[1] => Mux13.IN68
aluOp[1] => Mux14.IN68
aluOp[1] => Mux15.IN68
aluOp[1] => Mux16.IN68
aluOp[1] => Mux17.IN68
aluOp[1] => Mux18.IN68
aluOp[1] => Mux19.IN68
aluOp[1] => Mux20.IN68
aluOp[1] => Mux21.IN68
aluOp[1] => Mux22.IN68
aluOp[1] => Mux23.IN68
aluOp[1] => Mux24.IN68
aluOp[1] => Mux25.IN68
aluOp[1] => Mux26.IN68
aluOp[1] => Mux27.IN68
aluOp[1] => Mux28.IN68
aluOp[1] => Mux29.IN68
aluOp[1] => Mux30.IN68
aluOp[1] => Mux31.IN68
aluOp[2] => Mux0.IN67
aluOp[2] => Mux1.IN67
aluOp[2] => Mux2.IN67
aluOp[2] => Mux3.IN67
aluOp[2] => Mux4.IN67
aluOp[2] => Mux5.IN67
aluOp[2] => Mux6.IN67
aluOp[2] => Mux7.IN67
aluOp[2] => Mux8.IN67
aluOp[2] => Mux9.IN67
aluOp[2] => Mux10.IN67
aluOp[2] => Mux11.IN67
aluOp[2] => Mux12.IN67
aluOp[2] => Mux13.IN67
aluOp[2] => Mux14.IN67
aluOp[2] => Mux15.IN67
aluOp[2] => Mux16.IN67
aluOp[2] => Mux17.IN67
aluOp[2] => Mux18.IN67
aluOp[2] => Mux19.IN67
aluOp[2] => Mux20.IN67
aluOp[2] => Mux21.IN67
aluOp[2] => Mux22.IN67
aluOp[2] => Mux23.IN67
aluOp[2] => Mux24.IN67
aluOp[2] => Mux25.IN67
aluOp[2] => Mux26.IN67
aluOp[2] => Mux27.IN67
aluOp[2] => Mux28.IN67
aluOp[2] => Mux29.IN67
aluOp[2] => Mux30.IN67
aluOp[2] => Mux31.IN67
aluOp[3] => Mux0.IN66
aluOp[3] => Mux1.IN66
aluOp[3] => Mux2.IN66
aluOp[3] => Mux3.IN66
aluOp[3] => Mux4.IN66
aluOp[3] => Mux5.IN66
aluOp[3] => Mux6.IN66
aluOp[3] => Mux7.IN66
aluOp[3] => Mux8.IN66
aluOp[3] => Mux9.IN66
aluOp[3] => Mux10.IN66
aluOp[3] => Mux11.IN66
aluOp[3] => Mux12.IN66
aluOp[3] => Mux13.IN66
aluOp[3] => Mux14.IN66
aluOp[3] => Mux15.IN66
aluOp[3] => Mux16.IN66
aluOp[3] => Mux17.IN66
aluOp[3] => Mux18.IN66
aluOp[3] => Mux19.IN66
aluOp[3] => Mux20.IN66
aluOp[3] => Mux21.IN66
aluOp[3] => Mux22.IN66
aluOp[3] => Mux23.IN66
aluOp[3] => Mux24.IN66
aluOp[3] => Mux25.IN66
aluOp[3] => Mux26.IN66
aluOp[3] => Mux27.IN66
aluOp[3] => Mux28.IN66
aluOp[3] => Mux29.IN66
aluOp[3] => Mux30.IN66
aluOp[3] => Mux31.IN66
aluOp[4] => Mux0.IN65
aluOp[4] => Mux1.IN65
aluOp[4] => Mux2.IN65
aluOp[4] => Mux3.IN65
aluOp[4] => Mux4.IN65
aluOp[4] => Mux5.IN65
aluOp[4] => Mux6.IN65
aluOp[4] => Mux7.IN65
aluOp[4] => Mux8.IN65
aluOp[4] => Mux9.IN65
aluOp[4] => Mux10.IN65
aluOp[4] => Mux11.IN65
aluOp[4] => Mux12.IN65
aluOp[4] => Mux13.IN65
aluOp[4] => Mux14.IN65
aluOp[4] => Mux15.IN65
aluOp[4] => Mux16.IN65
aluOp[4] => Mux17.IN65
aluOp[4] => Mux18.IN65
aluOp[4] => Mux19.IN65
aluOp[4] => Mux20.IN65
aluOp[4] => Mux21.IN65
aluOp[4] => Mux22.IN65
aluOp[4] => Mux23.IN65
aluOp[4] => Mux24.IN65
aluOp[4] => Mux25.IN65
aluOp[4] => Mux26.IN65
aluOp[4] => Mux27.IN65
aluOp[4] => Mux28.IN65
aluOp[4] => Mux29.IN65
aluOp[4] => Mux30.IN65
aluOp[4] => Mux31.IN65
aluOp[5] => Mux0.IN64
aluOp[5] => Mux1.IN64
aluOp[5] => Mux2.IN64
aluOp[5] => Mux3.IN64
aluOp[5] => Mux4.IN64
aluOp[5] => Mux5.IN64
aluOp[5] => Mux6.IN64
aluOp[5] => Mux7.IN64
aluOp[5] => Mux8.IN64
aluOp[5] => Mux9.IN64
aluOp[5] => Mux10.IN64
aluOp[5] => Mux11.IN64
aluOp[5] => Mux12.IN64
aluOp[5] => Mux13.IN64
aluOp[5] => Mux14.IN64
aluOp[5] => Mux15.IN64
aluOp[5] => Mux16.IN64
aluOp[5] => Mux17.IN64
aluOp[5] => Mux18.IN64
aluOp[5] => Mux19.IN64
aluOp[5] => Mux20.IN64
aluOp[5] => Mux21.IN64
aluOp[5] => Mux22.IN64
aluOp[5] => Mux23.IN64
aluOp[5] => Mux24.IN64
aluOp[5] => Mux25.IN64
aluOp[5] => Mux26.IN64
aluOp[5] => Mux27.IN64
aluOp[5] => Mux28.IN64
aluOp[5] => Mux29.IN64
aluOp[5] => Mux30.IN64
aluOp[5] => Mux31.IN64


|CPMath|GPR:ulaOut
_input[0] => output_[0].DATAIN
_input[1] => output_[1].DATAIN
_input[2] => output_[2].DATAIN
_input[3] => output_[3].DATAIN
_input[4] => output_[4].DATAIN
_input[5] => output_[5].DATAIN
_input[6] => output_[6].DATAIN
_input[7] => output_[7].DATAIN
_input[8] => output_[8].DATAIN
_input[9] => output_[9].DATAIN
_input[10] => output_[10].DATAIN
_input[11] => output_[11].DATAIN
_input[12] => output_[12].DATAIN
_input[13] => output_[13].DATAIN
_input[14] => output_[14].DATAIN
_input[15] => output_[15].DATAIN
_input[16] => output_[16].DATAIN
_input[17] => output_[17].DATAIN
_input[18] => output_[18].DATAIN
_input[19] => output_[19].DATAIN
_input[20] => output_[20].DATAIN
_input[21] => output_[21].DATAIN
_input[22] => output_[22].DATAIN
_input[23] => output_[23].DATAIN
_input[24] => output_[24].DATAIN
_input[25] => output_[25].DATAIN
_input[26] => output_[26].DATAIN
_input[27] => output_[27].DATAIN
_input[28] => output_[28].DATAIN
_input[29] => output_[29].DATAIN
_input[30] => output_[30].DATAIN
_input[31] => output_[31].DATAIN
output_[0] <= _input[0].DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= _input[1].DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= _input[2].DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= _input[3].DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= _input[4].DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= _input[5].DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= _input[6].DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= _input[7].DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= _input[8].DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= _input[9].DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= _input[10].DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= _input[11].DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= _input[12].DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= _input[13].DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= _input[14].DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= _input[16].DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= _input[17].DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= _input[18].DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= _input[19].DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= _input[20].DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= _input[21].DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= _input[22].DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= _input[23].DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= _input[24].DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= _input[25].DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= _input[26].DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= _input[27].DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= _input[28].DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= _input[29].DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= _input[30].DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= _input[31].DB_MAX_OUTPUT_PORT_TYPE


|CPMath|GPR:MDR
_input[0] => output_[0].DATAIN
_input[1] => output_[1].DATAIN
_input[2] => output_[2].DATAIN
_input[3] => output_[3].DATAIN
_input[4] => output_[4].DATAIN
_input[5] => output_[5].DATAIN
_input[6] => output_[6].DATAIN
_input[7] => output_[7].DATAIN
_input[8] => output_[8].DATAIN
_input[9] => output_[9].DATAIN
_input[10] => output_[10].DATAIN
_input[11] => output_[11].DATAIN
_input[12] => output_[12].DATAIN
_input[13] => output_[13].DATAIN
_input[14] => output_[14].DATAIN
_input[15] => output_[15].DATAIN
_input[16] => output_[16].DATAIN
_input[17] => output_[17].DATAIN
_input[18] => output_[18].DATAIN
_input[19] => output_[19].DATAIN
_input[20] => output_[20].DATAIN
_input[21] => output_[21].DATAIN
_input[22] => output_[22].DATAIN
_input[23] => output_[23].DATAIN
_input[24] => output_[24].DATAIN
_input[25] => output_[25].DATAIN
_input[26] => output_[26].DATAIN
_input[27] => output_[27].DATAIN
_input[28] => output_[28].DATAIN
_input[29] => output_[29].DATAIN
_input[30] => output_[30].DATAIN
_input[31] => output_[31].DATAIN
output_[0] <= _input[0].DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= _input[1].DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= _input[2].DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= _input[3].DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= _input[4].DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= _input[5].DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= _input[6].DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= _input[7].DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= _input[8].DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= _input[9].DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= _input[10].DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= _input[11].DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= _input[12].DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= _input[13].DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= _input[14].DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= _input[16].DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= _input[17].DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= _input[18].DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= _input[19].DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= _input[20].DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= _input[21].DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= _input[22].DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= _input[23].DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= _input[24].DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= _input[25].DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= _input[26].DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= _input[27].DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= _input[28].DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= _input[29].DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= _input[30].DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= _input[31].DB_MAX_OUTPUT_PORT_TYPE


|CPMath|mux32B:muxPC
_input0[0] => Mux31.IN0
_input0[1] => Mux30.IN0
_input0[2] => Mux29.IN0
_input0[3] => Mux28.IN0
_input0[4] => Mux27.IN0
_input0[5] => Mux26.IN0
_input0[6] => Mux25.IN0
_input0[7] => Mux24.IN0
_input0[8] => Mux23.IN0
_input0[9] => Mux22.IN0
_input0[10] => Mux21.IN0
_input0[11] => Mux20.IN0
_input0[12] => Mux19.IN0
_input0[13] => Mux18.IN0
_input0[14] => Mux17.IN0
_input0[15] => Mux16.IN0
_input0[16] => Mux15.IN0
_input0[17] => Mux14.IN0
_input0[18] => Mux13.IN0
_input0[19] => Mux12.IN0
_input0[20] => Mux11.IN0
_input0[21] => Mux10.IN0
_input0[22] => Mux9.IN0
_input0[23] => Mux8.IN0
_input0[24] => Mux7.IN0
_input0[25] => Mux6.IN0
_input0[26] => Mux5.IN0
_input0[27] => Mux4.IN0
_input0[28] => Mux3.IN0
_input0[29] => Mux2.IN0
_input0[30] => Mux1.IN0
_input0[31] => Mux0.IN0
_input1[0] => Mux31.IN1
_input1[1] => Mux30.IN1
_input1[2] => Mux29.IN1
_input1[3] => Mux28.IN1
_input1[4] => Mux27.IN1
_input1[5] => Mux26.IN1
_input1[6] => Mux25.IN1
_input1[7] => Mux24.IN1
_input1[8] => Mux23.IN1
_input1[9] => Mux22.IN1
_input1[10] => Mux21.IN1
_input1[11] => Mux20.IN1
_input1[12] => Mux19.IN1
_input1[13] => Mux18.IN1
_input1[14] => Mux17.IN1
_input1[15] => Mux16.IN1
_input1[16] => Mux15.IN1
_input1[17] => Mux14.IN1
_input1[18] => Mux13.IN1
_input1[19] => Mux12.IN1
_input1[20] => Mux11.IN1
_input1[21] => Mux10.IN1
_input1[22] => Mux9.IN1
_input1[23] => Mux8.IN1
_input1[24] => Mux7.IN1
_input1[25] => Mux6.IN1
_input1[26] => Mux5.IN1
_input1[27] => Mux4.IN1
_input1[28] => Mux3.IN1
_input1[29] => Mux2.IN1
_input1[30] => Mux1.IN1
_input1[31] => Mux0.IN1
_input2[0] => Mux31.IN2
_input2[1] => Mux30.IN2
_input2[2] => Mux29.IN2
_input2[3] => Mux28.IN2
_input2[4] => Mux27.IN2
_input2[5] => Mux26.IN2
_input2[6] => Mux25.IN2
_input2[7] => Mux24.IN2
_input2[8] => Mux23.IN2
_input2[9] => Mux22.IN2
_input2[10] => Mux21.IN2
_input2[11] => Mux20.IN2
_input2[12] => Mux19.IN2
_input2[13] => Mux18.IN2
_input2[14] => Mux17.IN2
_input2[15] => Mux16.IN2
_input2[16] => Mux15.IN2
_input2[17] => Mux14.IN2
_input2[18] => Mux13.IN2
_input2[19] => Mux12.IN2
_input2[20] => Mux11.IN2
_input2[21] => Mux10.IN2
_input2[22] => Mux9.IN2
_input2[23] => Mux8.IN2
_input2[24] => Mux7.IN2
_input2[25] => Mux6.IN2
_input2[26] => Mux5.IN2
_input2[27] => Mux4.IN2
_input2[28] => Mux3.IN2
_input2[29] => Mux2.IN2
_input2[30] => Mux1.IN2
_input2[31] => Mux0.IN2
_input3[0] => Mux31.IN3
_input3[1] => Mux30.IN3
_input3[2] => Mux29.IN3
_input3[3] => Mux28.IN3
_input3[4] => Mux27.IN3
_input3[5] => Mux26.IN3
_input3[6] => Mux25.IN3
_input3[7] => Mux24.IN3
_input3[8] => Mux23.IN3
_input3[9] => Mux22.IN3
_input3[10] => Mux21.IN3
_input3[11] => Mux20.IN3
_input3[12] => Mux19.IN3
_input3[13] => Mux18.IN3
_input3[14] => Mux17.IN3
_input3[15] => Mux16.IN3
_input3[16] => Mux15.IN3
_input3[17] => Mux14.IN3
_input3[18] => Mux13.IN3
_input3[19] => Mux12.IN3
_input3[20] => Mux11.IN3
_input3[21] => Mux10.IN3
_input3[22] => Mux9.IN3
_input3[23] => Mux8.IN3
_input3[24] => Mux7.IN3
_input3[25] => Mux6.IN3
_input3[26] => Mux5.IN3
_input3[27] => Mux4.IN3
_input3[28] => Mux3.IN3
_input3[29] => Mux2.IN3
_input3[30] => Mux1.IN3
_input3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
output_[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPMath|signExtend:se1
_input[0] => output_[0].DATAIN
_input[1] => output_[1].DATAIN
_input[2] => output_[2].DATAIN
_input[3] => output_[3].DATAIN
_input[4] => output_[4].DATAIN
_input[5] => output_[5].DATAIN
_input[6] => output_[6].DATAIN
_input[7] => output_[7].DATAIN
_input[8] => output_[8].DATAIN
_input[9] => output_[9].DATAIN
_input[10] => output_[10].DATAIN
_input[11] => output_[11].DATAIN
_input[12] => output_[12].DATAIN
_input[13] => output_[13].DATAIN
_input[14] => output_[14].DATAIN
_input[15] => output_[15].DATAIN
_input[15] => output_[31].DATAIN
_input[15] => output_[30].DATAIN
_input[15] => output_[29].DATAIN
_input[15] => output_[28].DATAIN
_input[15] => output_[27].DATAIN
_input[15] => output_[26].DATAIN
_input[15] => output_[25].DATAIN
_input[15] => output_[24].DATAIN
_input[15] => output_[23].DATAIN
_input[15] => output_[22].DATAIN
_input[15] => output_[21].DATAIN
_input[15] => output_[20].DATAIN
_input[15] => output_[19].DATAIN
_input[15] => output_[18].DATAIN
_input[15] => output_[17].DATAIN
_input[15] => output_[16].DATAIN
output_[0] <= _input[0].DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= _input[1].DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= _input[2].DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= _input[3].DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= _input[4].DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= _input[5].DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= _input[6].DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= _input[7].DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= _input[8].DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= _input[9].DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= _input[10].DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= _input[11].DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= _input[12].DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= _input[13].DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= _input[14].DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE


|CPMath|SL2:sl1
_input[0] => output_[2].DATAIN
_input[1] => output_[3].DATAIN
_input[2] => output_[4].DATAIN
_input[3] => output_[5].DATAIN
_input[4] => output_[6].DATAIN
_input[5] => output_[7].DATAIN
_input[6] => output_[8].DATAIN
_input[7] => output_[9].DATAIN
_input[8] => output_[10].DATAIN
_input[9] => output_[11].DATAIN
_input[10] => output_[12].DATAIN
_input[11] => output_[13].DATAIN
_input[12] => output_[14].DATAIN
_input[13] => output_[15].DATAIN
_input[14] => output_[16].DATAIN
_input[15] => output_[17].DATAIN
_input[16] => output_[18].DATAIN
_input[17] => output_[19].DATAIN
_input[18] => output_[20].DATAIN
_input[19] => output_[21].DATAIN
_input[20] => output_[22].DATAIN
_input[21] => output_[23].DATAIN
_input[22] => output_[24].DATAIN
_input[23] => output_[25].DATAIN
_input[24] => output_[26].DATAIN
_input[25] => output_[27].DATAIN
_input[26] => output_[28].DATAIN
_input[27] => output_[29].DATAIN
_input[28] => output_[30].DATAIN
_input[29] => output_[31].DATAIN
_input[30] => ~NO_FANOUT~
_input[31] => ~NO_FANOUT~
output_[0] <= <GND>
output_[1] <= <GND>
output_[2] <= _input[0].DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= _input[1].DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= _input[2].DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= _input[3].DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= _input[4].DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= _input[5].DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= _input[6].DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= _input[7].DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= _input[8].DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= _input[9].DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= _input[10].DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= _input[11].DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= _input[12].DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= _input[13].DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= _input[14].DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= _input[16].DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= _input[17].DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= _input[18].DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= _input[19].DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= _input[20].DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= _input[21].DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= _input[22].DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= _input[23].DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= _input[24].DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= _input[25].DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= _input[26].DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= _input[27].DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= _input[28].DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= _input[29].DB_MAX_OUTPUT_PORT_TYPE


|CPMath|SL2:sl2
_input[0] => output_[2].DATAIN
_input[1] => output_[3].DATAIN
_input[2] => output_[4].DATAIN
_input[3] => output_[5].DATAIN
_input[4] => output_[6].DATAIN
_input[5] => output_[7].DATAIN
_input[6] => output_[8].DATAIN
_input[7] => output_[9].DATAIN
_input[8] => output_[10].DATAIN
_input[9] => output_[11].DATAIN
_input[10] => output_[12].DATAIN
_input[11] => output_[13].DATAIN
_input[12] => output_[14].DATAIN
_input[13] => output_[15].DATAIN
_input[14] => output_[16].DATAIN
_input[15] => output_[17].DATAIN
_input[16] => output_[18].DATAIN
_input[17] => output_[19].DATAIN
_input[18] => output_[20].DATAIN
_input[19] => output_[21].DATAIN
_input[20] => output_[22].DATAIN
_input[21] => output_[23].DATAIN
_input[22] => output_[24].DATAIN
_input[23] => output_[25].DATAIN
_input[24] => output_[26].DATAIN
_input[25] => output_[27].DATAIN
_input[26] => output_[28].DATAIN
_input[27] => output_[29].DATAIN
_input[28] => output_[30].DATAIN
_input[29] => output_[31].DATAIN
_input[30] => ~NO_FANOUT~
_input[31] => ~NO_FANOUT~
output_[0] <= <GND>
output_[1] <= <GND>
output_[2] <= _input[0].DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= _input[1].DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= _input[2].DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= _input[3].DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= _input[4].DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= _input[5].DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= _input[6].DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= _input[7].DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= _input[8].DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= _input[9].DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= _input[10].DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= _input[11].DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= _input[12].DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= _input[13].DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= _input[14].DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= _input[15].DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= _input[16].DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= _input[17].DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= _input[18].DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= _input[19].DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= _input[20].DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= _input[21].DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= _input[22].DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= _input[23].DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= _input[24].DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= _input[25].DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= _input[26].DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= _input[27].DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= _input[28].DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= _input[29].DB_MAX_OUTPUT_PORT_TYPE


|CPMath|mux32B:muxData
_input0[0] => Mux31.IN0
_input0[1] => Mux30.IN0
_input0[2] => Mux29.IN0
_input0[3] => Mux28.IN0
_input0[4] => Mux27.IN0
_input0[5] => Mux26.IN0
_input0[6] => Mux25.IN0
_input0[7] => Mux24.IN0
_input0[8] => Mux23.IN0
_input0[9] => Mux22.IN0
_input0[10] => Mux21.IN0
_input0[11] => Mux20.IN0
_input0[12] => Mux19.IN0
_input0[13] => Mux18.IN0
_input0[14] => Mux17.IN0
_input0[15] => Mux16.IN0
_input0[16] => Mux15.IN0
_input0[17] => Mux14.IN0
_input0[18] => Mux13.IN0
_input0[19] => Mux12.IN0
_input0[20] => Mux11.IN0
_input0[21] => Mux10.IN0
_input0[22] => Mux9.IN0
_input0[23] => Mux8.IN0
_input0[24] => Mux7.IN0
_input0[25] => Mux6.IN0
_input0[26] => Mux5.IN0
_input0[27] => Mux4.IN0
_input0[28] => Mux3.IN0
_input0[29] => Mux2.IN0
_input0[30] => Mux1.IN0
_input0[31] => Mux0.IN0
_input1[0] => Mux31.IN1
_input1[1] => Mux30.IN1
_input1[2] => Mux29.IN1
_input1[3] => Mux28.IN1
_input1[4] => Mux27.IN1
_input1[5] => Mux26.IN1
_input1[6] => Mux25.IN1
_input1[7] => Mux24.IN1
_input1[8] => Mux23.IN1
_input1[9] => Mux22.IN1
_input1[10] => Mux21.IN1
_input1[11] => Mux20.IN1
_input1[12] => Mux19.IN1
_input1[13] => Mux18.IN1
_input1[14] => Mux17.IN1
_input1[15] => Mux16.IN1
_input1[16] => Mux15.IN1
_input1[17] => Mux14.IN1
_input1[18] => Mux13.IN1
_input1[19] => Mux12.IN1
_input1[20] => Mux11.IN1
_input1[21] => Mux10.IN1
_input1[22] => Mux9.IN1
_input1[23] => Mux8.IN1
_input1[24] => Mux7.IN1
_input1[25] => Mux6.IN1
_input1[26] => Mux5.IN1
_input1[27] => Mux4.IN1
_input1[28] => Mux3.IN1
_input1[29] => Mux2.IN1
_input1[30] => Mux1.IN1
_input1[31] => Mux0.IN1
_input2[0] => Mux31.IN2
_input2[1] => Mux30.IN2
_input2[2] => Mux29.IN2
_input2[3] => Mux28.IN2
_input2[4] => Mux27.IN2
_input2[5] => Mux26.IN2
_input2[6] => Mux25.IN2
_input2[7] => Mux24.IN2
_input2[8] => Mux23.IN2
_input2[9] => Mux22.IN2
_input2[10] => Mux21.IN2
_input2[11] => Mux20.IN2
_input2[12] => Mux19.IN2
_input2[13] => Mux18.IN2
_input2[14] => Mux17.IN2
_input2[15] => Mux16.IN2
_input2[16] => Mux15.IN2
_input2[17] => Mux14.IN2
_input2[18] => Mux13.IN2
_input2[19] => Mux12.IN2
_input2[20] => Mux11.IN2
_input2[21] => Mux10.IN2
_input2[22] => Mux9.IN2
_input2[23] => Mux8.IN2
_input2[24] => Mux7.IN2
_input2[25] => Mux6.IN2
_input2[26] => Mux5.IN2
_input2[27] => Mux4.IN2
_input2[28] => Mux3.IN2
_input2[29] => Mux2.IN2
_input2[30] => Mux1.IN2
_input2[31] => Mux0.IN2
_input3[0] => Mux31.IN3
_input3[1] => Mux30.IN3
_input3[2] => Mux29.IN3
_input3[3] => Mux28.IN3
_input3[4] => Mux27.IN3
_input3[5] => Mux26.IN3
_input3[6] => Mux25.IN3
_input3[7] => Mux24.IN3
_input3[8] => Mux23.IN3
_input3[9] => Mux22.IN3
_input3[10] => Mux21.IN3
_input3[11] => Mux20.IN3
_input3[12] => Mux19.IN3
_input3[13] => Mux18.IN3
_input3[14] => Mux17.IN3
_input3[15] => Mux16.IN3
_input3[16] => Mux15.IN3
_input3[17] => Mux14.IN3
_input3[18] => Mux13.IN3
_input3[19] => Mux12.IN3
_input3[20] => Mux11.IN3
_input3[21] => Mux10.IN3
_input3[22] => Mux9.IN3
_input3[23] => Mux8.IN3
_input3[24] => Mux7.IN3
_input3[25] => Mux6.IN3
_input3[26] => Mux5.IN3
_input3[27] => Mux4.IN3
_input3[28] => Mux3.IN3
_input3[29] => Mux2.IN3
_input3[30] => Mux1.IN3
_input3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
output_[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPMath|mux5:muxReg
_input0[0] => output_.DATAA
_input0[1] => output_.DATAA
_input0[2] => output_.DATAA
_input0[3] => output_.DATAA
_input0[4] => output_.DATAA
_input1[0] => output_.DATAB
_input1[1] => output_.DATAB
_input1[2] => output_.DATAB
_input1[3] => output_.DATAB
_input1[4] => output_.DATAB
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
sel => output_.OUTPUTSELECT
output_[0] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= <GND>
output_[6] <= <GND>
output_[7] <= <GND>
output_[8] <= <GND>
output_[9] <= <GND>
output_[10] <= <GND>
output_[11] <= <GND>
output_[12] <= <GND>
output_[13] <= <GND>
output_[14] <= <GND>
output_[15] <= <GND>
output_[16] <= <GND>
output_[17] <= <GND>
output_[18] <= <GND>
output_[19] <= <GND>
output_[20] <= <GND>
output_[21] <= <GND>
output_[22] <= <GND>
output_[23] <= <GND>
output_[24] <= <GND>
output_[25] <= <GND>
output_[26] <= <GND>
output_[27] <= <GND>
output_[28] <= <GND>
output_[29] <= <GND>
output_[30] <= <GND>
output_[31] <= <GND>


|CPMath|controlUnit:control
opcode[0] => Decoder1.IN0
opcode[1] => ~NO_FANOUT~
opcode[2] => ~NO_FANOUT~
opcode[3] => Mux0.IN7
opcode[3] => Mux1.IN7
opcode[3] => Mux2.IN7
opcode[3] => Mux3.IN7
opcode[3] => Mux4.IN7
opcode[3] => Decoder0.IN2
opcode[4] => Mux0.IN6
opcode[4] => Mux1.IN6
opcode[4] => Mux2.IN6
opcode[4] => Mux3.IN6
opcode[4] => Mux4.IN6
opcode[4] => Decoder0.IN1
opcode[5] => Mux0.IN5
opcode[5] => Mux1.IN5
opcode[5] => Mux2.IN5
opcode[5] => Mux3.IN5
opcode[5] => Mux4.IN5
opcode[5] => Decoder0.IN0
clk => estado~5.DATAIN
reset => estado.OUTPUTSELECT
reset => estado.OUTPUTSELECT
reset => estado.OUTPUTSELECT
reset => estado.OUTPUTSELECT
reset => estado.OUTPUTSELECT
reset => estado.OUTPUTSELECT
reset => estado.OUTPUTSELECT
reset => estado.OUTPUTSELECT
reset => estado.OUTPUTSELECT
reset => estado.OUTPUTSELECT
reset => estado.OUTPUTSELECT
reset => estado.OUTPUTSELECT
pcCond <= pcCond.DB_MAX_OUTPUT_PORT_TYPE
pcWrite <= pcWrite.DB_MAX_OUTPUT_PORT_TYPE
pcSrc[0] <= pcCond.DB_MAX_OUTPUT_PORT_TYPE
pcSrc[1] <= pcSrc[1].DB_MAX_OUTPUT_PORT_TYPE
memSrc <= memSrc.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= memWrite.DB_MAX_OUTPUT_PORT_TYPE
memRead <= memRead.DB_MAX_OUTPUT_PORT_TYPE
irWrite <= irWrite.DB_MAX_OUTPUT_PORT_TYPE
regSrc <= regSrc.DB_MAX_OUTPUT_PORT_TYPE
dataSrc[0] <= dataSrc.DB_MAX_OUTPUT_PORT_TYPE
dataSrc[1] <= <GND>
regWrite <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
aSrc <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
bSrc[0] <= bSrc.DB_MAX_OUTPUT_PORT_TYPE
bSrc[1] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
ulaOp[0] <= pcCond.DB_MAX_OUTPUT_PORT_TYPE
ulaOp[1] <= ulaOp.DB_MAX_OUTPUT_PORT_TYPE


|CPMath|controlULA:control1
_input[0] => Mux3.IN3
_input[1] => Mux2.IN3
_input[2] => Mux1.IN3
_input[3] => Mux0.IN3
_input[4] => output_.DATAB
_input[5] => output_.DATAB
output_[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= output_.DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= output_.DB_MAX_OUTPUT_PORT_TYPE
ulaOp[0] => Decoder1.IN1
ulaOp[0] => Mux0.IN5
ulaOp[0] => Mux1.IN5
ulaOp[0] => Mux2.IN5
ulaOp[0] => Mux3.IN5
ulaOp[1] => Decoder1.IN0
ulaOp[1] => Mux0.IN4
ulaOp[1] => Mux1.IN4
ulaOp[1] => Mux2.IN4
ulaOp[1] => Mux3.IN4
opcode[0] => Decoder0.IN5
opcode[1] => Decoder0.IN4
opcode[2] => Decoder0.IN3
opcode[3] => Decoder0.IN2
opcode[4] => Decoder0.IN1
opcode[5] => Decoder0.IN0


|CPMath|entrada:Buffer
_input[0] => ~NO_FANOUT~
_input[1] => ~NO_FANOUT~
_input[2] => ~NO_FANOUT~
_input[3] => ~NO_FANOUT~
_input[4] => ~NO_FANOUT~
_input[5] => ~NO_FANOUT~
_input[6] => ~NO_FANOUT~
_input[7] => ~NO_FANOUT~
_input[8] => ~NO_FANOUT~
_input[9] => ~NO_FANOUT~
_input[10] => ~NO_FANOUT~
_input[11] => ~NO_FANOUT~
_input[12] => ~NO_FANOUT~
_input[13] => ~NO_FANOUT~
_input[14] => ~NO_FANOUT~
_input[15] => ~NO_FANOUT~
output_[0] <= output_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[1] <= output_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[2] <= output_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[3] <= output_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[4] <= output_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[5] <= output_[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[6] <= output_[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[7] <= output_[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[8] <= output_[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[9] <= output_[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[10] <= output_[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[11] <= output_[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[12] <= output_[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[13] <= output_[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[14] <= output_[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[15] <= output_[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[16] <= output_[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[17] <= output_[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[18] <= output_[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[19] <= output_[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[20] <= output_[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[21] <= output_[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[22] <= output_[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[23] <= output_[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[24] <= output_[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[25] <= output_[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[26] <= output_[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[27] <= output_[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[28] <= output_[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[29] <= output_[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[30] <= output_[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_[31] <= output_[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switchRead => ~NO_FANOUT~
switchWrite => ~NO_FANOUT~
reset => ~NO_FANOUT~
clk => output_[0]~reg0.CLK
clk => output_[1]~reg0.CLK
clk => output_[2]~reg0.CLK
clk => output_[3]~reg0.CLK
clk => output_[4]~reg0.CLK
clk => output_[5]~reg0.CLK
clk => output_[6]~reg0.CLK
clk => output_[7]~reg0.CLK
clk => output_[8]~reg0.CLK
clk => output_[9]~reg0.CLK
clk => output_[10]~reg0.CLK
clk => output_[11]~reg0.CLK
clk => output_[12]~reg0.CLK
clk => output_[13]~reg0.CLK
clk => output_[14]~reg0.CLK
clk => output_[15]~reg0.CLK
clk => output_[16]~reg0.CLK
clk => output_[17]~reg0.CLK
clk => output_[18]~reg0.CLK
clk => output_[19]~reg0.CLK
clk => output_[20]~reg0.CLK
clk => output_[21]~reg0.CLK
clk => output_[22]~reg0.CLK
clk => output_[23]~reg0.CLK
clk => output_[24]~reg0.CLK
clk => output_[25]~reg0.CLK
clk => output_[26]~reg0.CLK
clk => output_[27]~reg0.CLK
clk => output_[28]~reg0.CLK
clk => output_[29]~reg0.CLK
clk => output_[30]~reg0.CLK
clk => output_[31]~reg0.CLK


|CPMath|divisorClk:divClk1
clk_50mhz => clk~reg0.CLK
clk_50mhz => cont[0].CLK
clk_50mhz => cont[1].CLK
clk_50mhz => cont[2].CLK
clk_50mhz => cont[3].CLK
clk_50mhz => cont[4].CLK
clk_50mhz => cont[5].CLK
clk_50mhz => cont[6].CLK
clk_50mhz => cont[7].CLK
clk_50mhz => cont[8].CLK
clk_50mhz => cont[9].CLK
clk_50mhz => cont[10].CLK
clk_50mhz => cont[11].CLK
clk_50mhz => cont[12].CLK
clk_50mhz => cont[13].CLK
clk_50mhz => cont[14].CLK
clk_50mhz => cont[15].CLK
clk_50mhz => cont[16].CLK
clk_50mhz => cont[17].CLK
clk <= clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => clk~reg0.ACLR
reset => cont[0].ACLR
reset => cont[1].ACLR
reset => cont[2].ACLR
reset => cont[3].ACLR
reset => cont[4].ACLR
reset => cont[5].ACLR
reset => cont[6].ACLR
reset => cont[7].ACLR
reset => cont[8].ACLR
reset => cont[9].ACLR
reset => cont[10].ACLR
reset => cont[11].ACLR
reset => cont[12].ACLR
reset => cont[13].ACLR
reset => cont[14].ACLR
reset => cont[15].ACLR
reset => cont[16].ACLR
reset => cont[17].ACLR


|CPMath|DeBounce:btnReset
clk => DB_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => DFF2.CLK
clk => DFF1.CLK
n_reset => DFF1.OUTPUTSELECT
n_reset => DFF2.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
button_in => DFF1.DATAA
DB_out <= DB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPMath|DeBounce:btnEnter
clk => DB_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => DFF2.CLK
clk => DFF1.CLK
n_reset => DFF1.OUTPUTSELECT
n_reset => DFF2.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
button_in => DFF1.DATAA
DB_out <= DB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


