;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 17-Nov-15 10:20:17 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x0C190000  	3097
0x0008	0x0BFD0000  	3069
0x000C	0x0BFD0000  	3069
0x0010	0x0BFD0000  	3069
0x0014	0x0BFD0000  	3069
0x0018	0x0BFD0000  	3069
0x001C	0x0BFD0000  	3069
0x0020	0x0BFD0000  	3069
0x0024	0x0BFD0000  	3069
0x0028	0x0BFD0000  	3069
0x002C	0x0BFD0000  	3069
0x0030	0x0BFD0000  	3069
0x0034	0x0BFD0000  	3069
0x0038	0x0BFD0000  	3069
0x003C	0x0BFD0000  	3069
0x0040	0x0BFD0000  	3069
0x0044	0x0BFD0000  	3069
0x0048	0x0BFD0000  	3069
0x004C	0x0BFD0000  	3069
0x0050	0x0BFD0000  	3069
0x0054	0x0BFD0000  	3069
0x0058	0x0BFD0000  	3069
0x005C	0x0BFD0000  	3069
0x0060	0x0BFD0000  	3069
0x0064	0x0BFD0000  	3069
0x0068	0x0BFD0000  	3069
0x006C	0x0BFD0000  	3069
0x0070	0x0BFD0000  	3069
0x0074	0x0BFD0000  	3069
0x0078	0x0BFD0000  	3069
0x007C	0x0BFD0000  	3069
0x0080	0x0BFD0000  	3069
0x0084	0x0BFD0000  	3069
0x0088	0x0BFD0000  	3069
0x008C	0x0BFD0000  	3069
0x0090	0x0BFD0000  	3069
0x0094	0x0BFD0000  	3069
0x0098	0x0BFD0000  	3069
0x009C	0x0BFD0000  	3069
0x00A0	0x0BFD0000  	3069
0x00A4	0x0BFD0000  	3069
0x00A8	0x0BFD0000  	3069
0x00AC	0x0BFD0000  	3069
0x00B0	0x0BFD0000  	3069
0x00B4	0x0BFD0000  	3069
0x00B8	0x0BFD0000  	3069
0x00BC	0x0BFD0000  	3069
0x00C0	0x0BFD0000  	3069
0x00C4	0x0BFD0000  	3069
0x00C8	0x0BFD0000  	3069
0x00CC	0x0BFD0000  	3069
0x00D0	0x0BFD0000  	3069
0x00D4	0x0BFD0000  	3069
0x00D8	0x0BFD0000  	3069
0x00DC	0x0BFD0000  	3069
0x00E0	0x0BFD0000  	3069
0x00E4	0x0BFD0000  	3069
0x00E8	0x0BFD0000  	3069
0x00EC	0x0BFD0000  	3069
0x00F0	0x0BFD0000  	3069
0x00F4	0x0BFD0000  	3069
0x00F8	0x0BFD0000  	3069
0x00FC	0x0BFD0000  	3069
0x0100	0x0BFD0000  	3069
0x0104	0x0BFD0000  	3069
0x0108	0x0BFD0000  	3069
0x010C	0x0BFD0000  	3069
0x0110	0x0BFD0000  	3069
0x0114	0x0BFD0000  	3069
0x0118	0x0BFD0000  	3069
0x011C	0x0BFD0000  	3069
0x0120	0x0BFD0000  	3069
0x0124	0x0BFD0000  	3069
0x0128	0x0BFD0000  	3069
0x012C	0x0BFD0000  	3069
; end of ____SysVT
_main:
;EX_9.c, 20 :: 		void main()
0x0C18	0xB082    SUB	SP, SP, #8
0x0C1A	0xF000F857  BL	3276
0x0C1E	0xF000F917  BL	3664
0x0C22	0xF7FFFFEF  BL	3076
0x0C26	0xF000F8D3  BL	3536
;EX_9.c, 22 :: 		unsigned int channel_data[3] = {0x0000, 0x0000, 0x0000};
0x0C2A	0xF2400000  MOVW	R0, #0
0x0C2E	0xF8AD0000  STRH	R0, [SP, #0]
0x0C32	0xF2400000  MOVW	R0, #0
0x0C36	0xF8AD0002  STRH	R0, [SP, #2]
0x0C3A	0xF2400000  MOVW	R0, #0
0x0C3E	0xF8AD0004  STRH	R0, [SP, #4]
;EX_9.c, 24 :: 		setup();
0x0C42	0xF7FFFFB5  BL	_setup+0
;EX_9.c, 26 :: 		while(1)
L_main0:
;EX_9.c, 28 :: 		read_ADC1_injected(channel_data);
0x0C46	0xA800    ADD	R0, SP, #0
0x0C48	0xF7FFFEF6  BL	_read_ADC1_injected+0
;EX_9.c, 29 :: 		lcd_print(1, 2, channel_data[0]);
0x0C4C	0xA800    ADD	R0, SP, #0
0x0C4E	0x8800    LDRH	R0, [R0, #0]
0x0C50	0xB282    UXTH	R2, R0
0x0C52	0x2102    MOVS	R1, #2
0x0C54	0x2001    MOVS	R0, #1
0x0C56	0xF7FFFF4F  BL	_lcd_print+0
;EX_9.c, 30 :: 		lcd_print(7, 2, channel_data[1]);
0x0C5A	0xA800    ADD	R0, SP, #0
0x0C5C	0x1C80    ADDS	R0, R0, #2
0x0C5E	0x8800    LDRH	R0, [R0, #0]
0x0C60	0xB282    UXTH	R2, R0
0x0C62	0x2102    MOVS	R1, #2
0x0C64	0x2007    MOVS	R0, #7
0x0C66	0xF7FFFF47  BL	_lcd_print+0
;EX_9.c, 31 :: 		lcd_print(13, 2, channel_data[2]);
0x0C6A	0xA800    ADD	R0, SP, #0
0x0C6C	0x1D00    ADDS	R0, R0, #4
0x0C6E	0x8800    LDRH	R0, [R0, #0]
0x0C70	0xB282    UXTH	R2, R0
0x0C72	0x2102    MOVS	R1, #2
0x0C74	0x200D    MOVS	R0, #13
0x0C76	0xF7FFFF3F  BL	_lcd_print+0
;EX_9.c, 33 :: 		GPIOC_pin_high(13);
0x0C7A	0x4812    LDR	R0, [PC, #72]
0x0C7C	0x6800    LDR	R0, [R0, #0]
0x0C7E	0xF4405100  ORR	R1, R0, #8192
0x0C82	0x4810    LDR	R0, [PC, #64]
0x0C84	0x6001    STR	R1, [R0, #0]
;EX_9.c, 34 :: 		delay_ms(10);
0x0C86	0xF645778F  MOVW	R7, #24463
0x0C8A	0xF2C00701  MOVT	R7, #1
0x0C8E	0xBF00    NOP
0x0C90	0xBF00    NOP
L_main2:
0x0C92	0x1E7F    SUBS	R7, R7, #1
0x0C94	0xD1FD    BNE	L_main2
0x0C96	0xBF00    NOP
0x0C98	0xBF00    NOP
0x0C9A	0xBF00    NOP
;EX_9.c, 35 :: 		GPIOC_pin_low(13);
0x0C9C	0x480A    LDR	R0, [PC, #40]
0x0C9E	0x6800    LDR	R0, [R0, #0]
0x0CA0	0xF4405100  ORR	R1, R0, #8192
0x0CA4	0x4808    LDR	R0, [PC, #32]
0x0CA6	0x6001    STR	R1, [R0, #0]
;EX_9.c, 36 :: 		delay_ms(90);
0x0CA8	0xF645470F  MOVW	R7, #23567
0x0CAC	0xF2C0070C  MOVT	R7, #12
L_main4:
0x0CB0	0x1E7F    SUBS	R7, R7, #1
0x0CB2	0xD1FD    BNE	L_main4
0x0CB4	0xBF00    NOP
0x0CB6	0xBF00    NOP
0x0CB8	0xBF00    NOP
0x0CBA	0xBF00    NOP
0x0CBC	0xBF00    NOP
;EX_9.c, 37 :: 		};
0x0CBE	0xE7C2    B	L_main0
;EX_9.c, 38 :: 		}
L_end_main:
L__main_end_loop:
0x0CC0	0xE7FE    B	L__main_end_loop
0x0CC2	0xBF00    NOP
0x0CC4	0x10104001  	GPIOC_BSRR+0
0x0CC8	0x10144001  	GPIOC_BRR+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0BE8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x0BEA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0BEE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0BF2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x0BF6	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0BF8	0xB001    ADD	SP, SP, #4
0x0BFA	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0B74	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x0B76	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x0B7A	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0B7E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0B82	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x0B84	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0B88	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0B8A	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x0B8C	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x0B8E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x0B92	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x0B96	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x0B98	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x0B9C	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x0B9E	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x0BA0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x0BA4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x0BA8	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x0BAA	0xB001    ADD	SP, SP, #4
0x0BAC	0x4770    BX	LR
; end of ___FillZeros
_setup:
;EX_9.c, 41 :: 		void setup()
0x0BB0	0xB081    SUB	SP, SP, #4
0x0BB2	0xF8CDE000  STR	LR, [SP, #0]
;EX_9.c, 43 :: 		GPIO_init();
0x0BB6	0xF7FFFD0B  BL	_GPIO_init+0
;EX_9.c, 44 :: 		ADC_init();
0x0BBA	0xF7FFFD49  BL	_ADC_init+0
;EX_9.c, 45 :: 		LCD_Init();
0x0BBE	0xF7FFFE15  BL	_Lcd_Init+0
;EX_9.c, 47 :: 		LCD_Cmd(_LCD_CLEAR);
0x0BC2	0x2001    MOVS	R0, #1
0x0BC4	0xF7FFFC30  BL	_Lcd_Cmd+0
;EX_9.c, 48 :: 		LCD_Cmd(_LCD_CURSOR_OFF);
0x0BC8	0x200C    MOVS	R0, #12
0x0BCA	0xF7FFFC2D  BL	_Lcd_Cmd+0
;EX_9.c, 50 :: 		lcd_out(1, 1, "CH00  CH01  CH02");
0x0BCE	0x4805    LDR	R0, [PC, #20]
0x0BD0	0x4602    MOV	R2, R0
0x0BD2	0x2101    MOVS	R1, #1
0x0BD4	0x2001    MOVS	R0, #1
0x0BD6	0xF7FFFC8D  BL	_Lcd_Out+0
;EX_9.c, 51 :: 		}
L_end_setup:
0x0BDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0BDE	0xB001    ADD	SP, SP, #4
0x0BE0	0x4770    BX	LR
0x0BE2	0xBF00    NOP
0x0BE4	0x00002000  	?lstr1_EX_9+0
; end of _setup
_GPIO_init:
;EX_9.c, 54 :: 		void GPIO_init()
;EX_9.c, 56 :: 		enable_GPIOA(enable);
0x05D0	0x2101    MOVS	R1, #1
0x05D2	0x481A    LDR	R0, [PC, #104]
0x05D4	0x6001    STR	R1, [R0, #0]
;EX_9.c, 57 :: 		enable_GPIOB(enable);
0x05D6	0x481A    LDR	R0, [PC, #104]
0x05D8	0x6001    STR	R1, [R0, #0]
;EX_9.c, 58 :: 		enable_GPIOC(enable);
0x05DA	0x481A    LDR	R0, [PC, #104]
0x05DC	0x6001    STR	R1, [R0, #0]
;EX_9.c, 60 :: 		setup_GPIOA(0, analog_input);
0x05DE	0x481A    LDR	R0, [PC, #104]
0x05E0	0x6801    LDR	R1, [R0, #0]
0x05E2	0xF06F000F  MVN	R0, #15
0x05E6	0x4001    ANDS	R1, R0
0x05E8	0x4817    LDR	R0, [PC, #92]
0x05EA	0x6001    STR	R1, [R0, #0]
0x05EC	0x4816    LDR	R0, [PC, #88]
0x05EE	0x6801    LDR	R1, [R0, #0]
0x05F0	0x4815    LDR	R0, [PC, #84]
0x05F2	0x6001    STR	R1, [R0, #0]
L_GPIO_init15:
;EX_9.c, 61 :: 		setup_GPIOA(1, analog_input);
0x05F4	0x4814    LDR	R0, [PC, #80]
0x05F6	0x6800    LDR	R0, [R0, #0]
0x05F8	0xF000010F  AND	R1, R0, #15
0x05FC	0x4812    LDR	R0, [PC, #72]
0x05FE	0x6001    STR	R1, [R0, #0]
0x0600	0x4811    LDR	R0, [PC, #68]
0x0602	0x6801    LDR	R1, [R0, #0]
0x0604	0x4810    LDR	R0, [PC, #64]
0x0606	0x6001    STR	R1, [R0, #0]
L_GPIO_init28:
;EX_9.c, 62 :: 		setup_GPIOA(2, analog_input);
0x0608	0x480F    LDR	R0, [PC, #60]
0x060A	0x6801    LDR	R1, [R0, #0]
0x060C	0xF46F6070  MVN	R0, #3840
0x0610	0x4001    ANDS	R1, R0
0x0612	0x480D    LDR	R0, [PC, #52]
0x0614	0x6001    STR	R1, [R0, #0]
0x0616	0x480C    LDR	R0, [PC, #48]
0x0618	0x6801    LDR	R1, [R0, #0]
0x061A	0x480B    LDR	R0, [PC, #44]
0x061C	0x6001    STR	R1, [R0, #0]
L_GPIO_init41:
;EX_9.c, 63 :: 		setup_GPIOC(13, (GPIO_PP_output | output_mode_low_speed));
L_GPIO_init48:
0x061E	0x480B    LDR	R0, [PC, #44]
0x0620	0x6801    LDR	R1, [R0, #0]
0x0622	0xF46F0070  MVN	R0, #15728640
0x0626	0x4001    ANDS	R1, R0
0x0628	0x4808    LDR	R0, [PC, #32]
0x062A	0x6001    STR	R1, [R0, #0]
0x062C	0x4807    LDR	R0, [PC, #28]
0x062E	0x6800    LDR	R0, [R0, #0]
0x0630	0xF4401100  ORR	R1, R0, #2097152
0x0634	0x4805    LDR	R0, [PC, #20]
0x0636	0x6001    STR	R1, [R0, #0]
;EX_9.c, 64 :: 		}
L_end_GPIO_init:
0x0638	0x4770    BX	LR
0x063A	0xBF00    NOP
0x063C	0x03084242  	RCC_APB2ENRbits+0
0x0640	0x030C4242  	RCC_APB2ENRbits+0
0x0644	0x03104242  	RCC_APB2ENRbits+0
0x0648	0x08004001  	GPIOA_CRL+0
0x064C	0x10044001  	GPIOC_CRH+0
; end of _GPIO_init
_ADC_init:
;EX_9.c, 67 :: 		void ADC_init()
;EX_9.c, 69 :: 		ADC1_Enable();
0x0650	0x2101    MOVS	R1, #1
0x0652	0x4858    LDR	R0, [PC, #352]
0x0654	0x6001    STR	R1, [R0, #0]
0x0656	0x4858    LDR	R0, [PC, #352]
0x0658	0x6001    STR	R1, [R0, #0]
0x065A	0x2200    MOVS	R2, #0
0x065C	0x4856    LDR	R0, [PC, #344]
0x065E	0x6002    STR	R2, [R0, #0]
;EX_9.c, 70 :: 		clr_ADC1_settings();
0x0660	0x2100    MOVS	R1, #0
0x0662	0x4856    LDR	R0, [PC, #344]
0x0664	0x6001    STR	R1, [R0, #0]
0x0666	0x2100    MOVS	R1, #0
0x0668	0x4855    LDR	R0, [PC, #340]
0x066A	0x6001    STR	R1, [R0, #0]
;EX_9.c, 71 :: 		set_ADC_mode(independent_mode);
0x066C	0x4853    LDR	R0, [PC, #332]
0x066E	0x6801    LDR	R1, [R0, #0]
0x0670	0xF46F2070  MVN	R0, #983040
0x0674	0x4001    ANDS	R1, R0
0x0676	0x4851    LDR	R0, [PC, #324]
0x0678	0x6001    STR	R1, [R0, #0]
0x067A	0x4850    LDR	R0, [PC, #320]
0x067C	0x6801    LDR	R1, [R0, #0]
0x067E	0x484F    LDR	R0, [PC, #316]
0x0680	0x6001    STR	R1, [R0, #0]
;EX_9.c, 72 :: 		set_ADC1_data_alignment(right_alignment);
0x0682	0x4850    LDR	R0, [PC, #320]
0x0684	0x6002    STR	R2, [R0, #0]
;EX_9.c, 73 :: 		set_ADC1_scan_conversion_mode(disable);
0x0686	0x4850    LDR	R0, [PC, #320]
0x0688	0x6002    STR	R2, [R0, #0]
;EX_9.c, 74 :: 		set_ADC1_continuous_conversion_mode(disable);
0x068A	0x4850    LDR	R0, [PC, #320]
0x068C	0x6002    STR	R2, [R0, #0]
;EX_9.c, 75 :: 		set_ADC1_injected_number_of_conversions(3);
0x068E	0x4850    LDR	R0, [PC, #320]
0x0690	0x6801    LDR	R1, [R0, #0]
0x0692	0xF46F1040  MVN	R0, #3145728
0x0696	0x4001    ANDS	R1, R0
0x0698	0x484D    LDR	R0, [PC, #308]
0x069A	0x6001    STR	R1, [R0, #0]
0x069C	0x484C    LDR	R0, [PC, #304]
0x069E	0x6800    LDR	R0, [R0, #0]
0x06A0	0xF4401100  ORR	R1, R0, #2097152
0x06A4	0x484A    LDR	R0, [PC, #296]
0x06A6	0x6001    STR	R1, [R0, #0]
;EX_9.c, 76 :: 		set_ADC1_sample_time(sample_time_28_5_cycles, 0);
0x06A8	0x484A    LDR	R0, [PC, #296]
0x06AA	0x6801    LDR	R1, [R0, #0]
0x06AC	0xF06F0007  MVN	R0, #7
0x06B0	0x4001    ANDS	R1, R0
0x06B2	0x4848    LDR	R0, [PC, #288]
0x06B4	0x6001    STR	R1, [R0, #0]
0x06B6	0x4847    LDR	R0, [PC, #284]
0x06B8	0x6800    LDR	R0, [R0, #0]
0x06BA	0xF0400103  ORR	R1, R0, #3
0x06BE	0x4845    LDR	R0, [PC, #276]
0x06C0	0x6001    STR	R1, [R0, #0]
L_ADC_init74:
;EX_9.c, 77 :: 		set_ADC1_sample_time(sample_time_41_5_cycles, 1);
0x06C2	0x4844    LDR	R0, [PC, #272]
0x06C4	0x6801    LDR	R1, [R0, #0]
0x06C6	0xF06F0038  MVN	R0, #56
0x06CA	0x4001    ANDS	R1, R0
0x06CC	0x4841    LDR	R0, [PC, #260]
0x06CE	0x6001    STR	R1, [R0, #0]
0x06D0	0x4840    LDR	R0, [PC, #256]
0x06D2	0x6800    LDR	R0, [R0, #0]
0x06D4	0xF0400120  ORR	R1, R0, #32
0x06D8	0x483E    LDR	R0, [PC, #248]
0x06DA	0x6001    STR	R1, [R0, #0]
L_ADC_init81:
;EX_9.c, 78 :: 		set_ADC1_sample_time(sample_time_13_5_cycles, 2);
0x06DC	0x483D    LDR	R0, [PC, #244]
0x06DE	0x6801    LDR	R1, [R0, #0]
0x06E0	0xF46F70E0  MVN	R0, #448
0x06E4	0x4001    ANDS	R1, R0
0x06E6	0x483B    LDR	R0, [PC, #236]
0x06E8	0x6001    STR	R1, [R0, #0]
0x06EA	0x483A    LDR	R0, [PC, #232]
0x06EC	0x6800    LDR	R0, [R0, #0]
0x06EE	0xF0400180  ORR	R1, R0, #128
0x06F2	0x4838    LDR	R0, [PC, #224]
0x06F4	0x6001    STR	R1, [R0, #0]
L_ADC_init88:
;EX_9.c, 79 :: 		set_ADC1_injected_sequence(1, 0);
0x06F6	0x4836    LDR	R0, [PC, #216]
0x06F8	0x6801    LDR	R1, [R0, #0]
0x06FA	0xF06F001F  MVN	R0, #31
0x06FE	0x4001    ANDS	R1, R0
0x0700	0x4833    LDR	R0, [PC, #204]
0x0702	0x6001    STR	R1, [R0, #0]
0x0704	0x4832    LDR	R0, [PC, #200]
0x0706	0x6801    LDR	R1, [R0, #0]
0x0708	0x4831    LDR	R0, [PC, #196]
0x070A	0x6001    STR	R1, [R0, #0]
;EX_9.c, 80 :: 		set_ADC1_injected_sequence(2, 2);
0x070C	0x4830    LDR	R0, [PC, #192]
0x070E	0x6801    LDR	R1, [R0, #0]
0x0710	0xF46F7078  MVN	R0, #992
0x0714	0x4001    ANDS	R1, R0
0x0716	0x482E    LDR	R0, [PC, #184]
0x0718	0x6001    STR	R1, [R0, #0]
0x071A	0x482D    LDR	R0, [PC, #180]
0x071C	0x6800    LDR	R0, [R0, #0]
0x071E	0xF0400140  ORR	R1, R0, #64
0x0722	0x482B    LDR	R0, [PC, #172]
0x0724	0x6001    STR	R1, [R0, #0]
;EX_9.c, 81 :: 		set_ADC1_injected_sequence(3, 1);
0x0726	0x482A    LDR	R0, [PC, #168]
0x0728	0x6801    LDR	R1, [R0, #0]
0x072A	0xF46F40F8  MVN	R0, #31744
0x072E	0x4001    ANDS	R1, R0
0x0730	0x4827    LDR	R0, [PC, #156]
0x0732	0x6001    STR	R1, [R0, #0]
0x0734	0x4826    LDR	R0, [PC, #152]
0x0736	0x6800    LDR	R0, [R0, #0]
0x0738	0xF4406180  ORR	R1, R0, #1024
0x073C	0x4824    LDR	R0, [PC, #144]
0x073E	0x6001    STR	R1, [R0, #0]
;EX_9.c, 82 :: 		set_ADC1_number_of_discontinuous_conversions(3);
0x0740	0x481E    LDR	R0, [PC, #120]
0x0742	0x6801    LDR	R1, [R0, #0]
0x0744	0xF64170FF  MOVW	R0, #8191
0x0748	0x4001    ANDS	R1, R0
0x074A	0x481C    LDR	R0, [PC, #112]
0x074C	0x6001    STR	R1, [R0, #0]
0x074E	0x481B    LDR	R0, [PC, #108]
0x0750	0x6800    LDR	R0, [R0, #0]
0x0752	0xF44041C0  ORR	R1, R0, #24576
0x0756	0x4819    LDR	R0, [PC, #100]
0x0758	0x6001    STR	R1, [R0, #0]
;EX_9.c, 83 :: 		set_ADC1_external_trigger_injected_conversion_edge(JSWSTART_trigger);
0x075A	0x2101    MOVS	R1, #1
0x075C	0x481E    LDR	R0, [PC, #120]
0x075E	0x6001    STR	R1, [R0, #0]
0x0760	0x4817    LDR	R0, [PC, #92]
0x0762	0x6801    LDR	R1, [R0, #0]
0x0764	0xF46F40E0  MVN	R0, #28672
0x0768	0x4001    ANDS	R1, R0
0x076A	0x4815    LDR	R0, [PC, #84]
0x076C	0x6001    STR	R1, [R0, #0]
0x076E	0x4814    LDR	R0, [PC, #80]
0x0770	0x6800    LDR	R0, [R0, #0]
0x0772	0xF44041E0  ORR	R1, R0, #28672
0x0776	0x4812    LDR	R0, [PC, #72]
0x0778	0x6001    STR	R1, [R0, #0]
L_ADC_init107:
;EX_9.c, 84 :: 		set_ADC1_discontinuous_conversion_mode_in_injected_mode(enable);
0x077A	0x2101    MOVS	R1, #1
0x077C	0x4817    LDR	R0, [PC, #92]
0x077E	0x6001    STR	R1, [R0, #0]
;EX_9.c, 85 :: 		ADC1_calibrate();
0x0780	0x4817    LDR	R0, [PC, #92]
0x0782	0x6001    STR	R1, [R0, #0]
0x0784	0x4817    LDR	R0, [PC, #92]
0x0786	0x6001    STR	R1, [R0, #0]
L_ADC_init111:
0x0788	0x4916    LDR	R1, [PC, #88]
0x078A	0x6808    LDR	R0, [R1, #0]
0x078C	0xB100    CBZ	R0, L_ADC_init112
0x078E	0xE7FB    B	L_ADC_init111
L_ADC_init112:
;EX_9.c, 86 :: 		start_ADC1();
0x0790	0x2101    MOVS	R1, #1
0x0792	0x4815    LDR	R0, [PC, #84]
0x0794	0x6001    STR	R1, [R0, #0]
0x0796	0xF2423727  MOVW	R7, #8999
0x079A	0xF2C00700  MOVT	R7, #0
0x079E	0xBF00    NOP
0x07A0	0xBF00    NOP
L_ADC_init116:
0x07A2	0x1E7F    SUBS	R7, R7, #1
0x07A4	0xD1FD    BNE	L_ADC_init116
0x07A6	0xBF00    NOP
0x07A8	0xBF00    NOP
0x07AA	0xBF00    NOP
0x07AC	0x2101    MOVS	R1, #1
0x07AE	0x480E    LDR	R0, [PC, #56]
0x07B0	0x6001    STR	R1, [R0, #0]
;EX_9.c, 87 :: 		}
L_end_ADC_init:
0x07B2	0x4770    BX	LR
0x07B4	0x03244242  	RCC_APB2ENRbits+0
0x07B8	0x01A44242  	RCC_APB2RSTRbits+0
0x07BC	0x24044001  	ADC1_CR1+0
0x07C0	0x24084001  	ADC1_CR2+0
0x07C4	0x812C4224  	ADC1_CR2bits+0
0x07C8	0x80A04224  	ADC1_CR1bits+0
0x07CC	0x81044224  	ADC1_CR2bits+0
0x07D0	0x24384001  	ADC1_JSQR+0
0x07D4	0x24104001  	ADC1_SMPR2+0
0x07D8	0x813C4224  	ADC1_CR2bits+0
0x07DC	0x80B04224  	ADC1_CR1bits+0
0x07E0	0x810C4224  	ADC1_CR2bits+0
0x07E4	0x81084224  	ADC1_CR2bits+0
0x07E8	0x81004224  	ADC1_CR2bits+0
; end of _ADC_init
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x07EC	0xB086    SUB	SP, SP, #24
0x07EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x07F2	0xF640400C  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x07F6	0xF2C40001  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x07FA	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x07FE	0xEA4F0181  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x0802	0x4A85    LDR	R2, [PC, #532]
0x0804	0xB289    UXTH	R1, R1
0x0806	0xF7FFFCE7  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x080A	0xF640400C  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x080E	0xF2C40001  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x0812	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x0816	0xEA4F0141  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x081A	0x4A7F    LDR	R2, [PC, #508]
0x081C	0xB289    UXTH	R1, R1
0x081E	0xF7FFFCDB  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x0822	0xF640400C  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x0826	0xF2C40001  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x082A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x082E	0xEA4F3101  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x0832	0x4A79    LDR	R2, [PC, #484]
0x0834	0xB289    UXTH	R1, R1
0x0836	0xF7FFFCCF  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x083A	0xF640400C  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x083E	0xF2C40001  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x0842	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x0846	0xEA4F3141  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x084A	0x4A73    LDR	R2, [PC, #460]
0x084C	0xB289    UXTH	R1, R1
0x084E	0xF7FFFCC3  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x0852	0xF640400C  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x0856	0xF2C40001  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x085A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x085E	0xEA4F3181  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x0862	0x4A6D    LDR	R2, [PC, #436]
0x0864	0xB289    UXTH	R1, R1
0x0866	0xF7FFFCB7  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x086A	0xF640400C  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x086E	0xF2C40001  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x0872	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x0876	0xEA4F31C1  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x087A	0x4A67    LDR	R2, [PC, #412]
0x087C	0xB289    UXTH	R1, R1
0x087E	0xF7FFFCAB  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x0882	0x2100    MOVS	R1, #0
0x0884	0xB249    SXTB	R1, R1
0x0886	0x4865    LDR	R0, [PC, #404]
0x0888	0x9005    STR	R0, [SP, #20]
0x088A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x088C	0x4864    LDR	R0, [PC, #400]
0x088E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x0890	0x4864    LDR	R0, [PC, #400]
0x0892	0x9004    STR	R0, [SP, #16]
0x0894	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x0896	0x4864    LDR	R0, [PC, #400]
0x0898	0x9003    STR	R0, [SP, #12]
0x089A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x089C	0x4863    LDR	R0, [PC, #396]
0x089E	0x9002    STR	R0, [SP, #8]
0x08A0	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x08A2	0x4863    LDR	R0, [PC, #396]
0x08A4	0x9001    STR	R0, [SP, #4]
0x08A6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x08A8	0xF7FFFC8A  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x08AC	0xF7FFFC88  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x08B0	0xF7FFFC86  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x08B4	0x2101    MOVS	R1, #1
0x08B6	0xB249    SXTB	R1, R1
0x08B8	0x485C    LDR	R0, [PC, #368]
0x08BA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x08BC	0x9801    LDR	R0, [SP, #4]
0x08BE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x08C0	0x9805    LDR	R0, [SP, #20]
0x08C2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x08C4	0xF7FFFDA4  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x08C8	0x2100    MOVS	R1, #0
0x08CA	0xB249    SXTB	R1, R1
0x08CC	0x4853    LDR	R0, [PC, #332]
0x08CE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x08D0	0xF7FFFC76  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x08D4	0x2101    MOVS	R1, #1
0x08D6	0xB249    SXTB	R1, R1
0x08D8	0x4850    LDR	R0, [PC, #320]
0x08DA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x08DC	0xF7FFFD98  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x08E0	0x2100    MOVS	R1, #0
0x08E2	0xB249    SXTB	R1, R1
0x08E4	0x484D    LDR	R0, [PC, #308]
0x08E6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x08E8	0xF7FFFC6A  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x08EC	0x2101    MOVS	R1, #1
0x08EE	0xB249    SXTB	R1, R1
0x08F0	0x484A    LDR	R0, [PC, #296]
0x08F2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x08F4	0xF7FFFD8C  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x08F8	0x2100    MOVS	R1, #0
0x08FA	0xB249    SXTB	R1, R1
0x08FC	0x4847    LDR	R0, [PC, #284]
0x08FE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x0900	0xF7FFFC5E  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x0904	0x2100    MOVS	R1, #0
0x0906	0xB249    SXTB	R1, R1
0x0908	0x4849    LDR	R0, [PC, #292]
0x090A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x090C	0x2101    MOVS	R1, #1
0x090E	0xB249    SXTB	R1, R1
0x0910	0x9805    LDR	R0, [SP, #20]
0x0912	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x0914	0xF7FFFD7C  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x0918	0x2100    MOVS	R1, #0
0x091A	0xB249    SXTB	R1, R1
0x091C	0x483F    LDR	R0, [PC, #252]
0x091E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x0920	0xF7FFFC4E  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x0924	0x2101    MOVS	R1, #1
0x0926	0xB249    SXTB	R1, R1
0x0928	0x483C    LDR	R0, [PC, #240]
0x092A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x092C	0xF7FFFD70  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x0930	0x2100    MOVS	R1, #0
0x0932	0xB249    SXTB	R1, R1
0x0934	0x4839    LDR	R0, [PC, #228]
0x0936	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 168 :: 		
0x0938	0x9802    LDR	R0, [SP, #8]
0x093A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x093C	0x2101    MOVS	R1, #1
0x093E	0xB249    SXTB	R1, R1
0x0940	0x9804    LDR	R0, [SP, #16]
0x0942	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x0944	0x9805    LDR	R0, [SP, #20]
0x0946	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 171 :: 		
0x0948	0xF7FFFD62  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x094C	0x2100    MOVS	R1, #0
0x094E	0xB249    SXTB	R1, R1
0x0950	0x4832    LDR	R0, [PC, #200]
0x0952	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x0954	0xF7FFFC34  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x0958	0x2100    MOVS	R1, #0
0x095A	0xB249    SXTB	R1, R1
0x095C	0x4831    LDR	R0, [PC, #196]
0x095E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x0960	0x2101    MOVS	R1, #1
0x0962	0xB249    SXTB	R1, R1
0x0964	0x9801    LDR	R0, [SP, #4]
0x0966	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x0968	0x9805    LDR	R0, [SP, #20]
0x096A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x096C	0xF7FFFD50  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x0970	0x2100    MOVS	R1, #0
0x0972	0xB249    SXTB	R1, R1
0x0974	0x4829    LDR	R0, [PC, #164]
0x0976	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 182 :: 		
0x0978	0x9801    LDR	R0, [SP, #4]
0x097A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x097C	0x2101    MOVS	R1, #1
0x097E	0xB249    SXTB	R1, R1
0x0980	0x9805    LDR	R0, [SP, #20]
0x0982	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 184 :: 		
0x0984	0xF7FFFD44  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x0988	0x2100    MOVS	R1, #0
0x098A	0xB249    SXTB	R1, R1
0x098C	0x4823    LDR	R0, [PC, #140]
0x098E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x0990	0xF7FFFC16  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x0994	0x2101    MOVS	R1, #1
0x0996	0xB249    SXTB	R1, R1
0x0998	0x4820    LDR	R0, [PC, #128]
0x099A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x099C	0xF7FFFD38  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x09A0	0x2100    MOVS	R1, #0
0x09A2	0xB249    SXTB	R1, R1
0x09A4	0x481D    LDR	R0, [PC, #116]
0x09A6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 193 :: 		
0x09A8	0x2101    MOVS	R1, #1
0x09AA	0xB249    SXTB	R1, R1
0x09AC	0x9801    LDR	R0, [SP, #4]
0x09AE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x09B0	0x9805    LDR	R0, [SP, #20]
0x09B2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 195 :: 		
0x09B4	0xF7FFFD2C  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x09B8	0x2100    MOVS	R1, #0
0x09BA	0xB249    SXTB	R1, R1
0x09BC	0x4817    LDR	R0, [PC, #92]
0x09BE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x09C0	0xF7FFFBFE  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x09C4	0x2100    MOVS	R1, #0
0x09C6	0xB249    SXTB	R1, R1
0x09C8	0x4819    LDR	R0, [PC, #100]
0x09CA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x09CC	0x2101    MOVS	R1, #1
0x09CE	0xB249    SXTB	R1, R1
0x09D0	0x9805    LDR	R0, [SP, #20]
0x09D2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x09D4	0xF7FFFD1C  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x09D8	0x2100    MOVS	R1, #0
0x09DA	0xB249    SXTB	R1, R1
0x09DC	0x480F    LDR	R0, [PC, #60]
0x09DE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 205 :: 		
0x09E0	0x2101    MOVS	R1, #1
0x09E2	0xB249    SXTB	R1, R1
0x09E4	0x9804    LDR	R0, [SP, #16]
0x09E6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x09E8	0x9803    LDR	R0, [SP, #12]
0x09EA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x09EC	0x9802    LDR	R0, [SP, #8]
0x09EE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x09F0	0x9801    LDR	R0, [SP, #4]
0x09F2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x09F4	0x9805    LDR	R0, [SP, #20]
0x09F6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 210 :: 		
0x09F8	0xF7FFFD0A  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x09FC	0x2100    MOVS	R1, #0
0x09FE	0xB249    SXTB	R1, R1
0x0A00	0x4806    LDR	R0, [PC, #24]
0x0A02	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x0A04	0xF7FFFBDC  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x0A08	0x2101    MOVS	R1, #1
0x0A0A	0xB249    SXTB	R1, R1
0x0A0C	0x4809    LDR	R0, [PC, #36]
0x0A0E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x0A10	0xF8DDE000  LDR	LR, [SP, #0]
0x0A14	0xB006    ADD	SP, SP, #24
0x0A16	0x4770    BX	LR
0x0A18	0x00140008  	#524308
0x0A1C	0x81884221  	LCD_EN+0
0x0A20	0x81844221  	LCD_RS+0
0x0A24	0x81BC4221  	LCD_D7+0
0x0A28	0x81B84221  	LCD_D6+0
0x0A2C	0x81B44221  	LCD_D5+0
0x0A30	0x81B04221  	LCD_D4+0
0x0A34	0x02202200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01D8	0xB081    SUB	SP, SP, #4
0x01DA	0xF8CDE000  STR	LR, [SP, #0]
0x01DE	0xB28C    UXTH	R4, R1
0x01E0	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01E2	0x4B77    LDR	R3, [PC, #476]
0x01E4	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01E8	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01EA	0x4618    MOV	R0, R3
0x01EC	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01F0	0xF1B40FFF  CMP	R4, #255
0x01F4	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01F6	0x4B73    LDR	R3, [PC, #460]
0x01F8	0x429D    CMP	R5, R3
0x01FA	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x01FC	0xF04F3333  MOV	R3, #858993459
0x0200	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0202	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0204	0x2D42    CMP	R5, #66
0x0206	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0208	0xF04F3344  MOV	R3, #1145324612
0x020C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x020E	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0210	0xF64F73FF  MOVW	R3, #65535
0x0214	0x429C    CMP	R4, R3
0x0216	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0218	0x4B6A    LDR	R3, [PC, #424]
0x021A	0x429D    CMP	R5, R3
0x021C	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x021E	0xF04F3333  MOV	R3, #858993459
0x0222	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0224	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0226	0xF04F3333  MOV	R3, #858993459
0x022A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x022C	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x022E	0x2D42    CMP	R5, #66
0x0230	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0232	0xF04F3344  MOV	R3, #1145324612
0x0236	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0238	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x023A	0xF04F3344  MOV	R3, #1145324612
0x023E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0240	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0242	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0244	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0246	0xF0050301  AND	R3, R5, #1
0x024A	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x024C	0x2100    MOVS	R1, #0
0x024E	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0250	0xF0050302  AND	R3, R5, #2
0x0254	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0256	0xF40573C0  AND	R3, R5, #384
0x025A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x025C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x025E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0260	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0262	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0264	0xF0050304  AND	R3, R5, #4
0x0268	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x026A	0xF0050320  AND	R3, R5, #32
0x026E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0270	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0272	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0276	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0278	0xF0050308  AND	R3, R5, #8
0x027C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x027E	0xF0050320  AND	R3, R5, #32
0x0282	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0284	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0286	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0288	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x028A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x028C	0x4B4E    LDR	R3, [PC, #312]
0x028E	0xEA050303  AND	R3, R5, R3, LSL #0
0x0292	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0294	0x2003    MOVS	R0, #3
0x0296	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0298	0xF4057300  AND	R3, R5, #512
0x029C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x029E	0x2002    MOVS	R0, #2
0x02A0	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02A2	0xF4056380  AND	R3, R5, #1024
0x02A6	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02A8	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02AA	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02AC	0xF005030C  AND	R3, R5, #12
0x02B0	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02B2	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02B4	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02B6	0xF00403FF  AND	R3, R4, #255
0x02BA	0xB29B    UXTH	R3, R3
0x02BC	0x2B00    CMP	R3, #0
0x02BE	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02C0	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02C2	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02C4	0xFA1FF884  UXTH	R8, R4
0x02C8	0x4632    MOV	R2, R6
0x02CA	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02CC	0x2808    CMP	R0, #8
0x02CE	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02D0	0xF04F0301  MOV	R3, #1
0x02D4	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02D8	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02DC	0x42A3    CMP	R3, R4
0x02DE	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02E0	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02E2	0xF04F030F  MOV	R3, #15
0x02E6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02E8	0x43DB    MVN	R3, R3
0x02EA	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02EE	0xFA01F305  LSL	R3, R1, R5
0x02F2	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02F6	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02F8	0xF4067381  AND	R3, R6, #258
0x02FC	0xF5B37F81  CMP	R3, #258
0x0300	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0302	0xF2020414  ADDW	R4, R2, #20
0x0306	0xF04F0301  MOV	R3, #1
0x030A	0x4083    LSLS	R3, R0
0x030C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x030E	0xF0060382  AND	R3, R6, #130
0x0312	0x2B82    CMP	R3, #130
0x0314	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0316	0xF2020410  ADDW	R4, R2, #16
0x031A	0xF04F0301  MOV	R3, #1
0x031E	0x4083    LSLS	R3, R0
0x0320	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0322	0x462F    MOV	R7, R5
0x0324	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0326	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0328	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x032A	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x032C	0xFA1FF088  UXTH	R0, R8
0x0330	0x460F    MOV	R7, R1
0x0332	0x4631    MOV	R1, R6
0x0334	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0336	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0338	0x460F    MOV	R7, R1
0x033A	0x4629    MOV	R1, R5
0x033C	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x033E	0xF1B00FFF  CMP	R0, #255
0x0342	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0344	0x1D33    ADDS	R3, R6, #4
0x0346	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x034A	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x034C	0x2A08    CMP	R2, #8
0x034E	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0350	0xF2020408  ADDW	R4, R2, #8
0x0354	0xF04F0301  MOV	R3, #1
0x0358	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x035C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0360	0x42A3    CMP	R3, R4
0x0362	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0364	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0366	0xF04F030F  MOV	R3, #15
0x036A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x036C	0x43DB    MVN	R3, R3
0x036E	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0372	0xFA07F305  LSL	R3, R7, R5
0x0376	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x037A	0xF4017381  AND	R3, R1, #258
0x037E	0xF5B37F81  CMP	R3, #258
0x0382	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0384	0xF2060514  ADDW	R5, R6, #20
0x0388	0xF2020408  ADDW	R4, R2, #8
0x038C	0xF04F0301  MOV	R3, #1
0x0390	0x40A3    LSLS	R3, R4
0x0392	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0394	0xF0010382  AND	R3, R1, #130
0x0398	0x2B82    CMP	R3, #130
0x039A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x039C	0xF2060510  ADDW	R5, R6, #16
0x03A0	0xF2020408  ADDW	R4, R2, #8
0x03A4	0xF04F0301  MOV	R3, #1
0x03A8	0x40A3    LSLS	R3, R4
0x03AA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03AC	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03AE	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03B0	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03B2	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03B4	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03B8	0xF8DDE000  LDR	LR, [SP, #0]
0x03BC	0xB001    ADD	SP, SP, #4
0x03BE	0x4770    BX	LR
0x03C0	0xFC00FFFF  	#-1024
0x03C4	0x00140008  	#524308
0x03C8	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x01C0	0xF24C175B  MOVW	R7, #49499
0x01C4	0xF2C00700  MOVT	R7, #0
L_Delay_5500us12:
0x01C8	0x1E7F    SUBS	R7, R7, #1
0x01CA	0xD1FD    BNE	L_Delay_5500us12
0x01CC	0xBF00    NOP
0x01CE	0xBF00    NOP
0x01D0	0xBF00    NOP
0x01D2	0xBF00    NOP
0x01D4	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x01D6	0x4770    BX	LR
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0410	0xF2400708  MOVW	R7, #8
0x0414	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0418	0x1E7F    SUBS	R7, R7, #1
0x041A	0xD1FD    BNE	L_Delay_1us0
0x041C	0xBF00    NOP
0x041E	0xBF00    NOP
0x0420	0xBF00    NOP
0x0422	0xBF00    NOP
0x0424	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0426	0x4770    BX	LR
; end of _Delay_1us
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
; out_char start address is: 0 (R0)
0x0428	0xB088    SUB	SP, SP, #32
0x042A	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 13 :: 		
0x042E	0xF3C012C0  UBFX	R2, R0, #7, #1
0x0432	0x4929    LDR	R1, [PC, #164]
0x0434	0x9107    STR	R1, [SP, #28]
0x0436	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x0438	0xF3C01280  UBFX	R2, R0, #6, #1
0x043C	0x4927    LDR	R1, [PC, #156]
0x043E	0x9106    STR	R1, [SP, #24]
0x0440	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x0442	0xF3C01240  UBFX	R2, R0, #5, #1
0x0446	0x4926    LDR	R1, [PC, #152]
0x0448	0x9105    STR	R1, [SP, #20]
0x044A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x044C	0xF3C01200  UBFX	R2, R0, #4, #1
0x0450	0x4924    LDR	R1, [PC, #144]
0x0452	0x9104    STR	R1, [SP, #16]
0x0454	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x0456	0x4A24    LDR	R2, [PC, #144]
0x0458	0x9203    STR	R2, [SP, #12]
0x045A	0x6811    LDR	R1, [R2, #0]
0x045C	0xF0810201  EOR	R2, R1, #1
0x0460	0x4922    LDR	R1, [PC, #136]
0x0462	0x9102    STR	R1, [SP, #8]
0x0464	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x0466	0x2201    MOVS	R2, #1
0x0468	0xB252    SXTB	R2, R2
0x046A	0x4921    LDR	R1, [PC, #132]
0x046C	0x9101    STR	R1, [SP, #4]
0x046E	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x0470	0xF7FFFFCE  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x0474	0x2200    MOVS	R2, #0
0x0476	0xB252    SXTB	R2, R2
0x0478	0x491D    LDR	R1, [PC, #116]
0x047A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 26 :: 		
0x047C	0xF3C002C0  UBFX	R2, R0, #3, #1
0x0480	0x9907    LDR	R1, [SP, #28]
0x0482	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x0484	0xF3C00280  UBFX	R2, R0, #2, #1
0x0488	0x9906    LDR	R1, [SP, #24]
0x048A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x048C	0xF3C00240  UBFX	R2, R0, #1, #1
0x0490	0x9905    LDR	R1, [SP, #20]
0x0492	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x0494	0xF3C00200  UBFX	R2, R0, #0, #1
; out_char end address is: 0 (R0)
0x0498	0x9904    LDR	R1, [SP, #16]
0x049A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x049C	0x9903    LDR	R1, [SP, #12]
0x049E	0x460A    MOV	R2, R1
0x04A0	0x6811    LDR	R1, [R2, #0]
0x04A2	0xF0810201  EOR	R2, R1, #1
0x04A6	0x9902    LDR	R1, [SP, #8]
0x04A8	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x04AA	0x2201    MOVS	R2, #1
0x04AC	0xB252    SXTB	R2, R2
0x04AE	0x9901    LDR	R1, [SP, #4]
0x04B0	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 34 :: 		
0x04B2	0xF7FFFFAD  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x04B6	0x2200    MOVS	R2, #0
0x04B8	0xB252    SXTB	R2, R2
0x04BA	0x490D    LDR	R1, [PC, #52]
0x04BC	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x04BE	0x9903    LDR	R1, [SP, #12]
0x04C0	0x460A    MOV	R2, R1
0x04C2	0x6811    LDR	R1, [R2, #0]
0x04C4	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x04C6	0xF7FFFE7B  BL	_Delay_5500us+0
0x04CA	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x04CC	0xF7FFFF94  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x04D0	0xF8DDE000  LDR	LR, [SP, #0]
0x04D4	0xB008    ADD	SP, SP, #32
0x04D6	0x4770    BX	LR
0x04D8	0x81BC4221  	LCD_D7+0
0x04DC	0x81B84221  	LCD_D6+0
0x04E0	0x81B44221  	LCD_D5+0
0x04E4	0x81B04221  	LCD_D4+0
0x04E8	0x02202200  	__Lib_Lcd_cmd_status+0
0x04EC	0x81844221  	LCD_RS+0
0x04F0	0x81884221  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x03F8	0xF24017C1  MOVW	R7, #449
0x03FC	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x0400	0x1E7F    SUBS	R7, R7, #1
0x0402	0xD1FD    BNE	L_Delay_50us6
0x0404	0xBF00    NOP
0x0406	0xBF00    NOP
0x0408	0xBF00    NOP
0x040A	0xBF00    NOP
0x040C	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x040E	0x4770    BX	LR
; end of _Delay_50us
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x04F4	0xB081    SUB	SP, SP, #4
0x04F6	0xF8CDE000  STR	LR, [SP, #0]
0x04FA	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x04FC	0xE009    B	L_Lcd_Out11
; row end address is: 0 (R0)
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
; row start address is: 0 (R0)
0x04FE	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x0500	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
; row start address is: 0 (R0)
0x0502	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x0504	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
; row start address is: 0 (R0)
0x0506	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x0508	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
; row start address is: 0 (R0)
0x050A	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x050C	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
; row start address is: 0 (R0)
0x050E	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x0510	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x0512	0x2801    CMP	R0, #1
0x0514	0xD0F3    BEQ	L_Lcd_Out13
0x0516	0x2802    CMP	R0, #2
0x0518	0xD0F3    BEQ	L_Lcd_Out14
0x051A	0x2803    CMP	R0, #3
0x051C	0xD0F3    BEQ	L_Lcd_Out15
0x051E	0x2804    CMP	R0, #4
0x0520	0xD0F3    BEQ	L_Lcd_Out16
; row end address is: 0 (R0)
0x0522	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
; row start address is: 0 (R0)
0x0524	0x1E4B    SUBS	R3, R1, #1
0x0526	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x0528	0x18C3    ADDS	R3, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 230 :: 		
0x052A	0xB2D8    UXTB	R0, R3
0x052C	0xF7FFFF7C  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x0530	0x2400    MOVS	R4, #0
0x0532	0xB264    SXTB	R4, R4
0x0534	0x4B0B    LDR	R3, [PC, #44]
0x0536	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
; i start address is: 0 (R0)
0x0538	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
; i end address is: 0 (R0)
0x053A	0x462C    MOV	R4, R5
0x053C	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x053E	0x1963    ADDS	R3, R4, R5
0x0540	0x781B    LDRB	R3, [R3, #0]
0x0542	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x0544	0x1963    ADDS	R3, R4, R5
0x0546	0x781B    LDRB	R3, [R3, #0]
0x0548	0xB2D8    UXTB	R0, R3
0x054A	0xF7FFFF3F  BL	_Lcd_Chr_CP+0
0x054E	0x1C6D    ADDS	R5, R5, #1
0x0550	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x0552	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x0554	0x2401    MOVS	R4, #1
0x0556	0xB264    SXTB	R4, R4
0x0558	0x4B02    LDR	R3, [PC, #8]
0x055A	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x055C	0xF8DDE000  LDR	LR, [SP, #0]
0x0560	0xB001    ADD	SP, SP, #4
0x0562	0x4770    BX	LR
0x0564	0x02202200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
; out_char start address is: 0 (R0)
0x03CC	0xB081    SUB	SP, SP, #4
0x03CE	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 45 :: 		
0x03D2	0x2200    MOVS	R2, #0
0x03D4	0xB252    SXTB	R2, R2
0x03D6	0x4906    LDR	R1, [PC, #24]
0x03D8	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
; out_char end address is: 0 (R0)
0x03DA	0xF000F825  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x03DE	0x2201    MOVS	R2, #1
0x03E0	0xB252    SXTB	R2, R2
0x03E2	0x4903    LDR	R1, [PC, #12]
0x03E4	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x03E6	0xF8DDE000  LDR	LR, [SP, #0]
0x03EA	0xB001    ADD	SP, SP, #4
0x03EC	0x4770    BX	LR
0x03EE	0xBF00    NOP
0x03F0	0x02202200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
_read_ADC1_injected:
;EX_9.c, 90 :: 		void read_ADC1_injected(unsigned int temp_data[3])
; temp_data start address is: 0 (R0)
; temp_data end address is: 0 (R0)
; temp_data start address is: 0 (R0)
;EX_9.c, 92 :: 		set_ADC1_injected_conversions(enable);
0x0A38	0x2201    MOVS	R2, #1
0x0A3A	0x4916    LDR	R1, [PC, #88]
0x0A3C	0x600A    STR	R2, [R1, #0]
; temp_data end address is: 0 (R0)
;EX_9.c, 93 :: 		while(ADC1_SRbits.JEOC == 0);
L_read_ADC1_injected118:
; temp_data start address is: 0 (R0)
0x0A3E	0x4A16    LDR	R2, [PC, #88]
0x0A40	0x6811    LDR	R1, [R2, #0]
0x0A42	0xB901    CBNZ	R1, L_read_ADC1_injected119
0x0A44	0xE7FB    B	L_read_ADC1_injected118
L_read_ADC1_injected119:
;EX_9.c, 94 :: 		temp_data[0] = (ADC1_JDR3 & 0x0FFF);
0x0A46	0x4915    LDR	R1, [PC, #84]
0x0A48	0x680A    LDR	R2, [R1, #0]
0x0A4A	0xF64071FF  MOVW	R1, #4095
0x0A4E	0xEA020101  AND	R1, R2, R1, LSL #0
0x0A52	0x8001    STRH	R1, [R0, #0]
;EX_9.c, 95 :: 		set_ADC1_injected_conversions(enable);
0x0A54	0x2201    MOVS	R2, #1
0x0A56	0x490F    LDR	R1, [PC, #60]
0x0A58	0x600A    STR	R2, [R1, #0]
; temp_data end address is: 0 (R0)
;EX_9.c, 96 :: 		while(ADC1_SRbits.JEOC == 0);
L_read_ADC1_injected120:
; temp_data start address is: 0 (R0)
0x0A5A	0x4A0F    LDR	R2, [PC, #60]
0x0A5C	0x6811    LDR	R1, [R2, #0]
0x0A5E	0xB901    CBNZ	R1, L_read_ADC1_injected121
0x0A60	0xE7FB    B	L_read_ADC1_injected120
L_read_ADC1_injected121:
;EX_9.c, 97 :: 		temp_data[1] = (ADC1_JDR2 & 0x0FFF);
0x0A62	0x1C83    ADDS	R3, R0, #2
0x0A64	0x490E    LDR	R1, [PC, #56]
0x0A66	0x680A    LDR	R2, [R1, #0]
0x0A68	0xF64071FF  MOVW	R1, #4095
0x0A6C	0xEA020101  AND	R1, R2, R1, LSL #0
0x0A70	0x8019    STRH	R1, [R3, #0]
;EX_9.c, 98 :: 		set_ADC1_injected_conversions(enable);
0x0A72	0x2201    MOVS	R2, #1
0x0A74	0x4907    LDR	R1, [PC, #28]
0x0A76	0x600A    STR	R2, [R1, #0]
; temp_data end address is: 0 (R0)
;EX_9.c, 99 :: 		while(ADC1_SRbits.JEOC == 0);
L_read_ADC1_injected122:
; temp_data start address is: 0 (R0)
0x0A78	0x4A07    LDR	R2, [PC, #28]
0x0A7A	0x6811    LDR	R1, [R2, #0]
0x0A7C	0xB901    CBNZ	R1, L_read_ADC1_injected123
0x0A7E	0xE7FB    B	L_read_ADC1_injected122
L_read_ADC1_injected123:
;EX_9.c, 100 :: 		temp_data[2] = (ADC1_JDR1 & 0x0FFF);
0x0A80	0x1D03    ADDS	R3, R0, #4
; temp_data end address is: 0 (R0)
0x0A82	0x4908    LDR	R1, [PC, #32]
0x0A84	0x680A    LDR	R2, [R1, #0]
0x0A86	0xF64071FF  MOVW	R1, #4095
0x0A8A	0xEA020101  AND	R1, R2, R1, LSL #0
0x0A8E	0x8019    STRH	R1, [R3, #0]
;EX_9.c, 101 :: 		}
L_end_read_ADC1_injected:
0x0A90	0x4770    BX	LR
0x0A92	0xBF00    NOP
0x0A94	0x81544224  	ADC1_CR2bits+0
0x0A98	0x80084224  	ADC1_SRbits+0
0x0A9C	0x24444001  	ADC1_JDR3+0
0x0AA0	0x24404001  	ADC1_JDR2+0
0x0AA4	0x243C4001  	ADC1_JDR1+0
; end of _read_ADC1_injected
_lcd_print:
;EX_9.c, 104 :: 		void lcd_print(unsigned char x_pos, unsigned char y_pos, unsigned int value)
; value start address is: 8 (R2)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
0x0AF8	0xB082    SUB	SP, SP, #8
0x0AFA	0xF8CDE000  STR	LR, [SP, #0]
0x0AFE	0xFA1FF882  UXTH	R8, R2
; value end address is: 8 (R2)
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
; x_pos start address is: 0 (R0)
; y_pos start address is: 4 (R1)
; value start address is: 32 (R8)
;EX_9.c, 106 :: 		unsigned char tmp = 0;
;EX_9.c, 108 :: 		tmp = (value / 1000);
0x0B02	0xF24033E8  MOVW	R3, #1000
0x0B06	0xFBB8F3F3  UDIV	R3, R8, R3
;EX_9.c, 109 :: 		lcd_chr(y_pos, x_pos, (tmp + 48));
0x0B0A	0xB2DB    UXTB	R3, R3
0x0B0C	0x3330    ADDS	R3, #48
0x0B0E	0xF88D1004  STRB	R1, [SP, #4]
0x0B12	0xB2DA    UXTB	R2, R3
0x0B14	0xB2C1    UXTB	R1, R0
; x_pos end address is: 0 (R0)
0x0B16	0xF89D0004  LDRB	R0, [SP, #4]
; y_pos end address is: 4 (R1)
0x0B1A	0xF7FFFD25  BL	_Lcd_Chr+0
;EX_9.c, 110 :: 		tmp = ((value / 100) % 10);
0x0B1E	0x2364    MOVS	R3, #100
0x0B20	0xFBB8F5F3  UDIV	R5, R8, R3
0x0B24	0xB2AD    UXTH	R5, R5
0x0B26	0x240A    MOVS	R4, #10
0x0B28	0xFBB5F3F4  UDIV	R3, R5, R4
0x0B2C	0xFB045313  MLS	R3, R4, R3, R5
;EX_9.c, 111 :: 		lcd_chr_cp((tmp + 48));
0x0B30	0xB2DB    UXTB	R3, R3
0x0B32	0x3330    ADDS	R3, #48
0x0B34	0xB2D8    UXTB	R0, R3
0x0B36	0xF7FFFC49  BL	_Lcd_Chr_CP+0
;EX_9.c, 112 :: 		tmp = ((value / 10) % 10);
0x0B3A	0x230A    MOVS	R3, #10
0x0B3C	0xFBB8F5F3  UDIV	R5, R8, R3
0x0B40	0xB2AD    UXTH	R5, R5
0x0B42	0x240A    MOVS	R4, #10
0x0B44	0xFBB5F3F4  UDIV	R3, R5, R4
0x0B48	0xFB045313  MLS	R3, R4, R3, R5
;EX_9.c, 113 :: 		lcd_chr_cp((tmp + 48));
0x0B4C	0xB2DB    UXTB	R3, R3
0x0B4E	0x3330    ADDS	R3, #48
0x0B50	0xB2D8    UXTB	R0, R3
0x0B52	0xF7FFFC3B  BL	_Lcd_Chr_CP+0
;EX_9.c, 114 :: 		tmp = (value % 10);
0x0B56	0x240A    MOVS	R4, #10
0x0B58	0xFBB8F3F4  UDIV	R3, R8, R4
0x0B5C	0xFB048313  MLS	R3, R4, R3, R8
; value end address is: 32 (R8)
;EX_9.c, 115 :: 		lcd_chr_cp((tmp + 48));
0x0B60	0xB2DB    UXTB	R3, R3
0x0B62	0x3330    ADDS	R3, #48
0x0B64	0xB2D8    UXTB	R0, R3
0x0B66	0xF7FFFC31  BL	_Lcd_Chr_CP+0
;EX_9.c, 116 :: 		}
L_end_lcd_print:
0x0B6A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B6E	0xB002    ADD	SP, SP, #8
0x0B70	0x4770    BX	LR
; end of _lcd_print
_Lcd_Chr:
;__Lib_Lcd.c, 58 :: 		
; out_char start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x0568	0xB081    SUB	SP, SP, #4
0x056A	0xF8CDE000  STR	LR, [SP, #0]
0x056E	0xB2D6    UXTB	R6, R2
; out_char end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; out_char start address is: 24 (R6)
;__Lib_Lcd.c, 59 :: 		
0x0570	0xE009    B	L_Lcd_Chr4
; row end address is: 0 (R0)
;__Lib_Lcd.c, 60 :: 		
L_Lcd_Chr6:
; row start address is: 0 (R0)
0x0572	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x0574	0xE010    B	L_Lcd_Chr5
;__Lib_Lcd.c, 61 :: 		
L_Lcd_Chr7:
; row start address is: 0 (R0)
0x0576	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x0578	0xE00E    B	L_Lcd_Chr5
;__Lib_Lcd.c, 62 :: 		
L_Lcd_Chr8:
; row start address is: 0 (R0)
0x057A	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x057C	0xE00C    B	L_Lcd_Chr5
;__Lib_Lcd.c, 63 :: 		
L_Lcd_Chr9:
; row start address is: 0 (R0)
0x057E	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x0580	0xE00A    B	L_Lcd_Chr5
;__Lib_Lcd.c, 64 :: 		
L_Lcd_Chr10:
; row start address is: 0 (R0)
0x0582	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 65 :: 		
0x0584	0xE008    B	L_Lcd_Chr5
L_Lcd_Chr4:
0x0586	0x2801    CMP	R0, #1
0x0588	0xD0F3    BEQ	L_Lcd_Chr6
0x058A	0x2802    CMP	R0, #2
0x058C	0xD0F3    BEQ	L_Lcd_Chr7
0x058E	0x2803    CMP	R0, #3
0x0590	0xD0F3    BEQ	L_Lcd_Chr8
0x0592	0x2804    CMP	R0, #4
0x0594	0xD0F3    BEQ	L_Lcd_Chr9
; row end address is: 0 (R0)
0x0596	0xE7F4    B	L_Lcd_Chr10
L_Lcd_Chr5:
;__Lib_Lcd.c, 67 :: 		
; row start address is: 0 (R0)
0x0598	0x1E4B    SUBS	R3, R1, #1
0x059A	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x059C	0x18C5    ADDS	R5, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 69 :: 		
0x059E	0x2401    MOVS	R4, #1
0x05A0	0xB264    SXTB	R4, R4
0x05A2	0x4B0A    LDR	R3, [PC, #40]
0x05A4	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 70 :: 		
0x05A6	0xB2E8    UXTB	R0, R5
0x05A8	0xF7FFFF3E  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 72 :: 		
0x05AC	0x2400    MOVS	R4, #0
0x05AE	0xB264    SXTB	R4, R4
0x05B0	0x4B06    LDR	R3, [PC, #24]
0x05B2	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 73 :: 		
0x05B4	0xB2F0    UXTB	R0, R6
; out_char end address is: 24 (R6)
0x05B6	0xF7FFFF37  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 74 :: 		
0x05BA	0x2401    MOVS	R4, #1
0x05BC	0xB264    SXTB	R4, R4
0x05BE	0x4B03    LDR	R3, [PC, #12]
0x05C0	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 75 :: 		
L_end_Lcd_Chr:
0x05C2	0xF8DDE000  LDR	LR, [SP, #0]
0x05C6	0xB001    ADD	SP, SP, #4
0x05C8	0x4770    BX	LR
0x05CA	0xBF00    NOP
0x05CC	0x02202200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x0CCC	0xB082    SUB	SP, SP, #8
0x0CCE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0CD2	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0CD4	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CD6	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x0CD8	0xF64B3080  MOVW	R0, #48000
0x0CDC	0x4281    CMP	R1, R0
0x0CDE	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x0CE0	0x4832    LDR	R0, [PC, #200]
0x0CE2	0x6800    LDR	R0, [R0, #0]
0x0CE4	0xF0400102  ORR	R1, R0, #2
0x0CE8	0x4830    LDR	R0, [PC, #192]
0x0CEA	0x6001    STR	R1, [R0, #0]
0x0CEC	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0CEE	0xF64550C0  MOVW	R0, #24000
0x0CF2	0x4281    CMP	R1, R0
0x0CF4	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x0CF6	0x482D    LDR	R0, [PC, #180]
0x0CF8	0x6800    LDR	R0, [R0, #0]
0x0CFA	0xF0400101  ORR	R1, R0, #1
0x0CFE	0x482B    LDR	R0, [PC, #172]
0x0D00	0x6001    STR	R1, [R0, #0]
0x0D02	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x0D04	0x4829    LDR	R0, [PC, #164]
0x0D06	0x6801    LDR	R1, [R0, #0]
0x0D08	0xF06F0007  MVN	R0, #7
0x0D0C	0x4001    ANDS	R1, R0
0x0D0E	0x4827    LDR	R0, [PC, #156]
0x0D10	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x0D12	0xF7FFFEC9  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x0D16	0x4826    LDR	R0, [PC, #152]
0x0D18	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x0D1A	0x4826    LDR	R0, [PC, #152]
0x0D1C	0xEA020100  AND	R1, R2, R0, LSL #0
0x0D20	0x4825    LDR	R0, [PC, #148]
0x0D22	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x0D24	0xF0020001  AND	R0, R2, #1
0x0D28	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0D2A	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0D2C	0x4822    LDR	R0, [PC, #136]
0x0D2E	0x6800    LDR	R0, [R0, #0]
0x0D30	0xF0000002  AND	R0, R0, #2
0x0D34	0x2800    CMP	R0, #0
0x0D36	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x0D38	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0D3A	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x0D3C	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0D3E	0xF4023080  AND	R0, R2, #65536
0x0D42	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0D44	0x481C    LDR	R0, [PC, #112]
0x0D46	0x6800    LDR	R0, [R0, #0]
0x0D48	0xF4003000  AND	R0, R0, #131072
0x0D4C	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x0D4E	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x0D50	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0D52	0x460A    MOV	R2, R1
0x0D54	0x9901    LDR	R1, [SP, #4]
0x0D56	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x0D58	0x9101    STR	R1, [SP, #4]
0x0D5A	0x4611    MOV	R1, R2
0x0D5C	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0D5E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0D62	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x0D64	0x4814    LDR	R0, [PC, #80]
0x0D66	0x6800    LDR	R0, [R0, #0]
0x0D68	0xF0407180  ORR	R1, R0, #16777216
0x0D6C	0x4812    LDR	R0, [PC, #72]
0x0D6E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0D70	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x0D72	0x4811    LDR	R0, [PC, #68]
0x0D74	0x6800    LDR	R0, [R0, #0]
0x0D76	0xF0007000  AND	R0, R0, #33554432
0x0D7A	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x0D7C	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x0D7E	0x460A    MOV	R2, R1
0x0D80	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x0D82	0x480B    LDR	R0, [PC, #44]
0x0D84	0x6800    LDR	R0, [R0, #0]
0x0D86	0xF000010C  AND	R1, R0, #12
0x0D8A	0x0090    LSLS	R0, R2, #2
0x0D8C	0xF000000C  AND	R0, R0, #12
0x0D90	0x4281    CMP	R1, R0
0x0D92	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0D94	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x0D96	0xF8DDE000  LDR	LR, [SP, #0]
0x0D9A	0xB002    ADD	SP, SP, #8
0x0D9C	0x4770    BX	LR
0x0D9E	0xBF00    NOP
0x0DA0	0x00810109  	#17367169
0x0DA4	0x8002001F  	#2064386
0x0DA8	0x8CA00000  	#36000
0x0DAC	0x20004002  	FLASH_ACR+0
0x0DB0	0x10044002  	RCC_CFGR+0
0x0DB4	0xFFFF000F  	#1048575
0x0DB8	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x0AA8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x0AAA	0x480F    LDR	R0, [PC, #60]
0x0AAC	0x6800    LDR	R0, [R0, #0]
0x0AAE	0xF0400101  ORR	R1, R0, #1
0x0AB2	0x480D    LDR	R0, [PC, #52]
0x0AB4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x0AB6	0x490D    LDR	R1, [PC, #52]
0x0AB8	0x480D    LDR	R0, [PC, #52]
0x0ABA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x0ABC	0x480A    LDR	R0, [PC, #40]
0x0ABE	0x6801    LDR	R1, [R0, #0]
0x0AC0	0x480C    LDR	R0, [PC, #48]
0x0AC2	0x4001    ANDS	R1, R0
0x0AC4	0x4808    LDR	R0, [PC, #32]
0x0AC6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x0AC8	0x4807    LDR	R0, [PC, #28]
0x0ACA	0x6801    LDR	R1, [R0, #0]
0x0ACC	0xF46F2080  MVN	R0, #262144
0x0AD0	0x4001    ANDS	R1, R0
0x0AD2	0x4805    LDR	R0, [PC, #20]
0x0AD4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x0AD6	0x4806    LDR	R0, [PC, #24]
0x0AD8	0x6801    LDR	R1, [R0, #0]
0x0ADA	0xF46F00FE  MVN	R0, #8323072
0x0ADE	0x4001    ANDS	R1, R0
0x0AE0	0x4803    LDR	R0, [PC, #12]
0x0AE2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x0AE4	0xB001    ADD	SP, SP, #4
0x0AE6	0x4770    BX	LR
0x0AE8	0x10004002  	RCC_CR+0
0x0AEC	0x0000F8FF  	#-117506048
0x0AF0	0x10044002  	RCC_CFGR+0
0x0AF4	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x0C04	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x0C06	0x4902    LDR	R1, [PC, #8]
0x0C08	0x4802    LDR	R0, [PC, #8]
0x0C0A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x0C0C	0xB001    ADD	SP, SP, #4
0x0C0E	0x4770    BX	LR
0x0C10	0x8CA00000  	#36000
0x0C14	0x00142000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x0BFC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x0BFE	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x0C00	0xB001    ADD	SP, SP, #4
0x0C02	0x4770    BX	LR
; end of ___GenExcept
0x0DD0	0xB500    PUSH	(R14)
0x0DD2	0xF8DFB014  LDR	R11, [PC, #20]
0x0DD6	0xF8DFA014  LDR	R10, [PC, #20]
0x0DDA	0xF8DFC014  LDR	R12, [PC, #20]
0x0DDE	0xF7FFFF03  BL	3048
0x0DE2	0xBD00    POP	(R15)
0x0DE4	0x4770    BX	LR
0x0DE6	0xBF00    NOP
0x0DE8	0x00002000  	#536870912
0x0DEC	0x00112000  	#536870929
0x0DF0	0x0DBC0000  	#3516
0x0E50	0xB500    PUSH	(R14)
0x0E52	0xF8DFB010  LDR	R11, [PC, #16]
0x0E56	0xF8DFA010  LDR	R10, [PC, #16]
0x0E5A	0xF7FFFE8B  BL	2932
0x0E5E	0xBD00    POP	(R15)
0x0E60	0x4770    BX	LR
0x0E62	0xBF00    NOP
0x0E64	0x00002000  	#536870912
0x0E68	0x00182000  	#536870936
;EX_9.c,0 :: ?ICS?lstr1_EX_9 [17]
0x0DBC	0x30304843 ;?ICS?lstr1_EX_9+0
0x0DC0	0x48432020 ;?ICS?lstr1_EX_9+4
0x0DC4	0x20203130 ;?ICS?lstr1_EX_9+8
0x0DC8	0x32304843 ;?ICS?lstr1_EX_9+12
0x0DCC	0x00 ;?ICS?lstr1_EX_9+16
; end of ?ICS?lstr1_EX_9
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01C0      [24]    _Delay_5500us
0x01D8     [500]    _GPIO_Config
0x03CC      [40]    _Lcd_Chr_CP
0x03F8      [24]    _Delay_50us
0x0410      [24]    _Delay_1us
0x0428     [204]    _Lcd_Cmd
0x04F4     [116]    _Lcd_Out
0x0568     [104]    _Lcd_Chr
0x05D0     [128]    _GPIO_init
0x0650     [412]    _ADC_init
0x07EC     [588]    _Lcd_Init
0x0A38     [112]    _read_ADC1_injected
0x0AA8      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0AF8     [122]    _lcd_print
0x0B74      [58]    ___FillZeros
0x0BB0      [56]    _setup
0x0BE8      [20]    ___CC2DW
0x0BFC       [8]    ___GenExcept
0x0C04      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0C18     [180]    _main
0x0CCC     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [17]    ?lstr1_EX_9
0x20000011       [0]    __Lib_Lcd_cmd_status
0x20000014       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0DBC      [17]    ?ICS?lstr1_EX_9
