// Seed: 1564591386
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  initial begin
    id_3  <= id_9;
    id_10 <= 1;
  end
endmodule
`timescale 1 ps / 1ps
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`define pp_20 0
`default_nettype id_21 `timescale 1ps / 1ps
`define pp_22 0
module module_1 (
    input id_0
    , id_11,
    input id_1
);
  logic id_12, id_13;
endmodule
