Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sat Sep 11 15:10:01 2021
| Host             : DESKTOP-5VIDJ10 running 64-bit major release  (build 9200)
| Command          : report_power -file inPlaceNTT_DIF_precomp_power_routed.rpt -pb inPlaceNTT_DIF_precomp_power_summary_routed.pb -rpx inPlaceNTT_DIF_precomp_power_routed.rpx
| Design           : inPlaceNTT_DIF_precomp
| Device           : xcvu13p-flga2577-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.342        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.279        |
| Device Static (W)        | 3.062        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.011 |        4 |       --- |             --- |
| CLB Logic      |     0.009 |     1357 |       --- |             --- |
|   LUT as Logic |     0.008 |      538 |   1728000 |            0.03 |
|   CARRY8       |    <0.001 |       52 |    216000 |            0.02 |
|   Register     |    <0.001 |      567 |   3456000 |            0.02 |
|   Others       |     0.000 |       25 |       --- |             --- |
| Signals        |     0.033 |     1600 |       --- |             --- |
| DSPs           |     0.014 |       11 |     12288 |            0.09 |
| I/O            |     0.212 |      212 |       448 |           47.32 |
| Static Power   |     3.062 |          |           |                 |
| Total          |     3.342 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.900 |     1.263 |       0.075 |      1.188 |
| Vccint_io  |       0.900 |     0.157 |       0.010 |      0.147 |
| Vccbram    |       0.900 |     0.021 |       0.000 |      0.021 |
| Vccaux     |       1.800 |     0.887 |       0.000 |      0.887 |
| Vccaux_io  |       1.800 |     0.139 |       0.035 |      0.104 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.078 |       0.078 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             5.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------+-----------+
| Name                                                                          | Power (W) |
+-------------------------------------------------------------------------------+-----------+
| inPlaceNTT_DIF_precomp                                                        |     0.279 |
|   inPlaceNTT_DIF_precomp_core_inst                                            |     0.062 |
|     inPlaceNTT_DIF_precomp_core_core_fsm_inst                                 |     0.007 |
|     inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst                         |     0.001 |
|       inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst |     0.001 |
|     inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst                           |     0.001 |
|       inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp_inst     |     0.001 |
|     inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst                               |     0.004 |
|       inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst             |     0.004 |
|     modulo_add_cmp                                                            |     0.001 |
|       modulo_add_core_inst                                                    |     0.001 |
|     mult_cmp                                                                  |     0.037 |
|       mult_core_inst                                                          |     0.026 |
+-------------------------------------------------------------------------------+-----------+


