# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1160.62.1.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-02-25 20:58:26 IST
# hostname  : vlsi-ria68.vlsidomain
# pid       : 31285
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:42723' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAABLHicVY9LDoJAEEQfJu68ihBN3LHyBp6A+CFqHJAgoDs9lAfyJljdyoJe9Kd6qqonAtJn3/d4RJ9fJY0Yh82TMbJ5jSpMB/LwxAgz5uzY0rDnpPlNQsuNnFo5Ub5SUGkOmkrujuY8xDE8qDdkrVq6RqFNzcXRznlBWKKN4QcysUy1co+G81/BPDtXybw/qi5Y6b6KJbE7Fa6eiZW7e+x3B//NF1WeLB0=' '-proj' '/users/rompel/nws/examples/Benchmarks/vellm/jgproject/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/nws/examples/Benchmarks/vellm/jgproject/.tmp/.initCmds.tcl' '/users/rompel/nws/examples/Benchmarks/vellm/hard_properties/seven_seg_15-p2.lemma_temp.tcl' '-hidden' '/users/rompel/nws/examples/Benchmarks/vellm/jgproject/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/nws/examples/Benchmarks/vellm/jgproject/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% 
% analyze -sv09 /users/rompel/nws/examples/Benchmarks/vellm/hard_properties/seven_seg_15-p2.lemma_temp.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/users/rompel/nws/examples/Benchmarks/vellm/hard_properties/seven_seg_15-p2.lemma_temp.sv'
% elaborate
[INFO (HIER-8002)] /users/rompel/nws/examples/Benchmarks/vellm/hard_properties/seven_seg_15-p2.lemma_temp.sv(31): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /users/rompel/nws/examples/Benchmarks/vellm/hard_properties/seven_seg_15-p2.lemma_temp.sv(1): compiling module 'SEVEN'
[WARN (VERI-1209)] /users/rompel/nws/examples/Benchmarks/vellm/hard_properties/seven_seg_15-p2.lemma_temp.sv(15): expression size 32 truncated to fit in target size 18
[INFO (VERI-8005)] /users/rompel/nws/examples/Benchmarks/vellm/hard_properties/seven_seg_15-p2.lemma_temp.sv(5): Unintentional sequential element inferred for cnt read before write using blocking assignment
[INFO (VERI-8005)] /users/rompel/nws/examples/Benchmarks/vellm/hard_properties/seven_seg_15-p2.lemma_temp.sv(6): Unintentional sequential element inferred for digit_select read before write using blocking assignment
[INFO (VERI-8005)] /users/rompel/nws/examples/Benchmarks/vellm/hard_properties/seven_seg_15-p2.lemma_temp.sv(1): Unintentional sequential element inferred for segment read before write using blocking assignment
INFO (ISW003): Top module name is "SEVEN".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
SEVEN
[<embedded>] % reset -none
INFO (IPM031): Clearing proof results of all properties.
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 26 design flops, 0 of 0 design latches, 17 of 17 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Starting reduce
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Finished reduce in 0s
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0.0.PRE: Performing Proof Simplification...
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "SEVEN._assume_1:precondition1" was proven unreachable in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 31353@vlsi-ria68(local) jg_31285_vlsi-ria68_1
0.0.Hp: Proofgrid shell started at 31354@vlsi-ria68(local) jg_31285_vlsi-ria68_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "SEVEN._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: Proofgrid shell started at 31387@vlsi-ria68(local) jg_31285_vlsi-ria68_1
0.0.Bm: Proofgrid shell started at 31386@vlsi-ria68(local) jg_31285_vlsi-ria68_1
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Ignoring liveness properties
0.0.Bm: Last scan. Per property time limit: 0s
0.0.Mpcustom4: Ignoring liveness properties
0.0.Mpcustom4: All properties either determined or skipped. [0.00 s]
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.03 s)
0.0.Mpcustom4: Completed, Restart ignored.
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.00 s]
0.0.L: Proofgrid shell started at 31397@vlsi-ria68(local) jg_31285_vlsi-ria68_1
0.0.Bm: Trace Attempt  4	[0.00 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Ignoring liveness properties
0.0.L: All properties either determined or skipped. [0.00 s]
0.0.L: Exited with Success (@ 0.04 s)
0.0.L: Completed, Restart ignored.
0.0.B: Proofgrid shell started at 31402@vlsi-ria68(local) jg_31285_vlsi-ria68_1
0.0.AM: Proofgrid shell started at 31411@vlsi-ria68(local) jg_31285_vlsi-ria68_1
0.0.Bm: Trace Attempt  5	[0.01 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "SEVEN._assert_2"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  2	[0.00 s]
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "SEVEN._assert_2"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.Ht: Proofgrid shell started at 31385@vlsi-ria68(local) jg_31285_vlsi-ria68_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.Oh: Proofgrid shell started at 31388@vlsi-ria68(local) jg_31285_vlsi-ria68_1
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.Oh: Exited with Success (@ 0.10 s)
0.0.AM: Trace Attempt  1	[0.16 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.AM: Trace Attempt  4	[0.17 s]
0.0.AM: Trace Attempt  5	[0.26 s]
0.0.N: Trace Attempt  1	[0.72 s]
0.0.N: Trace Attempt  2	[0.73 s]
0.0.N: Trace Attempt  3	[0.73 s]
0.0.N: Trace Attempt  4	[0.73 s]
0.0.N: Trace Attempt  5	[0.81 s]
0.0.AM: Trace Attempt  1	[1.39 s]
0.0.AM: Trace Attempt  2	[1.39 s]
0.0.AM: Trace Attempt  3	[1.39 s]
0.0.AM: Trace Attempt  4	[1.40 s]
0.0.AM: Trace Attempt  5	[1.51 s]
0.0.N: Trace Attempt  1	[2.40 s]
0.0.N: Trace Attempt  2	[2.41 s]
0.0.N: Trace Attempt  3	[2.41 s]
0.0.N: Trace Attempt  4	[2.41 s]
0.0.N: Trace Attempt  5	[2.50 s]
0.0.Hp: Trace Attempt 27	[4.06 s]
0.0.N: Trace Attempt  1	[4.34 s]
0.0.N: Trace Attempt  2	[4.34 s]
0.0.N: Trace Attempt  3	[4.34 s]
0.0.N: Trace Attempt  4	[4.34 s]
0.0.Ht: Trace Attempt 28	[4.32 s]
0.0.N: Trace Attempt  5	[4.40 s]
0.0.B: Trace Attempt 29	[4.40 s]
0.0.Bm: Trace Attempt 29	[4.47 s]
0.0.AM: Trace Attempt 19	[6.05 s]
0.0.N: Trace Attempt  1	[6.25 s]
0.0.N: Trace Attempt  2	[6.25 s]
0.0.N: Trace Attempt  3	[6.25 s]
0.0.N: Trace Attempt  4	[6.26 s]
0.0.N: Trace Attempt  5	[6.34 s]
0.0.AM: Trace Attempt  1	[7.63 s]
0.0.AM: Trace Attempt  2	[7.64 s]
0.0.AM: Trace Attempt  3	[7.64 s]
0.0.AM: Trace Attempt  4	[7.64 s]
0.0.AM: Trace Attempt  5	[7.70 s]
0.0.Hp: Trace Attempt 36	[8.30 s]
0.0.Ht: Trace Attempt 37	[8.36 s]
0.0.B: Trace Attempt 37	[8.49 s]
0.0.Bm: Trace Attempt 37	[8.64 s]
0.0.N: Trace Attempt 33	[10.35 s]
0.0.AM: Trace Attempt 28	[11.73 s]
0.0.B: Trace Attempt 42	[12.51 s]
0.0.Bm: Trace Attempt 42	[12.76 s]
0.0.Hp: Trace Attempt 42	[13.14 s]
0.0.Ht: Trace Attempt 43	[13.19 s]
0.0.N: Trace Attempt 53	[14.39 s]
0.0.AM: Trace Attempt 40	[15.96 s]
0.0.B: Trace Attempt 46	[16.55 s]
0.0.Bm: Trace Attempt 46	[16.90 s]
0.0.Hp: Trace Attempt 47	[18.06 s]
0.0.Ht: Trace Attempt 48	[18.48 s]
0.0.N: Trace Attempt 60	[18.98 s]
0.0.AM: Trace Attempt 56	[20.16 s]
0.0.B: Trace Attempt 50	[21.64 s]
0.0.Hp: Trace Attempt 50	[22.07 s]
0.0.Bm: Trace Attempt 50	[22.11 s]
0.0.Ht: Trace Attempt 52	[23.13 s]
0.0.N: Trace Attempt 65	[23.60 s]
0.0.AM: Trace Attempt 67	[25.04 s]
0.0.B: Trace Attempt 53	[26.30 s]
0.0.Hp: Trace Attempt 53	[26.73 s]
0.0.Bm: Trace Attempt 53	[26.74 s]
0.0.N: Trace Attempt 68	[27.69 s]
0.0.Ht: Trace Attempt 55	[28.36 s]
0.0.AM: Trace Attempt 77	[29.40 s]
0.0.Hp: Trace Attempt 56	[31.14 s]
0.0.N: Trace Attempt 74	[31.96 s]
0.0.B: Trace Attempt 56	[32.05 s]
0.0.Bm: Trace Attempt 56	[32.42 s]
0.0.Ht: Trace Attempt 57	[32.70 s]
0.0.AM: Trace Attempt 87	[34.07 s]
0.0.Hp: Trace Attempt 58	[35.35 s]
0.0.N: Trace Attempt 83	[36.32 s]
0.0.Ht: Trace Attempt 60	[37.12 s]
0.0.B: Trace Attempt 59	[38.34 s]
0.0.AM: Trace Attempt 100	[38.56 s]
0.0.Bm: Trace Attempt 59	[38.70 s]
0.0.Hp: Trace Attempt 61	[40.90 s]
0.0.N: Trace Attempt 88	[41.40 s]
0.0.B: Trace Attempt 61	[42.55 s]
0.0.Bm: Trace Attempt 61	[42.94 s]
0.0.AM: Trace Attempt 109	[43.46 s]
0.0.Ht: Trace Attempt 62	[43.57 s]
0.0.N: Trace Attempt 92	[45.55 s]
0.0.Hp: Trace Attempt 62	[45.63 s]
0.0.AM: Trace Attempt 117	[47.85 s]
0.0.B: Trace Attempt 64	[48.78 s]
0.0.Ht: Trace Attempt 64	[48.88 s]
0.0.Bm: Trace Attempt 64	[49.18 s]
0.0.N: Trace Attempt 95	[50.20 s]
0.0.Hp: Trace Attempt 64	[51.19 s]
0.0.AM: Trace Attempt 126	[52.19 s]
0.0.Ht: Trace Attempt 66	[54.20 s]
0.0.B: Trace Attempt 66	[54.44 s]
0.0.N: Trace Attempt 97	[54.56 s]
0.0.Bm: Trace Attempt 66	[54.84 s]
0.0.AM: Trace Attempt 135	[56.39 s]
0.0.Hp: Trace Attempt 66	[56.69 s]
0.0.N: Trace Attempt 99	[59.09 s]
0.0.B: Trace Attempt 68	[60.35 s]
0.0.AM: Trace Attempt 143	[60.70 s]
0.0.Bm: Trace Attempt 68	[60.76 s]
0.0.Ht: Trace Attempt 68	[61.01 s]
0.0.N: Trace Attempt 102	[63.30 s]
0.0.Hp: Trace Attempt 68	[63.65 s]
0.0.AM: Trace Attempt 153	[64.83 s]
0.0.B: Trace Attempt 70	[66.79 s]
0.0.Bm: Trace Attempt 70	[67.24 s]
0.0.N: Trace Attempt 107	[67.40 s]
0.0.Ht: Trace Attempt 70	[67.53 s]
0.0.AM: Trace Attempt 156	[69.03 s]
0.0.Hp: Trace Attempt 70	[70.64 s]
0.0.N: Trace Attempt 114	[71.67 s]
0.0.B: Trace Attempt 72	[72.29 s]
0.0.Bm: Trace Attempt 72	[72.78 s]
0.0.Ht: Trace Attempt 72	[74.37 s]
0.0.AM: Trace Attempt 165	[75.91 s]
0.0.Hp: Trace Attempt 72	[77.51 s]
0.0.N: Trace Attempt 117	[78.60 s]
0.0.B: Trace Attempt 74	[79.37 s]
0.0.Bm: Trace Attempt 74	[79.96 s]
0.0.AM: Trace Attempt 168	[80.82 s]
0.0.Hp: Trace Attempt 73	[81.60 s]
0.0.Ht: Trace Attempt 74	[82.00 s]
0.0.B: Trace Attempt 75	[83.96 s]
0.0.Bm: Trace Attempt 75	[84.61 s]
0.0.N: Trace Attempt 120	[84.83 s]
0.0.AM: Trace Attempt 175	[86.31 s]
0.0.Ht: Trace Attempt 76	[88.21 s]
0.0.Hp: Trace Attempt 75	[89.15 s]
0.0.N: Trace Attempt 123	[89.58 s]
0.0.B: Trace Attempt 77	[89.57 s]
0.0.Bm: Trace Attempt 77	[90.30 s]
0.0.AM: Trace Attempt 177	[91.03 s]
0.0.Ht: Trace Attempt 77	[92.58 s]
0.0.N: Trace Attempt 127	[95.16 s]
0.0.AM: Trace Attempt 181	[95.73 s]
0.0.Hp: Trace Attempt 77	[96.52 s]
0.0.B: Trace Attempt 79	[97.02 s]
0.0.Bm: Trace Attempt 79	[97.82 s]
0.0.Ht: Trace Attempt 79	[99.50 s]
0.0.AM: Trace Attempt 186	[101.06 s]
0.0.B: Trace Attempt 80	[101.50 s]
0.0.Bm: Trace Attempt 80	[102.40 s]
0.0.Hp: Trace Attempt 79	[103.59 s]
0.0.Ht: Trace Attempt 81	[104.82 s]
0.0.N: Trace Attempt 130	[105.06 s]
0.0.B: Trace Attempt 81	[105.86 s]
0.0.AM: Trace Attempt 191	[106.02 s]
0.0.Bm: Trace Attempt 81	[106.85 s]
0.0.Hp: Trace Attempt 81	[109.01 s]
0.0.Ht: Trace Attempt 82	[109.34 s]
0.0.N: Trace Attempt 135	[110.48 s]
0.0.AM: Trace Attempt 194	[111.12 s]
0.0.B: Trace Attempt 83	[112.89 s]
0.0.Hp: Trace Attempt 82	[113.85 s]
0.0.Bm: Trace Attempt 83	[113.99 s]
0.0.Ht: Trace Attempt 83	[113.98 s]
0.0.N: Trace Attempt 138	[114.49 s]
0.0.AM: Trace Attempt 196	[115.24 s]
0.0.Bm: Terminated by signal SIGINT (@ 116.38 s)
0.0.Bm: Engine should be restarted (starts=1, unexpected_terminations=1)
   Last recorded data: 6.14 s ago
   Last recorded RSS memory usage: 78.11 MiB, peak 92.81 MiB
   Last recorded free memory: 55.27 GiB out of 62.67 GiB, nadir 55.27 GiB
0.0.Bm: Restarting engine (local)
INFO (IIM001): *** Interrupting current command ***
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPF144): 0: Initiating shutdown of proof [116.39 s]
0.0.B: Stopped processing property "SEVEN._assert_2"	[116.34 s].
0.0.B: Terminated by signal SIGINT (@ 116.39 s)
0.0.Bm: Proofgrid shell started at 674@vlsi-ria68(local) jg_31285_vlsi-ria68_1
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 116.44 s)
0.0.AM: Stopped processing property "SEVEN._assert_2"	[116.40 s].
0.0.AM: Terminated by signal SIGINT (@ 116.46 s)
0.0.N: Stopped processing property "SEVEN._assert_2"	[116.46 s].
0.0.N: Terminated by signal SIGINT (@ 116.47 s)
0.0.Hp: Terminated by signal SIGINT (@ 116.48 s)
0.0.Ht: Terminated by signal SIGINT (@ 116.53 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.94 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9
     unexpected terminations                       :     1
       (0.Bm)

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03      116.47        0.00       99.97 %
     Hp        0.03      116.48        0.00       99.98 %
     Ht        0.06      116.47        0.00       99.95 %
     Bm        0.09      116.34        0.00       99.92 %
    Mpcustom4        0.03        0.00        0.00        4.27 %
     Oh        0.10        0.00        0.00        1.33 %
      L        0.03        0.00        0.00        4.38 %
      B        0.03      116.35        0.00       99.97 %
     AM        0.03      116.42        0.00       99.97 %
    all        0.05       77.62        0.00       99.94 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.43      698.54        0.00

    Data read    : 649.77 kiB
    Data written : 26.83 kiB

0: All pending notifications were processed.
0: Max trace length reached.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 1 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.161 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
