0.7
2020.2
May 22 2024
19:03:11
E:/Projects/Hardware/gba-io/gba-io-fpga/buffer.sv,1741001354,systemVerilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/cart.sv,E:/Projects/Hardware/gba-io/gba-io-fpga/gba_io_fpga_header.svh,buffer,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/cart.sv,1740916390,systemVerilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/memory.sv,E:/Projects/Hardware/gba-io/gba-io-fpga/gba_io_fpga_header.svh,cart,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/clk_wiz/clk_wiz.v,1740902963,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gpif2_to_fifo32.v,,clk_wiz,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v,1740905847,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/clk_wiz/clk_wiz.v,,clk_wiz_clk_wiz,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/fifo/sim/fifo.v,1740902971,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.ip_user_files/ip/ila/sim/ila.v,,fifo,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_mc.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,,mig_7series_v4_2_fi_xor,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_std,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,,mig_7series_v4_2_ddr_prbs_gen,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_skip_calib_tap,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/sdram.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v,,sdram,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/sdram_mig_sim.v,1741003633,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/sdram.v,,sdram_mig,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1741003632,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/sdram_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.ip_user_files/ip/ila/sim/ila.v,1740914606,verilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.gen/sources_1/ip/sdram/sdram/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,,ila,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba-io-fpga.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gba_io_fpga_header.svh,1741001354,verilog,,,,cart_mux_interface;mux_buffer_interface;mux_memory_interface;mux_usb_interface,,,,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/gpif2_to_fifo32.v,1740902972,verilog,,,,gpif2_to_fifo32,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/memory.sv,1741001354,systemVerilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/mux.sv,E:/Projects/Hardware/gba-io/gba-io-fpga/gba_io_fpga_header.svh,memory,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/mux.sv,1741001354,systemVerilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/usb.sv,E:/Projects/Hardware/gba-io/gba-io-fpga/gba_io_fpga_header.svh,mux,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/top.sv,1740916390,systemVerilog,,,E:/Projects/Hardware/gba-io/gba-io-fpga/gba_io_fpga_header.svh,top,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
E:/Projects/Hardware/gba-io/gba-io-fpga/usb.sv,1741002596,systemVerilog,,E:/Projects/Hardware/gba-io/gba-io-fpga/top.sv,,usb,,uvm,../../../../;../../../../gba-io-fpga.ip_user_files/ipstatic,,,,,
