HelpInfo,C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||demo_sb.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/121||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||demo_sb.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/122||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||demo_sb.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/123||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||demo_sb.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/124||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||demo_sb.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/125||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||demo_sb.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/126||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||demo_sb.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/127||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||demo_sb.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/128||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||demo_sb.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/129||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||demo_sb.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/130||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||demo_sb.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/131||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||demo_sb.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/132||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||demo_sb.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/133||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||demo_sb.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/134||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||demo_sb.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/135||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||demo_sb.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/136||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||demo_sb.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/137||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||demo_sb.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/138||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||demo_sb.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/139||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||demo_sb.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/140||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||demo_sb.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/141||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||demo_sb.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/142||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||demo_sb.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/143||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||demo_sb.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/144||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||demo_sb.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/145||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_sb.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/146||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||demo_sb.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/147||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||demo_sb.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/148||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||demo_sb.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/149||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||demo_sb.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/150||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||demo_sb.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/151||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||demo_sb.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/166||demo_sb_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||demo_sb.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/167||demo_sb_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||demo_sb.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/168||demo_sb_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||demo_sb.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/169||demo_sb_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||demo_sb.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/180||demo_sb_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||demo_sb.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/188||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||demo_sb.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/189||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||demo_sb.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/190||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||demo_sb.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/191||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||demo_sb.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/192||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||demo_sb.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/199||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||demo_sb.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/206||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||demo_sb.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/213||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||demo_sb.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/220||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||demo_sb.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/230||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||demo_sb.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/231||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||demo_sb.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/232||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||demo_sb.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/233||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||demo_sb.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/234||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||demo_sb.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/235||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||demo_sb.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/236||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||demo_sb.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/237||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||demo_sb.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/238||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||demo_sb.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/239||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||demo_sb.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/240||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||demo_sb.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/241||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||demo_sb.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/242||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||demo_sb.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/243||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||demo_sb.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/244||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||demo_sb.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/245||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||demo_sb.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/246||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||demo_sb.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/247||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||demo_sb.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/248||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||demo_sb.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/249||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||demo_sb.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/250||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||demo_sb.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/251||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||demo_sb.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/252||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||demo_sb.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/253||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||demo_sb.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/254||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||demo_sb.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/255||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||demo_sb.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/256||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||demo_sb.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/257||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||demo_sb.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/258||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||demo_sb.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/259||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||demo_sb.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/260||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||demo_sb.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/261||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||demo_sb.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/262||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||BN132||@W:Removing sequential instance demo_sb_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance demo_sb_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_sb.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/395||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||demo_sb.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/396||demo_sb_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||demo_sb.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/397||demo_sb_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||demo_sb.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/398||demo_sb_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||demo_sb.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/399||demo_sb_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||demo_sb.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/400||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||demo_sb.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/401||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||demo_sb.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/402||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||demo_sb.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/403||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||demo_sb.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/404||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||demo_sb.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/405||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||demo_sb.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/406||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||demo_sb.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/407||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||demo_sb.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/408||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||demo_sb.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/409||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||demo_sb.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/410||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance demo_sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||demo_sb.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/411||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/412||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/413||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/414||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/415||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/416||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/417||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/418||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/419||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/420||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/421||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/422||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||demo_sb.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/423||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||demo_sb.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/424||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||demo_sb.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/425||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||demo_sb.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/426||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||demo_sb.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/427||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||demo_sb.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/428||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||demo_sb.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/429||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||demo_sb.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/430||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||demo_sb.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/431||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||demo_sb.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/432||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||demo_sb.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/433||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||demo_sb.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/434||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||demo_sb.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/435||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist demo_sb ||demo_sb.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/436||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock demo_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 39 sequential elements including demo_sb_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||demo_sb.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/470||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock demo_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including demo_sb_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||demo_sb.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/471||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||MT530||@W:Found inferred clock demo_sb|BIBUF_1_Y_inferred_clock which controls 1 sequential elements including demo_sb_sb_0.demo_sb_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||demo_sb.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/472||demo_sb_sb_mss.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb_MSS\demo_sb_sb_MSS.v'/linenumber/273
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||demo_sb.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/474||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||demo_sb.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/545||demo_sb_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||demo_sb.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/546||demo_sb_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||demo_sb.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/547||demo_sb_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.demo_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||demo_sb.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/548||demo_sb_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\demo_sb_sb\FABOSC_0\demo_sb_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance demo_sb_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance demo_sb_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_sb.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/549||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance demo_sb_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance demo_sb_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_sb.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/550||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance demo_sb_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance demo_sb_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_sb.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/551||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance demo_sb_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance demo_sb_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_sb.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/552||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing sequential instance demo_sb_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 because it is equivalent to instance demo_sb_sb_0.CORERESETP_0.sm1_areset_n_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_sb.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/553||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN132||@W:Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm1_areset_n_clk_base because it is equivalent to instance demo_sb_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_sb.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/554||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/574||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm0_state[6] (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/575||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif1_core (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/597||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif0_core (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/599||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/601||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.RESET_N_M2F_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/602||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/603||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/605||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/607||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/609||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/611||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/613||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/614||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/615||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/616||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/617||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/618||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/619||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.RESET_N_M2F_clk_base (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/620||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/621||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/622||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/623||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/624||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/625||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.ddr_settled (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/626||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif3_core (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/628||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.release_sdif2_core (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/630||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/632||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/633||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/634||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/635||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/636||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/637||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/638||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/639||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.MSS_HPMS_READY_int (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/640||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm0_state[5] (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/641||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm0_state[4] (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/642||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm0_state[3] (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/643||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm0_state[2] (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/644||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm0_state[1] (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/645||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.sm0_state[0] (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/646||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.mss_ready_state (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/647||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_sb_sb_0.CORERESETP_0.mss_ready_select (in view: work.demo_sb(verilog)) because it does not drive other instances.||demo_sb.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/648||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||MT420||@W:Found inferred clock demo_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net demo_sb_sb_0.CCC_0.GL0_net.||demo_sb.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/712||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock demo_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net demo_sb_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||demo_sb.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/713||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock demo_sb|BIBUF_1_Y_inferred_clock with period 10.00ns. Please declare a user-defined clock on net BIBUF_1_Y.||demo_sb.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\demo_sb.srr'/linenumber/714||null;null
Implementation;Place and Route;RootName:demo_sb
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||demo_sb_layout_log.log;liberoaction://open_report/file/demo_sb_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:demo_sb
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||demo_sb_generateBitstream.log;liberoaction://open_report/file/demo_sb_generateBitstream.log||(null);(null)
