Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 03:29:58 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/NonUniformILP/mat_inv_NonUniformILP_136_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 DUT/ModCount131_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No68_instance/Y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.180ns (4.865%)  route 3.520ns (95.135%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 7.109 - 4.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.772ns (routing 1.636ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.449ns (routing 1.490ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X1Y5 (CLOCK_ROOT)    net (fo=93514, routed)       2.772     3.723    DUT/ModCount131_instance/clk_IBUF_BUFG
    SLICE_X67Y327        FDCE                                         r  DUT/ModCount131_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y327        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.804 r  DUT/ModCount131_instance/count_reg[0]/Q
                         net (fo=13913, routed)       3.480     7.284    DUT/MUX_Product710_1_impl_0_instance/Counter_out[0]
    SLICE_X43Y428        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     7.320 r  DUT/MUX_Product710_1_impl_0_instance/Y[31]_i_2/O
                         net (fo=1, routed)           0.009     7.329    DUT/MUX_Product710_1_impl_0_instance/Y[31]_i_2_n_0
    SLICE_X43Y428        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     7.392 r  DUT/MUX_Product710_1_impl_0_instance/Y_reg[31]_i_1/O
                         net (fo=1, routed)           0.031     7.423    DUT/Delay1No68_instance/D[31]
    SLICE_X43Y428        FDCE                                         r  DUT/Delay1No68_instance/Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X1Y5 (CLOCK_ROOT)    net (fo=93514, routed)       2.449     7.109    DUT/Delay1No68_instance/clk_IBUF_BUFG
    SLICE_X43Y428        FDCE                                         r  DUT/Delay1No68_instance/Y_reg[31]/C
                         clock pessimism              0.437     7.546    
                         clock uncertainty           -0.035     7.510    
    SLICE_X43Y428        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.535    DUT/Delay1No68_instance/Y_reg[31]
  -------------------------------------------------------------------
                         required time                          7.535    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  0.113    




