From bf42109ea8f08de125136df45a3026612975b1b3 Mon Sep 17 00:00:00 2001
From: Zumeng Chen <zumeng.chen@windriver.com>
Date: Tue, 5 May 2015 20:46:29 +0800
Subject: [PATCH 245/256] arm: dts: add keystone k2hk support

This patch comes from:
  git://git.ti.com/keystone-linux/linux.git

Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 arch/arm/boot/dts/k2hk-clocks.dtsi      |  476 +++++++++++
 arch/arm/boot/dts/k2hk-evm-recovery.dts | 1327 +++++++++++++++++++++++++++++++
 arch/arm/boot/dts/k2hk-evm.dts          |  211 +++++-
 arch/arm/boot/dts/k2hk-net.dtsi         |  337 ++++++++
 arch/arm/boot/dts/k2hk.dtsi             | 1133 ++++++++++++++++++++++++++
 5 files changed, 3461 insertions(+), 23 deletions(-)
 create mode 100644 arch/arm/boot/dts/k2hk-clocks.dtsi
 create mode 100644 arch/arm/boot/dts/k2hk-evm-recovery.dts
 create mode 100644 arch/arm/boot/dts/k2hk-net.dtsi
 create mode 100644 arch/arm/boot/dts/k2hk.dtsi

diff --git a/arch/arm/boot/dts/k2hk-clocks.dtsi b/arch/arm/boot/dts/k2hk-clocks.dtsi
new file mode 100644
index 0000000..f38698f
--- /dev/null
+++ b/arch/arm/boot/dts/k2hk-clocks.dtsi
@@ -0,0 +1,476 @@
+/*
+ * Copyright 2014 Texas Instruments, Inc.
+ *
+ * Keystone Hawking/Kepler SoC specific clock driver device bindings
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+clocks {
+	mainpllclk: mainpllclk@2310110 {
+		#clock-cells = <0>;
+		compatible = "keystone,main-pll-clk";
+		clocks = <&refclkmain>;
+		reg = <0x02310110 4	/* PLLCTRL PLLM */
+			0x02620350 4>;	/* MAINPLL_CTL0 */
+		pll_has_pllctrl;
+		pllm_lower_mask	= <0x3f>;
+		pllm_upper_mask = <0x7f000>;
+		pllm_upper_shift = <6>;
+		plld_mask = <0x3f>;
+		fixed_postdiv = <2>;
+	};
+
+	armpllclk: armpllclk@2620370 {
+		#clock-cells = <0>;
+		compatible = "keystone,pll-clk";
+		clocks = <&refclkarm>;
+		clock-output-names = "arm-pll-clk";
+		reg = <0x02620370 4>;
+		pllm_upper_mask = <0x7ffc0>;
+		pllm_upper_shift = <6>;
+		plld_mask = <0x3f>;
+	};
+
+	ddr3a_clk: ddr3a_clk@2620360 {
+		#clock-cells = <0>;
+		compatible = "keystone,pll-clk";
+		clocks = <&refclkddr3a>;
+		clock-output-names = "ddr3a-pll-clk";
+		reg = <0x02620360 4>;
+		pllm_upper_mask = <0x7ffc0>;
+		pllm_upper_shift = <6>;
+		plld_mask = <0x3f>;
+	};
+
+	ddr3b_clk: ddr3b_clk@2620368 {
+		#clock-cells = <0>;
+		compatible = "keystone,pll-clk";
+		clocks = <&refclkddr3b>;
+		clock-output-names = "ddr3b-pll-clk";
+		reg = <0x02620368 4>;
+		pllm_upper_mask = <0x7ffc0>;
+		pllm_upper_shift = <6>;
+		plld_mask = <0x3f>;
+	};
+
+	papllclk: papllclk@2620358 {
+		#clock-cells = <0>;
+		compatible = "keystone,pll-clk";
+		clocks = <&refclkpass>;
+		reg = <0x02620358 4>;	/* PASSPLLCTL0 */
+		pllm_upper_mask = <0x7ffc0>;
+		pllm_upper_shift = <6>;
+		plld_mask = <0x3f>;
+	};
+
+	clkusb: clkusb {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk16>;
+		clock-output-names = "usb";
+		reg = <0x02350000 4096>;
+		lpsc = <2>;
+	};
+
+	clksrio: clksrio {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk1rstiso13>;
+		clock-output-names = "srio";
+		base-flags = "ignore-unused";
+		status = "disabled";
+		reg = <0x02350000 4096>;
+		lpsc = <11>;
+		pd = <4>;
+	};
+
+	clkhyperlink0: clkhyperlink0 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk12>;
+		clock-output-names = "hyperlink-0";
+		base-flags = "ignore-unused";
+		status = "disabled";
+		reg = <0x02350000 4096>;
+		lpsc = <12>;
+		pd = <5>;
+	};
+
+	clkgem1: clkgem1 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk1>;
+		clock-output-names = "gem1";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <16>;
+		pd = <9>;
+	};
+
+	clkgem2: clkgem2 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk1>;
+		clock-output-names = "gem2";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <17>;
+		pd = <10>;
+	};
+
+	clkgem3: clkgem3 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk1>;
+		clock-output-names = "gem3";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <18>;
+		pd = <11>;
+	};
+
+	clkgem4: clkgem4 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk1>;
+		clock-output-names = "gem4";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <19>;
+		pd = <12>;
+	};
+
+	clkgem5: clkgem5 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk1>;
+		clock-output-names = "gem5";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <20>;
+		pd = <13>;
+	};
+
+	clkgem6: clkgem6 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk1>;
+		clock-output-names = "gem6";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <21>;
+		pd = <14>;
+	};
+
+	clkgem7: clkgem7 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk1>;
+		clock-output-names = "gem7";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <22>;
+		pd = <15>;
+	};
+
+	clkddr31: clkddr31 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "ddr3-1";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <24>;
+		pd = <16>;
+	};
+
+	clktac: clktac {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "tac";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <25>;
+		pd = <17>;
+	};
+
+	clkrac01: clktac01 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "rac-01";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <26>;
+		pd = <17>;
+	};
+
+	clkrac23: clktac23 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "rac-23";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <27>;
+		pd = <18>;
+	};
+
+	clkfftc0: clkfftc0 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "fftc-0";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <28>;
+		pd = <19>;
+	};
+
+	clkfftc1: clkfftc1 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "fftc-1";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <29>;
+		pd = <19>;
+	};
+
+	clkfftc2: clkfftc2 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "fftc-2";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <30>;
+		pd = <20>;
+	};
+
+	clkfftc3: clkfftc3 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "fftc-3";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <31>;
+		pd = <20>;
+	};
+
+	clkfftc4: clkfftc4 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "fftc-4";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <32>;
+		pd = <20>;
+	};
+
+	clkfftc5: clkfftc5 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "fftc-5";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <33>;
+		pd = <20>;
+	};
+
+	clkaif: clkaif {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "aif";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <34>;
+		pd = <21>;
+	};
+
+	clktcp3d0: clktcp3d0 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "tcp3d-0";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <35>;
+		pd = <22>;
+	};
+
+	clktcp3d1: clktcp3d1 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "tcp3d-1";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <36>;
+		pd = <22>;
+	};
+
+	clktcp3d2: clktcp3d2 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "tcp3d-2";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <37>;
+		pd = <23>;
+	};
+
+	clktcp3d3: clktcp3d3 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "tcp3d-3";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <38>;
+		pd = <23>;
+	};
+
+	clkvcp0: clkvcp0 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-0";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <39>;
+		pd = <24>;
+	};
+
+	clkvcp1: clkvcp1 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-1";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <40>;
+		pd = <24>;
+	};
+
+	clkvcp2: clkvcp2 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-2";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <41>;
+		pd = <24>;
+	};
+
+	clkvcp3: clkvcp3 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-3";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <42>;
+		pd = <24>;
+	};
+
+	clkvcp4: clkvcp4 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-4";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <43>;
+		pd = <25>;
+	};
+
+	clkvcp5: clkvcp5 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-5";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <44>;
+		pd = <25>;
+	};
+
+	clkvcp6: clkvcp6 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-6";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <45>;
+		pd = <25>;
+	};
+
+	clkvcp7: clkvcp7 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-7";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <46>;
+		pd = <25>;
+	};
+
+	clkbcp: clkbcp {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "bcp";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <47>;
+		pd = <26>;
+	};
+
+	clkdxb: clkdxb {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "dxb";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <48>;
+		pd = <27>;
+	};
+
+	clkhyperlink1: clkhyperlink1 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk12>;
+		clock-output-names = "hyperlink-1";
+		base-flags = "ignore-unused";
+		status = "disabled";
+		reg = <0x02350000 4096>;
+		lpsc = <49>;
+		pd = <28>;
+	};
+
+	clkxge: clkxge {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "xge";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <50>;
+		pd = <29>;
+	};
+};
diff --git a/arch/arm/boot/dts/k2hk-evm-recovery.dts b/arch/arm/boot/dts/k2hk-evm-recovery.dts
new file mode 100644
index 0000000..c845f27
--- /dev/null
+++ b/arch/arm/boot/dts/k2hk-evm-recovery.dts
@@ -0,0 +1,1327 @@
+/*
+ * Keystone II Hawking EVM device tree file
+ *
+ * Copyright (c) 2012-13, Texas Instruments Inc
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are
+ * met:
+ *
+ * * Redistributions of source code must retain the above copyright
+ *	notice, this list of conditions and the following disclaimer.
+ * * Redistributions in binary form must reproduce the above copyright
+ *	notice, this list of conditions and the following disclaimer in
+ *	the documentation and/or other materials provided with the
+ *	distribution.
+ * * Neither the name of TI nor the names of its contributors may be
+ *	used to endorse or promote products derived from this software
+ *	without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+ * IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+ * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+ * PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+ * HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
+ * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+ * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+ * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+ * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+ * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+/dts-v1/;
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Texas Instruments Keystone 2 SoC";
+	interrupt-parent = <0x1>;
+	compatible = "ti,k2hk-evm", "ti,keystone";
+
+	chosen {
+		bootargs = "console=ttyS0,115200n8 earlyprintk rootwait=1 rootfstype=ubifs root=ubi0:rootfs-recovery rootflags=sync rw ubi.mtd=2,2048 elfcorehdr=0x97f00000";
+	};
+
+	aliases {
+		serial0 = "/soc/serial@02530c00";
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x8 0x10000000 0x0 0x8000000>;
+	};
+
+	soc {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		compatible = "ti,keystone", "simple-bus";
+		interrupt-parent = <0x1>;
+		ranges = <0x0 0x0 0x0 0xc0000000>;
+
+		rstctrl@23100e8 {
+			compatible = "ti,keystone-reset";
+			reg = <0x23100e8 0x4 0x2620328 0x4>;
+		};
+
+		clocks {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			ranges;
+
+			mainmuxclk@2310108 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,main-pll-mux-clk";
+				clocks = <0x3 0x4>;
+				reg = <0x2310108 0x4>;
+				shift = <0x17>;
+				width = <0x1>;
+				linux,phandle = <0x5>;
+				phandle = <0x5>;
+			};
+
+			chipclk1 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x5>;
+				clock-mult = <0x1>;
+				clock-div = <0x1>;
+				linux,phandle = <0x6>;
+				phandle = <0x6>;
+			};
+
+			chipclk1rstiso {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x5>;
+				clock-mult = <0x1>;
+				clock-div = <0x1>;
+				linux,phandle = <0x8>;
+				phandle = <0x8>;
+			};
+
+			gemtraceclk@2310120 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,pll-divider-clk";
+				clocks = <0x5>;
+				reg = <0x2310120 0x4>;
+				shift = <0x0>;
+				width = <0x8>;
+				linux,phandle = <0x39>;
+				phandle = <0x39>;
+			};
+
+			chipstmxptclk {
+				#clock-cells = <0x0>;
+				compatible = "davinci,pll-divider-clk";
+				clocks = <0x5>;
+				reg = <0x2310164 0x4>;
+				shift = <0x0>;
+				width = <0x8>;
+			};
+
+			chipclk12 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x6>;
+				clock-mult = <0x1>;
+				clock-div = <0x2>;
+				linux,phandle = <0xd>;
+				phandle = <0xd>;
+			};
+
+			chipclk13 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x6>;
+				clock-mult = <0x1>;
+				clock-div = <0x3>;
+				linux,phandle = <0xa>;
+				phandle = <0xa>;
+			};
+
+			paclk13 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x7>;
+				clock-mult = <0x1>;
+				clock-div = <0x3>;
+				linux,phandle = <0xb>;
+				phandle = <0xb>;
+			};
+
+			chipclk14 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x6>;
+				clock-mult = <0x1>;
+				clock-div = <0x4>;
+			};
+
+			chipclk16 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x6>;
+				clock-mult = <0x1>;
+				clock-div = <0x6>;
+				linux,phandle = <0x9>;
+				phandle = <0x9>;
+			};
+
+			chipclk112 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x6>;
+				clock-mult = <0x1>;
+				clock-div = <0xc>;
+			};
+
+			chipclk124 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x6>;
+				clock-mult = <0x1>;
+				clock-div = <0x18>;
+			};
+
+			chipclk1rstiso13 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x8>;
+				clock-mult = <0x1>;
+				clock-div = <0x3>;
+				linux,phandle = <0x15>;
+				phandle = <0x15>;
+			};
+
+			chipclk1rstiso14 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x8>;
+				clock-mult = <0x1>;
+				clock-div = <0x4>;
+			};
+
+			chipclk1rstiso16 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x8>;
+				clock-mult = <0x1>;
+				clock-div = <0x6>;
+			};
+
+			chipclk1rstiso112 {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock-factor";
+				clocks = <0x8>;
+				clock-mult = <0x1>;
+				clock-div = <0xc>;
+				linux,phandle = <0xe>;
+				phandle = <0xe>;
+			};
+
+			clkmodrst0 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x9>;
+				clock-output-names = "modrst0";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+				linux,phandle = <0xf>;
+				phandle = <0xf>;
+			};
+
+			clkaemifspi {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x9>;
+				clock-output-names = "aemif-spi";
+				reg = <0x2350000 0x1000>;
+				status = "enabled";
+				lpsc = <0x3>;
+				linux,phandle = <0x10>;
+				phandle = <0x10>;
+			};
+
+			clkdebugsstrc {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "debugss-trc";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x5>;
+				pd = <0x1>;
+				linux,phandle = <0x38>;
+				phandle = <0x38>;
+			};
+
+			clktetbtrc {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "tetb-trc";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x6>;
+				pd = <0x1>;
+				linux,phandle = <0x3a>;
+				phandle = <0x3a>;
+			};
+
+			clkpa {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xb>;
+				clock-output-names = "pa";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x7>;
+				pd = <0x2>;
+				linux,phandle = <0xc>;
+				phandle = <0xc>;
+			};
+
+			clkcpgmac {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xc>;
+				clock-output-names = "cpgmac";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x8>;
+				pd = <0x2>;
+				linux,phandle = <0x31>;
+				phandle = <0x31>;
+			};
+
+			clksa {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xc>;
+				clock-output-names = "sa";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x9>;
+				pd = <0x2>;
+				linux,phandle = <0x36>;
+				phandle = <0x36>;
+			};
+
+			clkpcie {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xd>;
+				clock-output-names = "pcie";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0xa>;
+				pd = <0x3>;
+				linux,phandle = <0x1b>;
+				phandle = <0x1b>;
+			};
+
+			clksr {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xe>;
+				clock-output-names = "sr";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0xd>;
+				pd = <0x6>;
+				linux,phandle = <0x1e>;
+				phandle = <0x1e>;
+			};
+
+			clkmsmcsram {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x6>;
+				clock-output-names = "msmcsram";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0xe>;
+				pd = <0x7>;
+			};
+
+			clkgem0 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x6>;
+				clock-output-names = "gem0";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0xf>;
+				pd = <0x8>;
+				linux,phandle = <0x22>;
+				phandle = <0x22>;
+			};
+
+			clkddr30 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xd>;
+				clock-output-names = "ddr3-0";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x17>;
+				pd = <0x10>;
+			};
+
+			clkwdtimer0 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xf>;
+				clock-output-names = "timer0";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+				linux,phandle = <0x1c>;
+				phandle = <0x1c>;
+			};
+
+			clkwdtimer1 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xf>;
+				clock-output-names = "timer1";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+			};
+
+			clkwdtimer2 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xf>;
+				clock-output-names = "timer2";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+			};
+
+			clkwdtimer3 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xf>;
+				clock-output-names = "timer3";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+			};
+
+			clktimer15 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xf>;
+				clock-output-names = "timer15";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+				linux,phandle = <0x1d>;
+				phandle = <0x1d>;
+			};
+
+			clkuart0 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xf>;
+				clock-output-names = "uart0";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+				linux,phandle = <0x16>;
+				phandle = <0x16>;
+			};
+
+			clkuart1 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xf>;
+				clock-output-names = "uart1";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+			};
+
+			clkaemif {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x10>;
+				clock-output-names = "aemif";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+				linux,phandle = <0x17>;
+				phandle = <0x17>;
+			};
+
+			clkusim {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xf>;
+				clock-output-names = "usim";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+			};
+
+			clki2c {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xf>;
+				clock-output-names = "i2c";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+				linux,phandle = <0x19>;
+				phandle = <0x19>;
+			};
+
+			clkspi {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x10>;
+				clock-output-names = "spi";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+				linux,phandle = <0x18>;
+				phandle = <0x18>;
+			};
+
+			clkgpio {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xf>;
+				clock-output-names = "gpio";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+				linux,phandle = <0x1a>;
+				phandle = <0x1a>;
+			};
+
+			clkkeymgr {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xf>;
+				clock-output-names = "keymgr";
+				status = "enabled";
+				reg = <0x2350000 0x1000>;
+			};
+
+			mainpllclk@2310110 {
+				#clock-cells = <0x0>;
+				compatible = "keystone,main-pll-clk";
+				clocks = <0x4>;
+				reg = <0x2310110 0x4 0x2620350 0x4>;
+				pll_has_pllctrl;
+				pllm_lower_mask = <0x3f>;
+				pllm_upper_mask = <0x7f000>;
+				pllm_upper_shift = <0x6>;
+				plld_mask = <0x3f>;
+				fixed_postdiv = <0x2>;
+				linux,phandle = <0x3>;
+				phandle = <0x3>;
+			};
+
+			armpllclk@2620370 {
+				#clock-cells = <0x0>;
+				compatible = "keystone,pll-clk";
+				clocks = <0x11>;
+				clock-output-names = "arm-pll-clk";
+				reg = <0x2620370 0x4>;
+				pllm_upper_mask = <0x7ffc0>;
+				pllm_upper_shift = <0x6>;
+				plld_mask = <0x3f>;
+				linux,phandle = <0x37>;
+				phandle = <0x37>;
+			};
+
+			ddr3a_clk@2620360 {
+				#clock-cells = <0x0>;
+				compatible = "keystone,pll-clk";
+				clocks = <0x12>;
+				clock-output-names = "ddr3a-pll-clk";
+				reg = <0x2620360 0x4>;
+				pllm_upper_mask = <0x7ffc0>;
+				pllm_upper_shift = <0x6>;
+				plld_mask = <0x3f>;
+			};
+
+			ddr3b_clk@2620368 {
+				#clock-cells = <0x0>;
+				compatible = "keystone,pll-clk";
+				clocks = <0x13>;
+				clock-output-names = "ddr3b-pll-clk";
+				reg = <0x2620368 0x4>;
+				pllm_upper_mask = <0x7ffc0>;
+				pllm_upper_shift = <0x6>;
+				plld_mask = <0x3f>;
+			};
+
+			papllclk@2620358 {
+				#clock-cells = <0x0>;
+				compatible = "keystone,pll-clk";
+				clocks = <0x14>;
+				reg = <0x2620358 0x4>;
+				pllm_upper_mask = <0x7ffc0>;
+				pllm_upper_shift = <0x6>;
+				plld_mask = <0x3f>;
+				linux,phandle = <0x7>;
+				phandle = <0x7>;
+			};
+
+			clkusb {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x9>;
+				clock-output-names = "usb";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x2>;
+				linux,phandle = <0x1f>;
+				phandle = <0x1f>;
+			};
+
+			clksrio {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x15>;
+				clock-output-names = "srio";
+				base-flags = "ignore-unused";
+				status = "disabled";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0xb>;
+				pd = <0x4>;
+			};
+
+			clkhyperlink0 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xd>;
+				clock-output-names = "hyperlink-0";
+				base-flags = "ignore-unused";
+				status = "disabled";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0xc>;
+				pd = <0x5>;
+			};
+
+			clkgem1 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x6>;
+				clock-output-names = "gem1";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x10>;
+				pd = <0x9>;
+				linux,phandle = <0x24>;
+				phandle = <0x24>;
+			};
+
+			clkgem2 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x6>;
+				clock-output-names = "gem2";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x11>;
+				pd = <0xa>;
+				linux,phandle = <0x26>;
+				phandle = <0x26>;
+			};
+
+			clkgem3 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x6>;
+				clock-output-names = "gem3";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x12>;
+				pd = <0xb>;
+				linux,phandle = <0x28>;
+				phandle = <0x28>;
+			};
+
+			clkgem4 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x6>;
+				clock-output-names = "gem4";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x13>;
+				pd = <0xc>;
+				linux,phandle = <0x2a>;
+				phandle = <0x2a>;
+			};
+
+			clkgem5 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x6>;
+				clock-output-names = "gem5";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x14>;
+				pd = <0xd>;
+				linux,phandle = <0x2c>;
+				phandle = <0x2c>;
+			};
+
+			clkgem6 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x6>;
+				clock-output-names = "gem6";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x15>;
+				pd = <0xe>;
+				linux,phandle = <0x2e>;
+				phandle = <0x2e>;
+			};
+
+			clkgem7 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0x6>;
+				clock-output-names = "gem7";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x16>;
+				pd = <0xf>;
+				linux,phandle = <0x30>;
+				phandle = <0x30>;
+			};
+
+			clkddr31 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "ddr3-1";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x18>;
+				pd = <0x10>;
+			};
+
+			clktac {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "tac";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x19>;
+				pd = <0x11>;
+			};
+
+			clktac01 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "rac-01";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x1a>;
+				pd = <0x11>;
+			};
+
+			clktac23 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "rac-23";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x1b>;
+				pd = <0x12>;
+			};
+
+			clkfftc0 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "fftc-0";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x1c>;
+				pd = <0x13>;
+			};
+
+			clkfftc1 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "fftc-1";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x1d>;
+				pd = <0x13>;
+			};
+
+			clkfftc2 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "fftc-2";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x1e>;
+				pd = <0x14>;
+			};
+
+			clkfftc3 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "fftc-3";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x1f>;
+				pd = <0x14>;
+			};
+
+			clkfftc4 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "fftc-4";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x20>;
+				pd = <0x14>;
+			};
+
+			clkfftc5 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "fftc-5";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x21>;
+				pd = <0x14>;
+			};
+
+			clkaif {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "aif";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x22>;
+				pd = <0x15>;
+			};
+
+			clktcp3d0 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "tcp3d-0";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x23>;
+				pd = <0x16>;
+			};
+
+			clktcp3d1 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "tcp3d-1";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x24>;
+				pd = <0x16>;
+			};
+
+			clktcp3d2 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "tcp3d-2";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x25>;
+				pd = <0x17>;
+			};
+
+			clktcp3d3 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "tcp3d-3";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x26>;
+				pd = <0x17>;
+			};
+
+			clkvcp0 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "vcp-0";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x27>;
+				pd = <0x18>;
+			};
+
+			clkvcp1 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "vcp-1";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x28>;
+				pd = <0x18>;
+			};
+
+			clkvcp2 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "vcp-2";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x29>;
+				pd = <0x18>;
+			};
+
+			clkvcp3 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "vcp-3";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x2a>;
+				pd = <0x18>;
+			};
+
+			clkvcp4 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "vcp-4";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x2b>;
+				pd = <0x19>;
+			};
+
+			clkvcp5 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "vcp-5";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x2c>;
+				pd = <0x19>;
+			};
+
+			clkvcp6 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "vcp-6";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x2d>;
+				pd = <0x19>;
+			};
+
+			clkvcp7 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "vcp-7";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x2e>;
+				pd = <0x19>;
+			};
+
+			clkbcp {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "bcp";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x2f>;
+				pd = <0x1a>;
+			};
+
+			clkdxb {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "dxb";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x30>;
+				pd = <0x1b>;
+			};
+
+			clkhyperlink1 {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xd>;
+				clock-output-names = "hyperlink-1";
+				base-flags = "ignore-unused";
+				status = "disabled";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x31>;
+				pd = <0x1c>;
+			};
+
+			clkxge {
+				#clock-cells = <0x0>;
+				compatible = "davinci,psc-clk";
+				clocks = <0xa>;
+				clock-output-names = "xge";
+				base-flags = "ignore-unused";
+				reg = <0x2350000 0x1000>;
+				lpsc = <0x32>;
+				pd = <0x1d>;
+				linux,phandle = <0x33>;
+				phandle = <0x33>;
+			};
+
+			refclkmain {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock";
+				clock-frequency = <0x7530000>;
+				clock-output-names = "refclk-main";
+				linux,phandle = <0x4>;
+				phandle = <0x4>;
+			};
+
+			refclkarm {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock";
+				clock-frequency = <0x7735940>;
+				clock-output-names = "refclk-arm";
+				linux,phandle = <0x11>;
+				phandle = <0x11>;
+			};
+
+			refclkpass {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock";
+				clock-frequency = <0x7530000>;
+				clock-output-names = "refclk-pass";
+				linux,phandle = <0x14>;
+				phandle = <0x14>;
+			};
+
+			refclkddr3a {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock";
+				clock-frequency = <0x5f5e100>;
+				clock-output-names = "refclk-ddr3a";
+				linux,phandle = <0x12>;
+				phandle = <0x12>;
+			};
+
+			refclkddr3b {
+				#clock-cells = <0x0>;
+				compatible = "fixed-clock";
+				clock-frequency = <0x5f5e100>;
+				clock-output-names = "refclk-ddr3b";
+				linux,phandle = <0x13>;
+				phandle = <0x13>;
+			};
+		};
+
+		interrupt-controller@02560000 {
+			compatible = "arm,cortex-a15-gic";
+			#interrupt-cells = <0x3>;
+			#size-cells = <0x0>;
+			#address-cells = <0x1>;
+			interrupt-controller;
+			reg = <0x2561000 0x1000 0x2562000 0x2000>;
+			linux,phandle = <0x1>;
+			phandle = <0x1>;
+		};
+
+		ipcirq0@26202bc {
+			compatible = "ti,keystone-ipc-irq";
+			reg = <0x26202a0 0x4 0x2620260 0x4>;
+			interrupts = <0x0 0x4 0x101>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+			linux,phandle = <0x20>;
+			phandle = <0x20>;
+		};
+
+		timer {
+			compatible = "arm,armv7-timer";
+			interrupts = <0x1 0xd 0xf08 0x1 0xe 0xf08>;
+		};
+
+		serial@02530c00 {
+			compatible = "ns16550a";
+			current-speed = <0x1c200>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			reg = <0x2530c00 0x100>;
+			clocks = <0x16>;
+			interrupts = <0x0 0x115 0xf01>;
+		};
+
+		serial@02531000 {
+			compatible = "ns16550a";
+			current-speed = <0x1c200>;
+			reg-shift = <0x2>;
+			reg-io-width = <0x4>;
+			reg = <0x2531000 0x100>;
+			clocks = <0x16>;
+			interrupts = <0x0 0x118 0xf01>;
+		};
+
+		aemif@30000000 {
+			compatible = "ti,davinci-aemif";
+			#address-cells = <0x2>;
+			#size-cells = <0x1>;
+			reg = <0x21000a00 0x100>;
+			ranges = <0x2 0x0 0x30000000 0x8000000 0x3 0x0 0x34000000 0x4000000 0x4 0x0 0x38000000 0x4000000 0x5 0x0 0x3c000000 0x4000000 0x6 0x0 0x21000a00 0x100>;
+			clocks = <0x17>;
+			clock-names = "aemif";
+
+			cs2@30000000 {
+				compatible = "ti,davinci-cs";
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				ti,davinci-cs-ta = <0xc>;
+				ti,davinci-cs-rhold = <0x6>;
+				ti,davinci-cs-rstrobe = <0x17>;
+				ti,davinci-cs-rsetup = <0x9>;
+				ti,davinci-cs-whold = <0x8>;
+				ti,davinci-cs-wstrobe = <0x17>;
+				ti,davinci-cs-wsetup = <0x8>;
+			};
+
+			nand@2,0 {
+				compatible = "ti,davinci-nand";
+				reg = <0x2 0x0 0x8000000 0x6 0x0 0x100>;
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				ti,davinci-chipselect = <0x0>;
+				ti,davinci-mask-ale = <0x2000>;
+				ti,davinci-mask-cle = <0x4000>;
+				ti,davinci-mask-chipsel = <0x0>;
+				ti,davinci-ecc-mode = "hw";
+				ti,davinci-ecc-bits = <0x4>;
+				ti,davinci-nand-use-bbt;
+				ti,davinci-no-subpage-write;
+				clocks = <0x17>;
+				clock-names = "aemif";
+
+				partition@0 {
+					label = "u-boot";
+					reg = <0x0 0x100000>;
+					read-only;
+				};
+
+				partition@100000 {
+					label = "params";
+					reg = <0x100000 0x80000>;
+					read-only;
+				};
+
+				partition@180000 {
+					label = "ubifs";
+					reg = <0x180000 0x1fe80000>;
+				};
+			};
+		};
+
+		spi@21000400 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "ti,davinci-spi-v1";
+			reg = <0x21000400 0x200>;
+			ti,davinci-spi-num-cs = <0x4>;
+			ti,davinci-spi-intr-line = <0x0>;
+			interrupts = <0x0 0x124 0xf01>;
+			clocks = <0x18>;
+
+			n25q128@0 {
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				compatible = "st,n25q128", "st,m25p";
+				spi-max-frequency = <0x1c9c380>;
+				reg = <0x0>;
+
+				partition@0 {
+					label = "u-boot-spl";
+					reg = <0x0 0x80000>;
+					read-only;
+				};
+
+				partition@1 {
+					label = "test";
+					reg = <0x80000 0xf80000>;
+				};
+			};
+
+			spi@1 {
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				compatible = "rohm,dh2228fv";
+				spi-max-frequency = <0x1c9c380>;
+				reg = <0x3>;
+			};
+		};
+
+		spi@21000600 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "ti,davinci-spi-v1";
+			reg = <0x21000600 0x200>;
+			ti,davinci-spi-num-cs = <0x4>;
+			ti,davinci-spi-intr-line = <0x0>;
+			interrupts = <0x0 0x128 0xf01>;
+			clocks = <0x18>;
+		};
+
+		spi@21000800 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "ti,davinci-spi-v1";
+			reg = <0x21000800 0x200>;
+			ti,davinci-spi-num-cs = <0x4>;
+			ti,davinci-spi-intr-line = <0x0>;
+			interrupts = <0x0 0x12c 0xf01>;
+			clocks = <0x18>;
+		};
+
+		i2c0@2530000 {
+			compatible = "ti,davinci-i2c";
+			reg = <0x2530000 0x400>;
+			clock-frequency = <0x186a0>;
+			clocks = <0x19>;
+			interrupts = <0x0 0x11b 0xf01>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+
+			dtt@50 {
+				compatible = "at,24c1024";
+				reg = <0x50>;
+			};
+		};
+
+		i2c1@2530400 {
+			compatible = "ti,davinci-i2c";
+			reg = <0x2530400 0x400>;
+			clock-frequency = <0x186a0>;
+			clocks = <0x19>;
+			interrupts = <0x0 0x11e 0xf01>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+		};
+
+		i2c2@2530800 {
+			compatible = "ti,davinci-i2c";
+			reg = <0x2530800 0x400>;
+			clock-frequency = <0x186a0>;
+			clocks = <0x19>;
+			interrupts = <0x0 0x121 0xf01>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+
+			pca@20 {
+				compatible = "nxp,pca9555";
+				status = "disabled";
+				reg = <0x20>;
+			};
+		};
+
+		mpax {
+			compatible = "ti,uio-module-drv";
+			mem = <0xbc00000 0xa00>;
+			label = "mpax";
+		};
+
+		edma3 {
+			compatible = "ti,uio-module-drv";
+			mem = <0x2700000 0xc0000>;
+			label = "edma3";
+		};
+
+		secmgr {
+			compatible = "ti,uio-module-drv";
+			mem = <0x2500100 0x4>;
+			label = "secmgr";
+		};
+
+		wdt@22f0080 {
+			compatible = "ti,davinci-wdt";
+			reg = <0x22f0080 0x80>;
+			clocks = <0x1c>;
+			clock-names = "watchdog";
+		};
+
+		timer@22f0000 {
+			compatible = "ti,keystone-timer";
+			reg = <0x22f0000 0x80>;
+			interrupts = <0x0 0x6e 0xf01>;
+			clocks = <0x1d>;
+		};
+
+		srss@2330000 {
+			compatible = "ti,keystone-srss";
+			reg = <0x2330000 0x800>;
+			clocks = <0x1e>;
+			clock-names = "srssclock";
+		};
+
+		sysctrl {
+			compatible = "ti,keystone-sys";
+			reg = <0x21010000 0x200>;
+			interrupts = <0x0 0x18 0xf01 0x0 0x1c0 0xf01>;
+		};
+
+		ssusb3_phy {
+			compatible = "usb-nop-xceiv";
+		};
+
+		dwc@2680000 {
+			compatible = "ti,keystone-dwc3";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			reg = <0x2690000 0x70000 0x2680000 0x10000 0x2620738 0x20>;
+			interrupts = <0x0 0x189 0xf01>;
+			clocks = <0x1f>;
+			clock-names = "usb";
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+		};
+
+		debugss {
+			compatible = "ti,keystone-debugss";
+			clocks = <0x3 0x37 0x38 0x39 0x3a>;
+			clock-names = "mainpllclock", "armpllclock", "debugssclock", "gemtraceclock", "tetbclock";
+		};
+
+		pmu {
+			compatible = "arm,cortex-a15-pmu";
+			interrupts = <0x0 0x14 0xf01 0x0 0x15 0xf01 0x0 0x16 0xf01 0x0 0x17 0xf01>;
+		};
+	};
+
+	cpus {
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		interrupt-parent = <0x1>;
+
+		cpu@0 {
+			compatible = "arm,cortex-a15";
+			device_type = "cpu";
+			reg = <0x0>;
+			clocks = <0x37>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/k2hk-evm.dts b/arch/arm/boot/dts/k2hk-evm.dts
index eaefdfe..cd60810 100644
--- a/arch/arm/boot/dts/k2hk-evm.dts
+++ b/arch/arm/boot/dts/k2hk-evm.dts
@@ -1,40 +1,80 @@
 /*
- * Copyright 2013 Texas Instruments, Inc.
+ * Keystone 2 Hawking/Kepler EVM device tree file
  *
- * Keystone 2 Kepler/Hawking EVM device tree
+ * Copyright (c) 2012-14, Texas Instruments Inc
+ * All rights reserved.
  *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are
+ * met:
+ *
+ * * Redistributions of source code must retain the above copyright
+ *	notice, this list of conditions and the following disclaimer.
+ * * Redistributions in binary form must reproduce the above copyright
+ *	notice, this list of conditions and the following disclaimer in
+ *	the documentation and/or other materials provided with the
+ *	distribution.
+ * * Neither the name of TI nor the names of its contributors may be
+ *	used to endorse or promote products derived from this software
+ *	without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+ * IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+ * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+ * PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+ * HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
+ * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+ * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+ * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+ * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+ * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  */
+
 /dts-v1/;
 
-#include "keystone.dtsi"
+/include/ "keystone.dtsi"
+/include/ "k2hk.dtsi"
 
 / {
-	compatible =  "ti,keystone-evm";
+	compatible = "ti,k2hk-evm", "ti,keystone";
+
+	aliases {
+		ethernet1 = &interface1;
+		mdio-gpio0 = <&mdiox0>;
+	};
+
+	qostree: qos-tree {
+		output-queue = <645>;		/* allowed only on root node */
+	};
+
+	qostree2: qos-tree-2 {
+		output-queue = <645>;		/* allowed only on root node */
+	};
+
+	/include/ "keystone-qostree.dtsi"
 
 	soc {
-		clock {
-			refclksys: refclksys {
+		clocks {
+			refclkmain: refclkmain {
 				#clock-cells = <0>;
 				compatible = "fixed-clock";
 				clock-frequency = <122880000>;
-				clock-output-names = "refclk-sys";
+				clock-output-names = "refclk-main";
 			};
 
-			refclkpass: refclkpass {
+			refclkarm: refclkarm {
 				#clock-cells = <0>;
 				compatible = "fixed-clock";
-				clock-frequency = <122880000>;
-				clock-output-names = "refclk-pass";
+				clock-frequency = <125000000>;
+				clock-output-names = "refclk-arm";
 			};
 
-			refclkarm: refclkarm {
+			refclkpass: refclkpass {
 				#clock-cells = <0>;
 				compatible = "fixed-clock";
-				clock-frequency = <125000000>;
-				clock-output-names = "refclk-arm";
+				clock-frequency = <122880000>;
+				clock-output-names = "refclk-pass";
 			};
 
 			refclkddr3a: refclkddr3a {
@@ -50,14 +90,139 @@
 				clock-frequency = <100000000>;
 				clock-output-names = "refclk-ddr3b";
 			};
+
 		};
-	};
-};
 
-&usb_phy {
-	status = "okay";
-};
+		aemif@30000000 {
+			nand_cs:cs2@30000000 {
+				compatible = "ti,davinci-cs";
+				#address-cells = <1>;
+				#size-cells = <1>;
+				/* all timings in nanoseconds */
+				ti,davinci-cs-ta = <12>;
+				ti,davinci-cs-rhold = <6>;
+				ti,davinci-cs-rstrobe = <23>;
+				ti,davinci-cs-rsetup = <9>;
+				ti,davinci-cs-whold = <8>;
+				ti,davinci-cs-wstrobe = <23>;
+				ti,davinci-cs-wsetup = <8>;
+			};
+
+			nand@2,0 {
+				compatible = "ti,davinci-nand";
+				reg = <2 0x0 0x8000000
+					6 0x0 0x100>;
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ti,davinci-chipselect = <0>;
+				ti,davinci-mask-ale = <0x2000>;
+				ti,davinci-mask-cle = <0x4000>;
+				ti,davinci-mask-chipsel = <0>;
+				ti,davinci-ecc-mode = "hw";
+				ti,davinci-ecc-bits = <4>;
+				ti,davinci-nand-use-bbt;
+				ti,davinci-no-subpage-write;
+				clocks = <&clkaemif>;
+				clock-names = "aemif";
+
+				partition@0 {
+					label = "u-boot";
+					reg = <0x0 0x100000>;
+					read-only;
+				};
+
+				partition@100000 {
+					label = "params";
+					reg = <0x100000 0x80000>;
+					read-only;
+				};
+
+				partition@180000 {
+					label = "ubifs";
+					reg = <0x180000 0x1fe80000>;
+				};
+			};
+		};
 
-&usb {
-	status = "okay";
+		hwqueue0: hwqueue@2a40000 {
+			queues {
+				qos-inputs-1 {
+					values			= <8000 192>;
+					pdsp-id			= <3>;
+					ticks-per-sec		= <10000>;
+					qos-cfg			= <4 50 1 1 0xf00 0 0>;
+					sched-port-configs	= <0 20 0x1c8>;
+					drop-out-profiles	= <0 36 0xc>;
+					drop-cfg-profiles	= <0 8 0x14>;
+					drop-queue-configs	= <0 80 0x4>;
+					drop-policies           = <&droppolicies>;
+					qos-tree                = <&qostree>;
+					statistics-profiles	= <0 48>;
+					reserved;
+				};
+				qos-inputs-2 {
+					values			= <6400 192>;
+					pdsp-id			= <7>;
+					ticks-per-sec		= <10000>;
+					qos-cfg			= <4 50 1 1 0xf00 0 0>;
+					sched-port-configs	= <0 20 0x1c8>;
+					drop-out-profiles	= <0 36 0xc>;
+					drop-cfg-profiles	= <0 8 0x14>;
+					drop-queue-configs	= <0 80 0x4>;
+					drop-policies           = <&droppolicies>;
+					qos-tree                = <&qostree2>;
+					statistics-profiles	= <0 48>;
+					reserved;
+				};
+			};
+		};
+
+		uio_hyperlink0: hyperlink0 {
+			compatible = "ti,uio-module-drv";
+			mem  = <0x21400000 0x00000100
+				0x40000000 0x10000000
+				0x0231a000 0x00002000>;
+			clocks = <&clkhyperlink0>;
+			interrupts	= <0 387 0x101>;
+			label = "hyperlink0";
+			cfg-params
+			{
+				ti,serdes_refclk_khz = <312500>;
+				ti,serdes_maxserrate_khz = <6250000>;
+				ti,serdes_lanerate = "half";
+				ti,serdes_c1 = <4>;
+				ti,serdes_c2 = <0>;
+				ti,serdes_cm = <3>;
+			};
+		};
+
+		uio_hyperlink1: hyperlink1 {
+			compatible = "ti,uio-module-drv";
+			mem  = <0x21400100 0x00000100
+				0x28000000 0x08000000
+				0x0231c000 0x00002000>;
+			clocks = <&clkhyperlink1>;
+			interrupts	= <0 388 0x101>;
+			label = "hyperlink1";
+			cfg-params
+			{
+				ti,serdes_refclk_khz = <312500>;
+				ti,serdes_maxserrate_khz = <6250000>;
+				ti,serdes_lanerate = "half";
+				ti,serdes_c1 = <4>;
+				ti,serdes_c2 = <0>;
+				ti,serdes_cm = <3>;
+			};
+		};
+
+		uio_srio: srio {
+			compatible = "ti,uio-module-drv";
+			mem  = <0x0232C000 0x00002000
+				0x02900000 0x00040000
+				0x0232C000 0x00002000>;
+			clocks=<&clksrio>;
+			interrupts = <0 154 0xf01>;
+			label = "srio";
+		};
+	};
 };
diff --git a/arch/arm/boot/dts/k2hk-net.dtsi b/arch/arm/boot/dts/k2hk-net.dtsi
new file mode 100644
index 0000000..4d191a3
--- /dev/null
+++ b/arch/arm/boot/dts/k2hk-net.dtsi
@@ -0,0 +1,337 @@
+/*
+ * Copyright 2014 Texas Instruments, Inc.
+ *
+ * Keystone Hawking/Kepler SoC specific network driver device bindings
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+netcp {
+	reg = <0x2090000 0xf00
+		0x2620110 0x8>;
+	compatible = "ti,keystone-netcp";
+
+	clocks = <&paclk13>, <&clkcpgmac>, <&chipclk12>;
+	clock-names = "clk_pa", "clk_cpgmac", "cpsw_cpts_rft_clk";
+	dma-coherent;
+	streaming-regs = <0x02000604 0x4>;
+
+	interfaces {
+		interface0: interface-0 {
+			rx-channel = "netrx0";
+			rx-queue-depth = <128 128 0 0>;
+			rx-buffer-size = <1536 4096 0 0>;
+			efuse-mac = <1>;
+			/* local-mac-address = [02 18 31 7e 3e 6e]; */
+		};
+		interface1: interface-1 {
+			rx-channel = "netrx1";
+			rx-queue-depth = <128 128 0 0>;
+			rx-buffer-size = <1536 4096 0 0>;
+			efuse-mac = <0>;
+			local-mac-address = [02 18 31 7e 3e 6f];
+		};
+		interface2: interface-2 {
+			rx-channel = "netrx2";
+			rx-queue-depth = <128 128 0 0>;
+			rx-buffer-size = <1536 4096 0 0>;
+			efuse-mac = <0>;
+			/*local-mac-address = [02 18 31 7e 3e 7e]; */
+		};
+		interface3: interface-3 {
+			rx-channel = "netrx3";
+			rx-queue-depth = <128 128 0 0>;
+			rx-buffer-size = <1536 4096 0 0>;
+			efuse-mac = <0>;
+			/*local-mac-address = [02 18 31 7e 3e 7f]; */
+		};
+	};
+
+	cpsw: cpsw@2090000 {
+		label = "keystone-cpsw";
+		serdes_reg = <0x0232a000 0x2000>;
+		serdes_at_probe = <1>;
+
+		intf_tx_queues = <7>;
+
+		sgmii_module_ofs  = <0x100>;
+		sgmii_module34_ofs  = <0x400>;
+		switch_module_ofs = <0x800>;
+		host_port_reg_ofs = <0x834>;
+		slave_reg_ofs	  = <0x860>;
+		sliver_reg_ofs	  = <0x900>;
+				slave23_reg_ofs	  = <0xa00>;
+		hw_stats_reg_ofs  = <0xb00>;
+		cpts_reg_ofs	  = <0xd00>;
+		ale_reg_ofs	  = <0xe00>;
+
+		num_slaves  = <4>;
+		ale_ageout  = <30>;
+		ale_entries = <1024>;
+		ale_ports   = <5>;
+
+		cpts_rftclk_sel = <0>;
+		/*cpts_rftclk_freq = <399360000>;*/
+		cpts_ts_comp_length = <3>;
+		cpts_ts_comp_polarity = <1>;  /* 1 - assert high */
+		/* cpts_clock_mult = <5000>; */
+		/* cpts_clock_shift = <10>; */
+		/* cpts_clock_div = <3>; */
+		/* force_no_hwtstamp; */
+
+		multi-interface;
+		num-interfaces = <4>;
+		slaves-per-interface = <1>;
+
+		interfaces {
+			interface-0 {
+				slave_port = <0>;
+				tx-channel = "nettx0";
+				tx_queue_depth = <32>;
+			};
+			interface-1 {
+				slave_port = <1>;
+				tx-channel = "nettx1";
+				tx_queue_depth = <32>;
+			};
+			interface-2 {
+				slave_port = <2>;
+				tx-channel = "nettx2";
+				tx_queue_depth = <32>;
+			};
+			interface-3 {
+				slave_port = <3>;
+				tx-channel = "nettx3";
+				tx_queue_depth = <32>;
+			};
+		};
+
+		slaves {
+			slave0 {
+				label		= "slave0";
+				link-interface	= <4>;
+			};
+			slave1 {
+				label		= "slave1";
+				link-interface	= <4>;
+			};
+			slave2 {
+				label		= "slave2";
+				link-interface	= <2>;
+			};
+			slave3 {
+				label		= "slave3";
+				link-interface	= <2>;
+			};
+		};
+	};
+
+	pa: pa@2000000 {
+		label = "keystone-pa";
+		checksum-offload	= <1>; /* 1 - HW offload */
+		txhook-order		= <10>;
+		txhook-softcsum		= <40>;
+		rxhook-order		= <10>;
+
+		tx_cmd_queue_depth	= <64>;
+		tx_data_queue_depth	= <1024>;
+		rx_pool_depth		= <64>;
+		rx_buffer_size		= <128>;
+		lut-ranges		= <0 43 56 63>;
+		/* Static reservation in LUT-1 (outer IP)
+		 * used by driver to add IP rules for Rx checksum offload.
+		 */
+		ip-lut-ranges		= <61 63>;
+		rx-route		= <8704 22>; /* base queue, base flow */
+		/* mark_mcast_match	= <0x12345a00 0xffffff00>; */
+		/* force_no_hwtstamp; */
+		firmware		=
+				"keystone/pa_pdsp0_classify1.fw",	/* 0 */
+				"keystone/pa_pdsp1_classify1.fw",	/* 1 */
+				"keystone/pa_pdsp2_classify1.fw",	/* 2 */
+				"keystone/pa_pdsp3_classify2.fw",	/* 3 */
+				"keystone/pa_pdsp45_pam.fw",		/* 4 */
+				"keystone/pa_pdsp45_pam.fw";		/* 5 */
+	};
+
+	sa: sa@20c0000 {
+		label = "keystone-sa";
+		multi-interface;
+		interface-0;
+		interface-1;
+		tx_queue_depth = <1024>;
+	};
+
+	qos: qos@0 {
+		label = "keystone-qos";
+		multi-interface;
+
+		interface-0 {
+			chan-0 {
+				tx-channel = "qos-bypass-0";
+				tx_queue_depth = <1024>;
+			};
+			chan-1 {
+				tx-channel = "qos0";
+				tx_queue_depth = <64>;
+			};
+			chan-2 {
+				tx-channel = "qos1";
+				tx_queue_depth = <64>;
+			};
+			chan-3 {
+				tx-channel = "qos2";
+				tx_queue_depth = <64>;
+			};
+			chan-4 {
+				tx-channel = "qos3";
+				tx_queue_depth = <64>;
+			};
+			chan-5 {
+				tx-channel = "qos4";
+				tx_queue_depth = <64>;
+			};
+			chan-6 {
+				tx-channel = "qos5";
+				tx_queue_depth = <64>;
+			};
+		};
+		interface-1 {
+			chan-0 {
+				tx-channel = "qos-bypass-1";
+				tx_queue_depth = <1024>;
+			};
+			chan-1 {
+				tx-channel = "qos6";
+				tx_queue_depth = <64>;
+			};
+			chan-2 {
+				tx-channel = "qos7";
+				tx_queue_depth = <64>;
+			};
+			chan-3 {
+				tx-channel = "qos8";
+				tx_queue_depth = <64>;
+			};
+			chan-4 {
+				tx-channel = "qos9";
+				tx_queue_depth = <64>;
+			};
+			chan-5 {
+				tx-channel = "qos10";
+				tx_queue_depth = <64>;
+			};
+			chan-6 {
+				tx-channel = "qos11";
+				tx_queue_depth = <64>;
+			};
+		};
+	};
+};
+
+mdiox0: mdiox {
+	compatible = "virtual,mdio-gpio";
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "disabled";
+	gpios = <&gpio0 2 0x2		/* mdc */
+		 &gpio0 0 0x2>;		/* mdio */
+
+	phyx0: phyx@0 {
+		compatible = "Marvell,88x2242", "ethernet-phy-ieee802.3-c45";
+		reg = <0>;
+	};
+	phyx1: phyx@1 {
+		compatible = "Marvell,88x2242", "ethernet-phy-ieee802.3-c45";
+		reg = <1>;
+	};
+};
+
+netcpx: netcp@2f00000 {
+	#address-cells = <1>;
+	#size-cells = <1>;
+	reg = <0x2f00000 0xa0600>;
+	compatible = "ti,keystone-netcp";
+	dma-coherent;
+	status = "disabled";
+
+	clocks = <&clkxge>;
+	clock-names = "clk_xge";
+
+	interfaces {
+		interface-0 {
+			rx-channel = "xgerx0";
+			rx-queue-depth = <128 128 0 0>;
+			rx-buffer-size = <1500 4096 0 0>;
+			local-mac-address = [02 18 31 7e 3e 5e]; /* FIXME */
+		};
+		interface-1 {
+			rx-channel = "xgerx1";
+			rx-queue-depth = <128 128 0 0>;
+			rx-buffer-size = <1500 4096 0 0>;
+			local-mac-address = [02 18 31 7e 3e 5f]; /* FIXME */
+		};
+	};
+
+	cpswx: cpswx@2f00000 {
+		reg = <0x2f00000 0xa0600>;
+		label = "keystone-cpswx";
+		serdes_at_probe = <1>;
+
+		intf_tx_queues = <1>;
+
+		sgmii_module_ofs  = <0x100>;
+		pcsr_module_ofs   = <0x600>;
+		switch_module_ofs = <0x1000>;
+		host_port_reg_ofs = <0x1034>;
+		slave_reg_ofs	  = <0x1064>;
+		sliver_reg_ofs	  = <0x1400>;
+		hw_stats_reg_ofs  = <0x1800>;
+		ale_reg_ofs	  = <0x1700>;
+
+		host_port  = <0>;
+		num_slaves  = <2>;
+		ale_ageout  = <30>;
+		ale_entries = <1024>;
+		ale_ports   = <3>;
+
+		multi-interface;
+		num-interfaces = <2>;
+		slaves-per-interface = <1>;
+
+		interfaces {
+			interface-0 {
+				slave_port = <0>;
+				tx-channel = "xgetx0";
+				tx_queue_depth = <128>;
+			};
+			interface-1 {
+				slave_port = <1>;
+				tx-channel = "xgetx1";
+				tx_queue_depth = <128>;
+			};
+		};
+
+		slaves {
+			slave0 {
+				label		= "slave0";
+				link-interface	= <10>;	/* XGMII_LINK_MAC_PHY */
+				phy-handle	= <&phyx0>;
+			};
+			slave1 {
+				label		= "slave1";
+				link-interface	= <10>;	/* SGMII_LINK_MAC_PHY */
+				phy-handle	= <&phyx1>;
+			};
+		};
+
+		serdes {
+			/* ref_clock = <0> */ /* 0 - 156.25MHz */
+			/* link_rate = <0> */ /* 0 - 10.3125GHz */
+			tx_ctrl_override = <2 0 2 12 4>; /* c1 c2 cm tx_att tx_vreg */
+			equalizer_flags = <1 1 1>; /* vreg cdfe offset */
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/k2hk.dtsi b/arch/arm/boot/dts/k2hk.dtsi
new file mode 100644
index 0000000..83a631c
--- /dev/null
+++ b/arch/arm/boot/dts/k2hk.dtsi
@@ -0,0 +1,1133 @@
+/*
+ * Copyright 2014 Texas Instruments, Inc.
+ *
+ * Keystone Hawking/Kepler SoC specific device tree bindings
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/ {
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		interrupt-parent = <&gic>;
+
+		cpu@0 {
+			compatible = "arm,cortex-a15";
+			device_type = "cpu";
+			reg = <0x0>;
+			clocks = <&armpllclk>;
+		};
+
+		cpu@1 {
+			compatible = "arm,cortex-a15";
+			device_type = "cpu";
+			reg = <0x1>;
+			clocks = <&armpllclk>;
+		};
+
+		cpu@2 {
+			compatible = "arm,cortex-a15";
+			device_type = "cpu";
+			reg = <0x2>;
+			clocks = <&armpllclk>;
+		};
+
+		cpu@3 {
+			compatible = "arm,cortex-a15";
+			device_type = "cpu";
+			reg = <0x3>;
+			clocks = <&armpllclk>;
+		};
+	};
+
+	soc {
+		/include/ "k2hk-clocks.dtsi"
+
+		ipcgpio1: gpio@2620244 {
+			compatible = "ti,keystone-ipc-gpio";
+			reg = <0x02620244 4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+		};
+
+		ipcgpio2: gpio@2620248 {
+			compatible = "ti,keystone-ipc-gpio";
+			reg = <0x02620248 4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+		};
+
+		ipcgpio3: gpio@262024c {
+			compatible = "ti,keystone-ipc-gpio";
+			reg = <0x0262024c 4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+		};
+
+		ipcgpio4: gpio@2620250 {
+			compatible = "ti,keystone-ipc-gpio";
+			reg = <0x02620250 4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+		};
+
+		ipcgpio5: gpio@2620254 {
+			compatible = "ti,keystone-ipc-gpio";
+			reg = <0x02620254 4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+		};
+
+		ipcgpio6: gpio@2620258 {
+			compatible = "ti,keystone-ipc-gpio";
+			reg = <0x02620258 4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+		};
+
+		ipcgpio7: gpio@262025C {
+			compatible = "ti,keystone-ipc-gpio";
+			reg = <0x0262025C 4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+		};
+
+		dsp0: dsp0 {
+			compatible = "linux,rproc-user";
+			mem = <0x10e00000 0x00008000
+			       0x10f00000 0x00008000
+			       0x10800000 0x00100000>;
+			reg = <0x02620040 4
+			       0x0235083c 4
+			       0x02350a3c 4
+			       0x02620240 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl",
+				"ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <8 0 0 0>;
+			kick-gpio = <&ipcgpio0 27 0>;
+			clocks = <&clkgem0>;
+			label = "dsp0";
+		};
+
+		dsp1: dsp1 {
+			compatible = "linux,rproc-user";
+			mem = <0x11e00000 0x00008000
+			       0x11f00000 0x00008000
+			       0x11800000 0x00100000>;
+			reg = <0x02620044 4
+			       0x02350840 4
+			       0x02350a40 4
+			       0x02620244 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl", "ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <9 0 1 0>;
+			kick-gpio = <&ipcgpio1 27 0>;
+			clocks = <&clkgem1>;
+			label = "dsp1";
+		};
+
+		dsp2: dsp2 {
+			compatible = "linux,rproc-user";
+			mem = <0x12e00000 0x00008000
+			       0x12f00000 0x00008000
+			       0x12800000 0x00100000>;
+			reg = <0x02620048 4
+			       0x02350844 4
+			       0x02350a44 4
+			       0x02620248 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl", "ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <10 0 2 0>;
+			kick-gpio = <&ipcgpio2 27 0>;
+			clocks = <&clkgem2>;
+			label = "dsp2";
+		};
+
+		dsp3: dsp3 {
+			compatible = "linux,rproc-user";
+			mem = <0x13e00000 0x00008000
+			       0x13f00000 0x00008000
+			       0x13800000 0x00100000>;
+			reg = <0x0262004c 4
+			       0x02350848 4
+			       0x02350a48 4
+			       0x0262024c 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl", "ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <11 0 3 0>;
+			kick-gpio = <&ipcgpio3 27 0>;
+			clocks = <&clkgem3>;
+			label = "dsp3";
+		};
+
+		dsp4: dsp4 {
+			compatible = "linux,rproc-user";
+			mem = <0x14e00000 0x00008000
+			       0x14f00000 0x00008000
+			       0x14800000 0x00100000>;
+			reg = <0x02620050 4
+			       0x0235084C 4
+			       0x02350a4C 4
+			       0x02620250 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl", "ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <12 0 4 0>;
+			kick-gpio = <&ipcgpio4 27 0>;
+			clocks = <&clkgem4>;
+			label = "dsp4";
+		};
+
+		dsp5: dsp5 {
+			compatible = "linux,rproc-user";
+			mem = <0x15e00000 0x00008000
+			       0x15f00000 0x00008000
+			       0x15800000 0x00100000>;
+			reg = <0x02620054 4
+			       0x02350850 4
+			       0x02350a50 4
+			       0x02620254 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl", "ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <13 0 5 0>;
+			kick-gpio = <&ipcgpio5 27 0>;
+			clocks = <&clkgem5>;
+			label = "dsp5";
+		};
+
+		dsp6: dsp6 {
+			compatible = "linux,rproc-user";
+			mem = <0x16e00000 0x00008000
+			       0x16f00000 0x00008000
+			       0x16800000 0x00100000>;
+			reg = <0x02620058 4
+			       0x02350854 4
+			       0x02350a54 4
+			       0x02620258 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl", "ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <14 0 6 0>;
+			kick-gpio = <&ipcgpio6 27 0>;
+			clocks = <&clkgem6>;
+			label = "dsp6";
+		};
+
+		dsp7: dsp7 {
+			compatible = "linux,rproc-user";
+			mem = <0x17e00000 0x00008000
+			       0x17f00000 0x00008000
+			       0x17800000 0x00100000>;
+			reg = <0x0262005C 4
+			       0x02350858 4
+			       0x02350a58 4
+			       0x0262025C 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl", "ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <15 0 7 0>;
+			kick-gpio = <&ipcgpio7 27 0>;
+			clocks = <&clkgem7>;
+			label = "dsp7";
+		};
+
+		dspmem: dspmem {
+			compatible = "linux,rproc-user";
+			mem  = <0x0c000000 0x000600000
+					0xa0000000 0x20000000>;
+			label = "dspmem";
+		};
+
+		hwqueue0: hwqueue@2a40000 {
+			range		= <0 0x4000>;
+			linkram0	= <0x100000 0x8000>;
+			linkram1	= <0x0 0x10000>;
+
+			qmgrs {
+				qmgr1 {
+					managed-queues = <0x2000 0x2000>;
+					reg = <0x2a60000 0x20000 /* 0 - peek */
+					       0x2a06400 0x400 /* 1 - status */
+					       0x2a04000 0x1000 /* 2 - config */
+					       0x2a05000 0x1000 /* 3 - region */
+					       0x2aa0000 0x20000 /* 4 - push */
+					       0x2aa0000 0x20000>; /* 5 - pop */
+				};
+			};
+			queues {
+				qpend-arm-hi {
+					values = <8704 32>;
+					interrupts = <0 48 0x104>,
+						<0 49 0x204>,
+						<0 50 0x404>,
+						<0 51 0x804>,
+						<0 52 0x204>,
+						<0 53 0xf04>,
+						<0 54 0xf04>,
+						<0 55 0xf04>,
+						<0 56 0xf04>,
+						<0 57 0xf04>,
+						<0 58 0xf04>,
+						<0 59 0xf04>,
+						<0 60 0x104>,
+						<0 61 0x204>,
+						<0 62 0x104>,
+						<0 63 0xf04>,
+						<0 64 0x404>,
+						<0 65 0x804>,
+						<0 66 0xf04>,
+						<0 67 0xf04>,
+						<0 68 0xf04>,
+						<0 69 0xf04>,
+						<0 70 0xf04>,
+						<0 71 0xf04>,
+						<0 72 0xf04>,
+						<0 73 0xf04>,
+						<0 74 0xf04>,
+						<0 75 0xf04>,
+						<0 76 0xf04>,
+						<0 77 0xf04>,
+						<0 78 0xf04>,
+						<0 79 0xf04>;
+					reserved;
+				};
+				infradma {
+					values = <800 16>;
+					reserved;
+				};
+				pa {
+					values = <640 9>;
+					reserved;
+				};
+				xge {
+					values = <8752 8>;
+					reserved;
+				};
+			};
+			regions {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges;
+				region-12 {
+					id = <12>;
+					values	= <12288 128>;	/* num_desc desc_size */
+					link-index = <0x4000>;
+				};
+				region-13 {
+					id = <13>;
+					values	= <2048 256>;	/* num_desc desc_size */
+					link-index = <0x7000>;
+				};
+				region-14 {
+					id = <14>;
+					values	= <2048 128>;	/* num_desc desc_size */
+					link-index = <0x7800>;
+				};
+			};
+			descriptors {
+				pool-net {
+					values = <11264 128>;	/* num_desc desc_size */
+					region-id = <12>;
+				};
+				pool-udma {
+					values = <1920 256>;	/* num_desc desc_size */
+					region-id = <13>;
+				};
+			};
+		}; /* hwqueue0 */
+
+		padma: pktdma@2004000 {
+			compatible = "ti,keystone-pktdma";
+			reg = <0x2004000 0x100		/* 0 - global  */
+			       0x2004400 0x120		/* 1 - txchan  */
+			       0x2004800 0x300		/* 2 - rxchan  */
+			       0x2004c00 0x120		/* 3 - txsched */
+			       0x2005000 0x400>;	/* 4 - rxflow  */
+			/* loop-back;  */
+			/* bigendian; */
+			dma-coherent;
+			enable-all;
+			debug;
+			/* rx-priority = <0>; */
+			/* tx-priority = <0>; */
+			rx-retry-timeout = <3500>; /* Number of pktdma cycles
+						      to wait before retry on
+						      buffer starvation */
+			logical-queue-managers	= <4>;
+			queues-per-queue-manager = <4096>;
+			qm-base-address = <0x23a80000 0x23a90000
+					   0x23aa0000 0x23ab0000>;
+
+			channels {
+				nettx0 {
+					transmit;
+					label		= "nettx0";
+					pool		= "pool-net";
+					submit-queue	= <648>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					/* priority = <1>; */
+				};
+				nettx1 {
+					transmit;
+					label		= "nettx1";
+					pool		= "pool-net";
+					submit-queue	= <648>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					/* priority = <1>; */
+				};
+				nettx2 {
+					transmit;
+					label		= "nettx2";
+					pool		= "pool-net";
+					submit-queue	= <648>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					/* priority = <1>; */
+				};
+				nettx3 {
+					transmit;
+					label		= "nettx3";
+					pool		= "pool-net";
+					submit-queue	= <648>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					/* priority = <1>; */
+				};
+				netrx0 {
+					receive;
+					label		= "netrx0";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					complete-queue = <8704>;
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <22>;
+				};
+				netrx1 {
+					receive;
+					label		= "netrx1";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					complete-queue = <8705>;
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <23>;
+				};
+				netrx2 {
+					receive;
+					label		= "netrx2";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					complete-queue = <8706>;
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <24>;
+				};
+				netrx3 {
+					receive;
+					label		= "netrx3";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					complete-queue = <8707>;
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <25>;
+				};
+				satx-0 {
+					transmit;
+					label		= "satx-0";
+					pool		= "pool-net";
+					submit-queue	= <646>;
+				};
+				satx-1 {
+					transmit;
+					label		= "satx-1";
+					pool		= "pool-net";
+					submit-queue	= <646>;
+				};
+				patx-pdsp0 {
+					transmit;
+					label		= "patx-pdsp0";
+					pool		= "pool-net";
+					submit-queue	= <640>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				patx-pdsp1 {
+					transmit;
+					label		= "patx-pdsp1";
+					pool		= "pool-net";
+					submit-queue	= <641>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				patx-pdsp5-0 {
+					transmit;
+					label		= "patx-pdsp5-0";
+					pool		= "pool-net";
+					submit-queue	= <645>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				patx-pdsp5-1 {
+					transmit;
+					label		= "patx-pdsp5-1";
+					pool		= "pool-net";
+					submit-queue	= <645>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				patx-pdsp5-2 {
+					transmit;
+					label		= "patx-pdsp5-2";
+					pool		= "pool-net";
+					submit-queue	= <645>;
+					complete-queue = <8720>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				patx-pdsp5-3 {
+					transmit;
+					label		= "patx-pdsp5-3";
+					pool		= "pool-net";
+					submit-queue	= <645>;
+					complete-queue = <8721>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos-bypass-0 {
+					transmit;
+					label		= "qos-bypass-0";
+					pool		= "pool-net";
+					submit-queue	= <645>;
+					complete-queue = <8716>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos-bypass-1 {
+					transmit;
+					label		= "qos-bypass-1";
+					pool		= "pool-net";
+					submit-queue	= <645>;
+					complete-queue = <8717>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				parx {
+					receive;
+					label		= "parx";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <31>;
+				};
+				crypto-rx0 {
+					receive;
+					label		= "crypto-rx0";
+					pool		= "pool-crypto";
+					complete-queue 	= <8712>;
+					flow		= <26>;
+					rx-error-retry; /* enable retry on
+							   buffer starvation */
+					/* debug; */
+				};
+				crypto-tx {
+					transmit;
+					label		= "crypto-tx";
+					pool		= "pool-crypto";
+					submit-queue	= <646>;
+					complete-queue 	= <8713>;
+					/* debug; */
+				};
+				qos0 {
+					transmit;
+					label		= "qos0";
+					pool		= "pool-net";
+					submit-queue	= <8072>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos1 {
+					transmit;
+					label		= "qos1";
+					pool		= "pool-net";
+					submit-queue	= <8073>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos2 {
+					transmit;
+					label		= "qos2";
+					pool		= "pool-net";
+					submit-queue	= <8074>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos3 {
+					transmit;
+					label		= "qos3";
+					pool		= "pool-net";
+					submit-queue	= <8075>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos4 {
+					transmit;
+					label		= "qos4";
+					pool		= "pool-net";
+					submit-queue	= <8076>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos5 {
+					transmit;
+					label		= "qos5";
+					pool		= "pool-net";
+					submit-queue	= <8077>;
+					complete-queue  = <8718>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos6 {
+					transmit;
+					label		= "qos6";
+					pool		= "pool-net";
+					submit-queue	= <6472>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos7 {
+					transmit;
+					label		= "qos7";
+					pool		= "pool-net";
+					submit-queue	= <6473>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos8 {
+					transmit;
+					label		= "qos8";
+					pool		= "pool-net";
+					submit-queue	= <6474>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos9 {
+					transmit;
+					label		= "qos9";
+					pool		= "pool-net";
+					submit-queue	= <6475>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos10 {
+					transmit;
+					label		= "qos10";
+					pool		= "pool-net";
+					submit-queue	= <6476>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos11 {
+					transmit;
+					label		= "qos11";
+					pool		= "pool-net";
+					submit-queue	= <6477>;
+					complete-queue  = <8708>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+			};
+		};
+
+		infradma: pktdma@2a08000 {
+			logical-queue-managers	= <4>;
+			qm-base-address = <0x23a80000 0x23a90000
+					  0x23aa0000 0x23ab0000>;
+
+			channels {
+				udmatx0 {
+					transmit;
+					label		= "udmatx0";
+					pool		= "pool-udma";
+					submit-queue	= <800>;
+					/* complete-queue  = <0> */
+					/* debug; */
+					channel		= <0>;
+					priority	= <1>;
+					flowtag		= <0>;
+				};
+				udmatx1 {
+					transmit;
+					label		= "udmatx1";
+					pool		= "pool-udma";
+					submit-queue	= <801>;
+					/* complete-queue  = <1> */
+					/* debug; */
+					channel		= <1>;
+					priority	= <1>;
+					flowtag		= <1>;
+				};
+				udmatx2 {
+					transmit;
+					label		= "udmatx2";
+					pool		= "pool-udma";
+					submit-queue	= <802>;
+					/* complete-queue  = <2> */
+					/* debug; */
+					channel		= <2>;
+					priority	= <1>;
+					flowtag		= <2>;
+				};
+				udmatx3 {
+					transmit;
+					label		= "udmatx3";
+					pool		= "pool-udma";
+					submit-queue	= <803>;
+					/* complete-queue  = <3> */
+					/* debug; */
+					channel		= <3>;
+					priority	= <1>;
+					flowtag		= <3>;
+				};
+				udmatx4 {
+					transmit;
+					label		= "udmatx4";
+					pool		= "pool-udma";
+					submit-queue	= <804>;
+					/* complete-queue  = <4> */
+					/* debug; */
+					channel		= <4>;
+					priority	= <1>;
+					flowtag		= <4>;
+				};
+				udmatx5 {
+					transmit;
+					label		= "udmatx5";
+					pool		= "pool-udma";
+					submit-queue	= <805>;
+					/* complete-queue  = <5> */
+					/* debug; */
+					channel		= <5>;
+					priority	= <1>;
+					flowtag		= <5>;
+				};
+				udmatx6 {
+					transmit;
+					label		= "udmatx6";
+					pool		= "pool-udma";
+					submit-queue	= <806>;
+					/* complete-queue  = <6> */
+					/* debug; */
+					channel		= <6>;
+					priority	= <1>;
+					flowtag		= <6>;
+				};
+				udmatx7 {
+					transmit;
+					label		= "udmatx7";
+					pool		= "pool-udma";
+					submit-queue	= <807>;
+					/* complete-queue  = <7> */
+					/* debug; */
+					channel		= <7>;
+					priority	= <1>;
+					flowtag		= <7>;
+				};
+				udmatx8 {
+					transmit;
+					label		= "udmatx8";
+					pool		= "pool-udma";
+					submit-queue	= <808>;
+					/* complete-queue  = <8> */
+					/* debug; */
+					channel		= <8>;
+					priority	= <1>;
+					flowtag		= <8>;
+				};
+				udmatx9 {
+					transmit;
+					label		= "udmatx9";
+					pool		= "pool-udma";
+					submit-queue	= <809>;
+					/* complete-queue  = <9> */
+					/* debug; */
+					channel		= <9>;
+					priority	= <1>;
+					flowtag		= <9>;
+				};
+				udmatx10 {
+					transmit;
+					label		= "udmatx10";
+					pool		= "pool-udma";
+					submit-queue	= <810>;
+					/* complete-queue  = <10> */
+					/* debug; */
+					channel		= <10>;
+					priority	= <1>;
+					flowtag		= <10>;
+				};
+				udmatx11 {
+					transmit;
+					label		= "udmatx11";
+					pool		= "pool-udma";
+					submit-queue	= <811>;
+					/* complete-queue  = <11> */
+					/* debug; */
+					channel		= <11>;
+					priority	= <1>;
+					flowtag		= <11>;
+				};
+				udmatx12 {
+					transmit;
+					label		= "udmatx12";
+					pool		= "pool-udma";
+					submit-queue	= <812>;
+					/* complete-queue  = <12> */
+					/* debug; */
+					channel		= <12>;
+					priority	= <1>;
+					flowtag		= <12>;
+				};
+				udmatx13 {
+					transmit;
+					label		= "udmatx13";
+					pool		= "pool-udma";
+					submit-queue	= <813>;
+					/* complete-queue  = <13> */
+					/* debug; */
+					channel		= <13>;
+					priority	= <1>;
+					flowtag		= <13>;
+				};
+				udmatx14 {
+					transmit;
+					label		= "udmatx14";
+					pool		= "pool-udma";
+					submit-queue	= <814>;
+					/* complete-queue  = <14> */
+					/* debug; */
+					channel		= <14>;
+					priority	= <1>;
+					flowtag		= <14>;
+				};
+				udmatx15 {
+					transmit;
+					label		= "udmatx15";
+					pool		= "pool-udma";
+					submit-queue	= <815>;
+					/* complete-queue  = <15> */
+					/* debug; */
+					channel		= <15>;
+					priority	= <1>;
+					flowtag		= <15>;
+				};
+				udmarx0 {
+					receive;
+					label		= "udmarx0";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <16> */
+					/* debug; */
+					channel		= <0>;
+					flow		= <0>;
+				};
+				udmarx1 {
+					receive;
+					label		= "udmarx1";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <17> */
+					/* debug; */
+					channel		= <1>;
+					flow		= <1>;
+				};
+				udmarx2 {
+					receive;
+					label		= "udmarx2";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <18> */
+					/* debug; */
+					channel		= <2>;
+					flow		= <2>;
+				};
+				udmarx3 {
+					receive;
+					label		= "udmarx3";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <19> */
+					/* debug; */
+					channel		= <3>;
+					flow		= <3>;
+				};
+				udmarx4 {
+					receive;
+					label		= "udmarx4";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <20> */
+					/* debug; */
+					channel		= <4>;
+					flow		= <4>;
+				};
+				udmarx5 {
+					receive;
+					label		= "udmarx5";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <21> */
+					/* debug; */
+					channel		= <5>;
+					flow		= <5>;
+				};
+				udmarx6 {
+					receive;
+					label		= "udmarx6";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <22> */
+					/* debug; */
+					channel		= <6>;
+					flow		= <6>;
+				};
+				udmarx7 {
+					receive;
+					label		= "udmarx7";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <23> */
+					/* debug; */
+					channel		= <7>;
+					flow		= <7>;
+				};
+				udmarx8 {
+					receive;
+					label		= "udmarx8";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <24> */
+					/* debug; */
+					channel		= <8>;
+					flow		= <8>;
+				};
+				udmarx9 {
+					receive;
+					label		= "udmarx9";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <25> */
+					/* debug; */
+					channel		= <9>;
+					flow		= <9>;
+				};
+				udmarx10 {
+					receive;
+					label		= "udmarx10";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <26> */
+					/* debug; */
+					channel		= <10>;
+					flow		= <10>;
+				};
+				udmarx11 {
+					receive;
+					label		= "udmarx11";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <27> */
+					/* debug; */
+					channel		= <11>;
+					flow		= <11>;
+				};
+				udmarx12 {
+					receive;
+					label		= "udmarx12";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <28> */
+					/* debug; */
+					channel		= <12>;
+					flow		= <12>;
+				};
+				udmarx13 {
+					receive;
+					label		= "udmarx13";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <29> */
+					/* debug; */
+					channel		= <13>;
+					flow		= <13>;
+				};
+				udmarx14 {
+					receive;
+					label		= "udmarx14";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <30> */
+					/* debug; */
+					channel		= <14>;
+					flow		= <14>;
+				};
+				udmarx15 {
+					receive;
+					label		= "udmarx15";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <31> */
+					/* debug; */
+					channel		= <15>;
+					flow		= <15>;
+				};
+			};
+		};
+
+		/include/ "k2hk-net.dtsi"
+
+		crypto: crypto@20c0000 {
+			compatible = "ti,keystone-crypto";
+			dma-coherent;
+			reg = <0x20c0000 0x40000>;
+			clocks = <&clksa>;
+			tx_channel = "crypto-tx";
+			tx_queue_depth = <256>;
+
+			rx_channel = "crypto-rx0";
+			rx_queue_depth = <256 64 0 0>;
+			rx_buffer_size = <1500 4096 0 0>;
+
+			sc-id = <0x7000 0x71ff>;
+		};
+
+		xgedma: pktdma@2fa1000 {
+			compatible = "ti,keystone-pktdma";
+			reg = <0x2fa1000 0x100		/* 0 - global  */
+			       0x2fa1400 0x200		/* 1 - txchan  */
+			       0x2fa1800 0x200		/* 2 - rxchan  */
+			       0x2fa1c00 0x200		/* 3 - txsched */
+			       0x2fa2000 0x400>;	/* 4 - rxflow  */
+			/* loop-back;  */
+			/* bigendian; */
+			enable-all;
+			/* debug */
+			dma-coherent;
+			/* rx-priority = <0>; */
+			/* tx-priority = <0>; */
+			logical-queue-managers	= <4>;
+			queues-per-queue-manager = <4096>;
+			qm-base-address = <0x23a80000 0x23a90000
+					   0x23aa0000 0x23ab0000>;
+
+			channels {
+				xgetx0 {
+					transmit;
+					label		= "xgetx0";
+					pool		= "pool-xge";
+					submit-queue	= <8752>;
+					/* complete-queue = <8714>; */
+					/* debug; */
+					/* channel = <0>; */
+					/* priority = <1>; */
+				};
+				xgetx1 {
+					transmit;
+					label		= "xgetx1";
+					pool		= "pool-xge";
+					submit-queue	= <8753>;
+					/* complete-queue = <8715>; */
+					/* debug; */
+					/* channel = <0>; */
+					/* priority = <1>; */
+				};
+				xgerx0 {
+					receive;
+					label		= "xgerx0";
+					pool		= "pool-xge";
+					/* submit-queue   = <xx>; */
+					complete-queue	= <8710>;
+					/* debug; */
+					channel		= <0>;
+					flow		= <0>;
+				};
+				xgerx1 {
+					receive;
+					label		= "xgerx1";
+					pool		= "pool-xge";
+					/* submit-queue   = <xx>; */
+					complete-queue	= <8711>;
+					/* debug; */
+					channel		= <8>;
+					flow		= <8>;
+				};
+			};
+		};
+
+                debugss: debugss {
+                        compatible = "ti,keystone-debugss";
+                        clocks = <&mainpllclk>, <&armpllclk>, <&clkdebugsstrc>, <&gemtraceclk>, <&clktetbtrc>;
+                        clock-names = "mainpllclock", "armpllclock", "debugssclock", "gemtraceclock", "tetbclock";
+                };
+
+		sysctrl {
+			interrupts = <0 24 0xf01>, /* L1L2 ECC error interrupt */
+				<0 448 0xf01>; /* DDR3 ECC error interrupt */
+		};
+
+		pmu {
+			compatible = "arm,cortex-a15-pmu";
+			interrupts = <0 20 0xf01>,
+				     <0 21 0xf01>,
+				     <0 22 0xf01>,
+				     <0 23 0xf01>;
+		};
+
+		pci-controller@21800000 {
+			status = "ok";
+		};
+	};
+};
-- 
1.7.5.4

